
ECSE_444_FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063f4  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  080065b4  080065b4  000075b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800668c  0800668c  00008064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800668c  0800668c  0000768c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006694  08006694  00008064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006694  08006694  00007694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006698  08006698  00007698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800669c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  20000064  08006700  00008064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000344  08006700  00008344  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000125d2  00000000  00000000  00008094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002384  00000000  00000000  0001a666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd0  00000000  00000000  0001c9f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c5e  00000000  00000000  0001d9c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002adf8  00000000  00000000  0001e61e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012638  00000000  00000000  00049416  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010a2c9  00000000  00000000  0005ba4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00165d17  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047c8  00000000  00000000  00165d5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0016a524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000064 	.word	0x20000064
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800659c 	.word	0x0800659c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000068 	.word	0x20000068
 80001fc:	0800659c 	.word	0x0800659c

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e2:	f000 fd4a 	bl	800107a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e6:	f000 f8ad 	bl	8000744 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ea:	f000 fa5b 	bl	8000aa4 <MX_GPIO_Init>
  MX_TIM3_Init();
 80005ee:	f000 f995 	bl	800091c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80005f2:	f000 fa0b 	bl	8000a0c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80005f6:	f000 f8f7 	bl	80007e8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 80005fa:	2100      	movs	r1, #0
 80005fc:	4846      	ldr	r0, [pc, #280]	@ (8000718 <main+0x13c>)
 80005fe:	f002 ff65 	bl	80034cc <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8000602:	2104      	movs	r1, #4
 8000604:	4844      	ldr	r0, [pc, #272]	@ (8000718 <main+0x13c>)
 8000606:	f003 f85d 	bl	80036c4 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800060a:	2108      	movs	r1, #8
 800060c:	4843      	ldr	r0, [pc, #268]	@ (800071c <main+0x140>)
 800060e:	f002 fdf5 	bl	80031fc <HAL_TIM_PWM_Start>
  //printf("Initializing\r\n");
  sprintf(output, "Initializing\r\n");
 8000612:	4943      	ldr	r1, [pc, #268]	@ (8000720 <main+0x144>)
 8000614:	4843      	ldr	r0, [pc, #268]	@ (8000724 <main+0x148>)
 8000616:	f005 fb21 	bl	8005c5c <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 800061a:	4842      	ldr	r0, [pc, #264]	@ (8000724 <main+0x148>)
 800061c:	f7ff fdf0 	bl	8000200 <strlen>
 8000620:	4603      	mov	r3, r0
 8000622:	b29a      	uxth	r2, r3
 8000624:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000628:	493e      	ldr	r1, [pc, #248]	@ (8000724 <main+0x148>)
 800062a:	483f      	ldr	r0, [pc, #252]	@ (8000728 <main+0x14c>)
 800062c:	f004 fc6a 	bl	8004f04 <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (clockwise) {
 8000630:	4b3e      	ldr	r3, [pc, #248]	@ (800072c <main+0x150>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b00      	cmp	r3, #0
 8000636:	d037      	beq.n	80006a8 <main+0xcc>
		  for (int i = 0; i < sweepDegree; i += 2) {
 8000638:	2300      	movs	r3, #0
 800063a:	60fb      	str	r3, [r7, #12]
 800063c:	e02b      	b.n	8000696 <main+0xba>
			  if (state == DISPLAY) {
 800063e:	4b3c      	ldr	r3, [pc, #240]	@ (8000730 <main+0x154>)
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	b2db      	uxtb	r3, r3
 8000644:	2b01      	cmp	r3, #1
 8000646:	d11d      	bne.n	8000684 <main+0xa8>
				  int x_cm = micro_sec/58;
 8000648:	4b3a      	ldr	r3, [pc, #232]	@ (8000734 <main+0x158>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a3a      	ldr	r2, [pc, #232]	@ (8000738 <main+0x15c>)
 800064e:	fb82 1203 	smull	r1, r2, r2, r3
 8000652:	441a      	add	r2, r3
 8000654:	1152      	asrs	r2, r2, #5
 8000656:	17db      	asrs	r3, r3, #31
 8000658:	1ad3      	subs	r3, r2, r3
 800065a:	603b      	str	r3, [r7, #0]
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	68fa      	ldr	r2, [r7, #12]
 8000660:	4936      	ldr	r1, [pc, #216]	@ (800073c <main+0x160>)
 8000662:	4830      	ldr	r0, [pc, #192]	@ (8000724 <main+0x148>)
 8000664:	f005 fafa 	bl	8005c5c <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000668:	482e      	ldr	r0, [pc, #184]	@ (8000724 <main+0x148>)
 800066a:	f7ff fdc9 	bl	8000200 <strlen>
 800066e:	4603      	mov	r3, r0
 8000670:	b29a      	uxth	r2, r3
 8000672:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000676:	492b      	ldr	r1, [pc, #172]	@ (8000724 <main+0x148>)
 8000678:	482b      	ldr	r0, [pc, #172]	@ (8000728 <main+0x14c>)
 800067a:	f004 fc43 	bl	8004f04 <HAL_UART_Transmit>
				  state = MEASURE;
 800067e:	4b2c      	ldr	r3, [pc, #176]	@ (8000730 <main+0x154>)
 8000680:	2200      	movs	r2, #0
 8000682:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(2);
 8000684:	2002      	movs	r0, #2
 8000686:	f000 fb07 	bl	8000c98 <stepDeg>
			  HAL_Delay(10);
 800068a:	200a      	movs	r0, #10
 800068c:	f000 fd6a 	bl	8001164 <HAL_Delay>
		  for (int i = 0; i < sweepDegree; i += 2) {
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	3302      	adds	r3, #2
 8000694:	60fb      	str	r3, [r7, #12]
 8000696:	4b2a      	ldr	r3, [pc, #168]	@ (8000740 <main+0x164>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	68fa      	ldr	r2, [r7, #12]
 800069c:	429a      	cmp	r2, r3
 800069e:	dbce      	blt.n	800063e <main+0x62>
		  }
		  clockwise = 0;
 80006a0:	4b22      	ldr	r3, [pc, #136]	@ (800072c <main+0x150>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	701a      	strb	r2, [r3, #0]
 80006a6:	e7c3      	b.n	8000630 <main+0x54>
	  } else {
		  for (int i = sweepDegree; i > 0; i -= 2) {
 80006a8:	4b25      	ldr	r3, [pc, #148]	@ (8000740 <main+0x164>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	60bb      	str	r3, [r7, #8]
 80006ae:	e02c      	b.n	800070a <main+0x12e>
			  if (state == DISPLAY) {
 80006b0:	4b1f      	ldr	r3, [pc, #124]	@ (8000730 <main+0x154>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	2b01      	cmp	r3, #1
 80006b8:	d11d      	bne.n	80006f6 <main+0x11a>
				  int x_cm = micro_sec/58;
 80006ba:	4b1e      	ldr	r3, [pc, #120]	@ (8000734 <main+0x158>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4a1e      	ldr	r2, [pc, #120]	@ (8000738 <main+0x15c>)
 80006c0:	fb82 1203 	smull	r1, r2, r2, r3
 80006c4:	441a      	add	r2, r3
 80006c6:	1152      	asrs	r2, r2, #5
 80006c8:	17db      	asrs	r3, r3, #31
 80006ca:	1ad3      	subs	r3, r2, r3
 80006cc:	607b      	str	r3, [r7, #4]
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	68ba      	ldr	r2, [r7, #8]
 80006d2:	491a      	ldr	r1, [pc, #104]	@ (800073c <main+0x160>)
 80006d4:	4813      	ldr	r0, [pc, #76]	@ (8000724 <main+0x148>)
 80006d6:	f005 fac1 	bl	8005c5c <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 80006da:	4812      	ldr	r0, [pc, #72]	@ (8000724 <main+0x148>)
 80006dc:	f7ff fd90 	bl	8000200 <strlen>
 80006e0:	4603      	mov	r3, r0
 80006e2:	b29a      	uxth	r2, r3
 80006e4:	f242 7310 	movw	r3, #10000	@ 0x2710
 80006e8:	490e      	ldr	r1, [pc, #56]	@ (8000724 <main+0x148>)
 80006ea:	480f      	ldr	r0, [pc, #60]	@ (8000728 <main+0x14c>)
 80006ec:	f004 fc0a 	bl	8004f04 <HAL_UART_Transmit>
				  state = MEASURE;
 80006f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000730 <main+0x154>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(-2);
 80006f6:	f06f 0001 	mvn.w	r0, #1
 80006fa:	f000 facd 	bl	8000c98 <stepDeg>
			  HAL_Delay(10);
 80006fe:	200a      	movs	r0, #10
 8000700:	f000 fd30 	bl	8001164 <HAL_Delay>
		  for (int i = sweepDegree; i > 0; i -= 2) {
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	3b02      	subs	r3, #2
 8000708:	60bb      	str	r3, [r7, #8]
 800070a:	68bb      	ldr	r3, [r7, #8]
 800070c:	2b00      	cmp	r3, #0
 800070e:	dccf      	bgt.n	80006b0 <main+0xd4>
		  }
		  clockwise = 1;
 8000710:	4b06      	ldr	r3, [pc, #24]	@ (800072c <main+0x150>)
 8000712:	2201      	movs	r2, #1
 8000714:	701a      	strb	r2, [r3, #0]
	  if (clockwise) {
 8000716:	e78b      	b.n	8000630 <main+0x54>
 8000718:	20000080 	.word	0x20000080
 800071c:	200000cc 	.word	0x200000cc
 8000720:	080065b4 	.word	0x080065b4
 8000724:	200001b4 	.word	0x200001b4
 8000728:	20000118 	.word	0x20000118
 800072c:	20000004 	.word	0x20000004
 8000730:	200001ac 	.word	0x200001ac
 8000734:	200001b0 	.word	0x200001b0
 8000738:	8d3dcb09 	.word	0x8d3dcb09
 800073c:	080065c4 	.word	0x080065c4
 8000740:	20000000 	.word	0x20000000

08000744 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b096      	sub	sp, #88	@ 0x58
 8000748:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800074a:	f107 0314 	add.w	r3, r7, #20
 800074e:	2244      	movs	r2, #68	@ 0x44
 8000750:	2100      	movs	r1, #0
 8000752:	4618      	mov	r0, r3
 8000754:	f005 faa4 	bl	8005ca0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000758:	463b      	mov	r3, r7
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	605a      	str	r2, [r3, #4]
 8000760:	609a      	str	r2, [r3, #8]
 8000762:	60da      	str	r2, [r3, #12]
 8000764:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000766:	2000      	movs	r0, #0
 8000768:	f000 fffc 	bl	8001764 <HAL_PWREx_ControlVoltageScaling>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000772:	f000 f9fb 	bl	8000b6c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000776:	2310      	movs	r3, #16
 8000778:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800077a:	2301      	movs	r3, #1
 800077c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800077e:	2300      	movs	r3, #0
 8000780:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000782:	2360      	movs	r3, #96	@ 0x60
 8000784:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000786:	2302      	movs	r3, #2
 8000788:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800078a:	2301      	movs	r3, #1
 800078c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800078e:	2301      	movs	r3, #1
 8000790:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000792:	233c      	movs	r3, #60	@ 0x3c
 8000794:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000796:	2302      	movs	r3, #2
 8000798:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800079a:	2302      	movs	r3, #2
 800079c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800079e:	2302      	movs	r3, #2
 80007a0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007a2:	f107 0314 	add.w	r3, r7, #20
 80007a6:	4618      	mov	r0, r3
 80007a8:	f001 f880 	bl	80018ac <HAL_RCC_OscConfig>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80007b2:	f000 f9db 	bl	8000b6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b6:	230f      	movs	r3, #15
 80007b8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ba:	2303      	movs	r3, #3
 80007bc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007be:	2300      	movs	r3, #0
 80007c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007c2:	2300      	movs	r3, #0
 80007c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007c6:	2300      	movs	r3, #0
 80007c8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007ca:	463b      	mov	r3, r7
 80007cc:	2105      	movs	r1, #5
 80007ce:	4618      	mov	r0, r3
 80007d0:	f001 fc86 	bl	80020e0 <HAL_RCC_ClockConfig>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007da:	f000 f9c7 	bl	8000b6c <Error_Handler>
  }
}
 80007de:	bf00      	nop
 80007e0:	3758      	adds	r7, #88	@ 0x58
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
	...

080007e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b090      	sub	sp, #64	@ 0x40
 80007ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007ee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
 80007fa:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80007fc:	f107 031c 	add.w	r3, r7, #28
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	605a      	str	r2, [r3, #4]
 8000806:	609a      	str	r2, [r3, #8]
 8000808:	60da      	str	r2, [r3, #12]
 800080a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800080c:	f107 0310 	add.w	r3, r7, #16
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	605a      	str	r2, [r3, #4]
 8000816:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000818:	463b      	mov	r3, r7
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]
 8000820:	609a      	str	r2, [r3, #8]
 8000822:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000824:	4b3c      	ldr	r3, [pc, #240]	@ (8000918 <MX_TIM2_Init+0x130>)
 8000826:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800082a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 800082c:	4b3a      	ldr	r3, [pc, #232]	@ (8000918 <MX_TIM2_Init+0x130>)
 800082e:	2277      	movs	r2, #119	@ 0x77
 8000830:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000832:	4b39      	ldr	r3, [pc, #228]	@ (8000918 <MX_TIM2_Init+0x130>)
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000838:	4b37      	ldr	r3, [pc, #220]	@ (8000918 <MX_TIM2_Init+0x130>)
 800083a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800083e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000840:	4b35      	ldr	r3, [pc, #212]	@ (8000918 <MX_TIM2_Init+0x130>)
 8000842:	2200      	movs	r2, #0
 8000844:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000846:	4b34      	ldr	r3, [pc, #208]	@ (8000918 <MX_TIM2_Init+0x130>)
 8000848:	2200      	movs	r2, #0
 800084a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800084c:	4832      	ldr	r0, [pc, #200]	@ (8000918 <MX_TIM2_Init+0x130>)
 800084e:	f002 fc1d 	bl	800308c <HAL_TIM_Base_Init>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000858:	f000 f988 	bl	8000b6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800085c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000860:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000862:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000866:	4619      	mov	r1, r3
 8000868:	482b      	ldr	r0, [pc, #172]	@ (8000918 <MX_TIM2_Init+0x130>)
 800086a:	f003 fb2d 	bl	8003ec8 <HAL_TIM_ConfigClockSource>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000874:	f000 f97a 	bl	8000b6c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000878:	4827      	ldr	r0, [pc, #156]	@ (8000918 <MX_TIM2_Init+0x130>)
 800087a:	f002 fdc5 	bl	8003408 <HAL_TIM_IC_Init>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000884:	f000 f972 	bl	8000b6c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000888:	2304      	movs	r3, #4
 800088a:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800088c:	2350      	movs	r3, #80	@ 0x50
 800088e:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000890:	2300      	movs	r3, #0
 8000892:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 8000894:	2300      	movs	r3, #0
 8000896:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000898:	f107 031c 	add.w	r3, r7, #28
 800089c:	4619      	mov	r1, r3
 800089e:	481e      	ldr	r0, [pc, #120]	@ (8000918 <MX_TIM2_Init+0x130>)
 80008a0:	f003 fbdb 	bl	800405a <HAL_TIM_SlaveConfigSynchro>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 80008aa:	f000 f95f 	bl	8000b6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008ae:	2300      	movs	r3, #0
 80008b0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008b2:	2300      	movs	r3, #0
 80008b4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008b6:	f107 0310 	add.w	r3, r7, #16
 80008ba:	4619      	mov	r1, r3
 80008bc:	4816      	ldr	r0, [pc, #88]	@ (8000918 <MX_TIM2_Init+0x130>)
 80008be:	f004 fa2b 	bl	8004d18 <HAL_TIMEx_MasterConfigSynchronization>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 80008c8:	f000 f950 	bl	8000b6c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80008cc:	2300      	movs	r3, #0
 80008ce:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80008d0:	2301      	movs	r3, #1
 80008d2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80008d4:	2300      	movs	r3, #0
 80008d6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80008d8:	2300      	movs	r3, #0
 80008da:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80008dc:	463b      	mov	r3, r7
 80008de:	2200      	movs	r2, #0
 80008e0:	4619      	mov	r1, r3
 80008e2:	480d      	ldr	r0, [pc, #52]	@ (8000918 <MX_TIM2_Init+0x130>)
 80008e4:	f003 f93f 	bl	8003b66 <HAL_TIM_IC_ConfigChannel>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_TIM2_Init+0x10a>
  {
    Error_Handler();
 80008ee:	f000 f93d 	bl	8000b6c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80008f2:	2302      	movs	r3, #2
 80008f4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80008f6:	2302      	movs	r3, #2
 80008f8:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80008fa:	463b      	mov	r3, r7
 80008fc:	2204      	movs	r2, #4
 80008fe:	4619      	mov	r1, r3
 8000900:	4805      	ldr	r0, [pc, #20]	@ (8000918 <MX_TIM2_Init+0x130>)
 8000902:	f003 f930 	bl	8003b66 <HAL_TIM_IC_ConfigChannel>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_TIM2_Init+0x128>
  {
    Error_Handler();
 800090c:	f000 f92e 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000910:	bf00      	nop
 8000912:	3740      	adds	r7, #64	@ 0x40
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	20000080 	.word	0x20000080

0800091c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b08e      	sub	sp, #56	@ 0x38
 8000920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000922:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000926:	2200      	movs	r2, #0
 8000928:	601a      	str	r2, [r3, #0]
 800092a:	605a      	str	r2, [r3, #4]
 800092c:	609a      	str	r2, [r3, #8]
 800092e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	2200      	movs	r2, #0
 8000936:	601a      	str	r2, [r3, #0]
 8000938:	605a      	str	r2, [r3, #4]
 800093a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800093c:	463b      	mov	r3, r7
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]
 8000946:	60da      	str	r2, [r3, #12]
 8000948:	611a      	str	r2, [r3, #16]
 800094a:	615a      	str	r2, [r3, #20]
 800094c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800094e:	4b2d      	ldr	r3, [pc, #180]	@ (8000a04 <MX_TIM3_Init+0xe8>)
 8000950:	4a2d      	ldr	r2, [pc, #180]	@ (8000a08 <MX_TIM3_Init+0xec>)
 8000952:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 239;
 8000954:	4b2b      	ldr	r3, [pc, #172]	@ (8000a04 <MX_TIM3_Init+0xe8>)
 8000956:	22ef      	movs	r2, #239	@ 0xef
 8000958:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800095a:	4b2a      	ldr	r3, [pc, #168]	@ (8000a04 <MX_TIM3_Init+0xe8>)
 800095c:	2200      	movs	r2, #0
 800095e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8000960:	4b28      	ldr	r3, [pc, #160]	@ (8000a04 <MX_TIM3_Init+0xe8>)
 8000962:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8000966:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000968:	4b26      	ldr	r3, [pc, #152]	@ (8000a04 <MX_TIM3_Init+0xe8>)
 800096a:	2200      	movs	r2, #0
 800096c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800096e:	4b25      	ldr	r3, [pc, #148]	@ (8000a04 <MX_TIM3_Init+0xe8>)
 8000970:	2280      	movs	r2, #128	@ 0x80
 8000972:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000974:	4823      	ldr	r0, [pc, #140]	@ (8000a04 <MX_TIM3_Init+0xe8>)
 8000976:	f002 fb89 	bl	800308c <HAL_TIM_Base_Init>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000980:	f000 f8f4 	bl	8000b6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000984:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000988:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800098a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800098e:	4619      	mov	r1, r3
 8000990:	481c      	ldr	r0, [pc, #112]	@ (8000a04 <MX_TIM3_Init+0xe8>)
 8000992:	f003 fa99 	bl	8003ec8 <HAL_TIM_ConfigClockSource>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800099c:	f000 f8e6 	bl	8000b6c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80009a0:	4818      	ldr	r0, [pc, #96]	@ (8000a04 <MX_TIM3_Init+0xe8>)
 80009a2:	f002 fbca 	bl	800313a <HAL_TIM_PWM_Init>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80009ac:	f000 f8de 	bl	8000b6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009b0:	2300      	movs	r3, #0
 80009b2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009b4:	2300      	movs	r3, #0
 80009b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009b8:	f107 031c 	add.w	r3, r7, #28
 80009bc:	4619      	mov	r1, r3
 80009be:	4811      	ldr	r0, [pc, #68]	@ (8000a04 <MX_TIM3_Init+0xe8>)
 80009c0:	f004 f9aa 	bl	8004d18 <HAL_TIMEx_MasterConfigSynchronization>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80009ca:	f000 f8cf 	bl	8000b6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009ce:	2360      	movs	r3, #96	@ 0x60
 80009d0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 80009d2:	230a      	movs	r3, #10
 80009d4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009d6:	2300      	movs	r3, #0
 80009d8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009da:	2300      	movs	r3, #0
 80009dc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80009de:	463b      	mov	r3, r7
 80009e0:	2208      	movs	r2, #8
 80009e2:	4619      	mov	r1, r3
 80009e4:	4807      	ldr	r0, [pc, #28]	@ (8000a04 <MX_TIM3_Init+0xe8>)
 80009e6:	f003 f95b 	bl	8003ca0 <HAL_TIM_PWM_ConfigChannel>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80009f0:	f000 f8bc 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80009f4:	4803      	ldr	r0, [pc, #12]	@ (8000a04 <MX_TIM3_Init+0xe8>)
 80009f6:	f000 f9ff 	bl	8000df8 <HAL_TIM_MspPostInit>

}
 80009fa:	bf00      	nop
 80009fc:	3738      	adds	r7, #56	@ 0x38
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	200000cc 	.word	0x200000cc
 8000a08:	40000400 	.word	0x40000400

08000a0c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a10:	4b22      	ldr	r3, [pc, #136]	@ (8000a9c <MX_USART1_UART_Init+0x90>)
 8000a12:	4a23      	ldr	r2, [pc, #140]	@ (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a14:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a16:	4b21      	ldr	r3, [pc, #132]	@ (8000a9c <MX_USART1_UART_Init+0x90>)
 8000a18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a1c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a1e:	4b1f      	ldr	r3, [pc, #124]	@ (8000a9c <MX_USART1_UART_Init+0x90>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a24:	4b1d      	ldr	r3, [pc, #116]	@ (8000a9c <MX_USART1_UART_Init+0x90>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a9c <MX_USART1_UART_Init+0x90>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a30:	4b1a      	ldr	r3, [pc, #104]	@ (8000a9c <MX_USART1_UART_Init+0x90>)
 8000a32:	220c      	movs	r2, #12
 8000a34:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a36:	4b19      	ldr	r3, [pc, #100]	@ (8000a9c <MX_USART1_UART_Init+0x90>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a3c:	4b17      	ldr	r3, [pc, #92]	@ (8000a9c <MX_USART1_UART_Init+0x90>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a42:	4b16      	ldr	r3, [pc, #88]	@ (8000a9c <MX_USART1_UART_Init+0x90>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a48:	4b14      	ldr	r3, [pc, #80]	@ (8000a9c <MX_USART1_UART_Init+0x90>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a4e:	4b13      	ldr	r3, [pc, #76]	@ (8000a9c <MX_USART1_UART_Init+0x90>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a54:	4811      	ldr	r0, [pc, #68]	@ (8000a9c <MX_USART1_UART_Init+0x90>)
 8000a56:	f004 fa05 	bl	8004e64 <HAL_UART_Init>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000a60:	f000 f884 	bl	8000b6c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a64:	2100      	movs	r1, #0
 8000a66:	480d      	ldr	r0, [pc, #52]	@ (8000a9c <MX_USART1_UART_Init+0x90>)
 8000a68:	f005 f82e 	bl	8005ac8 <HAL_UARTEx_SetTxFifoThreshold>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000a72:	f000 f87b 	bl	8000b6c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a76:	2100      	movs	r1, #0
 8000a78:	4808      	ldr	r0, [pc, #32]	@ (8000a9c <MX_USART1_UART_Init+0x90>)
 8000a7a:	f005 f863 	bl	8005b44 <HAL_UARTEx_SetRxFifoThreshold>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a84:	f000 f872 	bl	8000b6c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a88:	4804      	ldr	r0, [pc, #16]	@ (8000a9c <MX_USART1_UART_Init+0x90>)
 8000a8a:	f004 ffe4 	bl	8005a56 <HAL_UARTEx_DisableFifoMode>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a94:	f000 f86a 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a98:	bf00      	nop
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20000118 	.word	0x20000118
 8000aa0:	40013800 	.word	0x40013800

08000aa4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b088      	sub	sp, #32
 8000aa8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aaa:	f107 030c 	add.w	r3, r7, #12
 8000aae:	2200      	movs	r2, #0
 8000ab0:	601a      	str	r2, [r3, #0]
 8000ab2:	605a      	str	r2, [r3, #4]
 8000ab4:	609a      	str	r2, [r3, #8]
 8000ab6:	60da      	str	r2, [r3, #12]
 8000ab8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aba:	4b18      	ldr	r3, [pc, #96]	@ (8000b1c <MX_GPIO_Init+0x78>)
 8000abc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000abe:	4a17      	ldr	r2, [pc, #92]	@ (8000b1c <MX_GPIO_Init+0x78>)
 8000ac0:	f043 0301 	orr.w	r3, r3, #1
 8000ac4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ac6:	4b15      	ldr	r3, [pc, #84]	@ (8000b1c <MX_GPIO_Init+0x78>)
 8000ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aca:	f003 0301 	and.w	r3, r3, #1
 8000ace:	60bb      	str	r3, [r7, #8]
 8000ad0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad2:	4b12      	ldr	r3, [pc, #72]	@ (8000b1c <MX_GPIO_Init+0x78>)
 8000ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad6:	4a11      	ldr	r2, [pc, #68]	@ (8000b1c <MX_GPIO_Init+0x78>)
 8000ad8:	f043 0302 	orr.w	r3, r3, #2
 8000adc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ade:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <MX_GPIO_Init+0x78>)
 8000ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae2:	f003 0302 	and.w	r3, r3, #2
 8000ae6:	607b      	str	r3, [r7, #4]
 8000ae8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 8000aea:	2200      	movs	r2, #0
 8000aec:	210f      	movs	r1, #15
 8000aee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000af2:	f000 fdff 	bl	80016f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN1_Pin IN2_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin;
 8000af6:	230f      	movs	r3, #15
 8000af8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000afa:	2301      	movs	r3, #1
 8000afc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afe:	2300      	movs	r3, #0
 8000b00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b02:	2300      	movs	r3, #0
 8000b04:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b06:	f107 030c 	add.w	r3, r7, #12
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b10:	f000 fc5e 	bl	80013d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b14:	bf00      	nop
 8000b16:	3720      	adds	r7, #32
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40021000 	.word	0x40021000

08000b20 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000b20:	b480      	push	{r7}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
	if (htim->Channel!=HAL_TIM_ACTIVE_CHANNEL_2) {
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	7f1b      	ldrb	r3, [r3, #28]
 8000b2c:	2b02      	cmp	r3, #2
 8000b2e:	d112      	bne.n	8000b56 <HAL_TIM_IC_CaptureCallback+0x36>
		return;
	}
	if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)) {
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b38:	d10e      	bne.n	8000b58 <HAL_TIM_IC_CaptureCallback+0x38>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	7f1b      	ldrb	r3, [r3, #28]
 8000b3e:	2b02      	cmp	r3, #2
 8000b40:	d10a      	bne.n	8000b58 <HAL_TIM_IC_CaptureCallback+0x38>
		micro_sec = TIM2->CCR2;
 8000b42:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b48:	461a      	mov	r2, r3
 8000b4a:	4b06      	ldr	r3, [pc, #24]	@ (8000b64 <HAL_TIM_IC_CaptureCallback+0x44>)
 8000b4c:	601a      	str	r2, [r3, #0]
		state = DISPLAY;
 8000b4e:	4b06      	ldr	r3, [pc, #24]	@ (8000b68 <HAL_TIM_IC_CaptureCallback+0x48>)
 8000b50:	2201      	movs	r2, #1
 8000b52:	701a      	strb	r2, [r3, #0]
 8000b54:	e000      	b.n	8000b58 <HAL_TIM_IC_CaptureCallback+0x38>
		return;
 8000b56:	bf00      	nop
	}
}
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	200001b0 	.word	0x200001b0
 8000b68:	200001ac 	.word	0x200001ac

08000b6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b70:	b672      	cpsid	i
}
 8000b72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <Error_Handler+0x8>

08000b78 <stepMotor>:
#include "motor.h"
#include "main.h"

const uint32_t seq_bit = 0b10011000110001000110001000110001;

void stepMotor(int step) {
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
	uint32_t step_bit = (seq_bit >> step * 4) & 0b1111;
 8000b80:	4a15      	ldr	r2, [pc, #84]	@ (8000bd8 <stepMotor+0x60>)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	009b      	lsls	r3, r3, #2
 8000b86:	fa22 f303 	lsr.w	r3, r2, r3
 8000b8a:	f003 030f 	and.w	r3, r3, #15
 8000b8e:	60fb      	str	r3, [r7, #12]
	uint8_t pin = 0b0001;
 8000b90:	2301      	movs	r3, #1
 8000b92:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 8000b94:	2300      	movs	r3, #0
 8000b96:	613b      	str	r3, [r7, #16]
 8000b98:	e015      	b.n	8000bc6 <stepMotor+0x4e>
		uint32_t pin_state = (step_bit >> i) & 0b1;
 8000b9a:	68fa      	ldr	r2, [r7, #12]
 8000b9c:	693b      	ldr	r3, [r7, #16]
 8000b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8000ba2:	f003 0301 	and.w	r3, r3, #1
 8000ba6:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_WritePin(GPIOA, pin, pin_state);
 8000ba8:	7dfb      	ldrb	r3, [r7, #23]
 8000baa:	b29b      	uxth	r3, r3
 8000bac:	68ba      	ldr	r2, [r7, #8]
 8000bae:	b2d2      	uxtb	r2, r2
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bb6:	f000 fd9d 	bl	80016f4 <HAL_GPIO_WritePin>
		pin = pin << 1;
 8000bba:	7dfb      	ldrb	r3, [r7, #23]
 8000bbc:	005b      	lsls	r3, r3, #1
 8000bbe:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	613b      	str	r3, [r7, #16]
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	2b03      	cmp	r3, #3
 8000bca:	d9e6      	bls.n	8000b9a <stepMotor+0x22>
	}
}
 8000bcc:	bf00      	nop
 8000bce:	bf00      	nop
 8000bd0:	3718      	adds	r7, #24
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	98c46231 	.word	0x98c46231

08000bdc <stepForward>:

void stepForward(int steps) {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b084      	sub	sp, #16
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 8000be4:	2300      	movs	r3, #0
 8000be6:	60fb      	str	r3, [r7, #12]
 8000be8:	e010      	b.n	8000c0c <stepForward+0x30>
    stepMotor(i % 8);
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	425a      	negs	r2, r3
 8000bee:	f003 0307 	and.w	r3, r3, #7
 8000bf2:	f002 0207 	and.w	r2, r2, #7
 8000bf6:	bf58      	it	pl
 8000bf8:	4253      	negpl	r3, r2
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff ffbc 	bl	8000b78 <stepMotor>
    HAL_Delay(2);
 8000c00:	2002      	movs	r0, #2
 8000c02:	f000 faaf 	bl	8001164 <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	60fb      	str	r3, [r7, #12]
 8000c0c:	68fa      	ldr	r2, [r7, #12]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	dbea      	blt.n	8000bea <stepForward+0xe>
  }
}
 8000c14:	bf00      	nop
 8000c16:	bf00      	nop
 8000c18:	3710      	adds	r7, #16
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}

08000c1e <stepBackward>:

void stepBackward(int steps) {
 8000c1e:	b580      	push	{r7, lr}
 8000c20:	b084      	sub	sp, #16
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 8000c26:	2300      	movs	r3, #0
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	e012      	b.n	8000c52 <stepBackward+0x34>
    stepMotor(7 - (i % 8));
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	425a      	negs	r2, r3
 8000c30:	f003 0307 	and.w	r3, r3, #7
 8000c34:	f002 0207 	and.w	r2, r2, #7
 8000c38:	bf58      	it	pl
 8000c3a:	4253      	negpl	r3, r2
 8000c3c:	f1c3 0307 	rsb	r3, r3, #7
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff ff99 	bl	8000b78 <stepMotor>
    HAL_Delay(2);
 8000c46:	2002      	movs	r0, #2
 8000c48:	f000 fa8c 	bl	8001164 <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	68fa      	ldr	r2, [r7, #12]
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	429a      	cmp	r2, r3
 8000c58:	dbe8      	blt.n	8000c2c <stepBackward+0xe>
  }
}
 8000c5a:	bf00      	nop
 8000c5c:	bf00      	nop
 8000c5e:	3710      	adds	r7, #16
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}

08000c64 <absoluteValue>:

float absoluteValue(float x) {
 8000c64:	b480      	push	{r7}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	ed87 0a01 	vstr	s0, [r7, #4]
	if (x > 0) return x;
 8000c6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c72:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c7a:	dd02      	ble.n	8000c82 <absoluteValue+0x1e>
 8000c7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c80:	e003      	b.n	8000c8a <absoluteValue+0x26>
	else return -x;
 8000c82:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c86:	eef1 7a67 	vneg.f32	s15, s15
}
 8000c8a:	eeb0 0a67 	vmov.f32	s0, s15
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr

08000c98 <stepDeg>:

void stepDeg(int deg) {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b084      	sub	sp, #16
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
	int steps = (int)(absoluteValue(deg) / 360 * 4096);
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	ee07 3a90 	vmov	s15, r3
 8000ca6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000caa:	eeb0 0a67 	vmov.f32	s0, s15
 8000cae:	f7ff ffd9 	bl	8000c64 <absoluteValue>
 8000cb2:	eeb0 7a40 	vmov.f32	s14, s0
 8000cb6:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8000cec <stepDeg+0x54>
 8000cba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cbe:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000cf0 <stepDeg+0x58>
 8000cc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cc6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000cca:	ee17 3a90 	vmov	r3, s15
 8000cce:	60fb      	str	r3, [r7, #12]
	if (deg > 0) {
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	dd03      	ble.n	8000cde <stepDeg+0x46>
		stepForward(steps);
 8000cd6:	68f8      	ldr	r0, [r7, #12]
 8000cd8:	f7ff ff80 	bl	8000bdc <stepForward>
	} else {
		stepBackward(steps);
	}
}
 8000cdc:	e002      	b.n	8000ce4 <stepDeg+0x4c>
		stepBackward(steps);
 8000cde:	68f8      	ldr	r0, [r7, #12]
 8000ce0:	f7ff ff9d 	bl	8000c1e <stepBackward>
}
 8000ce4:	bf00      	nop
 8000ce6:	3710      	adds	r7, #16
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	43b40000 	.word	0x43b40000
 8000cf0:	45800000 	.word	0x45800000

08000cf4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8000d38 <HAL_MspInit+0x44>)
 8000cfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cfe:	4a0e      	ldr	r2, [pc, #56]	@ (8000d38 <HAL_MspInit+0x44>)
 8000d00:	f043 0301 	orr.w	r3, r3, #1
 8000d04:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d06:	4b0c      	ldr	r3, [pc, #48]	@ (8000d38 <HAL_MspInit+0x44>)
 8000d08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d0a:	f003 0301 	and.w	r3, r3, #1
 8000d0e:	607b      	str	r3, [r7, #4]
 8000d10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d12:	4b09      	ldr	r3, [pc, #36]	@ (8000d38 <HAL_MspInit+0x44>)
 8000d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d16:	4a08      	ldr	r2, [pc, #32]	@ (8000d38 <HAL_MspInit+0x44>)
 8000d18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d1e:	4b06      	ldr	r3, [pc, #24]	@ (8000d38 <HAL_MspInit+0x44>)
 8000d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d26:	603b      	str	r3, [r7, #0]
 8000d28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d2a:	bf00      	nop
 8000d2c:	370c      	adds	r7, #12
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	40021000 	.word	0x40021000

08000d3c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b08a      	sub	sp, #40	@ 0x28
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d44:	f107 0314 	add.w	r3, r7, #20
 8000d48:	2200      	movs	r2, #0
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	605a      	str	r2, [r3, #4]
 8000d4e:	609a      	str	r2, [r3, #8]
 8000d50:	60da      	str	r2, [r3, #12]
 8000d52:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d5c:	d132      	bne.n	8000dc4 <HAL_TIM_Base_MspInit+0x88>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d5e:	4b24      	ldr	r3, [pc, #144]	@ (8000df0 <HAL_TIM_Base_MspInit+0xb4>)
 8000d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d62:	4a23      	ldr	r2, [pc, #140]	@ (8000df0 <HAL_TIM_Base_MspInit+0xb4>)
 8000d64:	f043 0301 	orr.w	r3, r3, #1
 8000d68:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d6a:	4b21      	ldr	r3, [pc, #132]	@ (8000df0 <HAL_TIM_Base_MspInit+0xb4>)
 8000d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	613b      	str	r3, [r7, #16]
 8000d74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d76:	4b1e      	ldr	r3, [pc, #120]	@ (8000df0 <HAL_TIM_Base_MspInit+0xb4>)
 8000d78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d7a:	4a1d      	ldr	r2, [pc, #116]	@ (8000df0 <HAL_TIM_Base_MspInit+0xb4>)
 8000d7c:	f043 0301 	orr.w	r3, r3, #1
 8000d80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d82:	4b1b      	ldr	r3, [pc, #108]	@ (8000df0 <HAL_TIM_Base_MspInit+0xb4>)
 8000d84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d86:	f003 0301 	and.w	r3, r3, #1
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000d8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d94:	2302      	movs	r3, #2
 8000d96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000da0:	2301      	movs	r3, #1
 8000da2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da4:	f107 0314 	add.w	r3, r7, #20
 8000da8:	4619      	mov	r1, r3
 8000daa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dae:	f000 fb0f 	bl	80013d0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000db2:	2200      	movs	r2, #0
 8000db4:	2100      	movs	r1, #0
 8000db6:	201c      	movs	r0, #28
 8000db8:	f000 fad3 	bl	8001362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000dbc:	201c      	movs	r0, #28
 8000dbe:	f000 faec 	bl	800139a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000dc2:	e010      	b.n	8000de6 <HAL_TIM_Base_MspInit+0xaa>
  else if(htim_base->Instance==TIM3)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a0a      	ldr	r2, [pc, #40]	@ (8000df4 <HAL_TIM_Base_MspInit+0xb8>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d10b      	bne.n	8000de6 <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000dce:	4b08      	ldr	r3, [pc, #32]	@ (8000df0 <HAL_TIM_Base_MspInit+0xb4>)
 8000dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dd2:	4a07      	ldr	r2, [pc, #28]	@ (8000df0 <HAL_TIM_Base_MspInit+0xb4>)
 8000dd4:	f043 0302 	orr.w	r3, r3, #2
 8000dd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dda:	4b05      	ldr	r3, [pc, #20]	@ (8000df0 <HAL_TIM_Base_MspInit+0xb4>)
 8000ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dde:	f003 0302 	and.w	r3, r3, #2
 8000de2:	60bb      	str	r3, [r7, #8]
 8000de4:	68bb      	ldr	r3, [r7, #8]
}
 8000de6:	bf00      	nop
 8000de8:	3728      	adds	r7, #40	@ 0x28
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	40021000 	.word	0x40021000
 8000df4:	40000400 	.word	0x40000400

08000df8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b088      	sub	sp, #32
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e00:	f107 030c 	add.w	r3, r7, #12
 8000e04:	2200      	movs	r2, #0
 8000e06:	601a      	str	r2, [r3, #0]
 8000e08:	605a      	str	r2, [r3, #4]
 8000e0a:	609a      	str	r2, [r3, #8]
 8000e0c:	60da      	str	r2, [r3, #12]
 8000e0e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a11      	ldr	r2, [pc, #68]	@ (8000e5c <HAL_TIM_MspPostInit+0x64>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d11b      	bne.n	8000e52 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e1a:	4b11      	ldr	r3, [pc, #68]	@ (8000e60 <HAL_TIM_MspPostInit+0x68>)
 8000e1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e1e:	4a10      	ldr	r2, [pc, #64]	@ (8000e60 <HAL_TIM_MspPostInit+0x68>)
 8000e20:	f043 0302 	orr.w	r3, r3, #2
 8000e24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e26:	4b0e      	ldr	r3, [pc, #56]	@ (8000e60 <HAL_TIM_MspPostInit+0x68>)
 8000e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e2a:	f003 0302 	and.w	r3, r3, #2
 8000e2e:	60bb      	str	r3, [r7, #8]
 8000e30:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e32:	2301      	movs	r3, #1
 8000e34:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e36:	2302      	movs	r3, #2
 8000e38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000e42:	2302      	movs	r3, #2
 8000e44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e46:	f107 030c 	add.w	r3, r7, #12
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4805      	ldr	r0, [pc, #20]	@ (8000e64 <HAL_TIM_MspPostInit+0x6c>)
 8000e4e:	f000 fabf 	bl	80013d0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000e52:	bf00      	nop
 8000e54:	3720      	adds	r7, #32
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	40000400 	.word	0x40000400
 8000e60:	40021000 	.word	0x40021000
 8000e64:	48000400 	.word	0x48000400

08000e68 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b0ae      	sub	sp, #184	@ 0xb8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e70:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e80:	f107 0310 	add.w	r3, r7, #16
 8000e84:	2294      	movs	r2, #148	@ 0x94
 8000e86:	2100      	movs	r1, #0
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f004 ff09 	bl	8005ca0 <memset>
  if(huart->Instance==USART1)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a21      	ldr	r2, [pc, #132]	@ (8000f18 <HAL_UART_MspInit+0xb0>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d13a      	bne.n	8000f0e <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ea0:	f107 0310 	add.w	r3, r7, #16
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f001 fbd9 	bl	800265c <HAL_RCCEx_PeriphCLKConfig>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000eb0:	f7ff fe5c 	bl	8000b6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000eb4:	4b19      	ldr	r3, [pc, #100]	@ (8000f1c <HAL_UART_MspInit+0xb4>)
 8000eb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eb8:	4a18      	ldr	r2, [pc, #96]	@ (8000f1c <HAL_UART_MspInit+0xb4>)
 8000eba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ebe:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ec0:	4b16      	ldr	r3, [pc, #88]	@ (8000f1c <HAL_UART_MspInit+0xb4>)
 8000ec2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ec4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ec8:	60fb      	str	r3, [r7, #12]
 8000eca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ecc:	4b13      	ldr	r3, [pc, #76]	@ (8000f1c <HAL_UART_MspInit+0xb4>)
 8000ece:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed0:	4a12      	ldr	r2, [pc, #72]	@ (8000f1c <HAL_UART_MspInit+0xb4>)
 8000ed2:	f043 0302 	orr.w	r3, r3, #2
 8000ed6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ed8:	4b10      	ldr	r3, [pc, #64]	@ (8000f1c <HAL_UART_MspInit+0xb4>)
 8000eda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000edc:	f003 0302 	and.w	r3, r3, #2
 8000ee0:	60bb      	str	r3, [r7, #8]
 8000ee2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ee4:	23c0      	movs	r3, #192	@ 0xc0
 8000ee6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eea:	2302      	movs	r3, #2
 8000eec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000efc:	2307      	movs	r3, #7
 8000efe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f02:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f06:	4619      	mov	r1, r3
 8000f08:	4805      	ldr	r0, [pc, #20]	@ (8000f20 <HAL_UART_MspInit+0xb8>)
 8000f0a:	f000 fa61 	bl	80013d0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000f0e:	bf00      	nop
 8000f10:	37b8      	adds	r7, #184	@ 0xb8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40013800 	.word	0x40013800
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	48000400 	.word	0x48000400

08000f24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f28:	bf00      	nop
 8000f2a:	e7fd      	b.n	8000f28 <NMI_Handler+0x4>

08000f2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f30:	bf00      	nop
 8000f32:	e7fd      	b.n	8000f30 <HardFault_Handler+0x4>

08000f34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f38:	bf00      	nop
 8000f3a:	e7fd      	b.n	8000f38 <MemManage_Handler+0x4>

08000f3c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f40:	bf00      	nop
 8000f42:	e7fd      	b.n	8000f40 <BusFault_Handler+0x4>

08000f44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f48:	bf00      	nop
 8000f4a:	e7fd      	b.n	8000f48 <UsageFault_Handler+0x4>

08000f4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr

08000f5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr

08000f68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr

08000f76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f7a:	f000 f8d3 	bl	8001124 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}
	...

08000f84 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f88:	4802      	ldr	r0, [pc, #8]	@ (8000f94 <TIM2_IRQHandler+0x10>)
 8000f8a:	f002 fce5 	bl	8003958 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	20000080 	.word	0x20000080

08000f98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fa0:	4a14      	ldr	r2, [pc, #80]	@ (8000ff4 <_sbrk+0x5c>)
 8000fa2:	4b15      	ldr	r3, [pc, #84]	@ (8000ff8 <_sbrk+0x60>)
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fac:	4b13      	ldr	r3, [pc, #76]	@ (8000ffc <_sbrk+0x64>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d102      	bne.n	8000fba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fb4:	4b11      	ldr	r3, [pc, #68]	@ (8000ffc <_sbrk+0x64>)
 8000fb6:	4a12      	ldr	r2, [pc, #72]	@ (8001000 <_sbrk+0x68>)
 8000fb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fba:	4b10      	ldr	r3, [pc, #64]	@ (8000ffc <_sbrk+0x64>)
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d207      	bcs.n	8000fd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fc8:	f004 fe72 	bl	8005cb0 <__errno>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	220c      	movs	r2, #12
 8000fd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fd2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fd6:	e009      	b.n	8000fec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fd8:	4b08      	ldr	r3, [pc, #32]	@ (8000ffc <_sbrk+0x64>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fde:	4b07      	ldr	r3, [pc, #28]	@ (8000ffc <_sbrk+0x64>)
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	4a05      	ldr	r2, [pc, #20]	@ (8000ffc <_sbrk+0x64>)
 8000fe8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fea:	68fb      	ldr	r3, [r7, #12]
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	3718      	adds	r7, #24
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	200a0000 	.word	0x200a0000
 8000ff8:	00000400 	.word	0x00000400
 8000ffc:	200001f4 	.word	0x200001f4
 8001000:	20000348 	.word	0x20000348

08001004 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001008:	4b06      	ldr	r3, [pc, #24]	@ (8001024 <SystemInit+0x20>)
 800100a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800100e:	4a05      	ldr	r2, [pc, #20]	@ (8001024 <SystemInit+0x20>)
 8001010:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001014:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001018:	bf00      	nop
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <Reset_Handler>:
 8001028:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001060 <LoopForever+0x2>
 800102c:	f7ff ffea 	bl	8001004 <SystemInit>
 8001030:	480c      	ldr	r0, [pc, #48]	@ (8001064 <LoopForever+0x6>)
 8001032:	490d      	ldr	r1, [pc, #52]	@ (8001068 <LoopForever+0xa>)
 8001034:	4a0d      	ldr	r2, [pc, #52]	@ (800106c <LoopForever+0xe>)
 8001036:	2300      	movs	r3, #0
 8001038:	e002      	b.n	8001040 <LoopCopyDataInit>

0800103a <CopyDataInit>:
 800103a:	58d4      	ldr	r4, [r2, r3]
 800103c:	50c4      	str	r4, [r0, r3]
 800103e:	3304      	adds	r3, #4

08001040 <LoopCopyDataInit>:
 8001040:	18c4      	adds	r4, r0, r3
 8001042:	428c      	cmp	r4, r1
 8001044:	d3f9      	bcc.n	800103a <CopyDataInit>
 8001046:	4a0a      	ldr	r2, [pc, #40]	@ (8001070 <LoopForever+0x12>)
 8001048:	4c0a      	ldr	r4, [pc, #40]	@ (8001074 <LoopForever+0x16>)
 800104a:	2300      	movs	r3, #0
 800104c:	e001      	b.n	8001052 <LoopFillZerobss>

0800104e <FillZerobss>:
 800104e:	6013      	str	r3, [r2, #0]
 8001050:	3204      	adds	r2, #4

08001052 <LoopFillZerobss>:
 8001052:	42a2      	cmp	r2, r4
 8001054:	d3fb      	bcc.n	800104e <FillZerobss>
 8001056:	f004 fe31 	bl	8005cbc <__libc_init_array>
 800105a:	f7ff fabf 	bl	80005dc <main>

0800105e <LoopForever>:
 800105e:	e7fe      	b.n	800105e <LoopForever>
 8001060:	200a0000 	.word	0x200a0000
 8001064:	20000000 	.word	0x20000000
 8001068:	20000064 	.word	0x20000064
 800106c:	0800669c 	.word	0x0800669c
 8001070:	20000064 	.word	0x20000064
 8001074:	20000344 	.word	0x20000344

08001078 <ADC1_IRQHandler>:
 8001078:	e7fe      	b.n	8001078 <ADC1_IRQHandler>

0800107a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800107a:	b580      	push	{r7, lr}
 800107c:	b082      	sub	sp, #8
 800107e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001080:	2300      	movs	r3, #0
 8001082:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001084:	2003      	movs	r0, #3
 8001086:	f000 f961 	bl	800134c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800108a:	2000      	movs	r0, #0
 800108c:	f000 f80e 	bl	80010ac <HAL_InitTick>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d002      	beq.n	800109c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001096:	2301      	movs	r3, #1
 8001098:	71fb      	strb	r3, [r7, #7]
 800109a:	e001      	b.n	80010a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800109c:	f7ff fe2a 	bl	8000cf4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010a0:	79fb      	ldrb	r3, [r7, #7]
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
	...

080010ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010b4:	2300      	movs	r3, #0
 80010b6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80010b8:	4b17      	ldr	r3, [pc, #92]	@ (8001118 <HAL_InitTick+0x6c>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d023      	beq.n	8001108 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80010c0:	4b16      	ldr	r3, [pc, #88]	@ (800111c <HAL_InitTick+0x70>)
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	4b14      	ldr	r3, [pc, #80]	@ (8001118 <HAL_InitTick+0x6c>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	4619      	mov	r1, r3
 80010ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80010d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010d6:	4618      	mov	r0, r3
 80010d8:	f000 f96d 	bl	80013b6 <HAL_SYSTICK_Config>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d10f      	bne.n	8001102 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2b0f      	cmp	r3, #15
 80010e6:	d809      	bhi.n	80010fc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010e8:	2200      	movs	r2, #0
 80010ea:	6879      	ldr	r1, [r7, #4]
 80010ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80010f0:	f000 f937 	bl	8001362 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001120 <HAL_InitTick+0x74>)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6013      	str	r3, [r2, #0]
 80010fa:	e007      	b.n	800110c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80010fc:	2301      	movs	r3, #1
 80010fe:	73fb      	strb	r3, [r7, #15]
 8001100:	e004      	b.n	800110c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	73fb      	strb	r3, [r7, #15]
 8001106:	e001      	b.n	800110c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001108:	2301      	movs	r3, #1
 800110a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800110c:	7bfb      	ldrb	r3, [r7, #15]
}
 800110e:	4618      	mov	r0, r3
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000010 	.word	0x20000010
 800111c:	20000008 	.word	0x20000008
 8001120:	2000000c 	.word	0x2000000c

08001124 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001128:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <HAL_IncTick+0x20>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	461a      	mov	r2, r3
 800112e:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <HAL_IncTick+0x24>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4413      	add	r3, r2
 8001134:	4a04      	ldr	r2, [pc, #16]	@ (8001148 <HAL_IncTick+0x24>)
 8001136:	6013      	str	r3, [r2, #0]
}
 8001138:	bf00      	nop
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	20000010 	.word	0x20000010
 8001148:	200001f8 	.word	0x200001f8

0800114c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  return uwTick;
 8001150:	4b03      	ldr	r3, [pc, #12]	@ (8001160 <HAL_GetTick+0x14>)
 8001152:	681b      	ldr	r3, [r3, #0]
}
 8001154:	4618      	mov	r0, r3
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	200001f8 	.word	0x200001f8

08001164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800116c:	f7ff ffee 	bl	800114c <HAL_GetTick>
 8001170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800117c:	d005      	beq.n	800118a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800117e:	4b0a      	ldr	r3, [pc, #40]	@ (80011a8 <HAL_Delay+0x44>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	461a      	mov	r2, r3
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	4413      	add	r3, r2
 8001188:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800118a:	bf00      	nop
 800118c:	f7ff ffde 	bl	800114c <HAL_GetTick>
 8001190:	4602      	mov	r2, r0
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	68fa      	ldr	r2, [r7, #12]
 8001198:	429a      	cmp	r2, r3
 800119a:	d8f7      	bhi.n	800118c <HAL_Delay+0x28>
  {
  }
}
 800119c:	bf00      	nop
 800119e:	bf00      	nop
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20000010 	.word	0x20000010

080011ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b085      	sub	sp, #20
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	f003 0307 	and.w	r3, r3, #7
 80011ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011bc:	4b0c      	ldr	r3, [pc, #48]	@ (80011f0 <__NVIC_SetPriorityGrouping+0x44>)
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011c2:	68ba      	ldr	r2, [r7, #8]
 80011c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011c8:	4013      	ands	r3, r2
 80011ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011de:	4a04      	ldr	r2, [pc, #16]	@ (80011f0 <__NVIC_SetPriorityGrouping+0x44>)
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	60d3      	str	r3, [r2, #12]
}
 80011e4:	bf00      	nop
 80011e6:	3714      	adds	r7, #20
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	e000ed00 	.word	0xe000ed00

080011f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011f8:	4b04      	ldr	r3, [pc, #16]	@ (800120c <__NVIC_GetPriorityGrouping+0x18>)
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	0a1b      	lsrs	r3, r3, #8
 80011fe:	f003 0307 	and.w	r3, r3, #7
}
 8001202:	4618      	mov	r0, r3
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr
 800120c:	e000ed00 	.word	0xe000ed00

08001210 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800121a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121e:	2b00      	cmp	r3, #0
 8001220:	db0b      	blt.n	800123a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	f003 021f 	and.w	r2, r3, #31
 8001228:	4907      	ldr	r1, [pc, #28]	@ (8001248 <__NVIC_EnableIRQ+0x38>)
 800122a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122e:	095b      	lsrs	r3, r3, #5
 8001230:	2001      	movs	r0, #1
 8001232:	fa00 f202 	lsl.w	r2, r0, r2
 8001236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800123a:	bf00      	nop
 800123c:	370c      	adds	r7, #12
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	e000e100 	.word	0xe000e100

0800124c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	6039      	str	r1, [r7, #0]
 8001256:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125c:	2b00      	cmp	r3, #0
 800125e:	db0a      	blt.n	8001276 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	b2da      	uxtb	r2, r3
 8001264:	490c      	ldr	r1, [pc, #48]	@ (8001298 <__NVIC_SetPriority+0x4c>)
 8001266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126a:	0112      	lsls	r2, r2, #4
 800126c:	b2d2      	uxtb	r2, r2
 800126e:	440b      	add	r3, r1
 8001270:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001274:	e00a      	b.n	800128c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	b2da      	uxtb	r2, r3
 800127a:	4908      	ldr	r1, [pc, #32]	@ (800129c <__NVIC_SetPriority+0x50>)
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	f003 030f 	and.w	r3, r3, #15
 8001282:	3b04      	subs	r3, #4
 8001284:	0112      	lsls	r2, r2, #4
 8001286:	b2d2      	uxtb	r2, r2
 8001288:	440b      	add	r3, r1
 800128a:	761a      	strb	r2, [r3, #24]
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	e000e100 	.word	0xe000e100
 800129c:	e000ed00 	.word	0xe000ed00

080012a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b089      	sub	sp, #36	@ 0x24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	60b9      	str	r1, [r7, #8]
 80012aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	f003 0307 	and.w	r3, r3, #7
 80012b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	f1c3 0307 	rsb	r3, r3, #7
 80012ba:	2b04      	cmp	r3, #4
 80012bc:	bf28      	it	cs
 80012be:	2304      	movcs	r3, #4
 80012c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	3304      	adds	r3, #4
 80012c6:	2b06      	cmp	r3, #6
 80012c8:	d902      	bls.n	80012d0 <NVIC_EncodePriority+0x30>
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	3b03      	subs	r3, #3
 80012ce:	e000      	b.n	80012d2 <NVIC_EncodePriority+0x32>
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	fa02 f303 	lsl.w	r3, r2, r3
 80012de:	43da      	mvns	r2, r3
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	401a      	ands	r2, r3
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012e8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	fa01 f303 	lsl.w	r3, r1, r3
 80012f2:	43d9      	mvns	r1, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012f8:	4313      	orrs	r3, r2
         );
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3724      	adds	r7, #36	@ 0x24
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
	...

08001308 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3b01      	subs	r3, #1
 8001314:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001318:	d301      	bcc.n	800131e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800131a:	2301      	movs	r3, #1
 800131c:	e00f      	b.n	800133e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800131e:	4a0a      	ldr	r2, [pc, #40]	@ (8001348 <SysTick_Config+0x40>)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	3b01      	subs	r3, #1
 8001324:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001326:	210f      	movs	r1, #15
 8001328:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800132c:	f7ff ff8e 	bl	800124c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001330:	4b05      	ldr	r3, [pc, #20]	@ (8001348 <SysTick_Config+0x40>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001336:	4b04      	ldr	r3, [pc, #16]	@ (8001348 <SysTick_Config+0x40>)
 8001338:	2207      	movs	r2, #7
 800133a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	e000e010 	.word	0xe000e010

0800134c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f7ff ff29 	bl	80011ac <__NVIC_SetPriorityGrouping>
}
 800135a:	bf00      	nop
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001362:	b580      	push	{r7, lr}
 8001364:	b086      	sub	sp, #24
 8001366:	af00      	add	r7, sp, #0
 8001368:	4603      	mov	r3, r0
 800136a:	60b9      	str	r1, [r7, #8]
 800136c:	607a      	str	r2, [r7, #4]
 800136e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001370:	2300      	movs	r3, #0
 8001372:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001374:	f7ff ff3e 	bl	80011f4 <__NVIC_GetPriorityGrouping>
 8001378:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	68b9      	ldr	r1, [r7, #8]
 800137e:	6978      	ldr	r0, [r7, #20]
 8001380:	f7ff ff8e 	bl	80012a0 <NVIC_EncodePriority>
 8001384:	4602      	mov	r2, r0
 8001386:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800138a:	4611      	mov	r1, r2
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff ff5d 	bl	800124c <__NVIC_SetPriority>
}
 8001392:	bf00      	nop
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b082      	sub	sp, #8
 800139e:	af00      	add	r7, sp, #0
 80013a0:	4603      	mov	r3, r0
 80013a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff ff31 	bl	8001210 <__NVIC_EnableIRQ>
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b082      	sub	sp, #8
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f7ff ffa2 	bl	8001308 <SysTick_Config>
 80013c4:	4603      	mov	r3, r0
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b087      	sub	sp, #28
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013da:	2300      	movs	r3, #0
 80013dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013de:	e166      	b.n	80016ae <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	2101      	movs	r1, #1
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	fa01 f303 	lsl.w	r3, r1, r3
 80013ec:	4013      	ands	r3, r2
 80013ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	f000 8158 	beq.w	80016a8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	f003 0303 	and.w	r3, r3, #3
 8001400:	2b01      	cmp	r3, #1
 8001402:	d005      	beq.n	8001410 <HAL_GPIO_Init+0x40>
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f003 0303 	and.w	r3, r3, #3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d130      	bne.n	8001472 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	2203      	movs	r2, #3
 800141c:	fa02 f303 	lsl.w	r3, r2, r3
 8001420:	43db      	mvns	r3, r3
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	4013      	ands	r3, r2
 8001426:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	68da      	ldr	r2, [r3, #12]
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	fa02 f303 	lsl.w	r3, r2, r3
 8001434:	693a      	ldr	r2, [r7, #16]
 8001436:	4313      	orrs	r3, r2
 8001438:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001446:	2201      	movs	r2, #1
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	43db      	mvns	r3, r3
 8001450:	693a      	ldr	r2, [r7, #16]
 8001452:	4013      	ands	r3, r2
 8001454:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	091b      	lsrs	r3, r3, #4
 800145c:	f003 0201 	and.w	r2, r3, #1
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	fa02 f303 	lsl.w	r3, r2, r3
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	4313      	orrs	r3, r2
 800146a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f003 0303 	and.w	r3, r3, #3
 800147a:	2b03      	cmp	r3, #3
 800147c:	d017      	beq.n	80014ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	2203      	movs	r2, #3
 800148a:	fa02 f303 	lsl.w	r3, r2, r3
 800148e:	43db      	mvns	r3, r3
 8001490:	693a      	ldr	r2, [r7, #16]
 8001492:	4013      	ands	r3, r2
 8001494:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	689a      	ldr	r2, [r3, #8]
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f003 0303 	and.w	r3, r3, #3
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d123      	bne.n	8001502 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	08da      	lsrs	r2, r3, #3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	3208      	adds	r2, #8
 80014c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	f003 0307 	and.w	r3, r3, #7
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	220f      	movs	r2, #15
 80014d2:	fa02 f303 	lsl.w	r3, r2, r3
 80014d6:	43db      	mvns	r3, r3
 80014d8:	693a      	ldr	r2, [r7, #16]
 80014da:	4013      	ands	r3, r2
 80014dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	691a      	ldr	r2, [r3, #16]
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	f003 0307 	and.w	r3, r3, #7
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	693a      	ldr	r2, [r7, #16]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	08da      	lsrs	r2, r3, #3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3208      	adds	r2, #8
 80014fc:	6939      	ldr	r1, [r7, #16]
 80014fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	2203      	movs	r2, #3
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	43db      	mvns	r3, r3
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	4013      	ands	r3, r2
 8001518:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f003 0203 	and.w	r2, r3, #3
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	fa02 f303 	lsl.w	r3, r2, r3
 800152a:	693a      	ldr	r2, [r7, #16]
 800152c:	4313      	orrs	r3, r2
 800152e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800153e:	2b00      	cmp	r3, #0
 8001540:	f000 80b2 	beq.w	80016a8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001544:	4b61      	ldr	r3, [pc, #388]	@ (80016cc <HAL_GPIO_Init+0x2fc>)
 8001546:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001548:	4a60      	ldr	r2, [pc, #384]	@ (80016cc <HAL_GPIO_Init+0x2fc>)
 800154a:	f043 0301 	orr.w	r3, r3, #1
 800154e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001550:	4b5e      	ldr	r3, [pc, #376]	@ (80016cc <HAL_GPIO_Init+0x2fc>)
 8001552:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001554:	f003 0301 	and.w	r3, r3, #1
 8001558:	60bb      	str	r3, [r7, #8]
 800155a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800155c:	4a5c      	ldr	r2, [pc, #368]	@ (80016d0 <HAL_GPIO_Init+0x300>)
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	089b      	lsrs	r3, r3, #2
 8001562:	3302      	adds	r3, #2
 8001564:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001568:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	f003 0303 	and.w	r3, r3, #3
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	220f      	movs	r2, #15
 8001574:	fa02 f303 	lsl.w	r3, r2, r3
 8001578:	43db      	mvns	r3, r3
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	4013      	ands	r3, r2
 800157e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001586:	d02b      	beq.n	80015e0 <HAL_GPIO_Init+0x210>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4a52      	ldr	r2, [pc, #328]	@ (80016d4 <HAL_GPIO_Init+0x304>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d025      	beq.n	80015dc <HAL_GPIO_Init+0x20c>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	4a51      	ldr	r2, [pc, #324]	@ (80016d8 <HAL_GPIO_Init+0x308>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d01f      	beq.n	80015d8 <HAL_GPIO_Init+0x208>
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	4a50      	ldr	r2, [pc, #320]	@ (80016dc <HAL_GPIO_Init+0x30c>)
 800159c:	4293      	cmp	r3, r2
 800159e:	d019      	beq.n	80015d4 <HAL_GPIO_Init+0x204>
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	4a4f      	ldr	r2, [pc, #316]	@ (80016e0 <HAL_GPIO_Init+0x310>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d013      	beq.n	80015d0 <HAL_GPIO_Init+0x200>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4a4e      	ldr	r2, [pc, #312]	@ (80016e4 <HAL_GPIO_Init+0x314>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d00d      	beq.n	80015cc <HAL_GPIO_Init+0x1fc>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	4a4d      	ldr	r2, [pc, #308]	@ (80016e8 <HAL_GPIO_Init+0x318>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d007      	beq.n	80015c8 <HAL_GPIO_Init+0x1f8>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	4a4c      	ldr	r2, [pc, #304]	@ (80016ec <HAL_GPIO_Init+0x31c>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d101      	bne.n	80015c4 <HAL_GPIO_Init+0x1f4>
 80015c0:	2307      	movs	r3, #7
 80015c2:	e00e      	b.n	80015e2 <HAL_GPIO_Init+0x212>
 80015c4:	2308      	movs	r3, #8
 80015c6:	e00c      	b.n	80015e2 <HAL_GPIO_Init+0x212>
 80015c8:	2306      	movs	r3, #6
 80015ca:	e00a      	b.n	80015e2 <HAL_GPIO_Init+0x212>
 80015cc:	2305      	movs	r3, #5
 80015ce:	e008      	b.n	80015e2 <HAL_GPIO_Init+0x212>
 80015d0:	2304      	movs	r3, #4
 80015d2:	e006      	b.n	80015e2 <HAL_GPIO_Init+0x212>
 80015d4:	2303      	movs	r3, #3
 80015d6:	e004      	b.n	80015e2 <HAL_GPIO_Init+0x212>
 80015d8:	2302      	movs	r3, #2
 80015da:	e002      	b.n	80015e2 <HAL_GPIO_Init+0x212>
 80015dc:	2301      	movs	r3, #1
 80015de:	e000      	b.n	80015e2 <HAL_GPIO_Init+0x212>
 80015e0:	2300      	movs	r3, #0
 80015e2:	697a      	ldr	r2, [r7, #20]
 80015e4:	f002 0203 	and.w	r2, r2, #3
 80015e8:	0092      	lsls	r2, r2, #2
 80015ea:	4093      	lsls	r3, r2
 80015ec:	693a      	ldr	r2, [r7, #16]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015f2:	4937      	ldr	r1, [pc, #220]	@ (80016d0 <HAL_GPIO_Init+0x300>)
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	089b      	lsrs	r3, r3, #2
 80015f8:	3302      	adds	r3, #2
 80015fa:	693a      	ldr	r2, [r7, #16]
 80015fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001600:	4b3b      	ldr	r3, [pc, #236]	@ (80016f0 <HAL_GPIO_Init+0x320>)
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	43db      	mvns	r3, r3
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	4013      	ands	r3, r2
 800160e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001618:	2b00      	cmp	r3, #0
 800161a:	d003      	beq.n	8001624 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800161c:	693a      	ldr	r2, [r7, #16]
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	4313      	orrs	r3, r2
 8001622:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001624:	4a32      	ldr	r2, [pc, #200]	@ (80016f0 <HAL_GPIO_Init+0x320>)
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800162a:	4b31      	ldr	r3, [pc, #196]	@ (80016f0 <HAL_GPIO_Init+0x320>)
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	43db      	mvns	r3, r3
 8001634:	693a      	ldr	r2, [r7, #16]
 8001636:	4013      	ands	r3, r2
 8001638:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001642:	2b00      	cmp	r3, #0
 8001644:	d003      	beq.n	800164e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	4313      	orrs	r3, r2
 800164c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800164e:	4a28      	ldr	r2, [pc, #160]	@ (80016f0 <HAL_GPIO_Init+0x320>)
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001654:	4b26      	ldr	r3, [pc, #152]	@ (80016f0 <HAL_GPIO_Init+0x320>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	43db      	mvns	r3, r3
 800165e:	693a      	ldr	r2, [r7, #16]
 8001660:	4013      	ands	r3, r2
 8001662:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800166c:	2b00      	cmp	r3, #0
 800166e:	d003      	beq.n	8001678 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001670:	693a      	ldr	r2, [r7, #16]
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	4313      	orrs	r3, r2
 8001676:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001678:	4a1d      	ldr	r2, [pc, #116]	@ (80016f0 <HAL_GPIO_Init+0x320>)
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800167e:	4b1c      	ldr	r3, [pc, #112]	@ (80016f0 <HAL_GPIO_Init+0x320>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	43db      	mvns	r3, r3
 8001688:	693a      	ldr	r2, [r7, #16]
 800168a:	4013      	ands	r3, r2
 800168c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d003      	beq.n	80016a2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800169a:	693a      	ldr	r2, [r7, #16]
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	4313      	orrs	r3, r2
 80016a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80016a2:	4a13      	ldr	r2, [pc, #76]	@ (80016f0 <HAL_GPIO_Init+0x320>)
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	3301      	adds	r3, #1
 80016ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	fa22 f303 	lsr.w	r3, r2, r3
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	f47f ae91 	bne.w	80013e0 <HAL_GPIO_Init+0x10>
  }
}
 80016be:	bf00      	nop
 80016c0:	bf00      	nop
 80016c2:	371c      	adds	r7, #28
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	40021000 	.word	0x40021000
 80016d0:	40010000 	.word	0x40010000
 80016d4:	48000400 	.word	0x48000400
 80016d8:	48000800 	.word	0x48000800
 80016dc:	48000c00 	.word	0x48000c00
 80016e0:	48001000 	.word	0x48001000
 80016e4:	48001400 	.word	0x48001400
 80016e8:	48001800 	.word	0x48001800
 80016ec:	48001c00 	.word	0x48001c00
 80016f0:	40010400 	.word	0x40010400

080016f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	460b      	mov	r3, r1
 80016fe:	807b      	strh	r3, [r7, #2]
 8001700:	4613      	mov	r3, r2
 8001702:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001704:	787b      	ldrb	r3, [r7, #1]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d003      	beq.n	8001712 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800170a:	887a      	ldrh	r2, [r7, #2]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001710:	e002      	b.n	8001718 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001712:	887a      	ldrh	r2, [r7, #2]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001718:	bf00      	nop
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr

08001724 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001728:	4b0d      	ldr	r3, [pc, #52]	@ (8001760 <HAL_PWREx_GetVoltageRange+0x3c>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001730:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001734:	d102      	bne.n	800173c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001736:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800173a:	e00b      	b.n	8001754 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800173c:	4b08      	ldr	r3, [pc, #32]	@ (8001760 <HAL_PWREx_GetVoltageRange+0x3c>)
 800173e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001742:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001746:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800174a:	d102      	bne.n	8001752 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800174c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001750:	e000      	b.n	8001754 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001752:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001754:	4618      	mov	r0, r3
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	40007000 	.word	0x40007000

08001764 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d141      	bne.n	80017f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001772:	4b4b      	ldr	r3, [pc, #300]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800177a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800177e:	d131      	bne.n	80017e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001780:	4b47      	ldr	r3, [pc, #284]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001782:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001786:	4a46      	ldr	r2, [pc, #280]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001788:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800178c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001790:	4b43      	ldr	r3, [pc, #268]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001798:	4a41      	ldr	r2, [pc, #260]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800179a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800179e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80017a0:	4b40      	ldr	r3, [pc, #256]	@ (80018a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2232      	movs	r2, #50	@ 0x32
 80017a6:	fb02 f303 	mul.w	r3, r2, r3
 80017aa:	4a3f      	ldr	r2, [pc, #252]	@ (80018a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80017ac:	fba2 2303 	umull	r2, r3, r2, r3
 80017b0:	0c9b      	lsrs	r3, r3, #18
 80017b2:	3301      	adds	r3, #1
 80017b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017b6:	e002      	b.n	80017be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	3b01      	subs	r3, #1
 80017bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017be:	4b38      	ldr	r3, [pc, #224]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017c0:	695b      	ldr	r3, [r3, #20]
 80017c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017ca:	d102      	bne.n	80017d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d1f2      	bne.n	80017b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017d2:	4b33      	ldr	r3, [pc, #204]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017d4:	695b      	ldr	r3, [r3, #20]
 80017d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017de:	d158      	bne.n	8001892 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80017e0:	2303      	movs	r3, #3
 80017e2:	e057      	b.n	8001894 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80017e4:	4b2e      	ldr	r3, [pc, #184]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017ea:	4a2d      	ldr	r2, [pc, #180]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80017f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80017f4:	e04d      	b.n	8001892 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017fc:	d141      	bne.n	8001882 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80017fe:	4b28      	ldr	r3, [pc, #160]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001806:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800180a:	d131      	bne.n	8001870 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800180c:	4b24      	ldr	r3, [pc, #144]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800180e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001812:	4a23      	ldr	r2, [pc, #140]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001818:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800181c:	4b20      	ldr	r3, [pc, #128]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001824:	4a1e      	ldr	r2, [pc, #120]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001826:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800182a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800182c:	4b1d      	ldr	r3, [pc, #116]	@ (80018a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2232      	movs	r2, #50	@ 0x32
 8001832:	fb02 f303 	mul.w	r3, r2, r3
 8001836:	4a1c      	ldr	r2, [pc, #112]	@ (80018a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001838:	fba2 2303 	umull	r2, r3, r2, r3
 800183c:	0c9b      	lsrs	r3, r3, #18
 800183e:	3301      	adds	r3, #1
 8001840:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001842:	e002      	b.n	800184a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	3b01      	subs	r3, #1
 8001848:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800184a:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800184c:	695b      	ldr	r3, [r3, #20]
 800184e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001852:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001856:	d102      	bne.n	800185e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d1f2      	bne.n	8001844 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800185e:	4b10      	ldr	r3, [pc, #64]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001860:	695b      	ldr	r3, [r3, #20]
 8001862:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001866:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800186a:	d112      	bne.n	8001892 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800186c:	2303      	movs	r3, #3
 800186e:	e011      	b.n	8001894 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001870:	4b0b      	ldr	r3, [pc, #44]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001872:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001876:	4a0a      	ldr	r2, [pc, #40]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001878:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800187c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001880:	e007      	b.n	8001892 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001882:	4b07      	ldr	r3, [pc, #28]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800188a:	4a05      	ldr	r2, [pc, #20]	@ (80018a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800188c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001890:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001892:	2300      	movs	r3, #0
}
 8001894:	4618      	mov	r0, r3
 8001896:	3714      	adds	r7, #20
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr
 80018a0:	40007000 	.word	0x40007000
 80018a4:	20000008 	.word	0x20000008
 80018a8:	431bde83 	.word	0x431bde83

080018ac <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b088      	sub	sp, #32
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d102      	bne.n	80018c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	f000 bc08 	b.w	80020d0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018c0:	4b96      	ldr	r3, [pc, #600]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f003 030c 	and.w	r3, r3, #12
 80018c8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018ca:	4b94      	ldr	r3, [pc, #592]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	f003 0303 	and.w	r3, r3, #3
 80018d2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0310 	and.w	r3, r3, #16
 80018dc:	2b00      	cmp	r3, #0
 80018de:	f000 80e4 	beq.w	8001aaa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d007      	beq.n	80018f8 <HAL_RCC_OscConfig+0x4c>
 80018e8:	69bb      	ldr	r3, [r7, #24]
 80018ea:	2b0c      	cmp	r3, #12
 80018ec:	f040 808b 	bne.w	8001a06 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	f040 8087 	bne.w	8001a06 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80018f8:	4b88      	ldr	r3, [pc, #544]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0302 	and.w	r3, r3, #2
 8001900:	2b00      	cmp	r3, #0
 8001902:	d005      	beq.n	8001910 <HAL_RCC_OscConfig+0x64>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d101      	bne.n	8001910 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e3df      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6a1a      	ldr	r2, [r3, #32]
 8001914:	4b81      	ldr	r3, [pc, #516]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0308 	and.w	r3, r3, #8
 800191c:	2b00      	cmp	r3, #0
 800191e:	d004      	beq.n	800192a <HAL_RCC_OscConfig+0x7e>
 8001920:	4b7e      	ldr	r3, [pc, #504]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001928:	e005      	b.n	8001936 <HAL_RCC_OscConfig+0x8a>
 800192a:	4b7c      	ldr	r3, [pc, #496]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 800192c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001930:	091b      	lsrs	r3, r3, #4
 8001932:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001936:	4293      	cmp	r3, r2
 8001938:	d223      	bcs.n	8001982 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a1b      	ldr	r3, [r3, #32]
 800193e:	4618      	mov	r0, r3
 8001940:	f000 fdcc 	bl	80024dc <RCC_SetFlashLatencyFromMSIRange>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e3c0      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800194e:	4b73      	ldr	r3, [pc, #460]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a72      	ldr	r2, [pc, #456]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001954:	f043 0308 	orr.w	r3, r3, #8
 8001958:	6013      	str	r3, [r2, #0]
 800195a:	4b70      	ldr	r3, [pc, #448]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6a1b      	ldr	r3, [r3, #32]
 8001966:	496d      	ldr	r1, [pc, #436]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001968:	4313      	orrs	r3, r2
 800196a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800196c:	4b6b      	ldr	r3, [pc, #428]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	69db      	ldr	r3, [r3, #28]
 8001978:	021b      	lsls	r3, r3, #8
 800197a:	4968      	ldr	r1, [pc, #416]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 800197c:	4313      	orrs	r3, r2
 800197e:	604b      	str	r3, [r1, #4]
 8001980:	e025      	b.n	80019ce <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001982:	4b66      	ldr	r3, [pc, #408]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a65      	ldr	r2, [pc, #404]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001988:	f043 0308 	orr.w	r3, r3, #8
 800198c:	6013      	str	r3, [r2, #0]
 800198e:	4b63      	ldr	r3, [pc, #396]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6a1b      	ldr	r3, [r3, #32]
 800199a:	4960      	ldr	r1, [pc, #384]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 800199c:	4313      	orrs	r3, r2
 800199e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019a0:	4b5e      	ldr	r3, [pc, #376]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	69db      	ldr	r3, [r3, #28]
 80019ac:	021b      	lsls	r3, r3, #8
 80019ae:	495b      	ldr	r1, [pc, #364]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 80019b0:	4313      	orrs	r3, r2
 80019b2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d109      	bne.n	80019ce <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6a1b      	ldr	r3, [r3, #32]
 80019be:	4618      	mov	r0, r3
 80019c0:	f000 fd8c 	bl	80024dc <RCC_SetFlashLatencyFromMSIRange>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e380      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019ce:	f000 fcc1 	bl	8002354 <HAL_RCC_GetSysClockFreq>
 80019d2:	4602      	mov	r2, r0
 80019d4:	4b51      	ldr	r3, [pc, #324]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	091b      	lsrs	r3, r3, #4
 80019da:	f003 030f 	and.w	r3, r3, #15
 80019de:	4950      	ldr	r1, [pc, #320]	@ (8001b20 <HAL_RCC_OscConfig+0x274>)
 80019e0:	5ccb      	ldrb	r3, [r1, r3]
 80019e2:	f003 031f 	and.w	r3, r3, #31
 80019e6:	fa22 f303 	lsr.w	r3, r2, r3
 80019ea:	4a4e      	ldr	r2, [pc, #312]	@ (8001b24 <HAL_RCC_OscConfig+0x278>)
 80019ec:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80019ee:	4b4e      	ldr	r3, [pc, #312]	@ (8001b28 <HAL_RCC_OscConfig+0x27c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff fb5a 	bl	80010ac <HAL_InitTick>
 80019f8:	4603      	mov	r3, r0
 80019fa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80019fc:	7bfb      	ldrb	r3, [r7, #15]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d052      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001a02:	7bfb      	ldrb	r3, [r7, #15]
 8001a04:	e364      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	699b      	ldr	r3, [r3, #24]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d032      	beq.n	8001a74 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a0e:	4b43      	ldr	r3, [pc, #268]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a42      	ldr	r2, [pc, #264]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a1a:	f7ff fb97 	bl	800114c <HAL_GetTick>
 8001a1e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a20:	e008      	b.n	8001a34 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a22:	f7ff fb93 	bl	800114c <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d901      	bls.n	8001a34 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001a30:	2303      	movs	r3, #3
 8001a32:	e34d      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a34:	4b39      	ldr	r3, [pc, #228]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 0302 	and.w	r3, r3, #2
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d0f0      	beq.n	8001a22 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a40:	4b36      	ldr	r3, [pc, #216]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a35      	ldr	r2, [pc, #212]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a46:	f043 0308 	orr.w	r3, r3, #8
 8001a4a:	6013      	str	r3, [r2, #0]
 8001a4c:	4b33      	ldr	r3, [pc, #204]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a1b      	ldr	r3, [r3, #32]
 8001a58:	4930      	ldr	r1, [pc, #192]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a5e:	4b2f      	ldr	r3, [pc, #188]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	021b      	lsls	r3, r3, #8
 8001a6c:	492b      	ldr	r1, [pc, #172]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	604b      	str	r3, [r1, #4]
 8001a72:	e01a      	b.n	8001aaa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a74:	4b29      	ldr	r3, [pc, #164]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a28      	ldr	r2, [pc, #160]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a7a:	f023 0301 	bic.w	r3, r3, #1
 8001a7e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a80:	f7ff fb64 	bl	800114c <HAL_GetTick>
 8001a84:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a86:	e008      	b.n	8001a9a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a88:	f7ff fb60 	bl	800114c <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d901      	bls.n	8001a9a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e31a      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a9a:	4b20      	ldr	r3, [pc, #128]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d1f0      	bne.n	8001a88 <HAL_RCC_OscConfig+0x1dc>
 8001aa6:	e000      	b.n	8001aaa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001aa8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d073      	beq.n	8001b9e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	2b08      	cmp	r3, #8
 8001aba:	d005      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x21c>
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	2b0c      	cmp	r3, #12
 8001ac0:	d10e      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	2b03      	cmp	r3, #3
 8001ac6:	d10b      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ac8:	4b14      	ldr	r3, [pc, #80]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d063      	beq.n	8001b9c <HAL_RCC_OscConfig+0x2f0>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d15f      	bne.n	8001b9c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e2f7      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ae8:	d106      	bne.n	8001af8 <HAL_RCC_OscConfig+0x24c>
 8001aea:	4b0c      	ldr	r3, [pc, #48]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a0b      	ldr	r2, [pc, #44]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001af0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001af4:	6013      	str	r3, [r2, #0]
 8001af6:	e025      	b.n	8001b44 <HAL_RCC_OscConfig+0x298>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b00:	d114      	bne.n	8001b2c <HAL_RCC_OscConfig+0x280>
 8001b02:	4b06      	ldr	r3, [pc, #24]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a05      	ldr	r2, [pc, #20]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001b08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b0c:	6013      	str	r3, [r2, #0]
 8001b0e:	4b03      	ldr	r3, [pc, #12]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a02      	ldr	r2, [pc, #8]	@ (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001b14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b18:	6013      	str	r3, [r2, #0]
 8001b1a:	e013      	b.n	8001b44 <HAL_RCC_OscConfig+0x298>
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	080065e8 	.word	0x080065e8
 8001b24:	20000008 	.word	0x20000008
 8001b28:	2000000c 	.word	0x2000000c
 8001b2c:	4ba0      	ldr	r3, [pc, #640]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a9f      	ldr	r2, [pc, #636]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001b32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b36:	6013      	str	r3, [r2, #0]
 8001b38:	4b9d      	ldr	r3, [pc, #628]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a9c      	ldr	r2, [pc, #624]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001b3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d013      	beq.n	8001b74 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b4c:	f7ff fafe 	bl	800114c <HAL_GetTick>
 8001b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b52:	e008      	b.n	8001b66 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b54:	f7ff fafa 	bl	800114c <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b64      	cmp	r3, #100	@ 0x64
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e2b4      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b66:	4b92      	ldr	r3, [pc, #584]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d0f0      	beq.n	8001b54 <HAL_RCC_OscConfig+0x2a8>
 8001b72:	e014      	b.n	8001b9e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b74:	f7ff faea 	bl	800114c <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b7c:	f7ff fae6 	bl	800114c <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b64      	cmp	r3, #100	@ 0x64
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e2a0      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b8e:	4b88      	ldr	r3, [pc, #544]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d1f0      	bne.n	8001b7c <HAL_RCC_OscConfig+0x2d0>
 8001b9a:	e000      	b.n	8001b9e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0302 	and.w	r3, r3, #2
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d060      	beq.n	8001c6c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	2b04      	cmp	r3, #4
 8001bae:	d005      	beq.n	8001bbc <HAL_RCC_OscConfig+0x310>
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	2b0c      	cmp	r3, #12
 8001bb4:	d119      	bne.n	8001bea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d116      	bne.n	8001bea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bbc:	4b7c      	ldr	r3, [pc, #496]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d005      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x328>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d101      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e27d      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bd4:	4b76      	ldr	r3, [pc, #472]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	691b      	ldr	r3, [r3, #16]
 8001be0:	061b      	lsls	r3, r3, #24
 8001be2:	4973      	ldr	r1, [pc, #460]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001be4:	4313      	orrs	r3, r2
 8001be6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001be8:	e040      	b.n	8001c6c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d023      	beq.n	8001c3a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bf2:	4b6f      	ldr	r3, [pc, #444]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a6e      	ldr	r2, [pc, #440]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001bf8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bfe:	f7ff faa5 	bl	800114c <HAL_GetTick>
 8001c02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c04:	e008      	b.n	8001c18 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c06:	f7ff faa1 	bl	800114c <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d901      	bls.n	8001c18 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e25b      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c18:	4b65      	ldr	r3, [pc, #404]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d0f0      	beq.n	8001c06 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c24:	4b62      	ldr	r3, [pc, #392]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	691b      	ldr	r3, [r3, #16]
 8001c30:	061b      	lsls	r3, r3, #24
 8001c32:	495f      	ldr	r1, [pc, #380]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c34:	4313      	orrs	r3, r2
 8001c36:	604b      	str	r3, [r1, #4]
 8001c38:	e018      	b.n	8001c6c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c3a:	4b5d      	ldr	r3, [pc, #372]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a5c      	ldr	r2, [pc, #368]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c46:	f7ff fa81 	bl	800114c <HAL_GetTick>
 8001c4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c4c:	e008      	b.n	8001c60 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c4e:	f7ff fa7d 	bl	800114c <HAL_GetTick>
 8001c52:	4602      	mov	r2, r0
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	1ad3      	subs	r3, r2, r3
 8001c58:	2b02      	cmp	r3, #2
 8001c5a:	d901      	bls.n	8001c60 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	e237      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c60:	4b53      	ldr	r3, [pc, #332]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d1f0      	bne.n	8001c4e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0308 	and.w	r3, r3, #8
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d03c      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	695b      	ldr	r3, [r3, #20]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d01c      	beq.n	8001cba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c80:	4b4b      	ldr	r3, [pc, #300]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c86:	4a4a      	ldr	r2, [pc, #296]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c88:	f043 0301 	orr.w	r3, r3, #1
 8001c8c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c90:	f7ff fa5c 	bl	800114c <HAL_GetTick>
 8001c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c96:	e008      	b.n	8001caa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c98:	f7ff fa58 	bl	800114c <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e212      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001caa:	4b41      	ldr	r3, [pc, #260]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001cac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d0ef      	beq.n	8001c98 <HAL_RCC_OscConfig+0x3ec>
 8001cb8:	e01b      	b.n	8001cf2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cba:	4b3d      	ldr	r3, [pc, #244]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001cbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cc0:	4a3b      	ldr	r2, [pc, #236]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001cc2:	f023 0301 	bic.w	r3, r3, #1
 8001cc6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cca:	f7ff fa3f 	bl	800114c <HAL_GetTick>
 8001cce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cd0:	e008      	b.n	8001ce4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cd2:	f7ff fa3b 	bl	800114c <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e1f5      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ce4:	4b32      	ldr	r3, [pc, #200]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001ce6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1ef      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0304 	and.w	r3, r3, #4
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	f000 80a6 	beq.w	8001e4c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d00:	2300      	movs	r3, #0
 8001d02:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001d04:	4b2a      	ldr	r3, [pc, #168]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d10d      	bne.n	8001d2c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d10:	4b27      	ldr	r3, [pc, #156]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d14:	4a26      	ldr	r2, [pc, #152]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d1c:	4b24      	ldr	r3, [pc, #144]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d24:	60bb      	str	r3, [r7, #8]
 8001d26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d2c:	4b21      	ldr	r3, [pc, #132]	@ (8001db4 <HAL_RCC_OscConfig+0x508>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d118      	bne.n	8001d6a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d38:	4b1e      	ldr	r3, [pc, #120]	@ (8001db4 <HAL_RCC_OscConfig+0x508>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a1d      	ldr	r2, [pc, #116]	@ (8001db4 <HAL_RCC_OscConfig+0x508>)
 8001d3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d44:	f7ff fa02 	bl	800114c <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d4c:	f7ff f9fe 	bl	800114c <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e1b8      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d5e:	4b15      	ldr	r3, [pc, #84]	@ (8001db4 <HAL_RCC_OscConfig+0x508>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d0f0      	beq.n	8001d4c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d108      	bne.n	8001d84 <HAL_RCC_OscConfig+0x4d8>
 8001d72:	4b0f      	ldr	r3, [pc, #60]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d78:	4a0d      	ldr	r2, [pc, #52]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d7a:	f043 0301 	orr.w	r3, r3, #1
 8001d7e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d82:	e029      	b.n	8001dd8 <HAL_RCC_OscConfig+0x52c>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	2b05      	cmp	r3, #5
 8001d8a:	d115      	bne.n	8001db8 <HAL_RCC_OscConfig+0x50c>
 8001d8c:	4b08      	ldr	r3, [pc, #32]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d92:	4a07      	ldr	r2, [pc, #28]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d94:	f043 0304 	orr.w	r3, r3, #4
 8001d98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d9c:	4b04      	ldr	r3, [pc, #16]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001da2:	4a03      	ldr	r2, [pc, #12]	@ (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001dac:	e014      	b.n	8001dd8 <HAL_RCC_OscConfig+0x52c>
 8001dae:	bf00      	nop
 8001db0:	40021000 	.word	0x40021000
 8001db4:	40007000 	.word	0x40007000
 8001db8:	4b9d      	ldr	r3, [pc, #628]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dbe:	4a9c      	ldr	r2, [pc, #624]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001dc0:	f023 0301 	bic.w	r3, r3, #1
 8001dc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001dc8:	4b99      	ldr	r3, [pc, #612]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dce:	4a98      	ldr	r2, [pc, #608]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001dd0:	f023 0304 	bic.w	r3, r3, #4
 8001dd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d016      	beq.n	8001e0e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001de0:	f7ff f9b4 	bl	800114c <HAL_GetTick>
 8001de4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001de6:	e00a      	b.n	8001dfe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001de8:	f7ff f9b0 	bl	800114c <HAL_GetTick>
 8001dec:	4602      	mov	r2, r0
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e168      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dfe:	4b8c      	ldr	r3, [pc, #560]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e04:	f003 0302 	and.w	r3, r3, #2
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d0ed      	beq.n	8001de8 <HAL_RCC_OscConfig+0x53c>
 8001e0c:	e015      	b.n	8001e3a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e0e:	f7ff f99d 	bl	800114c <HAL_GetTick>
 8001e12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e14:	e00a      	b.n	8001e2c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e16:	f7ff f999 	bl	800114c <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e151      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e2c:	4b80      	ldr	r3, [pc, #512]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e32:	f003 0302 	and.w	r3, r3, #2
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1ed      	bne.n	8001e16 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e3a:	7ffb      	ldrb	r3, [r7, #31]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d105      	bne.n	8001e4c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e40:	4b7b      	ldr	r3, [pc, #492]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e44:	4a7a      	ldr	r2, [pc, #488]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001e46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e4a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 0320 	and.w	r3, r3, #32
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d03c      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d01c      	beq.n	8001e9a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001e60:	4b73      	ldr	r3, [pc, #460]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001e62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001e66:	4a72      	ldr	r2, [pc, #456]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001e68:	f043 0301 	orr.w	r3, r3, #1
 8001e6c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e70:	f7ff f96c 	bl	800114c <HAL_GetTick>
 8001e74:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e76:	e008      	b.n	8001e8a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e78:	f7ff f968 	bl	800114c <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e122      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e8a:	4b69      	ldr	r3, [pc, #420]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001e8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0ef      	beq.n	8001e78 <HAL_RCC_OscConfig+0x5cc>
 8001e98:	e01b      	b.n	8001ed2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001e9a:	4b65      	ldr	r3, [pc, #404]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001e9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001ea0:	4a63      	ldr	r2, [pc, #396]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001ea2:	f023 0301 	bic.w	r3, r3, #1
 8001ea6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eaa:	f7ff f94f 	bl	800114c <HAL_GetTick>
 8001eae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001eb0:	e008      	b.n	8001ec4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001eb2:	f7ff f94b 	bl	800114c <HAL_GetTick>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d901      	bls.n	8001ec4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	e105      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001ec4:	4b5a      	ldr	r3, [pc, #360]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001ec6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001eca:	f003 0302 	and.w	r3, r3, #2
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1ef      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	f000 80f9 	beq.w	80020ce <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	f040 80cf 	bne.w	8002084 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001ee6:	4b52      	ldr	r3, [pc, #328]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	f003 0203 	and.w	r2, r3, #3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d12c      	bne.n	8001f54 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f04:	3b01      	subs	r3, #1
 8001f06:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d123      	bne.n	8001f54 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f16:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d11b      	bne.n	8001f54 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f26:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d113      	bne.n	8001f54 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f36:	085b      	lsrs	r3, r3, #1
 8001f38:	3b01      	subs	r3, #1
 8001f3a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d109      	bne.n	8001f54 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4a:	085b      	lsrs	r3, r3, #1
 8001f4c:	3b01      	subs	r3, #1
 8001f4e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d071      	beq.n	8002038 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f54:	69bb      	ldr	r3, [r7, #24]
 8001f56:	2b0c      	cmp	r3, #12
 8001f58:	d068      	beq.n	800202c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001f5a:	4b35      	ldr	r3, [pc, #212]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d105      	bne.n	8001f72 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001f66:	4b32      	ldr	r3, [pc, #200]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e0ac      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001f76:	4b2e      	ldr	r3, [pc, #184]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a2d      	ldr	r2, [pc, #180]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001f7c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f80:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f82:	f7ff f8e3 	bl	800114c <HAL_GetTick>
 8001f86:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f88:	e008      	b.n	8001f9c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f8a:	f7ff f8df 	bl	800114c <HAL_GetTick>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d901      	bls.n	8001f9c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e099      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f9c:	4b24      	ldr	r3, [pc, #144]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d1f0      	bne.n	8001f8a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fa8:	4b21      	ldr	r3, [pc, #132]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001faa:	68da      	ldr	r2, [r3, #12]
 8001fac:	4b21      	ldr	r3, [pc, #132]	@ (8002034 <HAL_RCC_OscConfig+0x788>)
 8001fae:	4013      	ands	r3, r2
 8001fb0:	687a      	ldr	r2, [r7, #4]
 8001fb2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001fb8:	3a01      	subs	r2, #1
 8001fba:	0112      	lsls	r2, r2, #4
 8001fbc:	4311      	orrs	r1, r2
 8001fbe:	687a      	ldr	r2, [r7, #4]
 8001fc0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001fc2:	0212      	lsls	r2, r2, #8
 8001fc4:	4311      	orrs	r1, r2
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001fca:	0852      	lsrs	r2, r2, #1
 8001fcc:	3a01      	subs	r2, #1
 8001fce:	0552      	lsls	r2, r2, #21
 8001fd0:	4311      	orrs	r1, r2
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001fd6:	0852      	lsrs	r2, r2, #1
 8001fd8:	3a01      	subs	r2, #1
 8001fda:	0652      	lsls	r2, r2, #25
 8001fdc:	4311      	orrs	r1, r2
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001fe2:	06d2      	lsls	r2, r2, #27
 8001fe4:	430a      	orrs	r2, r1
 8001fe6:	4912      	ldr	r1, [pc, #72]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001fec:	4b10      	ldr	r3, [pc, #64]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a0f      	ldr	r2, [pc, #60]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001ff2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ff6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ff8:	4b0d      	ldr	r3, [pc, #52]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	4a0c      	ldr	r2, [pc, #48]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8001ffe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002002:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002004:	f7ff f8a2 	bl	800114c <HAL_GetTick>
 8002008:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800200a:	e008      	b.n	800201e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800200c:	f7ff f89e 	bl	800114c <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e058      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800201e:	4b04      	ldr	r3, [pc, #16]	@ (8002030 <HAL_RCC_OscConfig+0x784>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d0f0      	beq.n	800200c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800202a:	e050      	b.n	80020ce <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e04f      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
 8002030:	40021000 	.word	0x40021000
 8002034:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002038:	4b27      	ldr	r3, [pc, #156]	@ (80020d8 <HAL_RCC_OscConfig+0x82c>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002040:	2b00      	cmp	r3, #0
 8002042:	d144      	bne.n	80020ce <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002044:	4b24      	ldr	r3, [pc, #144]	@ (80020d8 <HAL_RCC_OscConfig+0x82c>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a23      	ldr	r2, [pc, #140]	@ (80020d8 <HAL_RCC_OscConfig+0x82c>)
 800204a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800204e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002050:	4b21      	ldr	r3, [pc, #132]	@ (80020d8 <HAL_RCC_OscConfig+0x82c>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	4a20      	ldr	r2, [pc, #128]	@ (80020d8 <HAL_RCC_OscConfig+0x82c>)
 8002056:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800205a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800205c:	f7ff f876 	bl	800114c <HAL_GetTick>
 8002060:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002062:	e008      	b.n	8002076 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002064:	f7ff f872 	bl	800114c <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e02c      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002076:	4b18      	ldr	r3, [pc, #96]	@ (80020d8 <HAL_RCC_OscConfig+0x82c>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d0f0      	beq.n	8002064 <HAL_RCC_OscConfig+0x7b8>
 8002082:	e024      	b.n	80020ce <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	2b0c      	cmp	r3, #12
 8002088:	d01f      	beq.n	80020ca <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800208a:	4b13      	ldr	r3, [pc, #76]	@ (80020d8 <HAL_RCC_OscConfig+0x82c>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a12      	ldr	r2, [pc, #72]	@ (80020d8 <HAL_RCC_OscConfig+0x82c>)
 8002090:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002094:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002096:	f7ff f859 	bl	800114c <HAL_GetTick>
 800209a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800209c:	e008      	b.n	80020b0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800209e:	f7ff f855 	bl	800114c <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d901      	bls.n	80020b0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	e00f      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020b0:	4b09      	ldr	r3, [pc, #36]	@ (80020d8 <HAL_RCC_OscConfig+0x82c>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d1f0      	bne.n	800209e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80020bc:	4b06      	ldr	r3, [pc, #24]	@ (80020d8 <HAL_RCC_OscConfig+0x82c>)
 80020be:	68da      	ldr	r2, [r3, #12]
 80020c0:	4905      	ldr	r1, [pc, #20]	@ (80020d8 <HAL_RCC_OscConfig+0x82c>)
 80020c2:	4b06      	ldr	r3, [pc, #24]	@ (80020dc <HAL_RCC_OscConfig+0x830>)
 80020c4:	4013      	ands	r3, r2
 80020c6:	60cb      	str	r3, [r1, #12]
 80020c8:	e001      	b.n	80020ce <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e000      	b.n	80020d0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3720      	adds	r7, #32
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40021000 	.word	0x40021000
 80020dc:	feeefffc 	.word	0xfeeefffc

080020e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80020ea:	2300      	movs	r3, #0
 80020ec:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d101      	bne.n	80020f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e11d      	b.n	8002334 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020f8:	4b90      	ldr	r3, [pc, #576]	@ (800233c <HAL_RCC_ClockConfig+0x25c>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 030f 	and.w	r3, r3, #15
 8002100:	683a      	ldr	r2, [r7, #0]
 8002102:	429a      	cmp	r2, r3
 8002104:	d910      	bls.n	8002128 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002106:	4b8d      	ldr	r3, [pc, #564]	@ (800233c <HAL_RCC_ClockConfig+0x25c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f023 020f 	bic.w	r2, r3, #15
 800210e:	498b      	ldr	r1, [pc, #556]	@ (800233c <HAL_RCC_ClockConfig+0x25c>)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	4313      	orrs	r3, r2
 8002114:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002116:	4b89      	ldr	r3, [pc, #548]	@ (800233c <HAL_RCC_ClockConfig+0x25c>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 030f 	and.w	r3, r3, #15
 800211e:	683a      	ldr	r2, [r7, #0]
 8002120:	429a      	cmp	r2, r3
 8002122:	d001      	beq.n	8002128 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e105      	b.n	8002334 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	2b00      	cmp	r3, #0
 8002132:	d010      	beq.n	8002156 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689a      	ldr	r2, [r3, #8]
 8002138:	4b81      	ldr	r3, [pc, #516]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002140:	429a      	cmp	r2, r3
 8002142:	d908      	bls.n	8002156 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002144:	4b7e      	ldr	r3, [pc, #504]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	497b      	ldr	r1, [pc, #492]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 8002152:	4313      	orrs	r3, r2
 8002154:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	2b00      	cmp	r3, #0
 8002160:	d079      	beq.n	8002256 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	2b03      	cmp	r3, #3
 8002168:	d11e      	bne.n	80021a8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800216a:	4b75      	ldr	r3, [pc, #468]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d101      	bne.n	800217a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e0dc      	b.n	8002334 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800217a:	f000 fa09 	bl	8002590 <RCC_GetSysClockFreqFromPLLSource>
 800217e:	4603      	mov	r3, r0
 8002180:	4a70      	ldr	r2, [pc, #448]	@ (8002344 <HAL_RCC_ClockConfig+0x264>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d946      	bls.n	8002214 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002186:	4b6e      	ldr	r3, [pc, #440]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d140      	bne.n	8002214 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002192:	4b6b      	ldr	r3, [pc, #428]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800219a:	4a69      	ldr	r2, [pc, #420]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 800219c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021a0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80021a2:	2380      	movs	r3, #128	@ 0x80
 80021a4:	617b      	str	r3, [r7, #20]
 80021a6:	e035      	b.n	8002214 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d107      	bne.n	80021c0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021b0:	4b63      	ldr	r3, [pc, #396]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d115      	bne.n	80021e8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e0b9      	b.n	8002334 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d107      	bne.n	80021d8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021c8:	4b5d      	ldr	r3, [pc, #372]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d109      	bne.n	80021e8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e0ad      	b.n	8002334 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021d8:	4b59      	ldr	r3, [pc, #356]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d101      	bne.n	80021e8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e0a5      	b.n	8002334 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80021e8:	f000 f8b4 	bl	8002354 <HAL_RCC_GetSysClockFreq>
 80021ec:	4603      	mov	r3, r0
 80021ee:	4a55      	ldr	r2, [pc, #340]	@ (8002344 <HAL_RCC_ClockConfig+0x264>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d90f      	bls.n	8002214 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80021f4:	4b52      	ldr	r3, [pc, #328]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d109      	bne.n	8002214 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002200:	4b4f      	ldr	r3, [pc, #316]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002208:	4a4d      	ldr	r2, [pc, #308]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 800220a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800220e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002210:	2380      	movs	r3, #128	@ 0x80
 8002212:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002214:	4b4a      	ldr	r3, [pc, #296]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f023 0203 	bic.w	r2, r3, #3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	4947      	ldr	r1, [pc, #284]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 8002222:	4313      	orrs	r3, r2
 8002224:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002226:	f7fe ff91 	bl	800114c <HAL_GetTick>
 800222a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800222c:	e00a      	b.n	8002244 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800222e:	f7fe ff8d 	bl	800114c <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	f241 3288 	movw	r2, #5000	@ 0x1388
 800223c:	4293      	cmp	r3, r2
 800223e:	d901      	bls.n	8002244 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002240:	2303      	movs	r3, #3
 8002242:	e077      	b.n	8002334 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002244:	4b3e      	ldr	r3, [pc, #248]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f003 020c 	and.w	r2, r3, #12
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	429a      	cmp	r2, r3
 8002254:	d1eb      	bne.n	800222e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	2b80      	cmp	r3, #128	@ 0x80
 800225a:	d105      	bne.n	8002268 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800225c:	4b38      	ldr	r3, [pc, #224]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	4a37      	ldr	r2, [pc, #220]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 8002262:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002266:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d010      	beq.n	8002296 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	4b31      	ldr	r3, [pc, #196]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002280:	429a      	cmp	r2, r3
 8002282:	d208      	bcs.n	8002296 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002284:	4b2e      	ldr	r3, [pc, #184]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	492b      	ldr	r1, [pc, #172]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 8002292:	4313      	orrs	r3, r2
 8002294:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002296:	4b29      	ldr	r3, [pc, #164]	@ (800233c <HAL_RCC_ClockConfig+0x25c>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 030f 	and.w	r3, r3, #15
 800229e:	683a      	ldr	r2, [r7, #0]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d210      	bcs.n	80022c6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022a4:	4b25      	ldr	r3, [pc, #148]	@ (800233c <HAL_RCC_ClockConfig+0x25c>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f023 020f 	bic.w	r2, r3, #15
 80022ac:	4923      	ldr	r1, [pc, #140]	@ (800233c <HAL_RCC_ClockConfig+0x25c>)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022b4:	4b21      	ldr	r3, [pc, #132]	@ (800233c <HAL_RCC_ClockConfig+0x25c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 030f 	and.w	r3, r3, #15
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d001      	beq.n	80022c6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e036      	b.n	8002334 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0304 	and.w	r3, r3, #4
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d008      	beq.n	80022e4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	4918      	ldr	r1, [pc, #96]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 80022e0:	4313      	orrs	r3, r2
 80022e2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0308 	and.w	r3, r3, #8
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d009      	beq.n	8002304 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022f0:	4b13      	ldr	r3, [pc, #76]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	691b      	ldr	r3, [r3, #16]
 80022fc:	00db      	lsls	r3, r3, #3
 80022fe:	4910      	ldr	r1, [pc, #64]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 8002300:	4313      	orrs	r3, r2
 8002302:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002304:	f000 f826 	bl	8002354 <HAL_RCC_GetSysClockFreq>
 8002308:	4602      	mov	r2, r0
 800230a:	4b0d      	ldr	r3, [pc, #52]	@ (8002340 <HAL_RCC_ClockConfig+0x260>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	091b      	lsrs	r3, r3, #4
 8002310:	f003 030f 	and.w	r3, r3, #15
 8002314:	490c      	ldr	r1, [pc, #48]	@ (8002348 <HAL_RCC_ClockConfig+0x268>)
 8002316:	5ccb      	ldrb	r3, [r1, r3]
 8002318:	f003 031f 	and.w	r3, r3, #31
 800231c:	fa22 f303 	lsr.w	r3, r2, r3
 8002320:	4a0a      	ldr	r2, [pc, #40]	@ (800234c <HAL_RCC_ClockConfig+0x26c>)
 8002322:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002324:	4b0a      	ldr	r3, [pc, #40]	@ (8002350 <HAL_RCC_ClockConfig+0x270>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4618      	mov	r0, r3
 800232a:	f7fe febf 	bl	80010ac <HAL_InitTick>
 800232e:	4603      	mov	r3, r0
 8002330:	73fb      	strb	r3, [r7, #15]

  return status;
 8002332:	7bfb      	ldrb	r3, [r7, #15]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	40022000 	.word	0x40022000
 8002340:	40021000 	.word	0x40021000
 8002344:	04c4b400 	.word	0x04c4b400
 8002348:	080065e8 	.word	0x080065e8
 800234c:	20000008 	.word	0x20000008
 8002350:	2000000c 	.word	0x2000000c

08002354 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002354:	b480      	push	{r7}
 8002356:	b089      	sub	sp, #36	@ 0x24
 8002358:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800235a:	2300      	movs	r3, #0
 800235c:	61fb      	str	r3, [r7, #28]
 800235e:	2300      	movs	r3, #0
 8002360:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002362:	4b3e      	ldr	r3, [pc, #248]	@ (800245c <HAL_RCC_GetSysClockFreq+0x108>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f003 030c 	and.w	r3, r3, #12
 800236a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800236c:	4b3b      	ldr	r3, [pc, #236]	@ (800245c <HAL_RCC_GetSysClockFreq+0x108>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	f003 0303 	and.w	r3, r3, #3
 8002374:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d005      	beq.n	8002388 <HAL_RCC_GetSysClockFreq+0x34>
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	2b0c      	cmp	r3, #12
 8002380:	d121      	bne.n	80023c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d11e      	bne.n	80023c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002388:	4b34      	ldr	r3, [pc, #208]	@ (800245c <HAL_RCC_GetSysClockFreq+0x108>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0308 	and.w	r3, r3, #8
 8002390:	2b00      	cmp	r3, #0
 8002392:	d107      	bne.n	80023a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002394:	4b31      	ldr	r3, [pc, #196]	@ (800245c <HAL_RCC_GetSysClockFreq+0x108>)
 8002396:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800239a:	0a1b      	lsrs	r3, r3, #8
 800239c:	f003 030f 	and.w	r3, r3, #15
 80023a0:	61fb      	str	r3, [r7, #28]
 80023a2:	e005      	b.n	80023b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80023a4:	4b2d      	ldr	r3, [pc, #180]	@ (800245c <HAL_RCC_GetSysClockFreq+0x108>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	091b      	lsrs	r3, r3, #4
 80023aa:	f003 030f 	and.w	r3, r3, #15
 80023ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80023b0:	4a2b      	ldr	r2, [pc, #172]	@ (8002460 <HAL_RCC_GetSysClockFreq+0x10c>)
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d10d      	bne.n	80023dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023c4:	e00a      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	d102      	bne.n	80023d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80023cc:	4b25      	ldr	r3, [pc, #148]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x110>)
 80023ce:	61bb      	str	r3, [r7, #24]
 80023d0:	e004      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	2b08      	cmp	r3, #8
 80023d6:	d101      	bne.n	80023dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80023d8:	4b23      	ldr	r3, [pc, #140]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x114>)
 80023da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	2b0c      	cmp	r3, #12
 80023e0:	d134      	bne.n	800244c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80023e2:	4b1e      	ldr	r3, [pc, #120]	@ (800245c <HAL_RCC_GetSysClockFreq+0x108>)
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	f003 0303 	and.w	r3, r3, #3
 80023ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d003      	beq.n	80023fa <HAL_RCC_GetSysClockFreq+0xa6>
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	2b03      	cmp	r3, #3
 80023f6:	d003      	beq.n	8002400 <HAL_RCC_GetSysClockFreq+0xac>
 80023f8:	e005      	b.n	8002406 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80023fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x110>)
 80023fc:	617b      	str	r3, [r7, #20]
      break;
 80023fe:	e005      	b.n	800240c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002400:	4b19      	ldr	r3, [pc, #100]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x114>)
 8002402:	617b      	str	r3, [r7, #20]
      break;
 8002404:	e002      	b.n	800240c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	617b      	str	r3, [r7, #20]
      break;
 800240a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800240c:	4b13      	ldr	r3, [pc, #76]	@ (800245c <HAL_RCC_GetSysClockFreq+0x108>)
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	091b      	lsrs	r3, r3, #4
 8002412:	f003 030f 	and.w	r3, r3, #15
 8002416:	3301      	adds	r3, #1
 8002418:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800241a:	4b10      	ldr	r3, [pc, #64]	@ (800245c <HAL_RCC_GetSysClockFreq+0x108>)
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	0a1b      	lsrs	r3, r3, #8
 8002420:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002424:	697a      	ldr	r2, [r7, #20]
 8002426:	fb03 f202 	mul.w	r2, r3, r2
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002430:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002432:	4b0a      	ldr	r3, [pc, #40]	@ (800245c <HAL_RCC_GetSysClockFreq+0x108>)
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	0e5b      	lsrs	r3, r3, #25
 8002438:	f003 0303 	and.w	r3, r3, #3
 800243c:	3301      	adds	r3, #1
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002442:	697a      	ldr	r2, [r7, #20]
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	fbb2 f3f3 	udiv	r3, r2, r3
 800244a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800244c:	69bb      	ldr	r3, [r7, #24]
}
 800244e:	4618      	mov	r0, r3
 8002450:	3724      	adds	r7, #36	@ 0x24
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	40021000 	.word	0x40021000
 8002460:	08006600 	.word	0x08006600
 8002464:	00f42400 	.word	0x00f42400
 8002468:	007a1200 	.word	0x007a1200

0800246c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002470:	4b03      	ldr	r3, [pc, #12]	@ (8002480 <HAL_RCC_GetHCLKFreq+0x14>)
 8002472:	681b      	ldr	r3, [r3, #0]
}
 8002474:	4618      	mov	r0, r3
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	20000008 	.word	0x20000008

08002484 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002488:	f7ff fff0 	bl	800246c <HAL_RCC_GetHCLKFreq>
 800248c:	4602      	mov	r2, r0
 800248e:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	0a1b      	lsrs	r3, r3, #8
 8002494:	f003 0307 	and.w	r3, r3, #7
 8002498:	4904      	ldr	r1, [pc, #16]	@ (80024ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800249a:	5ccb      	ldrb	r3, [r1, r3]
 800249c:	f003 031f 	and.w	r3, r3, #31
 80024a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40021000 	.word	0x40021000
 80024ac:	080065f8 	.word	0x080065f8

080024b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80024b4:	f7ff ffda 	bl	800246c <HAL_RCC_GetHCLKFreq>
 80024b8:	4602      	mov	r2, r0
 80024ba:	4b06      	ldr	r3, [pc, #24]	@ (80024d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	0adb      	lsrs	r3, r3, #11
 80024c0:	f003 0307 	and.w	r3, r3, #7
 80024c4:	4904      	ldr	r1, [pc, #16]	@ (80024d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80024c6:	5ccb      	ldrb	r3, [r1, r3]
 80024c8:	f003 031f 	and.w	r3, r3, #31
 80024cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40021000 	.word	0x40021000
 80024d8:	080065f8 	.word	0x080065f8

080024dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b086      	sub	sp, #24
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80024e4:	2300      	movs	r3, #0
 80024e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80024e8:	4b27      	ldr	r3, [pc, #156]	@ (8002588 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80024ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d003      	beq.n	80024fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80024f4:	f7ff f916 	bl	8001724 <HAL_PWREx_GetVoltageRange>
 80024f8:	6178      	str	r0, [r7, #20]
 80024fa:	e014      	b.n	8002526 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80024fc:	4b22      	ldr	r3, [pc, #136]	@ (8002588 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80024fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002500:	4a21      	ldr	r2, [pc, #132]	@ (8002588 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002502:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002506:	6593      	str	r3, [r2, #88]	@ 0x58
 8002508:	4b1f      	ldr	r3, [pc, #124]	@ (8002588 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800250a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800250c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002510:	60fb      	str	r3, [r7, #12]
 8002512:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002514:	f7ff f906 	bl	8001724 <HAL_PWREx_GetVoltageRange>
 8002518:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800251a:	4b1b      	ldr	r3, [pc, #108]	@ (8002588 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800251c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800251e:	4a1a      	ldr	r2, [pc, #104]	@ (8002588 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002520:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002524:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800252c:	d10b      	bne.n	8002546 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2b80      	cmp	r3, #128	@ 0x80
 8002532:	d913      	bls.n	800255c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2ba0      	cmp	r3, #160	@ 0xa0
 8002538:	d902      	bls.n	8002540 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800253a:	2302      	movs	r3, #2
 800253c:	613b      	str	r3, [r7, #16]
 800253e:	e00d      	b.n	800255c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002540:	2301      	movs	r3, #1
 8002542:	613b      	str	r3, [r7, #16]
 8002544:	e00a      	b.n	800255c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2b7f      	cmp	r3, #127	@ 0x7f
 800254a:	d902      	bls.n	8002552 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800254c:	2302      	movs	r3, #2
 800254e:	613b      	str	r3, [r7, #16]
 8002550:	e004      	b.n	800255c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2b70      	cmp	r3, #112	@ 0x70
 8002556:	d101      	bne.n	800255c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002558:	2301      	movs	r3, #1
 800255a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800255c:	4b0b      	ldr	r3, [pc, #44]	@ (800258c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f023 020f 	bic.w	r2, r3, #15
 8002564:	4909      	ldr	r1, [pc, #36]	@ (800258c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	4313      	orrs	r3, r2
 800256a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800256c:	4b07      	ldr	r3, [pc, #28]	@ (800258c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 030f 	and.w	r3, r3, #15
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	429a      	cmp	r2, r3
 8002578:	d001      	beq.n	800257e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e000      	b.n	8002580 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800257e:	2300      	movs	r3, #0
}
 8002580:	4618      	mov	r0, r3
 8002582:	3718      	adds	r7, #24
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	40021000 	.word	0x40021000
 800258c:	40022000 	.word	0x40022000

08002590 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002590:	b480      	push	{r7}
 8002592:	b087      	sub	sp, #28
 8002594:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002596:	4b2d      	ldr	r3, [pc, #180]	@ (800264c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	f003 0303 	and.w	r3, r3, #3
 800259e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2b03      	cmp	r3, #3
 80025a4:	d00b      	beq.n	80025be <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2b03      	cmp	r3, #3
 80025aa:	d825      	bhi.n	80025f8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d008      	beq.n	80025c4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d11f      	bne.n	80025f8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80025b8:	4b25      	ldr	r3, [pc, #148]	@ (8002650 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80025ba:	613b      	str	r3, [r7, #16]
    break;
 80025bc:	e01f      	b.n	80025fe <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80025be:	4b25      	ldr	r3, [pc, #148]	@ (8002654 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80025c0:	613b      	str	r3, [r7, #16]
    break;
 80025c2:	e01c      	b.n	80025fe <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80025c4:	4b21      	ldr	r3, [pc, #132]	@ (800264c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 0308 	and.w	r3, r3, #8
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d107      	bne.n	80025e0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80025d0:	4b1e      	ldr	r3, [pc, #120]	@ (800264c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80025d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025d6:	0a1b      	lsrs	r3, r3, #8
 80025d8:	f003 030f 	and.w	r3, r3, #15
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	e005      	b.n	80025ec <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80025e0:	4b1a      	ldr	r3, [pc, #104]	@ (800264c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	091b      	lsrs	r3, r3, #4
 80025e6:	f003 030f 	and.w	r3, r3, #15
 80025ea:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80025ec:	4a1a      	ldr	r2, [pc, #104]	@ (8002658 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f4:	613b      	str	r3, [r7, #16]
    break;
 80025f6:	e002      	b.n	80025fe <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80025f8:	2300      	movs	r3, #0
 80025fa:	613b      	str	r3, [r7, #16]
    break;
 80025fc:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80025fe:	4b13      	ldr	r3, [pc, #76]	@ (800264c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	091b      	lsrs	r3, r3, #4
 8002604:	f003 030f 	and.w	r3, r3, #15
 8002608:	3301      	adds	r3, #1
 800260a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800260c:	4b0f      	ldr	r3, [pc, #60]	@ (800264c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	0a1b      	lsrs	r3, r3, #8
 8002612:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	fb03 f202 	mul.w	r2, r3, r2
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002622:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002624:	4b09      	ldr	r3, [pc, #36]	@ (800264c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	0e5b      	lsrs	r3, r3, #25
 800262a:	f003 0303 	and.w	r3, r3, #3
 800262e:	3301      	adds	r3, #1
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002634:	693a      	ldr	r2, [r7, #16]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	fbb2 f3f3 	udiv	r3, r2, r3
 800263c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800263e:	683b      	ldr	r3, [r7, #0]
}
 8002640:	4618      	mov	r0, r3
 8002642:	371c      	adds	r7, #28
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	40021000 	.word	0x40021000
 8002650:	00f42400 	.word	0x00f42400
 8002654:	007a1200 	.word	0x007a1200
 8002658:	08006600 	.word	0x08006600

0800265c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b086      	sub	sp, #24
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002664:	2300      	movs	r3, #0
 8002666:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002668:	2300      	movs	r3, #0
 800266a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002674:	2b00      	cmp	r3, #0
 8002676:	d040      	beq.n	80026fa <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800267c:	2b80      	cmp	r3, #128	@ 0x80
 800267e:	d02a      	beq.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002680:	2b80      	cmp	r3, #128	@ 0x80
 8002682:	d825      	bhi.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002684:	2b60      	cmp	r3, #96	@ 0x60
 8002686:	d026      	beq.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002688:	2b60      	cmp	r3, #96	@ 0x60
 800268a:	d821      	bhi.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800268c:	2b40      	cmp	r3, #64	@ 0x40
 800268e:	d006      	beq.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002690:	2b40      	cmp	r3, #64	@ 0x40
 8002692:	d81d      	bhi.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002694:	2b00      	cmp	r3, #0
 8002696:	d009      	beq.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002698:	2b20      	cmp	r3, #32
 800269a:	d010      	beq.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x62>
 800269c:	e018      	b.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800269e:	4b89      	ldr	r3, [pc, #548]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	4a88      	ldr	r2, [pc, #544]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80026a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026a8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80026aa:	e015      	b.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	3304      	adds	r3, #4
 80026b0:	2100      	movs	r1, #0
 80026b2:	4618      	mov	r0, r3
 80026b4:	f000 fb02 	bl	8002cbc <RCCEx_PLLSAI1_Config>
 80026b8:	4603      	mov	r3, r0
 80026ba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80026bc:	e00c      	b.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	3320      	adds	r3, #32
 80026c2:	2100      	movs	r1, #0
 80026c4:	4618      	mov	r0, r3
 80026c6:	f000 fbed 	bl	8002ea4 <RCCEx_PLLSAI2_Config>
 80026ca:	4603      	mov	r3, r0
 80026cc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80026ce:	e003      	b.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	74fb      	strb	r3, [r7, #19]
      break;
 80026d4:	e000      	b.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80026d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80026d8:	7cfb      	ldrb	r3, [r7, #19]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d10b      	bne.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80026de:	4b79      	ldr	r3, [pc, #484]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80026e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80026e4:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026ec:	4975      	ldr	r1, [pc, #468]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80026f4:	e001      	b.n	80026fa <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026f6:	7cfb      	ldrb	r3, [r7, #19]
 80026f8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d047      	beq.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800270a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800270e:	d030      	beq.n	8002772 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002710:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002714:	d82a      	bhi.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002716:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800271a:	d02a      	beq.n	8002772 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800271c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002720:	d824      	bhi.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002722:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002726:	d008      	beq.n	800273a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002728:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800272c:	d81e      	bhi.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x110>
 800272e:	2b00      	cmp	r3, #0
 8002730:	d00a      	beq.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002732:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002736:	d010      	beq.n	800275a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002738:	e018      	b.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800273a:	4b62      	ldr	r3, [pc, #392]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	4a61      	ldr	r2, [pc, #388]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002740:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002744:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002746:	e015      	b.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	3304      	adds	r3, #4
 800274c:	2100      	movs	r1, #0
 800274e:	4618      	mov	r0, r3
 8002750:	f000 fab4 	bl	8002cbc <RCCEx_PLLSAI1_Config>
 8002754:	4603      	mov	r3, r0
 8002756:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002758:	e00c      	b.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	3320      	adds	r3, #32
 800275e:	2100      	movs	r1, #0
 8002760:	4618      	mov	r0, r3
 8002762:	f000 fb9f 	bl	8002ea4 <RCCEx_PLLSAI2_Config>
 8002766:	4603      	mov	r3, r0
 8002768:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800276a:	e003      	b.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	74fb      	strb	r3, [r7, #19]
      break;
 8002770:	e000      	b.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8002772:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002774:	7cfb      	ldrb	r3, [r7, #19]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d10b      	bne.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800277a:	4b52      	ldr	r3, [pc, #328]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800277c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002780:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002788:	494e      	ldr	r1, [pc, #312]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800278a:	4313      	orrs	r3, r2
 800278c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002790:	e001      	b.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002792:	7cfb      	ldrb	r3, [r7, #19]
 8002794:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	f000 809f 	beq.w	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027a4:	2300      	movs	r3, #0
 80027a6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80027a8:	4b46      	ldr	r3, [pc, #280]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80027aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d101      	bne.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80027b4:	2301      	movs	r3, #1
 80027b6:	e000      	b.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80027b8:	2300      	movs	r3, #0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d00d      	beq.n	80027da <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027be:	4b41      	ldr	r3, [pc, #260]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80027c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027c2:	4a40      	ldr	r2, [pc, #256]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80027c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80027ca:	4b3e      	ldr	r3, [pc, #248]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80027cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027d2:	60bb      	str	r3, [r7, #8]
 80027d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027d6:	2301      	movs	r3, #1
 80027d8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027da:	4b3b      	ldr	r3, [pc, #236]	@ (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a3a      	ldr	r2, [pc, #232]	@ (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80027e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80027e6:	f7fe fcb1 	bl	800114c <HAL_GetTick>
 80027ea:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80027ec:	e009      	b.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027ee:	f7fe fcad 	bl	800114c <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d902      	bls.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	74fb      	strb	r3, [r7, #19]
        break;
 8002800:	e005      	b.n	800280e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002802:	4b31      	ldr	r3, [pc, #196]	@ (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800280a:	2b00      	cmp	r3, #0
 800280c:	d0ef      	beq.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800280e:	7cfb      	ldrb	r3, [r7, #19]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d15b      	bne.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002814:	4b2b      	ldr	r3, [pc, #172]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800281a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800281e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d01f      	beq.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800282c:	697a      	ldr	r2, [r7, #20]
 800282e:	429a      	cmp	r2, r3
 8002830:	d019      	beq.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002832:	4b24      	ldr	r3, [pc, #144]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002834:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002838:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800283c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800283e:	4b21      	ldr	r3, [pc, #132]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002844:	4a1f      	ldr	r2, [pc, #124]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002846:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800284a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800284e:	4b1d      	ldr	r3, [pc, #116]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002854:	4a1b      	ldr	r2, [pc, #108]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002856:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800285a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800285e:	4a19      	ldr	r2, [pc, #100]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	f003 0301 	and.w	r3, r3, #1
 800286c:	2b00      	cmp	r3, #0
 800286e:	d016      	beq.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002870:	f7fe fc6c 	bl	800114c <HAL_GetTick>
 8002874:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002876:	e00b      	b.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002878:	f7fe fc68 	bl	800114c <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002886:	4293      	cmp	r3, r2
 8002888:	d902      	bls.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	74fb      	strb	r3, [r7, #19]
            break;
 800288e:	e006      	b.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002890:	4b0c      	ldr	r3, [pc, #48]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d0ec      	beq.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800289e:	7cfb      	ldrb	r3, [r7, #19]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d10c      	bne.n	80028be <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028a4:	4b07      	ldr	r3, [pc, #28]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80028a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028aa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028b4:	4903      	ldr	r1, [pc, #12]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80028bc:	e008      	b.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80028be:	7cfb      	ldrb	r3, [r7, #19]
 80028c0:	74bb      	strb	r3, [r7, #18]
 80028c2:	e005      	b.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80028c4:	40021000 	.word	0x40021000
 80028c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028cc:	7cfb      	ldrb	r3, [r7, #19]
 80028ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028d0:	7c7b      	ldrb	r3, [r7, #17]
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d105      	bne.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028d6:	4ba0      	ldr	r3, [pc, #640]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80028d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028da:	4a9f      	ldr	r2, [pc, #636]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80028dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028e0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0301 	and.w	r3, r3, #1
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d00a      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80028ee:	4b9a      	ldr	r3, [pc, #616]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80028f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028f4:	f023 0203 	bic.w	r2, r3, #3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028fc:	4996      	ldr	r1, [pc, #600]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0302 	and.w	r3, r3, #2
 800290c:	2b00      	cmp	r3, #0
 800290e:	d00a      	beq.n	8002926 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002910:	4b91      	ldr	r3, [pc, #580]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002916:	f023 020c 	bic.w	r2, r3, #12
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291e:	498e      	ldr	r1, [pc, #568]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002920:	4313      	orrs	r3, r2
 8002922:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0304 	and.w	r3, r3, #4
 800292e:	2b00      	cmp	r3, #0
 8002930:	d00a      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002932:	4b89      	ldr	r3, [pc, #548]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002934:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002938:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002940:	4985      	ldr	r1, [pc, #532]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002942:	4313      	orrs	r3, r2
 8002944:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0308 	and.w	r3, r3, #8
 8002950:	2b00      	cmp	r3, #0
 8002952:	d00a      	beq.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002954:	4b80      	ldr	r3, [pc, #512]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800295a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002962:	497d      	ldr	r1, [pc, #500]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002964:	4313      	orrs	r3, r2
 8002966:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0310 	and.w	r3, r3, #16
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00a      	beq.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002976:	4b78      	ldr	r3, [pc, #480]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800297c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002984:	4974      	ldr	r1, [pc, #464]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002986:	4313      	orrs	r3, r2
 8002988:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0320 	and.w	r3, r3, #32
 8002994:	2b00      	cmp	r3, #0
 8002996:	d00a      	beq.n	80029ae <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002998:	4b6f      	ldr	r3, [pc, #444]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800299a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800299e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029a6:	496c      	ldr	r1, [pc, #432]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d00a      	beq.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029ba:	4b67      	ldr	r3, [pc, #412]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80029bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029c0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029c8:	4963      	ldr	r1, [pc, #396]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d00a      	beq.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80029dc:	4b5e      	ldr	r3, [pc, #376]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80029de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80029ea:	495b      	ldr	r1, [pc, #364]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00a      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80029fe:	4b56      	ldr	r3, [pc, #344]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a04:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a0c:	4952      	ldr	r1, [pc, #328]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d00a      	beq.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a20:	4b4d      	ldr	r3, [pc, #308]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a26:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a2e:	494a      	ldr	r1, [pc, #296]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d00a      	beq.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a42:	4b45      	ldr	r3, [pc, #276]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a48:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a50:	4941      	ldr	r1, [pc, #260]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d00a      	beq.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002a64:	4b3c      	ldr	r3, [pc, #240]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002a66:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a6a:	f023 0203 	bic.w	r2, r3, #3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a72:	4939      	ldr	r1, [pc, #228]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002a74:	4313      	orrs	r3, r2
 8002a76:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d028      	beq.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a86:	4b34      	ldr	r3, [pc, #208]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a8c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a94:	4930      	ldr	r1, [pc, #192]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002a96:	4313      	orrs	r3, r2
 8002a98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002aa0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002aa4:	d106      	bne.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002aa6:	4b2c      	ldr	r3, [pc, #176]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	4a2b      	ldr	r2, [pc, #172]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002aac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ab0:	60d3      	str	r3, [r2, #12]
 8002ab2:	e011      	b.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ab8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002abc:	d10c      	bne.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	3304      	adds	r3, #4
 8002ac2:	2101      	movs	r1, #1
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f000 f8f9 	bl	8002cbc <RCCEx_PLLSAI1_Config>
 8002aca:	4603      	mov	r3, r0
 8002acc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002ace:	7cfb      	ldrb	r3, [r7, #19]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8002ad4:	7cfb      	ldrb	r3, [r7, #19]
 8002ad6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d04d      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002ae8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002aec:	d108      	bne.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8002aee:	4b1a      	ldr	r3, [pc, #104]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002af0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002af4:	4a18      	ldr	r2, [pc, #96]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002af6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002afa:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002afe:	e012      	b.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8002b00:	4b15      	ldr	r3, [pc, #84]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002b06:	4a14      	ldr	r2, [pc, #80]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b08:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b0c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002b10:	4b11      	ldr	r3, [pc, #68]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b16:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b1e:	490e      	ldr	r1, [pc, #56]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b20:	4313      	orrs	r3, r2
 8002b22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b2e:	d106      	bne.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b30:	4b09      	ldr	r3, [pc, #36]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	4a08      	ldr	r2, [pc, #32]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b3a:	60d3      	str	r3, [r2, #12]
 8002b3c:	e020      	b.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b46:	d109      	bne.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002b48:	4b03      	ldr	r3, [pc, #12]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	4a02      	ldr	r2, [pc, #8]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b52:	60d3      	str	r3, [r2, #12]
 8002b54:	e014      	b.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8002b56:	bf00      	nop
 8002b58:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b60:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b64:	d10c      	bne.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	3304      	adds	r3, #4
 8002b6a:	2101      	movs	r1, #1
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f000 f8a5 	bl	8002cbc <RCCEx_PLLSAI1_Config>
 8002b72:	4603      	mov	r3, r0
 8002b74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b76:	7cfb      	ldrb	r3, [r7, #19]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d001      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8002b7c:	7cfb      	ldrb	r3, [r7, #19]
 8002b7e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d028      	beq.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b8c:	4b4a      	ldr	r3, [pc, #296]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b92:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002b9a:	4947      	ldr	r1, [pc, #284]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ba6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002baa:	d106      	bne.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002bac:	4b42      	ldr	r3, [pc, #264]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	4a41      	ldr	r2, [pc, #260]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002bb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002bb6:	60d3      	str	r3, [r2, #12]
 8002bb8:	e011      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002bbe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002bc2:	d10c      	bne.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3304      	adds	r3, #4
 8002bc8:	2101      	movs	r1, #1
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 f876 	bl	8002cbc <RCCEx_PLLSAI1_Config>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002bd4:	7cfb      	ldrb	r3, [r7, #19]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d001      	beq.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8002bda:	7cfb      	ldrb	r3, [r7, #19]
 8002bdc:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d01e      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002bea:	4b33      	ldr	r3, [pc, #204]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bf0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bfa:	492f      	ldr	r1, [pc, #188]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c0c:	d10c      	bne.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	3304      	adds	r3, #4
 8002c12:	2102      	movs	r1, #2
 8002c14:	4618      	mov	r0, r3
 8002c16:	f000 f851 	bl	8002cbc <RCCEx_PLLSAI1_Config>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c1e:	7cfb      	ldrb	r3, [r7, #19]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8002c24:	7cfb      	ldrb	r3, [r7, #19]
 8002c26:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d00b      	beq.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002c34:	4b20      	ldr	r3, [pc, #128]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c3a:	f023 0204 	bic.w	r2, r3, #4
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c44:	491c      	ldr	r1, [pc, #112]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d00b      	beq.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002c58:	4b17      	ldr	r3, [pc, #92]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c5e:	f023 0218 	bic.w	r2, r3, #24
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c68:	4913      	ldr	r1, [pc, #76]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d017      	beq.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c82:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c8c:	490a      	ldr	r1, [pc, #40]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c9e:	d105      	bne.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ca0:	4b05      	ldr	r3, [pc, #20]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	4a04      	ldr	r2, [pc, #16]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ca6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002caa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002cac:	7cbb      	ldrb	r3, [r7, #18]
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3718      	adds	r7, #24
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	40021000 	.word	0x40021000

08002cbc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002cca:	4b72      	ldr	r3, [pc, #456]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00e      	beq.n	8002cf4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002cd6:	4b6f      	ldr	r3, [pc, #444]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	f003 0203 	and.w	r2, r3, #3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d103      	bne.n	8002cee <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
       ||
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d142      	bne.n	8002d74 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	73fb      	strb	r3, [r7, #15]
 8002cf2:	e03f      	b.n	8002d74 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2b03      	cmp	r3, #3
 8002cfa:	d018      	beq.n	8002d2e <RCCEx_PLLSAI1_Config+0x72>
 8002cfc:	2b03      	cmp	r3, #3
 8002cfe:	d825      	bhi.n	8002d4c <RCCEx_PLLSAI1_Config+0x90>
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d002      	beq.n	8002d0a <RCCEx_PLLSAI1_Config+0x4e>
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d009      	beq.n	8002d1c <RCCEx_PLLSAI1_Config+0x60>
 8002d08:	e020      	b.n	8002d4c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002d0a:	4b62      	ldr	r3, [pc, #392]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d11d      	bne.n	8002d52 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d1a:	e01a      	b.n	8002d52 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002d1c:	4b5d      	ldr	r3, [pc, #372]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d116      	bne.n	8002d56 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d2c:	e013      	b.n	8002d56 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002d2e:	4b59      	ldr	r3, [pc, #356]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d10f      	bne.n	8002d5a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002d3a:	4b56      	ldr	r3, [pc, #344]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d109      	bne.n	8002d5a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002d4a:	e006      	b.n	8002d5a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d50:	e004      	b.n	8002d5c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8002d52:	bf00      	nop
 8002d54:	e002      	b.n	8002d5c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8002d56:	bf00      	nop
 8002d58:	e000      	b.n	8002d5c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8002d5a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d5c:	7bfb      	ldrb	r3, [r7, #15]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d108      	bne.n	8002d74 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8002d62:	4b4c      	ldr	r3, [pc, #304]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	f023 0203 	bic.w	r2, r3, #3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4949      	ldr	r1, [pc, #292]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002d70:	4313      	orrs	r3, r2
 8002d72:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8002d74:	7bfb      	ldrb	r3, [r7, #15]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	f040 8086 	bne.w	8002e88 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002d7c:	4b45      	ldr	r3, [pc, #276]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a44      	ldr	r2, [pc, #272]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002d82:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002d86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d88:	f7fe f9e0 	bl	800114c <HAL_GetTick>
 8002d8c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002d8e:	e009      	b.n	8002da4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d90:	f7fe f9dc 	bl	800114c <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d902      	bls.n	8002da4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	73fb      	strb	r3, [r7, #15]
        break;
 8002da2:	e005      	b.n	8002db0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002da4:	4b3b      	ldr	r3, [pc, #236]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d1ef      	bne.n	8002d90 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8002db0:	7bfb      	ldrb	r3, [r7, #15]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d168      	bne.n	8002e88 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d113      	bne.n	8002de4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002dbc:	4b35      	ldr	r3, [pc, #212]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002dbe:	691a      	ldr	r2, [r3, #16]
 8002dc0:	4b35      	ldr	r3, [pc, #212]	@ (8002e98 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	6892      	ldr	r2, [r2, #8]
 8002dc8:	0211      	lsls	r1, r2, #8
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	68d2      	ldr	r2, [r2, #12]
 8002dce:	06d2      	lsls	r2, r2, #27
 8002dd0:	4311      	orrs	r1, r2
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	6852      	ldr	r2, [r2, #4]
 8002dd6:	3a01      	subs	r2, #1
 8002dd8:	0112      	lsls	r2, r2, #4
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	492d      	ldr	r1, [pc, #180]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002dde:	4313      	orrs	r3, r2
 8002de0:	610b      	str	r3, [r1, #16]
 8002de2:	e02d      	b.n	8002e40 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d115      	bne.n	8002e16 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002dea:	4b2a      	ldr	r3, [pc, #168]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002dec:	691a      	ldr	r2, [r3, #16]
 8002dee:	4b2b      	ldr	r3, [pc, #172]	@ (8002e9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002df0:	4013      	ands	r3, r2
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	6892      	ldr	r2, [r2, #8]
 8002df6:	0211      	lsls	r1, r2, #8
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	6912      	ldr	r2, [r2, #16]
 8002dfc:	0852      	lsrs	r2, r2, #1
 8002dfe:	3a01      	subs	r2, #1
 8002e00:	0552      	lsls	r2, r2, #21
 8002e02:	4311      	orrs	r1, r2
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	6852      	ldr	r2, [r2, #4]
 8002e08:	3a01      	subs	r2, #1
 8002e0a:	0112      	lsls	r2, r2, #4
 8002e0c:	430a      	orrs	r2, r1
 8002e0e:	4921      	ldr	r1, [pc, #132]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	610b      	str	r3, [r1, #16]
 8002e14:	e014      	b.n	8002e40 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e16:	4b1f      	ldr	r3, [pc, #124]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002e18:	691a      	ldr	r2, [r3, #16]
 8002e1a:	4b21      	ldr	r3, [pc, #132]	@ (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6892      	ldr	r2, [r2, #8]
 8002e22:	0211      	lsls	r1, r2, #8
 8002e24:	687a      	ldr	r2, [r7, #4]
 8002e26:	6952      	ldr	r2, [r2, #20]
 8002e28:	0852      	lsrs	r2, r2, #1
 8002e2a:	3a01      	subs	r2, #1
 8002e2c:	0652      	lsls	r2, r2, #25
 8002e2e:	4311      	orrs	r1, r2
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	6852      	ldr	r2, [r2, #4]
 8002e34:	3a01      	subs	r2, #1
 8002e36:	0112      	lsls	r2, r2, #4
 8002e38:	430a      	orrs	r2, r1
 8002e3a:	4916      	ldr	r1, [pc, #88]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002e40:	4b14      	ldr	r3, [pc, #80]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a13      	ldr	r2, [pc, #76]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002e46:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002e4a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e4c:	f7fe f97e 	bl	800114c <HAL_GetTick>
 8002e50:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e52:	e009      	b.n	8002e68 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e54:	f7fe f97a 	bl	800114c <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d902      	bls.n	8002e68 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	73fb      	strb	r3, [r7, #15]
          break;
 8002e66:	e005      	b.n	8002e74 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e68:	4b0a      	ldr	r3, [pc, #40]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d0ef      	beq.n	8002e54 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8002e74:	7bfb      	ldrb	r3, [r7, #15]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d106      	bne.n	8002e88 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002e7a:	4b06      	ldr	r3, [pc, #24]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002e7c:	691a      	ldr	r2, [r3, #16]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	4904      	ldr	r1, [pc, #16]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002e84:	4313      	orrs	r3, r2
 8002e86:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40021000 	.word	0x40021000
 8002e98:	07ff800f 	.word	0x07ff800f
 8002e9c:	ff9f800f 	.word	0xff9f800f
 8002ea0:	f9ff800f 	.word	0xf9ff800f

08002ea4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002eb2:	4b72      	ldr	r3, [pc, #456]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	f003 0303 	and.w	r3, r3, #3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d00e      	beq.n	8002edc <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002ebe:	4b6f      	ldr	r3, [pc, #444]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	f003 0203 	and.w	r2, r3, #3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d103      	bne.n	8002ed6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
       ||
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d142      	bne.n	8002f5c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	73fb      	strb	r3, [r7, #15]
 8002eda:	e03f      	b.n	8002f5c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2b03      	cmp	r3, #3
 8002ee2:	d018      	beq.n	8002f16 <RCCEx_PLLSAI2_Config+0x72>
 8002ee4:	2b03      	cmp	r3, #3
 8002ee6:	d825      	bhi.n	8002f34 <RCCEx_PLLSAI2_Config+0x90>
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d002      	beq.n	8002ef2 <RCCEx_PLLSAI2_Config+0x4e>
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d009      	beq.n	8002f04 <RCCEx_PLLSAI2_Config+0x60>
 8002ef0:	e020      	b.n	8002f34 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002ef2:	4b62      	ldr	r3, [pc, #392]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0302 	and.w	r3, r3, #2
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d11d      	bne.n	8002f3a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f02:	e01a      	b.n	8002f3a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f04:	4b5d      	ldr	r3, [pc, #372]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d116      	bne.n	8002f3e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f14:	e013      	b.n	8002f3e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f16:	4b59      	ldr	r3, [pc, #356]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10f      	bne.n	8002f42 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f22:	4b56      	ldr	r3, [pc, #344]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d109      	bne.n	8002f42 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002f32:	e006      	b.n	8002f42 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	73fb      	strb	r3, [r7, #15]
      break;
 8002f38:	e004      	b.n	8002f44 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8002f3a:	bf00      	nop
 8002f3c:	e002      	b.n	8002f44 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8002f3e:	bf00      	nop
 8002f40:	e000      	b.n	8002f44 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8002f42:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f44:	7bfb      	ldrb	r3, [r7, #15]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d108      	bne.n	8002f5c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8002f4a:	4b4c      	ldr	r3, [pc, #304]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	f023 0203 	bic.w	r2, r3, #3
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4949      	ldr	r1, [pc, #292]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8002f5c:	7bfb      	ldrb	r3, [r7, #15]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	f040 8086 	bne.w	8003070 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002f64:	4b45      	ldr	r3, [pc, #276]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a44      	ldr	r2, [pc, #272]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8002f6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f70:	f7fe f8ec 	bl	800114c <HAL_GetTick>
 8002f74:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f76:	e009      	b.n	8002f8c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f78:	f7fe f8e8 	bl	800114c <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d902      	bls.n	8002f8c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	73fb      	strb	r3, [r7, #15]
        break;
 8002f8a:	e005      	b.n	8002f98 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f8c:	4b3b      	ldr	r3, [pc, #236]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1ef      	bne.n	8002f78 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8002f98:	7bfb      	ldrb	r3, [r7, #15]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d168      	bne.n	8003070 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d113      	bne.n	8002fcc <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002fa4:	4b35      	ldr	r3, [pc, #212]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8002fa6:	695a      	ldr	r2, [r3, #20]
 8002fa8:	4b35      	ldr	r3, [pc, #212]	@ (8003080 <RCCEx_PLLSAI2_Config+0x1dc>)
 8002faa:	4013      	ands	r3, r2
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	6892      	ldr	r2, [r2, #8]
 8002fb0:	0211      	lsls	r1, r2, #8
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	68d2      	ldr	r2, [r2, #12]
 8002fb6:	06d2      	lsls	r2, r2, #27
 8002fb8:	4311      	orrs	r1, r2
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	6852      	ldr	r2, [r2, #4]
 8002fbe:	3a01      	subs	r2, #1
 8002fc0:	0112      	lsls	r2, r2, #4
 8002fc2:	430a      	orrs	r2, r1
 8002fc4:	492d      	ldr	r1, [pc, #180]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	614b      	str	r3, [r1, #20]
 8002fca:	e02d      	b.n	8003028 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d115      	bne.n	8002ffe <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002fd2:	4b2a      	ldr	r3, [pc, #168]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8002fd4:	695a      	ldr	r2, [r3, #20]
 8002fd6:	4b2b      	ldr	r3, [pc, #172]	@ (8003084 <RCCEx_PLLSAI2_Config+0x1e0>)
 8002fd8:	4013      	ands	r3, r2
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	6892      	ldr	r2, [r2, #8]
 8002fde:	0211      	lsls	r1, r2, #8
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	6912      	ldr	r2, [r2, #16]
 8002fe4:	0852      	lsrs	r2, r2, #1
 8002fe6:	3a01      	subs	r2, #1
 8002fe8:	0552      	lsls	r2, r2, #21
 8002fea:	4311      	orrs	r1, r2
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	6852      	ldr	r2, [r2, #4]
 8002ff0:	3a01      	subs	r2, #1
 8002ff2:	0112      	lsls	r2, r2, #4
 8002ff4:	430a      	orrs	r2, r1
 8002ff6:	4921      	ldr	r1, [pc, #132]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	614b      	str	r3, [r1, #20]
 8002ffc:	e014      	b.n	8003028 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ffe:	4b1f      	ldr	r3, [pc, #124]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003000:	695a      	ldr	r2, [r3, #20]
 8003002:	4b21      	ldr	r3, [pc, #132]	@ (8003088 <RCCEx_PLLSAI2_Config+0x1e4>)
 8003004:	4013      	ands	r3, r2
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	6892      	ldr	r2, [r2, #8]
 800300a:	0211      	lsls	r1, r2, #8
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	6952      	ldr	r2, [r2, #20]
 8003010:	0852      	lsrs	r2, r2, #1
 8003012:	3a01      	subs	r2, #1
 8003014:	0652      	lsls	r2, r2, #25
 8003016:	4311      	orrs	r1, r2
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	6852      	ldr	r2, [r2, #4]
 800301c:	3a01      	subs	r2, #1
 800301e:	0112      	lsls	r2, r2, #4
 8003020:	430a      	orrs	r2, r1
 8003022:	4916      	ldr	r1, [pc, #88]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003024:	4313      	orrs	r3, r2
 8003026:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003028:	4b14      	ldr	r3, [pc, #80]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a13      	ldr	r2, [pc, #76]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 800302e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003032:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003034:	f7fe f88a 	bl	800114c <HAL_GetTick>
 8003038:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800303a:	e009      	b.n	8003050 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800303c:	f7fe f886 	bl	800114c <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b02      	cmp	r3, #2
 8003048:	d902      	bls.n	8003050 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	73fb      	strb	r3, [r7, #15]
          break;
 800304e:	e005      	b.n	800305c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003050:	4b0a      	ldr	r3, [pc, #40]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d0ef      	beq.n	800303c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800305c:	7bfb      	ldrb	r3, [r7, #15]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d106      	bne.n	8003070 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003062:	4b06      	ldr	r3, [pc, #24]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003064:	695a      	ldr	r2, [r3, #20]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	699b      	ldr	r3, [r3, #24]
 800306a:	4904      	ldr	r1, [pc, #16]	@ (800307c <RCCEx_PLLSAI2_Config+0x1d8>)
 800306c:	4313      	orrs	r3, r2
 800306e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003070:	7bfb      	ldrb	r3, [r7, #15]
}
 8003072:	4618      	mov	r0, r3
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	40021000 	.word	0x40021000
 8003080:	07ff800f 	.word	0x07ff800f
 8003084:	ff9f800f 	.word	0xff9f800f
 8003088:	f9ff800f 	.word	0xf9ff800f

0800308c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e049      	b.n	8003132 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d106      	bne.n	80030b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f7fd fe42 	bl	8000d3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2202      	movs	r2, #2
 80030bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	3304      	adds	r3, #4
 80030c8:	4619      	mov	r1, r3
 80030ca:	4610      	mov	r0, r2
 80030cc:	f001 f830 	bl	8004130 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2201      	movs	r2, #1
 80030d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2201      	movs	r2, #1
 800312c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003130:	2300      	movs	r3, #0
}
 8003132:	4618      	mov	r0, r3
 8003134:	3708      	adds	r7, #8
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b082      	sub	sp, #8
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e049      	b.n	80031e0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b00      	cmp	r3, #0
 8003156:	d106      	bne.n	8003166 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f000 f841 	bl	80031e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2202      	movs	r2, #2
 800316a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	3304      	adds	r3, #4
 8003176:	4619      	mov	r1, r3
 8003178:	4610      	mov	r0, r2
 800317a:	f000 ffd9 	bl	8004130 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2201      	movs	r2, #1
 8003182:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2201      	movs	r2, #1
 800318a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2201      	movs	r2, #1
 8003192:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2201      	movs	r2, #1
 800319a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2201      	movs	r2, #1
 80031a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2201      	movs	r2, #1
 80031aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2201      	movs	r2, #1
 80031b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2201      	movs	r2, #1
 80031ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2201      	movs	r2, #1
 80031c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2201      	movs	r2, #1
 80031ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2201      	movs	r2, #1
 80031d2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2201      	movs	r2, #1
 80031da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3708      	adds	r7, #8
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80031f0:	bf00      	nop
 80031f2:	370c      	adds	r7, #12
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d109      	bne.n	8003220 <HAL_TIM_PWM_Start+0x24>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003212:	b2db      	uxtb	r3, r3
 8003214:	2b01      	cmp	r3, #1
 8003216:	bf14      	ite	ne
 8003218:	2301      	movne	r3, #1
 800321a:	2300      	moveq	r3, #0
 800321c:	b2db      	uxtb	r3, r3
 800321e:	e03c      	b.n	800329a <HAL_TIM_PWM_Start+0x9e>
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	2b04      	cmp	r3, #4
 8003224:	d109      	bne.n	800323a <HAL_TIM_PWM_Start+0x3e>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800322c:	b2db      	uxtb	r3, r3
 800322e:	2b01      	cmp	r3, #1
 8003230:	bf14      	ite	ne
 8003232:	2301      	movne	r3, #1
 8003234:	2300      	moveq	r3, #0
 8003236:	b2db      	uxtb	r3, r3
 8003238:	e02f      	b.n	800329a <HAL_TIM_PWM_Start+0x9e>
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	2b08      	cmp	r3, #8
 800323e:	d109      	bne.n	8003254 <HAL_TIM_PWM_Start+0x58>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003246:	b2db      	uxtb	r3, r3
 8003248:	2b01      	cmp	r3, #1
 800324a:	bf14      	ite	ne
 800324c:	2301      	movne	r3, #1
 800324e:	2300      	moveq	r3, #0
 8003250:	b2db      	uxtb	r3, r3
 8003252:	e022      	b.n	800329a <HAL_TIM_PWM_Start+0x9e>
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	2b0c      	cmp	r3, #12
 8003258:	d109      	bne.n	800326e <HAL_TIM_PWM_Start+0x72>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003260:	b2db      	uxtb	r3, r3
 8003262:	2b01      	cmp	r3, #1
 8003264:	bf14      	ite	ne
 8003266:	2301      	movne	r3, #1
 8003268:	2300      	moveq	r3, #0
 800326a:	b2db      	uxtb	r3, r3
 800326c:	e015      	b.n	800329a <HAL_TIM_PWM_Start+0x9e>
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	2b10      	cmp	r3, #16
 8003272:	d109      	bne.n	8003288 <HAL_TIM_PWM_Start+0x8c>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800327a:	b2db      	uxtb	r3, r3
 800327c:	2b01      	cmp	r3, #1
 800327e:	bf14      	ite	ne
 8003280:	2301      	movne	r3, #1
 8003282:	2300      	moveq	r3, #0
 8003284:	b2db      	uxtb	r3, r3
 8003286:	e008      	b.n	800329a <HAL_TIM_PWM_Start+0x9e>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800328e:	b2db      	uxtb	r3, r3
 8003290:	2b01      	cmp	r3, #1
 8003292:	bf14      	ite	ne
 8003294:	2301      	movne	r3, #1
 8003296:	2300      	moveq	r3, #0
 8003298:	b2db      	uxtb	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e09c      	b.n	80033dc <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d104      	bne.n	80032b2 <HAL_TIM_PWM_Start+0xb6>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2202      	movs	r2, #2
 80032ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032b0:	e023      	b.n	80032fa <HAL_TIM_PWM_Start+0xfe>
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	2b04      	cmp	r3, #4
 80032b6:	d104      	bne.n	80032c2 <HAL_TIM_PWM_Start+0xc6>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2202      	movs	r2, #2
 80032bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032c0:	e01b      	b.n	80032fa <HAL_TIM_PWM_Start+0xfe>
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	2b08      	cmp	r3, #8
 80032c6:	d104      	bne.n	80032d2 <HAL_TIM_PWM_Start+0xd6>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2202      	movs	r2, #2
 80032cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032d0:	e013      	b.n	80032fa <HAL_TIM_PWM_Start+0xfe>
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	2b0c      	cmp	r3, #12
 80032d6:	d104      	bne.n	80032e2 <HAL_TIM_PWM_Start+0xe6>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2202      	movs	r2, #2
 80032dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80032e0:	e00b      	b.n	80032fa <HAL_TIM_PWM_Start+0xfe>
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	2b10      	cmp	r3, #16
 80032e6:	d104      	bne.n	80032f2 <HAL_TIM_PWM_Start+0xf6>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2202      	movs	r2, #2
 80032ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032f0:	e003      	b.n	80032fa <HAL_TIM_PWM_Start+0xfe>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2202      	movs	r2, #2
 80032f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2201      	movs	r2, #1
 8003300:	6839      	ldr	r1, [r7, #0]
 8003302:	4618      	mov	r0, r3
 8003304:	f001 fce2 	bl	8004ccc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a35      	ldr	r2, [pc, #212]	@ (80033e4 <HAL_TIM_PWM_Start+0x1e8>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d013      	beq.n	800333a <HAL_TIM_PWM_Start+0x13e>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a34      	ldr	r2, [pc, #208]	@ (80033e8 <HAL_TIM_PWM_Start+0x1ec>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d00e      	beq.n	800333a <HAL_TIM_PWM_Start+0x13e>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a32      	ldr	r2, [pc, #200]	@ (80033ec <HAL_TIM_PWM_Start+0x1f0>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d009      	beq.n	800333a <HAL_TIM_PWM_Start+0x13e>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a31      	ldr	r2, [pc, #196]	@ (80033f0 <HAL_TIM_PWM_Start+0x1f4>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d004      	beq.n	800333a <HAL_TIM_PWM_Start+0x13e>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a2f      	ldr	r2, [pc, #188]	@ (80033f4 <HAL_TIM_PWM_Start+0x1f8>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d101      	bne.n	800333e <HAL_TIM_PWM_Start+0x142>
 800333a:	2301      	movs	r3, #1
 800333c:	e000      	b.n	8003340 <HAL_TIM_PWM_Start+0x144>
 800333e:	2300      	movs	r3, #0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d007      	beq.n	8003354 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003352:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a22      	ldr	r2, [pc, #136]	@ (80033e4 <HAL_TIM_PWM_Start+0x1e8>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d01d      	beq.n	800339a <HAL_TIM_PWM_Start+0x19e>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003366:	d018      	beq.n	800339a <HAL_TIM_PWM_Start+0x19e>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a22      	ldr	r2, [pc, #136]	@ (80033f8 <HAL_TIM_PWM_Start+0x1fc>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d013      	beq.n	800339a <HAL_TIM_PWM_Start+0x19e>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a21      	ldr	r2, [pc, #132]	@ (80033fc <HAL_TIM_PWM_Start+0x200>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d00e      	beq.n	800339a <HAL_TIM_PWM_Start+0x19e>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a1f      	ldr	r2, [pc, #124]	@ (8003400 <HAL_TIM_PWM_Start+0x204>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d009      	beq.n	800339a <HAL_TIM_PWM_Start+0x19e>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a17      	ldr	r2, [pc, #92]	@ (80033e8 <HAL_TIM_PWM_Start+0x1ec>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d004      	beq.n	800339a <HAL_TIM_PWM_Start+0x19e>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a15      	ldr	r2, [pc, #84]	@ (80033ec <HAL_TIM_PWM_Start+0x1f0>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d115      	bne.n	80033c6 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	4b18      	ldr	r3, [pc, #96]	@ (8003404 <HAL_TIM_PWM_Start+0x208>)
 80033a2:	4013      	ands	r3, r2
 80033a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2b06      	cmp	r3, #6
 80033aa:	d015      	beq.n	80033d8 <HAL_TIM_PWM_Start+0x1dc>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033b2:	d011      	beq.n	80033d8 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0201 	orr.w	r2, r2, #1
 80033c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033c4:	e008      	b.n	80033d8 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f042 0201 	orr.w	r2, r2, #1
 80033d4:	601a      	str	r2, [r3, #0]
 80033d6:	e000      	b.n	80033da <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033d8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80033da:	2300      	movs	r3, #0
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3710      	adds	r7, #16
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	40012c00 	.word	0x40012c00
 80033e8:	40013400 	.word	0x40013400
 80033ec:	40014000 	.word	0x40014000
 80033f0:	40014400 	.word	0x40014400
 80033f4:	40014800 	.word	0x40014800
 80033f8:	40000400 	.word	0x40000400
 80033fc:	40000800 	.word	0x40000800
 8003400:	40000c00 	.word	0x40000c00
 8003404:	00010007 	.word	0x00010007

08003408 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d101      	bne.n	800341a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e049      	b.n	80034ae <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b00      	cmp	r3, #0
 8003424:	d106      	bne.n	8003434 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 f841 	bl	80034b6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2202      	movs	r2, #2
 8003438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	3304      	adds	r3, #4
 8003444:	4619      	mov	r1, r3
 8003446:	4610      	mov	r0, r2
 8003448:	f000 fe72 	bl	8004130 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2201      	movs	r2, #1
 8003460:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2201      	movs	r2, #1
 8003470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034ac:	2300      	movs	r3, #0
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3708      	adds	r7, #8
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}

080034b6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b083      	sub	sp, #12
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80034be:	bf00      	nop
 80034c0:	370c      	adds	r7, #12
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
	...

080034cc <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d104      	bne.n	80034e6 <HAL_TIM_IC_Start+0x1a>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	e023      	b.n	800352e <HAL_TIM_IC_Start+0x62>
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	2b04      	cmp	r3, #4
 80034ea:	d104      	bne.n	80034f6 <HAL_TIM_IC_Start+0x2a>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	e01b      	b.n	800352e <HAL_TIM_IC_Start+0x62>
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	2b08      	cmp	r3, #8
 80034fa:	d104      	bne.n	8003506 <HAL_TIM_IC_Start+0x3a>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003502:	b2db      	uxtb	r3, r3
 8003504:	e013      	b.n	800352e <HAL_TIM_IC_Start+0x62>
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	2b0c      	cmp	r3, #12
 800350a:	d104      	bne.n	8003516 <HAL_TIM_IC_Start+0x4a>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003512:	b2db      	uxtb	r3, r3
 8003514:	e00b      	b.n	800352e <HAL_TIM_IC_Start+0x62>
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	2b10      	cmp	r3, #16
 800351a:	d104      	bne.n	8003526 <HAL_TIM_IC_Start+0x5a>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003522:	b2db      	uxtb	r3, r3
 8003524:	e003      	b.n	800352e <HAL_TIM_IC_Start+0x62>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800352c:	b2db      	uxtb	r3, r3
 800352e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d104      	bne.n	8003540 <HAL_TIM_IC_Start+0x74>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800353c:	b2db      	uxtb	r3, r3
 800353e:	e013      	b.n	8003568 <HAL_TIM_IC_Start+0x9c>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	2b04      	cmp	r3, #4
 8003544:	d104      	bne.n	8003550 <HAL_TIM_IC_Start+0x84>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800354c:	b2db      	uxtb	r3, r3
 800354e:	e00b      	b.n	8003568 <HAL_TIM_IC_Start+0x9c>
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	2b08      	cmp	r3, #8
 8003554:	d104      	bne.n	8003560 <HAL_TIM_IC_Start+0x94>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800355c:	b2db      	uxtb	r3, r3
 800355e:	e003      	b.n	8003568 <HAL_TIM_IC_Start+0x9c>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8003566:	b2db      	uxtb	r3, r3
 8003568:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800356a:	7bfb      	ldrb	r3, [r7, #15]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d102      	bne.n	8003576 <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003570:	7bbb      	ldrb	r3, [r7, #14]
 8003572:	2b01      	cmp	r3, #1
 8003574:	d001      	beq.n	800357a <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e092      	b.n	80036a0 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d104      	bne.n	800358a <HAL_TIM_IC_Start+0xbe>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2202      	movs	r2, #2
 8003584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003588:	e023      	b.n	80035d2 <HAL_TIM_IC_Start+0x106>
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	2b04      	cmp	r3, #4
 800358e:	d104      	bne.n	800359a <HAL_TIM_IC_Start+0xce>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2202      	movs	r2, #2
 8003594:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003598:	e01b      	b.n	80035d2 <HAL_TIM_IC_Start+0x106>
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	2b08      	cmp	r3, #8
 800359e:	d104      	bne.n	80035aa <HAL_TIM_IC_Start+0xde>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2202      	movs	r2, #2
 80035a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035a8:	e013      	b.n	80035d2 <HAL_TIM_IC_Start+0x106>
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	2b0c      	cmp	r3, #12
 80035ae:	d104      	bne.n	80035ba <HAL_TIM_IC_Start+0xee>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2202      	movs	r2, #2
 80035b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80035b8:	e00b      	b.n	80035d2 <HAL_TIM_IC_Start+0x106>
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	2b10      	cmp	r3, #16
 80035be:	d104      	bne.n	80035ca <HAL_TIM_IC_Start+0xfe>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2202      	movs	r2, #2
 80035c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035c8:	e003      	b.n	80035d2 <HAL_TIM_IC_Start+0x106>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2202      	movs	r2, #2
 80035ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d104      	bne.n	80035e2 <HAL_TIM_IC_Start+0x116>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2202      	movs	r2, #2
 80035dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035e0:	e013      	b.n	800360a <HAL_TIM_IC_Start+0x13e>
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	2b04      	cmp	r3, #4
 80035e6:	d104      	bne.n	80035f2 <HAL_TIM_IC_Start+0x126>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2202      	movs	r2, #2
 80035ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80035f0:	e00b      	b.n	800360a <HAL_TIM_IC_Start+0x13e>
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	2b08      	cmp	r3, #8
 80035f6:	d104      	bne.n	8003602 <HAL_TIM_IC_Start+0x136>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2202      	movs	r2, #2
 80035fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003600:	e003      	b.n	800360a <HAL_TIM_IC_Start+0x13e>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2202      	movs	r2, #2
 8003606:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	2201      	movs	r2, #1
 8003610:	6839      	ldr	r1, [r7, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f001 fb5a 	bl	8004ccc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a22      	ldr	r2, [pc, #136]	@ (80036a8 <HAL_TIM_IC_Start+0x1dc>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d01d      	beq.n	800365e <HAL_TIM_IC_Start+0x192>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800362a:	d018      	beq.n	800365e <HAL_TIM_IC_Start+0x192>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a1e      	ldr	r2, [pc, #120]	@ (80036ac <HAL_TIM_IC_Start+0x1e0>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d013      	beq.n	800365e <HAL_TIM_IC_Start+0x192>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a1d      	ldr	r2, [pc, #116]	@ (80036b0 <HAL_TIM_IC_Start+0x1e4>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d00e      	beq.n	800365e <HAL_TIM_IC_Start+0x192>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a1b      	ldr	r2, [pc, #108]	@ (80036b4 <HAL_TIM_IC_Start+0x1e8>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d009      	beq.n	800365e <HAL_TIM_IC_Start+0x192>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a1a      	ldr	r2, [pc, #104]	@ (80036b8 <HAL_TIM_IC_Start+0x1ec>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d004      	beq.n	800365e <HAL_TIM_IC_Start+0x192>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a18      	ldr	r2, [pc, #96]	@ (80036bc <HAL_TIM_IC_Start+0x1f0>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d115      	bne.n	800368a <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	4b16      	ldr	r3, [pc, #88]	@ (80036c0 <HAL_TIM_IC_Start+0x1f4>)
 8003666:	4013      	ands	r3, r2
 8003668:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	2b06      	cmp	r3, #6
 800366e:	d015      	beq.n	800369c <HAL_TIM_IC_Start+0x1d0>
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003676:	d011      	beq.n	800369c <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f042 0201 	orr.w	r2, r2, #1
 8003686:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003688:	e008      	b.n	800369c <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f042 0201 	orr.w	r2, r2, #1
 8003698:	601a      	str	r2, [r3, #0]
 800369a:	e000      	b.n	800369e <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800369c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3710      	adds	r7, #16
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	40012c00 	.word	0x40012c00
 80036ac:	40000400 	.word	0x40000400
 80036b0:	40000800 	.word	0x40000800
 80036b4:	40000c00 	.word	0x40000c00
 80036b8:	40013400 	.word	0x40013400
 80036bc:	40014000 	.word	0x40014000
 80036c0:	00010007 	.word	0x00010007

080036c4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036ce:	2300      	movs	r3, #0
 80036d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d104      	bne.n	80036e2 <HAL_TIM_IC_Start_IT+0x1e>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	e023      	b.n	800372a <HAL_TIM_IC_Start_IT+0x66>
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	2b04      	cmp	r3, #4
 80036e6:	d104      	bne.n	80036f2 <HAL_TIM_IC_Start_IT+0x2e>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	e01b      	b.n	800372a <HAL_TIM_IC_Start_IT+0x66>
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	2b08      	cmp	r3, #8
 80036f6:	d104      	bne.n	8003702 <HAL_TIM_IC_Start_IT+0x3e>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	e013      	b.n	800372a <HAL_TIM_IC_Start_IT+0x66>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	2b0c      	cmp	r3, #12
 8003706:	d104      	bne.n	8003712 <HAL_TIM_IC_Start_IT+0x4e>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800370e:	b2db      	uxtb	r3, r3
 8003710:	e00b      	b.n	800372a <HAL_TIM_IC_Start_IT+0x66>
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	2b10      	cmp	r3, #16
 8003716:	d104      	bne.n	8003722 <HAL_TIM_IC_Start_IT+0x5e>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800371e:	b2db      	uxtb	r3, r3
 8003720:	e003      	b.n	800372a <HAL_TIM_IC_Start_IT+0x66>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003728:	b2db      	uxtb	r3, r3
 800372a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d104      	bne.n	800373c <HAL_TIM_IC_Start_IT+0x78>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003738:	b2db      	uxtb	r3, r3
 800373a:	e013      	b.n	8003764 <HAL_TIM_IC_Start_IT+0xa0>
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	2b04      	cmp	r3, #4
 8003740:	d104      	bne.n	800374c <HAL_TIM_IC_Start_IT+0x88>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003748:	b2db      	uxtb	r3, r3
 800374a:	e00b      	b.n	8003764 <HAL_TIM_IC_Start_IT+0xa0>
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	2b08      	cmp	r3, #8
 8003750:	d104      	bne.n	800375c <HAL_TIM_IC_Start_IT+0x98>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8003758:	b2db      	uxtb	r3, r3
 800375a:	e003      	b.n	8003764 <HAL_TIM_IC_Start_IT+0xa0>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8003762:	b2db      	uxtb	r3, r3
 8003764:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003766:	7bbb      	ldrb	r3, [r7, #14]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d102      	bne.n	8003772 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800376c:	7b7b      	ldrb	r3, [r7, #13]
 800376e:	2b01      	cmp	r3, #1
 8003770:	d001      	beq.n	8003776 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e0dd      	b.n	8003932 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d104      	bne.n	8003786 <HAL_TIM_IC_Start_IT+0xc2>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2202      	movs	r2, #2
 8003780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003784:	e023      	b.n	80037ce <HAL_TIM_IC_Start_IT+0x10a>
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	2b04      	cmp	r3, #4
 800378a:	d104      	bne.n	8003796 <HAL_TIM_IC_Start_IT+0xd2>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2202      	movs	r2, #2
 8003790:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003794:	e01b      	b.n	80037ce <HAL_TIM_IC_Start_IT+0x10a>
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	2b08      	cmp	r3, #8
 800379a:	d104      	bne.n	80037a6 <HAL_TIM_IC_Start_IT+0xe2>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2202      	movs	r2, #2
 80037a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037a4:	e013      	b.n	80037ce <HAL_TIM_IC_Start_IT+0x10a>
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	2b0c      	cmp	r3, #12
 80037aa:	d104      	bne.n	80037b6 <HAL_TIM_IC_Start_IT+0xf2>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80037b4:	e00b      	b.n	80037ce <HAL_TIM_IC_Start_IT+0x10a>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	2b10      	cmp	r3, #16
 80037ba:	d104      	bne.n	80037c6 <HAL_TIM_IC_Start_IT+0x102>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2202      	movs	r2, #2
 80037c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037c4:	e003      	b.n	80037ce <HAL_TIM_IC_Start_IT+0x10a>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2202      	movs	r2, #2
 80037ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d104      	bne.n	80037de <HAL_TIM_IC_Start_IT+0x11a>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2202      	movs	r2, #2
 80037d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037dc:	e013      	b.n	8003806 <HAL_TIM_IC_Start_IT+0x142>
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	2b04      	cmp	r3, #4
 80037e2:	d104      	bne.n	80037ee <HAL_TIM_IC_Start_IT+0x12a>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2202      	movs	r2, #2
 80037e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80037ec:	e00b      	b.n	8003806 <HAL_TIM_IC_Start_IT+0x142>
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	2b08      	cmp	r3, #8
 80037f2:	d104      	bne.n	80037fe <HAL_TIM_IC_Start_IT+0x13a>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2202      	movs	r2, #2
 80037f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80037fc:	e003      	b.n	8003806 <HAL_TIM_IC_Start_IT+0x142>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2202      	movs	r2, #2
 8003802:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	2b0c      	cmp	r3, #12
 800380a:	d841      	bhi.n	8003890 <HAL_TIM_IC_Start_IT+0x1cc>
 800380c:	a201      	add	r2, pc, #4	@ (adr r2, 8003814 <HAL_TIM_IC_Start_IT+0x150>)
 800380e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003812:	bf00      	nop
 8003814:	08003849 	.word	0x08003849
 8003818:	08003891 	.word	0x08003891
 800381c:	08003891 	.word	0x08003891
 8003820:	08003891 	.word	0x08003891
 8003824:	0800385b 	.word	0x0800385b
 8003828:	08003891 	.word	0x08003891
 800382c:	08003891 	.word	0x08003891
 8003830:	08003891 	.word	0x08003891
 8003834:	0800386d 	.word	0x0800386d
 8003838:	08003891 	.word	0x08003891
 800383c:	08003891 	.word	0x08003891
 8003840:	08003891 	.word	0x08003891
 8003844:	0800387f 	.word	0x0800387f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68da      	ldr	r2, [r3, #12]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f042 0202 	orr.w	r2, r2, #2
 8003856:	60da      	str	r2, [r3, #12]
      break;
 8003858:	e01d      	b.n	8003896 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68da      	ldr	r2, [r3, #12]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f042 0204 	orr.w	r2, r2, #4
 8003868:	60da      	str	r2, [r3, #12]
      break;
 800386a:	e014      	b.n	8003896 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	68da      	ldr	r2, [r3, #12]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f042 0208 	orr.w	r2, r2, #8
 800387a:	60da      	str	r2, [r3, #12]
      break;
 800387c:	e00b      	b.n	8003896 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68da      	ldr	r2, [r3, #12]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f042 0210 	orr.w	r2, r2, #16
 800388c:	60da      	str	r2, [r3, #12]
      break;
 800388e:	e002      	b.n	8003896 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	73fb      	strb	r3, [r7, #15]
      break;
 8003894:	bf00      	nop
  }

  if (status == HAL_OK)
 8003896:	7bfb      	ldrb	r3, [r7, #15]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d149      	bne.n	8003930 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2201      	movs	r2, #1
 80038a2:	6839      	ldr	r1, [r7, #0]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f001 fa11 	bl	8004ccc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a23      	ldr	r2, [pc, #140]	@ (800393c <HAL_TIM_IC_Start_IT+0x278>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d01d      	beq.n	80038f0 <HAL_TIM_IC_Start_IT+0x22c>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038bc:	d018      	beq.n	80038f0 <HAL_TIM_IC_Start_IT+0x22c>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a1f      	ldr	r2, [pc, #124]	@ (8003940 <HAL_TIM_IC_Start_IT+0x27c>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d013      	beq.n	80038f0 <HAL_TIM_IC_Start_IT+0x22c>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a1d      	ldr	r2, [pc, #116]	@ (8003944 <HAL_TIM_IC_Start_IT+0x280>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d00e      	beq.n	80038f0 <HAL_TIM_IC_Start_IT+0x22c>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a1c      	ldr	r2, [pc, #112]	@ (8003948 <HAL_TIM_IC_Start_IT+0x284>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d009      	beq.n	80038f0 <HAL_TIM_IC_Start_IT+0x22c>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a1a      	ldr	r2, [pc, #104]	@ (800394c <HAL_TIM_IC_Start_IT+0x288>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d004      	beq.n	80038f0 <HAL_TIM_IC_Start_IT+0x22c>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a19      	ldr	r2, [pc, #100]	@ (8003950 <HAL_TIM_IC_Start_IT+0x28c>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d115      	bne.n	800391c <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	689a      	ldr	r2, [r3, #8]
 80038f6:	4b17      	ldr	r3, [pc, #92]	@ (8003954 <HAL_TIM_IC_Start_IT+0x290>)
 80038f8:	4013      	ands	r3, r2
 80038fa:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	2b06      	cmp	r3, #6
 8003900:	d015      	beq.n	800392e <HAL_TIM_IC_Start_IT+0x26a>
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003908:	d011      	beq.n	800392e <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f042 0201 	orr.w	r2, r2, #1
 8003918:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800391a:	e008      	b.n	800392e <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f042 0201 	orr.w	r2, r2, #1
 800392a:	601a      	str	r2, [r3, #0]
 800392c:	e000      	b.n	8003930 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800392e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003930:	7bfb      	ldrb	r3, [r7, #15]
}
 8003932:	4618      	mov	r0, r3
 8003934:	3710      	adds	r7, #16
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	40012c00 	.word	0x40012c00
 8003940:	40000400 	.word	0x40000400
 8003944:	40000800 	.word	0x40000800
 8003948:	40000c00 	.word	0x40000c00
 800394c:	40013400 	.word	0x40013400
 8003950:	40014000 	.word	0x40014000
 8003954:	00010007 	.word	0x00010007

08003958 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	f003 0302 	and.w	r3, r3, #2
 8003976:	2b00      	cmp	r3, #0
 8003978:	d020      	beq.n	80039bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d01b      	beq.n	80039bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f06f 0202 	mvn.w	r2, #2
 800398c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2201      	movs	r2, #1
 8003992:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	699b      	ldr	r3, [r3, #24]
 800399a:	f003 0303 	and.w	r3, r3, #3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d003      	beq.n	80039aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f7fd f8bc 	bl	8000b20 <HAL_TIM_IC_CaptureCallback>
 80039a8:	e005      	b.n	80039b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f000 fba1 	bl	80040f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f000 fba8 	bl	8004106 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	f003 0304 	and.w	r3, r3, #4
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d020      	beq.n	8003a08 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f003 0304 	and.w	r3, r3, #4
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d01b      	beq.n	8003a08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f06f 0204 	mvn.w	r2, #4
 80039d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2202      	movs	r2, #2
 80039de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	699b      	ldr	r3, [r3, #24]
 80039e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d003      	beq.n	80039f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f7fd f896 	bl	8000b20 <HAL_TIM_IC_CaptureCallback>
 80039f4:	e005      	b.n	8003a02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f000 fb7b 	bl	80040f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f000 fb82 	bl	8004106 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	f003 0308 	and.w	r3, r3, #8
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d020      	beq.n	8003a54 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f003 0308 	and.w	r3, r3, #8
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d01b      	beq.n	8003a54 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f06f 0208 	mvn.w	r2, #8
 8003a24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2204      	movs	r2, #4
 8003a2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	69db      	ldr	r3, [r3, #28]
 8003a32:	f003 0303 	and.w	r3, r3, #3
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d003      	beq.n	8003a42 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f7fd f870 	bl	8000b20 <HAL_TIM_IC_CaptureCallback>
 8003a40:	e005      	b.n	8003a4e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 fb55 	bl	80040f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f000 fb5c 	bl	8004106 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	f003 0310 	and.w	r3, r3, #16
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d020      	beq.n	8003aa0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f003 0310 	and.w	r3, r3, #16
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d01b      	beq.n	8003aa0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f06f 0210 	mvn.w	r2, #16
 8003a70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2208      	movs	r2, #8
 8003a76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	69db      	ldr	r3, [r3, #28]
 8003a7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d003      	beq.n	8003a8e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f7fd f84a 	bl	8000b20 <HAL_TIM_IC_CaptureCallback>
 8003a8c:	e005      	b.n	8003a9a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f000 fb2f 	bl	80040f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f000 fb36 	bl	8004106 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00c      	beq.n	8003ac4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	f003 0301 	and.w	r3, r3, #1
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d007      	beq.n	8003ac4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f06f 0201 	mvn.w	r2, #1
 8003abc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 fb0d 	bl	80040de <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d104      	bne.n	8003ad8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d00c      	beq.n	8003af2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d007      	beq.n	8003af2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003aea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f001 f9a5 	bl	8004e3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d00c      	beq.n	8003b16 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d007      	beq.n	8003b16 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003b0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f001 f99d 	bl	8004e50 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00c      	beq.n	8003b3a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d007      	beq.n	8003b3a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003b32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 faf0 	bl	800411a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	f003 0320 	and.w	r3, r3, #32
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d00c      	beq.n	8003b5e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f003 0320 	and.w	r3, r3, #32
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d007      	beq.n	8003b5e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f06f 0220 	mvn.w	r2, #32
 8003b56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f001 f965 	bl	8004e28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b5e:	bf00      	nop
 8003b60:	3710      	adds	r7, #16
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}

08003b66 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003b66:	b580      	push	{r7, lr}
 8003b68:	b086      	sub	sp, #24
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	60f8      	str	r0, [r7, #12]
 8003b6e:	60b9      	str	r1, [r7, #8]
 8003b70:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b72:	2300      	movs	r3, #0
 8003b74:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d101      	bne.n	8003b84 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003b80:	2302      	movs	r3, #2
 8003b82:	e088      	b.n	8003c96 <HAL_TIM_IC_ConfigChannel+0x130>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d11b      	bne.n	8003bca <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003ba2:	f000 fed5 	bl	8004950 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	699a      	ldr	r2, [r3, #24]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f022 020c 	bic.w	r2, r2, #12
 8003bb4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	6999      	ldr	r1, [r3, #24]
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	689a      	ldr	r2, [r3, #8]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	430a      	orrs	r2, r1
 8003bc6:	619a      	str	r2, [r3, #24]
 8003bc8:	e060      	b.n	8003c8c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2b04      	cmp	r3, #4
 8003bce:	d11c      	bne.n	8003c0a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8003be0:	f000 ff53 	bl	8004a8a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	699a      	ldr	r2, [r3, #24]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003bf2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	6999      	ldr	r1, [r3, #24]
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	021a      	lsls	r2, r3, #8
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	430a      	orrs	r2, r1
 8003c06:	619a      	str	r2, [r3, #24]
 8003c08:	e040      	b.n	8003c8c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2b08      	cmp	r3, #8
 8003c0e:	d11b      	bne.n	8003c48 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8003c20:	f000 ffa0 	bl	8004b64 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	69da      	ldr	r2, [r3, #28]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f022 020c 	bic.w	r2, r2, #12
 8003c32:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	69d9      	ldr	r1, [r3, #28]
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	689a      	ldr	r2, [r3, #8]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	430a      	orrs	r2, r1
 8003c44:	61da      	str	r2, [r3, #28]
 8003c46:	e021      	b.n	8003c8c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2b0c      	cmp	r3, #12
 8003c4c:	d11c      	bne.n	8003c88 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003c5e:	f000 ffbd 	bl	8004bdc <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	69da      	ldr	r2, [r3, #28]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003c70:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	69d9      	ldr	r1, [r3, #28]
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	021a      	lsls	r2, r3, #8
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	430a      	orrs	r2, r1
 8003c84:	61da      	str	r2, [r3, #28]
 8003c86:	e001      	b.n	8003c8c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c94:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3718      	adds	r7, #24
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
	...

08003ca0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b086      	sub	sp, #24
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	60b9      	str	r1, [r7, #8]
 8003caa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cac:	2300      	movs	r3, #0
 8003cae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d101      	bne.n	8003cbe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003cba:	2302      	movs	r3, #2
 8003cbc:	e0ff      	b.n	8003ebe <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2b14      	cmp	r3, #20
 8003cca:	f200 80f0 	bhi.w	8003eae <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003cce:	a201      	add	r2, pc, #4	@ (adr r2, 8003cd4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd4:	08003d29 	.word	0x08003d29
 8003cd8:	08003eaf 	.word	0x08003eaf
 8003cdc:	08003eaf 	.word	0x08003eaf
 8003ce0:	08003eaf 	.word	0x08003eaf
 8003ce4:	08003d69 	.word	0x08003d69
 8003ce8:	08003eaf 	.word	0x08003eaf
 8003cec:	08003eaf 	.word	0x08003eaf
 8003cf0:	08003eaf 	.word	0x08003eaf
 8003cf4:	08003dab 	.word	0x08003dab
 8003cf8:	08003eaf 	.word	0x08003eaf
 8003cfc:	08003eaf 	.word	0x08003eaf
 8003d00:	08003eaf 	.word	0x08003eaf
 8003d04:	08003deb 	.word	0x08003deb
 8003d08:	08003eaf 	.word	0x08003eaf
 8003d0c:	08003eaf 	.word	0x08003eaf
 8003d10:	08003eaf 	.word	0x08003eaf
 8003d14:	08003e2d 	.word	0x08003e2d
 8003d18:	08003eaf 	.word	0x08003eaf
 8003d1c:	08003eaf 	.word	0x08003eaf
 8003d20:	08003eaf 	.word	0x08003eaf
 8003d24:	08003e6d 	.word	0x08003e6d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68b9      	ldr	r1, [r7, #8]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f000 faa4 	bl	800427c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	699a      	ldr	r2, [r3, #24]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f042 0208 	orr.w	r2, r2, #8
 8003d42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	699a      	ldr	r2, [r3, #24]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f022 0204 	bic.w	r2, r2, #4
 8003d52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	6999      	ldr	r1, [r3, #24]
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	691a      	ldr	r2, [r3, #16]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	430a      	orrs	r2, r1
 8003d64:	619a      	str	r2, [r3, #24]
      break;
 8003d66:	e0a5      	b.n	8003eb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68b9      	ldr	r1, [r7, #8]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f000 fb14 	bl	800439c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	699a      	ldr	r2, [r3, #24]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	699a      	ldr	r2, [r3, #24]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	6999      	ldr	r1, [r3, #24]
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	691b      	ldr	r3, [r3, #16]
 8003d9e:	021a      	lsls	r2, r3, #8
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	619a      	str	r2, [r3, #24]
      break;
 8003da8:	e084      	b.n	8003eb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	68b9      	ldr	r1, [r7, #8]
 8003db0:	4618      	mov	r0, r3
 8003db2:	f000 fb7d 	bl	80044b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	69da      	ldr	r2, [r3, #28]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f042 0208 	orr.w	r2, r2, #8
 8003dc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	69da      	ldr	r2, [r3, #28]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f022 0204 	bic.w	r2, r2, #4
 8003dd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	69d9      	ldr	r1, [r3, #28]
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	691a      	ldr	r2, [r3, #16]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	430a      	orrs	r2, r1
 8003de6:	61da      	str	r2, [r3, #28]
      break;
 8003de8:	e064      	b.n	8003eb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	68b9      	ldr	r1, [r7, #8]
 8003df0:	4618      	mov	r0, r3
 8003df2:	f000 fbe5 	bl	80045c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	69da      	ldr	r2, [r3, #28]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	69da      	ldr	r2, [r3, #28]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	69d9      	ldr	r1, [r3, #28]
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	691b      	ldr	r3, [r3, #16]
 8003e20:	021a      	lsls	r2, r3, #8
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	430a      	orrs	r2, r1
 8003e28:	61da      	str	r2, [r3, #28]
      break;
 8003e2a:	e043      	b.n	8003eb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	68b9      	ldr	r1, [r7, #8]
 8003e32:	4618      	mov	r0, r3
 8003e34:	f000 fc2e 	bl	8004694 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f042 0208 	orr.w	r2, r2, #8
 8003e46:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f022 0204 	bic.w	r2, r2, #4
 8003e56:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	691a      	ldr	r2, [r3, #16]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	430a      	orrs	r2, r1
 8003e68:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003e6a:	e023      	b.n	8003eb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68b9      	ldr	r1, [r7, #8]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f000 fc72 	bl	800475c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e86:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e96:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	021a      	lsls	r2, r3, #8
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003eac:	e002      	b.n	8003eb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	75fb      	strb	r3, [r7, #23]
      break;
 8003eb2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003ebc:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3718      	adds	r7, #24
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop

08003ec8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d101      	bne.n	8003ee4 <HAL_TIM_ConfigClockSource+0x1c>
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	e0b6      	b.n	8004052 <HAL_TIM_ConfigClockSource+0x18a>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2202      	movs	r2, #2
 8003ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f02:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003f06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68ba      	ldr	r2, [r7, #8]
 8003f16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f20:	d03e      	beq.n	8003fa0 <HAL_TIM_ConfigClockSource+0xd8>
 8003f22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f26:	f200 8087 	bhi.w	8004038 <HAL_TIM_ConfigClockSource+0x170>
 8003f2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f2e:	f000 8086 	beq.w	800403e <HAL_TIM_ConfigClockSource+0x176>
 8003f32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f36:	d87f      	bhi.n	8004038 <HAL_TIM_ConfigClockSource+0x170>
 8003f38:	2b70      	cmp	r3, #112	@ 0x70
 8003f3a:	d01a      	beq.n	8003f72 <HAL_TIM_ConfigClockSource+0xaa>
 8003f3c:	2b70      	cmp	r3, #112	@ 0x70
 8003f3e:	d87b      	bhi.n	8004038 <HAL_TIM_ConfigClockSource+0x170>
 8003f40:	2b60      	cmp	r3, #96	@ 0x60
 8003f42:	d050      	beq.n	8003fe6 <HAL_TIM_ConfigClockSource+0x11e>
 8003f44:	2b60      	cmp	r3, #96	@ 0x60
 8003f46:	d877      	bhi.n	8004038 <HAL_TIM_ConfigClockSource+0x170>
 8003f48:	2b50      	cmp	r3, #80	@ 0x50
 8003f4a:	d03c      	beq.n	8003fc6 <HAL_TIM_ConfigClockSource+0xfe>
 8003f4c:	2b50      	cmp	r3, #80	@ 0x50
 8003f4e:	d873      	bhi.n	8004038 <HAL_TIM_ConfigClockSource+0x170>
 8003f50:	2b40      	cmp	r3, #64	@ 0x40
 8003f52:	d058      	beq.n	8004006 <HAL_TIM_ConfigClockSource+0x13e>
 8003f54:	2b40      	cmp	r3, #64	@ 0x40
 8003f56:	d86f      	bhi.n	8004038 <HAL_TIM_ConfigClockSource+0x170>
 8003f58:	2b30      	cmp	r3, #48	@ 0x30
 8003f5a:	d064      	beq.n	8004026 <HAL_TIM_ConfigClockSource+0x15e>
 8003f5c:	2b30      	cmp	r3, #48	@ 0x30
 8003f5e:	d86b      	bhi.n	8004038 <HAL_TIM_ConfigClockSource+0x170>
 8003f60:	2b20      	cmp	r3, #32
 8003f62:	d060      	beq.n	8004026 <HAL_TIM_ConfigClockSource+0x15e>
 8003f64:	2b20      	cmp	r3, #32
 8003f66:	d867      	bhi.n	8004038 <HAL_TIM_ConfigClockSource+0x170>
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d05c      	beq.n	8004026 <HAL_TIM_ConfigClockSource+0x15e>
 8003f6c:	2b10      	cmp	r3, #16
 8003f6e:	d05a      	beq.n	8004026 <HAL_TIM_ConfigClockSource+0x15e>
 8003f70:	e062      	b.n	8004038 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f82:	f000 fe83 	bl	8004c8c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003f94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	68ba      	ldr	r2, [r7, #8]
 8003f9c:	609a      	str	r2, [r3, #8]
      break;
 8003f9e:	e04f      	b.n	8004040 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003fb0:	f000 fe6c 	bl	8004c8c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	689a      	ldr	r2, [r3, #8]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003fc2:	609a      	str	r2, [r3, #8]
      break;
 8003fc4:	e03c      	b.n	8004040 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	f000 fd2a 	bl	8004a2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2150      	movs	r1, #80	@ 0x50
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f000 fe39 	bl	8004c56 <TIM_ITRx_SetConfig>
      break;
 8003fe4:	e02c      	b.n	8004040 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	f000 fd86 	bl	8004b04 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2160      	movs	r1, #96	@ 0x60
 8003ffe:	4618      	mov	r0, r3
 8004000:	f000 fe29 	bl	8004c56 <TIM_ITRx_SetConfig>
      break;
 8004004:	e01c      	b.n	8004040 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004012:	461a      	mov	r2, r3
 8004014:	f000 fd0a 	bl	8004a2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2140      	movs	r1, #64	@ 0x40
 800401e:	4618      	mov	r0, r3
 8004020:	f000 fe19 	bl	8004c56 <TIM_ITRx_SetConfig>
      break;
 8004024:	e00c      	b.n	8004040 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4619      	mov	r1, r3
 8004030:	4610      	mov	r0, r2
 8004032:	f000 fe10 	bl	8004c56 <TIM_ITRx_SetConfig>
      break;
 8004036:	e003      	b.n	8004040 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	73fb      	strb	r3, [r7, #15]
      break;
 800403c:	e000      	b.n	8004040 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800403e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004050:	7bfb      	ldrb	r3, [r7, #15]
}
 8004052:	4618      	mov	r0, r3
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}

0800405a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800405a:	b580      	push	{r7, lr}
 800405c:	b082      	sub	sp, #8
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
 8004062:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800406a:	2b01      	cmp	r3, #1
 800406c:	d101      	bne.n	8004072 <HAL_TIM_SlaveConfigSynchro+0x18>
 800406e:	2302      	movs	r3, #2
 8004070:	e031      	b.n	80040d6 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2201      	movs	r2, #1
 8004076:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2202      	movs	r2, #2
 800407e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004082:	6839      	ldr	r1, [r7, #0]
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f000 fbcf 	bl	8004828 <TIM_SlaveTimer_SetConfig>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d009      	beq.n	80040a4 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e018      	b.n	80040d6 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68da      	ldr	r2, [r3, #12]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040b2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68da      	ldr	r2, [r3, #12]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80040c2:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3708      	adds	r7, #8
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040de:	b480      	push	{r7}
 80040e0:	b083      	sub	sp, #12
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80040e6:	bf00      	nop
 80040e8:	370c      	adds	r7, #12
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr

080040f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040f2:	b480      	push	{r7}
 80040f4:	b083      	sub	sp, #12
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80040fa:	bf00      	nop
 80040fc:	370c      	adds	r7, #12
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr

08004106 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004106:	b480      	push	{r7}
 8004108:	b083      	sub	sp, #12
 800410a:	af00      	add	r7, sp, #0
 800410c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800410e:	bf00      	nop
 8004110:	370c      	adds	r7, #12
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr

0800411a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800411a:	b480      	push	{r7}
 800411c:	b083      	sub	sp, #12
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004122:	bf00      	nop
 8004124:	370c      	adds	r7, #12
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
	...

08004130 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a46      	ldr	r2, [pc, #280]	@ (800425c <TIM_Base_SetConfig+0x12c>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d013      	beq.n	8004170 <TIM_Base_SetConfig+0x40>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800414e:	d00f      	beq.n	8004170 <TIM_Base_SetConfig+0x40>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4a43      	ldr	r2, [pc, #268]	@ (8004260 <TIM_Base_SetConfig+0x130>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d00b      	beq.n	8004170 <TIM_Base_SetConfig+0x40>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a42      	ldr	r2, [pc, #264]	@ (8004264 <TIM_Base_SetConfig+0x134>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d007      	beq.n	8004170 <TIM_Base_SetConfig+0x40>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	4a41      	ldr	r2, [pc, #260]	@ (8004268 <TIM_Base_SetConfig+0x138>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d003      	beq.n	8004170 <TIM_Base_SetConfig+0x40>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	4a40      	ldr	r2, [pc, #256]	@ (800426c <TIM_Base_SetConfig+0x13c>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d108      	bne.n	8004182 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004176:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	68fa      	ldr	r2, [r7, #12]
 800417e:	4313      	orrs	r3, r2
 8004180:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a35      	ldr	r2, [pc, #212]	@ (800425c <TIM_Base_SetConfig+0x12c>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d01f      	beq.n	80041ca <TIM_Base_SetConfig+0x9a>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004190:	d01b      	beq.n	80041ca <TIM_Base_SetConfig+0x9a>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a32      	ldr	r2, [pc, #200]	@ (8004260 <TIM_Base_SetConfig+0x130>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d017      	beq.n	80041ca <TIM_Base_SetConfig+0x9a>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a31      	ldr	r2, [pc, #196]	@ (8004264 <TIM_Base_SetConfig+0x134>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d013      	beq.n	80041ca <TIM_Base_SetConfig+0x9a>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a30      	ldr	r2, [pc, #192]	@ (8004268 <TIM_Base_SetConfig+0x138>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d00f      	beq.n	80041ca <TIM_Base_SetConfig+0x9a>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a2f      	ldr	r2, [pc, #188]	@ (800426c <TIM_Base_SetConfig+0x13c>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d00b      	beq.n	80041ca <TIM_Base_SetConfig+0x9a>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a2e      	ldr	r2, [pc, #184]	@ (8004270 <TIM_Base_SetConfig+0x140>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d007      	beq.n	80041ca <TIM_Base_SetConfig+0x9a>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a2d      	ldr	r2, [pc, #180]	@ (8004274 <TIM_Base_SetConfig+0x144>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d003      	beq.n	80041ca <TIM_Base_SetConfig+0x9a>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a2c      	ldr	r2, [pc, #176]	@ (8004278 <TIM_Base_SetConfig+0x148>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d108      	bne.n	80041dc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	4313      	orrs	r3, r2
 80041da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	68fa      	ldr	r2, [r7, #12]
 80041ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	689a      	ldr	r2, [r3, #8]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	4a16      	ldr	r2, [pc, #88]	@ (800425c <TIM_Base_SetConfig+0x12c>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d00f      	beq.n	8004228 <TIM_Base_SetConfig+0xf8>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	4a18      	ldr	r2, [pc, #96]	@ (800426c <TIM_Base_SetConfig+0x13c>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d00b      	beq.n	8004228 <TIM_Base_SetConfig+0xf8>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a17      	ldr	r2, [pc, #92]	@ (8004270 <TIM_Base_SetConfig+0x140>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d007      	beq.n	8004228 <TIM_Base_SetConfig+0xf8>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a16      	ldr	r2, [pc, #88]	@ (8004274 <TIM_Base_SetConfig+0x144>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d003      	beq.n	8004228 <TIM_Base_SetConfig+0xf8>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a15      	ldr	r2, [pc, #84]	@ (8004278 <TIM_Base_SetConfig+0x148>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d103      	bne.n	8004230 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	691a      	ldr	r2, [r3, #16]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	2b01      	cmp	r3, #1
 8004240:	d105      	bne.n	800424e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	691b      	ldr	r3, [r3, #16]
 8004246:	f023 0201 	bic.w	r2, r3, #1
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	611a      	str	r2, [r3, #16]
  }
}
 800424e:	bf00      	nop
 8004250:	3714      	adds	r7, #20
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	40012c00 	.word	0x40012c00
 8004260:	40000400 	.word	0x40000400
 8004264:	40000800 	.word	0x40000800
 8004268:	40000c00 	.word	0x40000c00
 800426c:	40013400 	.word	0x40013400
 8004270:	40014000 	.word	0x40014000
 8004274:	40014400 	.word	0x40014400
 8004278:	40014800 	.word	0x40014800

0800427c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800427c:	b480      	push	{r7}
 800427e:	b087      	sub	sp, #28
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a1b      	ldr	r3, [r3, #32]
 8004290:	f023 0201 	bic.w	r2, r3, #1
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f023 0303 	bic.w	r3, r3, #3
 80042b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	4313      	orrs	r3, r2
 80042c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	f023 0302 	bic.w	r3, r3, #2
 80042c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	697a      	ldr	r2, [r7, #20]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	4a2c      	ldr	r2, [pc, #176]	@ (8004388 <TIM_OC1_SetConfig+0x10c>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d00f      	beq.n	80042fc <TIM_OC1_SetConfig+0x80>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a2b      	ldr	r2, [pc, #172]	@ (800438c <TIM_OC1_SetConfig+0x110>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d00b      	beq.n	80042fc <TIM_OC1_SetConfig+0x80>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4a2a      	ldr	r2, [pc, #168]	@ (8004390 <TIM_OC1_SetConfig+0x114>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d007      	beq.n	80042fc <TIM_OC1_SetConfig+0x80>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	4a29      	ldr	r2, [pc, #164]	@ (8004394 <TIM_OC1_SetConfig+0x118>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d003      	beq.n	80042fc <TIM_OC1_SetConfig+0x80>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4a28      	ldr	r2, [pc, #160]	@ (8004398 <TIM_OC1_SetConfig+0x11c>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d10c      	bne.n	8004316 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	f023 0308 	bic.w	r3, r3, #8
 8004302:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	4313      	orrs	r3, r2
 800430c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	f023 0304 	bic.w	r3, r3, #4
 8004314:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a1b      	ldr	r2, [pc, #108]	@ (8004388 <TIM_OC1_SetConfig+0x10c>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d00f      	beq.n	800433e <TIM_OC1_SetConfig+0xc2>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a1a      	ldr	r2, [pc, #104]	@ (800438c <TIM_OC1_SetConfig+0x110>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d00b      	beq.n	800433e <TIM_OC1_SetConfig+0xc2>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a19      	ldr	r2, [pc, #100]	@ (8004390 <TIM_OC1_SetConfig+0x114>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d007      	beq.n	800433e <TIM_OC1_SetConfig+0xc2>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a18      	ldr	r2, [pc, #96]	@ (8004394 <TIM_OC1_SetConfig+0x118>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d003      	beq.n	800433e <TIM_OC1_SetConfig+0xc2>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a17      	ldr	r2, [pc, #92]	@ (8004398 <TIM_OC1_SetConfig+0x11c>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d111      	bne.n	8004362 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004344:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800434c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	695b      	ldr	r3, [r3, #20]
 8004352:	693a      	ldr	r2, [r7, #16]
 8004354:	4313      	orrs	r3, r2
 8004356:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	699b      	ldr	r3, [r3, #24]
 800435c:	693a      	ldr	r2, [r7, #16]
 800435e:	4313      	orrs	r3, r2
 8004360:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	685a      	ldr	r2, [r3, #4]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	621a      	str	r2, [r3, #32]
}
 800437c:	bf00      	nop
 800437e:	371c      	adds	r7, #28
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr
 8004388:	40012c00 	.word	0x40012c00
 800438c:	40013400 	.word	0x40013400
 8004390:	40014000 	.word	0x40014000
 8004394:	40014400 	.word	0x40014400
 8004398:	40014800 	.word	0x40014800

0800439c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800439c:	b480      	push	{r7}
 800439e:	b087      	sub	sp, #28
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a1b      	ldr	r3, [r3, #32]
 80043b0:	f023 0210 	bic.w	r2, r3, #16
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	699b      	ldr	r3, [r3, #24]
 80043c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	021b      	lsls	r3, r3, #8
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	f023 0320 	bic.w	r3, r3, #32
 80043ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	011b      	lsls	r3, r3, #4
 80043f2:	697a      	ldr	r2, [r7, #20]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a28      	ldr	r2, [pc, #160]	@ (800449c <TIM_OC2_SetConfig+0x100>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d003      	beq.n	8004408 <TIM_OC2_SetConfig+0x6c>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a27      	ldr	r2, [pc, #156]	@ (80044a0 <TIM_OC2_SetConfig+0x104>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d10d      	bne.n	8004424 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800440e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	011b      	lsls	r3, r3, #4
 8004416:	697a      	ldr	r2, [r7, #20]
 8004418:	4313      	orrs	r3, r2
 800441a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004422:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4a1d      	ldr	r2, [pc, #116]	@ (800449c <TIM_OC2_SetConfig+0x100>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d00f      	beq.n	800444c <TIM_OC2_SetConfig+0xb0>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	4a1c      	ldr	r2, [pc, #112]	@ (80044a0 <TIM_OC2_SetConfig+0x104>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d00b      	beq.n	800444c <TIM_OC2_SetConfig+0xb0>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4a1b      	ldr	r2, [pc, #108]	@ (80044a4 <TIM_OC2_SetConfig+0x108>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d007      	beq.n	800444c <TIM_OC2_SetConfig+0xb0>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4a1a      	ldr	r2, [pc, #104]	@ (80044a8 <TIM_OC2_SetConfig+0x10c>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d003      	beq.n	800444c <TIM_OC2_SetConfig+0xb0>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a19      	ldr	r2, [pc, #100]	@ (80044ac <TIM_OC2_SetConfig+0x110>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d113      	bne.n	8004474 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004452:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800445a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	695b      	ldr	r3, [r3, #20]
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	4313      	orrs	r3, r2
 8004466:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	693a      	ldr	r2, [r7, #16]
 8004470:	4313      	orrs	r3, r2
 8004472:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	68fa      	ldr	r2, [r7, #12]
 800447e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	685a      	ldr	r2, [r3, #4]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	621a      	str	r2, [r3, #32]
}
 800448e:	bf00      	nop
 8004490:	371c      	adds	r7, #28
 8004492:	46bd      	mov	sp, r7
 8004494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004498:	4770      	bx	lr
 800449a:	bf00      	nop
 800449c:	40012c00 	.word	0x40012c00
 80044a0:	40013400 	.word	0x40013400
 80044a4:	40014000 	.word	0x40014000
 80044a8:	40014400 	.word	0x40014400
 80044ac:	40014800 	.word	0x40014800

080044b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b087      	sub	sp, #28
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6a1b      	ldr	r3, [r3, #32]
 80044be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a1b      	ldr	r3, [r3, #32]
 80044c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	69db      	ldr	r3, [r3, #28]
 80044d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f023 0303 	bic.w	r3, r3, #3
 80044ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68fa      	ldr	r2, [r7, #12]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80044fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	021b      	lsls	r3, r3, #8
 8004504:	697a      	ldr	r2, [r7, #20]
 8004506:	4313      	orrs	r3, r2
 8004508:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	4a27      	ldr	r2, [pc, #156]	@ (80045ac <TIM_OC3_SetConfig+0xfc>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d003      	beq.n	800451a <TIM_OC3_SetConfig+0x6a>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	4a26      	ldr	r2, [pc, #152]	@ (80045b0 <TIM_OC3_SetConfig+0x100>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d10d      	bne.n	8004536 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004520:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	021b      	lsls	r3, r3, #8
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	4313      	orrs	r3, r2
 800452c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004534:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a1c      	ldr	r2, [pc, #112]	@ (80045ac <TIM_OC3_SetConfig+0xfc>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d00f      	beq.n	800455e <TIM_OC3_SetConfig+0xae>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a1b      	ldr	r2, [pc, #108]	@ (80045b0 <TIM_OC3_SetConfig+0x100>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d00b      	beq.n	800455e <TIM_OC3_SetConfig+0xae>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a1a      	ldr	r2, [pc, #104]	@ (80045b4 <TIM_OC3_SetConfig+0x104>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d007      	beq.n	800455e <TIM_OC3_SetConfig+0xae>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a19      	ldr	r2, [pc, #100]	@ (80045b8 <TIM_OC3_SetConfig+0x108>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d003      	beq.n	800455e <TIM_OC3_SetConfig+0xae>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a18      	ldr	r2, [pc, #96]	@ (80045bc <TIM_OC3_SetConfig+0x10c>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d113      	bne.n	8004586 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004564:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800456c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	695b      	ldr	r3, [r3, #20]
 8004572:	011b      	lsls	r3, r3, #4
 8004574:	693a      	ldr	r2, [r7, #16]
 8004576:	4313      	orrs	r3, r2
 8004578:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	699b      	ldr	r3, [r3, #24]
 800457e:	011b      	lsls	r3, r3, #4
 8004580:	693a      	ldr	r2, [r7, #16]
 8004582:	4313      	orrs	r3, r2
 8004584:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	68fa      	ldr	r2, [r7, #12]
 8004590:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	685a      	ldr	r2, [r3, #4]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	697a      	ldr	r2, [r7, #20]
 800459e:	621a      	str	r2, [r3, #32]
}
 80045a0:	bf00      	nop
 80045a2:	371c      	adds	r7, #28
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr
 80045ac:	40012c00 	.word	0x40012c00
 80045b0:	40013400 	.word	0x40013400
 80045b4:	40014000 	.word	0x40014000
 80045b8:	40014400 	.word	0x40014400
 80045bc:	40014800 	.word	0x40014800

080045c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b087      	sub	sp, #28
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	69db      	ldr	r3, [r3, #28]
 80045e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	021b      	lsls	r3, r3, #8
 8004602:	68fa      	ldr	r2, [r7, #12]
 8004604:	4313      	orrs	r3, r2
 8004606:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800460e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	031b      	lsls	r3, r3, #12
 8004616:	693a      	ldr	r2, [r7, #16]
 8004618:	4313      	orrs	r3, r2
 800461a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4a18      	ldr	r2, [pc, #96]	@ (8004680 <TIM_OC4_SetConfig+0xc0>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d00f      	beq.n	8004644 <TIM_OC4_SetConfig+0x84>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4a17      	ldr	r2, [pc, #92]	@ (8004684 <TIM_OC4_SetConfig+0xc4>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d00b      	beq.n	8004644 <TIM_OC4_SetConfig+0x84>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	4a16      	ldr	r2, [pc, #88]	@ (8004688 <TIM_OC4_SetConfig+0xc8>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d007      	beq.n	8004644 <TIM_OC4_SetConfig+0x84>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4a15      	ldr	r2, [pc, #84]	@ (800468c <TIM_OC4_SetConfig+0xcc>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d003      	beq.n	8004644 <TIM_OC4_SetConfig+0x84>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4a14      	ldr	r2, [pc, #80]	@ (8004690 <TIM_OC4_SetConfig+0xd0>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d109      	bne.n	8004658 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800464a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	695b      	ldr	r3, [r3, #20]
 8004650:	019b      	lsls	r3, r3, #6
 8004652:	697a      	ldr	r2, [r7, #20]
 8004654:	4313      	orrs	r3, r2
 8004656:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	697a      	ldr	r2, [r7, #20]
 800465c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	68fa      	ldr	r2, [r7, #12]
 8004662:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	685a      	ldr	r2, [r3, #4]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	621a      	str	r2, [r3, #32]
}
 8004672:	bf00      	nop
 8004674:	371c      	adds	r7, #28
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	40012c00 	.word	0x40012c00
 8004684:	40013400 	.word	0x40013400
 8004688:	40014000 	.word	0x40014000
 800468c:	40014400 	.word	0x40014400
 8004690:	40014800 	.word	0x40014800

08004694 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004694:	b480      	push	{r7}
 8004696:	b087      	sub	sp, #28
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a1b      	ldr	r3, [r3, #32]
 80046a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a1b      	ldr	r3, [r3, #32]
 80046a8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	68fa      	ldr	r2, [r7, #12]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80046d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	041b      	lsls	r3, r3, #16
 80046e0:	693a      	ldr	r2, [r7, #16]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4a17      	ldr	r2, [pc, #92]	@ (8004748 <TIM_OC5_SetConfig+0xb4>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d00f      	beq.n	800470e <TIM_OC5_SetConfig+0x7a>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4a16      	ldr	r2, [pc, #88]	@ (800474c <TIM_OC5_SetConfig+0xb8>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d00b      	beq.n	800470e <TIM_OC5_SetConfig+0x7a>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a15      	ldr	r2, [pc, #84]	@ (8004750 <TIM_OC5_SetConfig+0xbc>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d007      	beq.n	800470e <TIM_OC5_SetConfig+0x7a>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a14      	ldr	r2, [pc, #80]	@ (8004754 <TIM_OC5_SetConfig+0xc0>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d003      	beq.n	800470e <TIM_OC5_SetConfig+0x7a>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	4a13      	ldr	r2, [pc, #76]	@ (8004758 <TIM_OC5_SetConfig+0xc4>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d109      	bne.n	8004722 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004714:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	021b      	lsls	r3, r3, #8
 800471c:	697a      	ldr	r2, [r7, #20]
 800471e:	4313      	orrs	r3, r2
 8004720:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	697a      	ldr	r2, [r7, #20]
 8004726:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	68fa      	ldr	r2, [r7, #12]
 800472c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	685a      	ldr	r2, [r3, #4]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	621a      	str	r2, [r3, #32]
}
 800473c:	bf00      	nop
 800473e:	371c      	adds	r7, #28
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr
 8004748:	40012c00 	.word	0x40012c00
 800474c:	40013400 	.word	0x40013400
 8004750:	40014000 	.word	0x40014000
 8004754:	40014400 	.word	0x40014400
 8004758:	40014800 	.word	0x40014800

0800475c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800475c:	b480      	push	{r7}
 800475e:	b087      	sub	sp, #28
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800478a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800478e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	021b      	lsls	r3, r3, #8
 8004796:	68fa      	ldr	r2, [r7, #12]
 8004798:	4313      	orrs	r3, r2
 800479a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80047a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	051b      	lsls	r3, r3, #20
 80047aa:	693a      	ldr	r2, [r7, #16]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	4a18      	ldr	r2, [pc, #96]	@ (8004814 <TIM_OC6_SetConfig+0xb8>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d00f      	beq.n	80047d8 <TIM_OC6_SetConfig+0x7c>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	4a17      	ldr	r2, [pc, #92]	@ (8004818 <TIM_OC6_SetConfig+0xbc>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d00b      	beq.n	80047d8 <TIM_OC6_SetConfig+0x7c>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	4a16      	ldr	r2, [pc, #88]	@ (800481c <TIM_OC6_SetConfig+0xc0>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d007      	beq.n	80047d8 <TIM_OC6_SetConfig+0x7c>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	4a15      	ldr	r2, [pc, #84]	@ (8004820 <TIM_OC6_SetConfig+0xc4>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d003      	beq.n	80047d8 <TIM_OC6_SetConfig+0x7c>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a14      	ldr	r2, [pc, #80]	@ (8004824 <TIM_OC6_SetConfig+0xc8>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d109      	bne.n	80047ec <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047de:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	695b      	ldr	r3, [r3, #20]
 80047e4:	029b      	lsls	r3, r3, #10
 80047e6:	697a      	ldr	r2, [r7, #20]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	68fa      	ldr	r2, [r7, #12]
 80047f6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	685a      	ldr	r2, [r3, #4]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	693a      	ldr	r2, [r7, #16]
 8004804:	621a      	str	r2, [r3, #32]
}
 8004806:	bf00      	nop
 8004808:	371c      	adds	r7, #28
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop
 8004814:	40012c00 	.word	0x40012c00
 8004818:	40013400 	.word	0x40013400
 800481c:	40014000 	.word	0x40014000
 8004820:	40014400 	.word	0x40014400
 8004824:	40014800 	.word	0x40014800

08004828 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b086      	sub	sp, #24
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004832:	2300      	movs	r3, #0
 8004834:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004844:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	4313      	orrs	r3, r2
 800484e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004856:	f023 0307 	bic.w	r3, r3, #7
 800485a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	693a      	ldr	r2, [r7, #16]
 8004862:	4313      	orrs	r3, r2
 8004864:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	693a      	ldr	r2, [r7, #16]
 800486c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	2b70      	cmp	r3, #112	@ 0x70
 8004874:	d01a      	beq.n	80048ac <TIM_SlaveTimer_SetConfig+0x84>
 8004876:	2b70      	cmp	r3, #112	@ 0x70
 8004878:	d860      	bhi.n	800493c <TIM_SlaveTimer_SetConfig+0x114>
 800487a:	2b60      	cmp	r3, #96	@ 0x60
 800487c:	d054      	beq.n	8004928 <TIM_SlaveTimer_SetConfig+0x100>
 800487e:	2b60      	cmp	r3, #96	@ 0x60
 8004880:	d85c      	bhi.n	800493c <TIM_SlaveTimer_SetConfig+0x114>
 8004882:	2b50      	cmp	r3, #80	@ 0x50
 8004884:	d046      	beq.n	8004914 <TIM_SlaveTimer_SetConfig+0xec>
 8004886:	2b50      	cmp	r3, #80	@ 0x50
 8004888:	d858      	bhi.n	800493c <TIM_SlaveTimer_SetConfig+0x114>
 800488a:	2b40      	cmp	r3, #64	@ 0x40
 800488c:	d019      	beq.n	80048c2 <TIM_SlaveTimer_SetConfig+0x9a>
 800488e:	2b40      	cmp	r3, #64	@ 0x40
 8004890:	d854      	bhi.n	800493c <TIM_SlaveTimer_SetConfig+0x114>
 8004892:	2b30      	cmp	r3, #48	@ 0x30
 8004894:	d055      	beq.n	8004942 <TIM_SlaveTimer_SetConfig+0x11a>
 8004896:	2b30      	cmp	r3, #48	@ 0x30
 8004898:	d850      	bhi.n	800493c <TIM_SlaveTimer_SetConfig+0x114>
 800489a:	2b20      	cmp	r3, #32
 800489c:	d051      	beq.n	8004942 <TIM_SlaveTimer_SetConfig+0x11a>
 800489e:	2b20      	cmp	r3, #32
 80048a0:	d84c      	bhi.n	800493c <TIM_SlaveTimer_SetConfig+0x114>
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d04d      	beq.n	8004942 <TIM_SlaveTimer_SetConfig+0x11a>
 80048a6:	2b10      	cmp	r3, #16
 80048a8:	d04b      	beq.n	8004942 <TIM_SlaveTimer_SetConfig+0x11a>
 80048aa:	e047      	b.n	800493c <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80048bc:	f000 f9e6 	bl	8004c8c <TIM_ETR_SetConfig>
      break;
 80048c0:	e040      	b.n	8004944 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	2b05      	cmp	r3, #5
 80048c8:	d101      	bne.n	80048ce <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e03b      	b.n	8004946 <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	6a1b      	ldr	r3, [r3, #32]
 80048d4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	6a1a      	ldr	r2, [r3, #32]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f022 0201 	bic.w	r2, r2, #1
 80048e4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	699b      	ldr	r3, [r3, #24]
 80048ec:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80048f4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	691b      	ldr	r3, [r3, #16]
 80048fa:	011b      	lsls	r3, r3, #4
 80048fc:	68ba      	ldr	r2, [r7, #8]
 80048fe:	4313      	orrs	r3, r2
 8004900:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	68ba      	ldr	r2, [r7, #8]
 8004908:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68fa      	ldr	r2, [r7, #12]
 8004910:	621a      	str	r2, [r3, #32]
      break;
 8004912:	e017      	b.n	8004944 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004920:	461a      	mov	r2, r3
 8004922:	f000 f883 	bl	8004a2c <TIM_TI1_ConfigInputStage>
      break;
 8004926:	e00d      	b.n	8004944 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004934:	461a      	mov	r2, r3
 8004936:	f000 f8e5 	bl	8004b04 <TIM_TI2_ConfigInputStage>
      break;
 800493a:	e003      	b.n	8004944 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	75fb      	strb	r3, [r7, #23]
      break;
 8004940:	e000      	b.n	8004944 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8004942:	bf00      	nop
  }

  return status;
 8004944:	7dfb      	ldrb	r3, [r7, #23]
}
 8004946:	4618      	mov	r0, r3
 8004948:	3718      	adds	r7, #24
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
	...

08004950 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004950:	b480      	push	{r7}
 8004952:	b087      	sub	sp, #28
 8004954:	af00      	add	r7, sp, #0
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	607a      	str	r2, [r7, #4]
 800495c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6a1b      	ldr	r3, [r3, #32]
 8004962:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6a1b      	ldr	r3, [r3, #32]
 8004968:	f023 0201 	bic.w	r2, r3, #1
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	699b      	ldr	r3, [r3, #24]
 8004974:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	4a26      	ldr	r2, [pc, #152]	@ (8004a14 <TIM_TI1_SetConfig+0xc4>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d017      	beq.n	80049ae <TIM_TI1_SetConfig+0x5e>
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004984:	d013      	beq.n	80049ae <TIM_TI1_SetConfig+0x5e>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	4a23      	ldr	r2, [pc, #140]	@ (8004a18 <TIM_TI1_SetConfig+0xc8>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d00f      	beq.n	80049ae <TIM_TI1_SetConfig+0x5e>
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	4a22      	ldr	r2, [pc, #136]	@ (8004a1c <TIM_TI1_SetConfig+0xcc>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d00b      	beq.n	80049ae <TIM_TI1_SetConfig+0x5e>
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	4a21      	ldr	r2, [pc, #132]	@ (8004a20 <TIM_TI1_SetConfig+0xd0>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d007      	beq.n	80049ae <TIM_TI1_SetConfig+0x5e>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	4a20      	ldr	r2, [pc, #128]	@ (8004a24 <TIM_TI1_SetConfig+0xd4>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d003      	beq.n	80049ae <TIM_TI1_SetConfig+0x5e>
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	4a1f      	ldr	r2, [pc, #124]	@ (8004a28 <TIM_TI1_SetConfig+0xd8>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d101      	bne.n	80049b2 <TIM_TI1_SetConfig+0x62>
 80049ae:	2301      	movs	r3, #1
 80049b0:	e000      	b.n	80049b4 <TIM_TI1_SetConfig+0x64>
 80049b2:	2300      	movs	r3, #0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d008      	beq.n	80049ca <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	f023 0303 	bic.w	r3, r3, #3
 80049be:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80049c0:	697a      	ldr	r2, [r7, #20]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	617b      	str	r3, [r7, #20]
 80049c8:	e003      	b.n	80049d2 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	f043 0301 	orr.w	r3, r3, #1
 80049d0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	011b      	lsls	r3, r3, #4
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	697a      	ldr	r2, [r7, #20]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	f023 030a 	bic.w	r3, r3, #10
 80049ec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	f003 030a 	and.w	r3, r3, #10
 80049f4:	693a      	ldr	r2, [r7, #16]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	697a      	ldr	r2, [r7, #20]
 80049fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	693a      	ldr	r2, [r7, #16]
 8004a04:	621a      	str	r2, [r3, #32]
}
 8004a06:	bf00      	nop
 8004a08:	371c      	adds	r7, #28
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop
 8004a14:	40012c00 	.word	0x40012c00
 8004a18:	40000400 	.word	0x40000400
 8004a1c:	40000800 	.word	0x40000800
 8004a20:	40000c00 	.word	0x40000c00
 8004a24:	40013400 	.word	0x40013400
 8004a28:	40014000 	.word	0x40014000

08004a2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b087      	sub	sp, #28
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6a1b      	ldr	r3, [r3, #32]
 8004a3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6a1b      	ldr	r3, [r3, #32]
 8004a42:	f023 0201 	bic.w	r2, r3, #1
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	699b      	ldr	r3, [r3, #24]
 8004a4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	011b      	lsls	r3, r3, #4
 8004a5c:	693a      	ldr	r2, [r7, #16]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	f023 030a 	bic.w	r3, r3, #10
 8004a68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	693a      	ldr	r2, [r7, #16]
 8004a76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	621a      	str	r2, [r3, #32]
}
 8004a7e:	bf00      	nop
 8004a80:	371c      	adds	r7, #28
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr

08004a8a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b087      	sub	sp, #28
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	60f8      	str	r0, [r7, #12]
 8004a92:	60b9      	str	r1, [r7, #8]
 8004a94:	607a      	str	r2, [r7, #4]
 8004a96:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6a1b      	ldr	r3, [r3, #32]
 8004a9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6a1b      	ldr	r3, [r3, #32]
 8004aa2:	f023 0210 	bic.w	r2, r3, #16
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	699b      	ldr	r3, [r3, #24]
 8004aae:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ab6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	021b      	lsls	r3, r3, #8
 8004abc:	693a      	ldr	r2, [r7, #16]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ac8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	031b      	lsls	r3, r3, #12
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	693a      	ldr	r2, [r7, #16]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004adc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	011b      	lsls	r3, r3, #4
 8004ae2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004ae6:	697a      	ldr	r2, [r7, #20]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	693a      	ldr	r2, [r7, #16]
 8004af0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	697a      	ldr	r2, [r7, #20]
 8004af6:	621a      	str	r2, [r3, #32]
}
 8004af8:	bf00      	nop
 8004afa:	371c      	adds	r7, #28
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b087      	sub	sp, #28
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6a1b      	ldr	r3, [r3, #32]
 8004b14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6a1b      	ldr	r3, [r3, #32]
 8004b1a:	f023 0210 	bic.w	r2, r3, #16
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	699b      	ldr	r3, [r3, #24]
 8004b26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	031b      	lsls	r3, r3, #12
 8004b34:	693a      	ldr	r2, [r7, #16]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b40:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	011b      	lsls	r3, r3, #4
 8004b46:	697a      	ldr	r2, [r7, #20]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	693a      	ldr	r2, [r7, #16]
 8004b50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	697a      	ldr	r2, [r7, #20]
 8004b56:	621a      	str	r2, [r3, #32]
}
 8004b58:	bf00      	nop
 8004b5a:	371c      	adds	r7, #28
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b087      	sub	sp, #28
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	607a      	str	r2, [r7, #4]
 8004b70:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6a1b      	ldr	r3, [r3, #32]
 8004b76:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6a1b      	ldr	r3, [r3, #32]
 8004b7c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	69db      	ldr	r3, [r3, #28]
 8004b88:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	f023 0303 	bic.w	r3, r3, #3
 8004b90:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004b92:	693a      	ldr	r2, [r7, #16]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4313      	orrs	r3, r2
 8004b98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ba0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	011b      	lsls	r3, r3, #4
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	693a      	ldr	r2, [r7, #16]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004bb4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	021b      	lsls	r3, r3, #8
 8004bba:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	693a      	ldr	r2, [r7, #16]
 8004bc8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	697a      	ldr	r2, [r7, #20]
 8004bce:	621a      	str	r2, [r3, #32]
}
 8004bd0:	bf00      	nop
 8004bd2:	371c      	adds	r7, #28
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr

08004bdc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b087      	sub	sp, #28
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]
 8004be8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6a1b      	ldr	r3, [r3, #32]
 8004bee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6a1b      	ldr	r3, [r3, #32]
 8004bf4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	69db      	ldr	r3, [r3, #28]
 8004c00:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c08:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	021b      	lsls	r3, r3, #8
 8004c0e:	693a      	ldr	r2, [r7, #16]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c1a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	031b      	lsls	r3, r3, #12
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	693a      	ldr	r2, [r7, #16]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004c2e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	031b      	lsls	r3, r3, #12
 8004c34:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004c38:	697a      	ldr	r2, [r7, #20]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	693a      	ldr	r2, [r7, #16]
 8004c42:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	621a      	str	r2, [r3, #32]
}
 8004c4a:	bf00      	nop
 8004c4c:	371c      	adds	r7, #28
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr

08004c56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c56:	b480      	push	{r7}
 8004c58:	b085      	sub	sp, #20
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	6078      	str	r0, [r7, #4]
 8004c5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c6e:	683a      	ldr	r2, [r7, #0]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	f043 0307 	orr.w	r3, r3, #7
 8004c78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	609a      	str	r2, [r3, #8]
}
 8004c80:	bf00      	nop
 8004c82:	3714      	adds	r7, #20
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b087      	sub	sp, #28
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]
 8004c98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ca6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	021a      	lsls	r2, r3, #8
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	431a      	orrs	r2, r3
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	697a      	ldr	r2, [r7, #20]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	697a      	ldr	r2, [r7, #20]
 8004cbe:	609a      	str	r2, [r3, #8]
}
 8004cc0:	bf00      	nop
 8004cc2:	371c      	adds	r7, #28
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr

08004ccc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b087      	sub	sp, #28
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	60f8      	str	r0, [r7, #12]
 8004cd4:	60b9      	str	r1, [r7, #8]
 8004cd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	f003 031f 	and.w	r3, r3, #31
 8004cde:	2201      	movs	r2, #1
 8004ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6a1a      	ldr	r2, [r3, #32]
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	43db      	mvns	r3, r3
 8004cee:	401a      	ands	r2, r3
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6a1a      	ldr	r2, [r3, #32]
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	f003 031f 	and.w	r3, r3, #31
 8004cfe:	6879      	ldr	r1, [r7, #4]
 8004d00:	fa01 f303 	lsl.w	r3, r1, r3
 8004d04:	431a      	orrs	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	621a      	str	r2, [r3, #32]
}
 8004d0a:	bf00      	nop
 8004d0c:	371c      	adds	r7, #28
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
	...

08004d18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d101      	bne.n	8004d30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	e068      	b.n	8004e02 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2202      	movs	r2, #2
 8004d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a2e      	ldr	r2, [pc, #184]	@ (8004e10 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d004      	beq.n	8004d64 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a2d      	ldr	r2, [pc, #180]	@ (8004e14 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d108      	bne.n	8004d76 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004d6a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	68fa      	ldr	r2, [r7, #12]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d7c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	68fa      	ldr	r2, [r7, #12]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a1e      	ldr	r2, [pc, #120]	@ (8004e10 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d01d      	beq.n	8004dd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004da2:	d018      	beq.n	8004dd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a1b      	ldr	r2, [pc, #108]	@ (8004e18 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d013      	beq.n	8004dd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a1a      	ldr	r2, [pc, #104]	@ (8004e1c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d00e      	beq.n	8004dd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a18      	ldr	r2, [pc, #96]	@ (8004e20 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d009      	beq.n	8004dd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a13      	ldr	r2, [pc, #76]	@ (8004e14 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d004      	beq.n	8004dd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a14      	ldr	r2, [pc, #80]	@ (8004e24 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d10c      	bne.n	8004df0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ddc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	68ba      	ldr	r2, [r7, #8]
 8004de4:	4313      	orrs	r3, r2
 8004de6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	68ba      	ldr	r2, [r7, #8]
 8004dee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3714      	adds	r7, #20
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
 8004e0e:	bf00      	nop
 8004e10:	40012c00 	.word	0x40012c00
 8004e14:	40013400 	.word	0x40013400
 8004e18:	40000400 	.word	0x40000400
 8004e1c:	40000800 	.word	0x40000800
 8004e20:	40000c00 	.word	0x40000c00
 8004e24:	40014000 	.word	0x40014000

08004e28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e30:	bf00      	nop
 8004e32:	370c      	adds	r7, #12
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e44:	bf00      	nop
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr

08004e50 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b082      	sub	sp, #8
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d101      	bne.n	8004e76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e042      	b.n	8004efc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d106      	bne.n	8004e8e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f7fb ffed 	bl	8000e68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2224      	movs	r2, #36	@ 0x24
 8004e92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f022 0201 	bic.w	r2, r2, #1
 8004ea4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d002      	beq.n	8004eb4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f000 fbb2 	bl	8005618 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f000 f8b3 	bl	8005020 <UART_SetConfig>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d101      	bne.n	8004ec4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e01b      	b.n	8004efc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	685a      	ldr	r2, [r3, #4]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ed2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	689a      	ldr	r2, [r3, #8]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ee2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f042 0201 	orr.w	r2, r2, #1
 8004ef2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f000 fc31 	bl	800575c <UART_CheckIdleState>
 8004efa:	4603      	mov	r3, r0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3708      	adds	r7, #8
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b08a      	sub	sp, #40	@ 0x28
 8004f08:	af02      	add	r7, sp, #8
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	60b9      	str	r1, [r7, #8]
 8004f0e:	603b      	str	r3, [r7, #0]
 8004f10:	4613      	mov	r3, r2
 8004f12:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f1a:	2b20      	cmp	r3, #32
 8004f1c:	d17b      	bne.n	8005016 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d002      	beq.n	8004f2a <HAL_UART_Transmit+0x26>
 8004f24:	88fb      	ldrh	r3, [r7, #6]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d101      	bne.n	8004f2e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e074      	b.n	8005018 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2221      	movs	r2, #33	@ 0x21
 8004f3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f3e:	f7fc f905 	bl	800114c <HAL_GetTick>
 8004f42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	88fa      	ldrh	r2, [r7, #6]
 8004f48:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	88fa      	ldrh	r2, [r7, #6]
 8004f50:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f5c:	d108      	bne.n	8004f70 <HAL_UART_Transmit+0x6c>
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d104      	bne.n	8004f70 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f66:	2300      	movs	r3, #0
 8004f68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	61bb      	str	r3, [r7, #24]
 8004f6e:	e003      	b.n	8004f78 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f74:	2300      	movs	r3, #0
 8004f76:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f78:	e030      	b.n	8004fdc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	9300      	str	r3, [sp, #0]
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	2200      	movs	r2, #0
 8004f82:	2180      	movs	r1, #128	@ 0x80
 8004f84:	68f8      	ldr	r0, [r7, #12]
 8004f86:	f000 fc93 	bl	80058b0 <UART_WaitOnFlagUntilTimeout>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d005      	beq.n	8004f9c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2220      	movs	r2, #32
 8004f94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e03d      	b.n	8005018 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d10b      	bne.n	8004fba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004fa2:	69bb      	ldr	r3, [r7, #24]
 8004fa4:	881a      	ldrh	r2, [r3, #0]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fae:	b292      	uxth	r2, r2
 8004fb0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	3302      	adds	r3, #2
 8004fb6:	61bb      	str	r3, [r7, #24]
 8004fb8:	e007      	b.n	8004fca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004fba:	69fb      	ldr	r3, [r7, #28]
 8004fbc:	781a      	ldrb	r2, [r3, #0]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	b29a      	uxth	r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d1c8      	bne.n	8004f7a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	9300      	str	r3, [sp, #0]
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	2140      	movs	r1, #64	@ 0x40
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	f000 fc5c 	bl	80058b0 <UART_WaitOnFlagUntilTimeout>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d005      	beq.n	800500a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2220      	movs	r2, #32
 8005002:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e006      	b.n	8005018 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2220      	movs	r2, #32
 800500e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005012:	2300      	movs	r3, #0
 8005014:	e000      	b.n	8005018 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005016:	2302      	movs	r3, #2
  }
}
 8005018:	4618      	mov	r0, r3
 800501a:	3720      	adds	r7, #32
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}

08005020 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005020:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005024:	b08c      	sub	sp, #48	@ 0x30
 8005026:	af00      	add	r7, sp, #0
 8005028:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800502a:	2300      	movs	r3, #0
 800502c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	689a      	ldr	r2, [r3, #8]
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	431a      	orrs	r2, r3
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	431a      	orrs	r2, r3
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	69db      	ldr	r3, [r3, #28]
 8005044:	4313      	orrs	r3, r2
 8005046:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	4baa      	ldr	r3, [pc, #680]	@ (80052f8 <UART_SetConfig+0x2d8>)
 8005050:	4013      	ands	r3, r2
 8005052:	697a      	ldr	r2, [r7, #20]
 8005054:	6812      	ldr	r2, [r2, #0]
 8005056:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005058:	430b      	orrs	r3, r1
 800505a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	68da      	ldr	r2, [r3, #12]
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	430a      	orrs	r2, r1
 8005070:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	699b      	ldr	r3, [r3, #24]
 8005076:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a9f      	ldr	r2, [pc, #636]	@ (80052fc <UART_SetConfig+0x2dc>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d004      	beq.n	800508c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	6a1b      	ldr	r3, [r3, #32]
 8005086:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005088:	4313      	orrs	r3, r2
 800508a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005096:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800509a:	697a      	ldr	r2, [r7, #20]
 800509c:	6812      	ldr	r2, [r2, #0]
 800509e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050a0:	430b      	orrs	r3, r1
 80050a2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050aa:	f023 010f 	bic.w	r1, r3, #15
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	430a      	orrs	r2, r1
 80050b8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a90      	ldr	r2, [pc, #576]	@ (8005300 <UART_SetConfig+0x2e0>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d125      	bne.n	8005110 <UART_SetConfig+0xf0>
 80050c4:	4b8f      	ldr	r3, [pc, #572]	@ (8005304 <UART_SetConfig+0x2e4>)
 80050c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ca:	f003 0303 	and.w	r3, r3, #3
 80050ce:	2b03      	cmp	r3, #3
 80050d0:	d81a      	bhi.n	8005108 <UART_SetConfig+0xe8>
 80050d2:	a201      	add	r2, pc, #4	@ (adr r2, 80050d8 <UART_SetConfig+0xb8>)
 80050d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d8:	080050e9 	.word	0x080050e9
 80050dc:	080050f9 	.word	0x080050f9
 80050e0:	080050f1 	.word	0x080050f1
 80050e4:	08005101 	.word	0x08005101
 80050e8:	2301      	movs	r3, #1
 80050ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050ee:	e116      	b.n	800531e <UART_SetConfig+0x2fe>
 80050f0:	2302      	movs	r3, #2
 80050f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050f6:	e112      	b.n	800531e <UART_SetConfig+0x2fe>
 80050f8:	2304      	movs	r3, #4
 80050fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050fe:	e10e      	b.n	800531e <UART_SetConfig+0x2fe>
 8005100:	2308      	movs	r3, #8
 8005102:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005106:	e10a      	b.n	800531e <UART_SetConfig+0x2fe>
 8005108:	2310      	movs	r3, #16
 800510a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800510e:	e106      	b.n	800531e <UART_SetConfig+0x2fe>
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a7c      	ldr	r2, [pc, #496]	@ (8005308 <UART_SetConfig+0x2e8>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d138      	bne.n	800518c <UART_SetConfig+0x16c>
 800511a:	4b7a      	ldr	r3, [pc, #488]	@ (8005304 <UART_SetConfig+0x2e4>)
 800511c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005120:	f003 030c 	and.w	r3, r3, #12
 8005124:	2b0c      	cmp	r3, #12
 8005126:	d82d      	bhi.n	8005184 <UART_SetConfig+0x164>
 8005128:	a201      	add	r2, pc, #4	@ (adr r2, 8005130 <UART_SetConfig+0x110>)
 800512a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800512e:	bf00      	nop
 8005130:	08005165 	.word	0x08005165
 8005134:	08005185 	.word	0x08005185
 8005138:	08005185 	.word	0x08005185
 800513c:	08005185 	.word	0x08005185
 8005140:	08005175 	.word	0x08005175
 8005144:	08005185 	.word	0x08005185
 8005148:	08005185 	.word	0x08005185
 800514c:	08005185 	.word	0x08005185
 8005150:	0800516d 	.word	0x0800516d
 8005154:	08005185 	.word	0x08005185
 8005158:	08005185 	.word	0x08005185
 800515c:	08005185 	.word	0x08005185
 8005160:	0800517d 	.word	0x0800517d
 8005164:	2300      	movs	r3, #0
 8005166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800516a:	e0d8      	b.n	800531e <UART_SetConfig+0x2fe>
 800516c:	2302      	movs	r3, #2
 800516e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005172:	e0d4      	b.n	800531e <UART_SetConfig+0x2fe>
 8005174:	2304      	movs	r3, #4
 8005176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800517a:	e0d0      	b.n	800531e <UART_SetConfig+0x2fe>
 800517c:	2308      	movs	r3, #8
 800517e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005182:	e0cc      	b.n	800531e <UART_SetConfig+0x2fe>
 8005184:	2310      	movs	r3, #16
 8005186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800518a:	e0c8      	b.n	800531e <UART_SetConfig+0x2fe>
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a5e      	ldr	r2, [pc, #376]	@ (800530c <UART_SetConfig+0x2ec>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d125      	bne.n	80051e2 <UART_SetConfig+0x1c2>
 8005196:	4b5b      	ldr	r3, [pc, #364]	@ (8005304 <UART_SetConfig+0x2e4>)
 8005198:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800519c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80051a0:	2b30      	cmp	r3, #48	@ 0x30
 80051a2:	d016      	beq.n	80051d2 <UART_SetConfig+0x1b2>
 80051a4:	2b30      	cmp	r3, #48	@ 0x30
 80051a6:	d818      	bhi.n	80051da <UART_SetConfig+0x1ba>
 80051a8:	2b20      	cmp	r3, #32
 80051aa:	d00a      	beq.n	80051c2 <UART_SetConfig+0x1a2>
 80051ac:	2b20      	cmp	r3, #32
 80051ae:	d814      	bhi.n	80051da <UART_SetConfig+0x1ba>
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d002      	beq.n	80051ba <UART_SetConfig+0x19a>
 80051b4:	2b10      	cmp	r3, #16
 80051b6:	d008      	beq.n	80051ca <UART_SetConfig+0x1aa>
 80051b8:	e00f      	b.n	80051da <UART_SetConfig+0x1ba>
 80051ba:	2300      	movs	r3, #0
 80051bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051c0:	e0ad      	b.n	800531e <UART_SetConfig+0x2fe>
 80051c2:	2302      	movs	r3, #2
 80051c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051c8:	e0a9      	b.n	800531e <UART_SetConfig+0x2fe>
 80051ca:	2304      	movs	r3, #4
 80051cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051d0:	e0a5      	b.n	800531e <UART_SetConfig+0x2fe>
 80051d2:	2308      	movs	r3, #8
 80051d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051d8:	e0a1      	b.n	800531e <UART_SetConfig+0x2fe>
 80051da:	2310      	movs	r3, #16
 80051dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051e0:	e09d      	b.n	800531e <UART_SetConfig+0x2fe>
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a4a      	ldr	r2, [pc, #296]	@ (8005310 <UART_SetConfig+0x2f0>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d125      	bne.n	8005238 <UART_SetConfig+0x218>
 80051ec:	4b45      	ldr	r3, [pc, #276]	@ (8005304 <UART_SetConfig+0x2e4>)
 80051ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051f2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80051f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80051f8:	d016      	beq.n	8005228 <UART_SetConfig+0x208>
 80051fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80051fc:	d818      	bhi.n	8005230 <UART_SetConfig+0x210>
 80051fe:	2b80      	cmp	r3, #128	@ 0x80
 8005200:	d00a      	beq.n	8005218 <UART_SetConfig+0x1f8>
 8005202:	2b80      	cmp	r3, #128	@ 0x80
 8005204:	d814      	bhi.n	8005230 <UART_SetConfig+0x210>
 8005206:	2b00      	cmp	r3, #0
 8005208:	d002      	beq.n	8005210 <UART_SetConfig+0x1f0>
 800520a:	2b40      	cmp	r3, #64	@ 0x40
 800520c:	d008      	beq.n	8005220 <UART_SetConfig+0x200>
 800520e:	e00f      	b.n	8005230 <UART_SetConfig+0x210>
 8005210:	2300      	movs	r3, #0
 8005212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005216:	e082      	b.n	800531e <UART_SetConfig+0x2fe>
 8005218:	2302      	movs	r3, #2
 800521a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800521e:	e07e      	b.n	800531e <UART_SetConfig+0x2fe>
 8005220:	2304      	movs	r3, #4
 8005222:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005226:	e07a      	b.n	800531e <UART_SetConfig+0x2fe>
 8005228:	2308      	movs	r3, #8
 800522a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800522e:	e076      	b.n	800531e <UART_SetConfig+0x2fe>
 8005230:	2310      	movs	r3, #16
 8005232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005236:	e072      	b.n	800531e <UART_SetConfig+0x2fe>
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a35      	ldr	r2, [pc, #212]	@ (8005314 <UART_SetConfig+0x2f4>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d12a      	bne.n	8005298 <UART_SetConfig+0x278>
 8005242:	4b30      	ldr	r3, [pc, #192]	@ (8005304 <UART_SetConfig+0x2e4>)
 8005244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005248:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800524c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005250:	d01a      	beq.n	8005288 <UART_SetConfig+0x268>
 8005252:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005256:	d81b      	bhi.n	8005290 <UART_SetConfig+0x270>
 8005258:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800525c:	d00c      	beq.n	8005278 <UART_SetConfig+0x258>
 800525e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005262:	d815      	bhi.n	8005290 <UART_SetConfig+0x270>
 8005264:	2b00      	cmp	r3, #0
 8005266:	d003      	beq.n	8005270 <UART_SetConfig+0x250>
 8005268:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800526c:	d008      	beq.n	8005280 <UART_SetConfig+0x260>
 800526e:	e00f      	b.n	8005290 <UART_SetConfig+0x270>
 8005270:	2300      	movs	r3, #0
 8005272:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005276:	e052      	b.n	800531e <UART_SetConfig+0x2fe>
 8005278:	2302      	movs	r3, #2
 800527a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800527e:	e04e      	b.n	800531e <UART_SetConfig+0x2fe>
 8005280:	2304      	movs	r3, #4
 8005282:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005286:	e04a      	b.n	800531e <UART_SetConfig+0x2fe>
 8005288:	2308      	movs	r3, #8
 800528a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800528e:	e046      	b.n	800531e <UART_SetConfig+0x2fe>
 8005290:	2310      	movs	r3, #16
 8005292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005296:	e042      	b.n	800531e <UART_SetConfig+0x2fe>
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a17      	ldr	r2, [pc, #92]	@ (80052fc <UART_SetConfig+0x2dc>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d13a      	bne.n	8005318 <UART_SetConfig+0x2f8>
 80052a2:	4b18      	ldr	r3, [pc, #96]	@ (8005304 <UART_SetConfig+0x2e4>)
 80052a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80052ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80052b0:	d01a      	beq.n	80052e8 <UART_SetConfig+0x2c8>
 80052b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80052b6:	d81b      	bhi.n	80052f0 <UART_SetConfig+0x2d0>
 80052b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052bc:	d00c      	beq.n	80052d8 <UART_SetConfig+0x2b8>
 80052be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052c2:	d815      	bhi.n	80052f0 <UART_SetConfig+0x2d0>
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d003      	beq.n	80052d0 <UART_SetConfig+0x2b0>
 80052c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052cc:	d008      	beq.n	80052e0 <UART_SetConfig+0x2c0>
 80052ce:	e00f      	b.n	80052f0 <UART_SetConfig+0x2d0>
 80052d0:	2300      	movs	r3, #0
 80052d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052d6:	e022      	b.n	800531e <UART_SetConfig+0x2fe>
 80052d8:	2302      	movs	r3, #2
 80052da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052de:	e01e      	b.n	800531e <UART_SetConfig+0x2fe>
 80052e0:	2304      	movs	r3, #4
 80052e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052e6:	e01a      	b.n	800531e <UART_SetConfig+0x2fe>
 80052e8:	2308      	movs	r3, #8
 80052ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052ee:	e016      	b.n	800531e <UART_SetConfig+0x2fe>
 80052f0:	2310      	movs	r3, #16
 80052f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052f6:	e012      	b.n	800531e <UART_SetConfig+0x2fe>
 80052f8:	cfff69f3 	.word	0xcfff69f3
 80052fc:	40008000 	.word	0x40008000
 8005300:	40013800 	.word	0x40013800
 8005304:	40021000 	.word	0x40021000
 8005308:	40004400 	.word	0x40004400
 800530c:	40004800 	.word	0x40004800
 8005310:	40004c00 	.word	0x40004c00
 8005314:	40005000 	.word	0x40005000
 8005318:	2310      	movs	r3, #16
 800531a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4aae      	ldr	r2, [pc, #696]	@ (80055dc <UART_SetConfig+0x5bc>)
 8005324:	4293      	cmp	r3, r2
 8005326:	f040 8097 	bne.w	8005458 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800532a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800532e:	2b08      	cmp	r3, #8
 8005330:	d823      	bhi.n	800537a <UART_SetConfig+0x35a>
 8005332:	a201      	add	r2, pc, #4	@ (adr r2, 8005338 <UART_SetConfig+0x318>)
 8005334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005338:	0800535d 	.word	0x0800535d
 800533c:	0800537b 	.word	0x0800537b
 8005340:	08005365 	.word	0x08005365
 8005344:	0800537b 	.word	0x0800537b
 8005348:	0800536b 	.word	0x0800536b
 800534c:	0800537b 	.word	0x0800537b
 8005350:	0800537b 	.word	0x0800537b
 8005354:	0800537b 	.word	0x0800537b
 8005358:	08005373 	.word	0x08005373
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800535c:	f7fd f892 	bl	8002484 <HAL_RCC_GetPCLK1Freq>
 8005360:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005362:	e010      	b.n	8005386 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005364:	4b9e      	ldr	r3, [pc, #632]	@ (80055e0 <UART_SetConfig+0x5c0>)
 8005366:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005368:	e00d      	b.n	8005386 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800536a:	f7fc fff3 	bl	8002354 <HAL_RCC_GetSysClockFreq>
 800536e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005370:	e009      	b.n	8005386 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005372:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005376:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005378:	e005      	b.n	8005386 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800537a:	2300      	movs	r3, #0
 800537c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005384:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005388:	2b00      	cmp	r3, #0
 800538a:	f000 8130 	beq.w	80055ee <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005392:	4a94      	ldr	r2, [pc, #592]	@ (80055e4 <UART_SetConfig+0x5c4>)
 8005394:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005398:	461a      	mov	r2, r3
 800539a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800539c:	fbb3 f3f2 	udiv	r3, r3, r2
 80053a0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	685a      	ldr	r2, [r3, #4]
 80053a6:	4613      	mov	r3, r2
 80053a8:	005b      	lsls	r3, r3, #1
 80053aa:	4413      	add	r3, r2
 80053ac:	69ba      	ldr	r2, [r7, #24]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d305      	bcc.n	80053be <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80053b8:	69ba      	ldr	r2, [r7, #24]
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d903      	bls.n	80053c6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80053c4:	e113      	b.n	80055ee <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c8:	2200      	movs	r2, #0
 80053ca:	60bb      	str	r3, [r7, #8]
 80053cc:	60fa      	str	r2, [r7, #12]
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d2:	4a84      	ldr	r2, [pc, #528]	@ (80055e4 <UART_SetConfig+0x5c4>)
 80053d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80053d8:	b29b      	uxth	r3, r3
 80053da:	2200      	movs	r2, #0
 80053dc:	603b      	str	r3, [r7, #0]
 80053de:	607a      	str	r2, [r7, #4]
 80053e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053e4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80053e8:	f7fa ff62 	bl	80002b0 <__aeabi_uldivmod>
 80053ec:	4602      	mov	r2, r0
 80053ee:	460b      	mov	r3, r1
 80053f0:	4610      	mov	r0, r2
 80053f2:	4619      	mov	r1, r3
 80053f4:	f04f 0200 	mov.w	r2, #0
 80053f8:	f04f 0300 	mov.w	r3, #0
 80053fc:	020b      	lsls	r3, r1, #8
 80053fe:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005402:	0202      	lsls	r2, r0, #8
 8005404:	6979      	ldr	r1, [r7, #20]
 8005406:	6849      	ldr	r1, [r1, #4]
 8005408:	0849      	lsrs	r1, r1, #1
 800540a:	2000      	movs	r0, #0
 800540c:	460c      	mov	r4, r1
 800540e:	4605      	mov	r5, r0
 8005410:	eb12 0804 	adds.w	r8, r2, r4
 8005414:	eb43 0905 	adc.w	r9, r3, r5
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	469a      	mov	sl, r3
 8005420:	4693      	mov	fp, r2
 8005422:	4652      	mov	r2, sl
 8005424:	465b      	mov	r3, fp
 8005426:	4640      	mov	r0, r8
 8005428:	4649      	mov	r1, r9
 800542a:	f7fa ff41 	bl	80002b0 <__aeabi_uldivmod>
 800542e:	4602      	mov	r2, r0
 8005430:	460b      	mov	r3, r1
 8005432:	4613      	mov	r3, r2
 8005434:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005436:	6a3b      	ldr	r3, [r7, #32]
 8005438:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800543c:	d308      	bcc.n	8005450 <UART_SetConfig+0x430>
 800543e:	6a3b      	ldr	r3, [r7, #32]
 8005440:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005444:	d204      	bcs.n	8005450 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	6a3a      	ldr	r2, [r7, #32]
 800544c:	60da      	str	r2, [r3, #12]
 800544e:	e0ce      	b.n	80055ee <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005456:	e0ca      	b.n	80055ee <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	69db      	ldr	r3, [r3, #28]
 800545c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005460:	d166      	bne.n	8005530 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005462:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005466:	2b08      	cmp	r3, #8
 8005468:	d827      	bhi.n	80054ba <UART_SetConfig+0x49a>
 800546a:	a201      	add	r2, pc, #4	@ (adr r2, 8005470 <UART_SetConfig+0x450>)
 800546c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005470:	08005495 	.word	0x08005495
 8005474:	0800549d 	.word	0x0800549d
 8005478:	080054a5 	.word	0x080054a5
 800547c:	080054bb 	.word	0x080054bb
 8005480:	080054ab 	.word	0x080054ab
 8005484:	080054bb 	.word	0x080054bb
 8005488:	080054bb 	.word	0x080054bb
 800548c:	080054bb 	.word	0x080054bb
 8005490:	080054b3 	.word	0x080054b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005494:	f7fc fff6 	bl	8002484 <HAL_RCC_GetPCLK1Freq>
 8005498:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800549a:	e014      	b.n	80054c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800549c:	f7fd f808 	bl	80024b0 <HAL_RCC_GetPCLK2Freq>
 80054a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80054a2:	e010      	b.n	80054c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054a4:	4b4e      	ldr	r3, [pc, #312]	@ (80055e0 <UART_SetConfig+0x5c0>)
 80054a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80054a8:	e00d      	b.n	80054c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054aa:	f7fc ff53 	bl	8002354 <HAL_RCC_GetSysClockFreq>
 80054ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80054b0:	e009      	b.n	80054c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80054b8:	e005      	b.n	80054c6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80054ba:	2300      	movs	r3, #0
 80054bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80054c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80054c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f000 8090 	beq.w	80055ee <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d2:	4a44      	ldr	r2, [pc, #272]	@ (80055e4 <UART_SetConfig+0x5c4>)
 80054d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054d8:	461a      	mov	r2, r3
 80054da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80054e0:	005a      	lsls	r2, r3, #1
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	085b      	lsrs	r3, r3, #1
 80054e8:	441a      	add	r2, r3
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80054f2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054f4:	6a3b      	ldr	r3, [r7, #32]
 80054f6:	2b0f      	cmp	r3, #15
 80054f8:	d916      	bls.n	8005528 <UART_SetConfig+0x508>
 80054fa:	6a3b      	ldr	r3, [r7, #32]
 80054fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005500:	d212      	bcs.n	8005528 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005502:	6a3b      	ldr	r3, [r7, #32]
 8005504:	b29b      	uxth	r3, r3
 8005506:	f023 030f 	bic.w	r3, r3, #15
 800550a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800550c:	6a3b      	ldr	r3, [r7, #32]
 800550e:	085b      	lsrs	r3, r3, #1
 8005510:	b29b      	uxth	r3, r3
 8005512:	f003 0307 	and.w	r3, r3, #7
 8005516:	b29a      	uxth	r2, r3
 8005518:	8bfb      	ldrh	r3, [r7, #30]
 800551a:	4313      	orrs	r3, r2
 800551c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	8bfa      	ldrh	r2, [r7, #30]
 8005524:	60da      	str	r2, [r3, #12]
 8005526:	e062      	b.n	80055ee <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800552e:	e05e      	b.n	80055ee <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005530:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005534:	2b08      	cmp	r3, #8
 8005536:	d828      	bhi.n	800558a <UART_SetConfig+0x56a>
 8005538:	a201      	add	r2, pc, #4	@ (adr r2, 8005540 <UART_SetConfig+0x520>)
 800553a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800553e:	bf00      	nop
 8005540:	08005565 	.word	0x08005565
 8005544:	0800556d 	.word	0x0800556d
 8005548:	08005575 	.word	0x08005575
 800554c:	0800558b 	.word	0x0800558b
 8005550:	0800557b 	.word	0x0800557b
 8005554:	0800558b 	.word	0x0800558b
 8005558:	0800558b 	.word	0x0800558b
 800555c:	0800558b 	.word	0x0800558b
 8005560:	08005583 	.word	0x08005583
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005564:	f7fc ff8e 	bl	8002484 <HAL_RCC_GetPCLK1Freq>
 8005568:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800556a:	e014      	b.n	8005596 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800556c:	f7fc ffa0 	bl	80024b0 <HAL_RCC_GetPCLK2Freq>
 8005570:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005572:	e010      	b.n	8005596 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005574:	4b1a      	ldr	r3, [pc, #104]	@ (80055e0 <UART_SetConfig+0x5c0>)
 8005576:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005578:	e00d      	b.n	8005596 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800557a:	f7fc feeb 	bl	8002354 <HAL_RCC_GetSysClockFreq>
 800557e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005580:	e009      	b.n	8005596 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005582:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005586:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005588:	e005      	b.n	8005596 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800558a:	2300      	movs	r3, #0
 800558c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005594:	bf00      	nop
    }

    if (pclk != 0U)
 8005596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005598:	2b00      	cmp	r3, #0
 800559a:	d028      	beq.n	80055ee <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a0:	4a10      	ldr	r2, [pc, #64]	@ (80055e4 <UART_SetConfig+0x5c4>)
 80055a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055a6:	461a      	mov	r2, r3
 80055a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055aa:	fbb3 f2f2 	udiv	r2, r3, r2
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	085b      	lsrs	r3, r3, #1
 80055b4:	441a      	add	r2, r3
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80055be:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055c0:	6a3b      	ldr	r3, [r7, #32]
 80055c2:	2b0f      	cmp	r3, #15
 80055c4:	d910      	bls.n	80055e8 <UART_SetConfig+0x5c8>
 80055c6:	6a3b      	ldr	r3, [r7, #32]
 80055c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055cc:	d20c      	bcs.n	80055e8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80055ce:	6a3b      	ldr	r3, [r7, #32]
 80055d0:	b29a      	uxth	r2, r3
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	60da      	str	r2, [r3, #12]
 80055d8:	e009      	b.n	80055ee <UART_SetConfig+0x5ce>
 80055da:	bf00      	nop
 80055dc:	40008000 	.word	0x40008000
 80055e0:	00f42400 	.word	0x00f42400
 80055e4:	08006630 	.word	0x08006630
      }
      else
      {
        ret = HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	2201      	movs	r2, #1
 80055f2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	2201      	movs	r2, #1
 80055fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	2200      	movs	r2, #0
 8005602:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	2200      	movs	r2, #0
 8005608:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800560a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800560e:	4618      	mov	r0, r3
 8005610:	3730      	adds	r7, #48	@ 0x30
 8005612:	46bd      	mov	sp, r7
 8005614:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005618 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005624:	f003 0308 	and.w	r3, r3, #8
 8005628:	2b00      	cmp	r3, #0
 800562a:	d00a      	beq.n	8005642 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	430a      	orrs	r2, r1
 8005640:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00a      	beq.n	8005664 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	430a      	orrs	r2, r1
 8005662:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005668:	f003 0302 	and.w	r3, r3, #2
 800566c:	2b00      	cmp	r3, #0
 800566e:	d00a      	beq.n	8005686 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	430a      	orrs	r2, r1
 8005684:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800568a:	f003 0304 	and.w	r3, r3, #4
 800568e:	2b00      	cmp	r3, #0
 8005690:	d00a      	beq.n	80056a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	430a      	orrs	r2, r1
 80056a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ac:	f003 0310 	and.w	r3, r3, #16
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00a      	beq.n	80056ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	430a      	orrs	r2, r1
 80056c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ce:	f003 0320 	and.w	r3, r3, #32
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d00a      	beq.n	80056ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	430a      	orrs	r2, r1
 80056ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d01a      	beq.n	800572e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	430a      	orrs	r2, r1
 800570c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005712:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005716:	d10a      	bne.n	800572e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	430a      	orrs	r2, r1
 800572c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005736:	2b00      	cmp	r3, #0
 8005738:	d00a      	beq.n	8005750 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	430a      	orrs	r2, r1
 800574e:	605a      	str	r2, [r3, #4]
  }
}
 8005750:	bf00      	nop
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b098      	sub	sp, #96	@ 0x60
 8005760:	af02      	add	r7, sp, #8
 8005762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2200      	movs	r2, #0
 8005768:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800576c:	f7fb fcee 	bl	800114c <HAL_GetTick>
 8005770:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 0308 	and.w	r3, r3, #8
 800577c:	2b08      	cmp	r3, #8
 800577e:	d12f      	bne.n	80057e0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005780:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005784:	9300      	str	r3, [sp, #0]
 8005786:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005788:	2200      	movs	r2, #0
 800578a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f000 f88e 	bl	80058b0 <UART_WaitOnFlagUntilTimeout>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d022      	beq.n	80057e0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057a2:	e853 3f00 	ldrex	r3, [r3]
 80057a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80057a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	461a      	mov	r2, r3
 80057b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80057ba:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057c0:	e841 2300 	strex	r3, r2, [r1]
 80057c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d1e6      	bne.n	800579a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2220      	movs	r2, #32
 80057d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057dc:	2303      	movs	r3, #3
 80057de:	e063      	b.n	80058a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0304 	and.w	r3, r3, #4
 80057ea:	2b04      	cmp	r3, #4
 80057ec:	d149      	bne.n	8005882 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057ee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80057f2:	9300      	str	r3, [sp, #0]
 80057f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057f6:	2200      	movs	r2, #0
 80057f8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f000 f857 	bl	80058b0 <UART_WaitOnFlagUntilTimeout>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d03c      	beq.n	8005882 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800580e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005810:	e853 3f00 	ldrex	r3, [r3]
 8005814:	623b      	str	r3, [r7, #32]
   return(result);
 8005816:	6a3b      	ldr	r3, [r7, #32]
 8005818:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800581c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	461a      	mov	r2, r3
 8005824:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005826:	633b      	str	r3, [r7, #48]	@ 0x30
 8005828:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800582c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800582e:	e841 2300 	strex	r3, r2, [r1]
 8005832:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005836:	2b00      	cmp	r3, #0
 8005838:	d1e6      	bne.n	8005808 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	3308      	adds	r3, #8
 8005840:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	e853 3f00 	ldrex	r3, [r3]
 8005848:	60fb      	str	r3, [r7, #12]
   return(result);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f023 0301 	bic.w	r3, r3, #1
 8005850:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	3308      	adds	r3, #8
 8005858:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800585a:	61fa      	str	r2, [r7, #28]
 800585c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585e:	69b9      	ldr	r1, [r7, #24]
 8005860:	69fa      	ldr	r2, [r7, #28]
 8005862:	e841 2300 	strex	r3, r2, [r1]
 8005866:	617b      	str	r3, [r7, #20]
   return(result);
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d1e5      	bne.n	800583a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2220      	movs	r2, #32
 8005872:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e012      	b.n	80058a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2220      	movs	r2, #32
 8005886:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2220      	movs	r2, #32
 800588e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3758      	adds	r7, #88	@ 0x58
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	603b      	str	r3, [r7, #0]
 80058bc:	4613      	mov	r3, r2
 80058be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058c0:	e04f      	b.n	8005962 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058c8:	d04b      	beq.n	8005962 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058ca:	f7fb fc3f 	bl	800114c <HAL_GetTick>
 80058ce:	4602      	mov	r2, r0
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	1ad3      	subs	r3, r2, r3
 80058d4:	69ba      	ldr	r2, [r7, #24]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d302      	bcc.n	80058e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80058da:	69bb      	ldr	r3, [r7, #24]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d101      	bne.n	80058e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80058e0:	2303      	movs	r3, #3
 80058e2:	e04e      	b.n	8005982 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0304 	and.w	r3, r3, #4
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d037      	beq.n	8005962 <UART_WaitOnFlagUntilTimeout+0xb2>
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	2b80      	cmp	r3, #128	@ 0x80
 80058f6:	d034      	beq.n	8005962 <UART_WaitOnFlagUntilTimeout+0xb2>
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	2b40      	cmp	r3, #64	@ 0x40
 80058fc:	d031      	beq.n	8005962 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	69db      	ldr	r3, [r3, #28]
 8005904:	f003 0308 	and.w	r3, r3, #8
 8005908:	2b08      	cmp	r3, #8
 800590a:	d110      	bne.n	800592e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2208      	movs	r2, #8
 8005912:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005914:	68f8      	ldr	r0, [r7, #12]
 8005916:	f000 f838 	bl	800598a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2208      	movs	r2, #8
 800591e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2200      	movs	r2, #0
 8005926:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e029      	b.n	8005982 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	69db      	ldr	r3, [r3, #28]
 8005934:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005938:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800593c:	d111      	bne.n	8005962 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005946:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005948:	68f8      	ldr	r0, [r7, #12]
 800594a:	f000 f81e 	bl	800598a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2220      	movs	r2, #32
 8005952:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800595e:	2303      	movs	r3, #3
 8005960:	e00f      	b.n	8005982 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	69da      	ldr	r2, [r3, #28]
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	4013      	ands	r3, r2
 800596c:	68ba      	ldr	r2, [r7, #8]
 800596e:	429a      	cmp	r2, r3
 8005970:	bf0c      	ite	eq
 8005972:	2301      	moveq	r3, #1
 8005974:	2300      	movne	r3, #0
 8005976:	b2db      	uxtb	r3, r3
 8005978:	461a      	mov	r2, r3
 800597a:	79fb      	ldrb	r3, [r7, #7]
 800597c:	429a      	cmp	r2, r3
 800597e:	d0a0      	beq.n	80058c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3710      	adds	r7, #16
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}

0800598a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800598a:	b480      	push	{r7}
 800598c:	b095      	sub	sp, #84	@ 0x54
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800599a:	e853 3f00 	ldrex	r3, [r3]
 800599e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	461a      	mov	r2, r3
 80059ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80059b2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059b8:	e841 2300 	strex	r3, r2, [r1]
 80059bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d1e6      	bne.n	8005992 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	3308      	adds	r3, #8
 80059ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059cc:	6a3b      	ldr	r3, [r7, #32]
 80059ce:	e853 3f00 	ldrex	r3, [r3]
 80059d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059da:	f023 0301 	bic.w	r3, r3, #1
 80059de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	3308      	adds	r3, #8
 80059e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059f0:	e841 2300 	strex	r3, r2, [r1]
 80059f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d1e3      	bne.n	80059c4 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d118      	bne.n	8005a36 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	e853 3f00 	ldrex	r3, [r3]
 8005a10:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	f023 0310 	bic.w	r3, r3, #16
 8005a18:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	461a      	mov	r2, r3
 8005a20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a22:	61bb      	str	r3, [r7, #24]
 8005a24:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a26:	6979      	ldr	r1, [r7, #20]
 8005a28:	69ba      	ldr	r2, [r7, #24]
 8005a2a:	e841 2300 	strex	r3, r2, [r1]
 8005a2e:	613b      	str	r3, [r7, #16]
   return(result);
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1e6      	bne.n	8005a04 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2220      	movs	r2, #32
 8005a3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005a4a:	bf00      	nop
 8005a4c:	3754      	adds	r7, #84	@ 0x54
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005a56:	b480      	push	{r7}
 8005a58:	b085      	sub	sp, #20
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d101      	bne.n	8005a6c <HAL_UARTEx_DisableFifoMode+0x16>
 8005a68:	2302      	movs	r3, #2
 8005a6a:	e027      	b.n	8005abc <HAL_UARTEx_DisableFifoMode+0x66>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2224      	movs	r2, #36	@ 0x24
 8005a78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f022 0201 	bic.w	r2, r2, #1
 8005a92:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005a9a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2220      	movs	r2, #32
 8005aae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005aba:	2300      	movs	r3, #0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3714      	adds	r7, #20
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b084      	sub	sp, #16
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
 8005ad0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d101      	bne.n	8005ae0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005adc:	2302      	movs	r3, #2
 8005ade:	e02d      	b.n	8005b3c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2224      	movs	r2, #36	@ 0x24
 8005aec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f022 0201 	bic.w	r2, r2, #1
 8005b06:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	683a      	ldr	r2, [r7, #0]
 8005b18:	430a      	orrs	r2, r1
 8005b1a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 f84f 	bl	8005bc0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2220      	movs	r2, #32
 8005b2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3710      	adds	r7, #16
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b084      	sub	sp, #16
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d101      	bne.n	8005b5c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005b58:	2302      	movs	r3, #2
 8005b5a:	e02d      	b.n	8005bb8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2224      	movs	r2, #36	@ 0x24
 8005b68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f022 0201 	bic.w	r2, r2, #1
 8005b82:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	683a      	ldr	r2, [r7, #0]
 8005b94:	430a      	orrs	r2, r1
 8005b96:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f000 f811 	bl	8005bc0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68fa      	ldr	r2, [r7, #12]
 8005ba4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2220      	movs	r2, #32
 8005baa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005bb6:	2300      	movs	r3, #0
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3710      	adds	r7, #16
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}

08005bc0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b085      	sub	sp, #20
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d108      	bne.n	8005be2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005be0:	e031      	b.n	8005c46 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005be2:	2308      	movs	r3, #8
 8005be4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005be6:	2308      	movs	r3, #8
 8005be8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	0e5b      	lsrs	r3, r3, #25
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	f003 0307 	and.w	r3, r3, #7
 8005bf8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	0f5b      	lsrs	r3, r3, #29
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	f003 0307 	and.w	r3, r3, #7
 8005c08:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c0a:	7bbb      	ldrb	r3, [r7, #14]
 8005c0c:	7b3a      	ldrb	r2, [r7, #12]
 8005c0e:	4911      	ldr	r1, [pc, #68]	@ (8005c54 <UARTEx_SetNbDataToProcess+0x94>)
 8005c10:	5c8a      	ldrb	r2, [r1, r2]
 8005c12:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005c16:	7b3a      	ldrb	r2, [r7, #12]
 8005c18:	490f      	ldr	r1, [pc, #60]	@ (8005c58 <UARTEx_SetNbDataToProcess+0x98>)
 8005c1a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c1c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c20:	b29a      	uxth	r2, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c28:	7bfb      	ldrb	r3, [r7, #15]
 8005c2a:	7b7a      	ldrb	r2, [r7, #13]
 8005c2c:	4909      	ldr	r1, [pc, #36]	@ (8005c54 <UARTEx_SetNbDataToProcess+0x94>)
 8005c2e:	5c8a      	ldrb	r2, [r1, r2]
 8005c30:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005c34:	7b7a      	ldrb	r2, [r7, #13]
 8005c36:	4908      	ldr	r1, [pc, #32]	@ (8005c58 <UARTEx_SetNbDataToProcess+0x98>)
 8005c38:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c3a:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c3e:	b29a      	uxth	r2, r3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005c46:	bf00      	nop
 8005c48:	3714      	adds	r7, #20
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr
 8005c52:	bf00      	nop
 8005c54:	08006648 	.word	0x08006648
 8005c58:	08006650 	.word	0x08006650

08005c5c <siprintf>:
 8005c5c:	b40e      	push	{r1, r2, r3}
 8005c5e:	b510      	push	{r4, lr}
 8005c60:	b09d      	sub	sp, #116	@ 0x74
 8005c62:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005c64:	9002      	str	r0, [sp, #8]
 8005c66:	9006      	str	r0, [sp, #24]
 8005c68:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005c6c:	480a      	ldr	r0, [pc, #40]	@ (8005c98 <siprintf+0x3c>)
 8005c6e:	9107      	str	r1, [sp, #28]
 8005c70:	9104      	str	r1, [sp, #16]
 8005c72:	490a      	ldr	r1, [pc, #40]	@ (8005c9c <siprintf+0x40>)
 8005c74:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c78:	9105      	str	r1, [sp, #20]
 8005c7a:	2400      	movs	r4, #0
 8005c7c:	a902      	add	r1, sp, #8
 8005c7e:	6800      	ldr	r0, [r0, #0]
 8005c80:	9301      	str	r3, [sp, #4]
 8005c82:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005c84:	f000 f89c 	bl	8005dc0 <_svfiprintf_r>
 8005c88:	9b02      	ldr	r3, [sp, #8]
 8005c8a:	701c      	strb	r4, [r3, #0]
 8005c8c:	b01d      	add	sp, #116	@ 0x74
 8005c8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c92:	b003      	add	sp, #12
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	20000014 	.word	0x20000014
 8005c9c:	ffff0208 	.word	0xffff0208

08005ca0 <memset>:
 8005ca0:	4402      	add	r2, r0
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d100      	bne.n	8005caa <memset+0xa>
 8005ca8:	4770      	bx	lr
 8005caa:	f803 1b01 	strb.w	r1, [r3], #1
 8005cae:	e7f9      	b.n	8005ca4 <memset+0x4>

08005cb0 <__errno>:
 8005cb0:	4b01      	ldr	r3, [pc, #4]	@ (8005cb8 <__errno+0x8>)
 8005cb2:	6818      	ldr	r0, [r3, #0]
 8005cb4:	4770      	bx	lr
 8005cb6:	bf00      	nop
 8005cb8:	20000014 	.word	0x20000014

08005cbc <__libc_init_array>:
 8005cbc:	b570      	push	{r4, r5, r6, lr}
 8005cbe:	4d0d      	ldr	r5, [pc, #52]	@ (8005cf4 <__libc_init_array+0x38>)
 8005cc0:	4c0d      	ldr	r4, [pc, #52]	@ (8005cf8 <__libc_init_array+0x3c>)
 8005cc2:	1b64      	subs	r4, r4, r5
 8005cc4:	10a4      	asrs	r4, r4, #2
 8005cc6:	2600      	movs	r6, #0
 8005cc8:	42a6      	cmp	r6, r4
 8005cca:	d109      	bne.n	8005ce0 <__libc_init_array+0x24>
 8005ccc:	4d0b      	ldr	r5, [pc, #44]	@ (8005cfc <__libc_init_array+0x40>)
 8005cce:	4c0c      	ldr	r4, [pc, #48]	@ (8005d00 <__libc_init_array+0x44>)
 8005cd0:	f000 fc64 	bl	800659c <_init>
 8005cd4:	1b64      	subs	r4, r4, r5
 8005cd6:	10a4      	asrs	r4, r4, #2
 8005cd8:	2600      	movs	r6, #0
 8005cda:	42a6      	cmp	r6, r4
 8005cdc:	d105      	bne.n	8005cea <__libc_init_array+0x2e>
 8005cde:	bd70      	pop	{r4, r5, r6, pc}
 8005ce0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ce4:	4798      	blx	r3
 8005ce6:	3601      	adds	r6, #1
 8005ce8:	e7ee      	b.n	8005cc8 <__libc_init_array+0xc>
 8005cea:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cee:	4798      	blx	r3
 8005cf0:	3601      	adds	r6, #1
 8005cf2:	e7f2      	b.n	8005cda <__libc_init_array+0x1e>
 8005cf4:	08006694 	.word	0x08006694
 8005cf8:	08006694 	.word	0x08006694
 8005cfc:	08006694 	.word	0x08006694
 8005d00:	08006698 	.word	0x08006698

08005d04 <__retarget_lock_acquire_recursive>:
 8005d04:	4770      	bx	lr

08005d06 <__retarget_lock_release_recursive>:
 8005d06:	4770      	bx	lr

08005d08 <__ssputs_r>:
 8005d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d0c:	688e      	ldr	r6, [r1, #8]
 8005d0e:	461f      	mov	r7, r3
 8005d10:	42be      	cmp	r6, r7
 8005d12:	680b      	ldr	r3, [r1, #0]
 8005d14:	4682      	mov	sl, r0
 8005d16:	460c      	mov	r4, r1
 8005d18:	4690      	mov	r8, r2
 8005d1a:	d82d      	bhi.n	8005d78 <__ssputs_r+0x70>
 8005d1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d20:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005d24:	d026      	beq.n	8005d74 <__ssputs_r+0x6c>
 8005d26:	6965      	ldr	r5, [r4, #20]
 8005d28:	6909      	ldr	r1, [r1, #16]
 8005d2a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d2e:	eba3 0901 	sub.w	r9, r3, r1
 8005d32:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005d36:	1c7b      	adds	r3, r7, #1
 8005d38:	444b      	add	r3, r9
 8005d3a:	106d      	asrs	r5, r5, #1
 8005d3c:	429d      	cmp	r5, r3
 8005d3e:	bf38      	it	cc
 8005d40:	461d      	movcc	r5, r3
 8005d42:	0553      	lsls	r3, r2, #21
 8005d44:	d527      	bpl.n	8005d96 <__ssputs_r+0x8e>
 8005d46:	4629      	mov	r1, r5
 8005d48:	f000 f958 	bl	8005ffc <_malloc_r>
 8005d4c:	4606      	mov	r6, r0
 8005d4e:	b360      	cbz	r0, 8005daa <__ssputs_r+0xa2>
 8005d50:	6921      	ldr	r1, [r4, #16]
 8005d52:	464a      	mov	r2, r9
 8005d54:	f000 fbc2 	bl	80064dc <memcpy>
 8005d58:	89a3      	ldrh	r3, [r4, #12]
 8005d5a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005d5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d62:	81a3      	strh	r3, [r4, #12]
 8005d64:	6126      	str	r6, [r4, #16]
 8005d66:	6165      	str	r5, [r4, #20]
 8005d68:	444e      	add	r6, r9
 8005d6a:	eba5 0509 	sub.w	r5, r5, r9
 8005d6e:	6026      	str	r6, [r4, #0]
 8005d70:	60a5      	str	r5, [r4, #8]
 8005d72:	463e      	mov	r6, r7
 8005d74:	42be      	cmp	r6, r7
 8005d76:	d900      	bls.n	8005d7a <__ssputs_r+0x72>
 8005d78:	463e      	mov	r6, r7
 8005d7a:	6820      	ldr	r0, [r4, #0]
 8005d7c:	4632      	mov	r2, r6
 8005d7e:	4641      	mov	r1, r8
 8005d80:	f000 fb82 	bl	8006488 <memmove>
 8005d84:	68a3      	ldr	r3, [r4, #8]
 8005d86:	1b9b      	subs	r3, r3, r6
 8005d88:	60a3      	str	r3, [r4, #8]
 8005d8a:	6823      	ldr	r3, [r4, #0]
 8005d8c:	4433      	add	r3, r6
 8005d8e:	6023      	str	r3, [r4, #0]
 8005d90:	2000      	movs	r0, #0
 8005d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d96:	462a      	mov	r2, r5
 8005d98:	f000 fb48 	bl	800642c <_realloc_r>
 8005d9c:	4606      	mov	r6, r0
 8005d9e:	2800      	cmp	r0, #0
 8005da0:	d1e0      	bne.n	8005d64 <__ssputs_r+0x5c>
 8005da2:	6921      	ldr	r1, [r4, #16]
 8005da4:	4650      	mov	r0, sl
 8005da6:	f000 fba7 	bl	80064f8 <_free_r>
 8005daa:	230c      	movs	r3, #12
 8005dac:	f8ca 3000 	str.w	r3, [sl]
 8005db0:	89a3      	ldrh	r3, [r4, #12]
 8005db2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005db6:	81a3      	strh	r3, [r4, #12]
 8005db8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005dbc:	e7e9      	b.n	8005d92 <__ssputs_r+0x8a>
	...

08005dc0 <_svfiprintf_r>:
 8005dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc4:	4698      	mov	r8, r3
 8005dc6:	898b      	ldrh	r3, [r1, #12]
 8005dc8:	061b      	lsls	r3, r3, #24
 8005dca:	b09d      	sub	sp, #116	@ 0x74
 8005dcc:	4607      	mov	r7, r0
 8005dce:	460d      	mov	r5, r1
 8005dd0:	4614      	mov	r4, r2
 8005dd2:	d510      	bpl.n	8005df6 <_svfiprintf_r+0x36>
 8005dd4:	690b      	ldr	r3, [r1, #16]
 8005dd6:	b973      	cbnz	r3, 8005df6 <_svfiprintf_r+0x36>
 8005dd8:	2140      	movs	r1, #64	@ 0x40
 8005dda:	f000 f90f 	bl	8005ffc <_malloc_r>
 8005dde:	6028      	str	r0, [r5, #0]
 8005de0:	6128      	str	r0, [r5, #16]
 8005de2:	b930      	cbnz	r0, 8005df2 <_svfiprintf_r+0x32>
 8005de4:	230c      	movs	r3, #12
 8005de6:	603b      	str	r3, [r7, #0]
 8005de8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005dec:	b01d      	add	sp, #116	@ 0x74
 8005dee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005df2:	2340      	movs	r3, #64	@ 0x40
 8005df4:	616b      	str	r3, [r5, #20]
 8005df6:	2300      	movs	r3, #0
 8005df8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005dfa:	2320      	movs	r3, #32
 8005dfc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005e00:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e04:	2330      	movs	r3, #48	@ 0x30
 8005e06:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005fa4 <_svfiprintf_r+0x1e4>
 8005e0a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005e0e:	f04f 0901 	mov.w	r9, #1
 8005e12:	4623      	mov	r3, r4
 8005e14:	469a      	mov	sl, r3
 8005e16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e1a:	b10a      	cbz	r2, 8005e20 <_svfiprintf_r+0x60>
 8005e1c:	2a25      	cmp	r2, #37	@ 0x25
 8005e1e:	d1f9      	bne.n	8005e14 <_svfiprintf_r+0x54>
 8005e20:	ebba 0b04 	subs.w	fp, sl, r4
 8005e24:	d00b      	beq.n	8005e3e <_svfiprintf_r+0x7e>
 8005e26:	465b      	mov	r3, fp
 8005e28:	4622      	mov	r2, r4
 8005e2a:	4629      	mov	r1, r5
 8005e2c:	4638      	mov	r0, r7
 8005e2e:	f7ff ff6b 	bl	8005d08 <__ssputs_r>
 8005e32:	3001      	adds	r0, #1
 8005e34:	f000 80a7 	beq.w	8005f86 <_svfiprintf_r+0x1c6>
 8005e38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e3a:	445a      	add	r2, fp
 8005e3c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e3e:	f89a 3000 	ldrb.w	r3, [sl]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	f000 809f 	beq.w	8005f86 <_svfiprintf_r+0x1c6>
 8005e48:	2300      	movs	r3, #0
 8005e4a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005e4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e52:	f10a 0a01 	add.w	sl, sl, #1
 8005e56:	9304      	str	r3, [sp, #16]
 8005e58:	9307      	str	r3, [sp, #28]
 8005e5a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005e5e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005e60:	4654      	mov	r4, sl
 8005e62:	2205      	movs	r2, #5
 8005e64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e68:	484e      	ldr	r0, [pc, #312]	@ (8005fa4 <_svfiprintf_r+0x1e4>)
 8005e6a:	f7fa f9d1 	bl	8000210 <memchr>
 8005e6e:	9a04      	ldr	r2, [sp, #16]
 8005e70:	b9d8      	cbnz	r0, 8005eaa <_svfiprintf_r+0xea>
 8005e72:	06d0      	lsls	r0, r2, #27
 8005e74:	bf44      	itt	mi
 8005e76:	2320      	movmi	r3, #32
 8005e78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e7c:	0711      	lsls	r1, r2, #28
 8005e7e:	bf44      	itt	mi
 8005e80:	232b      	movmi	r3, #43	@ 0x2b
 8005e82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e86:	f89a 3000 	ldrb.w	r3, [sl]
 8005e8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e8c:	d015      	beq.n	8005eba <_svfiprintf_r+0xfa>
 8005e8e:	9a07      	ldr	r2, [sp, #28]
 8005e90:	4654      	mov	r4, sl
 8005e92:	2000      	movs	r0, #0
 8005e94:	f04f 0c0a 	mov.w	ip, #10
 8005e98:	4621      	mov	r1, r4
 8005e9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e9e:	3b30      	subs	r3, #48	@ 0x30
 8005ea0:	2b09      	cmp	r3, #9
 8005ea2:	d94b      	bls.n	8005f3c <_svfiprintf_r+0x17c>
 8005ea4:	b1b0      	cbz	r0, 8005ed4 <_svfiprintf_r+0x114>
 8005ea6:	9207      	str	r2, [sp, #28]
 8005ea8:	e014      	b.n	8005ed4 <_svfiprintf_r+0x114>
 8005eaa:	eba0 0308 	sub.w	r3, r0, r8
 8005eae:	fa09 f303 	lsl.w	r3, r9, r3
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	9304      	str	r3, [sp, #16]
 8005eb6:	46a2      	mov	sl, r4
 8005eb8:	e7d2      	b.n	8005e60 <_svfiprintf_r+0xa0>
 8005eba:	9b03      	ldr	r3, [sp, #12]
 8005ebc:	1d19      	adds	r1, r3, #4
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	9103      	str	r1, [sp, #12]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	bfbb      	ittet	lt
 8005ec6:	425b      	neglt	r3, r3
 8005ec8:	f042 0202 	orrlt.w	r2, r2, #2
 8005ecc:	9307      	strge	r3, [sp, #28]
 8005ece:	9307      	strlt	r3, [sp, #28]
 8005ed0:	bfb8      	it	lt
 8005ed2:	9204      	strlt	r2, [sp, #16]
 8005ed4:	7823      	ldrb	r3, [r4, #0]
 8005ed6:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ed8:	d10a      	bne.n	8005ef0 <_svfiprintf_r+0x130>
 8005eda:	7863      	ldrb	r3, [r4, #1]
 8005edc:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ede:	d132      	bne.n	8005f46 <_svfiprintf_r+0x186>
 8005ee0:	9b03      	ldr	r3, [sp, #12]
 8005ee2:	1d1a      	adds	r2, r3, #4
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	9203      	str	r2, [sp, #12]
 8005ee8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005eec:	3402      	adds	r4, #2
 8005eee:	9305      	str	r3, [sp, #20]
 8005ef0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005fb4 <_svfiprintf_r+0x1f4>
 8005ef4:	7821      	ldrb	r1, [r4, #0]
 8005ef6:	2203      	movs	r2, #3
 8005ef8:	4650      	mov	r0, sl
 8005efa:	f7fa f989 	bl	8000210 <memchr>
 8005efe:	b138      	cbz	r0, 8005f10 <_svfiprintf_r+0x150>
 8005f00:	9b04      	ldr	r3, [sp, #16]
 8005f02:	eba0 000a 	sub.w	r0, r0, sl
 8005f06:	2240      	movs	r2, #64	@ 0x40
 8005f08:	4082      	lsls	r2, r0
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	3401      	adds	r4, #1
 8005f0e:	9304      	str	r3, [sp, #16]
 8005f10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f14:	4824      	ldr	r0, [pc, #144]	@ (8005fa8 <_svfiprintf_r+0x1e8>)
 8005f16:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005f1a:	2206      	movs	r2, #6
 8005f1c:	f7fa f978 	bl	8000210 <memchr>
 8005f20:	2800      	cmp	r0, #0
 8005f22:	d036      	beq.n	8005f92 <_svfiprintf_r+0x1d2>
 8005f24:	4b21      	ldr	r3, [pc, #132]	@ (8005fac <_svfiprintf_r+0x1ec>)
 8005f26:	bb1b      	cbnz	r3, 8005f70 <_svfiprintf_r+0x1b0>
 8005f28:	9b03      	ldr	r3, [sp, #12]
 8005f2a:	3307      	adds	r3, #7
 8005f2c:	f023 0307 	bic.w	r3, r3, #7
 8005f30:	3308      	adds	r3, #8
 8005f32:	9303      	str	r3, [sp, #12]
 8005f34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f36:	4433      	add	r3, r6
 8005f38:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f3a:	e76a      	b.n	8005e12 <_svfiprintf_r+0x52>
 8005f3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f40:	460c      	mov	r4, r1
 8005f42:	2001      	movs	r0, #1
 8005f44:	e7a8      	b.n	8005e98 <_svfiprintf_r+0xd8>
 8005f46:	2300      	movs	r3, #0
 8005f48:	3401      	adds	r4, #1
 8005f4a:	9305      	str	r3, [sp, #20]
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	f04f 0c0a 	mov.w	ip, #10
 8005f52:	4620      	mov	r0, r4
 8005f54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f58:	3a30      	subs	r2, #48	@ 0x30
 8005f5a:	2a09      	cmp	r2, #9
 8005f5c:	d903      	bls.n	8005f66 <_svfiprintf_r+0x1a6>
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d0c6      	beq.n	8005ef0 <_svfiprintf_r+0x130>
 8005f62:	9105      	str	r1, [sp, #20]
 8005f64:	e7c4      	b.n	8005ef0 <_svfiprintf_r+0x130>
 8005f66:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f6a:	4604      	mov	r4, r0
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e7f0      	b.n	8005f52 <_svfiprintf_r+0x192>
 8005f70:	ab03      	add	r3, sp, #12
 8005f72:	9300      	str	r3, [sp, #0]
 8005f74:	462a      	mov	r2, r5
 8005f76:	4b0e      	ldr	r3, [pc, #56]	@ (8005fb0 <_svfiprintf_r+0x1f0>)
 8005f78:	a904      	add	r1, sp, #16
 8005f7a:	4638      	mov	r0, r7
 8005f7c:	f3af 8000 	nop.w
 8005f80:	1c42      	adds	r2, r0, #1
 8005f82:	4606      	mov	r6, r0
 8005f84:	d1d6      	bne.n	8005f34 <_svfiprintf_r+0x174>
 8005f86:	89ab      	ldrh	r3, [r5, #12]
 8005f88:	065b      	lsls	r3, r3, #25
 8005f8a:	f53f af2d 	bmi.w	8005de8 <_svfiprintf_r+0x28>
 8005f8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f90:	e72c      	b.n	8005dec <_svfiprintf_r+0x2c>
 8005f92:	ab03      	add	r3, sp, #12
 8005f94:	9300      	str	r3, [sp, #0]
 8005f96:	462a      	mov	r2, r5
 8005f98:	4b05      	ldr	r3, [pc, #20]	@ (8005fb0 <_svfiprintf_r+0x1f0>)
 8005f9a:	a904      	add	r1, sp, #16
 8005f9c:	4638      	mov	r0, r7
 8005f9e:	f000 f91b 	bl	80061d8 <_printf_i>
 8005fa2:	e7ed      	b.n	8005f80 <_svfiprintf_r+0x1c0>
 8005fa4:	08006658 	.word	0x08006658
 8005fa8:	08006662 	.word	0x08006662
 8005fac:	00000000 	.word	0x00000000
 8005fb0:	08005d09 	.word	0x08005d09
 8005fb4:	0800665e 	.word	0x0800665e

08005fb8 <sbrk_aligned>:
 8005fb8:	b570      	push	{r4, r5, r6, lr}
 8005fba:	4e0f      	ldr	r6, [pc, #60]	@ (8005ff8 <sbrk_aligned+0x40>)
 8005fbc:	460c      	mov	r4, r1
 8005fbe:	6831      	ldr	r1, [r6, #0]
 8005fc0:	4605      	mov	r5, r0
 8005fc2:	b911      	cbnz	r1, 8005fca <sbrk_aligned+0x12>
 8005fc4:	f000 fa7a 	bl	80064bc <_sbrk_r>
 8005fc8:	6030      	str	r0, [r6, #0]
 8005fca:	4621      	mov	r1, r4
 8005fcc:	4628      	mov	r0, r5
 8005fce:	f000 fa75 	bl	80064bc <_sbrk_r>
 8005fd2:	1c43      	adds	r3, r0, #1
 8005fd4:	d103      	bne.n	8005fde <sbrk_aligned+0x26>
 8005fd6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005fda:	4620      	mov	r0, r4
 8005fdc:	bd70      	pop	{r4, r5, r6, pc}
 8005fde:	1cc4      	adds	r4, r0, #3
 8005fe0:	f024 0403 	bic.w	r4, r4, #3
 8005fe4:	42a0      	cmp	r0, r4
 8005fe6:	d0f8      	beq.n	8005fda <sbrk_aligned+0x22>
 8005fe8:	1a21      	subs	r1, r4, r0
 8005fea:	4628      	mov	r0, r5
 8005fec:	f000 fa66 	bl	80064bc <_sbrk_r>
 8005ff0:	3001      	adds	r0, #1
 8005ff2:	d1f2      	bne.n	8005fda <sbrk_aligned+0x22>
 8005ff4:	e7ef      	b.n	8005fd6 <sbrk_aligned+0x1e>
 8005ff6:	bf00      	nop
 8005ff8:	20000338 	.word	0x20000338

08005ffc <_malloc_r>:
 8005ffc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006000:	1ccd      	adds	r5, r1, #3
 8006002:	f025 0503 	bic.w	r5, r5, #3
 8006006:	3508      	adds	r5, #8
 8006008:	2d0c      	cmp	r5, #12
 800600a:	bf38      	it	cc
 800600c:	250c      	movcc	r5, #12
 800600e:	2d00      	cmp	r5, #0
 8006010:	4606      	mov	r6, r0
 8006012:	db01      	blt.n	8006018 <_malloc_r+0x1c>
 8006014:	42a9      	cmp	r1, r5
 8006016:	d904      	bls.n	8006022 <_malloc_r+0x26>
 8006018:	230c      	movs	r3, #12
 800601a:	6033      	str	r3, [r6, #0]
 800601c:	2000      	movs	r0, #0
 800601e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006022:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80060f8 <_malloc_r+0xfc>
 8006026:	f000 f9f5 	bl	8006414 <__malloc_lock>
 800602a:	f8d8 3000 	ldr.w	r3, [r8]
 800602e:	461c      	mov	r4, r3
 8006030:	bb44      	cbnz	r4, 8006084 <_malloc_r+0x88>
 8006032:	4629      	mov	r1, r5
 8006034:	4630      	mov	r0, r6
 8006036:	f7ff ffbf 	bl	8005fb8 <sbrk_aligned>
 800603a:	1c43      	adds	r3, r0, #1
 800603c:	4604      	mov	r4, r0
 800603e:	d158      	bne.n	80060f2 <_malloc_r+0xf6>
 8006040:	f8d8 4000 	ldr.w	r4, [r8]
 8006044:	4627      	mov	r7, r4
 8006046:	2f00      	cmp	r7, #0
 8006048:	d143      	bne.n	80060d2 <_malloc_r+0xd6>
 800604a:	2c00      	cmp	r4, #0
 800604c:	d04b      	beq.n	80060e6 <_malloc_r+0xea>
 800604e:	6823      	ldr	r3, [r4, #0]
 8006050:	4639      	mov	r1, r7
 8006052:	4630      	mov	r0, r6
 8006054:	eb04 0903 	add.w	r9, r4, r3
 8006058:	f000 fa30 	bl	80064bc <_sbrk_r>
 800605c:	4581      	cmp	r9, r0
 800605e:	d142      	bne.n	80060e6 <_malloc_r+0xea>
 8006060:	6821      	ldr	r1, [r4, #0]
 8006062:	1a6d      	subs	r5, r5, r1
 8006064:	4629      	mov	r1, r5
 8006066:	4630      	mov	r0, r6
 8006068:	f7ff ffa6 	bl	8005fb8 <sbrk_aligned>
 800606c:	3001      	adds	r0, #1
 800606e:	d03a      	beq.n	80060e6 <_malloc_r+0xea>
 8006070:	6823      	ldr	r3, [r4, #0]
 8006072:	442b      	add	r3, r5
 8006074:	6023      	str	r3, [r4, #0]
 8006076:	f8d8 3000 	ldr.w	r3, [r8]
 800607a:	685a      	ldr	r2, [r3, #4]
 800607c:	bb62      	cbnz	r2, 80060d8 <_malloc_r+0xdc>
 800607e:	f8c8 7000 	str.w	r7, [r8]
 8006082:	e00f      	b.n	80060a4 <_malloc_r+0xa8>
 8006084:	6822      	ldr	r2, [r4, #0]
 8006086:	1b52      	subs	r2, r2, r5
 8006088:	d420      	bmi.n	80060cc <_malloc_r+0xd0>
 800608a:	2a0b      	cmp	r2, #11
 800608c:	d917      	bls.n	80060be <_malloc_r+0xc2>
 800608e:	1961      	adds	r1, r4, r5
 8006090:	42a3      	cmp	r3, r4
 8006092:	6025      	str	r5, [r4, #0]
 8006094:	bf18      	it	ne
 8006096:	6059      	strne	r1, [r3, #4]
 8006098:	6863      	ldr	r3, [r4, #4]
 800609a:	bf08      	it	eq
 800609c:	f8c8 1000 	streq.w	r1, [r8]
 80060a0:	5162      	str	r2, [r4, r5]
 80060a2:	604b      	str	r3, [r1, #4]
 80060a4:	4630      	mov	r0, r6
 80060a6:	f000 f9bb 	bl	8006420 <__malloc_unlock>
 80060aa:	f104 000b 	add.w	r0, r4, #11
 80060ae:	1d23      	adds	r3, r4, #4
 80060b0:	f020 0007 	bic.w	r0, r0, #7
 80060b4:	1ac2      	subs	r2, r0, r3
 80060b6:	bf1c      	itt	ne
 80060b8:	1a1b      	subne	r3, r3, r0
 80060ba:	50a3      	strne	r3, [r4, r2]
 80060bc:	e7af      	b.n	800601e <_malloc_r+0x22>
 80060be:	6862      	ldr	r2, [r4, #4]
 80060c0:	42a3      	cmp	r3, r4
 80060c2:	bf0c      	ite	eq
 80060c4:	f8c8 2000 	streq.w	r2, [r8]
 80060c8:	605a      	strne	r2, [r3, #4]
 80060ca:	e7eb      	b.n	80060a4 <_malloc_r+0xa8>
 80060cc:	4623      	mov	r3, r4
 80060ce:	6864      	ldr	r4, [r4, #4]
 80060d0:	e7ae      	b.n	8006030 <_malloc_r+0x34>
 80060d2:	463c      	mov	r4, r7
 80060d4:	687f      	ldr	r7, [r7, #4]
 80060d6:	e7b6      	b.n	8006046 <_malloc_r+0x4a>
 80060d8:	461a      	mov	r2, r3
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	42a3      	cmp	r3, r4
 80060de:	d1fb      	bne.n	80060d8 <_malloc_r+0xdc>
 80060e0:	2300      	movs	r3, #0
 80060e2:	6053      	str	r3, [r2, #4]
 80060e4:	e7de      	b.n	80060a4 <_malloc_r+0xa8>
 80060e6:	230c      	movs	r3, #12
 80060e8:	6033      	str	r3, [r6, #0]
 80060ea:	4630      	mov	r0, r6
 80060ec:	f000 f998 	bl	8006420 <__malloc_unlock>
 80060f0:	e794      	b.n	800601c <_malloc_r+0x20>
 80060f2:	6005      	str	r5, [r0, #0]
 80060f4:	e7d6      	b.n	80060a4 <_malloc_r+0xa8>
 80060f6:	bf00      	nop
 80060f8:	2000033c 	.word	0x2000033c

080060fc <_printf_common>:
 80060fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006100:	4616      	mov	r6, r2
 8006102:	4698      	mov	r8, r3
 8006104:	688a      	ldr	r2, [r1, #8]
 8006106:	690b      	ldr	r3, [r1, #16]
 8006108:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800610c:	4293      	cmp	r3, r2
 800610e:	bfb8      	it	lt
 8006110:	4613      	movlt	r3, r2
 8006112:	6033      	str	r3, [r6, #0]
 8006114:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006118:	4607      	mov	r7, r0
 800611a:	460c      	mov	r4, r1
 800611c:	b10a      	cbz	r2, 8006122 <_printf_common+0x26>
 800611e:	3301      	adds	r3, #1
 8006120:	6033      	str	r3, [r6, #0]
 8006122:	6823      	ldr	r3, [r4, #0]
 8006124:	0699      	lsls	r1, r3, #26
 8006126:	bf42      	ittt	mi
 8006128:	6833      	ldrmi	r3, [r6, #0]
 800612a:	3302      	addmi	r3, #2
 800612c:	6033      	strmi	r3, [r6, #0]
 800612e:	6825      	ldr	r5, [r4, #0]
 8006130:	f015 0506 	ands.w	r5, r5, #6
 8006134:	d106      	bne.n	8006144 <_printf_common+0x48>
 8006136:	f104 0a19 	add.w	sl, r4, #25
 800613a:	68e3      	ldr	r3, [r4, #12]
 800613c:	6832      	ldr	r2, [r6, #0]
 800613e:	1a9b      	subs	r3, r3, r2
 8006140:	42ab      	cmp	r3, r5
 8006142:	dc26      	bgt.n	8006192 <_printf_common+0x96>
 8006144:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006148:	6822      	ldr	r2, [r4, #0]
 800614a:	3b00      	subs	r3, #0
 800614c:	bf18      	it	ne
 800614e:	2301      	movne	r3, #1
 8006150:	0692      	lsls	r2, r2, #26
 8006152:	d42b      	bmi.n	80061ac <_printf_common+0xb0>
 8006154:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006158:	4641      	mov	r1, r8
 800615a:	4638      	mov	r0, r7
 800615c:	47c8      	blx	r9
 800615e:	3001      	adds	r0, #1
 8006160:	d01e      	beq.n	80061a0 <_printf_common+0xa4>
 8006162:	6823      	ldr	r3, [r4, #0]
 8006164:	6922      	ldr	r2, [r4, #16]
 8006166:	f003 0306 	and.w	r3, r3, #6
 800616a:	2b04      	cmp	r3, #4
 800616c:	bf02      	ittt	eq
 800616e:	68e5      	ldreq	r5, [r4, #12]
 8006170:	6833      	ldreq	r3, [r6, #0]
 8006172:	1aed      	subeq	r5, r5, r3
 8006174:	68a3      	ldr	r3, [r4, #8]
 8006176:	bf0c      	ite	eq
 8006178:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800617c:	2500      	movne	r5, #0
 800617e:	4293      	cmp	r3, r2
 8006180:	bfc4      	itt	gt
 8006182:	1a9b      	subgt	r3, r3, r2
 8006184:	18ed      	addgt	r5, r5, r3
 8006186:	2600      	movs	r6, #0
 8006188:	341a      	adds	r4, #26
 800618a:	42b5      	cmp	r5, r6
 800618c:	d11a      	bne.n	80061c4 <_printf_common+0xc8>
 800618e:	2000      	movs	r0, #0
 8006190:	e008      	b.n	80061a4 <_printf_common+0xa8>
 8006192:	2301      	movs	r3, #1
 8006194:	4652      	mov	r2, sl
 8006196:	4641      	mov	r1, r8
 8006198:	4638      	mov	r0, r7
 800619a:	47c8      	blx	r9
 800619c:	3001      	adds	r0, #1
 800619e:	d103      	bne.n	80061a8 <_printf_common+0xac>
 80061a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80061a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061a8:	3501      	adds	r5, #1
 80061aa:	e7c6      	b.n	800613a <_printf_common+0x3e>
 80061ac:	18e1      	adds	r1, r4, r3
 80061ae:	1c5a      	adds	r2, r3, #1
 80061b0:	2030      	movs	r0, #48	@ 0x30
 80061b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80061b6:	4422      	add	r2, r4
 80061b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80061bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80061c0:	3302      	adds	r3, #2
 80061c2:	e7c7      	b.n	8006154 <_printf_common+0x58>
 80061c4:	2301      	movs	r3, #1
 80061c6:	4622      	mov	r2, r4
 80061c8:	4641      	mov	r1, r8
 80061ca:	4638      	mov	r0, r7
 80061cc:	47c8      	blx	r9
 80061ce:	3001      	adds	r0, #1
 80061d0:	d0e6      	beq.n	80061a0 <_printf_common+0xa4>
 80061d2:	3601      	adds	r6, #1
 80061d4:	e7d9      	b.n	800618a <_printf_common+0x8e>
	...

080061d8 <_printf_i>:
 80061d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061dc:	7e0f      	ldrb	r7, [r1, #24]
 80061de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80061e0:	2f78      	cmp	r7, #120	@ 0x78
 80061e2:	4691      	mov	r9, r2
 80061e4:	4680      	mov	r8, r0
 80061e6:	460c      	mov	r4, r1
 80061e8:	469a      	mov	sl, r3
 80061ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80061ee:	d807      	bhi.n	8006200 <_printf_i+0x28>
 80061f0:	2f62      	cmp	r7, #98	@ 0x62
 80061f2:	d80a      	bhi.n	800620a <_printf_i+0x32>
 80061f4:	2f00      	cmp	r7, #0
 80061f6:	f000 80d1 	beq.w	800639c <_printf_i+0x1c4>
 80061fa:	2f58      	cmp	r7, #88	@ 0x58
 80061fc:	f000 80b8 	beq.w	8006370 <_printf_i+0x198>
 8006200:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006204:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006208:	e03a      	b.n	8006280 <_printf_i+0xa8>
 800620a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800620e:	2b15      	cmp	r3, #21
 8006210:	d8f6      	bhi.n	8006200 <_printf_i+0x28>
 8006212:	a101      	add	r1, pc, #4	@ (adr r1, 8006218 <_printf_i+0x40>)
 8006214:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006218:	08006271 	.word	0x08006271
 800621c:	08006285 	.word	0x08006285
 8006220:	08006201 	.word	0x08006201
 8006224:	08006201 	.word	0x08006201
 8006228:	08006201 	.word	0x08006201
 800622c:	08006201 	.word	0x08006201
 8006230:	08006285 	.word	0x08006285
 8006234:	08006201 	.word	0x08006201
 8006238:	08006201 	.word	0x08006201
 800623c:	08006201 	.word	0x08006201
 8006240:	08006201 	.word	0x08006201
 8006244:	08006383 	.word	0x08006383
 8006248:	080062af 	.word	0x080062af
 800624c:	0800633d 	.word	0x0800633d
 8006250:	08006201 	.word	0x08006201
 8006254:	08006201 	.word	0x08006201
 8006258:	080063a5 	.word	0x080063a5
 800625c:	08006201 	.word	0x08006201
 8006260:	080062af 	.word	0x080062af
 8006264:	08006201 	.word	0x08006201
 8006268:	08006201 	.word	0x08006201
 800626c:	08006345 	.word	0x08006345
 8006270:	6833      	ldr	r3, [r6, #0]
 8006272:	1d1a      	adds	r2, r3, #4
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	6032      	str	r2, [r6, #0]
 8006278:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800627c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006280:	2301      	movs	r3, #1
 8006282:	e09c      	b.n	80063be <_printf_i+0x1e6>
 8006284:	6833      	ldr	r3, [r6, #0]
 8006286:	6820      	ldr	r0, [r4, #0]
 8006288:	1d19      	adds	r1, r3, #4
 800628a:	6031      	str	r1, [r6, #0]
 800628c:	0606      	lsls	r6, r0, #24
 800628e:	d501      	bpl.n	8006294 <_printf_i+0xbc>
 8006290:	681d      	ldr	r5, [r3, #0]
 8006292:	e003      	b.n	800629c <_printf_i+0xc4>
 8006294:	0645      	lsls	r5, r0, #25
 8006296:	d5fb      	bpl.n	8006290 <_printf_i+0xb8>
 8006298:	f9b3 5000 	ldrsh.w	r5, [r3]
 800629c:	2d00      	cmp	r5, #0
 800629e:	da03      	bge.n	80062a8 <_printf_i+0xd0>
 80062a0:	232d      	movs	r3, #45	@ 0x2d
 80062a2:	426d      	negs	r5, r5
 80062a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062a8:	4858      	ldr	r0, [pc, #352]	@ (800640c <_printf_i+0x234>)
 80062aa:	230a      	movs	r3, #10
 80062ac:	e011      	b.n	80062d2 <_printf_i+0xfa>
 80062ae:	6821      	ldr	r1, [r4, #0]
 80062b0:	6833      	ldr	r3, [r6, #0]
 80062b2:	0608      	lsls	r0, r1, #24
 80062b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80062b8:	d402      	bmi.n	80062c0 <_printf_i+0xe8>
 80062ba:	0649      	lsls	r1, r1, #25
 80062bc:	bf48      	it	mi
 80062be:	b2ad      	uxthmi	r5, r5
 80062c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80062c2:	4852      	ldr	r0, [pc, #328]	@ (800640c <_printf_i+0x234>)
 80062c4:	6033      	str	r3, [r6, #0]
 80062c6:	bf14      	ite	ne
 80062c8:	230a      	movne	r3, #10
 80062ca:	2308      	moveq	r3, #8
 80062cc:	2100      	movs	r1, #0
 80062ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80062d2:	6866      	ldr	r6, [r4, #4]
 80062d4:	60a6      	str	r6, [r4, #8]
 80062d6:	2e00      	cmp	r6, #0
 80062d8:	db05      	blt.n	80062e6 <_printf_i+0x10e>
 80062da:	6821      	ldr	r1, [r4, #0]
 80062dc:	432e      	orrs	r6, r5
 80062de:	f021 0104 	bic.w	r1, r1, #4
 80062e2:	6021      	str	r1, [r4, #0]
 80062e4:	d04b      	beq.n	800637e <_printf_i+0x1a6>
 80062e6:	4616      	mov	r6, r2
 80062e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80062ec:	fb03 5711 	mls	r7, r3, r1, r5
 80062f0:	5dc7      	ldrb	r7, [r0, r7]
 80062f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80062f6:	462f      	mov	r7, r5
 80062f8:	42bb      	cmp	r3, r7
 80062fa:	460d      	mov	r5, r1
 80062fc:	d9f4      	bls.n	80062e8 <_printf_i+0x110>
 80062fe:	2b08      	cmp	r3, #8
 8006300:	d10b      	bne.n	800631a <_printf_i+0x142>
 8006302:	6823      	ldr	r3, [r4, #0]
 8006304:	07df      	lsls	r7, r3, #31
 8006306:	d508      	bpl.n	800631a <_printf_i+0x142>
 8006308:	6923      	ldr	r3, [r4, #16]
 800630a:	6861      	ldr	r1, [r4, #4]
 800630c:	4299      	cmp	r1, r3
 800630e:	bfde      	ittt	le
 8006310:	2330      	movle	r3, #48	@ 0x30
 8006312:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006316:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800631a:	1b92      	subs	r2, r2, r6
 800631c:	6122      	str	r2, [r4, #16]
 800631e:	f8cd a000 	str.w	sl, [sp]
 8006322:	464b      	mov	r3, r9
 8006324:	aa03      	add	r2, sp, #12
 8006326:	4621      	mov	r1, r4
 8006328:	4640      	mov	r0, r8
 800632a:	f7ff fee7 	bl	80060fc <_printf_common>
 800632e:	3001      	adds	r0, #1
 8006330:	d14a      	bne.n	80063c8 <_printf_i+0x1f0>
 8006332:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006336:	b004      	add	sp, #16
 8006338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	f043 0320 	orr.w	r3, r3, #32
 8006342:	6023      	str	r3, [r4, #0]
 8006344:	4832      	ldr	r0, [pc, #200]	@ (8006410 <_printf_i+0x238>)
 8006346:	2778      	movs	r7, #120	@ 0x78
 8006348:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800634c:	6823      	ldr	r3, [r4, #0]
 800634e:	6831      	ldr	r1, [r6, #0]
 8006350:	061f      	lsls	r7, r3, #24
 8006352:	f851 5b04 	ldr.w	r5, [r1], #4
 8006356:	d402      	bmi.n	800635e <_printf_i+0x186>
 8006358:	065f      	lsls	r7, r3, #25
 800635a:	bf48      	it	mi
 800635c:	b2ad      	uxthmi	r5, r5
 800635e:	6031      	str	r1, [r6, #0]
 8006360:	07d9      	lsls	r1, r3, #31
 8006362:	bf44      	itt	mi
 8006364:	f043 0320 	orrmi.w	r3, r3, #32
 8006368:	6023      	strmi	r3, [r4, #0]
 800636a:	b11d      	cbz	r5, 8006374 <_printf_i+0x19c>
 800636c:	2310      	movs	r3, #16
 800636e:	e7ad      	b.n	80062cc <_printf_i+0xf4>
 8006370:	4826      	ldr	r0, [pc, #152]	@ (800640c <_printf_i+0x234>)
 8006372:	e7e9      	b.n	8006348 <_printf_i+0x170>
 8006374:	6823      	ldr	r3, [r4, #0]
 8006376:	f023 0320 	bic.w	r3, r3, #32
 800637a:	6023      	str	r3, [r4, #0]
 800637c:	e7f6      	b.n	800636c <_printf_i+0x194>
 800637e:	4616      	mov	r6, r2
 8006380:	e7bd      	b.n	80062fe <_printf_i+0x126>
 8006382:	6833      	ldr	r3, [r6, #0]
 8006384:	6825      	ldr	r5, [r4, #0]
 8006386:	6961      	ldr	r1, [r4, #20]
 8006388:	1d18      	adds	r0, r3, #4
 800638a:	6030      	str	r0, [r6, #0]
 800638c:	062e      	lsls	r6, r5, #24
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	d501      	bpl.n	8006396 <_printf_i+0x1be>
 8006392:	6019      	str	r1, [r3, #0]
 8006394:	e002      	b.n	800639c <_printf_i+0x1c4>
 8006396:	0668      	lsls	r0, r5, #25
 8006398:	d5fb      	bpl.n	8006392 <_printf_i+0x1ba>
 800639a:	8019      	strh	r1, [r3, #0]
 800639c:	2300      	movs	r3, #0
 800639e:	6123      	str	r3, [r4, #16]
 80063a0:	4616      	mov	r6, r2
 80063a2:	e7bc      	b.n	800631e <_printf_i+0x146>
 80063a4:	6833      	ldr	r3, [r6, #0]
 80063a6:	1d1a      	adds	r2, r3, #4
 80063a8:	6032      	str	r2, [r6, #0]
 80063aa:	681e      	ldr	r6, [r3, #0]
 80063ac:	6862      	ldr	r2, [r4, #4]
 80063ae:	2100      	movs	r1, #0
 80063b0:	4630      	mov	r0, r6
 80063b2:	f7f9 ff2d 	bl	8000210 <memchr>
 80063b6:	b108      	cbz	r0, 80063bc <_printf_i+0x1e4>
 80063b8:	1b80      	subs	r0, r0, r6
 80063ba:	6060      	str	r0, [r4, #4]
 80063bc:	6863      	ldr	r3, [r4, #4]
 80063be:	6123      	str	r3, [r4, #16]
 80063c0:	2300      	movs	r3, #0
 80063c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063c6:	e7aa      	b.n	800631e <_printf_i+0x146>
 80063c8:	6923      	ldr	r3, [r4, #16]
 80063ca:	4632      	mov	r2, r6
 80063cc:	4649      	mov	r1, r9
 80063ce:	4640      	mov	r0, r8
 80063d0:	47d0      	blx	sl
 80063d2:	3001      	adds	r0, #1
 80063d4:	d0ad      	beq.n	8006332 <_printf_i+0x15a>
 80063d6:	6823      	ldr	r3, [r4, #0]
 80063d8:	079b      	lsls	r3, r3, #30
 80063da:	d413      	bmi.n	8006404 <_printf_i+0x22c>
 80063dc:	68e0      	ldr	r0, [r4, #12]
 80063de:	9b03      	ldr	r3, [sp, #12]
 80063e0:	4298      	cmp	r0, r3
 80063e2:	bfb8      	it	lt
 80063e4:	4618      	movlt	r0, r3
 80063e6:	e7a6      	b.n	8006336 <_printf_i+0x15e>
 80063e8:	2301      	movs	r3, #1
 80063ea:	4632      	mov	r2, r6
 80063ec:	4649      	mov	r1, r9
 80063ee:	4640      	mov	r0, r8
 80063f0:	47d0      	blx	sl
 80063f2:	3001      	adds	r0, #1
 80063f4:	d09d      	beq.n	8006332 <_printf_i+0x15a>
 80063f6:	3501      	adds	r5, #1
 80063f8:	68e3      	ldr	r3, [r4, #12]
 80063fa:	9903      	ldr	r1, [sp, #12]
 80063fc:	1a5b      	subs	r3, r3, r1
 80063fe:	42ab      	cmp	r3, r5
 8006400:	dcf2      	bgt.n	80063e8 <_printf_i+0x210>
 8006402:	e7eb      	b.n	80063dc <_printf_i+0x204>
 8006404:	2500      	movs	r5, #0
 8006406:	f104 0619 	add.w	r6, r4, #25
 800640a:	e7f5      	b.n	80063f8 <_printf_i+0x220>
 800640c:	08006669 	.word	0x08006669
 8006410:	0800667a 	.word	0x0800667a

08006414 <__malloc_lock>:
 8006414:	4801      	ldr	r0, [pc, #4]	@ (800641c <__malloc_lock+0x8>)
 8006416:	f7ff bc75 	b.w	8005d04 <__retarget_lock_acquire_recursive>
 800641a:	bf00      	nop
 800641c:	20000334 	.word	0x20000334

08006420 <__malloc_unlock>:
 8006420:	4801      	ldr	r0, [pc, #4]	@ (8006428 <__malloc_unlock+0x8>)
 8006422:	f7ff bc70 	b.w	8005d06 <__retarget_lock_release_recursive>
 8006426:	bf00      	nop
 8006428:	20000334 	.word	0x20000334

0800642c <_realloc_r>:
 800642c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006430:	4607      	mov	r7, r0
 8006432:	4614      	mov	r4, r2
 8006434:	460d      	mov	r5, r1
 8006436:	b921      	cbnz	r1, 8006442 <_realloc_r+0x16>
 8006438:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800643c:	4611      	mov	r1, r2
 800643e:	f7ff bddd 	b.w	8005ffc <_malloc_r>
 8006442:	b92a      	cbnz	r2, 8006450 <_realloc_r+0x24>
 8006444:	f000 f858 	bl	80064f8 <_free_r>
 8006448:	4625      	mov	r5, r4
 800644a:	4628      	mov	r0, r5
 800644c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006450:	f000 f89c 	bl	800658c <_malloc_usable_size_r>
 8006454:	4284      	cmp	r4, r0
 8006456:	4606      	mov	r6, r0
 8006458:	d802      	bhi.n	8006460 <_realloc_r+0x34>
 800645a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800645e:	d8f4      	bhi.n	800644a <_realloc_r+0x1e>
 8006460:	4621      	mov	r1, r4
 8006462:	4638      	mov	r0, r7
 8006464:	f7ff fdca 	bl	8005ffc <_malloc_r>
 8006468:	4680      	mov	r8, r0
 800646a:	b908      	cbnz	r0, 8006470 <_realloc_r+0x44>
 800646c:	4645      	mov	r5, r8
 800646e:	e7ec      	b.n	800644a <_realloc_r+0x1e>
 8006470:	42b4      	cmp	r4, r6
 8006472:	4622      	mov	r2, r4
 8006474:	4629      	mov	r1, r5
 8006476:	bf28      	it	cs
 8006478:	4632      	movcs	r2, r6
 800647a:	f000 f82f 	bl	80064dc <memcpy>
 800647e:	4629      	mov	r1, r5
 8006480:	4638      	mov	r0, r7
 8006482:	f000 f839 	bl	80064f8 <_free_r>
 8006486:	e7f1      	b.n	800646c <_realloc_r+0x40>

08006488 <memmove>:
 8006488:	4288      	cmp	r0, r1
 800648a:	b510      	push	{r4, lr}
 800648c:	eb01 0402 	add.w	r4, r1, r2
 8006490:	d902      	bls.n	8006498 <memmove+0x10>
 8006492:	4284      	cmp	r4, r0
 8006494:	4623      	mov	r3, r4
 8006496:	d807      	bhi.n	80064a8 <memmove+0x20>
 8006498:	1e43      	subs	r3, r0, #1
 800649a:	42a1      	cmp	r1, r4
 800649c:	d008      	beq.n	80064b0 <memmove+0x28>
 800649e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80064a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80064a6:	e7f8      	b.n	800649a <memmove+0x12>
 80064a8:	4402      	add	r2, r0
 80064aa:	4601      	mov	r1, r0
 80064ac:	428a      	cmp	r2, r1
 80064ae:	d100      	bne.n	80064b2 <memmove+0x2a>
 80064b0:	bd10      	pop	{r4, pc}
 80064b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80064b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80064ba:	e7f7      	b.n	80064ac <memmove+0x24>

080064bc <_sbrk_r>:
 80064bc:	b538      	push	{r3, r4, r5, lr}
 80064be:	4d06      	ldr	r5, [pc, #24]	@ (80064d8 <_sbrk_r+0x1c>)
 80064c0:	2300      	movs	r3, #0
 80064c2:	4604      	mov	r4, r0
 80064c4:	4608      	mov	r0, r1
 80064c6:	602b      	str	r3, [r5, #0]
 80064c8:	f7fa fd66 	bl	8000f98 <_sbrk>
 80064cc:	1c43      	adds	r3, r0, #1
 80064ce:	d102      	bne.n	80064d6 <_sbrk_r+0x1a>
 80064d0:	682b      	ldr	r3, [r5, #0]
 80064d2:	b103      	cbz	r3, 80064d6 <_sbrk_r+0x1a>
 80064d4:	6023      	str	r3, [r4, #0]
 80064d6:	bd38      	pop	{r3, r4, r5, pc}
 80064d8:	20000340 	.word	0x20000340

080064dc <memcpy>:
 80064dc:	440a      	add	r2, r1
 80064de:	4291      	cmp	r1, r2
 80064e0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80064e4:	d100      	bne.n	80064e8 <memcpy+0xc>
 80064e6:	4770      	bx	lr
 80064e8:	b510      	push	{r4, lr}
 80064ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064f2:	4291      	cmp	r1, r2
 80064f4:	d1f9      	bne.n	80064ea <memcpy+0xe>
 80064f6:	bd10      	pop	{r4, pc}

080064f8 <_free_r>:
 80064f8:	b538      	push	{r3, r4, r5, lr}
 80064fa:	4605      	mov	r5, r0
 80064fc:	2900      	cmp	r1, #0
 80064fe:	d041      	beq.n	8006584 <_free_r+0x8c>
 8006500:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006504:	1f0c      	subs	r4, r1, #4
 8006506:	2b00      	cmp	r3, #0
 8006508:	bfb8      	it	lt
 800650a:	18e4      	addlt	r4, r4, r3
 800650c:	f7ff ff82 	bl	8006414 <__malloc_lock>
 8006510:	4a1d      	ldr	r2, [pc, #116]	@ (8006588 <_free_r+0x90>)
 8006512:	6813      	ldr	r3, [r2, #0]
 8006514:	b933      	cbnz	r3, 8006524 <_free_r+0x2c>
 8006516:	6063      	str	r3, [r4, #4]
 8006518:	6014      	str	r4, [r2, #0]
 800651a:	4628      	mov	r0, r5
 800651c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006520:	f7ff bf7e 	b.w	8006420 <__malloc_unlock>
 8006524:	42a3      	cmp	r3, r4
 8006526:	d908      	bls.n	800653a <_free_r+0x42>
 8006528:	6820      	ldr	r0, [r4, #0]
 800652a:	1821      	adds	r1, r4, r0
 800652c:	428b      	cmp	r3, r1
 800652e:	bf01      	itttt	eq
 8006530:	6819      	ldreq	r1, [r3, #0]
 8006532:	685b      	ldreq	r3, [r3, #4]
 8006534:	1809      	addeq	r1, r1, r0
 8006536:	6021      	streq	r1, [r4, #0]
 8006538:	e7ed      	b.n	8006516 <_free_r+0x1e>
 800653a:	461a      	mov	r2, r3
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	b10b      	cbz	r3, 8006544 <_free_r+0x4c>
 8006540:	42a3      	cmp	r3, r4
 8006542:	d9fa      	bls.n	800653a <_free_r+0x42>
 8006544:	6811      	ldr	r1, [r2, #0]
 8006546:	1850      	adds	r0, r2, r1
 8006548:	42a0      	cmp	r0, r4
 800654a:	d10b      	bne.n	8006564 <_free_r+0x6c>
 800654c:	6820      	ldr	r0, [r4, #0]
 800654e:	4401      	add	r1, r0
 8006550:	1850      	adds	r0, r2, r1
 8006552:	4283      	cmp	r3, r0
 8006554:	6011      	str	r1, [r2, #0]
 8006556:	d1e0      	bne.n	800651a <_free_r+0x22>
 8006558:	6818      	ldr	r0, [r3, #0]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	6053      	str	r3, [r2, #4]
 800655e:	4408      	add	r0, r1
 8006560:	6010      	str	r0, [r2, #0]
 8006562:	e7da      	b.n	800651a <_free_r+0x22>
 8006564:	d902      	bls.n	800656c <_free_r+0x74>
 8006566:	230c      	movs	r3, #12
 8006568:	602b      	str	r3, [r5, #0]
 800656a:	e7d6      	b.n	800651a <_free_r+0x22>
 800656c:	6820      	ldr	r0, [r4, #0]
 800656e:	1821      	adds	r1, r4, r0
 8006570:	428b      	cmp	r3, r1
 8006572:	bf04      	itt	eq
 8006574:	6819      	ldreq	r1, [r3, #0]
 8006576:	685b      	ldreq	r3, [r3, #4]
 8006578:	6063      	str	r3, [r4, #4]
 800657a:	bf04      	itt	eq
 800657c:	1809      	addeq	r1, r1, r0
 800657e:	6021      	streq	r1, [r4, #0]
 8006580:	6054      	str	r4, [r2, #4]
 8006582:	e7ca      	b.n	800651a <_free_r+0x22>
 8006584:	bd38      	pop	{r3, r4, r5, pc}
 8006586:	bf00      	nop
 8006588:	2000033c 	.word	0x2000033c

0800658c <_malloc_usable_size_r>:
 800658c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006590:	1f18      	subs	r0, r3, #4
 8006592:	2b00      	cmp	r3, #0
 8006594:	bfbc      	itt	lt
 8006596:	580b      	ldrlt	r3, [r1, r0]
 8006598:	18c0      	addlt	r0, r0, r3
 800659a:	4770      	bx	lr

0800659c <_init>:
 800659c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800659e:	bf00      	nop
 80065a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065a2:	bc08      	pop	{r3}
 80065a4:	469e      	mov	lr, r3
 80065a6:	4770      	bx	lr

080065a8 <_fini>:
 80065a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065aa:	bf00      	nop
 80065ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065ae:	bc08      	pop	{r3}
 80065b0:	469e      	mov	lr, r3
 80065b2:	4770      	bx	lr
