Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Oct  3 16:13:34 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_drc -file Multiplier_Processor_Wrapper_drc_routed.rpt -pb Multiplier_Processor_Wrapper_drc_routed.pb -rpx Multiplier_Processor_Wrapper_drc_routed.rpx
| Design       : Multiplier_Processor_Wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_Multiplier_Processor_Wrapper
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+---------+----------+---------------------------------+------------+
| Rule    | Severity | Description                     | Violations |
+---------+----------+---------------------------------+------------+
| DPIP-1  | Warning  | Input pipelining                | 2          |
| DPOP-2  | Warning  | MREG Output pipelining          | 1          |
| HDPR-26 | Warning  | Improper Pblock column boundary | 1          |
+---------+----------+---------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP multiplyComputePynq/product_reg input multiplyComputePynq/product_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP multiplyComputePynq/product_reg input multiplyComputePynq/product_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP multiplyComputePynq/product_reg multiplier stage multiplyComputePynq/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

HDPR-26#1 Warning
Improper Pblock column boundary  
The Reconfigurable Pblock 'pblock_multiplyComputePynq' has a 'left' edge that terminates on an improper column boundary at tile 'CLBLM_R_X57Y24' (SLICE_X90Y24 SLICE_X91Y24).
Resolution: Set the Pblock property SNAPPING_MODE to value of ON using the following constraint, or modify the X specification of the pblock to avoid this edge.
Example: set_property SNAPPING_MODE ON [get_pblocks 'pblock_multiplyComputePynq']
Please refer to the Xilinx Partial Reconfiguration User Guide.
Related violations: <none>


