#use-added-syntax(jitx)
defpackage ocdb/modules/power-regulators :
  import core
  import collections
  import math
  import jitx
  import jitx/commands
  import ocdb/utils/defaults
  import ocdb/utils/generator-utils
  import ocdb/utils/generic-components
  import ocdb/utils/bundles
  import ocdb/utils/design-vars
  import jitx/powergen/api
  import jitx/powergen/gen

val adm7154-voltages = [
  1.2
  1.8
  2.5
  2.8
  3.0
  3.3
]

for v in adm7154-voltages do:
  within (input, output) =
    add-LDO("LDO"      ;description
            1.6e-6,       ;noise
            0.21,          ;drop out
            125.0,         ;tjmax
            36.7,          ;thetaja
            2.3, 5.5,     ;vin
            v, v,    ;vout
            0.0, 0.6) : ;iout
    inside pcb-module :        
      inst ps : ocdb/components/analog-devices/ADM7154/module(voltage(output))
      schematic-group(ps) = power
      ;Create nets
      net gnd (ps.gnd, neg(input), neg(output))
      net vin (ps.vin, pos(input), ps.en)
      net vreg (ps.vout, pos(output))
      symbol(vreg) = ocdb/utils/symbols/supply-sym


      property(gnd.voltage) = typ(0.0)
      property(vreg.voltage) = typ(voltage(output))
      property(vin.voltage) = typ(voltage(input))

val tlv = [1.5 1.8 2.5 3.3]
for v in tlv do:
  within (input, output) =
    add-LDO("TLV743 LDO"      ;description
            v * 0.014,       ;noise
            0.48,          ;drop out
            125.0,         ;tjmax
            228.7,          ;thetaja
            1.4, 5.5,     ;vin
            v, v,    ;vout
            0.0, 0.3) : ;iout

    inside pcb-module :        
      inst ps : ocdb/components/texas-instruments/TLV743P/module(voltage(output))
      schematic-group(ps) = power
      ;Create nets
      net gnd (ps.gnd, neg(input), neg(output))
      net vin (ps.vin, pos(input), ps.en)
      net vreg (ps.vout, pos(output))
      symbol(vreg) = ocdb/utils/symbols/supply-sym
      property(gnd.voltage) = typ(0.0)
      property(vreg.voltage) = typ(voltage(output))
      property(vin.voltage) = typ(voltage(input))

within (input, output) =
  add-switching-regulator(
    "TLV62130A Buck",
    1.0,            ;max duty_cycle
    SwitchedNoise(2.5e6, 2.2e-6, 22.0e-6),  ;Noise(fs, L, C)
    0.90,           ;efficiency
    125.0,          ;tjmax
    46.0,           ;thetaja
    3.0, 17.0,      ;vin
    0.9, 5.5,       ;vout
    0.0, 3.0) :     ;iout
  inside pcb-module :        
    inst ps : ocdb/components/texas-instruments/TLV62130/module(voltage(output))
    schematic-group(ps) = power
    ;Create nets
    net gnd (ps.gnd, neg(input), neg(output))
    net vin (ps.vin, pos(input), ps.en)
    net vreg (ps.vout, pos(output))
    symbol(vreg) = ocdb/utils/symbols/supply-sym
    property(gnd.voltage) = typ(0.0)
    property(vreg.voltage) = typ(voltage(output))
    property(vin.voltage) = typ(voltage(input))

