--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 72804 paths analyzed, 2440 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.865ns.
--------------------------------------------------------------------------------
Slack:                  28.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_tile15_orientation_q_0 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.778ns (Levels of Logic = 6)
  Clock Path Skew:      -0.052ns (0.692 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_tile15_orientation_q_0 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   tiles/M_tile15_orientation_q[2]
                                                       tiles/M_tile15_orientation_q_0
    SLICE_X21Y25.D1      net (fanout=10)       3.001   tiles/M_tile15_orientation_q[0]
    SLICE_X21Y25.D       Tilo                  0.259   tiles/Mmux_M_alu_a176
                                                       tiles/Mmux_M_alu_a17
    SLICE_X21Y25.C1      net (fanout=1)        0.959   tiles/Mmux_M_alu_a176
    SLICE_X21Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a176
                                                       tiles/Mmux_M_alu_a18
    SLICE_X21Y27.B2      net (fanout=1)        1.435   tiles/Mmux_M_alu_a177
    SLICE_X21Y27.B       Tilo                  0.259   tiles/Mmux_M_alu_a1
                                                       tiles/Mmux_M_alu_a111
    SLICE_X21Y27.A5      net (fanout=1)        0.230   tiles/Mmux_M_alu_a180
    SLICE_X21Y27.A       Tilo                  0.259   tiles/Mmux_M_alu_a1
                                                       tiles/Mmux_M_alu_a113
    SLICE_X17Y33.D4      net (fanout=9)        1.363   tiles/M_alu_a[0]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.778ns (2.098ns logic, 9.680ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  28.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_tile23_orientation_q_1 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.703ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.692 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_tile23_orientation_q_1 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.BQ      Tcko                  0.430   tiles/M_tile23_orientation_q[2]
                                                       tiles/M_tile23_orientation_q_1
    SLICE_X20Y30.C3      net (fanout=8)        1.817   tiles/M_tile23_orientation_q[1]
    SLICE_X20Y30.C       Tilo                  0.255   tiles/selector/GND_4_o_verticaloffset[8]_add_6_OUT[8]
                                                       tiles/SF1_SW0
    SLICE_X23Y25.B2      net (fanout=2)        1.250   tiles/N53
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.703ns (2.094ns logic, 9.609ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  28.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_tile22_orientation_q_1 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.675ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.692 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_tile22_orientation_q_1 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CQ      Tcko                  0.430   tiles/M_tile22_orientation_q[1]
                                                       tiles/M_tile22_orientation_q_1
    SLICE_X20Y30.C2      net (fanout=7)        1.789   tiles/M_tile22_orientation_q[1]
    SLICE_X20Y30.C       Tilo                  0.255   tiles/selector/GND_4_o_verticaloffset[8]_add_6_OUT[8]
                                                       tiles/SF1_SW0
    SLICE_X23Y25.B2      net (fanout=2)        1.250   tiles/N53
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.675ns (2.094ns logic, 9.581ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  28.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_19 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.441ns (Levels of Logic = 7)
  Clock Path Skew:      -0.033ns (0.692 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_19 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.DQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[19]
                                                       tiles/counter/M_stateCounter_q_19
    SLICE_X23Y30.C2      net (fanout=2)        0.945   tiles/counter/M_stateCounter_q[19]
    SLICE_X23Y30.C       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/counter/inc_state<23>1
    SLICE_X23Y30.A2      net (fanout=7)        0.569   tiles/inc_state[23]
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.441ns (2.403ns logic, 9.038ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  28.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_tile24_orientation_q_1 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.341ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.692 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_tile24_orientation_q_1 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y34.BQ      Tcko                  0.430   tiles/M_tile24_orientation_q[2]
                                                       tiles/M_tile24_orientation_q_1
    SLICE_X20Y30.C5      net (fanout=8)        1.455   tiles/M_tile24_orientation_q[1]
    SLICE_X20Y30.C       Tilo                  0.255   tiles/selector/GND_4_o_verticaloffset[8]_add_6_OUT[8]
                                                       tiles/SF1_SW0
    SLICE_X23Y25.B2      net (fanout=2)        1.250   tiles/N53
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.341ns (2.094ns logic, 9.247ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  28.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_18 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.338ns (Levels of Logic = 7)
  Clock Path Skew:      -0.033ns (0.692 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_18 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[19]
                                                       tiles/counter/M_stateCounter_q_18
    SLICE_X23Y30.C3      net (fanout=2)        0.842   tiles/counter/M_stateCounter_q[18]
    SLICE_X23Y30.C       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/counter/inc_state<23>1
    SLICE_X23Y30.A2      net (fanout=7)        0.569   tiles/inc_state[23]
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.338ns (2.403ns logic, 8.935ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  28.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_12 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.213ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.299 - 0.319)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_12 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.AQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[15]
                                                       tiles/counter/M_stateCounter_q_12
    SLICE_X23Y29.C3      net (fanout=2)        0.839   tiles/counter/M_stateCounter_q[12]
    SLICE_X23Y29.C       Tilo                  0.259   d1
                                                       tiles/counter/inc_state<23>3
    SLICE_X23Y30.A5      net (fanout=7)        0.447   tiles/inc_state<23>2
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.213ns (2.403ns logic, 8.810ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  28.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_14 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.210ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.299 - 0.319)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_14 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.CQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[15]
                                                       tiles/counter/M_stateCounter_q_14
    SLICE_X23Y30.C1      net (fanout=2)        0.714   tiles/counter/M_stateCounter_q[14]
    SLICE_X23Y30.C       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/counter/inc_state<23>1
    SLICE_X23Y30.A2      net (fanout=7)        0.569   tiles/inc_state[23]
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.210ns (2.403ns logic, 8.807ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  28.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_tile15_orientation_q_0 (FF)
  Destination:          tiles/M_tile4_orientation_q_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.167ns (Levels of Logic = 6)
  Clock Path Skew:      -0.052ns (0.692 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_tile15_orientation_q_0 to tiles/M_tile4_orientation_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   tiles/M_tile15_orientation_q[2]
                                                       tiles/M_tile15_orientation_q_0
    SLICE_X21Y25.D1      net (fanout=10)       3.001   tiles/M_tile15_orientation_q[0]
    SLICE_X21Y25.D       Tilo                  0.259   tiles/Mmux_M_alu_a176
                                                       tiles/Mmux_M_alu_a17
    SLICE_X21Y25.C1      net (fanout=1)        0.959   tiles/Mmux_M_alu_a176
    SLICE_X21Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a176
                                                       tiles/Mmux_M_alu_a18
    SLICE_X21Y27.B2      net (fanout=1)        1.435   tiles/Mmux_M_alu_a177
    SLICE_X21Y27.B       Tilo                  0.259   tiles/Mmux_M_alu_a1
                                                       tiles/Mmux_M_alu_a111
    SLICE_X21Y27.A5      net (fanout=1)        0.230   tiles/Mmux_M_alu_a180
    SLICE_X21Y27.A       Tilo                  0.259   tiles/Mmux_M_alu_a1
                                                       tiles/Mmux_M_alu_a113
    SLICE_X17Y33.A5      net (fanout=9)        1.303   tiles/M_alu_a[0]
    SLICE_X17Y33.A       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a110111
    SLICE_X21Y19.A5      net (fanout=13)       2.141   tiles/Mmux_M_alu_a11011
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1582
                                                       tiles/M_tile4_orientation_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.167ns (2.098ns logic, 9.069ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  28.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_tile7_orientation_q_0 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.176ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.692 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_tile7_orientation_q_0 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.AQ      Tcko                  0.430   tiles/M_tile7_orientation_q[2]
                                                       tiles/M_tile7_orientation_q_0
    SLICE_X21Y25.D4      net (fanout=10)       2.399   tiles/M_tile7_orientation_q[0]
    SLICE_X21Y25.D       Tilo                  0.259   tiles/Mmux_M_alu_a176
                                                       tiles/Mmux_M_alu_a17
    SLICE_X21Y25.C1      net (fanout=1)        0.959   tiles/Mmux_M_alu_a176
    SLICE_X21Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a176
                                                       tiles/Mmux_M_alu_a18
    SLICE_X21Y27.B2      net (fanout=1)        1.435   tiles/Mmux_M_alu_a177
    SLICE_X21Y27.B       Tilo                  0.259   tiles/Mmux_M_alu_a1
                                                       tiles/Mmux_M_alu_a111
    SLICE_X21Y27.A5      net (fanout=1)        0.230   tiles/Mmux_M_alu_a180
    SLICE_X21Y27.A       Tilo                  0.259   tiles/Mmux_M_alu_a1
                                                       tiles/Mmux_M_alu_a113
    SLICE_X17Y33.D4      net (fanout=9)        1.363   tiles/M_alu_a[0]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.176ns (2.098ns logic, 9.078ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  28.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_tile15_orientation_q_0 (FF)
  Destination:          tiles/M_tile4_orientation_q_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.134ns (Levels of Logic = 6)
  Clock Path Skew:      -0.052ns (0.692 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_tile15_orientation_q_0 to tiles/M_tile4_orientation_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   tiles/M_tile15_orientation_q[2]
                                                       tiles/M_tile15_orientation_q_0
    SLICE_X21Y25.D1      net (fanout=10)       3.001   tiles/M_tile15_orientation_q[0]
    SLICE_X21Y25.D       Tilo                  0.259   tiles/Mmux_M_alu_a176
                                                       tiles/Mmux_M_alu_a17
    SLICE_X21Y25.C1      net (fanout=1)        0.959   tiles/Mmux_M_alu_a176
    SLICE_X21Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a176
                                                       tiles/Mmux_M_alu_a18
    SLICE_X21Y27.B2      net (fanout=1)        1.435   tiles/Mmux_M_alu_a177
    SLICE_X21Y27.B       Tilo                  0.259   tiles/Mmux_M_alu_a1
                                                       tiles/Mmux_M_alu_a111
    SLICE_X21Y27.A5      net (fanout=1)        0.230   tiles/Mmux_M_alu_a180
    SLICE_X21Y27.A       Tilo                  0.259   tiles/Mmux_M_alu_a1
                                                       tiles/Mmux_M_alu_a113
    SLICE_X20Y32.C1      net (fanout=9)        1.228   tiles/M_alu_a[0]
    SLICE_X20Y32.C       Tilo                  0.255   tiles/M_tile13_orientation_q[2]
                                                       tiles/Mmux_M_alu_a11211_1
    SLICE_X21Y19.C6      net (fanout=11)       2.187   tiles/Mmux_M_alu_a112111
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a160
                                                       tiles/M_tile4_orientation_q_2
    -------------------------------------------------  ---------------------------
    Total                                     11.134ns (2.094ns logic, 9.040ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  28.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_22 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.129ns (Levels of Logic = 7)
  Clock Path Skew:      -0.032ns (0.692 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_22 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.CQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[23]
                                                       tiles/counter/M_stateCounter_q_22
    SLICE_X23Y30.C5      net (fanout=2)        0.633   tiles/counter/M_stateCounter_q[22]
    SLICE_X23Y30.C       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/counter/inc_state<23>1
    SLICE_X23Y30.A2      net (fanout=7)        0.569   tiles/inc_state[23]
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.129ns (2.403ns logic, 8.726ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  28.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_16 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.077ns (Levels of Logic = 7)
  Clock Path Skew:      -0.033ns (0.692 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_16 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[19]
                                                       tiles/counter/M_stateCounter_q_16
    SLICE_X23Y32.A2      net (fanout=2)        0.751   tiles/counter/M_stateCounter_q[16]
    SLICE_X23Y32.A       Tilo                  0.259   tiles/Mmux_M_alu_a110
                                                       tiles/counter/inc_state<23>4
    SLICE_X23Y30.A6      net (fanout=7)        0.399   tiles/inc_state<23>3
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.077ns (2.403ns logic, 8.674ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  28.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_10 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.088ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.299 - 0.319)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_10 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.CQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[11]
                                                       tiles/counter/M_stateCounter_q_10
    SLICE_X23Y29.C1      net (fanout=2)        0.714   tiles/counter/M_stateCounter_q[10]
    SLICE_X23Y29.C       Tilo                  0.259   d1
                                                       tiles/counter/inc_state<23>3
    SLICE_X23Y30.A5      net (fanout=7)        0.447   tiles/inc_state<23>2
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.088ns (2.403ns logic, 8.685ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  28.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_21 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.059ns (Levels of Logic = 7)
  Clock Path Skew:      -0.032ns (0.692 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_21 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.BQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[23]
                                                       tiles/counter/M_stateCounter_q_21
    SLICE_X23Y32.A1      net (fanout=2)        0.733   tiles/counter/M_stateCounter_q[21]
    SLICE_X23Y32.A       Tilo                  0.259   tiles/Mmux_M_alu_a110
                                                       tiles/counter/inc_state<23>4
    SLICE_X23Y30.A6      net (fanout=7)        0.399   tiles/inc_state<23>3
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.059ns (2.403ns logic, 8.656ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  28.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_2 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.069ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.299 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_2 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.CQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[3]
                                                       tiles/counter/M_stateCounter_q_2
    SLICE_X23Y30.D1      net (fanout=2)        0.756   tiles/counter/M_stateCounter_q[2]
    SLICE_X23Y30.D       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/counter/inc_state<23>2
    SLICE_X23Y30.A3      net (fanout=7)        0.386   tiles/inc_state<23>1
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.069ns (2.403ns logic, 8.666ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  28.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_1 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.066ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.299 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_1 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.BQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[3]
                                                       tiles/counter/M_stateCounter_q_1
    SLICE_X23Y30.D2      net (fanout=2)        0.753   tiles/counter/M_stateCounter_q[1]
    SLICE_X23Y30.D       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/counter/inc_state<23>2
    SLICE_X23Y30.A3      net (fanout=7)        0.386   tiles/inc_state<23>1
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.066ns (2.403ns logic, 8.663ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  28.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd4_2 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.049ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.299 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd4_2 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.BQ      Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd4_2
                                                       tiles/M_selected_tile_q_FSM_FFd4_2
    SLICE_X20Y30.C1      net (fanout=4)        1.163   tiles/M_selected_tile_q_FSM_FFd4_2
    SLICE_X20Y30.C       Tilo                  0.255   tiles/selector/GND_4_o_verticaloffset[8]_add_6_OUT[8]
                                                       tiles/SF1_SW0
    SLICE_X23Y25.B2      net (fanout=2)        1.250   tiles/N53
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.049ns (2.094ns logic, 8.955ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  28.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_3 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.033ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.299 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_3 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.DQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[3]
                                                       tiles/counter/M_stateCounter_q_3
    SLICE_X23Y30.D4      net (fanout=2)        0.720   tiles/counter/M_stateCounter_q[3]
    SLICE_X23Y30.D       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/counter/inc_state<23>2
    SLICE_X23Y30.A3      net (fanout=7)        0.386   tiles/inc_state<23>1
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.033ns (2.403ns logic, 8.630ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  28.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_tile21_orientation_q_1 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.969ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.299 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_tile21_orientation_q_1 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BQ      Tcko                  0.430   tiles/M_tile21_orientation_q[2]
                                                       tiles/M_tile21_orientation_q_1
    SLICE_X20Y30.C4      net (fanout=8)        1.083   tiles/M_tile21_orientation_q[1]
    SLICE_X20Y30.C       Tilo                  0.255   tiles/selector/GND_4_o_verticaloffset[8]_add_6_OUT[8]
                                                       tiles/SF1_SW0
    SLICE_X23Y25.B2      net (fanout=2)        1.250   tiles/N53
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.969ns (2.094ns logic, 8.875ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  29.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_0 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.929ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.299 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_0 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[3]
                                                       tiles/counter/M_stateCounter_q_0
    SLICE_X23Y30.D3      net (fanout=2)        0.616   tiles/counter/M_stateCounter_q[0]
    SLICE_X23Y30.D       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/counter/inc_state<23>2
    SLICE_X23Y30.A3      net (fanout=7)        0.386   tiles/inc_state<23>1
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.929ns (2.403ns logic, 8.526ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  29.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_15 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.917ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.299 - 0.319)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_15 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.DQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[15]
                                                       tiles/counter/M_stateCounter_q_15
    SLICE_X23Y32.A3      net (fanout=2)        0.591   tiles/counter/M_stateCounter_q[15]
    SLICE_X23Y32.A       Tilo                  0.259   tiles/Mmux_M_alu_a110
                                                       tiles/counter/inc_state<23>4
    SLICE_X23Y30.A6      net (fanout=7)        0.399   tiles/inc_state<23>3
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.917ns (2.403ns logic, 8.514ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  29.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_4 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.915ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.299 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_4 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.AQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[7]
                                                       tiles/counter/M_stateCounter_q_4
    SLICE_X23Y29.C2      net (fanout=2)        0.541   tiles/counter/M_stateCounter_q[4]
    SLICE_X23Y29.C       Tilo                  0.259   d1
                                                       tiles/counter/inc_state<23>3
    SLICE_X23Y30.A5      net (fanout=7)        0.447   tiles/inc_state<23>2
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.915ns (2.403ns logic, 8.512ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  29.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_6 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.906ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.299 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_6 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.CQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[7]
                                                       tiles/counter/M_stateCounter_q_6
    SLICE_X23Y30.D6      net (fanout=2)        0.593   tiles/counter/M_stateCounter_q[6]
    SLICE_X23Y30.D       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/counter/inc_state<23>2
    SLICE_X23Y30.A3      net (fanout=7)        0.386   tiles/inc_state<23>1
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.906ns (2.403ns logic, 8.503ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  29.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_17 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.840ns (Levels of Logic = 7)
  Clock Path Skew:      -0.033ns (0.692 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_17 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.BQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[19]
                                                       tiles/counter/M_stateCounter_q_17
    SLICE_X23Y32.A4      net (fanout=2)        0.514   tiles/counter/M_stateCounter_q[17]
    SLICE_X23Y32.A       Tilo                  0.259   tiles/Mmux_M_alu_a110
                                                       tiles/counter/inc_state<23>4
    SLICE_X23Y30.A6      net (fanout=7)        0.399   tiles/inc_state<23>3
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.840ns (2.403ns logic, 8.437ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  29.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_tile15_orientation_q_0 (FF)
  Destination:          tiles/M_tile11_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.789ns (Levels of Logic = 6)
  Clock Path Skew:      -0.067ns (0.677 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_tile15_orientation_q_0 to tiles/M_tile11_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   tiles/M_tile15_orientation_q[2]
                                                       tiles/M_tile15_orientation_q_0
    SLICE_X21Y25.D1      net (fanout=10)       3.001   tiles/M_tile15_orientation_q[0]
    SLICE_X21Y25.D       Tilo                  0.259   tiles/Mmux_M_alu_a176
                                                       tiles/Mmux_M_alu_a17
    SLICE_X21Y25.C1      net (fanout=1)        0.959   tiles/Mmux_M_alu_a176
    SLICE_X21Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a176
                                                       tiles/Mmux_M_alu_a18
    SLICE_X21Y27.B2      net (fanout=1)        1.435   tiles/Mmux_M_alu_a177
    SLICE_X21Y27.B       Tilo                  0.259   tiles/Mmux_M_alu_a1
                                                       tiles/Mmux_M_alu_a111
    SLICE_X21Y27.A5      net (fanout=1)        0.230   tiles/Mmux_M_alu_a180
    SLICE_X21Y27.A       Tilo                  0.259   tiles/Mmux_M_alu_a1
                                                       tiles/Mmux_M_alu_a113
    SLICE_X17Y33.D4      net (fanout=9)        1.363   tiles/M_alu_a[0]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X17Y23.B3      net (fanout=13)       1.703   tiles/Mmux_M_alu_a11141
    SLICE_X17Y23.CLK     Tas                   0.373   tiles/M_tile11_orientation_q[2]
                                                       tiles/Mmux_M_alu_a153
                                                       tiles/M_tile11_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.789ns (2.098ns logic, 8.691ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  29.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_9 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.827ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.299 - 0.319)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_9 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.BQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[11]
                                                       tiles/counter/M_stateCounter_q_9
    SLICE_X23Y30.C4      net (fanout=2)        0.331   tiles/counter/M_stateCounter_q[9]
    SLICE_X23Y30.C       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/counter/inc_state<23>1
    SLICE_X23Y30.A2      net (fanout=7)        0.569   tiles/inc_state[23]
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.827ns (2.403ns logic, 8.424ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  29.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_tile7_orientation_q_1 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.809ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.692 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_tile7_orientation_q_1 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.BQ      Tcko                  0.430   tiles/M_tile7_orientation_q[2]
                                                       tiles/M_tile7_orientation_q_1
    SLICE_X21Y25.B2      net (fanout=9)        2.414   tiles/M_tile7_orientation_q[1]
    SLICE_X21Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a176
                                                       tiles/Mmux_M_alu_a27
    SLICE_X21Y25.A4      net (fanout=1)        0.503   tiles/Mmux_M_alu_a26
    SLICE_X21Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a176
                                                       tiles/Mmux_M_alu_a28
    SLICE_X23Y25.D3      net (fanout=1)        0.843   tiles/Mmux_M_alu_a27
    SLICE_X23Y25.D       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211
    SLICE_X23Y25.C6      net (fanout=1)        0.143   tiles/Mmux_M_alu_a210
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.809ns (2.098ns logic, 8.711ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  29.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/counter/M_stateCounter_q_13 (FF)
  Destination:          tiles/M_tile4_orientation_q_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.800ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.299 - 0.319)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/counter/M_stateCounter_q_13 to tiles/M_tile4_orientation_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.BQ      Tcko                  0.476   tiles/counter/M_stateCounter_q[15]
                                                       tiles/counter/M_stateCounter_q_13
    SLICE_X23Y29.C5      net (fanout=2)        0.426   tiles/counter/M_stateCounter_q[13]
    SLICE_X23Y29.C       Tilo                  0.259   d1
                                                       tiles/counter/inc_state<23>3
    SLICE_X23Y30.A5      net (fanout=7)        0.447   tiles/inc_state<23>2
    SLICE_X23Y30.A       Tilo                  0.259   tiles/inc_state<23>1
                                                       tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1_1
    SLICE_X23Y25.B1      net (fanout=4)        0.982   tiles/rotate_right_M_counter_inc_state[0]_AND_701_o1
    SLICE_X23Y25.B       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a211111
    SLICE_X23Y25.A2      net (fanout=2)        1.204   tiles/Mmux_M_alu_a21111
    SLICE_X23Y25.A       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a26
    SLICE_X23Y25.C2      net (fanout=1)        0.530   tiles/Mmux_M_alu_a25
    SLICE_X23Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a210
                                                       tiles/Mmux_M_alu_a212
    SLICE_X17Y33.D1      net (fanout=6)        2.116   tiles/M_alu_a[1]
    SLICE_X17Y33.D       Tilo                  0.259   tiles/M_tile22_orientation_q[1]
                                                       tiles/Mmux_M_alu_a111411
    SLICE_X21Y19.B1      net (fanout=13)       2.692   tiles/Mmux_M_alu_a11141
    SLICE_X21Y19.CLK     Tas                   0.373   tiles/M_tile4_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1593
                                                       tiles/M_tile4_orientation_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.800ns (2.403ns logic, 8.397ns route)
                                                       (22.3% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  29.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_tile15_orientation_q_0 (FF)
  Destination:          tiles/M_tile19_orientation_q_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.743ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.687 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_tile15_orientation_q_0 to tiles/M_tile19_orientation_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   tiles/M_tile15_orientation_q[2]
                                                       tiles/M_tile15_orientation_q_0
    SLICE_X21Y25.D1      net (fanout=10)       3.001   tiles/M_tile15_orientation_q[0]
    SLICE_X21Y25.D       Tilo                  0.259   tiles/Mmux_M_alu_a176
                                                       tiles/Mmux_M_alu_a17
    SLICE_X21Y25.C1      net (fanout=1)        0.959   tiles/Mmux_M_alu_a176
    SLICE_X21Y25.C       Tilo                  0.259   tiles/Mmux_M_alu_a176
                                                       tiles/Mmux_M_alu_a18
    SLICE_X21Y27.B2      net (fanout=1)        1.435   tiles/Mmux_M_alu_a177
    SLICE_X21Y27.B       Tilo                  0.259   tiles/Mmux_M_alu_a1
                                                       tiles/Mmux_M_alu_a111
    SLICE_X21Y27.A5      net (fanout=1)        0.230   tiles/Mmux_M_alu_a180
    SLICE_X21Y27.A       Tilo                  0.259   tiles/Mmux_M_alu_a1
                                                       tiles/Mmux_M_alu_a113
    SLICE_X21Y29.C3      net (fanout=9)        0.590   tiles/M_alu_a[0]
    SLICE_X21Y29.C       Tilo                  0.259   tiles/M_tile17_orientation_q[2]
                                                       tiles/Mmux_M_alu_a11211
    SLICE_X23Y21.C2      net (fanout=13)       2.430   tiles/Mmux_M_alu_a11211
    SLICE_X23Y21.CLK     Tas                   0.373   tiles/M_tile19_orientation_q[2]
                                                       tiles/Mmux_M_alu_a1303
                                                       tiles/M_tile19_orientation_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.743ns (2.098ns logic, 8.645ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape5_b/base_Mram__n07871/CLKA
  Logical resource: tiles/shape5_b/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape5_b/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/shape5_b/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y11.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape3_e/base_Mram__n05571/CLKA
  Logical resource: tiles/shape3_e/base_Mram__n05571/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape3_e/base_Mram__n05572/CLKAWRCLK
  Logical resource: tiles/shape3_e/base_Mram__n05572/CLKAWRCLK
  Location pin: RAMB8_X1Y6.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape1_c/base_Mram__n07871/CLKA
  Logical resource: tiles/shape1_c/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape1_c/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/shape1_c/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y23.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape5_c/base_Mram__n07871/CLKA
  Logical resource: tiles/shape5_c/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape5_c/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/shape5_c/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y19.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape3_f/base_Mram__n05571/CLKA
  Logical resource: tiles/shape3_f/base_Mram__n05571/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape3_f/base_Mram__n05572/CLKAWRCLK
  Logical resource: tiles/shape3_f/base_Mram__n05572/CLKAWRCLK
  Location pin: RAMB8_X0Y16.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape3_a/base_Mram__n05571/CLKA
  Logical resource: tiles/shape3_a/base_Mram__n05571/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape3_a/base_Mram__n05572/CLKAWRCLK
  Logical resource: tiles/shape3_a/base_Mram__n05572/CLKAWRCLK
  Location pin: RAMB8_X1Y7.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape1_d/base_Mram__n07871/CLKA
  Logical resource: tiles/shape1_d/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape1_d/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/shape1_d/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y22.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape3_b/base_Mram__n05571/CLKA
  Logical resource: tiles/shape3_b/base_Mram__n05571/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape3_b/base_Mram__n05572/CLKAWRCLK
  Logical resource: tiles/shape3_b/base_Mram__n05572/CLKAWRCLK
  Location pin: RAMB8_X1Y12.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape1_e/base_Mram__n07871/CLKA
  Logical resource: tiles/shape1_e/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape1_e/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/shape1_e/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y27.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape3_c/base_Mram__n05571/CLKA
  Logical resource: tiles/shape3_c/base_Mram__n05571/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape3_c/base_Mram__n05572/CLKAWRCLK
  Logical resource: tiles/shape3_c/base_Mram__n05572/CLKAWRCLK
  Location pin: RAMB8_X1Y13.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape1_f/base_Mram__n07871/CLKA
  Logical resource: tiles/shape1_f/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape1_f/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/shape1_f/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y18.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape1_a/base_Mram__n07871/CLKA
  Logical resource: tiles/shape1_a/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape1_a/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/shape1_a/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y4.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape5_a/base_Mram__n07871/CLKA
  Logical resource: tiles/shape5_a/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape5_a/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/shape5_a/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y10.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape3_d/base_Mram__n05571/CLKA
  Logical resource: tiles/shape3_d/base_Mram__n05571/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape3_d/base_Mram__n05572/CLKAWRCLK
  Logical resource: tiles/shape3_d/base_Mram__n05572/CLKAWRCLK
  Location pin: RAMB8_X0Y29.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape1_g/base_Mram__n07871/CLKA
  Logical resource: tiles/shape1_g/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y30.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape1_g/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/shape1_g/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y28.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.865|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 72804 paths, 0 nets, and 5525 connections

Design statistics:
   Minimum period:  11.865ns{1}   (Maximum frequency:  84.282MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 12 01:06:38 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 270 MB



