Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 22 20:40:54 2025
| Host         : DESKTOP-MNCON82 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file NP_4_timing_summary_routed.rpt -pb NP_4_timing_summary_routed.pb -rpx NP_4_timing_summary_routed.rpx -warn_on_violation
| Design       : NP_4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               9           
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.111        0.000                      0                   67        0.171        0.000                      0                   67        4.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.111        0.000                      0                   67        0.171        0.000                      0                   67        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 mantisaMasUnoB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplicacionMantisas_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 2.534ns (43.063%)  route 3.350ns (56.937%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.633     5.154    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  mantisaMasUnoB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  mantisaMasUnoB_reg[2]/Q
                         net (fo=14, routed)          1.200     6.810    B[2]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.934 r  multiplicacionMantisas[6]_i_10/O
                         net (fo=2, routed)           0.666     7.600    multiplicacionMantisas[6]_i_10_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.724 r  multiplicacionMantisas[6]_i_14/O
                         net (fo=1, routed)           0.000     7.724    multiplicacionMantisas[6]_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.364 r  multiplicacionMantisas_reg[6]_i_2/O[3]
                         net (fo=4, routed)           1.485     9.849    multiplicacionMantisas_reg[6]_i_2_n_4
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.306    10.155 r  multiplicacionMantisas[10]_i_8/O
                         net (fo=1, routed)           0.000    10.155    multiplicacionMantisas[10]_i_8_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.705 r  multiplicacionMantisas_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.705    multiplicacionMantisas_reg[10]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.039 r  multiplicacionMantisas_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.039    multiplicacionMantisas0[12]
    SLICE_X1Y19          FDRE                                         r  multiplicacionMantisas_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.508    14.849    CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  multiplicacionMantisas_reg[12]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    multiplicacionMantisas_reg[12]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 mantisaMasUnoB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplicacionMantisas_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 2.439ns (42.129%)  route 3.350ns (57.871%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.633     5.154    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  mantisaMasUnoB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  mantisaMasUnoB_reg[2]/Q
                         net (fo=14, routed)          1.200     6.810    B[2]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.934 r  multiplicacionMantisas[6]_i_10/O
                         net (fo=2, routed)           0.666     7.600    multiplicacionMantisas[6]_i_10_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.724 r  multiplicacionMantisas[6]_i_14/O
                         net (fo=1, routed)           0.000     7.724    multiplicacionMantisas[6]_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.364 r  multiplicacionMantisas_reg[6]_i_2/O[3]
                         net (fo=4, routed)           1.485     9.849    multiplicacionMantisas_reg[6]_i_2_n_4
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.306    10.155 r  multiplicacionMantisas[10]_i_8/O
                         net (fo=1, routed)           0.000    10.155    multiplicacionMantisas[10]_i_8_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.705 r  multiplicacionMantisas_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.705    multiplicacionMantisas_reg[10]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.944 r  multiplicacionMantisas_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.944    multiplicacionMantisas0[13]
    SLICE_X1Y19          FDRE                                         r  multiplicacionMantisas_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.508    14.849    CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  multiplicacionMantisas_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    multiplicacionMantisas_reg[13]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 mantisaMasUnoB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplicacionMantisas_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.423ns (41.968%)  route 3.350ns (58.032%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.633     5.154    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  mantisaMasUnoB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  mantisaMasUnoB_reg[2]/Q
                         net (fo=14, routed)          1.200     6.810    B[2]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.934 r  multiplicacionMantisas[6]_i_10/O
                         net (fo=2, routed)           0.666     7.600    multiplicacionMantisas[6]_i_10_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.724 r  multiplicacionMantisas[6]_i_14/O
                         net (fo=1, routed)           0.000     7.724    multiplicacionMantisas[6]_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.364 r  multiplicacionMantisas_reg[6]_i_2/O[3]
                         net (fo=4, routed)           1.485     9.849    multiplicacionMantisas_reg[6]_i_2_n_4
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.306    10.155 r  multiplicacionMantisas[10]_i_8/O
                         net (fo=1, routed)           0.000    10.155    multiplicacionMantisas[10]_i_8_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.705 r  multiplicacionMantisas_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.705    multiplicacionMantisas_reg[10]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.928 r  multiplicacionMantisas_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.928    multiplicacionMantisas0[11]
    SLICE_X1Y19          FDRE                                         r  multiplicacionMantisas_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.508    14.849    CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  multiplicacionMantisas_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    multiplicacionMantisas_reg[11]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 mantisaMasUnoB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplicacionMantisas_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 2.290ns (40.600%)  route 3.350ns (59.400%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.633     5.154    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  mantisaMasUnoB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  mantisaMasUnoB_reg[2]/Q
                         net (fo=14, routed)          1.200     6.810    B[2]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.934 r  multiplicacionMantisas[6]_i_10/O
                         net (fo=2, routed)           0.666     7.600    multiplicacionMantisas[6]_i_10_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.724 r  multiplicacionMantisas[6]_i_14/O
                         net (fo=1, routed)           0.000     7.724    multiplicacionMantisas[6]_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.364 r  multiplicacionMantisas_reg[6]_i_2/O[3]
                         net (fo=4, routed)           1.485     9.849    multiplicacionMantisas_reg[6]_i_2_n_4
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.306    10.155 r  multiplicacionMantisas[10]_i_8/O
                         net (fo=1, routed)           0.000    10.155    multiplicacionMantisas[10]_i_8_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.795 r  multiplicacionMantisas_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.795    multiplicacionMantisas0[10]
    SLICE_X1Y18          FDRE                                         r  multiplicacionMantisas_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  multiplicacionMantisas_reg[10]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    multiplicacionMantisas_reg[10]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 mantisaMasUnoB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplicacionMantisas_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 2.230ns (39.961%)  route 3.350ns (60.039%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.633     5.154    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  mantisaMasUnoB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  mantisaMasUnoB_reg[2]/Q
                         net (fo=14, routed)          1.200     6.810    B[2]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.934 r  multiplicacionMantisas[6]_i_10/O
                         net (fo=2, routed)           0.666     7.600    multiplicacionMantisas[6]_i_10_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.724 r  multiplicacionMantisas[6]_i_14/O
                         net (fo=1, routed)           0.000     7.724    multiplicacionMantisas[6]_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.364 r  multiplicacionMantisas_reg[6]_i_2/O[3]
                         net (fo=4, routed)           1.485     9.849    multiplicacionMantisas_reg[6]_i_2_n_4
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.306    10.155 r  multiplicacionMantisas[10]_i_8/O
                         net (fo=1, routed)           0.000    10.155    multiplicacionMantisas[10]_i_8_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.735 r  multiplicacionMantisas_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.735    multiplicacionMantisas0[9]
    SLICE_X1Y18          FDRE                                         r  multiplicacionMantisas_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  multiplicacionMantisas_reg[9]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    multiplicacionMantisas_reg[9]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 mantisaMasUnoB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplicacionMantisas_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.877ns (35.907%)  route 3.350ns (64.093%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.633     5.154    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  mantisaMasUnoB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  mantisaMasUnoB_reg[2]/Q
                         net (fo=14, routed)          1.200     6.810    B[2]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.934 r  multiplicacionMantisas[6]_i_10/O
                         net (fo=2, routed)           0.666     7.600    multiplicacionMantisas[6]_i_10_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.724 r  multiplicacionMantisas[6]_i_14/O
                         net (fo=1, routed)           0.000     7.724    multiplicacionMantisas[6]_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.364 r  multiplicacionMantisas_reg[6]_i_2/O[3]
                         net (fo=4, routed)           1.485     9.849    multiplicacionMantisas_reg[6]_i_2_n_4
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.306    10.155 r  multiplicacionMantisas[10]_i_8/O
                         net (fo=1, routed)           0.000    10.155    multiplicacionMantisas[10]_i_8_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.382 r  multiplicacionMantisas_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.382    multiplicacionMantisas0[8]
    SLICE_X1Y18          FDRE                                         r  multiplicacionMantisas_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  multiplicacionMantisas_reg[8]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    multiplicacionMantisas_reg[8]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 mantisaMasUnoB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplicacionMantisas_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 2.210ns (46.092%)  route 2.585ns (53.908%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.633     5.154    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  mantisaMasUnoB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  mantisaMasUnoB_reg[2]/Q
                         net (fo=14, routed)          1.200     6.810    B[2]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.934 r  multiplicacionMantisas[6]_i_10/O
                         net (fo=2, routed)           0.666     7.600    multiplicacionMantisas[6]_i_10_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.724 r  multiplicacionMantisas[6]_i_14/O
                         net (fo=1, routed)           0.000     7.724    multiplicacionMantisas[6]_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.304 r  multiplicacionMantisas_reg[6]_i_2/O[2]
                         net (fo=2, routed)           0.719     9.023    multiplicacionMantisas_reg[6]_i_2_n_5
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.302     9.325 r  multiplicacionMantisas[6]_i_4/O
                         net (fo=1, routed)           0.000     9.325    multiplicacionMantisas[6]_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.726 r  multiplicacionMantisas_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    multiplicacionMantisas_reg[6]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.949 r  multiplicacionMantisas_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.949    multiplicacionMantisas0[7]
    SLICE_X1Y18          FDRE                                         r  multiplicacionMantisas_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  multiplicacionMantisas_reg[7]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    multiplicacionMantisas_reg[7]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 mantisaMasUnoB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplicacionMantisas_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.834ns (41.505%)  route 2.585ns (58.495%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.633     5.154    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  mantisaMasUnoB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  mantisaMasUnoB_reg[2]/Q
                         net (fo=14, routed)          1.200     6.810    B[2]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.934 r  multiplicacionMantisas[6]_i_10/O
                         net (fo=2, routed)           0.666     7.600    multiplicacionMantisas[6]_i_10_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.724 r  multiplicacionMantisas[6]_i_14/O
                         net (fo=1, routed)           0.000     7.724    multiplicacionMantisas[6]_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.304 r  multiplicacionMantisas_reg[6]_i_2/O[2]
                         net (fo=2, routed)           0.719     9.023    multiplicacionMantisas_reg[6]_i_2_n_5
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.302     9.325 r  multiplicacionMantisas[6]_i_4/O
                         net (fo=1, routed)           0.000     9.325    multiplicacionMantisas[6]_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.573 r  multiplicacionMantisas_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.573    multiplicacionMantisas0[6]
    SLICE_X1Y17          FDRE                                         r  multiplicacionMantisas_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  multiplicacionMantisas_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)        0.062    15.153    multiplicacionMantisas_reg[6]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 regIntExponenteA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sumaExponente_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.202ns (31.377%)  route 2.629ns (68.623%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.626     5.147    CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  regIntExponenteA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  regIntExponenteA_reg[3]/Q
                         net (fo=5, routed)           0.974     6.540    regIntExponenteA[3]
    SLICE_X3Y15          LUT4 (Prop_lut4_I3_O)        0.327     6.867 r  sumaExponente[4]_i_7/O
                         net (fo=2, routed)           0.535     7.402    sumaExponente[4]_i_7_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.332     7.734 r  sumaExponente[4]_i_4/O
                         net (fo=6, routed)           0.462     8.196    sumaExponente[4]_i_4_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  sumaExponente[4]_i_1/O
                         net (fo=5, routed)           0.658     8.978    sumaExponente[4]_i_1_n_0
    SLICE_X4Y15          FDSE                                         r  sumaExponente_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X4Y15          FDSE                                         r  sumaExponente_reg[4]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y15          FDSE (Setup_fdse_C_S)       -0.429    14.661    sumaExponente_reg[4]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 mantisaMasUnoA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplicacionMantisas_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 2.033ns (47.792%)  route 2.221ns (52.208%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.633     5.154    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  mantisaMasUnoA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  mantisaMasUnoA_reg[3]/Q
                         net (fo=19, routed)          0.702     6.312    A[3]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.150     6.462 r  multiplicacionMantisas[6]_i_25/O
                         net (fo=1, routed)           0.649     7.111    multiplicacionMantisas[6]_i_25_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.326     7.437 r  multiplicacionMantisas[6]_i_19/O
                         net (fo=1, routed)           0.000     7.437    multiplicacionMantisas[6]_i_19_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.685 r  multiplicacionMantisas_reg[6]_i_3/O[3]
                         net (fo=2, routed)           0.870     8.555    multiplicacionMantisas_reg[6]_i_3_n_4
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.306     8.861 r  multiplicacionMantisas[6]_i_7/O
                         net (fo=1, routed)           0.000     8.861    multiplicacionMantisas[6]_i_7_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.408 r  multiplicacionMantisas_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.408    multiplicacionMantisas0[5]
    SLICE_X1Y17          FDRE                                         r  multiplicacionMantisas_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  multiplicacionMantisas_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)        0.062    15.153    multiplicacionMantisas_reg[5]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sumaExponente_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regR_E_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X4Y15          FDSE                                         r  sumaExponente_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDSE (Prop_fdse_C_Q)         0.141     1.613 r  sumaExponente_reg[4]/Q
                         net (fo=1, routed)           0.118     1.731    sumaExponente_reg_n_0_[4]
    SLICE_X5Y15          FDRE                                         r  regR_E_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.858     1.985    CLK_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  regR_E_reg[4]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.075     1.560    regR_E_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 regB_M_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mantisaMasUnoB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  regB_M_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  regB_M_reg[1]/Q
                         net (fo=1, routed)           0.116     1.731    regB_M[1]
    SLICE_X0Y13          FDRE                                         r  mantisaMasUnoB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  mantisaMasUnoB_reg[1]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.070     1.557    mantisaMasUnoB_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 regR_M_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regLED_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.588     1.471    CLK_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  regR_M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  regR_M_reg[2]/Q
                         net (fo=1, routed)           0.100     1.735    regR_M_reg_n_0_[2]
    SLICE_X1Y18          FDRE                                         r  regLED_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.857     1.984    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  regLED_R_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.075     1.560    regLED_R_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 regB_M_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mantisaMasUnoB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  regB_M_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  regB_M_reg[5]/Q
                         net (fo=1, routed)           0.119     1.733    regB_M[5]
    SLICE_X0Y16          FDRE                                         r  mantisaMasUnoB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  mantisaMasUnoB_reg[5]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.070     1.557    mantisaMasUnoB_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sumaExponente_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regR_E_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X4Y14          FDSE                                         r  sumaExponente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDSE (Prop_fdse_C_Q)         0.141     1.613 r  sumaExponente_reg[0]/Q
                         net (fo=1, routed)           0.119     1.733    sumaExponente_reg_n_0_[0]
    SLICE_X4Y13          FDRE                                         r  regR_E_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  regR_E_reg[0]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.070     1.557    regR_E_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 multiplicacionMantisas_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regR_M_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.025%)  route 0.119ns (38.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  multiplicacionMantisas_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  multiplicacionMantisas_reg[5]/Q
                         net (fo=1, routed)           0.119     1.732    multiplicacionMantisas_reg_n_0_[5]
    SLICE_X4Y17          LUT5 (Prop_lut5_I1_O)        0.045     1.777 r  regR_M[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    regR_M[0]
    SLICE_X4Y17          FDRE                                         r  regR_M_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.856     1.983    CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  regR_M_reg[0]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.091     1.596    regR_M_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 regA_M_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mantisaMasUnoA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.811%)  route 0.119ns (48.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.470    CLK_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  regA_M_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  regA_M_reg[5]/Q
                         net (fo=1, routed)           0.119     1.717    p_1_in[5]
    SLICE_X3Y17          FDRE                                         r  mantisaMasUnoA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.858     1.985    CLK_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  mantisaMasUnoA_reg[5]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.017     1.524    mantisaMasUnoA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 multiplicacionMantisas_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regR_M_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.316%)  route 0.117ns (38.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.588     1.471    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  multiplicacionMantisas_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  multiplicacionMantisas_reg[8]/Q
                         net (fo=3, routed)           0.117     1.729    multiplicacionMantisas_reg_n_0_[8]
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.045     1.774 r  regR_M[3]_i_1/O
                         net (fo=1, routed)           0.000     1.774    regR_M[3]
    SLICE_X3Y18          FDRE                                         r  regR_M_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.857     1.984    CLK_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  regR_M_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.092     1.577    regR_M_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 multiplicacionMantisas_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regR_M_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.588     1.471    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  multiplicacionMantisas_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  multiplicacionMantisas_reg[8]/Q
                         net (fo=3, routed)           0.148     1.760    multiplicacionMantisas_reg_n_0_[8]
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.045     1.805 r  regR_M[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    regR_M[2]
    SLICE_X2Y18          FDRE                                         r  regR_M_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.857     1.984    CLK_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  regR_M_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.121     1.606    regR_M_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 multiplicacionMantisas_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regR_M_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.115%)  route 0.118ns (38.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.588     1.471    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  multiplicacionMantisas_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  multiplicacionMantisas_reg[8]/Q
                         net (fo=3, routed)           0.118     1.730    multiplicacionMantisas_reg_n_0_[8]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.045     1.775 r  regR_M[1]_i_1/O
                         net (fo=1, routed)           0.000     1.775    regR_M[1]
    SLICE_X3Y18          FDRE                                         r  regR_M_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.857     1.984    CLK_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  regR_M_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.091     1.576    regR_M_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    checkNorm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    checkNorm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    mantisaMasUnoA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    mantisaMasUnoA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    mantisaMasUnoA_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    mantisaMasUnoA_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    mantisaMasUnoA_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    mantisaMasUnoA_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    mantisaMasUnoB_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    checkNorm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    checkNorm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    checkNorm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    checkNorm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    mantisaMasUnoA_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    mantisaMasUnoA_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    mantisaMasUnoA_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    mantisaMasUnoA_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    mantisaMasUnoA_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    mantisaMasUnoA_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    checkNorm_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    checkNorm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    checkNorm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    checkNorm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    mantisaMasUnoA_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    mantisaMasUnoA_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    mantisaMasUnoA_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    mantisaMasUnoA_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    mantisaMasUnoA_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    mantisaMasUnoA_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regLED_R_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.098ns  (logic 3.964ns (48.952%)  route 4.134ns (51.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.628     5.149    CLK_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  regLED_R_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  regLED_R_reg[9]/Q
                         net (fo=1, routed)           4.134     9.739    LED_Resultado_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    13.248 r  LED_Resultado_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.248    LED_Resultado[9]
    V3                                                                r  LED_Resultado[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.951ns  (logic 3.981ns (50.072%)  route 3.970ns (49.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.628     5.149    CLK_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  regLED_R_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  regLED_R_reg[10]/Q
                         net (fo=1, routed)           3.970     9.575    LED_Resultado_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.101 r  LED_Resultado_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.101    LED_Resultado[10]
    W3                                                                r  LED_Resultado[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.241ns  (logic 3.960ns (54.687%)  route 3.281ns (45.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.626     5.147    CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  regLED_R_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  regLED_R_reg[11]/Q
                         net (fo=1, routed)           3.281     8.884    LED_Resultado_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.388 r  LED_Resultado_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.388    LED_Resultado[11]
    U3                                                                r  LED_Resultado[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.367ns  (logic 3.986ns (62.599%)  route 2.381ns (37.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  regLED_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  regLED_R_reg[1]/Q
                         net (fo=1, routed)           2.381     7.986    LED_Resultado_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.515 r  LED_Resultado_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.515    LED_Resultado[1]
    E19                                                               r  LED_Resultado[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.096ns  (logic 4.024ns (66.011%)  route 2.072ns (33.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  regLED_R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  regLED_R_reg[6]/Q
                         net (fo=1, routed)           2.072     7.745    LED_Resultado_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.251 r  LED_Resultado_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.251    LED_Resultado[6]
    U14                                                               r  LED_Resultado[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.085ns  (logic 4.019ns (66.043%)  route 2.066ns (33.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  regLED_R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  regLED_R_reg[7]/Q
                         net (fo=1, routed)           2.066     7.740    LED_Resultado_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.240 r  LED_Resultado_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.240    LED_Resultado[7]
    V14                                                               r  LED_Resultado[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.075ns  (logic 4.022ns (66.206%)  route 2.053ns (33.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  regLED_R_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  regLED_R_reg[8]/Q
                         net (fo=1, routed)           2.053     7.726    LED_Resultado_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.230 r  LED_Resultado_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.230    LED_Resultado[8]
    V13                                                               r  LED_Resultado[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.948ns  (logic 4.023ns (67.637%)  route 1.925ns (32.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  regLED_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  regLED_R_reg[0]/Q
                         net (fo=1, routed)           1.925     7.598    LED_Resultado_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.103 r  LED_Resultado_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.103    LED_Resultado[0]
    U16                                                               r  LED_Resultado[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 4.095ns (69.310%)  route 1.813ns (30.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  regLED_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  regLED_R_reg[2]/Q
                         net (fo=1, routed)           1.813     7.381    LED_Resultado_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.676    11.056 r  LED_Resultado_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.056    LED_Resultado[2]
    U19                                                               r  LED_Resultado[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 3.970ns (67.384%)  route 1.922ns (32.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  regLED_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  regLED_R_reg[5]/Q
                         net (fo=1, routed)           1.922     7.529    LED_Resultado_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.044 r  LED_Resultado_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.044    LED_Resultado[5]
    U15                                                               r  LED_Resultado[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regLED_R_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.670ns  (logic 1.351ns (80.875%)  route 0.319ns (19.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  regLED_R_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  regLED_R_reg[4]/Q
                         net (fo=1, routed)           0.319     1.933    LED_Resultado_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.142 r  LED_Resultado_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.142    LED_Resultado[4]
    W18                                                               r  LED_Resultado[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.391ns (80.902%)  route 0.328ns (19.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.588     1.471    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  regLED_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  regLED_R_reg[3]/Q
                         net (fo=1, routed)           0.328     1.928    LED_Resultado_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.263     3.191 r  LED_Resultado_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.191    LED_Resultado[3]
    V19                                                               r  LED_Resultado[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.384ns (77.831%)  route 0.394ns (22.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.588     1.471    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  regLED_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  regLED_R_reg[2]/Q
                         net (fo=1, routed)           0.394     1.993    LED_Resultado_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.256     3.250 r  LED_Resultado_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.250    LED_Resultado[2]
    U19                                                               r  LED_Resultado[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.370ns (75.990%)  route 0.433ns (24.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  regLED_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  regLED_R_reg[0]/Q
                         net (fo=1, routed)           0.433     2.072    LED_Resultado_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.278 r  LED_Resultado_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.278    LED_Resultado[0]
    U16                                                               r  LED_Resultado[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.357ns (75.097%)  route 0.450ns (24.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  regLED_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  regLED_R_reg[5]/Q
                         net (fo=1, routed)           0.450     2.064    LED_Resultado_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.279 r  LED_Resultado_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.279    LED_Resultado[5]
    U15                                                               r  LED_Resultado[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.366ns (73.825%)  route 0.484ns (26.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  regLED_R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  regLED_R_reg[7]/Q
                         net (fo=1, routed)           0.484     2.123    LED_Resultado_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.325 r  LED_Resultado_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.325    LED_Resultado[7]
    V14                                                               r  LED_Resultado[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.369ns (73.844%)  route 0.485ns (26.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  regLED_R_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  regLED_R_reg[8]/Q
                         net (fo=1, routed)           0.485     2.124    LED_Resultado_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.329 r  LED_Resultado_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.329    LED_Resultado[8]
    V13                                                               r  LED_Resultado[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.371ns (73.357%)  route 0.498ns (26.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  regLED_R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  regLED_R_reg[6]/Q
                         net (fo=1, routed)           0.498     2.137    LED_Resultado_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.344 r  LED_Resultado_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.344    LED_Resultado[6]
    U14                                                               r  LED_Resultado[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.372ns (69.169%)  route 0.611ns (30.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.588     1.471    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  regLED_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  regLED_R_reg[1]/Q
                         net (fo=1, routed)           0.611     2.224    LED_Resultado_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.454 r  LED_Resultado_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.454    LED_Resultado[1]
    E19                                                               r  LED_Resultado[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regLED_R_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Resultado[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.346ns (54.736%)  route 1.113ns (45.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.470    CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  regLED_R_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  regLED_R_reg[11]/Q
                         net (fo=1, routed)           1.113     2.724    LED_Resultado_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.929 r  LED_Resultado_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.929    LED_Resultado[11]
    U3                                                                r  LED_Resultado[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Switches_Entradas[10]
                            (input port)
  Destination:            regB_E_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.371ns  (logic 1.458ns (27.144%)  route 3.913ns (72.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  Switches_Entradas[10] (IN)
                         net (fo=0)                   0.000     0.000    Switches_Entradas[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Switches_Entradas_IBUF[10]_inst/O
                         net (fo=2, routed)           3.913     5.371    Switches_Entradas_IBUF[10]
    SLICE_X2Y17          FDRE                                         r  regB_E_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.852    CLK_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  regB_E_reg[4]/C

Slack:                    inf
  Source:                 Switches_Entradas[8]
                            (input port)
  Destination:            regB_E_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.274ns  (logic 1.454ns (27.579%)  route 3.819ns (72.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Switches_Entradas[8] (IN)
                         net (fo=0)                   0.000     0.000    Switches_Entradas[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Switches_Entradas_IBUF[8]_inst/O
                         net (fo=2, routed)           3.819     5.274    Switches_Entradas_IBUF[8]
    SLICE_X2Y17          FDRE                                         r  regB_E_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.852    CLK_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  regB_E_reg[2]/C

Slack:                    inf
  Source:                 Switches_Entradas[10]
                            (input port)
  Destination:            regA_E_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.056ns  (logic 1.458ns (28.834%)  route 3.598ns (71.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  Switches_Entradas[10] (IN)
                         net (fo=0)                   0.000     0.000    Switches_Entradas[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Switches_Entradas_IBUF[10]_inst/O
                         net (fo=2, routed)           3.598     5.056    Switches_Entradas_IBUF[10]
    SLICE_X5Y17          FDRE                                         r  regA_E_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.509     4.850    CLK_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  regA_E_reg[4]/C

Slack:                    inf
  Source:                 Switches_Entradas[11]
                            (input port)
  Destination:            regB_S_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 1.464ns (28.988%)  route 3.586ns (71.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  Switches_Entradas[11] (IN)
                         net (fo=0)                   0.000     0.000    Switches_Entradas[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Switches_Entradas_IBUF[11]_inst/O
                         net (fo=2, routed)           3.586     5.050    Switches_Entradas_IBUF[11]
    SLICE_X2Y17          FDRE                                         r  regB_S_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.852    CLK_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  regB_S_reg/C

Slack:                    inf
  Source:                 Switches_Entradas[11]
                            (input port)
  Destination:            regA_S_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.031ns  (logic 1.464ns (29.099%)  route 3.567ns (70.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  Switches_Entradas[11] (IN)
                         net (fo=0)                   0.000     0.000    Switches_Entradas[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Switches_Entradas_IBUF[11]_inst/O
                         net (fo=2, routed)           3.567     5.031    Switches_Entradas_IBUF[11]
    SLICE_X5Y17          FDRE                                         r  regA_S_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.509     4.850    CLK_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  regA_S_reg/C

Slack:                    inf
  Source:                 Switches_Entradas[8]
                            (input port)
  Destination:            regA_E_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.948ns  (logic 1.454ns (29.397%)  route 3.493ns (70.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Switches_Entradas[8] (IN)
                         net (fo=0)                   0.000     0.000    Switches_Entradas[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Switches_Entradas_IBUF[8]_inst/O
                         net (fo=2, routed)           3.493     4.948    Switches_Entradas_IBUF[8]
    SLICE_X5Y17          FDRE                                         r  regA_E_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.509     4.850    CLK_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  regA_E_reg[2]/C

Slack:                    inf
  Source:                 Switches_Entradas[9]
                            (input port)
  Destination:            regB_E_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.907ns  (logic 1.452ns (29.592%)  route 3.455ns (70.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Switches_Entradas[9] (IN)
                         net (fo=0)                   0.000     0.000    Switches_Entradas[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  Switches_Entradas_IBUF[9]_inst/O
                         net (fo=2, routed)           3.455     4.907    Switches_Entradas_IBUF[9]
    SLICE_X2Y17          FDRE                                         r  regB_E_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.511     4.852    CLK_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  regB_E_reg[3]/C

Slack:                    inf
  Source:                 Switches_Entradas[9]
                            (input port)
  Destination:            regA_E_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.452ns (29.952%)  route 3.396ns (70.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Switches_Entradas[9] (IN)
                         net (fo=0)                   0.000     0.000    Switches_Entradas[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  Switches_Entradas_IBUF[9]_inst/O
                         net (fo=2, routed)           3.396     4.848    Switches_Entradas_IBUF[9]
    SLICE_X5Y17          FDRE                                         r  regA_E_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.509     4.850    CLK_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  regA_E_reg[3]/C

Slack:                    inf
  Source:                 BTN_Reset
                            (input port)
  Destination:            multiplicacionMantisas_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 1.595ns (33.873%)  route 3.114ns (66.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN_Reset (IN)
                         net (fo=0)                   0.000     0.000    BTN_Reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_Reset_IBUF_inst/O
                         net (fo=27, routed)          1.687     3.128    BTN_Reset_IBUF
    SLICE_X3Y14          LUT1 (Prop_lut1_I0_O)        0.154     3.282 r  mantisaMasUnoB[5]_i_1/O
                         net (fo=57, routed)          1.428     4.710    mantisaMasUnoB[5]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  multiplicacionMantisas_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.508     4.849    CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  multiplicacionMantisas_reg[11]/C

Slack:                    inf
  Source:                 BTN_Reset
                            (input port)
  Destination:            multiplicacionMantisas_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 1.595ns (33.873%)  route 3.114ns (66.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN_Reset (IN)
                         net (fo=0)                   0.000     0.000    BTN_Reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_Reset_IBUF_inst/O
                         net (fo=27, routed)          1.687     3.128    BTN_Reset_IBUF
    SLICE_X3Y14          LUT1 (Prop_lut1_I0_O)        0.154     3.282 r  mantisaMasUnoB[5]_i_1/O
                         net (fo=57, routed)          1.428     4.710    mantisaMasUnoB[5]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  multiplicacionMantisas_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.508     4.849    CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  multiplicacionMantisas_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_Reset
                            (input port)
  Destination:            regB_E_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.210ns (36.174%)  route 0.370ns (63.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN_Reset (IN)
                         net (fo=0)                   0.000     0.000    BTN_Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTN_Reset_IBUF_inst/O
                         net (fo=27, routed)          0.370     0.579    BTN_Reset_IBUF
    SLICE_X1Y13          FDRE                                         r  regB_E_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  regB_E_reg[0]/C

Slack:                    inf
  Source:                 BTN_Reset
                            (input port)
  Destination:            regB_E_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.210ns (36.174%)  route 0.370ns (63.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN_Reset (IN)
                         net (fo=0)                   0.000     0.000    BTN_Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTN_Reset_IBUF_inst/O
                         net (fo=27, routed)          0.370     0.579    BTN_Reset_IBUF
    SLICE_X1Y13          FDRE                                         r  regB_E_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  regB_E_reg[1]/C

Slack:                    inf
  Source:                 BTN_Reset
                            (input port)
  Destination:            regB_M_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.210ns (36.174%)  route 0.370ns (63.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN_Reset (IN)
                         net (fo=0)                   0.000     0.000    BTN_Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTN_Reset_IBUF_inst/O
                         net (fo=27, routed)          0.370     0.579    BTN_Reset_IBUF
    SLICE_X1Y13          FDRE                                         r  regB_M_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  regB_M_reg[0]/C

Slack:                    inf
  Source:                 BTN_Reset
                            (input port)
  Destination:            regB_M_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.210ns (36.174%)  route 0.370ns (63.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN_Reset (IN)
                         net (fo=0)                   0.000     0.000    BTN_Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTN_Reset_IBUF_inst/O
                         net (fo=27, routed)          0.370     0.579    BTN_Reset_IBUF
    SLICE_X1Y13          FDRE                                         r  regB_M_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  regB_M_reg[1]/C

Slack:                    inf
  Source:                 BTN_Reset
                            (input port)
  Destination:            regB_M_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.210ns (36.174%)  route 0.370ns (63.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN_Reset (IN)
                         net (fo=0)                   0.000     0.000    BTN_Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTN_Reset_IBUF_inst/O
                         net (fo=27, routed)          0.370     0.579    BTN_Reset_IBUF
    SLICE_X1Y13          FDRE                                         r  regB_M_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  regB_M_reg[2]/C

Slack:                    inf
  Source:                 BTN_Reset
                            (input port)
  Destination:            regB_M_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.210ns (36.174%)  route 0.370ns (63.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN_Reset (IN)
                         net (fo=0)                   0.000     0.000    BTN_Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTN_Reset_IBUF_inst/O
                         net (fo=27, routed)          0.370     0.579    BTN_Reset_IBUF
    SLICE_X1Y13          FDRE                                         r  regB_M_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  regB_M_reg[3]/C

Slack:                    inf
  Source:                 Switches_Entradas[3]
                            (input port)
  Destination:            regA_M_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.217ns (35.603%)  route 0.392ns (64.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Switches_Entradas[3] (IN)
                         net (fo=0)                   0.000     0.000    Switches_Entradas[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  Switches_Entradas_IBUF[3]_inst/O
                         net (fo=2, routed)           0.392     0.609    Switches_Entradas_IBUF[3]
    SLICE_X0Y12          FDRE                                         r  regA_M_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.862     1.989    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  regA_M_reg[3]/C

Slack:                    inf
  Source:                 Switches_Entradas[2]
                            (input port)
  Destination:            regB_M_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.232ns (37.514%)  route 0.386ns (62.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Switches_Entradas[2] (IN)
                         net (fo=0)                   0.000     0.000    Switches_Entradas[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Switches_Entradas_IBUF[2]_inst/O
                         net (fo=2, routed)           0.386     0.618    Switches_Entradas_IBUF[2]
    SLICE_X1Y13          FDRE                                         r  regB_M_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  regB_M_reg[2]/C

Slack:                    inf
  Source:                 Switches_Entradas[0]
                            (input port)
  Destination:            regA_M_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.221ns (35.404%)  route 0.403ns (64.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Switches_Entradas[0] (IN)
                         net (fo=0)                   0.000     0.000    Switches_Entradas[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  Switches_Entradas_IBUF[0]_inst/O
                         net (fo=2, routed)           0.403     0.624    Switches_Entradas_IBUF[0]
    SLICE_X0Y14          FDRE                                         r  regA_M_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  regA_M_reg[0]/C

Slack:                    inf
  Source:                 BTN_Save_Var_B
                            (input port)
  Destination:            regB_M_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.219ns (34.877%)  route 0.409ns (65.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN_Save_Var_B (IN)
                         net (fo=0)                   0.000     0.000    BTN_Save_Var_B
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_Save_Var_B_IBUF_inst/O
                         net (fo=12, routed)          0.409     0.629    BTN_Save_Var_B_IBUF
    SLICE_X2Y16          FDRE                                         r  regB_M_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  regB_M_reg[4]/C





