{"P4": {"labels": ["learning"], "postTitle": "Digital Logic with Verilog Design", "postUrl": "post/Digital%20Logic%20with%20Verilog%20Design.html", "createdDate": "2025-07-09", "dateLabelColor": "#0969da"}, "P3": {"labels": ["enhancement", "question"], "postTitle": "Data Compression", "postUrl": "post/Data%20Compression.html", "createdDate": "2024-08-16", "dateLabelColor": "#bc4c00"}, "P2": {"labels": ["bug", "enhancement"], "postTitle": "SMTP\u5b9e\u9a8c", "postUrl": "post/SMTP-shi-yan.html", "createdDate": "2024-07-18", "dateLabelColor": "#bc4c00"}, "labelColorDict": {"bug": "#d73a4a", "documentation": "#0075ca", "duplicate": "#cfd3d7", "enhancement": "#a2eeef", "good first issue": "#7057ff", "help wanted": "#008672", "invalid": "#e4e669", "learning": "#f62d8f", "question": "#d876e3", "wontfix": "#ffffff"}}