Info: Starting: Create testbench Qsys system
Info: D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project.ipx
Info: qsys-generate D:\NSEE-DEV\HW_V01\Qsys_Project\MebX_Qsys_Project.qsys --testbench=STANDARD --output-directory=D:\NSEE-DEV\HW_V01\Qsys_Project --family="Stratix IV" --part=EP4SGX230KF40C2
Progress: Loading Qsys_Project/MebX_Qsys_Project.qsys
Progress: Reading input file
Progress: Adding SEVEN_SEGMENT_CONTROLLER_0 [SEVEN_SEGMENT_CONTROLLER 1.0]
Progress: Parameterizing module SEVEN_SEGMENT_CONTROLLER_0
Progress: Adding clk_100 [clock_source 16.1]
Progress: Parameterizing module clk_100
Progress: Adding clk_200 [clock_source 16.1]
Progress: Parameterizing module clk_200
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_afi_50 [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module clock_bridge_afi_50
Progress: Adding csense_adc_fo [altera_avalon_pio 16.1]
Progress: Parameterizing module csense_adc_fo
Progress: Adding csense_cs_n [altera_avalon_pio 16.1]
Progress: Parameterizing module csense_cs_n
Progress: Adding csense_sck [altera_avalon_pio 16.1]
Progress: Parameterizing module csense_sck
Progress: Adding csense_sdi [altera_avalon_pio 16.1]
Progress: Parameterizing module csense_sdi
Progress: Adding csense_sdo [altera_avalon_pio 16.1]
Progress: Parameterizing module csense_sdo
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding dma_M1_M2 [altera_msgdma 16.1]
Progress: Parameterizing module dma_M1_M2
Progress: Adding dma_M2_M1 [altera_msgdma 16.1]
Progress: Parameterizing module dma_M2_M1
Progress: Adding ext_flash [altera_generic_tristate_controller 16.1]
Progress: Parameterizing module ext_flash
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding m1_clock_bridge [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module m1_clock_bridge
Progress: Adding m1_ddr2_i2c_scl [altera_avalon_pio 16.1]
Progress: Parameterizing module m1_ddr2_i2c_scl
Progress: Adding m1_ddr2_i2c_sda [altera_avalon_pio 16.1]
Progress: Parameterizing module m1_ddr2_i2c_sda
Progress: Adding m1_ddr2_memory [altera_mem_if_ddr2_emif 16.1]
Progress: Parameterizing module m1_ddr2_memory
Progress: Adding m2_ddr2_i2c_scl [altera_avalon_pio 16.1]
Progress: Parameterizing module m2_ddr2_i2c_scl
Progress: Adding m2_ddr2_i2c_sda [altera_avalon_pio 16.1]
Progress: Parameterizing module m2_ddr2_i2c_sda
Progress: Adding m2_ddr2_memory [altera_mem_if_ddr2_emif 16.1]
Progress: Parameterizing module m2_ddr2_memory
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_BUTTON [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_BUTTON
Progress: Adding pio_DIP [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_DIP
Progress: Adding pio_EXT [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_EXT
Progress: Adding pio_LED [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_LED
Progress: Adding pio_LED_painel [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_LED_painel
Progress: Adding pio_RST_ETH [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_RST_ETH
Progress: Adding sd_clk [altera_avalon_pio 16.1]
Progress: Parameterizing module sd_clk
Progress: Adding sd_cmd [altera_avalon_pio 16.1]
Progress: Parameterizing module sd_cmd
Progress: Adding sd_dat [altera_avalon_pio 16.1]
Progress: Parameterizing module sd_dat
Progress: Adding sd_wp_n [altera_avalon_pio 16.1]
Progress: Parameterizing module sd_wp_n
Progress: Adding sgdma_rx [altera_avalon_sgdma 16.1]
Progress: Parameterizing module sgdma_rx
Progress: Adding sgdma_tx [altera_avalon_sgdma 16.1]
Progress: Parameterizing module sgdma_tx
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding temp_scl [altera_avalon_pio 16.1]
Progress: Parameterizing module temp_scl
Progress: Adding temp_sda [altera_avalon_pio 16.1]
Progress: Parameterizing module temp_sda
Progress: Adding timer_1ms [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1ms
Progress: Adding timer_1us [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1us
Progress: Adding tristate_conduit_bridge_0 [altera_tristate_conduit_bridge 16.1]
Progress: Parameterizing module tristate_conduit_bridge_0
Progress: Adding tse_mac [altera_eth_tse 16.1]
Progress: Parameterizing module tse_mac
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MebX_Qsys_Project.csense_sdo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.dma_M1_M2: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_M2_M1: Response information port is disabled. Enable the response port if data transfer information is required by host
Warning: MebX_Qsys_Project.ext_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: MebX_Qsys_Project.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MebX_Qsys_Project.m1_ddr2_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.m1_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Info: MebX_Qsys_Project.m2_ddr2_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.m2_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Warning: MebX_Qsys_Project.m2_ddr2_memory.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: MebX_Qsys_Project.pio_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.pio_DIP: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.pio_EXT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.sd_cmd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.sd_dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.sd_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: MebX_Qsys_Project.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: MebX_Qsys_Project.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MebX_Qsys_Project.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: MebX_Qsys_Project.temp_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.tse_mac: MII/GMII is automatically selected in 10/100/1000 Mb Ethernet MAC with 1000BASE-X/SGMII PCS core variations
Info: MebX_Qsys_Project.sgdma_tx.out/tse_mac.transmit: The sink has a error signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: MebX_Qsys_Project.tse_mac.receive/sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: MebX_Qsys_Project.tse_mac.receive/sgdma_rx.in: The source has a error signal of 6 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga/16.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga\16.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga\16.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga\16.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga\16.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga/16.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index D:\NSEE-DEV\HW_V01\Qsys_Project\MebX_Qsys_Project\testbench\MebX_Qsys_Project.ipx
Progress: Loading Qsys_Project/MebX_Qsys_Project.qsys
Info: D:/NSEE-DEV/HW_V01/Qsys_Project/* matched 6 files in 0.01 seconds
Info: D:/NSEE-DEV/HW_V01/Qsys_Project/ip/**/* matched 0 files in 0.00 seconds
Info: D:/NSEE-DEV/HW_V01/Qsys_Project/*/* matched 18 files in 0.00 seconds
Info: D:\NSEE-DEV\HW_V01\Qsys_Project\MebX_Qsys_Project\testbench\MebX_Qsys_Project.ipx described 0 plugins, 3 paths, in 0.01 seconds
Progress: Loading testbench/MebX_Qsys_Project_tb.qsys
Info: D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/* matched 12 files in 0.02 seconds
Info: D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/*/* matched 8 files in 0.00 seconds
Info: Reading index C:\Users\rfranca\.altera.quartus\ip\16.1\ip_search_path\user_components.ipx
Progress: Loading Avalon/RMAP_SPW_hw.tcl
Progress: Loading Avalon/SEVEN_SEGMENT_CONTROLLER_hw.tcl
Progress: Loading Avalon/SIMUSpW_hw.tcl
Progress: Loading Avalon/sync_hw.tcl
Info: D:/NSEE-DEV/HW_V01/Hardware_Project/Avalon/**/* matched 13 files in 0.10 seconds
Info: C:\Users\rfranca\.altera.quartus\ip\16.1\ip_search_path\user_components.ipx described 0 plugins, 1 paths, in 0.11 seconds
Info: C:/Users/rfranca/.altera.quartus/ip/16.1/**/* matched 2 files in 0.11 seconds
Info: C:/intelfpga/16.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga/16.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga/16.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga\16.1\ip\altera\altera_components.ipx
Info: C:\intelfpga\16.1\ip\altera\altera_components.ipx described 1974 plugins, 0 paths, in 0.18 seconds
Info: C:/intelfpga/16.1/ip/**/* matched 141 files in 0.19 seconds
Info: C:/intelfpga/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga\16.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga\16.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga/16.1/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index C:\intelfpga\16.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga\16.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga/16.1/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: C:/intelfpga/16.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\intelfpga\16.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.34 seconds
Info: C:/intelfpga/16.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.34 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga/16.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: MebX_Qsys_Project
Info: TB_Gen: System design is: MebX_Qsys_Project
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property button EXPORT_OF
Info: get_instance_property pio_BUTTON CLASS_NAME
Info: get_instance_assignment pio_BUTTON testbench.partner.map.external_connection
Info: get_interface_property clk50 EXPORT_OF
Info: get_instance_property clk_50 CLASS_NAME
Info: get_instance_assignment clk_50 testbench.partner.map.clk_in
Info: get_interface_property csense_adc_fo EXPORT_OF
Info: get_instance_property csense_adc_fo CLASS_NAME
Info: get_instance_assignment csense_adc_fo testbench.partner.map.external_connection
Info: get_interface_property csense_cs_n EXPORT_OF
Info: get_instance_property csense_cs_n CLASS_NAME
Info: get_instance_assignment csense_cs_n testbench.partner.map.external_connection
Info: get_interface_property csense_sck EXPORT_OF
Info: get_instance_property csense_sck CLASS_NAME
Info: get_instance_assignment csense_sck testbench.partner.map.external_connection
Info: get_interface_property csense_sdi EXPORT_OF
Info: get_instance_property csense_sdi CLASS_NAME
Info: get_instance_assignment csense_sdi testbench.partner.map.external_connection
Info: get_interface_property csense_sdo EXPORT_OF
Info: get_instance_property csense_sdo CLASS_NAME
Info: get_instance_assignment csense_sdo testbench.partner.map.external_connection
Info: get_interface_property dip EXPORT_OF
Info: get_instance_property pio_DIP CLASS_NAME
Info: get_instance_assignment pio_DIP testbench.partner.map.external_connection
Info: get_interface_property eth_rst EXPORT_OF
Info: get_instance_property pio_RST_ETH CLASS_NAME
Info: get_instance_assignment pio_RST_ETH testbench.partner.map.external_connection
Info: get_interface_property ext EXPORT_OF
Info: get_instance_property pio_EXT CLASS_NAME
Info: get_instance_assignment pio_EXT testbench.partner.map.external_connection
Info: get_interface_property led_de4 EXPORT_OF
Info: get_instance_property pio_LED CLASS_NAME
Info: get_instance_assignment pio_LED testbench.partner.map.external_connection
Info: get_interface_property led_painel EXPORT_OF
Info: get_instance_property pio_LED_painel CLASS_NAME
Info: get_instance_assignment pio_LED_painel testbench.partner.map.external_connection
Info: get_interface_property m1_ddr2_i2c_scl EXPORT_OF
Info: get_instance_property m1_ddr2_i2c_scl CLASS_NAME
Info: get_instance_assignment m1_ddr2_i2c_scl testbench.partner.map.external_connection
Info: get_interface_property m1_ddr2_i2c_sda EXPORT_OF
Info: get_instance_property m1_ddr2_i2c_sda CLASS_NAME
Info: get_instance_assignment m1_ddr2_i2c_sda testbench.partner.map.external_connection
Info: get_interface_property m1_ddr2_memory EXPORT_OF
Info: get_instance_property m1_ddr2_memory CLASS_NAME
Info: get_instance_assignment m1_ddr2_memory testbench.partner.map.memory
Info: get_instance_assignment m1_ddr2_memory testbench.partner.map.memory
Info: get_instance_assignment m1_ddr2_memory testbench.partner.map.memory
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.class
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.version
Info: get_instance_assignments m1_ddr2_memory
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AC_PARITY
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR0
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR0_CALIB
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR0_DLL_RESET
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR0_DLL_RESET_MIRR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR0_MIRR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR1
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR1_CALIB
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR1_MIRR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR1_OCD_ENABLE
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR2
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR2_MIRR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR3
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR3_MIRR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.ADDR_CMD_DDR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.ADDR_RATE_RATIO
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AFI_ADDR_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AFI_BANKADDR_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AFI_CLK_EN_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AFI_CLK_PAIR_COUNT
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AFI_CONTROL_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AFI_CS_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AFI_DM_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AFI_DQ_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AFI_ODT_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AFI_RATE_RATIO
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AFI_RLAT_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AFI_RRANK_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AFI_WLAT_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AFI_WRANK_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AFI_WRITE_DQS_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.ALTMEMPHY_COMPATIBLE_MODE
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AP_MODE
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.AP_MODE_EN
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.CFG_TCCD
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.CFG_TCCD_NS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.CTL_RD_TO_PCH_EXTRA_CLK
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.CTL_RD_TO_RD_EXTRA_CLK
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.CTL_WR_TO_WR_EXTRA_CLK
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.CUT_NEW_FAMILY_TIMING
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.DATA_RATE_RATIO
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.DAT_DATA_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.DEVICE_DEPTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.DEVICE_FAMILY
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.DEVICE_FAMILY_PARAM
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.DEVICE_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.DISABLE_CHILD_MESSAGING
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.DISCRETE_FLY_BY
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.DQ_DDR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.DUPLICATE_AC
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.FLY_BY
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.FORCE_DQS_TRACKING
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.FORCE_SHADOW_REGS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.HARD_EMIF
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.HARD_PHY
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.HHP_HPS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.HHP_HPS_SIMULATION
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.HHP_HPS_VERIFICATION
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.HPS_PROTOCOL
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.IS_ES_DEVICE
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.LRDIMM
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.LRDIMM_INT
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_ASR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_ATCL
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_ATCL_INT
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_AUTO_LEVELING_MODE
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_BANKADDR_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_BL
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_BT
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_BURST_LENGTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_CK_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_CLK_EN_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_CLK_FREQ
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_CLK_FREQ_MAX
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_CLK_MAX_NS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_CLK_MAX_PS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_CLK_TO_DQS_CAPTURE_DELAY
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_COL_ADDR_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_CS_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_DLL_EN
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_DQS_TO_CLK_CAPTURE_DELAY
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_DQ_PER_DQS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_DQ_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_DRV_STR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_FORMAT
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_GUARANTEED_WRITE_INIT
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_ADDR_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_ADDR_WIDTH_MIN
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_BANKADDR_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_BOARD_BASE_DELAY
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CHIP_BITS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CK_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CLK_EN_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CLK_PAIR_COUNT
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_COL_ADDR_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CONTROL_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CS_PER_DIMM
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CS_PER_RANK
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CS_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_DM_PINS_EN
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_DM_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_DQSN_EN
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_DQS_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_DQ_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_LRDIMM_RM
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_NUMBER_OF_RANKS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_ODT_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_RD_TO_WR_TURNAROUND_OCT
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_READ_DQS_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_ROW_ADDR_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_SIM_VALID_WINDOW
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_WRITE_DQS_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_WR_TO_RD_TURNAROUND_OCT
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_INIT_EN
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_INIT_FILE
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_LEVELING
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_LRDIMM_ENABLED
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_MIRROR_ADDRESSING
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_MIRROR_ADDRESSING_DEC
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_NUMBER_OF_DIMMS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_NUMBER_OF_RANKS_PER_DEVICE
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_NUMBER_OF_RANKS_PER_DIMM
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_PD
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_RANK_MULTIPLICATION_FACTOR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_REGDIMM_ENABLED
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_ROW_ADDR_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_RTT_NOM
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_SRT
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TCL
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TDQSCK
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TFAW
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TFAW_NS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TINIT_CK
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TINIT_US
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TMRD_CK
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRAS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRAS_NS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRC
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRCD
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRCD_NS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TREFI
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TREFI_US
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRFC
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRFC_NS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRP
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRP_NS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRRD
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRRD_NS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRTP
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRTP_NS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TWR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TWR_NS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TWTR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_TYPE
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_USER_LEVELING_MODE
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_VENDOR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_VERBOSE
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MEM_WTCL_INT
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR0_BL
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR0_BT
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR0_CAS_LATENCY
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR0_DLL
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR0_PD
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR0_WR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR1_AL
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR1_DLL
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR1_DQS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR1_ODS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR1_QOFF
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR1_RDQS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR1_RTT
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR1_TDQS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR1_WL
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR2_ASR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR2_CWL
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR2_RTT_WR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR2_SRF
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR2_SRT
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR3_MPR
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR3_MPR_AA
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MR3_MPR_RF
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.MRS_MIRROR_PING_PONG_ATSO
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.NEXTGEN
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.PARSE_FRIENDLY_DEVICE_FAMILY
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.PARSE_FRIENDLY_DEVICE_FAMILY_PARAM
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.PINGPONGPHY_EN
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.PRE_V_SERIES_FAMILY
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.RATE
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.RDIMM
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.RDIMM_INT
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.REFRESH_BURST_VALIDATION
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.SCC_DATA_WIDTH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.SPEED_GRADE
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.SYS_INFO_DEVICE_FAMILY
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDQSCK
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDQSCKDL
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDQSCKDM
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDQSCKDS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDQSH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDQSQ
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDQSS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDSH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDSS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TIH
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TIS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TQHS
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.TRK_PARALLEL_SCC_LOAD
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.USE_DQS_TRACKING
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.USE_HPS_DQS_TRACKING
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.USE_MEM_CLK_FREQ
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY
Info: get_instance_assignment m1_ddr2_memory testbench.partner.mem_model.parameter.USE_SHADOW_REGS
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory' partner_name: 'm1_ddr2_memory_mem_model'
Info: TB_Gen: Interface 'm1_ddr2_memory' partner_name: 'm1_ddr2_memory_mem_model'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' m1_ddr2_memory.partner_intf: 'memory'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' m1_ddr2_memory.partner_intf: 'memory'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_class: 'altera_mem_if_ddr2_mem_model'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_class: 'altera_mem_if_ddr2_mem_model'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_version: ''
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_version: ''
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_PARITY: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_PARITY: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR0: '0101001100011'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR0: '0101001100011'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_CALIB: '0101001100011'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_CALIB: '0101001100011'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_DLL_RESET: '0101101100011'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_DLL_RESET: '0101101100011'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_DLL_RESET_MIRR: ''
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_DLL_RESET_MIRR: ''
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_MIRR: ''
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_MIRR: ''
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR1: '0000001000100'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR1: '0000001000100'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR1_CALIB: ''
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR1_CALIB: ''
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR1_MIRR: ''
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR1_MIRR: ''
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR1_OCD_ENABLE: '0001111000100'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR1_OCD_ENABLE: '0001111000100'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR2: '0000010000000'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR2: '0000010000000'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR2_MIRR: ''
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR2_MIRR: ''
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR3: '0000000000000'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR3: '0000000000000'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR3_MIRR: ''
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AC_ROM_MR3_MIRR: ''
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.ADDR_CMD_DDR: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.ADDR_CMD_DDR: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.ADDR_RATE_RATIO: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.ADDR_RATE_RATIO: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_ADDR_WIDTH: '28'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_ADDR_WIDTH: '28'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_BANKADDR_WIDTH: '6'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_BANKADDR_WIDTH: '6'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_CLK_EN_WIDTH: '2'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_CLK_EN_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_CLK_PAIR_COUNT: '2'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_CLK_PAIR_COUNT: '2'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_CONTROL_WIDTH: '2'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_CONTROL_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_CS_WIDTH: '2'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_CS_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_DM_WIDTH: '32'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_DM_WIDTH: '32'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_DQ_WIDTH: '256'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_DQ_WIDTH: '256'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_ODT_WIDTH: '2'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_ODT_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_RATE_RATIO: '2'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_RATE_RATIO: '2'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_RLAT_WIDTH: '6'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_RLAT_WIDTH: '6'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_RRANK_WIDTH: '16'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_RRANK_WIDTH: '16'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_WLAT_WIDTH: '6'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_WLAT_WIDTH: '6'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_WRANK_WIDTH: '16'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_WRANK_WIDTH: '16'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_WRITE_DQS_WIDTH: '16'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AFI_WRITE_DQS_WIDTH: '16'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.ALTMEMPHY_COMPATIBLE_MODE: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.ALTMEMPHY_COMPATIBLE_MODE: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AP_MODE: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AP_MODE: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AP_MODE_EN: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.AP_MODE_EN: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CFG_TCCD: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CFG_TCCD: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CFG_TCCD_NS: '2.5'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CFG_TCCD_NS: '2.5'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CTL_RD_TO_PCH_EXTRA_CLK: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CTL_RD_TO_PCH_EXTRA_CLK: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CTL_RD_TO_RD_EXTRA_CLK: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CTL_RD_TO_RD_EXTRA_CLK: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CTL_WR_TO_WR_EXTRA_CLK: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CTL_WR_TO_WR_EXTRA_CLK: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CUT_NEW_FAMILY_TIMING: 'true'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.CUT_NEW_FAMILY_TIMING: 'true'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DATA_RATE_RATIO: '2'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DATA_RATE_RATIO: '2'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DAT_DATA_WIDTH: '32'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DAT_DATA_WIDTH: '32'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DEVICE_DEPTH: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DEVICE_DEPTH: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DEVICE_FAMILY: 'Stratix IV'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DEVICE_FAMILY: 'Stratix IV'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DEVICE_FAMILY_PARAM: ''
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DEVICE_FAMILY_PARAM: ''
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DEVICE_WIDTH: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DEVICE_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DISABLE_CHILD_MESSAGING: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DISABLE_CHILD_MESSAGING: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DISCRETE_FLY_BY: 'true'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DISCRETE_FLY_BY: 'true'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DQ_DDR: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DQ_DDR: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DUPLICATE_AC: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.DUPLICATE_AC: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.FLY_BY: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.FLY_BY: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.FORCE_DQS_TRACKING: 'AUTO'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.FORCE_DQS_TRACKING: 'AUTO'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.FORCE_SHADOW_REGS: 'AUTO'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.FORCE_SHADOW_REGS: 'AUTO'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.HARD_EMIF: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.HARD_EMIF: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.HARD_PHY: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.HARD_PHY: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.HHP_HPS: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.HHP_HPS: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.HHP_HPS_SIMULATION: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.HHP_HPS_SIMULATION: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.HHP_HPS_VERIFICATION: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.HHP_HPS_VERIFICATION: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.HPS_PROTOCOL: 'DEFAULT'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.HPS_PROTOCOL: 'DEFAULT'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.IS_ES_DEVICE: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.IS_ES_DEVICE: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.LRDIMM: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.LRDIMM: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.LRDIMM_INT: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.LRDIMM_INT: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_ASR: 'Manual'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_ASR: 'Manual'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_ATCL: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_ATCL: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_ATCL_INT: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_ATCL_INT: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_AUTO_LEVELING_MODE: 'true'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_AUTO_LEVELING_MODE: 'true'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_BANKADDR_WIDTH: '3'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_BANKADDR_WIDTH: '3'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_BL: '8'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_BL: '8'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_BT: 'Sequential'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_BT: 'Sequential'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_BURST_LENGTH: '8'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_BURST_LENGTH: '8'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CK_WIDTH: '2'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CK_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CLK_EN_WIDTH: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CLK_EN_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CLK_FREQ: '400.0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CLK_FREQ: '400.0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CLK_FREQ_MAX: '400.0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CLK_FREQ_MAX: '400.0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CLK_MAX_NS: '2.5'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CLK_MAX_NS: '2.5'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CLK_MAX_PS: '2500.0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CLK_MAX_PS: '2500.0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CLK_TO_DQS_CAPTURE_DELAY: '100000'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CLK_TO_DQS_CAPTURE_DELAY: '100000'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_COL_ADDR_WIDTH: '10'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_COL_ADDR_WIDTH: '10'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CS_WIDTH: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_CS_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_DLL_EN: 'true'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_DLL_EN: 'true'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_DQS_TO_CLK_CAPTURE_DELAY: '100'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_DQS_TO_CLK_CAPTURE_DELAY: '100'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_DQ_PER_DQS: '8'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_DQ_PER_DQS: '8'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_DQ_WIDTH: '64'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_DQ_WIDTH: '64'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_DRV_STR: 'Full'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_DRV_STR: 'Full'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_FORMAT: 'UNBUFFERED'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_FORMAT: 'UNBUFFERED'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_GUARANTEED_WRITE_INIT: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_GUARANTEED_WRITE_INIT: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_ADDR_WIDTH: '14'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_ADDR_WIDTH: '14'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_ADDR_WIDTH_MIN: '13'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_ADDR_WIDTH_MIN: '13'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_BANKADDR_WIDTH: '3'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_BANKADDR_WIDTH: '3'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_BOARD_BASE_DELAY: '10'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_BOARD_BASE_DELAY: '10'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CHIP_BITS: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CHIP_BITS: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CK_WIDTH: '2'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CK_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CLK_EN_WIDTH: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CLK_EN_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CLK_PAIR_COUNT: '2'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CLK_PAIR_COUNT: '2'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_COL_ADDR_WIDTH: '10'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_COL_ADDR_WIDTH: '10'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CONTROL_WIDTH: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CONTROL_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CS_PER_DIMM: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CS_PER_DIMM: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CS_PER_RANK: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CS_PER_RANK: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CS_WIDTH: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_CS_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_DM_PINS_EN: 'true'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_DM_PINS_EN: 'true'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_DM_WIDTH: '8'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_DM_WIDTH: '8'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_DQSN_EN: 'true'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_DQSN_EN: 'true'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_DQS_WIDTH: '8'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_DQS_WIDTH: '8'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_DQ_WIDTH: '64'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_DQ_WIDTH: '64'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_LRDIMM_RM: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_LRDIMM_RM: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_NUMBER_OF_RANKS: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_NUMBER_OF_RANKS: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_ODT_WIDTH: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_ODT_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_RD_TO_WR_TURNAROUND_OCT: '3'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_RD_TO_WR_TURNAROUND_OCT: '3'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_READ_DQS_WIDTH: '8'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_READ_DQS_WIDTH: '8'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_ROW_ADDR_WIDTH: '14'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_ROW_ADDR_WIDTH: '14'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_SIM_VALID_WINDOW: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_SIM_VALID_WINDOW: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_WRITE_DQS_WIDTH: '8'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_WRITE_DQS_WIDTH: '8'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_WR_TO_RD_TURNAROUND_OCT: '3'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_IF_WR_TO_RD_TURNAROUND_OCT: '3'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_INIT_EN: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_INIT_EN: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_INIT_FILE: ''
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_INIT_FILE: ''
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_LEVELING: 'true'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_LEVELING: 'true'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_LRDIMM_ENABLED: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_LRDIMM_ENABLED: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_MIRROR_ADDRESSING: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_MIRROR_ADDRESSING: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_MIRROR_ADDRESSING_DEC: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_MIRROR_ADDRESSING_DEC: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_NUMBER_OF_DIMMS: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_NUMBER_OF_DIMMS: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_NUMBER_OF_RANKS_PER_DEVICE: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_NUMBER_OF_RANKS_PER_DEVICE: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_NUMBER_OF_RANKS_PER_DIMM: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_NUMBER_OF_RANKS_PER_DIMM: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_PD: 'Fast exit'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_PD: 'Fast exit'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_RANK_MULTIPLICATION_FACTOR: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_RANK_MULTIPLICATION_FACTOR: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_REGDIMM_ENABLED: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_REGDIMM_ENABLED: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_ROW_ADDR_WIDTH: '14'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_ROW_ADDR_WIDTH: '14'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_RTT_NOM: '50'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_RTT_NOM: '50'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_SRT: '2x refresh rate'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_SRT: '2x refresh rate'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TCL: '6'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TCL: '6'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TDQSCK: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TDQSCK: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TFAW: '15'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TFAW: '15'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TFAW_NS: '37.5'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TFAW_NS: '37.5'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TINIT_CK: '80000'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TINIT_CK: '80000'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TINIT_US: '200'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TINIT_US: '200'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TMRD_CK: '5'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TMRD_CK: '5'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRAS: '16'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRAS: '16'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRAS_NS: '40.0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRAS_NS: '40.0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRC: '22'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRC: '22'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRCD: '6'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRCD: '6'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRCD_NS: '15.0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRCD_NS: '15.0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TREFI: '3120'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TREFI: '3120'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TREFI_US: '7.8'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TREFI_US: '7.8'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRFC: '51'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRFC: '51'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRFC_NS: '127.5'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRFC_NS: '127.5'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRP: '6'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRP: '6'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRP_NS: '15.0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRP_NS: '15.0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRRD: '3'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRRD: '3'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRRD_NS: '7.5'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRRD_NS: '7.5'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRTP: '3'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRTP: '3'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRTP_NS: '7.5'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TRTP_NS: '7.5'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TWR: '6'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TWR: '6'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TWR_NS: '15.0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TWR_NS: '15.0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TWTR: '3'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TWTR: '3'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TYPE: 'DDR2'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_TYPE: 'DDR2'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_USER_LEVELING_MODE: 'Leveling'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_USER_LEVELING_MODE: 'Leveling'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_VENDOR: 'Micron'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_VENDOR: 'Micron'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_VERBOSE: 'true'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_VERBOSE: 'true'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_WTCL_INT: '5'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MEM_WTCL_INT: '5'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR0_BL: '3'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR0_BL: '3'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR0_BT: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR0_BT: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR0_CAS_LATENCY: '6'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR0_CAS_LATENCY: '6'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR0_DLL: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR0_DLL: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR0_PD: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR0_PD: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR0_WR: '5'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR0_WR: '5'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_AL: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_AL: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_DLL: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_DLL: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_DQS: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_DQS: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_ODS: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_ODS: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_QOFF: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_QOFF: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_RDQS: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_RDQS: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_RTT: '3'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_RTT: '3'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_TDQS: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_TDQS: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_WL: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR1_WL: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR2_ASR: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR2_ASR: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR2_CWL: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR2_CWL: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR2_RTT_WR: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR2_RTT_WR: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR2_SRF: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR2_SRF: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR2_SRT: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR2_SRT: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR3_MPR: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR3_MPR: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR3_MPR_AA: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR3_MPR_AA: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR3_MPR_RF: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MR3_MPR_RF: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MRS_MIRROR_PING_PONG_ATSO: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.MRS_MIRROR_PING_PONG_ATSO: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.NEXTGEN: 'true'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.NEXTGEN: 'true'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY: 'STRATIXIV'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY: 'STRATIXIV'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID: 'true'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID: 'true'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY_PARAM: ''
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY_PARAM: ''
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.PINGPONGPHY_EN: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.PINGPONGPHY_EN: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.PRE_V_SERIES_FAMILY: 'true'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.PRE_V_SERIES_FAMILY: 'true'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.RATE: 'Half'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.RATE: 'Half'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.RDIMM: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.RDIMM: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.RDIMM_INT: '0'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.RDIMM_INT: '0'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.REFRESH_BURST_VALIDATION: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.REFRESH_BURST_VALIDATION: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.SCC_DATA_WIDTH: '1'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.SCC_DATA_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.SPEED_GRADE: '2'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.SPEED_GRADE: '2'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.SYS_INFO_DEVICE_FAMILY: 'Stratix IV'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.SYS_INFO_DEVICE_FAMILY: 'Stratix IV'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDH: '250'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDH: '250'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDQSCK: '350'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDQSCK: '350'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDQSCKDL: '1200'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDQSCKDL: '1200'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDQSCKDM: '900'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDQSCKDM: '900'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDQSCKDS: '450'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDQSCKDS: '450'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDQSH: '0.35'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDQSH: '0.35'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDQSQ: '200'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDQSQ: '200'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDQSS: '0.25'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDQSS: '0.25'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDS: '250'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDS: '250'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDSH: '0.2'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDSH: '0.2'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDSS: '0.2'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TDSS: '0.2'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TIH: '375'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TIH: '375'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TIS: '375'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TIS: '375'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TQHS: '300'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TIMING_TQHS: '300'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TRK_PARALLEL_SCC_LOAD: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.TRK_PARALLEL_SCC_LOAD: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.USE_DQS_TRACKING: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.USE_DQS_TRACKING: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.USE_HPS_DQS_TRACKING: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.USE_HPS_DQS_TRACKING: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.USE_MEM_CLK_FREQ: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.USE_MEM_CLK_FREQ: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.USE_SHADOW_REGS: 'false'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_param.USE_SHADOW_REGS: 'false'
Info: send_message Info TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_params: 'AC_PARITY AC_ROM_MR0 AC_ROM_MR0_CALIB AC_ROM_MR0_DLL_RESET AC_ROM_MR0_DLL_RESET_MIRR AC_ROM_MR0_MIRR AC_ROM_MR1 AC_ROM_MR1_CALIB AC_ROM_MR1_MIRR AC_ROM_MR1_OCD_ENABLE AC_ROM_MR2 AC_ROM_MR2_MIRR AC_ROM_MR3 AC_ROM_MR3_MIRR ADDR_CMD_DDR ADDR_RATE_RATIO AFI_ADDR_WIDTH AFI_BANKADDR_WIDTH AFI_CLK_EN_WIDTH AFI_CLK_PAIR_COUNT AFI_CONTROL_WIDTH AFI_CS_WIDTH AFI_DM_WIDTH AFI_DQ_WIDTH AFI_ODT_WIDTH AFI_RATE_RATIO AFI_RLAT_WIDTH AFI_RRANK_WIDTH AFI_WLAT_WIDTH AFI_WRANK_WIDTH AFI_WRITE_DQS_WIDTH ALTMEMPHY_COMPATIBLE_MODE AP_MODE AP_MODE_EN CFG_TCCD CFG_TCCD_NS CTL_RD_TO_PCH_EXTRA_CLK CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK CTL_RD_TO_RD_EXTRA_CLK CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK CTL_WR_TO_WR_EXTRA_CLK CUT_NEW_FAMILY_TIMING DATA_RATE_RATIO DAT_DATA_WIDTH DEVICE_DEPTH DEVICE_FAMILY DEVICE_FAMILY_PARAM DEVICE_WIDTH DISABLE_CHILD_MESSAGING DISCRETE_FLY_BY DQ_DDR DUPLICATE_AC FLY_BY FORCE_DQS_TRACKING FORCE_SHADOW_REGS HARD_EMIF HARD_PHY HHP_HPS HHP_HPS_SIMULATION HHP_HPS_VERIFICATION HPS_PROTOCOL IS_ES_DEVICE LRDIMM LRDIMM_INT MEM_ASR MEM_ATCL MEM_ATCL_INT MEM_AUTO_LEVELING_MODE MEM_BANKADDR_WIDTH MEM_BL MEM_BT MEM_BURST_LENGTH MEM_CK_WIDTH MEM_CLK_EN_WIDTH MEM_CLK_FREQ MEM_CLK_FREQ_MAX MEM_CLK_MAX_NS MEM_CLK_MAX_PS MEM_CLK_TO_DQS_CAPTURE_DELAY MEM_COL_ADDR_WIDTH MEM_CS_WIDTH MEM_DLL_EN MEM_DQS_TO_CLK_CAPTURE_DELAY MEM_DQ_PER_DQS MEM_DQ_WIDTH MEM_DRV_STR MEM_FORMAT MEM_GUARANTEED_WRITE_INIT MEM_IF_ADDR_WIDTH MEM_IF_ADDR_WIDTH_MIN MEM_IF_BANKADDR_WIDTH MEM_IF_BOARD_BASE_DELAY MEM_IF_CHIP_BITS MEM_IF_CK_WIDTH MEM_IF_CLK_EN_WIDTH MEM_IF_CLK_PAIR_COUNT MEM_IF_COL_ADDR_WIDTH MEM_IF_CONTROL_WIDTH MEM_IF_CS_PER_DIMM MEM_IF_CS_PER_RANK MEM_IF_CS_WIDTH MEM_IF_DM_PINS_EN MEM_IF_DM_WIDTH MEM_IF_DQSN_EN MEM_IF_DQS_WIDTH MEM_IF_DQ_WIDTH MEM_IF_LRDIMM_RM MEM_IF_NUMBER_OF_RANKS MEM_IF_ODT_WIDTH MEM_IF_RD_TO_WR_TURNAROUND_OCT MEM_IF_READ_DQS_WIDTH MEM_IF_ROW_ADDR_WIDTH MEM_IF_SIM_VALID_WINDOW MEM_IF_WRITE_DQS_WIDTH MEM_IF_WR_TO_RD_TURNAROUND_OCT MEM_INIT_EN MEM_INIT_FILE MEM_LEVELING MEM_LRDIMM_ENABLED MEM_MIRROR_ADDRESSING MEM_MIRROR_ADDRESSING_DEC MEM_NUMBER_OF_DIMMS MEM_NUMBER_OF_RANKS_PER_DEVICE MEM_NUMBER_OF_RANKS_PER_DIMM MEM_PD MEM_RANK_MULTIPLICATION_FACTOR MEM_REGDIMM_ENABLED MEM_ROW_ADDR_WIDTH MEM_RTT_NOM MEM_SRT MEM_TCL MEM_TDQSCK MEM_TFAW MEM_TFAW_NS MEM_TINIT_CK MEM_TINIT_US MEM_TMRD_CK MEM_TRAS MEM_TRAS_NS MEM_TRC MEM_TRCD MEM_TRCD_NS MEM_TREFI MEM_TREFI_US MEM_TRFC MEM_TRFC_NS MEM_TRP MEM_TRP_NS MEM_TRRD MEM_TRRD_NS MEM_TRTP MEM_TRTP_NS MEM_TWR MEM_TWR_NS MEM_TWTR MEM_TYPE MEM_USER_LEVELING_MODE MEM_VENDOR MEM_VERBOSE MEM_WTCL_INT MR0_BL MR0_BT MR0_CAS_LATENCY MR0_DLL MR0_PD MR0_WR MR1_AL MR1_DLL MR1_DQS MR1_ODS MR1_QOFF MR1_RDQS MR1_RTT MR1_TDQS MR1_WL MR2_ASR MR2_CWL MR2_RTT_WR MR2_SRF MR2_SRT MR3_MPR MR3_MPR_AA MR3_MPR_RF MRS_MIRROR_PING_PONG_ATSO NEXTGEN PARSE_FRIENDLY_DEVICE_FAMILY PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID PARSE_FRIENDLY_DEVICE_FAMILY_PARAM PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID PINGPONGPHY_EN PRE_V_SERIES_FAMILY RATE RDIMM RDIMM_INT REFRESH_BURST_VALIDATION SCC_DATA_WIDTH SPEED_GRADE SYS_INFO_DEVICE_FAMILY TIMING_TDH TIMING_TDQSCK TIMING_TDQSCKDL TIMING_TDQSCKDM TIMING_TDQSCKDS TIMING_TDQSH TIMING_TDQSQ TIMING_TDQSS TIMING_TDS TIMING_TDSH TIMING_TDSS TIMING_TIH TIMING_TIS TIMING_TQHS TRK_PARALLEL_SCC_LOAD USE_DQS_TRACKING USE_HPS_DQS_TRACKING USE_MEM_CLK_FREQ USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY USE_SHADOW_REGS'
Info: TB_Gen: Interface 'm1_ddr2_memory_mem_model' partner_params: 'AC_PARITY AC_ROM_MR0 AC_ROM_MR0_CALIB AC_ROM_MR0_DLL_RESET AC_ROM_MR0_DLL_RESET_MIRR AC_ROM_MR0_MIRR AC_ROM_MR1 AC_ROM_MR1_CALIB AC_ROM_MR1_MIRR AC_ROM_MR1_OCD_ENABLE AC_ROM_MR2 AC_ROM_MR2_MIRR AC_ROM_MR3 AC_ROM_MR3_MIRR ADDR_CMD_DDR ADDR_RATE_RATIO AFI_ADDR_WIDTH AFI_BANKADDR_WIDTH AFI_CLK_EN_WIDTH AFI_CLK_PAIR_COUNT AFI_CONTROL_WIDTH AFI_CS_WIDTH AFI_DM_WIDTH AFI_DQ_WIDTH AFI_ODT_WIDTH AFI_RATE_RATIO AFI_RLAT_WIDTH AFI_RRANK_WIDTH AFI_WLAT_WIDTH AFI_WRANK_WIDTH AFI_WRITE_DQS_WIDTH ALTMEMPHY_COMPATIBLE_MODE AP_MODE AP_MODE_EN CFG_TCCD CFG_TCCD_NS CTL_RD_TO_PCH_EXTRA_CLK CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK CTL_RD_TO_RD_EXTRA_CLK CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK CTL_WR_TO_WR_EXTRA_CLK CUT_NEW_FAMILY_TIMING DATA_RATE_RATIO DAT_DATA_WIDTH DEVICE_DEPTH DEVICE_FAMILY DEVICE_FAMILY_PARAM DEVICE_WIDTH DISABLE_CHILD_MESSAGING DISCRETE_FLY_BY DQ_DDR DUPLICATE_AC FLY_BY FORCE_DQS_TRACKING FORCE_SHADOW_REGS HARD_EMIF HARD_PHY HHP_HPS HHP_HPS_SIMULATION HHP_HPS_VERIFICATION HPS_PROTOCOL IS_ES_DEVICE LRDIMM LRDIMM_INT MEM_ASR MEM_ATCL MEM_ATCL_INT MEM_AUTO_LEVELING_MODE MEM_BANKADDR_WIDTH MEM_BL MEM_BT MEM_BURST_LENGTH MEM_CK_WIDTH MEM_CLK_EN_WIDTH MEM_CLK_FREQ MEM_CLK_FREQ_MAX MEM_CLK_MAX_NS MEM_CLK_MAX_PS MEM_CLK_TO_DQS_CAPTURE_DELAY MEM_COL_ADDR_WIDTH MEM_CS_WIDTH MEM_DLL_EN MEM_DQS_TO_CLK_CAPTURE_DELAY MEM_DQ_PER_DQS MEM_DQ_WIDTH MEM_DRV_STR MEM_FORMAT MEM_GUARANTEED_WRITE_INIT MEM_IF_ADDR_WIDTH MEM_IF_ADDR_WIDTH_MIN MEM_IF_BANKADDR_WIDTH MEM_IF_BOARD_BASE_DELAY MEM_IF_CHIP_BITS MEM_IF_CK_WIDTH MEM_IF_CLK_EN_WIDTH MEM_IF_CLK_PAIR_COUNT MEM_IF_COL_ADDR_WIDTH MEM_IF_CONTROL_WIDTH MEM_IF_CS_PER_DIMM MEM_IF_CS_PER_RANK MEM_IF_CS_WIDTH MEM_IF_DM_PINS_EN MEM_IF_DM_WIDTH MEM_IF_DQSN_EN MEM_IF_DQS_WIDTH MEM_IF_DQ_WIDTH MEM_IF_LRDIMM_RM MEM_IF_NUMBER_OF_RANKS MEM_IF_ODT_WIDTH MEM_IF_RD_TO_WR_TURNAROUND_OCT MEM_IF_READ_DQS_WIDTH MEM_IF_ROW_ADDR_WIDTH MEM_IF_SIM_VALID_WINDOW MEM_IF_WRITE_DQS_WIDTH MEM_IF_WR_TO_RD_TURNAROUND_OCT MEM_INIT_EN MEM_INIT_FILE MEM_LEVELING MEM_LRDIMM_ENABLED MEM_MIRROR_ADDRESSING MEM_MIRROR_ADDRESSING_DEC MEM_NUMBER_OF_DIMMS MEM_NUMBER_OF_RANKS_PER_DEVICE MEM_NUMBER_OF_RANKS_PER_DIMM MEM_PD MEM_RANK_MULTIPLICATION_FACTOR MEM_REGDIMM_ENABLED MEM_ROW_ADDR_WIDTH MEM_RTT_NOM MEM_SRT MEM_TCL MEM_TDQSCK MEM_TFAW MEM_TFAW_NS MEM_TINIT_CK MEM_TINIT_US MEM_TMRD_CK MEM_TRAS MEM_TRAS_NS MEM_TRC MEM_TRCD MEM_TRCD_NS MEM_TREFI MEM_TREFI_US MEM_TRFC MEM_TRFC_NS MEM_TRP MEM_TRP_NS MEM_TRRD MEM_TRRD_NS MEM_TRTP MEM_TRTP_NS MEM_TWR MEM_TWR_NS MEM_TWTR MEM_TYPE MEM_USER_LEVELING_MODE MEM_VENDOR MEM_VERBOSE MEM_WTCL_INT MR0_BL MR0_BT MR0_CAS_LATENCY MR0_DLL MR0_PD MR0_WR MR1_AL MR1_DLL MR1_DQS MR1_ODS MR1_QOFF MR1_RDQS MR1_RTT MR1_TDQS MR1_WL MR2_ASR MR2_CWL MR2_RTT_WR MR2_SRF MR2_SRT MR3_MPR MR3_MPR_AA MR3_MPR_RF MRS_MIRROR_PING_PONG_ATSO NEXTGEN PARSE_FRIENDLY_DEVICE_FAMILY PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID PARSE_FRIENDLY_DEVICE_FAMILY_PARAM PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID PINGPONGPHY_EN PRE_V_SERIES_FAMILY RATE RDIMM RDIMM_INT REFRESH_BURST_VALIDATION SCC_DATA_WIDTH SPEED_GRADE SYS_INFO_DEVICE_FAMILY TIMING_TDH TIMING_TDQSCK TIMING_TDQSCKDL TIMING_TDQSCKDM TIMING_TDQSCKDS TIMING_TDQSH TIMING_TDQSQ TIMING_TDQSS TIMING_TDS TIMING_TDSH TIMING_TDSS TIMING_TIH TIMING_TIS TIMING_TQHS TRK_PARALLEL_SCC_LOAD USE_DQS_TRACKING USE_HPS_DQS_TRACKING USE_MEM_CLK_FREQ USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY USE_SHADOW_REGS'
Info: get_instance_assignments m1_ddr2_memory
Info: get_instance_interfaces m1_ddr2_memory
Info: get_instance_property m1_ddr2_memory CLASS_NAME
Info: get_interface_property m1_ddr2_memory_pll_ref_clk EXPORT_OF
Info: get_instance_property m1_ddr2_memory CLASS_NAME
Info: get_instance_assignment m1_ddr2_memory testbench.partner.map.pll_ref_clk
Info: get_interface_property m1_ddr2_memory_status EXPORT_OF
Info: get_instance_property m1_ddr2_memory CLASS_NAME
Info: get_instance_assignment m1_ddr2_memory testbench.partner.map.status
Info: get_interface_property m1_ddr2_oct EXPORT_OF
Info: get_instance_property m1_ddr2_memory CLASS_NAME
Info: get_instance_assignment m1_ddr2_memory testbench.partner.map.oct
Info: get_interface_property m2_ddr2_i2c_scl EXPORT_OF
Info: get_instance_property m2_ddr2_i2c_scl CLASS_NAME
Info: get_instance_assignment m2_ddr2_i2c_scl testbench.partner.map.external_connection
Info: get_interface_property m2_ddr2_i2c_sda EXPORT_OF
Info: get_instance_property m2_ddr2_i2c_sda CLASS_NAME
Info: get_instance_assignment m2_ddr2_i2c_sda testbench.partner.map.external_connection
Info: get_interface_property m2_ddr2_memory EXPORT_OF
Info: get_instance_property m2_ddr2_memory CLASS_NAME
Info: get_instance_assignment m2_ddr2_memory testbench.partner.map.memory
Info: get_instance_assignment m2_ddr2_memory testbench.partner.map.memory
Info: get_instance_assignment m2_ddr2_memory testbench.partner.map.memory
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.class
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.version
Info: get_instance_assignments m2_ddr2_memory
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AC_PARITY
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR0
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR0_CALIB
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR0_DLL_RESET
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR0_DLL_RESET_MIRR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR0_MIRR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR1
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR1_CALIB
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR1_MIRR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR1_OCD_ENABLE
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR2
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR2_MIRR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR3
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AC_ROM_MR3_MIRR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.ADDR_CMD_DDR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.ADDR_RATE_RATIO
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AFI_ADDR_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AFI_BANKADDR_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AFI_CLK_EN_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AFI_CLK_PAIR_COUNT
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AFI_CONTROL_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AFI_CS_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AFI_DM_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AFI_DQ_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AFI_ODT_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AFI_RATE_RATIO
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AFI_RLAT_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AFI_RRANK_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AFI_WLAT_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AFI_WRANK_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AFI_WRITE_DQS_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.ALTMEMPHY_COMPATIBLE_MODE
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AP_MODE
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.AP_MODE_EN
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.CFG_TCCD
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.CFG_TCCD_NS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.CTL_RD_TO_PCH_EXTRA_CLK
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.CTL_RD_TO_RD_EXTRA_CLK
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.CTL_WR_TO_WR_EXTRA_CLK
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.CUT_NEW_FAMILY_TIMING
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.DATA_RATE_RATIO
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.DAT_DATA_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.DEVICE_DEPTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.DEVICE_FAMILY
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.DEVICE_FAMILY_PARAM
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.DEVICE_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.DISABLE_CHILD_MESSAGING
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.DISCRETE_FLY_BY
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.DQ_DDR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.DUPLICATE_AC
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.FLY_BY
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.FORCE_DQS_TRACKING
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.FORCE_SHADOW_REGS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.HARD_EMIF
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.HARD_PHY
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.HHP_HPS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.HHP_HPS_SIMULATION
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.HHP_HPS_VERIFICATION
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.HPS_PROTOCOL
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.IS_ES_DEVICE
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.LRDIMM
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.LRDIMM_INT
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_ASR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_ATCL
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_ATCL_INT
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_AUTO_LEVELING_MODE
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_BANKADDR_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_BL
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_BT
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_BURST_LENGTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_CK_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_CLK_EN_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_CLK_FREQ
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_CLK_FREQ_MAX
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_CLK_MAX_NS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_CLK_MAX_PS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_CLK_TO_DQS_CAPTURE_DELAY
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_COL_ADDR_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_CS_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_DLL_EN
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_DQS_TO_CLK_CAPTURE_DELAY
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_DQ_PER_DQS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_DQ_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_DRV_STR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_FORMAT
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_GUARANTEED_WRITE_INIT
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_ADDR_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_ADDR_WIDTH_MIN
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_BANKADDR_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_BOARD_BASE_DELAY
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CHIP_BITS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CK_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CLK_EN_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CLK_PAIR_COUNT
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_COL_ADDR_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CONTROL_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CS_PER_DIMM
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CS_PER_RANK
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_CS_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_DM_PINS_EN
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_DM_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_DQSN_EN
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_DQS_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_DQ_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_LRDIMM_RM
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_NUMBER_OF_RANKS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_ODT_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_RD_TO_WR_TURNAROUND_OCT
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_READ_DQS_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_ROW_ADDR_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_SIM_VALID_WINDOW
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_WRITE_DQS_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_IF_WR_TO_RD_TURNAROUND_OCT
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_INIT_EN
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_INIT_FILE
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_LEVELING
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_LRDIMM_ENABLED
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_MIRROR_ADDRESSING
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_MIRROR_ADDRESSING_DEC
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_NUMBER_OF_DIMMS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_NUMBER_OF_RANKS_PER_DEVICE
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_NUMBER_OF_RANKS_PER_DIMM
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_PD
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_RANK_MULTIPLICATION_FACTOR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_REGDIMM_ENABLED
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_ROW_ADDR_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_RTT_NOM
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_SRT
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TCL
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TDQSCK
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TFAW
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TFAW_NS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TINIT_CK
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TINIT_US
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TMRD_CK
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRAS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRAS_NS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRC
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRCD
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRCD_NS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TREFI
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TREFI_US
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRFC
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRFC_NS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRP
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRP_NS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRRD
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRRD_NS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRTP
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TRTP_NS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TWR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TWR_NS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TWTR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_TYPE
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_USER_LEVELING_MODE
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_VENDOR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_VERBOSE
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MEM_WTCL_INT
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR0_BL
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR0_BT
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR0_CAS_LATENCY
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR0_DLL
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR0_PD
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR0_WR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR1_AL
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR1_DLL
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR1_DQS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR1_ODS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR1_QOFF
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR1_RDQS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR1_RTT
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR1_TDQS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR1_WL
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR2_ASR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR2_CWL
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR2_RTT_WR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR2_SRF
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR2_SRT
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR3_MPR
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR3_MPR_AA
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MR3_MPR_RF
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.MRS_MIRROR_PING_PONG_ATSO
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.NEXTGEN
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.PARSE_FRIENDLY_DEVICE_FAMILY
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.PARSE_FRIENDLY_DEVICE_FAMILY_PARAM
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.PINGPONGPHY_EN
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.PRE_V_SERIES_FAMILY
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.RATE
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.RDIMM
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.RDIMM_INT
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.REFRESH_BURST_VALIDATION
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.SCC_DATA_WIDTH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.SPEED_GRADE
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.SYS_INFO_DEVICE_FAMILY
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDQSCK
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDQSCKDL
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDQSCKDM
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDQSCKDS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDQSH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDQSQ
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDQSS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDSH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TDSS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TIH
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TIS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.TIMING_TQHS
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.TRK_PARALLEL_SCC_LOAD
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.USE_DQS_TRACKING
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.USE_HPS_DQS_TRACKING
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.USE_MEM_CLK_FREQ
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY
Info: get_instance_assignment m2_ddr2_memory testbench.partner.mem_model.parameter.USE_SHADOW_REGS
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory' partner_name: 'm2_ddr2_memory_mem_model'
Info: TB_Gen: Interface 'm2_ddr2_memory' partner_name: 'm2_ddr2_memory_mem_model'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' m2_ddr2_memory.partner_intf: 'memory'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' m2_ddr2_memory.partner_intf: 'memory'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_class: 'altera_mem_if_ddr2_mem_model'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_class: 'altera_mem_if_ddr2_mem_model'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_version: ''
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_version: ''
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_PARITY: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_PARITY: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR0: '0101001100011'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR0: '0101001100011'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_CALIB: '0101001100011'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_CALIB: '0101001100011'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_DLL_RESET: '0101101100011'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_DLL_RESET: '0101101100011'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_DLL_RESET_MIRR: ''
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_DLL_RESET_MIRR: ''
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_MIRR: ''
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR0_MIRR: ''
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR1: '0000001000100'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR1: '0000001000100'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR1_CALIB: ''
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR1_CALIB: ''
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR1_MIRR: ''
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR1_MIRR: ''
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR1_OCD_ENABLE: '0001111000100'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR1_OCD_ENABLE: '0001111000100'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR2: '0000010000000'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR2: '0000010000000'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR2_MIRR: ''
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR2_MIRR: ''
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR3: '0000000000000'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR3: '0000000000000'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR3_MIRR: ''
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AC_ROM_MR3_MIRR: ''
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.ADDR_CMD_DDR: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.ADDR_CMD_DDR: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.ADDR_RATE_RATIO: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.ADDR_RATE_RATIO: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_ADDR_WIDTH: '28'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_ADDR_WIDTH: '28'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_BANKADDR_WIDTH: '6'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_BANKADDR_WIDTH: '6'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_CLK_EN_WIDTH: '2'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_CLK_EN_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_CLK_PAIR_COUNT: '2'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_CLK_PAIR_COUNT: '2'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_CONTROL_WIDTH: '2'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_CONTROL_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_CS_WIDTH: '2'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_CS_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_DM_WIDTH: '32'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_DM_WIDTH: '32'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_DQ_WIDTH: '256'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_DQ_WIDTH: '256'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_ODT_WIDTH: '2'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_ODT_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_RATE_RATIO: '2'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_RATE_RATIO: '2'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_RLAT_WIDTH: '6'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_RLAT_WIDTH: '6'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_RRANK_WIDTH: '16'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_RRANK_WIDTH: '16'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_WLAT_WIDTH: '6'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_WLAT_WIDTH: '6'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_WRANK_WIDTH: '16'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_WRANK_WIDTH: '16'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_WRITE_DQS_WIDTH: '16'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AFI_WRITE_DQS_WIDTH: '16'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.ALTMEMPHY_COMPATIBLE_MODE: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.ALTMEMPHY_COMPATIBLE_MODE: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AP_MODE: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AP_MODE: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AP_MODE_EN: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.AP_MODE_EN: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CFG_TCCD: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CFG_TCCD: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CFG_TCCD_NS: '2.5'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CFG_TCCD_NS: '2.5'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CTL_RD_TO_PCH_EXTRA_CLK: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CTL_RD_TO_PCH_EXTRA_CLK: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CTL_RD_TO_RD_EXTRA_CLK: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CTL_RD_TO_RD_EXTRA_CLK: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CTL_WR_TO_WR_EXTRA_CLK: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CTL_WR_TO_WR_EXTRA_CLK: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CUT_NEW_FAMILY_TIMING: 'true'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.CUT_NEW_FAMILY_TIMING: 'true'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DATA_RATE_RATIO: '2'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DATA_RATE_RATIO: '2'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DAT_DATA_WIDTH: '32'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DAT_DATA_WIDTH: '32'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DEVICE_DEPTH: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DEVICE_DEPTH: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DEVICE_FAMILY: 'Stratix IV'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DEVICE_FAMILY: 'Stratix IV'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DEVICE_FAMILY_PARAM: ''
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DEVICE_FAMILY_PARAM: ''
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DEVICE_WIDTH: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DEVICE_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DISABLE_CHILD_MESSAGING: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DISABLE_CHILD_MESSAGING: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DISCRETE_FLY_BY: 'true'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DISCRETE_FLY_BY: 'true'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DQ_DDR: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DQ_DDR: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DUPLICATE_AC: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.DUPLICATE_AC: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.FLY_BY: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.FLY_BY: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.FORCE_DQS_TRACKING: 'AUTO'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.FORCE_DQS_TRACKING: 'AUTO'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.FORCE_SHADOW_REGS: 'AUTO'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.FORCE_SHADOW_REGS: 'AUTO'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.HARD_EMIF: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.HARD_EMIF: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.HARD_PHY: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.HARD_PHY: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.HHP_HPS: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.HHP_HPS: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.HHP_HPS_SIMULATION: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.HHP_HPS_SIMULATION: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.HHP_HPS_VERIFICATION: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.HHP_HPS_VERIFICATION: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.HPS_PROTOCOL: 'DEFAULT'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.HPS_PROTOCOL: 'DEFAULT'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.IS_ES_DEVICE: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.IS_ES_DEVICE: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.LRDIMM: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.LRDIMM: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.LRDIMM_INT: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.LRDIMM_INT: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_ASR: 'Manual'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_ASR: 'Manual'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_ATCL: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_ATCL: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_ATCL_INT: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_ATCL_INT: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_AUTO_LEVELING_MODE: 'true'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_AUTO_LEVELING_MODE: 'true'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_BANKADDR_WIDTH: '3'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_BANKADDR_WIDTH: '3'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_BL: '8'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_BL: '8'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_BT: 'Sequential'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_BT: 'Sequential'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_BURST_LENGTH: '8'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_BURST_LENGTH: '8'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CK_WIDTH: '2'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CK_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CLK_EN_WIDTH: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CLK_EN_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CLK_FREQ: '400.0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CLK_FREQ: '400.0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CLK_FREQ_MAX: '400.0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CLK_FREQ_MAX: '400.0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CLK_MAX_NS: '2.5'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CLK_MAX_NS: '2.5'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CLK_MAX_PS: '2500.0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CLK_MAX_PS: '2500.0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CLK_TO_DQS_CAPTURE_DELAY: '100000'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CLK_TO_DQS_CAPTURE_DELAY: '100000'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_COL_ADDR_WIDTH: '10'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_COL_ADDR_WIDTH: '10'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CS_WIDTH: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_CS_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_DLL_EN: 'true'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_DLL_EN: 'true'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_DQS_TO_CLK_CAPTURE_DELAY: '100'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_DQS_TO_CLK_CAPTURE_DELAY: '100'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_DQ_PER_DQS: '8'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_DQ_PER_DQS: '8'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_DQ_WIDTH: '64'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_DQ_WIDTH: '64'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_DRV_STR: 'Full'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_DRV_STR: 'Full'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_FORMAT: 'UNBUFFERED'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_FORMAT: 'UNBUFFERED'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_GUARANTEED_WRITE_INIT: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_GUARANTEED_WRITE_INIT: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_ADDR_WIDTH: '14'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_ADDR_WIDTH: '14'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_ADDR_WIDTH_MIN: '13'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_ADDR_WIDTH_MIN: '13'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_BANKADDR_WIDTH: '3'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_BANKADDR_WIDTH: '3'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_BOARD_BASE_DELAY: '10'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_BOARD_BASE_DELAY: '10'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CHIP_BITS: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CHIP_BITS: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CK_WIDTH: '2'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CK_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CLK_EN_WIDTH: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CLK_EN_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CLK_PAIR_COUNT: '2'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CLK_PAIR_COUNT: '2'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_COL_ADDR_WIDTH: '10'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_COL_ADDR_WIDTH: '10'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CONTROL_WIDTH: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CONTROL_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CS_PER_DIMM: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CS_PER_DIMM: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CS_PER_RANK: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CS_PER_RANK: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CS_WIDTH: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_CS_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_DM_PINS_EN: 'true'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_DM_PINS_EN: 'true'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_DM_WIDTH: '8'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_DM_WIDTH: '8'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_DQSN_EN: 'true'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_DQSN_EN: 'true'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_DQS_WIDTH: '8'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_DQS_WIDTH: '8'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_DQ_WIDTH: '64'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_DQ_WIDTH: '64'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_LRDIMM_RM: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_LRDIMM_RM: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_NUMBER_OF_RANKS: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_NUMBER_OF_RANKS: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_ODT_WIDTH: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_ODT_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_RD_TO_WR_TURNAROUND_OCT: '3'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_RD_TO_WR_TURNAROUND_OCT: '3'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_READ_DQS_WIDTH: '8'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_READ_DQS_WIDTH: '8'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_ROW_ADDR_WIDTH: '14'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_ROW_ADDR_WIDTH: '14'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_SIM_VALID_WINDOW: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_SIM_VALID_WINDOW: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_WRITE_DQS_WIDTH: '8'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_WRITE_DQS_WIDTH: '8'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_WR_TO_RD_TURNAROUND_OCT: '3'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_IF_WR_TO_RD_TURNAROUND_OCT: '3'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_INIT_EN: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_INIT_EN: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_INIT_FILE: ''
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_INIT_FILE: ''
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_LEVELING: 'true'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_LEVELING: 'true'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_LRDIMM_ENABLED: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_LRDIMM_ENABLED: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_MIRROR_ADDRESSING: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_MIRROR_ADDRESSING: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_MIRROR_ADDRESSING_DEC: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_MIRROR_ADDRESSING_DEC: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_NUMBER_OF_DIMMS: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_NUMBER_OF_DIMMS: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_NUMBER_OF_RANKS_PER_DEVICE: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_NUMBER_OF_RANKS_PER_DEVICE: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_NUMBER_OF_RANKS_PER_DIMM: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_NUMBER_OF_RANKS_PER_DIMM: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_PD: 'Fast exit'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_PD: 'Fast exit'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_RANK_MULTIPLICATION_FACTOR: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_RANK_MULTIPLICATION_FACTOR: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_REGDIMM_ENABLED: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_REGDIMM_ENABLED: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_ROW_ADDR_WIDTH: '14'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_ROW_ADDR_WIDTH: '14'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_RTT_NOM: '50'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_RTT_NOM: '50'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_SRT: '2x refresh rate'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_SRT: '2x refresh rate'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TCL: '6'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TCL: '6'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TDQSCK: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TDQSCK: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TFAW: '15'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TFAW: '15'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TFAW_NS: '37.5'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TFAW_NS: '37.5'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TINIT_CK: '80000'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TINIT_CK: '80000'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TINIT_US: '200'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TINIT_US: '200'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TMRD_CK: '5'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TMRD_CK: '5'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRAS: '16'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRAS: '16'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRAS_NS: '40.0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRAS_NS: '40.0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRC: '22'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRC: '22'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRCD: '6'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRCD: '6'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRCD_NS: '15.0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRCD_NS: '15.0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TREFI: '3120'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TREFI: '3120'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TREFI_US: '7.8'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TREFI_US: '7.8'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRFC: '51'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRFC: '51'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRFC_NS: '127.5'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRFC_NS: '127.5'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRP: '6'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRP: '6'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRP_NS: '15.0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRP_NS: '15.0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRRD: '3'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRRD: '3'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRRD_NS: '7.5'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRRD_NS: '7.5'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRTP: '3'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRTP: '3'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRTP_NS: '7.5'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TRTP_NS: '7.5'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TWR: '6'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TWR: '6'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TWR_NS: '15.0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TWR_NS: '15.0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TWTR: '3'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TWTR: '3'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TYPE: 'DDR2'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_TYPE: 'DDR2'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_USER_LEVELING_MODE: 'Leveling'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_USER_LEVELING_MODE: 'Leveling'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_VENDOR: 'Micron'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_VENDOR: 'Micron'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_VERBOSE: 'true'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_VERBOSE: 'true'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_WTCL_INT: '5'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MEM_WTCL_INT: '5'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR0_BL: '3'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR0_BL: '3'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR0_BT: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR0_BT: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR0_CAS_LATENCY: '6'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR0_CAS_LATENCY: '6'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR0_DLL: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR0_DLL: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR0_PD: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR0_PD: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR0_WR: '5'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR0_WR: '5'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_AL: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_AL: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_DLL: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_DLL: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_DQS: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_DQS: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_ODS: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_ODS: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_QOFF: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_QOFF: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_RDQS: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_RDQS: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_RTT: '3'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_RTT: '3'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_TDQS: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_TDQS: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_WL: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR1_WL: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR2_ASR: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR2_ASR: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR2_CWL: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR2_CWL: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR2_RTT_WR: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR2_RTT_WR: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR2_SRF: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR2_SRF: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR2_SRT: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR2_SRT: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR3_MPR: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR3_MPR: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR3_MPR_AA: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR3_MPR_AA: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR3_MPR_RF: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MR3_MPR_RF: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MRS_MIRROR_PING_PONG_ATSO: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.MRS_MIRROR_PING_PONG_ATSO: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.NEXTGEN: 'true'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.NEXTGEN: 'true'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY: 'STRATIXIV'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY: 'STRATIXIV'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID: 'true'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID: 'true'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY_PARAM: ''
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY_PARAM: ''
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.PINGPONGPHY_EN: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.PINGPONGPHY_EN: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.PRE_V_SERIES_FAMILY: 'true'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.PRE_V_SERIES_FAMILY: 'true'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.RATE: 'Half'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.RATE: 'Half'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.RDIMM: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.RDIMM: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.RDIMM_INT: '0'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.RDIMM_INT: '0'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.REFRESH_BURST_VALIDATION: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.REFRESH_BURST_VALIDATION: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.SCC_DATA_WIDTH: '1'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.SCC_DATA_WIDTH: '1'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.SPEED_GRADE: '2'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.SPEED_GRADE: '2'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.SYS_INFO_DEVICE_FAMILY: 'Stratix IV'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.SYS_INFO_DEVICE_FAMILY: 'Stratix IV'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDH: '250'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDH: '250'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDQSCK: '350'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDQSCK: '350'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDQSCKDL: '1200'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDQSCKDL: '1200'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDQSCKDM: '900'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDQSCKDM: '900'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDQSCKDS: '450'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDQSCKDS: '450'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDQSH: '0.35'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDQSH: '0.35'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDQSQ: '200'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDQSQ: '200'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDQSS: '0.25'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDQSS: '0.25'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDS: '250'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDS: '250'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDSH: '0.2'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDSH: '0.2'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDSS: '0.2'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TDSS: '0.2'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TIH: '375'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TIH: '375'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TIS: '375'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TIS: '375'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TQHS: '300'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TIMING_TQHS: '300'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TRK_PARALLEL_SCC_LOAD: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.TRK_PARALLEL_SCC_LOAD: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.USE_DQS_TRACKING: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.USE_DQS_TRACKING: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.USE_HPS_DQS_TRACKING: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.USE_HPS_DQS_TRACKING: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.USE_MEM_CLK_FREQ: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.USE_MEM_CLK_FREQ: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.USE_SHADOW_REGS: 'false'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_param.USE_SHADOW_REGS: 'false'
Info: send_message Info TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_params: 'AC_PARITY AC_ROM_MR0 AC_ROM_MR0_CALIB AC_ROM_MR0_DLL_RESET AC_ROM_MR0_DLL_RESET_MIRR AC_ROM_MR0_MIRR AC_ROM_MR1 AC_ROM_MR1_CALIB AC_ROM_MR1_MIRR AC_ROM_MR1_OCD_ENABLE AC_ROM_MR2 AC_ROM_MR2_MIRR AC_ROM_MR3 AC_ROM_MR3_MIRR ADDR_CMD_DDR ADDR_RATE_RATIO AFI_ADDR_WIDTH AFI_BANKADDR_WIDTH AFI_CLK_EN_WIDTH AFI_CLK_PAIR_COUNT AFI_CONTROL_WIDTH AFI_CS_WIDTH AFI_DM_WIDTH AFI_DQ_WIDTH AFI_ODT_WIDTH AFI_RATE_RATIO AFI_RLAT_WIDTH AFI_RRANK_WIDTH AFI_WLAT_WIDTH AFI_WRANK_WIDTH AFI_WRITE_DQS_WIDTH ALTMEMPHY_COMPATIBLE_MODE AP_MODE AP_MODE_EN CFG_TCCD CFG_TCCD_NS CTL_RD_TO_PCH_EXTRA_CLK CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK CTL_RD_TO_RD_EXTRA_CLK CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK CTL_WR_TO_WR_EXTRA_CLK CUT_NEW_FAMILY_TIMING DATA_RATE_RATIO DAT_DATA_WIDTH DEVICE_DEPTH DEVICE_FAMILY DEVICE_FAMILY_PARAM DEVICE_WIDTH DISABLE_CHILD_MESSAGING DISCRETE_FLY_BY DQ_DDR DUPLICATE_AC FLY_BY FORCE_DQS_TRACKING FORCE_SHADOW_REGS HARD_EMIF HARD_PHY HHP_HPS HHP_HPS_SIMULATION HHP_HPS_VERIFICATION HPS_PROTOCOL IS_ES_DEVICE LRDIMM LRDIMM_INT MEM_ASR MEM_ATCL MEM_ATCL_INT MEM_AUTO_LEVELING_MODE MEM_BANKADDR_WIDTH MEM_BL MEM_BT MEM_BURST_LENGTH MEM_CK_WIDTH MEM_CLK_EN_WIDTH MEM_CLK_FREQ MEM_CLK_FREQ_MAX MEM_CLK_MAX_NS MEM_CLK_MAX_PS MEM_CLK_TO_DQS_CAPTURE_DELAY MEM_COL_ADDR_WIDTH MEM_CS_WIDTH MEM_DLL_EN MEM_DQS_TO_CLK_CAPTURE_DELAY MEM_DQ_PER_DQS MEM_DQ_WIDTH MEM_DRV_STR MEM_FORMAT MEM_GUARANTEED_WRITE_INIT MEM_IF_ADDR_WIDTH MEM_IF_ADDR_WIDTH_MIN MEM_IF_BANKADDR_WIDTH MEM_IF_BOARD_BASE_DELAY MEM_IF_CHIP_BITS MEM_IF_CK_WIDTH MEM_IF_CLK_EN_WIDTH MEM_IF_CLK_PAIR_COUNT MEM_IF_COL_ADDR_WIDTH MEM_IF_CONTROL_WIDTH MEM_IF_CS_PER_DIMM MEM_IF_CS_PER_RANK MEM_IF_CS_WIDTH MEM_IF_DM_PINS_EN MEM_IF_DM_WIDTH MEM_IF_DQSN_EN MEM_IF_DQS_WIDTH MEM_IF_DQ_WIDTH MEM_IF_LRDIMM_RM MEM_IF_NUMBER_OF_RANKS MEM_IF_ODT_WIDTH MEM_IF_RD_TO_WR_TURNAROUND_OCT MEM_IF_READ_DQS_WIDTH MEM_IF_ROW_ADDR_WIDTH MEM_IF_SIM_VALID_WINDOW MEM_IF_WRITE_DQS_WIDTH MEM_IF_WR_TO_RD_TURNAROUND_OCT MEM_INIT_EN MEM_INIT_FILE MEM_LEVELING MEM_LRDIMM_ENABLED MEM_MIRROR_ADDRESSING MEM_MIRROR_ADDRESSING_DEC MEM_NUMBER_OF_DIMMS MEM_NUMBER_OF_RANKS_PER_DEVICE MEM_NUMBER_OF_RANKS_PER_DIMM MEM_PD MEM_RANK_MULTIPLICATION_FACTOR MEM_REGDIMM_ENABLED MEM_ROW_ADDR_WIDTH MEM_RTT_NOM MEM_SRT MEM_TCL MEM_TDQSCK MEM_TFAW MEM_TFAW_NS MEM_TINIT_CK MEM_TINIT_US MEM_TMRD_CK MEM_TRAS MEM_TRAS_NS MEM_TRC MEM_TRCD MEM_TRCD_NS MEM_TREFI MEM_TREFI_US MEM_TRFC MEM_TRFC_NS MEM_TRP MEM_TRP_NS MEM_TRRD MEM_TRRD_NS MEM_TRTP MEM_TRTP_NS MEM_TWR MEM_TWR_NS MEM_TWTR MEM_TYPE MEM_USER_LEVELING_MODE MEM_VENDOR MEM_VERBOSE MEM_WTCL_INT MR0_BL MR0_BT MR0_CAS_LATENCY MR0_DLL MR0_PD MR0_WR MR1_AL MR1_DLL MR1_DQS MR1_ODS MR1_QOFF MR1_RDQS MR1_RTT MR1_TDQS MR1_WL MR2_ASR MR2_CWL MR2_RTT_WR MR2_SRF MR2_SRT MR3_MPR MR3_MPR_AA MR3_MPR_RF MRS_MIRROR_PING_PONG_ATSO NEXTGEN PARSE_FRIENDLY_DEVICE_FAMILY PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID PARSE_FRIENDLY_DEVICE_FAMILY_PARAM PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID PINGPONGPHY_EN PRE_V_SERIES_FAMILY RATE RDIMM RDIMM_INT REFRESH_BURST_VALIDATION SCC_DATA_WIDTH SPEED_GRADE SYS_INFO_DEVICE_FAMILY TIMING_TDH TIMING_TDQSCK TIMING_TDQSCKDL TIMING_TDQSCKDM TIMING_TDQSCKDS TIMING_TDQSH TIMING_TDQSQ TIMING_TDQSS TIMING_TDS TIMING_TDSH TIMING_TDSS TIMING_TIH TIMING_TIS TIMING_TQHS TRK_PARALLEL_SCC_LOAD USE_DQS_TRACKING USE_HPS_DQS_TRACKING USE_MEM_CLK_FREQ USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY USE_SHADOW_REGS'
Info: TB_Gen: Interface 'm2_ddr2_memory_mem_model' partner_params: 'AC_PARITY AC_ROM_MR0 AC_ROM_MR0_CALIB AC_ROM_MR0_DLL_RESET AC_ROM_MR0_DLL_RESET_MIRR AC_ROM_MR0_MIRR AC_ROM_MR1 AC_ROM_MR1_CALIB AC_ROM_MR1_MIRR AC_ROM_MR1_OCD_ENABLE AC_ROM_MR2 AC_ROM_MR2_MIRR AC_ROM_MR3 AC_ROM_MR3_MIRR ADDR_CMD_DDR ADDR_RATE_RATIO AFI_ADDR_WIDTH AFI_BANKADDR_WIDTH AFI_CLK_EN_WIDTH AFI_CLK_PAIR_COUNT AFI_CONTROL_WIDTH AFI_CS_WIDTH AFI_DM_WIDTH AFI_DQ_WIDTH AFI_ODT_WIDTH AFI_RATE_RATIO AFI_RLAT_WIDTH AFI_RRANK_WIDTH AFI_WLAT_WIDTH AFI_WRANK_WIDTH AFI_WRITE_DQS_WIDTH ALTMEMPHY_COMPATIBLE_MODE AP_MODE AP_MODE_EN CFG_TCCD CFG_TCCD_NS CTL_RD_TO_PCH_EXTRA_CLK CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK CTL_RD_TO_RD_EXTRA_CLK CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK CTL_WR_TO_WR_EXTRA_CLK CUT_NEW_FAMILY_TIMING DATA_RATE_RATIO DAT_DATA_WIDTH DEVICE_DEPTH DEVICE_FAMILY DEVICE_FAMILY_PARAM DEVICE_WIDTH DISABLE_CHILD_MESSAGING DISCRETE_FLY_BY DQ_DDR DUPLICATE_AC FLY_BY FORCE_DQS_TRACKING FORCE_SHADOW_REGS HARD_EMIF HARD_PHY HHP_HPS HHP_HPS_SIMULATION HHP_HPS_VERIFICATION HPS_PROTOCOL IS_ES_DEVICE LRDIMM LRDIMM_INT MEM_ASR MEM_ATCL MEM_ATCL_INT MEM_AUTO_LEVELING_MODE MEM_BANKADDR_WIDTH MEM_BL MEM_BT MEM_BURST_LENGTH MEM_CK_WIDTH MEM_CLK_EN_WIDTH MEM_CLK_FREQ MEM_CLK_FREQ_MAX MEM_CLK_MAX_NS MEM_CLK_MAX_PS MEM_CLK_TO_DQS_CAPTURE_DELAY MEM_COL_ADDR_WIDTH MEM_CS_WIDTH MEM_DLL_EN MEM_DQS_TO_CLK_CAPTURE_DELAY MEM_DQ_PER_DQS MEM_DQ_WIDTH MEM_DRV_STR MEM_FORMAT MEM_GUARANTEED_WRITE_INIT MEM_IF_ADDR_WIDTH MEM_IF_ADDR_WIDTH_MIN MEM_IF_BANKADDR_WIDTH MEM_IF_BOARD_BASE_DELAY MEM_IF_CHIP_BITS MEM_IF_CK_WIDTH MEM_IF_CLK_EN_WIDTH MEM_IF_CLK_PAIR_COUNT MEM_IF_COL_ADDR_WIDTH MEM_IF_CONTROL_WIDTH MEM_IF_CS_PER_DIMM MEM_IF_CS_PER_RANK MEM_IF_CS_WIDTH MEM_IF_DM_PINS_EN MEM_IF_DM_WIDTH MEM_IF_DQSN_EN MEM_IF_DQS_WIDTH MEM_IF_DQ_WIDTH MEM_IF_LRDIMM_RM MEM_IF_NUMBER_OF_RANKS MEM_IF_ODT_WIDTH MEM_IF_RD_TO_WR_TURNAROUND_OCT MEM_IF_READ_DQS_WIDTH MEM_IF_ROW_ADDR_WIDTH MEM_IF_SIM_VALID_WINDOW MEM_IF_WRITE_DQS_WIDTH MEM_IF_WR_TO_RD_TURNAROUND_OCT MEM_INIT_EN MEM_INIT_FILE MEM_LEVELING MEM_LRDIMM_ENABLED MEM_MIRROR_ADDRESSING MEM_MIRROR_ADDRESSING_DEC MEM_NUMBER_OF_DIMMS MEM_NUMBER_OF_RANKS_PER_DEVICE MEM_NUMBER_OF_RANKS_PER_DIMM MEM_PD MEM_RANK_MULTIPLICATION_FACTOR MEM_REGDIMM_ENABLED MEM_ROW_ADDR_WIDTH MEM_RTT_NOM MEM_SRT MEM_TCL MEM_TDQSCK MEM_TFAW MEM_TFAW_NS MEM_TINIT_CK MEM_TINIT_US MEM_TMRD_CK MEM_TRAS MEM_TRAS_NS MEM_TRC MEM_TRCD MEM_TRCD_NS MEM_TREFI MEM_TREFI_US MEM_TRFC MEM_TRFC_NS MEM_TRP MEM_TRP_NS MEM_TRRD MEM_TRRD_NS MEM_TRTP MEM_TRTP_NS MEM_TWR MEM_TWR_NS MEM_TWTR MEM_TYPE MEM_USER_LEVELING_MODE MEM_VENDOR MEM_VERBOSE MEM_WTCL_INT MR0_BL MR0_BT MR0_CAS_LATENCY MR0_DLL MR0_PD MR0_WR MR1_AL MR1_DLL MR1_DQS MR1_ODS MR1_QOFF MR1_RDQS MR1_RTT MR1_TDQS MR1_WL MR2_ASR MR2_CWL MR2_RTT_WR MR2_SRF MR2_SRT MR3_MPR MR3_MPR_AA MR3_MPR_RF MRS_MIRROR_PING_PONG_ATSO NEXTGEN PARSE_FRIENDLY_DEVICE_FAMILY PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID PARSE_FRIENDLY_DEVICE_FAMILY_PARAM PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID PINGPONGPHY_EN PRE_V_SERIES_FAMILY RATE RDIMM RDIMM_INT REFRESH_BURST_VALIDATION SCC_DATA_WIDTH SPEED_GRADE SYS_INFO_DEVICE_FAMILY TIMING_TDH TIMING_TDQSCK TIMING_TDQSCKDL TIMING_TDQSCKDM TIMING_TDQSCKDS TIMING_TDQSH TIMING_TDQSQ TIMING_TDQSS TIMING_TDS TIMING_TDSH TIMING_TDSS TIMING_TIH TIMING_TIS TIMING_TQHS TRK_PARALLEL_SCC_LOAD USE_DQS_TRACKING USE_HPS_DQS_TRACKING USE_MEM_CLK_FREQ USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY USE_SHADOW_REGS'
Info: get_instance_assignments m2_ddr2_memory
Info: get_instance_interfaces m2_ddr2_memory
Info: get_instance_property m2_ddr2_memory CLASS_NAME
Info: get_interface_property m2_ddr2_memory_dll_sharing EXPORT_OF
Info: get_instance_property m2_ddr2_memory CLASS_NAME
Info: get_instance_assignment m2_ddr2_memory testbench.partner.map.dll_sharing
Info: get_interface_property m2_ddr2_memory_pll_sharing EXPORT_OF
Info: get_instance_property m2_ddr2_memory CLASS_NAME
Info: get_instance_assignment m2_ddr2_memory testbench.partner.map.pll_sharing
Info: get_interface_property m2_ddr2_memory_status EXPORT_OF
Info: get_instance_property m2_ddr2_memory CLASS_NAME
Info: get_instance_assignment m2_ddr2_memory testbench.partner.map.status
Info: get_interface_property m2_ddr2_oct EXPORT_OF
Info: get_instance_property m2_ddr2_memory CLASS_NAME
Info: get_instance_assignment m2_ddr2_memory testbench.partner.map.oct
Info: get_interface_property rst EXPORT_OF
Info: get_instance_property clk_50 CLASS_NAME
Info: get_instance_assignment clk_50 testbench.partner.map.clk_in_reset
Info: get_interface_property sd_clk EXPORT_OF
Info: get_instance_property sd_clk CLASS_NAME
Info: get_instance_assignment sd_clk testbench.partner.map.external_connection
Info: get_interface_property sd_cmd EXPORT_OF
Info: get_instance_property sd_cmd CLASS_NAME
Info: get_instance_assignment sd_cmd testbench.partner.map.external_connection
Info: get_interface_property sd_dat EXPORT_OF
Info: get_instance_property sd_dat CLASS_NAME
Info: get_instance_assignment sd_dat testbench.partner.map.external_connection
Info: get_interface_property sd_wp_n EXPORT_OF
Info: get_instance_property sd_wp_n CLASS_NAME
Info: get_instance_assignment sd_wp_n testbench.partner.map.external_connection
Info: get_interface_property ssdp EXPORT_OF
Info: get_instance_property SEVEN_SEGMENT_CONTROLLER_0 CLASS_NAME
Info: get_instance_assignment SEVEN_SEGMENT_CONTROLLER_0 testbench.partner.map.SSDP_conduit
Info: get_interface_property temp_scl EXPORT_OF
Info: get_instance_property temp_scl CLASS_NAME
Info: get_instance_assignment temp_scl testbench.partner.map.external_connection
Info: get_interface_property temp_sda EXPORT_OF
Info: get_instance_property temp_sda CLASS_NAME
Info: get_instance_assignment temp_sda testbench.partner.map.external_connection
Info: get_interface_property timer_1ms_external_port EXPORT_OF
Info: get_instance_property timer_1ms CLASS_NAME
Info: get_instance_assignment timer_1ms testbench.partner.map.external_port
Info: get_interface_property timer_1us_external_port EXPORT_OF
Info: get_instance_property timer_1us CLASS_NAME
Info: get_instance_assignment timer_1us testbench.partner.map.external_port
Info: get_interface_property tristate_conduit EXPORT_OF
Info: get_instance_property tristate_conduit_bridge_0 CLASS_NAME
Info: get_instance_assignment tristate_conduit_bridge_0 testbench.partner.map.out
Info: get_instance_assignment tristate_conduit_bridge_0 testbench.partner.map.out
Info: get_instance_assignment tristate_conduit_bridge_0 testbench.partner.map.out
Info: get_instance_assignment tristate_conduit_bridge_0 testbench.partner.tcb_translator.class
Info: get_instance_assignment tristate_conduit_bridge_0 testbench.partner.tcb_translator.version
Info: get_instance_assignments tristate_conduit_bridge_0
Info: get_instance_assignment tristate_conduit_bridge_0 testbench.partner.tcb_translator.parameter.MODULE_ORIGIN_LIST
Info: get_instance_assignment tristate_conduit_bridge_0 testbench.partner.tcb_translator.parameter.SIGNAL_ORIGIN_LIST
Info: get_instance_assignment tristate_conduit_bridge_0 testbench.partner.tcb_translator.parameter.SIGNAL_ORIGIN_TYPE
Info: get_instance_assignment tristate_conduit_bridge_0 testbench.partner.tcb_translator.parameter.SIGNAL_ORIGIN_WIDTH
Info: send_message Info TB_Gen: Interface 'tristate_conduit' partner_name: 'tristate_conduit_bridge_0_tcb_translator'
Info: TB_Gen: Interface 'tristate_conduit' partner_name: 'tristate_conduit_bridge_0_tcb_translator'
Info: send_message Info TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' tristate_conduit.partner_intf: 'in'
Info: TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' tristate_conduit.partner_intf: 'in'
Info: send_message Info TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' partner_class: 'altera_tristate_conduit_bridge_translator'
Info: TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' partner_class: 'altera_tristate_conduit_bridge_translator'
Info: send_message Info TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' partner_version: ''
Info: TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' partner_version: ''
Info: send_message Info TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' partner_param.MODULE_ORIGIN_LIST: 'ext_flash.tcm ext_flash.tcm ext_flash.tcm ext_flash.tcm ext_flash.tcm'
Info: TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' partner_param.MODULE_ORIGIN_LIST: 'ext_flash.tcm ext_flash.tcm ext_flash.tcm ext_flash.tcm ext_flash.tcm'
Info: send_message Info TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' partner_param.SIGNAL_ORIGIN_LIST: 'tcm_address_out tcm_read_n_out tcm_write_n_out tcm_data_out tcm_chipselect_n_out'
Info: TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' partner_param.SIGNAL_ORIGIN_LIST: 'tcm_address_out tcm_read_n_out tcm_write_n_out tcm_data_out tcm_chipselect_n_out'
Info: send_message Info TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' partner_param.SIGNAL_ORIGIN_TYPE: 'Output Output Output Bidirectional Output'
Info: TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' partner_param.SIGNAL_ORIGIN_TYPE: 'Output Output Output Bidirectional Output'
Info: send_message Info TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' partner_param.SIGNAL_ORIGIN_WIDTH: '26 1 1 16 1'
Info: TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' partner_param.SIGNAL_ORIGIN_WIDTH: '26 1 1 16 1'
Info: send_message Info TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' partner_params: 'MODULE_ORIGIN_LIST SIGNAL_ORIGIN_LIST SIGNAL_ORIGIN_TYPE SIGNAL_ORIGIN_WIDTH'
Info: TB_Gen: Interface 'tristate_conduit_bridge_0_tcb_translator' partner_params: 'MODULE_ORIGIN_LIST SIGNAL_ORIGIN_LIST SIGNAL_ORIGIN_TYPE SIGNAL_ORIGIN_WIDTH'
Info: get_instance_assignments tristate_conduit_bridge_0
Info: get_instance_interfaces tristate_conduit_bridge_0
Info: get_instance_property tristate_conduit_bridge_0 CLASS_NAME
Info: get_instance_interfaces tristate_conduit_bridge_0
Info: get_instance_interface_property tristate_conduit_bridge_0 clk CLASS_NAME
Info: get_instance_interface_property tristate_conduit_bridge_0 reset CLASS_NAME
Info: get_instance_interface_property tristate_conduit_bridge_0 tcs CLASS_NAME
Info: get_instance_interface_property tristate_conduit_bridge_0 out CLASS_NAME
Info: get_instance_assignment ext_flash testbench.partner.map.tcm
Info: get_instance_assignment ext_flash testbench.partner.map.tcm
Info: get_instance_assignment ext_flash testbench.partner.map.tcm
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.class
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.version
Info: get_instance_assignments ext_flash
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.ACTIVE_LOW_BEGINTRANSFER
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.ACTIVE_LOW_BYTEENABLE
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.ACTIVE_LOW_CHIPSELECT
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.ACTIVE_LOW_OUTPUTENABLE
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.ACTIVE_LOW_READ
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.ACTIVE_LOW_RESET
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.ACTIVE_LOW_WRITE
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.CDT_ADDRESS_W
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.CDT_NUMSYMBOLS
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.CDT_READ_LATENCY
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.CDT_SYMBOL_W
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.SIGNAL_ADDRESS_ROLES
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.SIGNAL_BEGINTRANSFER_ROLES
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.SIGNAL_BYTEENABLE_ROLES
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.SIGNAL_CHIPSELECT_ROLES
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.SIGNAL_DATA_ROLES
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.SIGNAL_OUTPUTENABLE_ROLES
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.SIGNAL_READ_ROLES
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.SIGNAL_RESET_ROLES
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.SIGNAL_WRITE_ROLES
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.USE_BEGINTRANSFER
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.USE_BYTEENABLE
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.USE_CHIPSELECT
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.USE_OUTPUTENABLE
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.USE_READ
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.USE_RESET
Info: get_instance_assignment ext_flash testbench.partner.external_mem_bfm.parameter.USE_WRITE
Info: send_message Info TB_Gen: Interface 'tristate_conduit:tristate_conduit_bridge_0_tcb_translator:out' partner_name: 'ext_flash_external_mem_bfm'
Info: TB_Gen: Interface 'tristate_conduit:tristate_conduit_bridge_0_tcb_translator:out' partner_name: 'ext_flash_external_mem_bfm'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' tristate_conduit:tristate_conduit_bridge_0_tcb_translator:out.partner_intf: 'conduit'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' tristate_conduit:tristate_conduit_bridge_0_tcb_translator:out.partner_intf: 'conduit'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_class: 'altera_external_memory_bfm'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_class: 'altera_external_memory_bfm'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_version: ''
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_version: ''
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.ACTIVE_LOW_BEGINTRANSFER: '0'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.ACTIVE_LOW_BEGINTRANSFER: '0'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.ACTIVE_LOW_BYTEENABLE: '0'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.ACTIVE_LOW_BYTEENABLE: '0'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.ACTIVE_LOW_CHIPSELECT: '1'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.ACTIVE_LOW_CHIPSELECT: '1'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.ACTIVE_LOW_OUTPUTENABLE: '0'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.ACTIVE_LOW_OUTPUTENABLE: '0'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.ACTIVE_LOW_READ: '1'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.ACTIVE_LOW_READ: '1'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.ACTIVE_LOW_RESET: '0'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.ACTIVE_LOW_RESET: '0'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.ACTIVE_LOW_WRITE: '1'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.ACTIVE_LOW_WRITE: '1'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.CDT_ADDRESS_W: '26'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.CDT_ADDRESS_W: '26'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.CDT_NUMSYMBOLS: '2'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.CDT_NUMSYMBOLS: '2'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.CDT_READ_LATENCY: '0'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.CDT_READ_LATENCY: '0'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.CDT_SYMBOL_W: '8'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.CDT_SYMBOL_W: '8'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_ADDRESS_ROLES: 'tcm_address_out'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_ADDRESS_ROLES: 'tcm_address_out'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_BEGINTRANSFER_ROLES: 'tcm_begintransfer_out'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_BEGINTRANSFER_ROLES: 'tcm_begintransfer_out'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_BYTEENABLE_ROLES: 'tcm_byteenable_out'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_BYTEENABLE_ROLES: 'tcm_byteenable_out'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_CHIPSELECT_ROLES: 'tcm_chipselect_n_out'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_CHIPSELECT_ROLES: 'tcm_chipselect_n_out'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_DATA_ROLES: 'tcm_data_out'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_DATA_ROLES: 'tcm_data_out'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_OUTPUTENABLE_ROLES: 'tcm_outputenable_out'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_OUTPUTENABLE_ROLES: 'tcm_outputenable_out'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_READ_ROLES: 'tcm_read_n_out'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_READ_ROLES: 'tcm_read_n_out'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_RESET_ROLES: 'tcm_reset_out'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_RESET_ROLES: 'tcm_reset_out'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_WRITE_ROLES: 'tcm_write_n_out'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.SIGNAL_WRITE_ROLES: 'tcm_write_n_out'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.USE_BEGINTRANSFER: '0'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.USE_BEGINTRANSFER: '0'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.USE_BYTEENABLE: '0'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.USE_BYTEENABLE: '0'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.USE_CHIPSELECT: '1'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.USE_CHIPSELECT: '1'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.USE_OUTPUTENABLE: '0'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.USE_OUTPUTENABLE: '0'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.USE_READ: '1'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.USE_READ: '1'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.USE_RESET: '0'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.USE_RESET: '0'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.USE_WRITE: '1'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_param.USE_WRITE: '1'
Info: send_message Info TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_params: 'ACTIVE_LOW_BEGINTRANSFER ACTIVE_LOW_BYTEENABLE ACTIVE_LOW_CHIPSELECT ACTIVE_LOW_OUTPUTENABLE ACTIVE_LOW_READ ACTIVE_LOW_RESET ACTIVE_LOW_WRITE CDT_ADDRESS_W CDT_NUMSYMBOLS CDT_READ_LATENCY CDT_SYMBOL_W SIGNAL_ADDRESS_ROLES SIGNAL_BEGINTRANSFER_ROLES SIGNAL_BYTEENABLE_ROLES SIGNAL_CHIPSELECT_ROLES SIGNAL_DATA_ROLES SIGNAL_OUTPUTENABLE_ROLES SIGNAL_READ_ROLES SIGNAL_RESET_ROLES SIGNAL_WRITE_ROLES USE_BEGINTRANSFER USE_BYTEENABLE USE_CHIPSELECT USE_OUTPUTENABLE USE_READ USE_RESET USE_WRITE'
Info: TB_Gen: Interface 'ext_flash_external_mem_bfm' partner_params: 'ACTIVE_LOW_BEGINTRANSFER ACTIVE_LOW_BYTEENABLE ACTIVE_LOW_CHIPSELECT ACTIVE_LOW_OUTPUTENABLE ACTIVE_LOW_READ ACTIVE_LOW_RESET ACTIVE_LOW_WRITE CDT_ADDRESS_W CDT_NUMSYMBOLS CDT_READ_LATENCY CDT_SYMBOL_W SIGNAL_ADDRESS_ROLES SIGNAL_BEGINTRANSFER_ROLES SIGNAL_BYTEENABLE_ROLES SIGNAL_CHIPSELECT_ROLES SIGNAL_DATA_ROLES SIGNAL_OUTPUTENABLE_ROLES SIGNAL_READ_ROLES SIGNAL_RESET_ROLES SIGNAL_WRITE_ROLES USE_BEGINTRANSFER USE_BYTEENABLE USE_CHIPSELECT USE_OUTPUTENABLE USE_READ USE_RESET USE_WRITE'
Info: get_instance_assignments ext_flash
Info: get_instance_interfaces ext_flash
Info: get_instance_interfaces ext_flash
Info: get_interface_property button EXPORT_OF
Info: get_interface_property clk50 EXPORT_OF
Info: get_interface_property csense_adc_fo EXPORT_OF
Info: get_interface_property csense_cs_n EXPORT_OF
Info: get_interface_property csense_sck EXPORT_OF
Info: get_interface_property csense_sdi EXPORT_OF
Info: get_interface_property csense_sdo EXPORT_OF
Info: get_interface_property dip EXPORT_OF
Info: get_interface_property eth_rst EXPORT_OF
Info: get_interface_property ext EXPORT_OF
Info: get_interface_property led_de4 EXPORT_OF
Info: get_interface_property led_painel EXPORT_OF
Info: get_interface_property m1_ddr2_i2c_scl EXPORT_OF
Info: get_interface_property m1_ddr2_i2c_sda EXPORT_OF
Info: get_interface_property m1_ddr2_memory EXPORT_OF
Info: get_interface_property m1_ddr2_memory_pll_ref_clk EXPORT_OF
Info: get_interface_property m1_ddr2_memory_status EXPORT_OF
Info: get_interface_property m1_ddr2_oct EXPORT_OF
Info: get_interface_property m2_ddr2_i2c_scl EXPORT_OF
Info: get_interface_property m2_ddr2_i2c_sda EXPORT_OF
Info: get_interface_property m2_ddr2_memory EXPORT_OF
Info: get_interface_property m2_ddr2_memory_dll_sharing EXPORT_OF
Info: get_interface_property m2_ddr2_memory_pll_sharing EXPORT_OF
Info: get_interface_property m2_ddr2_memory_status EXPORT_OF
Info: get_interface_property m2_ddr2_oct EXPORT_OF
Info: get_interface_property rst EXPORT_OF
Info: get_interface_property sd_clk EXPORT_OF
Info: get_interface_property sd_cmd EXPORT_OF
Info: get_interface_property sd_dat EXPORT_OF
Info: get_interface_property sd_wp_n EXPORT_OF
Info: get_interface_property ssdp EXPORT_OF
Info: get_interface_property temp_scl EXPORT_OF
Info: get_interface_property temp_sda EXPORT_OF
Info: get_interface_property timer_1ms_external_port EXPORT_OF
Info: get_interface_property timer_1us_external_port EXPORT_OF
Info: get_interface_property tristate_conduit EXPORT_OF
Info: get_interface_property tse_clk EXPORT_OF
Info: get_interface_property tse_led EXPORT_OF
Info: get_interface_property tse_mac_mac_misc_connection EXPORT_OF
Info: get_interface_property tse_mac_serdes_control_connection EXPORT_OF
Info: get_interface_property tse_mdio EXPORT_OF
Info: get_interface_property tse_serial EXPORT_OF
Info: get_instance_assignment ext_flash testbench.partner.map.clk
Info: get_instance_assignment ext_flash testbench.partner.map.clk
Info: get_instance_assignment ext_flash testbench.partner.map.clk
Info: get_instance_interface_property ext_flash clk CLASS_NAME
Info: get_instance_interface_parameter_value ext_flash clk clockRate
Info: get_instance_interface_property ext_flash clk CLASS_NAME
Info: get_interface_property button EXPORT_OF
Info: get_interface_property clk50 EXPORT_OF
Info: get_interface_property csense_adc_fo EXPORT_OF
Info: get_interface_property csense_cs_n EXPORT_OF
Info: get_interface_property csense_sck EXPORT_OF
Info: get_interface_property csense_sdi EXPORT_OF
Info: get_interface_property csense_sdo EXPORT_OF
Info: get_interface_property dip EXPORT_OF
Info: get_interface_property eth_rst EXPORT_OF
Info: get_interface_property ext EXPORT_OF
Info: get_interface_property led_de4 EXPORT_OF
Info: get_interface_property led_painel EXPORT_OF
Info: get_interface_property m1_ddr2_i2c_scl EXPORT_OF
Info: get_interface_property m1_ddr2_i2c_sda EXPORT_OF
Info: get_interface_property m1_ddr2_memory EXPORT_OF
Info: get_interface_property m1_ddr2_memory_pll_ref_clk EXPORT_OF
Info: get_interface_property m1_ddr2_memory_status EXPORT_OF
Info: get_interface_property m1_ddr2_oct EXPORT_OF
Info: get_interface_property m2_ddr2_i2c_scl EXPORT_OF
Info: get_interface_property m2_ddr2_i2c_sda EXPORT_OF
Info: get_interface_property m2_ddr2_memory EXPORT_OF
Info: get_interface_property m2_ddr2_memory_dll_sharing EXPORT_OF
Info: get_interface_property m2_ddr2_memory_pll_sharing EXPORT_OF
Info: get_interface_property m2_ddr2_memory_status EXPORT_OF
Info: get_interface_property m2_ddr2_oct EXPORT_OF
Info: get_interface_property rst EXPORT_OF
Info: get_interface_property sd_clk EXPORT_OF
Info: get_interface_property sd_cmd EXPORT_OF
Info: get_interface_property sd_dat EXPORT_OF
Info: get_interface_property sd_wp_n EXPORT_OF
Info: get_interface_property ssdp EXPORT_OF
Info: get_interface_property temp_scl EXPORT_OF
Info: get_interface_property temp_sda EXPORT_OF
Info: get_interface_property timer_1ms_external_port EXPORT_OF
Info: get_interface_property timer_1us_external_port EXPORT_OF
Info: get_interface_property tristate_conduit EXPORT_OF
Info: get_interface_property tse_clk EXPORT_OF
Info: get_interface_property tse_led EXPORT_OF
Info: get_interface_property tse_mac_mac_misc_connection EXPORT_OF
Info: get_interface_property tse_mac_serdes_control_connection EXPORT_OF
Info: get_interface_property tse_mdio EXPORT_OF
Info: get_interface_property tse_serial EXPORT_OF
Info: get_instance_property clk_100 CLASS_NAME
Info: get_instance_interfaces clk_100
Info: get_instance_interface_property clk_100 clk_in CLASS_NAME
Info: get_instance_interface_property clk_100 clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk_100 clk CLASS_NAME
Info: get_instance_interface_property clk_100 clk_reset CLASS_NAME
Info: get_interface_property button EXPORT_OF
Info: get_interface_property clk50 EXPORT_OF
Info: get_interface_property csense_adc_fo EXPORT_OF
Info: get_interface_property csense_cs_n EXPORT_OF
Info: get_interface_property csense_sck EXPORT_OF
Info: get_interface_property csense_sdi EXPORT_OF
Info: get_interface_property csense_sdo EXPORT_OF
Info: get_interface_property dip EXPORT_OF
Info: get_interface_property eth_rst EXPORT_OF
Info: get_interface_property ext EXPORT_OF
Info: get_interface_property led_de4 EXPORT_OF
Info: get_interface_property led_painel EXPORT_OF
Info: get_interface_property m1_ddr2_i2c_scl EXPORT_OF
Info: get_interface_property m1_ddr2_i2c_sda EXPORT_OF
Info: get_interface_property m1_ddr2_memory EXPORT_OF
Info: get_interface_property m1_ddr2_memory_pll_ref_clk EXPORT_OF
Info: get_interface_property m1_ddr2_memory_status EXPORT_OF
Info: get_interface_property m1_ddr2_oct EXPORT_OF
Info: get_interface_property m2_ddr2_i2c_scl EXPORT_OF
Info: get_interface_property m2_ddr2_i2c_sda EXPORT_OF
Info: get_interface_property m2_ddr2_memory EXPORT_OF
Info: get_interface_property m2_ddr2_memory_dll_sharing EXPORT_OF
Info: get_interface_property m2_ddr2_memory_pll_sharing EXPORT_OF
Info: get_interface_property m2_ddr2_memory_status EXPORT_OF
Info: get_interface_property m2_ddr2_oct EXPORT_OF
Info: get_interface_property rst EXPORT_OF
Info: get_interface_property sd_clk EXPORT_OF
Info: get_interface_property sd_cmd EXPORT_OF
Info: get_interface_property sd_dat EXPORT_OF
Info: get_interface_property sd_wp_n EXPORT_OF
Info: get_interface_property ssdp EXPORT_OF
Info: get_interface_property temp_scl EXPORT_OF
Info: get_interface_property temp_sda EXPORT_OF
Info: get_interface_property timer_1ms_external_port EXPORT_OF
Info: get_interface_property timer_1us_external_port EXPORT_OF
Info: get_interface_property tristate_conduit EXPORT_OF
Info: get_interface_property tse_clk EXPORT_OF
Info: get_interface_property tse_led EXPORT_OF
Info: get_interface_property tse_mac_mac_misc_connection EXPORT_OF
Info: get_interface_property tse_mac_serdes_control_connection EXPORT_OF
Info: get_interface_property tse_mdio EXPORT_OF
Info: get_interface_property tse_serial EXPORT_OF
Info: get_instance_property m2_ddr2_memory CLASS_NAME
Info: get_interface_property button EXPORT_OF
Info: get_interface_property clk50 EXPORT_OF
Info: get_interface_property csense_adc_fo EXPORT_OF
Info: get_interface_property csense_cs_n EXPORT_OF
Info: get_interface_property csense_sck EXPORT_OF
Info: get_interface_property csense_sdi EXPORT_OF
Info: get_interface_property csense_sdo EXPORT_OF
Info: get_interface_property dip EXPORT_OF
Info: get_interface_property eth_rst EXPORT_OF
Info: get_interface_property ext EXPORT_OF
Info: get_interface_property led_de4 EXPORT_OF
Info: get_interface_property led_painel EXPORT_OF
Info: get_interface_property m1_ddr2_i2c_scl EXPORT_OF
Info: get_interface_property m1_ddr2_i2c_sda EXPORT_OF
Info: get_interface_property m1_ddr2_memory EXPORT_OF
Info: get_interface_property m1_ddr2_memory_pll_ref_clk EXPORT_OF
Info: get_interface_property m1_ddr2_memory_status EXPORT_OF
Info: get_interface_property m1_ddr2_oct EXPORT_OF
Info: get_interface_property m2_ddr2_i2c_scl EXPORT_OF
Info: get_interface_property m2_ddr2_i2c_sda EXPORT_OF
Info: get_interface_property m2_ddr2_memory EXPORT_OF
Info: get_interface_property m2_ddr2_memory_dll_sharing EXPORT_OF
Info: get_interface_property m2_ddr2_memory_pll_sharing EXPORT_OF
Info: get_interface_property m2_ddr2_memory_status EXPORT_OF
Info: get_interface_property m2_ddr2_oct EXPORT_OF
Info: get_interface_property rst EXPORT_OF
Info: get_interface_property sd_clk EXPORT_OF
Info: get_interface_property sd_cmd EXPORT_OF
Info: get_interface_property sd_dat EXPORT_OF
Info: get_interface_property sd_wp_n EXPORT_OF
Info: get_interface_property ssdp EXPORT_OF
Info: get_interface_property temp_scl EXPORT_OF
Info: get_interface_property temp_sda EXPORT_OF
Info: get_interface_property timer_1ms_external_port EXPORT_OF
Info: get_interface_property timer_1us_external_port EXPORT_OF
Info: get_interface_property tristate_conduit EXPORT_OF
Info: get_interface_property tse_clk EXPORT_OF
Info: get_interface_property tse_led EXPORT_OF
Info: get_interface_property tse_mac_mac_misc_connection EXPORT_OF
Info: get_interface_property tse_mac_serdes_control_connection EXPORT_OF
Info: get_interface_property tse_mdio EXPORT_OF
Info: get_interface_property tse_serial EXPORT_OF
Info: get_instance_property clk_100 CLASS_NAME
Info: get_instance_property m1_clock_bridge CLASS_NAME
Info: get_instance_interfaces clk_100
Info: get_instance_interface_property clk_100 clk_in CLASS_NAME
Info: get_instance_interface_property clk_100 clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk_100 clk CLASS_NAME
Info: get_instance_interface_property clk_100 clk_reset CLASS_NAME
Info: get_interface_property button EXPORT_OF
Info: get_interface_property clk50 EXPORT_OF
Info: get_interface_property csense_adc_fo EXPORT_OF
Info: get_interface_property csense_cs_n EXPORT_OF
Info: get_interface_property csense_sck EXPORT_OF
Info: get_interface_property csense_sdi EXPORT_OF
Info: get_interface_property csense_sdo EXPORT_OF
Info: get_interface_property dip EXPORT_OF
Info: get_interface_property eth_rst EXPORT_OF
Info: get_interface_property ext EXPORT_OF
Info: get_interface_property led_de4 EXPORT_OF
Info: get_interface_property led_painel EXPORT_OF
Info: get_interface_property m1_ddr2_i2c_scl EXPORT_OF
Info: get_interface_property m1_ddr2_i2c_sda EXPORT_OF
Info: get_interface_property m1_ddr2_memory EXPORT_OF
Info: get_interface_property m1_ddr2_memory_pll_ref_clk EXPORT_OF
Info: get_interface_property m1_ddr2_memory_status EXPORT_OF
Info: get_interface_property m1_ddr2_oct EXPORT_OF
Info: get_interface_property m2_ddr2_i2c_scl EXPORT_OF
Info: get_interface_property m2_ddr2_i2c_sda EXPORT_OF
Info: get_interface_property m2_ddr2_memory EXPORT_OF
Info: get_interface_property m2_ddr2_memory_dll_sharing EXPORT_OF
Info: get_interface_property m2_ddr2_memory_pll_sharing EXPORT_OF
Info: get_interface_property m2_ddr2_memory_status EXPORT_OF
Info: get_interface_property m2_ddr2_oct EXPORT_OF
Info: get_interface_property rst EXPORT_OF
Info: get_interface_property sd_clk EXPORT_OF
Info: get_interface_property sd_cmd EXPORT_OF
Info: get_interface_property sd_dat EXPORT_OF
Info: get_interface_property sd_wp_n EXPORT_OF
Info: get_interface_property ssdp EXPORT_OF
Info: get_interface_property temp_scl EXPORT_OF
Info: get_interface_property temp_sda EXPORT_OF
Info: get_interface_property timer_1ms_external_port EXPORT_OF
Info: get_interface_property timer_1us_external_port EXPORT_OF
Info: get_interface_property tristate_conduit EXPORT_OF
Info: get_interface_property tse_clk EXPORT_OF
Info: get_interface_property tse_led EXPORT_OF
Info: get_interface_property tse_mac_mac_misc_connection EXPORT_OF
Info: get_interface_property tse_mac_serdes_control_connection EXPORT_OF
Info: get_interface_property tse_mdio EXPORT_OF
Info: get_interface_property tse_serial EXPORT_OF
Info: get_instance_property nios2_gen2_0 CLASS_NAME
Info: get_instance_property tristate_conduit_bridge_0 CLASS_NAME
Info: get_instance_property jtag_uart_0 CLASS_NAME
Info: get_instance_property sgdma_rx CLASS_NAME
Info: get_instance_property sgdma_tx CLASS_NAME
Info: get_instance_property sysid_qsys CLASS_NAME
Info: get_instance_property ext_flash CLASS_NAME
Info: get_instance_property onchip_memory CLASS_NAME
Info: get_instance_property descriptor_memory CLASS_NAME
Info: get_instance_property dma_M2_M1 CLASS_NAME
Info: get_instance_property dma_M1_M2 CLASS_NAME
Info: get_instance_property tse_mac CLASS_NAME
Info: get_instance_property tse_mac CLASS_NAME
Info: get_instance_property clock_bridge_afi_50 CLASS_NAME
Info: get_instance_property tse_mac CLASS_NAME
Info: get_instance_interface_parameter_value clk_100 clk clockRate
Info: send_message Info TB_Gen: Implicit assignment 'ext_flash_external_mem_bfm' partner_implicit_name: 'ext_flash_external_mem_bfm'
Info: TB_Gen: Implicit assignment 'ext_flash_external_mem_bfm' partner_implicit_name: 'ext_flash_external_mem_bfm'
Info: send_message Info TB_Gen: Implicit assignment 'ext_flash_external_mem_bfm' partner_implicit_clks: 'clk'
Info: TB_Gen: Implicit assignment 'ext_flash_external_mem_bfm' partner_implicit_clks: 'clk'
Info: send_message Info TB_Gen: Implicit assignment 'ext_flash_external_mem_bfm' clk.partner_implicit_clk_rate: '100000000.0'
Info: TB_Gen: Implicit assignment 'ext_flash_external_mem_bfm' clk.partner_implicit_clk_rate: '100000000.0'
Info: send_message Info TB_Gen: Implicit assignment 'ext_flash_external_mem_bfm' clk.partner_implicit_clk_export: ''
Info: TB_Gen: Implicit assignment 'ext_flash_external_mem_bfm' clk.partner_implicit_clk_export: ''
Info: get_instance_property ext_flash CLASS_NAME
Info: get_interface_property tse_clk EXPORT_OF
Info: get_instance_property tse_mac CLASS_NAME
Info: get_instance_assignment tse_mac testbench.partner.map.pcs_ref_clk_clock_connection
Info: get_interface_property tse_led EXPORT_OF
Info: get_instance_property tse_mac CLASS_NAME
Info: get_instance_assignment tse_mac testbench.partner.map.status_led_connection
Info: get_interface_property tse_mac_mac_misc_connection EXPORT_OF
Info: get_instance_property tse_mac CLASS_NAME
Info: get_instance_assignment tse_mac testbench.partner.map.mac_misc_connection
Info: get_interface_property tse_mac_serdes_control_connection EXPORT_OF
Info: get_instance_property tse_mac CLASS_NAME
Info: get_instance_assignment tse_mac testbench.partner.map.serdes_control_connection
Info: get_interface_property tse_mdio EXPORT_OF
Info: get_instance_property tse_mac CLASS_NAME
Info: get_instance_assignment tse_mac testbench.partner.map.mac_mdio_connection
Info: get_interface_property tse_serial EXPORT_OF
Info: get_instance_property tse_mac CLASS_NAME
Info: get_instance_assignment tse_mac testbench.partner.map.serial_connection
Info: send_message Info TB_Gen: Creating testbench system : MebX_Qsys_Project_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : MebX_Qsys_Project_tb with all standard BFMs
Info: create_system MebX_Qsys_Project_tb
Info: add_instance MebX_Qsys_Project_inst MebX_Qsys_Project 
Info: set_use_testbench_naming_pattern true MebX_Qsys_Project
Info: get_instance_interfaces MebX_Qsys_Project_inst
Info: get_instance_interface_property MebX_Qsys_Project_inst button CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst clk50 CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_adc_fo CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_cs_n CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_sck CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_sdi CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_sdo CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst dip CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst eth_rst CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst ext CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst led_de4 CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst led_painel CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_i2c_scl CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_i2c_sda CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_memory CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_memory_pll_ref_clk CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_memory_status CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_oct CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_i2c_scl CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_i2c_sda CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory_dll_sharing CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory_status CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_oct CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst rst CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_clk CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_cmd CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_dat CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_wp_n CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst ssdp CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst temp_scl CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst temp_sda CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst timer_1ms_external_port CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst timer_1us_external_port CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst tristate_conduit CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_clk CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_led CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_mac_serdes_control_connection CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_mdio CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_serial CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst clk50 CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk50
Info: TB_Gen: clock_sink found: clk50
Info: get_instance_interface_property MebX_Qsys_Project_inst clk50 CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_clk50_bfm altera_avalon_clock_source 
Info: get_instance_property MebX_Qsys_Project_inst_clk50_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst clk50 clockRate
Info: set_instance_parameter_value MebX_Qsys_Project_inst_clk50_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_clk50_bfm CLOCK_UNIT 1
Info: get_instance_property MebX_Qsys_Project_inst_clk50_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst clk50 CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_clk50_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_clk50_bfm clk CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_clk50_bfm.clk MebX_Qsys_Project_inst.clk50
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_memory_pll_ref_clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: m1_ddr2_memory_pll_ref_clk
Info: TB_Gen: clock_sink found: m1_ddr2_memory_pll_ref_clk
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_memory_pll_ref_clk CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_m1_ddr2_memory_pll_ref_clk_bfm altera_avalon_clock_source 
Info: get_instance_property MebX_Qsys_Project_inst_m1_ddr2_memory_pll_ref_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m1_ddr2_memory_pll_ref_clk clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_memory_pll_ref_clk_bfm CLOCK_RATE 50000000
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_memory_pll_ref_clk_bfm CLOCK_UNIT 1
Info: get_instance_property MebX_Qsys_Project_inst_m1_ddr2_memory_pll_ref_clk_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_memory_pll_ref_clk CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_m1_ddr2_memory_pll_ref_clk_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_m1_ddr2_memory_pll_ref_clk_bfm clk CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_m1_ddr2_memory_pll_ref_clk_bfm.clk MebX_Qsys_Project_inst.m1_ddr2_memory_pll_ref_clk
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: tse_clk
Info: TB_Gen: clock_sink found: tse_clk
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_clk CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_tse_clk_bfm altera_avalon_clock_source 
Info: get_instance_property MebX_Qsys_Project_inst_tse_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst tse_clk clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_clk_bfm CLOCK_RATE 50000000
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_clk_bfm CLOCK_UNIT 1
Info: get_instance_property MebX_Qsys_Project_inst_tse_clk_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_clk CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_tse_clk_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_tse_clk_bfm clk CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_tse_clk_bfm.clk MebX_Qsys_Project_inst.tse_clk
Info: get_instance_interface_property MebX_Qsys_Project_inst rst CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: rst
Info: TB_Gen: reset_sink found: rst
Info: get_instance_interface_property MebX_Qsys_Project_inst rst CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_rst_bfm altera_avalon_reset_source 
Info: get_instance_property MebX_Qsys_Project_inst_rst_bfm CLASS_NAME
Info: get_instance_interface_ports MebX_Qsys_Project_inst rst
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rst rst_reset_n ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rst rst_reset_n ROLE
Info: set_instance_parameter_value MebX_Qsys_Project_inst_rst_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_rst_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property MebX_Qsys_Project_inst_rst_bfm CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_rst_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_rst_bfm reset CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_rst_bfm clk CLASS_NAME
Info: get_instance_property MebX_Qsys_Project_inst_rst_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst rst associatedClock
Info: get_instance_interfaces MebX_Qsys_Project_inst_clk50_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_clk50_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: MebX_Qsys_Project_inst_rst_bfm is not associated to any clock; connecting MebX_Qsys_Project_inst_rst_bfm to 'MebX_Qsys_Project_inst_clk50_bfm.clk'
Warning: TB_Gen: MebX_Qsys_Project_inst_rst_bfm is not associated to any clock; connecting MebX_Qsys_Project_inst_rst_bfm to 'MebX_Qsys_Project_inst_clk50_bfm.clk'
Info: add_connection MebX_Qsys_Project_inst_clk50_bfm.clk MebX_Qsys_Project_inst_rst_bfm.clk
Info: get_instance_interface_property MebX_Qsys_Project_inst rst CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_rst_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_rst_bfm reset CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_rst_bfm clk CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_rst_bfm.reset MebX_Qsys_Project_inst.rst
Info: get_instance_interface_property MebX_Qsys_Project_inst button CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: button
Info: TB_Gen: conduit_end found: button
Info: get_instance_interface_property MebX_Qsys_Project_inst button CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_button_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_button_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst button associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst button associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst button
Info: get_instance_interface_port_property MebX_Qsys_Project_inst button button_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst button button_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst button button_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_button_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_button_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_button_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_button_bfm SIGNAL_WIDTHS 4
Info: set_instance_parameter_value MebX_Qsys_Project_inst_button_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property MebX_Qsys_Project_inst_button_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst button CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_button_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_button_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_button_bfm.conduit MebX_Qsys_Project_inst.button
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_adc_fo CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: csense_adc_fo
Info: TB_Gen: conduit_end found: csense_adc_fo
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_adc_fo CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_csense_adc_fo_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_csense_adc_fo_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst csense_adc_fo associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst csense_adc_fo associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst csense_adc_fo
Info: get_instance_interface_port_property MebX_Qsys_Project_inst csense_adc_fo csense_adc_fo_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst csense_adc_fo csense_adc_fo_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst csense_adc_fo csense_adc_fo_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_adc_fo_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_adc_fo_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_adc_fo_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_adc_fo_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_adc_fo_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property MebX_Qsys_Project_inst_csense_adc_fo_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_adc_fo CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_csense_adc_fo_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_csense_adc_fo_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_csense_adc_fo_bfm.conduit MebX_Qsys_Project_inst.csense_adc_fo
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_cs_n CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: csense_cs_n
Info: TB_Gen: conduit_end found: csense_cs_n
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_cs_n CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_csense_cs_n_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_csense_cs_n_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst csense_cs_n associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst csense_cs_n associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst csense_cs_n
Info: get_instance_interface_port_property MebX_Qsys_Project_inst csense_cs_n csense_cs_n_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst csense_cs_n csense_cs_n_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst csense_cs_n csense_cs_n_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_cs_n_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_cs_n_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_cs_n_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_cs_n_bfm SIGNAL_WIDTHS 2
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_cs_n_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property MebX_Qsys_Project_inst_csense_cs_n_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_cs_n CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_csense_cs_n_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_csense_cs_n_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_csense_cs_n_bfm.conduit MebX_Qsys_Project_inst.csense_cs_n
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_sck CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: csense_sck
Info: TB_Gen: conduit_end found: csense_sck
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_sck CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_csense_sck_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_csense_sck_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst csense_sck associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst csense_sck associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst csense_sck
Info: get_instance_interface_port_property MebX_Qsys_Project_inst csense_sck csense_sck_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst csense_sck csense_sck_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst csense_sck csense_sck_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_sck_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_sck_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_sck_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_sck_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_sck_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property MebX_Qsys_Project_inst_csense_sck_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_sck CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_csense_sck_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_csense_sck_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_csense_sck_bfm.conduit MebX_Qsys_Project_inst.csense_sck
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_sdi CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: csense_sdi
Info: TB_Gen: conduit_end found: csense_sdi
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_sdi CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_csense_sdi_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_csense_sdi_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst csense_sdi associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst csense_sdi associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst csense_sdi
Info: get_instance_interface_port_property MebX_Qsys_Project_inst csense_sdi csense_sdi_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst csense_sdi csense_sdi_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst csense_sdi csense_sdi_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_sdi_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_sdi_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_sdi_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_sdi_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_sdi_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property MebX_Qsys_Project_inst_csense_sdi_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_sdi CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_csense_sdi_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_csense_sdi_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_csense_sdi_bfm.conduit MebX_Qsys_Project_inst.csense_sdi
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_sdo CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: csense_sdo
Info: TB_Gen: conduit_end found: csense_sdo
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_sdo CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_csense_sdo_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_csense_sdo_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst csense_sdo associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst csense_sdo associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst csense_sdo
Info: get_instance_interface_port_property MebX_Qsys_Project_inst csense_sdo csense_sdo_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst csense_sdo csense_sdo_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst csense_sdo csense_sdo_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_sdo_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_sdo_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_sdo_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_sdo_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_csense_sdo_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property MebX_Qsys_Project_inst_csense_sdo_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst csense_sdo CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_csense_sdo_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_csense_sdo_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_csense_sdo_bfm.conduit MebX_Qsys_Project_inst.csense_sdo
Info: get_instance_interface_property MebX_Qsys_Project_inst dip CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: dip
Info: TB_Gen: conduit_end found: dip
Info: get_instance_interface_property MebX_Qsys_Project_inst dip CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_dip_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_dip_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst dip associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst dip associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst dip
Info: get_instance_interface_port_property MebX_Qsys_Project_inst dip dip_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst dip dip_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst dip dip_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_dip_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_dip_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_dip_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_dip_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value MebX_Qsys_Project_inst_dip_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property MebX_Qsys_Project_inst_dip_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst dip CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_dip_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_dip_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_dip_bfm.conduit MebX_Qsys_Project_inst.dip
Info: get_instance_interface_property MebX_Qsys_Project_inst eth_rst CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: eth_rst
Info: TB_Gen: conduit_end found: eth_rst
Info: get_instance_interface_property MebX_Qsys_Project_inst eth_rst CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_eth_rst_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_eth_rst_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst eth_rst associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst eth_rst associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst eth_rst
Info: get_instance_interface_port_property MebX_Qsys_Project_inst eth_rst eth_rst_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst eth_rst eth_rst_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst eth_rst eth_rst_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_eth_rst_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_eth_rst_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_eth_rst_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_eth_rst_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_eth_rst_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property MebX_Qsys_Project_inst_eth_rst_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst eth_rst CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_eth_rst_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_eth_rst_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_eth_rst_bfm.conduit MebX_Qsys_Project_inst.eth_rst
Info: get_instance_interface_property MebX_Qsys_Project_inst ext CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: ext
Info: TB_Gen: conduit_end found: ext
Info: get_instance_interface_property MebX_Qsys_Project_inst ext CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_ext_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_ext_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst ext associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst ext associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst ext
Info: get_instance_interface_port_property MebX_Qsys_Project_inst ext ext_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst ext ext_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst ext ext_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_ext_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_ext_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_ext_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_ext_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_ext_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property MebX_Qsys_Project_inst_ext_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst ext CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_ext_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_ext_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_ext_bfm.conduit MebX_Qsys_Project_inst.ext
Info: get_instance_interface_property MebX_Qsys_Project_inst led_de4 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: led_de4
Info: TB_Gen: conduit_end found: led_de4
Info: get_instance_interface_property MebX_Qsys_Project_inst led_de4 CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_led_de4_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_led_de4_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst led_de4 associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst led_de4 associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst led_de4
Info: get_instance_interface_port_property MebX_Qsys_Project_inst led_de4 led_de4_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst led_de4 led_de4_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst led_de4 led_de4_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_led_de4_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_led_de4_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_led_de4_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_led_de4_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value MebX_Qsys_Project_inst_led_de4_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property MebX_Qsys_Project_inst_led_de4_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst led_de4 CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_led_de4_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_led_de4_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_led_de4_bfm.conduit MebX_Qsys_Project_inst.led_de4
Info: get_instance_interface_property MebX_Qsys_Project_inst led_painel CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: led_painel
Info: TB_Gen: conduit_end found: led_painel
Info: get_instance_interface_property MebX_Qsys_Project_inst led_painel CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_led_painel_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_led_painel_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst led_painel associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst led_painel associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst led_painel
Info: get_instance_interface_port_property MebX_Qsys_Project_inst led_painel led_painel_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst led_painel led_painel_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst led_painel led_painel_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_led_painel_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_led_painel_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_led_painel_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_led_painel_bfm SIGNAL_WIDTHS 13
Info: set_instance_parameter_value MebX_Qsys_Project_inst_led_painel_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property MebX_Qsys_Project_inst_led_painel_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst led_painel CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_led_painel_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_led_painel_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_led_painel_bfm.conduit MebX_Qsys_Project_inst.led_painel
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_i2c_scl CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: m1_ddr2_i2c_scl
Info: TB_Gen: conduit_end found: m1_ddr2_i2c_scl
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_i2c_scl CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_m1_ddr2_i2c_scl_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_m1_ddr2_i2c_scl_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m1_ddr2_i2c_scl associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m1_ddr2_i2c_scl associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst m1_ddr2_i2c_scl
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_i2c_scl m1_ddr2_i2c_scl_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_i2c_scl m1_ddr2_i2c_scl_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_i2c_scl m1_ddr2_i2c_scl_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_i2c_scl_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_i2c_scl_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_i2c_scl_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_i2c_scl_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_i2c_scl_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property MebX_Qsys_Project_inst_m1_ddr2_i2c_scl_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_i2c_scl CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_m1_ddr2_i2c_scl_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_m1_ddr2_i2c_scl_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_m1_ddr2_i2c_scl_bfm.conduit MebX_Qsys_Project_inst.m1_ddr2_i2c_scl
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_i2c_sda CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: m1_ddr2_i2c_sda
Info: TB_Gen: conduit_end found: m1_ddr2_i2c_sda
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_i2c_sda CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_m1_ddr2_i2c_sda_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_m1_ddr2_i2c_sda_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m1_ddr2_i2c_sda associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m1_ddr2_i2c_sda associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst m1_ddr2_i2c_sda
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_i2c_sda m1_ddr2_i2c_sda_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_i2c_sda m1_ddr2_i2c_sda_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_i2c_sda m1_ddr2_i2c_sda_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_i2c_sda_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_i2c_sda_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_i2c_sda_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_i2c_sda_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_i2c_sda_bfm SIGNAL_DIRECTIONS bidir
Info: get_instance_property MebX_Qsys_Project_inst_m1_ddr2_i2c_sda_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_i2c_sda CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_m1_ddr2_i2c_sda_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_m1_ddr2_i2c_sda_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_m1_ddr2_i2c_sda_bfm.conduit MebX_Qsys_Project_inst.m1_ddr2_i2c_sda
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_memory_status CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: m1_ddr2_memory_status
Info: TB_Gen: conduit_end found: m1_ddr2_memory_status
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_memory_status CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_m1_ddr2_memory_status_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_m1_ddr2_memory_status_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m1_ddr2_memory_status associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m1_ddr2_memory_status associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst m1_ddr2_memory_status
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_memory_status m1_ddr2_memory_status_local_init_done ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_memory_status m1_ddr2_memory_status_local_init_done WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_memory_status m1_ddr2_memory_status_local_init_done DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_memory_status m1_ddr2_memory_status_local_cal_success ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_memory_status m1_ddr2_memory_status_local_cal_success WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_memory_status m1_ddr2_memory_status_local_cal_success DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_memory_status m1_ddr2_memory_status_local_cal_fail ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_memory_status m1_ddr2_memory_status_local_cal_fail WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_memory_status m1_ddr2_memory_status_local_cal_fail DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_memory_status_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_memory_status_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_memory_status_bfm SIGNAL_ROLES local_init_done local_cal_success local_cal_fail
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_memory_status_bfm SIGNAL_WIDTHS 1 1 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_memory_status_bfm SIGNAL_DIRECTIONS input input input
Info: get_instance_property MebX_Qsys_Project_inst_m1_ddr2_memory_status_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_memory_status CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_m1_ddr2_memory_status_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_m1_ddr2_memory_status_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_m1_ddr2_memory_status_bfm.conduit MebX_Qsys_Project_inst.m1_ddr2_memory_status
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_oct CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: m1_ddr2_oct
Info: TB_Gen: conduit_end found: m1_ddr2_oct
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_oct CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_m1_ddr2_oct_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_m1_ddr2_oct_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m1_ddr2_oct associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m1_ddr2_oct associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst m1_ddr2_oct
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_oct m1_ddr2_oct_rdn ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_oct m1_ddr2_oct_rdn WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_oct m1_ddr2_oct_rdn DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_oct m1_ddr2_oct_rup ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_oct m1_ddr2_oct_rup WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m1_ddr2_oct m1_ddr2_oct_rup DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_oct_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_oct_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_oct_bfm SIGNAL_ROLES rdn rup
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_oct_bfm SIGNAL_WIDTHS 1 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m1_ddr2_oct_bfm SIGNAL_DIRECTIONS output output
Info: get_instance_property MebX_Qsys_Project_inst_m1_ddr2_oct_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_oct CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_m1_ddr2_oct_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_m1_ddr2_oct_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_m1_ddr2_oct_bfm.conduit MebX_Qsys_Project_inst.m1_ddr2_oct
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_i2c_scl CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: m2_ddr2_i2c_scl
Info: TB_Gen: conduit_end found: m2_ddr2_i2c_scl
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_i2c_scl CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_m2_ddr2_i2c_scl_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_m2_ddr2_i2c_scl_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m2_ddr2_i2c_scl associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m2_ddr2_i2c_scl associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst m2_ddr2_i2c_scl
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_i2c_scl m2_ddr2_i2c_scl_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_i2c_scl m2_ddr2_i2c_scl_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_i2c_scl m2_ddr2_i2c_scl_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_i2c_scl_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_i2c_scl_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_i2c_scl_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_i2c_scl_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_i2c_scl_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property MebX_Qsys_Project_inst_m2_ddr2_i2c_scl_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_i2c_scl CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_m2_ddr2_i2c_scl_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_m2_ddr2_i2c_scl_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_m2_ddr2_i2c_scl_bfm.conduit MebX_Qsys_Project_inst.m2_ddr2_i2c_scl
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_i2c_sda CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: m2_ddr2_i2c_sda
Info: TB_Gen: conduit_end found: m2_ddr2_i2c_sda
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_i2c_sda CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_m2_ddr2_i2c_sda_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_m2_ddr2_i2c_sda_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m2_ddr2_i2c_sda associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m2_ddr2_i2c_sda associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst m2_ddr2_i2c_sda
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_i2c_sda m2_ddr2_i2c_sda_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_i2c_sda m2_ddr2_i2c_sda_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_i2c_sda m2_ddr2_i2c_sda_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_i2c_sda_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_i2c_sda_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_i2c_sda_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_i2c_sda_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_i2c_sda_bfm SIGNAL_DIRECTIONS bidir
Info: get_instance_property MebX_Qsys_Project_inst_m2_ddr2_i2c_sda_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_i2c_sda CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_m2_ddr2_i2c_sda_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_m2_ddr2_i2c_sda_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_m2_ddr2_i2c_sda_bfm.conduit MebX_Qsys_Project_inst.m2_ddr2_i2c_sda
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory_dll_sharing CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: m2_ddr2_memory_dll_sharing
Info: TB_Gen: conduit_end found: m2_ddr2_memory_dll_sharing
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory_dll_sharing CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_m2_ddr2_memory_dll_sharing_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_m2_ddr2_memory_dll_sharing_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m2_ddr2_memory_dll_sharing associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m2_ddr2_memory_dll_sharing associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst m2_ddr2_memory_dll_sharing
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_dll_sharing m2_ddr2_memory_dll_sharing_dll_pll_locked ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_dll_sharing m2_ddr2_memory_dll_sharing_dll_pll_locked WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_dll_sharing m2_ddr2_memory_dll_sharing_dll_pll_locked DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_dll_sharing m2_ddr2_memory_dll_sharing_dll_delayctrl ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_dll_sharing m2_ddr2_memory_dll_sharing_dll_delayctrl WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_dll_sharing m2_ddr2_memory_dll_sharing_dll_delayctrl DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_memory_dll_sharing_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_memory_dll_sharing_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_memory_dll_sharing_bfm SIGNAL_ROLES dll_pll_locked dll_delayctrl
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_memory_dll_sharing_bfm SIGNAL_WIDTHS 1 6
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_memory_dll_sharing_bfm SIGNAL_DIRECTIONS output input
Info: get_instance_property MebX_Qsys_Project_inst_m2_ddr2_memory_dll_sharing_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory_dll_sharing CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_m2_ddr2_memory_dll_sharing_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_m2_ddr2_memory_dll_sharing_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_m2_ddr2_memory_dll_sharing_bfm.conduit MebX_Qsys_Project_inst.m2_ddr2_memory_dll_sharing
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: m2_ddr2_memory_pll_sharing
Info: TB_Gen: conduit_end found: m2_ddr2_memory_pll_sharing
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_m2_ddr2_memory_pll_sharing_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_m2_ddr2_memory_pll_sharing_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_mem_clk ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_mem_clk WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_mem_clk DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_write_clk ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_write_clk WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_write_clk DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_locked ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_locked WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_locked DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_write_clk_pre_phy_clk ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_write_clk_pre_phy_clk WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_write_clk_pre_phy_clk DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_addr_cmd_clk ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_addr_cmd_clk WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_addr_cmd_clk DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_avl_clk ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_avl_clk WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_avl_clk DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_config_clk ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_config_clk WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing m2_ddr2_memory_pll_sharing_pll_config_clk DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_memory_pll_sharing_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_memory_pll_sharing_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_memory_pll_sharing_bfm SIGNAL_ROLES pll_mem_clk pll_write_clk pll_locked pll_write_clk_pre_phy_clk pll_addr_cmd_clk pll_avl_clk pll_config_clk
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_memory_pll_sharing_bfm SIGNAL_WIDTHS 1 1 1 1 1 1 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_memory_pll_sharing_bfm SIGNAL_DIRECTIONS input input input input input input input
Info: get_instance_property MebX_Qsys_Project_inst_m2_ddr2_memory_pll_sharing_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory_pll_sharing CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_m2_ddr2_memory_pll_sharing_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_m2_ddr2_memory_pll_sharing_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_m2_ddr2_memory_pll_sharing_bfm.conduit MebX_Qsys_Project_inst.m2_ddr2_memory_pll_sharing
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory_status CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: m2_ddr2_memory_status
Info: TB_Gen: conduit_end found: m2_ddr2_memory_status
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory_status CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_m2_ddr2_memory_status_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_m2_ddr2_memory_status_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m2_ddr2_memory_status associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m2_ddr2_memory_status associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst m2_ddr2_memory_status
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_status m2_ddr2_memory_status_local_init_done ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_status m2_ddr2_memory_status_local_init_done WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_status m2_ddr2_memory_status_local_init_done DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_status m2_ddr2_memory_status_local_cal_success ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_status m2_ddr2_memory_status_local_cal_success WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_status m2_ddr2_memory_status_local_cal_success DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_status m2_ddr2_memory_status_local_cal_fail ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_status m2_ddr2_memory_status_local_cal_fail WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_memory_status m2_ddr2_memory_status_local_cal_fail DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_memory_status_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_memory_status_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_memory_status_bfm SIGNAL_ROLES local_init_done local_cal_success local_cal_fail
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_memory_status_bfm SIGNAL_WIDTHS 1 1 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_memory_status_bfm SIGNAL_DIRECTIONS input input input
Info: get_instance_property MebX_Qsys_Project_inst_m2_ddr2_memory_status_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory_status CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_m2_ddr2_memory_status_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_m2_ddr2_memory_status_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_m2_ddr2_memory_status_bfm.conduit MebX_Qsys_Project_inst.m2_ddr2_memory_status
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_oct CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: m2_ddr2_oct
Info: TB_Gen: conduit_end found: m2_ddr2_oct
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_oct CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_m2_ddr2_oct_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_m2_ddr2_oct_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m2_ddr2_oct associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst m2_ddr2_oct associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst m2_ddr2_oct
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_oct m2_ddr2_oct_rdn ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_oct m2_ddr2_oct_rdn WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_oct m2_ddr2_oct_rdn DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_oct m2_ddr2_oct_rup ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_oct m2_ddr2_oct_rup WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst m2_ddr2_oct m2_ddr2_oct_rup DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_oct_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_oct_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_oct_bfm SIGNAL_ROLES rdn rup
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_oct_bfm SIGNAL_WIDTHS 1 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_m2_ddr2_oct_bfm SIGNAL_DIRECTIONS output output
Info: get_instance_property MebX_Qsys_Project_inst_m2_ddr2_oct_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_oct CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_m2_ddr2_oct_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_m2_ddr2_oct_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_m2_ddr2_oct_bfm.conduit MebX_Qsys_Project_inst.m2_ddr2_oct
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_clk CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: sd_clk
Info: TB_Gen: conduit_end found: sd_clk
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_clk CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_sd_clk_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_sd_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst sd_clk associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst sd_clk associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst sd_clk
Info: get_instance_interface_port_property MebX_Qsys_Project_inst sd_clk sd_clk_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst sd_clk sd_clk_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst sd_clk sd_clk_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_clk_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_clk_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_clk_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_clk_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_clk_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property MebX_Qsys_Project_inst_sd_clk_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_clk CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_sd_clk_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_sd_clk_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_sd_clk_bfm.conduit MebX_Qsys_Project_inst.sd_clk
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_cmd CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: sd_cmd
Info: TB_Gen: conduit_end found: sd_cmd
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_cmd CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_sd_cmd_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_sd_cmd_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst sd_cmd associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst sd_cmd associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst sd_cmd
Info: get_instance_interface_port_property MebX_Qsys_Project_inst sd_cmd sd_cmd_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst sd_cmd sd_cmd_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst sd_cmd sd_cmd_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_cmd_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_cmd_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_cmd_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_cmd_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_cmd_bfm SIGNAL_DIRECTIONS bidir
Info: get_instance_property MebX_Qsys_Project_inst_sd_cmd_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_cmd CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_sd_cmd_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_sd_cmd_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_sd_cmd_bfm.conduit MebX_Qsys_Project_inst.sd_cmd
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_dat CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: sd_dat
Info: TB_Gen: conduit_end found: sd_dat
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_dat CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_sd_dat_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_sd_dat_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst sd_dat associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst sd_dat associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst sd_dat
Info: get_instance_interface_port_property MebX_Qsys_Project_inst sd_dat sd_dat_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst sd_dat sd_dat_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst sd_dat sd_dat_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_dat_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_dat_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_dat_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_dat_bfm SIGNAL_WIDTHS 4
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_dat_bfm SIGNAL_DIRECTIONS bidir
Info: get_instance_property MebX_Qsys_Project_inst_sd_dat_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_dat CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_sd_dat_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_sd_dat_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_sd_dat_bfm.conduit MebX_Qsys_Project_inst.sd_dat
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_wp_n CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: sd_wp_n
Info: TB_Gen: conduit_end found: sd_wp_n
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_wp_n CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_sd_wp_n_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_sd_wp_n_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst sd_wp_n associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst sd_wp_n associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst sd_wp_n
Info: get_instance_interface_port_property MebX_Qsys_Project_inst sd_wp_n sd_wp_n_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst sd_wp_n sd_wp_n_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst sd_wp_n sd_wp_n_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_wp_n_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_wp_n_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_wp_n_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_wp_n_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_sd_wp_n_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property MebX_Qsys_Project_inst_sd_wp_n_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst sd_wp_n CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_sd_wp_n_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_sd_wp_n_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_sd_wp_n_bfm.conduit MebX_Qsys_Project_inst.sd_wp_n
Info: get_instance_interface_property MebX_Qsys_Project_inst ssdp CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: ssdp
Info: TB_Gen: conduit_end found: ssdp
Info: get_instance_interface_property MebX_Qsys_Project_inst ssdp CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_ssdp_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_ssdp_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst ssdp associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst ssdp associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst ssdp
Info: get_instance_interface_port_property MebX_Qsys_Project_inst ssdp ssdp_ssdp0 ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst ssdp ssdp_ssdp0 WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst ssdp ssdp_ssdp0 DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst ssdp ssdp_ssdp1 ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst ssdp ssdp_ssdp1 WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst ssdp ssdp_ssdp1 DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_ssdp_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_ssdp_bfm ENABLE_RESET 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_ssdp_bfm SIGNAL_ROLES ssdp0 ssdp1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_ssdp_bfm SIGNAL_WIDTHS 8 8
Info: set_instance_parameter_value MebX_Qsys_Project_inst_ssdp_bfm SIGNAL_DIRECTIONS input input
Info: get_instance_property MebX_Qsys_Project_inst_ssdp_bfm CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_ssdp_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_ssdp_bfm clk CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_ssdp_bfm reset CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_ssdp_bfm conduit CLASS_NAME
Info: get_instance_property MebX_Qsys_Project_inst_ssdp_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst ssdp associatedClock
Info: get_instance_interface_property MebX_Qsys_Project_inst clk50 CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_clk50_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_clk50_bfm clk CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_clk50_bfm.clk MebX_Qsys_Project_inst_ssdp_bfm.clk
Info: get_instance_interfaces MebX_Qsys_Project_inst_ssdp_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_ssdp_bfm clk CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_ssdp_bfm reset CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_ssdp_bfm conduit CLASS_NAME
Info: get_instance_property MebX_Qsys_Project_inst_ssdp_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst ssdp associatedReset
Info: get_instance_interface_property MebX_Qsys_Project_inst rst CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_rst_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_rst_bfm reset CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_rst_bfm clk CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_rst_bfm.reset MebX_Qsys_Project_inst_ssdp_bfm.reset
Info: get_instance_interface_property MebX_Qsys_Project_inst ssdp CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_ssdp_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_ssdp_bfm clk CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_ssdp_bfm reset CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_ssdp_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_ssdp_bfm.conduit MebX_Qsys_Project_inst.ssdp
Info: get_instance_interface_property MebX_Qsys_Project_inst temp_scl CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: temp_scl
Info: TB_Gen: conduit_end found: temp_scl
Info: get_instance_interface_property MebX_Qsys_Project_inst temp_scl CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_temp_scl_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_temp_scl_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst temp_scl associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst temp_scl associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst temp_scl
Info: get_instance_interface_port_property MebX_Qsys_Project_inst temp_scl temp_scl_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst temp_scl temp_scl_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst temp_scl temp_scl_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_temp_scl_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_temp_scl_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_temp_scl_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_temp_scl_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_temp_scl_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property MebX_Qsys_Project_inst_temp_scl_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst temp_scl CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_temp_scl_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_temp_scl_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_temp_scl_bfm.conduit MebX_Qsys_Project_inst.temp_scl
Info: get_instance_interface_property MebX_Qsys_Project_inst temp_sda CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: temp_sda
Info: TB_Gen: conduit_end found: temp_sda
Info: get_instance_interface_property MebX_Qsys_Project_inst temp_sda CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_temp_sda_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_temp_sda_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst temp_sda associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst temp_sda associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst temp_sda
Info: get_instance_interface_port_property MebX_Qsys_Project_inst temp_sda temp_sda_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst temp_sda temp_sda_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst temp_sda temp_sda_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_temp_sda_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_temp_sda_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_temp_sda_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_temp_sda_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_temp_sda_bfm SIGNAL_DIRECTIONS bidir
Info: get_instance_property MebX_Qsys_Project_inst_temp_sda_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst temp_sda CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_temp_sda_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_temp_sda_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_temp_sda_bfm.conduit MebX_Qsys_Project_inst.temp_sda
Info: get_instance_interface_property MebX_Qsys_Project_inst timer_1ms_external_port CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: timer_1ms_external_port
Info: TB_Gen: conduit_end found: timer_1ms_external_port
Info: get_instance_interface_property MebX_Qsys_Project_inst timer_1ms_external_port CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_timer_1ms_external_port_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_timer_1ms_external_port_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst timer_1ms_external_port associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst timer_1ms_external_port associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst timer_1ms_external_port
Info: get_instance_interface_port_property MebX_Qsys_Project_inst timer_1ms_external_port timer_1ms_external_port_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst timer_1ms_external_port timer_1ms_external_port_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst timer_1ms_external_port timer_1ms_external_port_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_timer_1ms_external_port_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_timer_1ms_external_port_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_timer_1ms_external_port_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_timer_1ms_external_port_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_timer_1ms_external_port_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property MebX_Qsys_Project_inst_timer_1ms_external_port_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst timer_1ms_external_port CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_timer_1ms_external_port_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_timer_1ms_external_port_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_timer_1ms_external_port_bfm.conduit MebX_Qsys_Project_inst.timer_1ms_external_port
Info: get_instance_interface_property MebX_Qsys_Project_inst timer_1us_external_port CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: timer_1us_external_port
Info: TB_Gen: conduit_end found: timer_1us_external_port
Info: get_instance_interface_property MebX_Qsys_Project_inst timer_1us_external_port CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_timer_1us_external_port_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_timer_1us_external_port_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst timer_1us_external_port associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst timer_1us_external_port associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst timer_1us_external_port
Info: get_instance_interface_port_property MebX_Qsys_Project_inst timer_1us_external_port timer_1us_external_port_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst timer_1us_external_port timer_1us_external_port_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst timer_1us_external_port timer_1us_external_port_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_timer_1us_external_port_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_timer_1us_external_port_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_timer_1us_external_port_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_timer_1us_external_port_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_timer_1us_external_port_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property MebX_Qsys_Project_inst_timer_1us_external_port_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst timer_1us_external_port CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_timer_1us_external_port_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_timer_1us_external_port_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_timer_1us_external_port_bfm.conduit MebX_Qsys_Project_inst.timer_1us_external_port
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_led CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tse_led
Info: TB_Gen: conduit_end found: tse_led
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_led CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_tse_led_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_tse_led_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst tse_led associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst tse_led associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst tse_led
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_crs ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_crs WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_crs DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_link ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_link WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_link DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_panel_link ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_panel_link WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_panel_link DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_col ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_col WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_col DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_an ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_an WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_an DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_char_err ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_char_err WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_char_err DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_disp_err ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_disp_err WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_led tse_led_disp_err DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_led_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_led_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_led_bfm SIGNAL_ROLES crs link panel_link col an char_err disp_err
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_led_bfm SIGNAL_WIDTHS 1 1 1 1 1 1 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_led_bfm SIGNAL_DIRECTIONS input input input input input input input
Info: get_instance_property MebX_Qsys_Project_inst_tse_led_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_led CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_tse_led_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_tse_led_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_tse_led_bfm.conduit MebX_Qsys_Project_inst.tse_led
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tse_mac_mac_misc_connection
Info: TB_Gen: conduit_end found: tse_mac_mac_misc_connection
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_tse_mac_mac_misc_connection_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_tse_mac_mac_misc_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst tse_mac_mac_misc_connection associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst tse_mac_mac_misc_connection associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst tse_mac_mac_misc_connection
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_xon_gen ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_xon_gen WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_xon_gen DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_xoff_gen ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_xoff_gen WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_xoff_gen DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_magic_wakeup ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_magic_wakeup WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_magic_wakeup DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_magic_sleep_n ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_magic_sleep_n WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_magic_sleep_n DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_tx_crc_fwd ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_tx_crc_fwd WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_tx_crc_fwd DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_tx_septy ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_tx_septy WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_tx_septy DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_tx_ff_uflow ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_tx_ff_uflow WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_tx_ff_uflow DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_tx_a_full ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_tx_a_full WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_tx_a_full DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_tx_a_empty ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_tx_a_empty WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_tx_a_empty DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_rx_err_stat ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_rx_err_stat WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_rx_err_stat DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_rx_frm_type ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_rx_frm_type WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_rx_frm_type DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_rx_dsav ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_rx_dsav WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_rx_dsav DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_rx_a_full ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_rx_a_full WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_rx_a_full DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_rx_a_empty ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_rx_a_empty WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection tse_mac_mac_misc_connection_ff_rx_a_empty DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_mac_mac_misc_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_mac_mac_misc_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_mac_mac_misc_connection_bfm SIGNAL_ROLES xon_gen xoff_gen magic_wakeup magic_sleep_n ff_tx_crc_fwd ff_tx_septy tx_ff_uflow ff_tx_a_full ff_tx_a_empty rx_err_stat rx_frm_type ff_rx_dsav ff_rx_a_full ff_rx_a_empty
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_mac_mac_misc_connection_bfm SIGNAL_WIDTHS 1 1 1 1 1 1 1 1 1 18 4 1 1 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_mac_mac_misc_connection_bfm SIGNAL_DIRECTIONS output output input output output input input input input input input input input input
Info: get_instance_property MebX_Qsys_Project_inst_tse_mac_mac_misc_connection_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_mac_mac_misc_connection CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_tse_mac_mac_misc_connection_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_tse_mac_mac_misc_connection_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_tse_mac_mac_misc_connection_bfm.conduit MebX_Qsys_Project_inst.tse_mac_mac_misc_connection
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_mac_serdes_control_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tse_mac_serdes_control_connection
Info: TB_Gen: conduit_end found: tse_mac_serdes_control_connection
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_mac_serdes_control_connection CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_tse_mac_serdes_control_connection_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_tse_mac_serdes_control_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst tse_mac_serdes_control_connection associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst tse_mac_serdes_control_connection associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst tse_mac_serdes_control_connection
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_serdes_control_connection tse_mac_serdes_control_connection_export ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_serdes_control_connection tse_mac_serdes_control_connection_export WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mac_serdes_control_connection tse_mac_serdes_control_connection_export DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_mac_serdes_control_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_mac_serdes_control_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_mac_serdes_control_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_mac_serdes_control_connection_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_mac_serdes_control_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property MebX_Qsys_Project_inst_tse_mac_serdes_control_connection_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_mac_serdes_control_connection CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_tse_mac_serdes_control_connection_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_tse_mac_serdes_control_connection_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_tse_mac_serdes_control_connection_bfm.conduit MebX_Qsys_Project_inst.tse_mac_serdes_control_connection
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_mdio CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tse_mdio
Info: TB_Gen: conduit_end found: tse_mdio
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_mdio CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_tse_mdio_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_tse_mdio_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst tse_mdio associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst tse_mdio associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst tse_mdio
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mdio tse_mdio_mdc ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mdio tse_mdio_mdc WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mdio tse_mdio_mdc DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mdio tse_mdio_mdio_in ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mdio tse_mdio_mdio_in WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mdio tse_mdio_mdio_in DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mdio tse_mdio_mdio_out ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mdio tse_mdio_mdio_out WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mdio tse_mdio_mdio_out DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mdio tse_mdio_mdio_oen ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mdio tse_mdio_mdio_oen WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_mdio tse_mdio_mdio_oen DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_mdio_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_mdio_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_mdio_bfm SIGNAL_ROLES mdc mdio_in mdio_out mdio_oen
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_mdio_bfm SIGNAL_WIDTHS 1 1 1 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_mdio_bfm SIGNAL_DIRECTIONS input output input input
Info: get_instance_property MebX_Qsys_Project_inst_tse_mdio_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_mdio CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_tse_mdio_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_tse_mdio_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_tse_mdio_bfm.conduit MebX_Qsys_Project_inst.tse_mdio
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_serial CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tse_serial
Info: TB_Gen: conduit_end found: tse_serial
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_serial CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_tse_serial_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_tse_serial_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst tse_serial associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst tse_serial associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst tse_serial
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_serial tse_serial_txp ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_serial tse_serial_txp WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_serial tse_serial_txp DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_serial tse_serial_rxp ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_serial tse_serial_rxp WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst tse_serial tse_serial_rxp DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_serial_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_serial_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_serial_bfm SIGNAL_ROLES txp rxp
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_serial_bfm SIGNAL_WIDTHS 1 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_tse_serial_bfm SIGNAL_DIRECTIONS input output
Info: get_instance_property MebX_Qsys_Project_inst_tse_serial_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst tse_serial CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_tse_serial_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_tse_serial_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_tse_serial_bfm.conduit MebX_Qsys_Project_inst.tse_serial
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_memory CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: m1_ddr2_memory
Info: TB_Gen: conduit_end (for partner module) found: m1_ddr2_memory
Info: add_instance m1_ddr2_memory_mem_model altera_mem_if_ddr2_mem_model 
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AC_PARITY false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AC_ROM_MR0 0101001100011
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AC_ROM_MR0_CALIB 0101001100011
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AC_ROM_MR0_DLL_RESET 0101101100011
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AC_ROM_MR0_DLL_RESET_MIRR 
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AC_ROM_MR0_MIRR 
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AC_ROM_MR1 0000001000100
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AC_ROM_MR1_CALIB 
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AC_ROM_MR1_MIRR 
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AC_ROM_MR1_OCD_ENABLE 0001111000100
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AC_ROM_MR2 0000010000000
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AC_ROM_MR2_MIRR 
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AC_ROM_MR3 0000000000000
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AC_ROM_MR3_MIRR 
Info: set_instance_parameter_value m1_ddr2_memory_mem_model ADDR_CMD_DDR 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model ADDR_RATE_RATIO 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AFI_ADDR_WIDTH 28
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AFI_BANKADDR_WIDTH 6
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AFI_CLK_EN_WIDTH 2
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AFI_CLK_PAIR_COUNT 2
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AFI_CONTROL_WIDTH 2
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AFI_CS_WIDTH 2
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AFI_DM_WIDTH 32
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AFI_DQ_WIDTH 256
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AFI_ODT_WIDTH 2
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AFI_RATE_RATIO 2
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AFI_RLAT_WIDTH 6
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AFI_RRANK_WIDTH 16
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AFI_WLAT_WIDTH 6
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AFI_WRANK_WIDTH 16
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AFI_WRITE_DQS_WIDTH 16
Info: set_instance_parameter_value m1_ddr2_memory_mem_model ALTMEMPHY_COMPATIBLE_MODE false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AP_MODE false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model AP_MODE_EN 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model CFG_TCCD 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model CFG_TCCD_NS 2.5
Info: set_instance_parameter_value m1_ddr2_memory_mem_model CTL_RD_TO_PCH_EXTRA_CLK 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model CTL_RD_TO_RD_EXTRA_CLK 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model CTL_WR_TO_WR_EXTRA_CLK 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model CUT_NEW_FAMILY_TIMING true
Info: set_instance_parameter_value m1_ddr2_memory_mem_model DATA_RATE_RATIO 2
Info: set_instance_parameter_value m1_ddr2_memory_mem_model DAT_DATA_WIDTH 32
Info: set_instance_parameter_value m1_ddr2_memory_mem_model DEVICE_DEPTH 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model DEVICE_FAMILY Stratix IV
Info: set_instance_parameter_value m1_ddr2_memory_mem_model DEVICE_FAMILY_PARAM 
Info: set_instance_parameter_value m1_ddr2_memory_mem_model DEVICE_WIDTH 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model DISABLE_CHILD_MESSAGING false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model DISCRETE_FLY_BY true
Info: set_instance_parameter_value m1_ddr2_memory_mem_model DQ_DDR 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model DUPLICATE_AC false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model FLY_BY false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model FORCE_DQS_TRACKING AUTO
Info: set_instance_parameter_value m1_ddr2_memory_mem_model FORCE_SHADOW_REGS AUTO
Info: set_instance_parameter_value m1_ddr2_memory_mem_model HARD_EMIF false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model HARD_PHY false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model HHP_HPS false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model HHP_HPS_SIMULATION false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model HHP_HPS_VERIFICATION false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model HPS_PROTOCOL DEFAULT
Info: set_instance_parameter_value m1_ddr2_memory_mem_model IS_ES_DEVICE false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model LRDIMM false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model LRDIMM_INT 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_ASR Manual
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_ATCL 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_ATCL_INT 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_AUTO_LEVELING_MODE true
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_BANKADDR_WIDTH 3
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_BL 8
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_BT Sequential
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_BURST_LENGTH 8
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_CK_WIDTH 2
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_CLK_EN_WIDTH 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_CLK_FREQ 400.0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_CLK_FREQ_MAX 400.0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_CLK_MAX_NS 2.5
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_CLK_MAX_PS 2500.0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_CLK_TO_DQS_CAPTURE_DELAY 100000
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_COL_ADDR_WIDTH 10
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_CS_WIDTH 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_DLL_EN true
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_DQS_TO_CLK_CAPTURE_DELAY 100
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_DQ_PER_DQS 8
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_DQ_WIDTH 64
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_DRV_STR Full
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_FORMAT UNBUFFERED
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_GUARANTEED_WRITE_INIT false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_ADDR_WIDTH 14
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_ADDR_WIDTH_MIN 13
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_BANKADDR_WIDTH 3
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_BOARD_BASE_DELAY 10
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_CHIP_BITS 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_CK_WIDTH 2
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_CLK_EN_WIDTH 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_CLK_PAIR_COUNT 2
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_COL_ADDR_WIDTH 10
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_CONTROL_WIDTH 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_CS_PER_DIMM 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_CS_PER_RANK 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_CS_WIDTH 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_DM_PINS_EN true
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_DM_WIDTH 8
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_DQSN_EN true
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_DQS_WIDTH 8
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_DQ_WIDTH 64
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_LRDIMM_RM 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_NUMBER_OF_RANKS 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_ODT_WIDTH 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_RD_TO_WR_TURNAROUND_OCT 3
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_READ_DQS_WIDTH 8
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_ROW_ADDR_WIDTH 14
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_SIM_VALID_WINDOW 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_WRITE_DQS_WIDTH 8
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_IF_WR_TO_RD_TURNAROUND_OCT 3
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_INIT_EN false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_INIT_FILE 
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_LEVELING true
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_LRDIMM_ENABLED false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_MIRROR_ADDRESSING 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_MIRROR_ADDRESSING_DEC 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_NUMBER_OF_DIMMS 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_NUMBER_OF_RANKS_PER_DEVICE 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_NUMBER_OF_RANKS_PER_DIMM 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_PD Fast exit
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_RANK_MULTIPLICATION_FACTOR 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_REGDIMM_ENABLED false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_ROW_ADDR_WIDTH 14
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_RTT_NOM 50
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_SRT 2x refresh rate
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TCL 6
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TDQSCK 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TFAW 15
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TFAW_NS 37.5
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TINIT_CK 80000
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TINIT_US 200
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TMRD_CK 5
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TRAS 16
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TRAS_NS 40.0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TRC 22
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TRCD 6
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TRCD_NS 15.0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TREFI 3120
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TREFI_US 7.8
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TRFC 51
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TRFC_NS 127.5
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TRP 6
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TRP_NS 15.0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TRRD 3
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TRRD_NS 7.5
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TRTP 3
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TRTP_NS 7.5
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TWR 6
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TWR_NS 15.0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TWTR 3
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_TYPE DDR2
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_USER_LEVELING_MODE Leveling
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_VENDOR Micron
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_VERBOSE true
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MEM_WTCL_INT 5
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR0_BL 3
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR0_BT 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR0_CAS_LATENCY 6
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR0_DLL 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR0_PD 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR0_WR 5
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR1_AL 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR1_DLL 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR1_DQS 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR1_ODS 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR1_QOFF 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR1_RDQS 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR1_RTT 3
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR1_TDQS 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR1_WL 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR2_ASR 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR2_CWL 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR2_RTT_WR 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR2_SRF 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR2_SRT 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR3_MPR 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR3_MPR_AA 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MR3_MPR_RF 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model MRS_MIRROR_PING_PONG_ATSO false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model NEXTGEN true
Info: set_instance_parameter_value m1_ddr2_memory_mem_model PARSE_FRIENDLY_DEVICE_FAMILY STRATIXIV
Info: set_instance_parameter_value m1_ddr2_memory_mem_model PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID true
Info: set_instance_parameter_value m1_ddr2_memory_mem_model PARSE_FRIENDLY_DEVICE_FAMILY_PARAM 
Info: set_instance_parameter_value m1_ddr2_memory_mem_model PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model PINGPONGPHY_EN false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model PRE_V_SERIES_FAMILY true
Info: set_instance_parameter_value m1_ddr2_memory_mem_model RATE Half
Info: set_instance_parameter_value m1_ddr2_memory_mem_model RDIMM false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model RDIMM_INT 0
Info: set_instance_parameter_value m1_ddr2_memory_mem_model REFRESH_BURST_VALIDATION false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model SCC_DATA_WIDTH 1
Info: set_instance_parameter_value m1_ddr2_memory_mem_model SPEED_GRADE 2
Info: set_instance_parameter_value m1_ddr2_memory_mem_model SYS_INFO_DEVICE_FAMILY Stratix IV
Info: set_instance_parameter_value m1_ddr2_memory_mem_model TIMING_TDH 250
Info: set_instance_parameter_value m1_ddr2_memory_mem_model TIMING_TDQSCK 350
Info: set_instance_parameter_value m1_ddr2_memory_mem_model TIMING_TDQSCKDL 1200
Info: set_instance_parameter_value m1_ddr2_memory_mem_model TIMING_TDQSCKDM 900
Info: set_instance_parameter_value m1_ddr2_memory_mem_model TIMING_TDQSCKDS 450
Info: set_instance_parameter_value m1_ddr2_memory_mem_model TIMING_TDQSH 0.35
Info: set_instance_parameter_value m1_ddr2_memory_mem_model TIMING_TDQSQ 200
Info: set_instance_parameter_value m1_ddr2_memory_mem_model TIMING_TDQSS 0.25
Info: set_instance_parameter_value m1_ddr2_memory_mem_model TIMING_TDS 250
Info: set_instance_parameter_value m1_ddr2_memory_mem_model TIMING_TDSH 0.2
Info: set_instance_parameter_value m1_ddr2_memory_mem_model TIMING_TDSS 0.2
Info: set_instance_parameter_value m1_ddr2_memory_mem_model TIMING_TIH 375
Info: set_instance_parameter_value m1_ddr2_memory_mem_model TIMING_TIS 375
Info: set_instance_parameter_value m1_ddr2_memory_mem_model TIMING_TQHS 300
Info: set_instance_parameter_value m1_ddr2_memory_mem_model TRK_PARALLEL_SCC_LOAD false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model USE_DQS_TRACKING false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model USE_HPS_DQS_TRACKING false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model USE_MEM_CLK_FREQ false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY false
Info: set_instance_parameter_value m1_ddr2_memory_mem_model USE_SHADOW_REGS false
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_memory CLASS_NAME
Info: get_instance_interface_property m1_ddr2_memory_mem_model memory CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m1_ddr2_memory CLASS_NAME
Info: get_instance_interface_property m1_ddr2_memory_mem_model memory CLASS_NAME
Info: add_connection m1_ddr2_memory_mem_model.memory MebX_Qsys_Project_inst.m1_ddr2_memory
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: m2_ddr2_memory
Info: TB_Gen: conduit_end (for partner module) found: m2_ddr2_memory
Info: add_instance m2_ddr2_memory_mem_model altera_mem_if_ddr2_mem_model 
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AC_PARITY false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AC_ROM_MR0 0101001100011
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AC_ROM_MR0_CALIB 0101001100011
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AC_ROM_MR0_DLL_RESET 0101101100011
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AC_ROM_MR0_DLL_RESET_MIRR 
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AC_ROM_MR0_MIRR 
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AC_ROM_MR1 0000001000100
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AC_ROM_MR1_CALIB 
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AC_ROM_MR1_MIRR 
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AC_ROM_MR1_OCD_ENABLE 0001111000100
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AC_ROM_MR2 0000010000000
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AC_ROM_MR2_MIRR 
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AC_ROM_MR3 0000000000000
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AC_ROM_MR3_MIRR 
Info: set_instance_parameter_value m2_ddr2_memory_mem_model ADDR_CMD_DDR 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model ADDR_RATE_RATIO 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AFI_ADDR_WIDTH 28
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AFI_BANKADDR_WIDTH 6
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AFI_CLK_EN_WIDTH 2
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AFI_CLK_PAIR_COUNT 2
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AFI_CONTROL_WIDTH 2
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AFI_CS_WIDTH 2
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AFI_DM_WIDTH 32
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AFI_DQ_WIDTH 256
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AFI_ODT_WIDTH 2
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AFI_RATE_RATIO 2
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AFI_RLAT_WIDTH 6
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AFI_RRANK_WIDTH 16
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AFI_WLAT_WIDTH 6
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AFI_WRANK_WIDTH 16
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AFI_WRITE_DQS_WIDTH 16
Info: set_instance_parameter_value m2_ddr2_memory_mem_model ALTMEMPHY_COMPATIBLE_MODE false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AP_MODE false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model AP_MODE_EN 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model CFG_TCCD 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model CFG_TCCD_NS 2.5
Info: set_instance_parameter_value m2_ddr2_memory_mem_model CTL_RD_TO_PCH_EXTRA_CLK 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model CTL_RD_TO_RD_EXTRA_CLK 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model CTL_WR_TO_WR_EXTRA_CLK 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model CUT_NEW_FAMILY_TIMING true
Info: set_instance_parameter_value m2_ddr2_memory_mem_model DATA_RATE_RATIO 2
Info: set_instance_parameter_value m2_ddr2_memory_mem_model DAT_DATA_WIDTH 32
Info: set_instance_parameter_value m2_ddr2_memory_mem_model DEVICE_DEPTH 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model DEVICE_FAMILY Stratix IV
Info: set_instance_parameter_value m2_ddr2_memory_mem_model DEVICE_FAMILY_PARAM 
Info: set_instance_parameter_value m2_ddr2_memory_mem_model DEVICE_WIDTH 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model DISABLE_CHILD_MESSAGING false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model DISCRETE_FLY_BY true
Info: set_instance_parameter_value m2_ddr2_memory_mem_model DQ_DDR 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model DUPLICATE_AC false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model FLY_BY false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model FORCE_DQS_TRACKING AUTO
Info: set_instance_parameter_value m2_ddr2_memory_mem_model FORCE_SHADOW_REGS AUTO
Info: set_instance_parameter_value m2_ddr2_memory_mem_model HARD_EMIF false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model HARD_PHY false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model HHP_HPS false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model HHP_HPS_SIMULATION false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model HHP_HPS_VERIFICATION false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model HPS_PROTOCOL DEFAULT
Info: set_instance_parameter_value m2_ddr2_memory_mem_model IS_ES_DEVICE false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model LRDIMM false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model LRDIMM_INT 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_ASR Manual
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_ATCL 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_ATCL_INT 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_AUTO_LEVELING_MODE true
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_BANKADDR_WIDTH 3
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_BL 8
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_BT Sequential
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_BURST_LENGTH 8
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_CK_WIDTH 2
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_CLK_EN_WIDTH 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_CLK_FREQ 400.0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_CLK_FREQ_MAX 400.0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_CLK_MAX_NS 2.5
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_CLK_MAX_PS 2500.0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_CLK_TO_DQS_CAPTURE_DELAY 100000
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_COL_ADDR_WIDTH 10
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_CS_WIDTH 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_DLL_EN true
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_DQS_TO_CLK_CAPTURE_DELAY 100
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_DQ_PER_DQS 8
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_DQ_WIDTH 64
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_DRV_STR Full
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_FORMAT UNBUFFERED
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_GUARANTEED_WRITE_INIT false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_ADDR_WIDTH 14
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_ADDR_WIDTH_MIN 13
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_BANKADDR_WIDTH 3
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_BOARD_BASE_DELAY 10
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_CHIP_BITS 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_CK_WIDTH 2
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_CLK_EN_WIDTH 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_CLK_PAIR_COUNT 2
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_COL_ADDR_WIDTH 10
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_CONTROL_WIDTH 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_CS_PER_DIMM 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_CS_PER_RANK 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_CS_WIDTH 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_DM_PINS_EN true
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_DM_WIDTH 8
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_DQSN_EN true
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_DQS_WIDTH 8
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_DQ_WIDTH 64
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_LRDIMM_RM 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_NUMBER_OF_RANKS 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_ODT_WIDTH 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_RD_TO_WR_TURNAROUND_OCT 3
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_READ_DQS_WIDTH 8
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_ROW_ADDR_WIDTH 14
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_SIM_VALID_WINDOW 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_WRITE_DQS_WIDTH 8
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_IF_WR_TO_RD_TURNAROUND_OCT 3
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_INIT_EN false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_INIT_FILE 
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_LEVELING true
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_LRDIMM_ENABLED false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_MIRROR_ADDRESSING 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_MIRROR_ADDRESSING_DEC 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_NUMBER_OF_DIMMS 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_NUMBER_OF_RANKS_PER_DEVICE 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_NUMBER_OF_RANKS_PER_DIMM 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_PD Fast exit
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_RANK_MULTIPLICATION_FACTOR 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_REGDIMM_ENABLED false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_ROW_ADDR_WIDTH 14
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_RTT_NOM 50
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_SRT 2x refresh rate
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TCL 6
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TDQSCK 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TFAW 15
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TFAW_NS 37.5
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TINIT_CK 80000
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TINIT_US 200
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TMRD_CK 5
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TRAS 16
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TRAS_NS 40.0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TRC 22
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TRCD 6
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TRCD_NS 15.0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TREFI 3120
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TREFI_US 7.8
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TRFC 51
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TRFC_NS 127.5
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TRP 6
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TRP_NS 15.0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TRRD 3
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TRRD_NS 7.5
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TRTP 3
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TRTP_NS 7.5
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TWR 6
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TWR_NS 15.0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TWTR 3
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_TYPE DDR2
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_USER_LEVELING_MODE Leveling
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_VENDOR Micron
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_VERBOSE true
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MEM_WTCL_INT 5
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR0_BL 3
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR0_BT 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR0_CAS_LATENCY 6
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR0_DLL 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR0_PD 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR0_WR 5
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR1_AL 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR1_DLL 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR1_DQS 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR1_ODS 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR1_QOFF 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR1_RDQS 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR1_RTT 3
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR1_TDQS 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR1_WL 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR2_ASR 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR2_CWL 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR2_RTT_WR 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR2_SRF 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR2_SRT 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR3_MPR 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR3_MPR_AA 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MR3_MPR_RF 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model MRS_MIRROR_PING_PONG_ATSO false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model NEXTGEN true
Info: set_instance_parameter_value m2_ddr2_memory_mem_model PARSE_FRIENDLY_DEVICE_FAMILY STRATIXIV
Info: set_instance_parameter_value m2_ddr2_memory_mem_model PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID true
Info: set_instance_parameter_value m2_ddr2_memory_mem_model PARSE_FRIENDLY_DEVICE_FAMILY_PARAM 
Info: set_instance_parameter_value m2_ddr2_memory_mem_model PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model PINGPONGPHY_EN false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model PRE_V_SERIES_FAMILY true
Info: set_instance_parameter_value m2_ddr2_memory_mem_model RATE Half
Info: set_instance_parameter_value m2_ddr2_memory_mem_model RDIMM false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model RDIMM_INT 0
Info: set_instance_parameter_value m2_ddr2_memory_mem_model REFRESH_BURST_VALIDATION false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model SCC_DATA_WIDTH 1
Info: set_instance_parameter_value m2_ddr2_memory_mem_model SPEED_GRADE 2
Info: set_instance_parameter_value m2_ddr2_memory_mem_model SYS_INFO_DEVICE_FAMILY Stratix IV
Info: set_instance_parameter_value m2_ddr2_memory_mem_model TIMING_TDH 250
Info: set_instance_parameter_value m2_ddr2_memory_mem_model TIMING_TDQSCK 350
Info: set_instance_parameter_value m2_ddr2_memory_mem_model TIMING_TDQSCKDL 1200
Info: set_instance_parameter_value m2_ddr2_memory_mem_model TIMING_TDQSCKDM 900
Info: set_instance_parameter_value m2_ddr2_memory_mem_model TIMING_TDQSCKDS 450
Info: set_instance_parameter_value m2_ddr2_memory_mem_model TIMING_TDQSH 0.35
Info: set_instance_parameter_value m2_ddr2_memory_mem_model TIMING_TDQSQ 200
Info: set_instance_parameter_value m2_ddr2_memory_mem_model TIMING_TDQSS 0.25
Info: set_instance_parameter_value m2_ddr2_memory_mem_model TIMING_TDS 250
Info: set_instance_parameter_value m2_ddr2_memory_mem_model TIMING_TDSH 0.2
Info: set_instance_parameter_value m2_ddr2_memory_mem_model TIMING_TDSS 0.2
Info: set_instance_parameter_value m2_ddr2_memory_mem_model TIMING_TIH 375
Info: set_instance_parameter_value m2_ddr2_memory_mem_model TIMING_TIS 375
Info: set_instance_parameter_value m2_ddr2_memory_mem_model TIMING_TQHS 300
Info: set_instance_parameter_value m2_ddr2_memory_mem_model TRK_PARALLEL_SCC_LOAD false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model USE_DQS_TRACKING false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model USE_HPS_DQS_TRACKING false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model USE_MEM_CLK_FREQ false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY false
Info: set_instance_parameter_value m2_ddr2_memory_mem_model USE_SHADOW_REGS false
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory CLASS_NAME
Info: get_instance_interface_property m2_ddr2_memory_mem_model memory CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst m2_ddr2_memory CLASS_NAME
Info: get_instance_interface_property m2_ddr2_memory_mem_model memory CLASS_NAME
Info: add_connection m2_ddr2_memory_mem_model.memory MebX_Qsys_Project_inst.m2_ddr2_memory
Info: get_instance_interface_property MebX_Qsys_Project_inst tristate_conduit CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: tristate_conduit
Info: TB_Gen: conduit_end (for partner module) found: tristate_conduit
Info: add_instance tristate_conduit_bridge_0_tcb_translator altera_tristate_conduit_bridge_translator 
Info: set_instance_parameter_value tristate_conduit_bridge_0_tcb_translator MODULE_ORIGIN_LIST ext_flash.tcm ext_flash.tcm ext_flash.tcm ext_flash.tcm ext_flash.tcm
Info: set_instance_parameter_value tristate_conduit_bridge_0_tcb_translator SIGNAL_ORIGIN_LIST tcm_address_out tcm_read_n_out tcm_write_n_out tcm_data_out tcm_chipselect_n_out
Info: set_instance_parameter_value tristate_conduit_bridge_0_tcb_translator SIGNAL_ORIGIN_TYPE Output Output Output Bidirectional Output
Info: set_instance_parameter_value tristate_conduit_bridge_0_tcb_translator SIGNAL_ORIGIN_WIDTH 26 1 1 16 1
Info: get_instance_interface_property MebX_Qsys_Project_inst tristate_conduit CLASS_NAME
Info: get_instance_interface_property tristate_conduit_bridge_0_tcb_translator in CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst tristate_conduit CLASS_NAME
Info: get_instance_interface_property tristate_conduit_bridge_0_tcb_translator in CLASS_NAME
Info: add_connection tristate_conduit_bridge_0_tcb_translator.in MebX_Qsys_Project_inst.tristate_conduit
Info: add_instance ext_flash_external_mem_bfm altera_external_memory_bfm 
Info: set_instance_parameter_value ext_flash_external_mem_bfm ACTIVE_LOW_BEGINTRANSFER 0
Info: set_instance_parameter_value ext_flash_external_mem_bfm ACTIVE_LOW_BYTEENABLE 0
Info: set_instance_parameter_value ext_flash_external_mem_bfm ACTIVE_LOW_CHIPSELECT 1
Info: set_instance_parameter_value ext_flash_external_mem_bfm ACTIVE_LOW_OUTPUTENABLE 0
Info: set_instance_parameter_value ext_flash_external_mem_bfm ACTIVE_LOW_READ 1
Info: set_instance_parameter_value ext_flash_external_mem_bfm ACTIVE_LOW_RESET 0
Info: set_instance_parameter_value ext_flash_external_mem_bfm ACTIVE_LOW_WRITE 1
Info: set_instance_parameter_value ext_flash_external_mem_bfm CDT_ADDRESS_W 26
Info: set_instance_parameter_value ext_flash_external_mem_bfm CDT_NUMSYMBOLS 2
Info: set_instance_parameter_value ext_flash_external_mem_bfm CDT_READ_LATENCY 0
Info: set_instance_parameter_value ext_flash_external_mem_bfm CDT_SYMBOL_W 8
Info: set_instance_parameter_value ext_flash_external_mem_bfm SIGNAL_ADDRESS_ROLES tcm_address_out
Info: set_instance_parameter_value ext_flash_external_mem_bfm SIGNAL_BEGINTRANSFER_ROLES tcm_begintransfer_out
Info: set_instance_parameter_value ext_flash_external_mem_bfm SIGNAL_BYTEENABLE_ROLES tcm_byteenable_out
Info: set_instance_parameter_value ext_flash_external_mem_bfm SIGNAL_CHIPSELECT_ROLES tcm_chipselect_n_out
Info: set_instance_parameter_value ext_flash_external_mem_bfm SIGNAL_DATA_ROLES tcm_data_out
Info: set_instance_parameter_value ext_flash_external_mem_bfm SIGNAL_OUTPUTENABLE_ROLES tcm_outputenable_out
Info: set_instance_parameter_value ext_flash_external_mem_bfm SIGNAL_READ_ROLES tcm_read_n_out
Info: set_instance_parameter_value ext_flash_external_mem_bfm SIGNAL_RESET_ROLES tcm_reset_out
Info: set_instance_parameter_value ext_flash_external_mem_bfm SIGNAL_WRITE_ROLES tcm_write_n_out
Info: set_instance_parameter_value ext_flash_external_mem_bfm USE_BEGINTRANSFER 0
Info: set_instance_parameter_value ext_flash_external_mem_bfm USE_BYTEENABLE 0
Info: set_instance_parameter_value ext_flash_external_mem_bfm USE_CHIPSELECT 1
Info: set_instance_parameter_value ext_flash_external_mem_bfm USE_OUTPUTENABLE 0
Info: set_instance_parameter_value ext_flash_external_mem_bfm USE_READ 1
Info: set_instance_parameter_value ext_flash_external_mem_bfm USE_RESET 0
Info: set_instance_parameter_value ext_flash_external_mem_bfm USE_WRITE 1
Info: set_instance_parameter_value ext_flash_external_mem_bfm VHDL_ID 0
Info: get_instance_interface_property tristate_conduit_bridge_0_tcb_translator out CLASS_NAME
Info: get_instance_interface_property ext_flash_external_mem_bfm conduit CLASS_NAME
Info: get_instance_interface_property tristate_conduit_bridge_0_tcb_translator out CLASS_NAME
Info: get_instance_interface_property ext_flash_external_mem_bfm conduit CLASS_NAME
Info: add_connection ext_flash_external_mem_bfm.conduit tristate_conduit_bridge_0_tcb_translator.out
Info: get_instance_interface_property ext_flash_external_mem_bfm clk CLASS_NAME
Info: get_instance_interface_property ext_flash_external_mem_bfm clk CLASS_NAME
Info: add_instance ext_flash_external_mem_bfm_clk_bfm altera_avalon_clock_source 
Info: set_instance_parameter_value ext_flash_external_mem_bfm_clk_bfm CLOCK_RATE 100000000.0
Info: set_instance_parameter_value ext_flash_external_mem_bfm_clk_bfm CLOCK_UNIT 1
Info: get_instance_interface_property ext_flash_external_mem_bfm clk CLASS_NAME
Info: get_instance_interfaces ext_flash_external_mem_bfm_clk_bfm
Info: get_instance_interface_property ext_flash_external_mem_bfm_clk_bfm clk CLASS_NAME
Info: add_connection ext_flash_external_mem_bfm_clk_bfm.clk ext_flash_external_mem_bfm.clk
Info: send_message Info TB_Gen: Saving testbench system: MebX_Qsys_Project_tb.qsys
Info: TB_Gen: Saving testbench system: MebX_Qsys_Project_tb.qsys
Info: save_system MebX_Qsys_Project_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb.qsys
Info: Done
Info: qsys-generate D:\NSEE-DEV\HW_V01\Qsys_Project\MebX_Qsys_Project.qsys --simulation=VHDL --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VHDL --allow-mixed-language-testbench-simulation --output-directory=D:\NSEE-DEV\HW_V01\Qsys_Project\MebX_Qsys_Project\testbench\MebX_Qsys_Project_tb\simulation --family="Stratix IV" --part=EP4SGX230KF40C2
Progress: Loading testbench/MebX_Qsys_Project_tb.qsys
Progress: Reading input file
Progress: Adding MebX_Qsys_Project_inst [MebX_Qsys_Project 1.0]
Progress: Parameterizing module MebX_Qsys_Project_inst
Progress: Adding MebX_Qsys_Project_inst_button_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_button_bfm
Progress: Adding MebX_Qsys_Project_inst_clk50_bfm [altera_avalon_clock_source 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_clk50_bfm
Progress: Adding MebX_Qsys_Project_inst_csense_adc_fo_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_csense_adc_fo_bfm
Progress: Adding MebX_Qsys_Project_inst_csense_cs_n_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_csense_cs_n_bfm
Progress: Adding MebX_Qsys_Project_inst_csense_sck_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_csense_sck_bfm
Progress: Adding MebX_Qsys_Project_inst_csense_sdi_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_csense_sdi_bfm
Progress: Adding MebX_Qsys_Project_inst_csense_sdo_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_csense_sdo_bfm
Progress: Adding MebX_Qsys_Project_inst_dip_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_dip_bfm
Progress: Adding MebX_Qsys_Project_inst_eth_rst_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_eth_rst_bfm
Progress: Adding MebX_Qsys_Project_inst_ext_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_ext_bfm
Progress: Adding MebX_Qsys_Project_inst_led_de4_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_led_de4_bfm
Progress: Adding MebX_Qsys_Project_inst_led_painel_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_led_painel_bfm
Progress: Adding MebX_Qsys_Project_inst_m1_ddr2_i2c_scl_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_m1_ddr2_i2c_scl_bfm
Progress: Adding MebX_Qsys_Project_inst_m1_ddr2_i2c_sda_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_m1_ddr2_i2c_sda_bfm
Progress: Adding MebX_Qsys_Project_inst_m1_ddr2_memory_pll_ref_clk_bfm [altera_avalon_clock_source 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_m1_ddr2_memory_pll_ref_clk_bfm
Progress: Adding MebX_Qsys_Project_inst_m1_ddr2_memory_status_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_m1_ddr2_memory_status_bfm
Progress: Adding MebX_Qsys_Project_inst_m1_ddr2_oct_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_m1_ddr2_oct_bfm
Progress: Adding MebX_Qsys_Project_inst_m2_ddr2_i2c_scl_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_m2_ddr2_i2c_scl_bfm
Progress: Adding MebX_Qsys_Project_inst_m2_ddr2_i2c_sda_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_m2_ddr2_i2c_sda_bfm
Progress: Adding MebX_Qsys_Project_inst_m2_ddr2_memory_dll_sharing_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_m2_ddr2_memory_dll_sharing_bfm
Progress: Adding MebX_Qsys_Project_inst_m2_ddr2_memory_pll_sharing_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_m2_ddr2_memory_pll_sharing_bfm
Progress: Adding MebX_Qsys_Project_inst_m2_ddr2_memory_status_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_m2_ddr2_memory_status_bfm
Progress: Adding MebX_Qsys_Project_inst_m2_ddr2_oct_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_m2_ddr2_oct_bfm
Progress: Adding MebX_Qsys_Project_inst_rst_bfm [altera_avalon_reset_source 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_rst_bfm
Progress: Adding MebX_Qsys_Project_inst_sd_clk_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_sd_clk_bfm
Progress: Adding MebX_Qsys_Project_inst_sd_cmd_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_sd_cmd_bfm
Progress: Adding MebX_Qsys_Project_inst_sd_dat_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_sd_dat_bfm
Progress: Adding MebX_Qsys_Project_inst_sd_wp_n_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_sd_wp_n_bfm
Progress: Adding MebX_Qsys_Project_inst_ssdp_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_ssdp_bfm
Progress: Adding MebX_Qsys_Project_inst_temp_scl_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_temp_scl_bfm
Progress: Adding MebX_Qsys_Project_inst_temp_sda_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_temp_sda_bfm
Progress: Adding MebX_Qsys_Project_inst_timer_1ms_external_port_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_timer_1ms_external_port_bfm
Progress: Adding MebX_Qsys_Project_inst_timer_1us_external_port_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_timer_1us_external_port_bfm
Progress: Adding MebX_Qsys_Project_inst_tse_clk_bfm [altera_avalon_clock_source 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_tse_clk_bfm
Progress: Adding MebX_Qsys_Project_inst_tse_led_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_tse_led_bfm
Progress: Adding MebX_Qsys_Project_inst_tse_mac_mac_misc_connection_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_tse_mac_mac_misc_connection_bfm
Progress: Adding MebX_Qsys_Project_inst_tse_mac_serdes_control_connection_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_tse_mac_serdes_control_connection_bfm
Progress: Adding MebX_Qsys_Project_inst_tse_mdio_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_tse_mdio_bfm
Progress: Adding MebX_Qsys_Project_inst_tse_serial_bfm [altera_conduit_bfm 16.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_tse_serial_bfm
Progress: Adding ext_flash_external_mem_bfm [altera_external_memory_bfm 16.1]
Progress: Parameterizing module ext_flash_external_mem_bfm
Progress: Adding ext_flash_external_mem_bfm_clk_bfm [altera_avalon_clock_source 16.1]
Progress: Parameterizing module ext_flash_external_mem_bfm_clk_bfm
Progress: Adding m1_ddr2_memory_mem_model [altera_mem_if_ddr2_mem_model 16.1]
Progress: Parameterizing module m1_ddr2_memory_mem_model
Progress: Adding m2_ddr2_memory_mem_model [altera_mem_if_ddr2_mem_model 16.1]
Progress: Parameterizing module m2_ddr2_memory_mem_model
Progress: Adding tristate_conduit_bridge_0_tcb_translator [altera_tristate_conduit_bridge_translator 16.1]
Progress: Parameterizing module tristate_conduit_bridge_0_tcb_translator
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.csense_sdo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.dma_M1_M2: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.dma_M2_M1: Response information port is disabled. Enable the response port if data transfer information is required by host
Warning: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.ext_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.m1_ddr2_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.m1_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.m2_ddr2_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.m2_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Warning: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.m2_ddr2_memory.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.pio_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.pio_DIP: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.pio_EXT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.sd_cmd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.sd_dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.sd_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.temp_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.tse_mac: MII/GMII is automatically selected in 10/100/1000 Mb Ethernet MAC with 1000BASE-X/SGMII PCS core variations
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.sgdma_tx.out/tse_mac.transmit: The sink has a error signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.tse_mac.receive/sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.tse_mac.receive/sgdma_rx.in: The source has a error signal of 6 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_clk50_bfm: Elaborate: altera_clock_source
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_clk50_bfm:            $Revision: #1 $
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_clk50_bfm:            $Date: 2016/08/07 $
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_m1_ddr2_memory_pll_ref_clk_bfm: Elaborate: altera_clock_source
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_m1_ddr2_memory_pll_ref_clk_bfm:            $Revision: #1 $
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_m1_ddr2_memory_pll_ref_clk_bfm:            $Date: 2016/08/07 $
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_rst_bfm: Elaborate: altera_reset_source
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_rst_bfm:            $Revision: #1 $
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_rst_bfm:            $Date: 2016/08/07 $
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_rst_bfm: Reset is negatively asserted.
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_tse_clk_bfm: Elaborate: altera_clock_source
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_tse_clk_bfm:            $Revision: #1 $
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_tse_clk_bfm:            $Date: 2016/08/07 $
Info: MebX_Qsys_Project_tb.ext_flash_external_mem_bfm_clk_bfm: Elaborate: altera_clock_source
Info: MebX_Qsys_Project_tb.ext_flash_external_mem_bfm_clk_bfm:            $Revision: #1 $
Info: MebX_Qsys_Project_tb.ext_flash_external_mem_bfm_clk_bfm:            $Date: 2016/08/07 $
Info: MebX_Qsys_Project_tb.m1_ddr2_memory_mem_model: Auto interface leveling mode set to 'Leveling'
Info: MebX_Qsys_Project_tb.m2_ddr2_memory_mem_model: Auto interface leveling mode set to 'Leveling'
Info: MebX_Qsys_Project_tb: Generating MebX_Qsys_Project_tb "MebX_Qsys_Project_tb" for SIM_VHDL
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0
Info: Inserting clock-crossing logic between cmd_demux_008.src0 and cmd_mux_012.sink1
Info: Inserting clock-crossing logic between cmd_demux_009.src0 and cmd_mux_012.sink2
Info: Inserting clock-crossing logic between cmd_demux_010.src0 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between cmd_demux_011.src0 and cmd_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_010.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src2 and rsp_mux_011.sink0
Info: Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12
Info: Inserting clock-crossing logic between rsp_demux_012.src1 and rsp_mux_008.sink0
Info: Inserting clock-crossing logic between rsp_demux_012.src2 and rsp_mux_009.sink0
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because the master has burstcount signal 8 bit wide, but the slave is 3 bit wide.
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because the master has address signal 30 bit wide, but the slave is 25 bit wide.
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: MebX_Qsys_Project_inst: "MebX_Qsys_Project_tb" instantiated MebX_Qsys_Project "MebX_Qsys_Project_inst"
Info: MebX_Qsys_Project_inst_button_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_button_bfm"
Info: MebX_Qsys_Project_inst_clk50_bfm: "MebX_Qsys_Project_tb" instantiated altera_avalon_clock_source "MebX_Qsys_Project_inst_clk50_bfm"
Info: MebX_Qsys_Project_inst_csense_adc_fo_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_csense_adc_fo_bfm"
Info: MebX_Qsys_Project_inst_csense_cs_n_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_csense_cs_n_bfm"
Info: MebX_Qsys_Project_inst_csense_sdo_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_csense_sdo_bfm"
Info: MebX_Qsys_Project_inst_dip_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_dip_bfm"
Info: MebX_Qsys_Project_inst_led_de4_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_led_de4_bfm"
Info: MebX_Qsys_Project_inst_led_painel_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_led_painel_bfm"
Info: MebX_Qsys_Project_inst_m1_ddr2_i2c_sda_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_m1_ddr2_i2c_sda_bfm"
Info: MebX_Qsys_Project_inst_m1_ddr2_memory_status_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_m1_ddr2_memory_status_bfm"
Info: MebX_Qsys_Project_inst_m1_ddr2_oct_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_m1_ddr2_oct_bfm"
Info: MebX_Qsys_Project_inst_m2_ddr2_memory_dll_sharing_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_m2_ddr2_memory_dll_sharing_bfm"
Info: MebX_Qsys_Project_inst_m2_ddr2_memory_pll_sharing_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_m2_ddr2_memory_pll_sharing_bfm"
Info: MebX_Qsys_Project_inst_rst_bfm: "MebX_Qsys_Project_tb" instantiated altera_avalon_reset_source "MebX_Qsys_Project_inst_rst_bfm"
Info: MebX_Qsys_Project_inst_sd_dat_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_sd_dat_bfm"
Info: MebX_Qsys_Project_inst_ssdp_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_ssdp_bfm"
Info: MebX_Qsys_Project_inst_tse_led_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_tse_led_bfm"
Info: MebX_Qsys_Project_inst_tse_mac_mac_misc_connection_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_tse_mac_mac_misc_connection_bfm"
Info: MebX_Qsys_Project_inst_tse_mdio_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_tse_mdio_bfm"
Info: MebX_Qsys_Project_inst_tse_serial_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_tse_serial_bfm"
Warning: ext_flash_external_mem_bfm: get_parameter_value: Getting the value of INIT_FILE from generate2 callback may cause errors (as AFFECTS_GENERATION is false for this parameter)
Info: ext_flash_external_mem_bfm: "MebX_Qsys_Project_tb" instantiated altera_external_memory_bfm "ext_flash_external_mem_bfm"
Info: m1_ddr2_memory_mem_model: Preparing to generate verilog simulation fileset for alt_mem_if_ddr2_mem_model_top_mem_if_dm_pins_en_mem_if_dqsn_en
Info: m1_ddr2_memory_mem_model: "MebX_Qsys_Project_tb" instantiated altera_mem_if_ddr2_mem_model "m1_ddr2_memory_mem_model"
Warning: tristate_conduit_bridge_0_tcb_translator: get_parameter_value: Getting the value of CHAIN_LENGTH from generate2 callback may cause errors (as AFFECTS_GENERATION is false for this parameter)
Warning: tristate_conduit_bridge_0_tcb_translator: get_parameter_value: Getting the value of MODULE_ORIGIN_LIST from generate2 callback may cause errors (as AFFECTS_GENERATION is false for this parameter)
Warning: tristate_conduit_bridge_0_tcb_translator: get_parameter_value: Getting the value of SIGNAL_ORIGIN_LIST from generate2 callback may cause errors (as AFFECTS_GENERATION is false for this parameter)
Warning: tristate_conduit_bridge_0_tcb_translator: get_parameter_value: Getting the value of SIGNAL_ORIGIN_TYPE from generate2 callback may cause errors (as AFFECTS_GENERATION is false for this parameter)
Warning: tristate_conduit_bridge_0_tcb_translator: get_parameter_value: Getting the value of SIGNAL_ORIGIN_WIDTH from generate2 callback may cause errors (as AFFECTS_GENERATION is false for this parameter)
Info: tristate_conduit_bridge_0_tcb_translator: "MebX_Qsys_Project_tb" instantiated altera_tristate_conduit_bridge_translator "tristate_conduit_bridge_0_tcb_translator"
Info: SEVEN_SEGMENT_CONTROLLER_0: "MebX_Qsys_Project_inst" instantiated SEVEN_SEGMENT_CONTROLLER "SEVEN_SEGMENT_CONTROLLER_0"
Info: clock_bridge_afi_50: "MebX_Qsys_Project_inst" instantiated altera_avalon_mm_clock_crossing_bridge "clock_bridge_afi_50"
Info: csense_adc_fo: Starting RTL generation for module 'MebX_Qsys_Project_csense_adc_fo'
Info: csense_adc_fo:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_csense_adc_fo --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0231_csense_adc_fo_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0231_csense_adc_fo_gen//MebX_Qsys_Project_csense_adc_fo_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0231_csense_adc_fo_gen/  ]
Info: csense_adc_fo: Done RTL generation for module 'MebX_Qsys_Project_csense_adc_fo'
Info: csense_adc_fo: "MebX_Qsys_Project_inst" instantiated altera_avalon_pio "csense_adc_fo"
Info: csense_cs_n: Starting RTL generation for module 'MebX_Qsys_Project_csense_cs_n'
Info: csense_cs_n:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_csense_cs_n --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0232_csense_cs_n_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0232_csense_cs_n_gen//MebX_Qsys_Project_csense_cs_n_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0232_csense_cs_n_gen/  ]
Info: csense_cs_n: Done RTL generation for module 'MebX_Qsys_Project_csense_cs_n'
Info: csense_cs_n: "MebX_Qsys_Project_inst" instantiated altera_avalon_pio "csense_cs_n"
Info: csense_sdo: Starting RTL generation for module 'MebX_Qsys_Project_csense_sdo'
Info: csense_sdo:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_csense_sdo --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0233_csense_sdo_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0233_csense_sdo_gen//MebX_Qsys_Project_csense_sdo_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0233_csense_sdo_gen/  ]
Info: csense_sdo: Done RTL generation for module 'MebX_Qsys_Project_csense_sdo'
Info: csense_sdo: "MebX_Qsys_Project_inst" instantiated altera_avalon_pio "csense_sdo"
Info: descriptor_memory: Starting RTL generation for module 'MebX_Qsys_Project_descriptor_memory'
Info: descriptor_memory:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MebX_Qsys_Project_descriptor_memory --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0234_descriptor_memory_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0234_descriptor_memory_gen//MebX_Qsys_Project_descriptor_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0234_descriptor_memory_gen/  ]
Info: descriptor_memory: Done RTL generation for module 'MebX_Qsys_Project_descriptor_memory'
Info: descriptor_memory: "MebX_Qsys_Project_inst" instantiated altera_avalon_onchip_memory2 "descriptor_memory"
Info: dma_M1_M2: "MebX_Qsys_Project_inst" instantiated altera_msgdma "dma_M1_M2"
Info: dma_M2_M1: "MebX_Qsys_Project_inst" instantiated altera_msgdma "dma_M2_M1"
Info: ext_flash: "MebX_Qsys_Project_inst" instantiated altera_generic_tristate_controller "ext_flash"
Info: jtag_uart_0: Starting RTL generation for module 'MebX_Qsys_Project_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MebX_Qsys_Project_jtag_uart_0 --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0235_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0235_jtag_uart_0_gen//MebX_Qsys_Project_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0235_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'MebX_Qsys_Project_jtag_uart_0'
Info: jtag_uart_0: "MebX_Qsys_Project_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: m1_ddr2_i2c_sda: Starting RTL generation for module 'MebX_Qsys_Project_m1_ddr2_i2c_sda'
Info: m1_ddr2_i2c_sda:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_m1_ddr2_i2c_sda --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0236_m1_ddr2_i2c_sda_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0236_m1_ddr2_i2c_sda_gen//MebX_Qsys_Project_m1_ddr2_i2c_sda_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0236_m1_ddr2_i2c_sda_gen/  ]
Info: m1_ddr2_i2c_sda: Done RTL generation for module 'MebX_Qsys_Project_m1_ddr2_i2c_sda'
Info: m1_ddr2_i2c_sda: "MebX_Qsys_Project_inst" instantiated altera_avalon_pio "m1_ddr2_i2c_sda"
Info: m1_ddr2_memory: "MebX_Qsys_Project_inst" instantiated altera_mem_if_ddr2_emif "m1_ddr2_memory"
Info: m2_ddr2_memory: "MebX_Qsys_Project_inst" instantiated altera_mem_if_ddr2_emif "m2_ddr2_memory"
Info: nios2_gen2_0: "MebX_Qsys_Project_inst" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory: Starting RTL generation for module 'MebX_Qsys_Project_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MebX_Qsys_Project_onchip_memory --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0237_onchip_memory_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0237_onchip_memory_gen//MebX_Qsys_Project_onchip_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0237_onchip_memory_gen/  ]
Info: onchip_memory: Done RTL generation for module 'MebX_Qsys_Project_onchip_memory'
Info: onchip_memory: "MebX_Qsys_Project_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pio_BUTTON: Starting RTL generation for module 'MebX_Qsys_Project_pio_BUTTON'
Info: pio_BUTTON:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_pio_BUTTON --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0238_pio_BUTTON_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0238_pio_BUTTON_gen//MebX_Qsys_Project_pio_BUTTON_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0238_pio_BUTTON_gen/  ]
Info: pio_BUTTON: Done RTL generation for module 'MebX_Qsys_Project_pio_BUTTON'
Info: pio_BUTTON: "MebX_Qsys_Project_inst" instantiated altera_avalon_pio "pio_BUTTON"
Info: pio_DIP: Starting RTL generation for module 'MebX_Qsys_Project_pio_DIP'
Info: pio_DIP:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_pio_DIP --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0239_pio_DIP_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0239_pio_DIP_gen//MebX_Qsys_Project_pio_DIP_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0239_pio_DIP_gen/  ]
Info: pio_DIP: Done RTL generation for module 'MebX_Qsys_Project_pio_DIP'
Info: pio_DIP: "MebX_Qsys_Project_inst" instantiated altera_avalon_pio "pio_DIP"
Info: pio_EXT: Starting RTL generation for module 'MebX_Qsys_Project_pio_EXT'
Info: pio_EXT:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_pio_EXT --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0240_pio_EXT_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0240_pio_EXT_gen//MebX_Qsys_Project_pio_EXT_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0240_pio_EXT_gen/  ]
Info: pio_EXT: Done RTL generation for module 'MebX_Qsys_Project_pio_EXT'
Info: pio_EXT: "MebX_Qsys_Project_inst" instantiated altera_avalon_pio "pio_EXT"
Info: pio_LED: Starting RTL generation for module 'MebX_Qsys_Project_pio_LED'
Info: pio_LED:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_pio_LED --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0241_pio_LED_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0241_pio_LED_gen//MebX_Qsys_Project_pio_LED_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0241_pio_LED_gen/  ]
Info: pio_LED: Done RTL generation for module 'MebX_Qsys_Project_pio_LED'
Info: pio_LED: "MebX_Qsys_Project_inst" instantiated altera_avalon_pio "pio_LED"
Info: pio_LED_painel: Starting RTL generation for module 'MebX_Qsys_Project_pio_LED_painel'
Info: pio_LED_painel:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_pio_LED_painel --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0242_pio_LED_painel_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0242_pio_LED_painel_gen//MebX_Qsys_Project_pio_LED_painel_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0242_pio_LED_painel_gen/  ]
Info: pio_LED_painel: Done RTL generation for module 'MebX_Qsys_Project_pio_LED_painel'
Info: pio_LED_painel: "MebX_Qsys_Project_inst" instantiated altera_avalon_pio "pio_LED_painel"
Info: sd_dat: Starting RTL generation for module 'MebX_Qsys_Project_sd_dat'
Info: sd_dat:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_sd_dat --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0243_sd_dat_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0243_sd_dat_gen//MebX_Qsys_Project_sd_dat_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0243_sd_dat_gen/  ]
Info: sd_dat: Done RTL generation for module 'MebX_Qsys_Project_sd_dat'
Info: sd_dat: "MebX_Qsys_Project_inst" instantiated altera_avalon_pio "sd_dat"
Info: sgdma_rx: Starting RTL generation for module 'MebX_Qsys_Project_sgdma_rx'
Info: sgdma_rx:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=MebX_Qsys_Project_sgdma_rx --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0244_sgdma_rx_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0244_sgdma_rx_gen//MebX_Qsys_Project_sgdma_rx_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0244_sgdma_rx_gen/  ]
Info: sgdma_rx: Done RTL generation for module 'MebX_Qsys_Project_sgdma_rx'
Info: sgdma_rx: "MebX_Qsys_Project_inst" instantiated altera_avalon_sgdma "sgdma_rx"
Info: sgdma_tx: Starting RTL generation for module 'MebX_Qsys_Project_sgdma_tx'
Info: sgdma_tx:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=MebX_Qsys_Project_sgdma_tx --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0245_sgdma_tx_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0245_sgdma_tx_gen//MebX_Qsys_Project_sgdma_tx_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0245_sgdma_tx_gen/  ]
Info: sgdma_tx: Done RTL generation for module 'MebX_Qsys_Project_sgdma_tx'
Info: sgdma_tx: "MebX_Qsys_Project_inst" instantiated altera_avalon_sgdma "sgdma_tx"
Info: sysid_qsys: "MebX_Qsys_Project_inst" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer_1ms: Starting RTL generation for module 'MebX_Qsys_Project_timer_1ms'
Info: timer_1ms:   Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MebX_Qsys_Project_timer_1ms --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0247_timer_1ms_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0247_timer_1ms_gen//MebX_Qsys_Project_timer_1ms_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0247_timer_1ms_gen/  ]
Info: timer_1ms: Done RTL generation for module 'MebX_Qsys_Project_timer_1ms'
Info: timer_1ms: "MebX_Qsys_Project_inst" instantiated altera_avalon_timer "timer_1ms"
Info: timer_1us: Starting RTL generation for module 'MebX_Qsys_Project_timer_1us'
Info: timer_1us:   Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MebX_Qsys_Project_timer_1us --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0248_timer_1us_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0248_timer_1us_gen//MebX_Qsys_Project_timer_1us_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0248_timer_1us_gen/  ]
Info: timer_1us: Done RTL generation for module 'MebX_Qsys_Project_timer_1us'
Info: timer_1us: "MebX_Qsys_Project_inst" instantiated altera_avalon_timer "timer_1us"
Info: tristate_conduit_bridge_0: "MebX_Qsys_Project_inst" instantiated altera_tristate_conduit_bridge "tristate_conduit_bridge_0"
Info: tse_mac: "MebX_Qsys_Project_inst" instantiated altera_eth_tse "tse_mac"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "MebX_Qsys_Project_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "MebX_Qsys_Project_inst" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "MebX_Qsys_Project_inst" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "MebX_Qsys_Project_inst" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "MebX_Qsys_Project_inst" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: avalon_st_adapter: "MebX_Qsys_Project_inst" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "MebX_Qsys_Project_inst" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: rst_controller: "MebX_Qsys_Project_inst" instantiated altera_reset_controller "rst_controller"
Info: dispatcher_internal: "dma_M1_M2" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: read_mstr_internal: "dma_M1_M2" instantiated dma_read_master "read_mstr_internal"
Info: write_mstr_internal: "dma_M1_M2" instantiated dma_write_master "write_mstr_internal"
Info: tdt: "ext_flash" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "ext_flash" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "ext_flash" instantiated altera_tristate_controller_aggregator "tda"
Info: pll0: "m1_ddr2_memory" instantiated altera_mem_if_ddr2_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating MebX_Qsys_Project_m1_ddr2_memory_p0_altdqdqs
Info: p0: "m1_ddr2_memory" instantiated altera_mem_if_ddr2_phy_core "p0"
Info: m0: "m1_ddr2_memory" instantiated altera_mem_if_ddr2_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "m1_ddr2_memory" instantiated altera_mem_if_ddr2_qseq "s0"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_slave_translator.sv
Info: c0: "m1_ddr2_memory" instantiated altera_mem_if_nextgen_ddr2_controller "c0"
Info: oct0: "m1_ddr2_memory" instantiated altera_mem_if_oct "oct0"
Info: dll0: "m1_ddr2_memory" instantiated altera_mem_if_dll "dll0"
Info: pll0: "m2_ddr2_memory" instantiated altera_mem_if_ddr2_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating MebX_Qsys_Project_m2_ddr2_memory_p0_altdqdqs
Info: p0: "m2_ddr2_memory" instantiated altera_mem_if_ddr2_phy_core "p0"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altdq_dqs2_abstract.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altdq_dqs2_cal_delays.sv
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "m2_ddr2_memory" instantiated altera_mem_if_ddr2_qseq "s0"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst_test_bench.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_mem_if_sequencer_rst.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_master_agent.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_master_translator.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_slave_agent.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_slave_translator.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_ac_ROM_no_ifdef_params.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_ac_ROM_reg.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_bitcheck.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_core.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_datamux.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_data_broadcast.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_data_decoder.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_ddr2.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_di_buffer.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_di_buffer_wrap.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_dm_decoder.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_generic.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_inst_ROM_no_ifdef_params.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_inst_ROM_reg.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_jumplogic.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_lfsr12.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_lfsr36.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_lfsr72.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_pattern_fifo.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_ram.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_ram_csr.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_read_datapath.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/rw_manager_write_decoder.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/sequencer_data_mgr.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/sequencer_phy_mgr.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/sequencer_reg_file.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/sequencer_scc_acv_phase_decode.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/sequencer_scc_acv_wrapper.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/sequencer_scc_mgr.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/sequencer_scc_reg_file.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/sequencer_scc_siii_phase_decode.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/sequencer_scc_siii_wrapper.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/sequencer_scc_sv_phase_decode.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/sequencer_scc_sv_wrapper.sv
Info: cpu: Starting RTL generation for module 'MebX_Qsys_Project_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MebX_Qsys_Project_nios2_gen2_0_cpu --dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0268_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0268_cpu_gen//MebX_Qsys_Project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0268_cpu_gen/  ]
Info: cpu: # 2017.05.23 20:50:40 (*) Starting Nios II generation
Info: cpu: # 2017.05.23 20:50:40 (*)   Checking for plaintext license.
Info: cpu: # 2017.05.23 20:50:41 (*)   Plaintext license not found.
Info: cpu: # 2017.05.23 20:50:41 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.05.23 20:50:41 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2017.05.23 20:50:41 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.05.23 20:50:42 (*)   Creating all objects for CPU
Info: cpu: # 2017.05.23 20:50:42 (*)     Testbench
Info: cpu: # 2017.05.23 20:50:42 (*)     Instruction decoding
Info: cpu: # 2017.05.23 20:50:42 (*)       Instruction fields
Info: cpu: # 2017.05.23 20:50:42 (*)       Instruction decodes
Info: cpu: # 2017.05.23 20:50:42 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.05.23 20:50:42 (*)       Instruction controls
Info: cpu: # 2017.05.23 20:50:42 (*)     Pipeline frontend
Info: cpu: # 2017.05.23 20:50:43 (*)     Pipeline backend
Info: cpu: # 2017.05.23 20:50:45 (*)   Creating 'C:/Users/rfranca/AppData/Local/Temp/alt7309_622805776252158492.dir/0268_cpu_gen//MebX_Qsys_Project_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2017.05.23 20:50:45 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.05.23 20:50:47 (*)   Creating encrypted RTL
Info: cpu: # 2017.05.23 20:50:47 (*)   Creating IP functional simulation model
Info: cpu: # 2017.05.23 20:51:11 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'MebX_Qsys_Project_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: i_tse_mac: "tse_mac" instantiated altera_eth_tse_mac "i_tse_mac"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_std_synchronizer_nocut.v
Info: avalon_arbiter: "tse_mac" instantiated altera_eth_tse_avalon_arbiter "avalon_arbiter"
Info: i_tse_pcs_0: "tse_mac" instantiated altera_eth_tse_pcs_pma_lvds "i_tse_pcs_0"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_eth_tse_std_synchronizer.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_eth_tse_std_synchronizer.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_eth_tse_std_synchronizer_bundle.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_eth_tse_std_synchronizer_bundle.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_eth_tse_ptp_std_synchronizer.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_eth_tse_ptp_std_synchronizer.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_false_path_marker.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_false_path_marker.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_reset_synchronizer.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_reset_synchronizer.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_clock_crosser.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_clock_crosser.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_a_fifo_13.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_a_fifo_13.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_a_fifo_24.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_a_fifo_24.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_a_fifo_34.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_a_fifo_34.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_a_fifo_opt_1246.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_a_fifo_opt_1246.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_a_fifo_opt_14_44.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_a_fifo_opt_14_44.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_a_fifo_opt_36_10.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_a_fifo_opt_36_10.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_gray_cnt.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_gray_cnt.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_sdpm_altsyncram.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_sdpm_altsyncram.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_altsyncram_dpm_fifo.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_altsyncram_dpm_fifo.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_bin_cnt.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_bin_cnt.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ph_calculator.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ph_calculator.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_sdpm_gen.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_sdpm_gen.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_dec_x10.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_dec_x10.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_enc_x10.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_enc_x10.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_enc_x10_wrapper.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_enc_x10_wrapper.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_dec_x14.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_dec_x14.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_enc_x14.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_enc_x14.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_enc_x14_wrapper.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_enc_x14_wrapper.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_dec_x2.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_dec_x2.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_enc_x2.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_enc_x2.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_enc_x2_wrapper.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_enc_x2_wrapper.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_dec_x23.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_dec_x23.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_enc_x23.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_enc_x23.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_enc_x23_wrapper.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_enc_x23_wrapper.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_dec_x36.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_dec_x36.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_enc_x36.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_enc_x36.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_enc_x36_wrapper.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_enc_x36_wrapper.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_dec_x40.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_dec_x40.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_enc_x40.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_enc_x40.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_enc_x40_wrapper.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_enc_x40_wrapper.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_dec_x30.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_dec_x30.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_enc_x30.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_enc_x30.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_enc_x30_wrapper.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_enc_x30_wrapper.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_tse_ecc_status_crosser.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/aldec/altera_tse_ecc_status_crosser.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_std_synchronizer_nocut.v
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_master_translator.sv
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_master_agent.sv
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_slave_agent.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: router_020: "mm_interconnect_0" instantiated altera_merlin_router "router_020"
Info: router_021: "mm_interconnect_0" instantiated altera_merlin_router "router_021"
Info: router_024: "mm_interconnect_0" instantiated altera_merlin_router "router_024"
Info: router_025: "mm_interconnect_0" instantiated altera_merlin_router "router_025"
Info: router_026: "mm_interconnect_0" instantiated altera_merlin_router "router_026"
Info: router_027: "mm_interconnect_0" instantiated altera_merlin_router "router_027"
Info: nios2_gen2_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_instruction_master_limiter"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: m2_ddr2_memory_avl_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "m2_ddr2_memory_avl_burst_adapter"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_008: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_008"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_013: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_013"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_014: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_014"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_008: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_008"
Info: rsp_demux_012: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_012"
Info: rsp_demux_013: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_013"
Info: rsp_demux_014: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_014"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: dma_M1_M2_descriptor_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "dma_M1_M2_descriptor_slave_cmd_width_adapter"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_009: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_009"
Info: avalon_st_adapter_015: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_015"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_0"
Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr2_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_009" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_015" instantiated error_adapter "error_adapter_0"
Info: MebX_Qsys_Project_tb: Done "MebX_Qsys_Project_tb" with 144 modules, 689 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=D:\NSEE-DEV\HW_V01\Qsys_Project\MebX_Qsys_Project_tb.spd --output-directory=D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\NSEE-DEV\HW_V01\Qsys_Project\MebX_Qsys_Project_tb.spd --output-directory=D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	121 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/NSEE-DEV/HW_V01/Qsys_Project/MebX_Qsys_Project/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Qsys system
