#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Dec 18 08:40:20 2022
# Process ID: 5992
# Current directory: D:/PipelineCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9400 D:\PipelineCPU\PipelineCPU.xpr
# Log file: D:/PipelineCPU/vivado.log
# Journal file: D:/PipelineCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/PipelineCPU/PipelineCPU.xpr
INFO: [Project 1-313] Project file moved from 'D:/Vivado/PipelineCPU' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name MEMEnableMemoryMapGeneration
WARNING: [Project 1-231] Project 'PipelineCPU.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 880.301 ; gain = 121.980
update_compile_order -fileset sources_1
save_project_as project_6 D:/project_6 -force
save_project_as: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 919.332 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
WARNING: [VRFC 10-143] ifBranch was previously declared with a range [D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/project_6/project_6.sim/sim_1/behav/xsim/xsim.dir/PipelineCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 53.527 ; gain = 1.270
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 18 08:53:36 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 919.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 923.293 ; gain = 3.961
