<def f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='105' ll='107' type='llvm::VNInfo * llvm::LiveQueryResult::valueIn() const'/>
<use f='llvm/llvm/lib/CodeGen/CalcSpillWeights.cpp' l='114' u='c' c='_ZL18isRematerializableRKN4llvm12LiveIntervalERKNS_13LiveIntervalsERKNS_10VirtRegMapERKNS_15TargetInstrInfoE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='102'>/// Return the value that is live-in to the instruction. This is the value
    /// that will be read by the instruction&apos;s use operands. Return NULL if no
    /// value is live-in.</doc>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1379' u='c' c='_ZN4llvm24ConnectedVNInfoEqClasses10DistributeERNS_12LiveIntervalEPPS1_RNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='480' u='c' c='_ZN4llvm13LiveIntervals12shrinkToUsesEPNS_12LiveIntervalEPNS_15SmallVectorImplIPNS_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='589' u='c' c='_ZN4llvm13LiveIntervals12shrinkToUsesERNS_12LiveInterval8SubRangeENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='676' u='c' c='_ZN4llvm13LiveIntervals10pruneValueERNS_9LiveRangeENS_9SlotIndexEPNS_15SmallVectorImplIS3_EE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1158' u='c' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1170' u='c' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1367' u='c' c='_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2000' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2110' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1272' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1923' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1935' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2566' u='c' c='_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2578' u='c' c='_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2581' u='c' c='_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2581' u='c' c='_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2671' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2707' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2710' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2731' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3182' u='c' c='_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3203' u='c' c='_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='86' u='c' c='_ZL12isDefBetweenRKN4llvm9LiveRangeENS_9SlotIndexES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='270' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='275' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='308' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='341' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp' l='112' u='c' c='_ZN12_GLOBAL__N_115PPCVSXFMAMutate12processBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='302' u='c' c='_ZL9hasOneUsejPN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE'/>
