// Seed: 3603866079
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_2;
  module_0 modCall_1 ();
  assign id_2 = (1'b0);
  always if (1) $display(1'd0, 1'b0, 1, 1, 1);
  id_7(
      1
  );
endmodule
module module_2 (
    input uwire id_0,
    input tri0 id_1,
    output tri id_2,
    input tri id_3,
    inout supply0 id_4,
    input wor id_5,
    output tri0 id_6,
    output tri1 id_7,
    input tri1 id_8,
    input supply1 id_9
);
  logic [7:0][1] id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  integer id_12 (
      1,
      1'b0,
      id_6,
      id_8
  );
endmodule
