0.7
2020.2
Oct 14 2022
05:20:55
D:/Programs_extra/Github/VHDL_essentials/CoG/CoG.sim/verilog/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
D:/Programs_extra/Github/VHDL_essentials/CoG/CoG.srcs/sources_1/new/CoG.vhd,1697711179,vhdl,,,,cog,,,,,,,,
D:/Programs_extra/Github/VHDL_essentials/CoG/CoG.srcs/sources_1/new/type_package.vhd,1697708292,vhdl,D:/Programs_extra/Github/VHDL_essentials/CoG/CoG.srcs/sources_1/new/CoG.vhd,,,type_package,,,,,,,,
D:/Programs_extra/Github/VHDL_essentials/CoG/CoG.srcs/verilog/new/CoG_tb_sv.sv,1697715134,systemVerilog,,,,CoG_uvm_tb,,uvm,,,,,,
