$date
	Wed Feb 14 09:31:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module project_4A_tb $end
$var reg 1 ! EN $end
$upscope $end
$scope module project_4A_tb $end
$var reg 1 " D $end
$upscope $end
$scope module project_4A_tb $end
$var wire 1 # Q_s $end
$upscope $end
$scope module project_4A_tb $end
$var wire 1 $ Q_b $end
$upscope $end
$scope module project_4A_tb $end
$var wire 1 % Qbar_s $end
$upscope $end
$scope module project_4A_tb $end
$var wire 1 & Qbar_b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
x#
0"
0!
$end
#20
1&
0$
1%
0#
1!
#50
0!
#60
1"
#70
0&
1$
1#
0%
1!
#80
1&
0$
1%
0#
0"
#100
0!
#110
1"
#120
0&
1$
1#
0%
1!
#130
1&
0$
1%
0#
0"
#140
1"
0!
#150
0"
#170
1!
#180
0&
1$
1#
0%
1"
#200
0!
#210
0"
#240
1&
0$
1%
0#
1!
#250
0&
1$
1#
0%
1"
#280
0"
0!
#300
1#
1"
1!
#310
0"
0!
#320
1#
1"
1!
#330
0!
#340
0"
#360
1&
0$
1%
0#
1!
#370
0!
0"
#380
0&
1$
1#
0%
1"
1!
#410
0"
0!
#440
1&
0$
1%
0#
1!
#450
0&
1$
1#
0%
1"
