# HW1.2
2.Write the Verilog models and testbenches of the following logic circuits. Provide your code andsimulation results.

a.(10 pts) F(A,B,C) = A’B’C’ + A’BC + AB’C + ABC’

Simulation results are as follows :
<p align="center">
  <img src="HW1_1a.png" title="hover text">
</p>
b.(10 pts) F(A,B,C) = ABC + AB’C + AB’C’ + A’B’C

Simulation results are as follows :
<p align="center">
  <img src="HW1_1b.png" title="hover text">
</p>
