 
                              Fusion Compiler (TM)

               Version V-2023.12-SP5-5 for linux64 - Mar 05, 2025
                           Base build date 2/10/2025

                    Copyright (c) 1988 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

set design jpeg_encoder
jpeg_encoder
if {![file exists fc_report]} {
        exec mkdir fc_report
}
if {[file exists $design]} {
        exec chmod -R 777 $design
        exec rm -r $design
}
# read lib
set home "/home/linux/ieng6/cs241asp25/public/data/libraries"
/home/linux/ieng6/cs241asp25/public/data/libraries
set search_path ". $home"
. /home/linux/ieng6/cs241asp25/public/data/libraries
set target_library "$home/db/tcbn65gpluswc.db"
/home/linux/ieng6/cs241asp25/public/data/libraries/db/tcbn65gpluswc.db
set link_library "* $target_library"
* /home/linux/ieng6/cs241asp25/public/data/libraries/db/tcbn65gpluswc.db
set techfile "$home/techfiles/tsmcn65_8lmT2.tf"
/home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tsmcn65_8lmT2.tf
set tech_info "{M1 vertical 0.0} {M2 horizontal 0.0} {M3 vertical 0.0} {M4 horizontal 0.0} {M5 vertical 0.0} {M6 horizontal 0.0} {M7 vertical 0.0} {M8 horizontal 0.0} {CB vertical 0.0}"
{M1 vertical 0.0} {M2 horizontal 0.0} {M3 vertical 0.0} {M4 horizontal 0.0} {M5 vertical 0.0} {M6 horizontal 0.0} {M7 vertical 0.0} {M8 horizontal 0.0} {CB vertical 0.0}
set ndm "./ndm/tsmc65.ndm"
./ndm/tsmc65.ndm
set tlup "$home/techfiles/cln65g+_1p08m+alrdl_top2_cworst.tluplus"
/home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.tluplus
set tech2itf_map "$home/techfiles/star.map_8M"
/home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/star.map_8M
create_lib $design -tech $techfile -ref_libs $ndm
Warning: tsmcn65_8lmT2.tf line 1676, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1691, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1706, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1721, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1736, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1751, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1766, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1781, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1796, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1811, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1826, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1841, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1856, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1871, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1886, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1901, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1916, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1931, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1946, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1961, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1976, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 1991, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2006, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2021, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2036, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2051, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2066, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2081, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2096, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2111, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2126, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2141, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2156, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2171, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2186, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2201, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2216, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2231, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2246, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2261, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2276, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2291, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2306, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2321, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2336, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2351, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2366, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2381, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2396, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2411, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2426, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2441, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2456, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2471, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2486, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2501, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2516, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2531, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2546, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2561, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2576, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2591, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2606, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2621, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2636, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2651, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2666, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2681, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2696, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2711, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2726, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2741, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2756, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2771, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2786, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2801, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2816, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2831, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2846, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2861, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2876, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2891, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2906, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2921, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2936, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2951, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2966, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2981, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 2996, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3011, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3026, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3041, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3056, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3071, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3086, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3101, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3116, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3131, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3146, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3161, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3176, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3191, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3206, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3221, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3236, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3251, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3266, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3281, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3296, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3311, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3326, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3341, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3356, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3371, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3386, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3401, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3416, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3431, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3446, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3461, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3476, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3491, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3506, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3521, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3536, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3551, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3566, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3581, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3596, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3611, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3626, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3641, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3656, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3671, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3686, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3701, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3716, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3731, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3746, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3761, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3776, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3791, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3806, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3821, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3836, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3851, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3866, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3881, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3896, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3911, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3926, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3941, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3956, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3971, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 3986, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4001, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4016, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4031, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4046, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4061, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4076, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4091, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4106, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4121, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4136, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4151, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4166, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4181, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4196, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4211, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4226, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4241, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4256, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4271, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4286, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4301, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4316, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4331, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4346, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4361, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4376, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4391, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4406, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4421, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4436, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4451, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4466, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4481, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4496, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4511, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4526, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4541, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4556, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4571, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4586, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4601, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4616, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4631, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4646, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4661, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4676, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4691, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4706, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4721, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4736, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4751, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4766, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4781, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4796, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4811, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4826, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4841, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4856, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4871, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4886, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4901, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4916, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4931, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4946, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4961, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4976, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 4991, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5006, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5021, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5036, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5051, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5066, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5081, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5096, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5111, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5126, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5141, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5156, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5171, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5186, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5201, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5216, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5231, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5246, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5261, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5276, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5291, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5306, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5321, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5336, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5351, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5366, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5381, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5396, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5411, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5426, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5441, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5456, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5471, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5486, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5501, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5516, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5531, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5546, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5561, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5576, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5591, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5606, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5621, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5636, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5651, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5666, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5681, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5696, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5711, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5726, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5741, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5756, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5771, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5786, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5801, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5816, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5831, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5846, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5861, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5876, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5891, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5906, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5921, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5936, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5951, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5966, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5981, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 5996, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6011, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6026, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6041, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6056, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6071, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6086, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6101, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6116, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6131, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6146, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6161, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6176, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6191, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6206, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6221, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6236, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6251, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6266, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6281, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6296, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6311, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6326, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6341, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6356, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6371, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6386, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6401, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6416, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6431, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6446, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6461, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6476, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6491, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6506, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6521, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6536, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6551, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6566, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6581, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6596, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6611, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6626, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6641, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6656, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6671, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6686, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6701, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6716, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6731, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6746, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6761, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6776, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6791, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6806, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6821, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6836, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6851, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6866, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6881, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6896, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6911, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6926, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6941, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6956, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6971, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 6986, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7001, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7016, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7031, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7046, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7061, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7076, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7091, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7106, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7121, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7136, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7151, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7166, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7181, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7196, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7211, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7226, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7241, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7256, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7271, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7286, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7301, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7316, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7331, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7346, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7361, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7376, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7391, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7406, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7421, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7436, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7451, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7466, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7481, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7496, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7511, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7526, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7541, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7556, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7571, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7586, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7601, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7616, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7631, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7646, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7661, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7676, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7691, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7706, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7721, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7736, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7751, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7766, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7781, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7796, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7811, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7826, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7841, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7856, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7871, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7886, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7901, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7916, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7931, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7946, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7961, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7976, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 7991, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8006, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8021, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8036, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8051, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8066, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8081, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8096, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8111, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8126, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8141, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8156, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8171, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8186, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8201, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8216, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8231, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8246, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8261, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8276, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8291, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8306, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8321, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8336, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8351, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8366, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8381, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8396, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8411, unsupported technology file section 'CapTable'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8426, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8444, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8462, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8480, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8498, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8516, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8534, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8552, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8570, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8588, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8606, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8624, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8642, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8660, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8678, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8696, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8714, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8732, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8750, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8768, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8786, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8804, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8822, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8840, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8858, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8876, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8894, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8912, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8930, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8948, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8966, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 8984, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9002, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9020, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9038, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9056, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9074, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9092, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9110, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9128, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9146, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9164, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9182, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9200, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9218, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9236, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9254, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9272, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9290, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9308, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9326, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9344, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9362, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9380, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9398, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9416, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9434, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9452, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9470, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9488, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9506, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9524, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9542, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9560, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9578, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9596, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9614, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9632, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9650, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9668, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9686, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9704, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9722, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9740, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9758, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9776, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9794, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9812, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9830, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9848, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9866, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9884, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9902, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9920, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9938, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9956, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9974, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 9992, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10010, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10028, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10046, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10064, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10082, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10100, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10118, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10136, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10154, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10172, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10190, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10208, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10226, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10244, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10262, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10280, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10298, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10316, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10334, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10352, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10370, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10388, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10406, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10424, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10442, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10460, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10478, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10496, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10514, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10532, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10550, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10568, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10586, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10604, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10622, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10640, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10658, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10676, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10694, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10712, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10730, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10748, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10766, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10784, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10802, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10820, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10838, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10856, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10874, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10892, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10910, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10928, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10946, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10964, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 10982, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11000, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11018, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11036, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11054, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11072, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11090, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11108, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11126, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11144, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11162, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11180, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11198, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11216, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11234, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11252, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11270, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11288, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11306, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11324, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11342, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11360, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: tsmcn65_8lmT2.tf line 11378, unsupported technology file section 'CapModel'. It will be ignored. (TECH-001)
Warning: Layer 'VIA1' is missing the attribute 'cutNameTbl'. (tsmcn65_8lmT2.tf line 663) (TECH-026)
Warning: Layer 'VIA2' is missing the attribute 'cutNameTbl'. (tsmcn65_8lmT2.tf line 693) (TECH-026)
Warning: Layer 'VIA3' is missing the attribute 'cutNameTbl'. (tsmcn65_8lmT2.tf line 722) (TECH-026)
Warning: Layer 'VIA4' is missing the attribute 'cutNameTbl'. (tsmcn65_8lmT2.tf line 751) (TECH-026)
Warning: Layer 'VIA1' is missing the attribute 'fatTblExtensionRangeDimension'. (tsmcn65_8lmT2.tf line 683) (TECH-026)
Warning: Layer 'VIA2' is missing the attribute 'fatTblExtensionRangeDimension'. (tsmcn65_8lmT2.tf line 712) (TECH-026)
Warning: Layer 'VIA3' is missing the attribute 'fatTblExtensionRangeDimension'. (tsmcn65_8lmT2.tf line 741) (TECH-026)
Warning: Layer 'VIA4' is missing the attribute 'fatTblExtensionRangeDimension'. (tsmcn65_8lmT2.tf line 770) (TECH-026)
Warning: Layer 'VIA5' is missing the attribute 'fatTblExtensionRangeDimension'. (tsmcn65_8lmT2.tf line 799) (TECH-026)
Warning: Layer 'VIA6' is missing the attribute 'fatTblExtensionRangeDimension'. (tsmcn65_8lmT2.tf line 826) (TECH-026)
Warning: Layer 'VIA7' is missing the attribute 'fatTblExtensionRangeDimension'. (tsmcn65_8lmT2.tf line 853) (TECH-026)
Warning: Cut layer 'VIA1' has a non-cross primary default ContactCode 'VIA12'. (line 1018) (TECH-083w)
Information: Loading technology file '/home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tsmcn65_8lmT2.tf' (FILE-007)
Information: db files specified in link_library already covered by full NDM reference libraries, the auto reference library creation will be disabled. (LIB-097)
{jpeg_encoder}
read_verilog -top $design "../../gate/$design\.v"
Information: Reading Verilog into new design 'jpeg_encoder' in library 'jpeg_encoder'. (VR-012)
Loading verilog file '/home/linux/ieng6/cs241asp25/cs241asp25bu/lab4/gate/jpeg_encoder.v'
Number of modules read: 1
Top level ports: 50
Total ports in all modules: 50
Total nets in all modules: 35217
Total instances in all modules: 32557
Elapsed = 00:00:00.60, CPU = 00:00:00.56
1
current_block $design
{jpeg_encoder:jpeg_encoder.design}
link_block
Using libraries: jpeg_encoder tsmc65
Linking block jpeg_encoder:jpeg_encoder.design
Information: User units loaded from library 'tsmc65' (LNK-040)
Design 'jpeg_encoder' was successfully linked.
1
save_lib
Saving library 'jpeg_encoder'
1
load_upf ${design}.upf
Information: Loading UPF file '/home/linux/ieng6/cs241asp25/cs241asp25bu/lab4/rundir/FC/jpeg_encoder.upf' (FILE-007)
######## Create Power Domains ###########
create_power_domain TOP
## Toplevel Connections ######
#create_power_domain TOP
# VDD 
create_supply_port VDD 
create_supply_net VDD -domain TOP
connect_supply_net VDD -ports VDD
# VSS (0.0V)
create_supply_port VSS 
create_supply_net VSS -domain TOP
connect_supply_net VSS -ports VSS
### Establish Connections ################
set_domain_supply_net TOP -primary_power_net VDD -primary_ground_net VSS
### Create Power State Table ##################
add_port_state VDD -state {ON 0.9}
add_port_state VSS -state {OFF 0.0}
create_pst pst_top -supplies {VDD VSS}
add_pst_state ON -pst pst_top -state {ON OFF}
#set_voltage 0.63 -object VDD
#set_voltage 0.00 -object VSS
1
commit_upf
Information: Related supplies are not explicitly specified on 50 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
Information: UPF has been successfully committed. (UPF-072)
1
set_voltage 0.90 -object_list [get_supply_nets VDD]
1
set_voltage 0.00 -object_list [get_supply_nets VSS]
1
connect_pg_net -automatic 
Information: Connecting to PG and tie pins in automatic mode. (MV-396)
****************************************
Report : Power/Ground Connection Summary
Design : jpeg_encoder
Version: V-2023.12-SP5-5
Date   : Mon Apr 28 17:48:42 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/32557
Ground net VSS                0/32557
--------------------------------------------------------------------------------
Information: connections of 65114 power/ground pin(s) are created or changed. (MV-382)

1
read_parasitic_tech -tlup $tlup -layermap $tech2itf_map -name wst
Information: The command 'read_parasitic_tech' cleared the undo history. (UNDO-016)
Warning: Layer mapping file warning. Tech layer 'poly' mapped in layer mapping file is mask name of 'PO'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal1' mapped in layer mapping file is mask name of 'M1'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal2' mapped in layer mapping file is mask name of 'M2'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal3' mapped in layer mapping file is mask name of 'M3'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal4' mapped in layer mapping file is mask name of 'M4'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal5' mapped in layer mapping file is mask name of 'M5'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal6' mapped in layer mapping file is mask name of 'M6'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal7' mapped in layer mapping file is mask name of 'M7'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'metal8' mapped in layer mapping file is mask name of 'M8'. (TLUP-011)
WARNING: Layer mapping file warning. Tech layer 'metal9' mapped in layer mapping file cannot be found in technology section.
Warning: Layer mapping file warning. Tech layer 'polyCont' mapped in layer mapping file is mask name of 'CO'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via1' mapped in layer mapping file is mask name of 'VIA1'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via2' mapped in layer mapping file is mask name of 'VIA2'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via3' mapped in layer mapping file is mask name of 'VIA3'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via4' mapped in layer mapping file is mask name of 'VIA4'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via5' mapped in layer mapping file is mask name of 'VIA5'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via6' mapped in layer mapping file is mask name of 'VIA6'. (TLUP-011)
Warning: Layer mapping file warning. Tech layer 'via7' mapped in layer mapping file is mask name of 'VIA7'. (TLUP-011)
WARNING: Layer mapping file warning. Tech layer 'via8' mapped in layer mapping file cannot be found in technology section.
1
#scenario
remove_modes -all; remove_corners -all; remove_scenarios -all
1
set s "WC"
WC
create_mode $s
1
create_corner $s
1
create_scenario -name $s -mode $s -corner $s
Created scenario WC for mode WC and corner WC
All analysis types are activated.
{WC}
current_scenario $s
{WC}
source "../../gate/$design\.sdc"
Information: Timer using 1 threads
1
set_scenario_status $s -none -setup true -hold true -leakage_power true -dynamic_power true -max_transition true -max_capacitance true -min_capacitance false -active true
Scenario WC (mode WC corner WC) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
1
set_parasitic_parameters -late_spec wst -early_spec wst
1
exec date > timer
# floorplan
foreach direction_offset_pair $tech_info {
        set layer [lindex $direction_offset_pair 0]
        set direction [lindex $direction_offset_pair 1]
        set offset [lindex $direction_offset_pair 2]
        set_attribute [get_layers $layer] routing_direction $direction
        if {$offset != ""} {
                set_attribute [get_layers $layer] track_offset $offset
        }
}
Information: The design specific attribute override for layer 'M1' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M1' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M2' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M2' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M3' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M3' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M4' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M4' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M5' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M5' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M6' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M6' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M7' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M7' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M8' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M8' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'CB' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'CB' is set in the current block 'jpeg_encoder', because the actual library setting may not be overwritten. (ATTR-12)
initialize_floorplan -core_utilization 0.6 -core_offset 10
Use site_def 'unit' to initialize floorplan.
Removing existing floorplan objects
Creating core...
Core utilization ratio = 60.15%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
place_pins -self 
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-04-28 17:48:43 / Session:  00:00:26 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 469 MB (FLW-8100)
Information: The command 'place_pins' cleared the undo history. (UNDO-016)
Load DB...
CPU Time for load db: 00:00:00.03u 00:00:00.00s 00:00:00.03e: 

Min routing layer: M1
Max routing layer: M8


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 50
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Number of PG ports on blocks: 0
Number of pins created: 50
CPU Time for Pin Creation: 00:00:00.02u 00:00:00.00s 00:00:00.02e: 
Total Pin Placement CPU Time: 00:00:00.07u 00:00:00.00s 00:00:00.08e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-04-28 17:48:43 / Session:  00:00:26 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 469 MB (FLW-8100)
1
save_block -as ${design}_floorplan.design
Information: Saving 'jpeg_encoder:jpeg_encoder.design' to 'jpeg_encoder:jpeg_encoder_floorplan.design'. (DES-028)
1
exec date >> timer
#power rail
create_pg_std_cell_conn_pattern m1_rail -layers {M1} -rail_width 0.33
Successfully create standard cell rail pattern m1_rail.
set_pg_strategy rail_strategy -pattern {{name: m1_rail} {nets: VDD VSS}} -core
Successfully set PG strategy rail_strategy.
compile_pg -strategies rail_strategy
Sanity check for inputs.
Warning: Strategy via rule is not defined. Add appropriate via rule to get expected results and avoid runtime penalties. (PGR-095)
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy rail_strategy.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strategy.
DRC checking and fixing for standard cell rail strategy rail_strategy.
Number of threads: 1
Number of partitions: 24
Direction of partitions: horizontal
Number of wires: 257
Checking DRC for 257 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 257 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 257 wires.
Committed 0 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
#placement
set_app_options -as -list { place.coarse.continue_on_missing_scandef true }
place.coarse.continue_on_missing_scandef true
#place_opt
set_app_options -name place_opt.flow.enable_ccd -value true
place_opt.flow.enable_ccd true
set_app_options -name place_opt.flow.trial_clock_tree -value true
place_opt.flow.trial_clock_tree true
set_app_options -name place_opt.flow.optimize_icgs -value true
place_opt.flow.optimize_icgs true
set_app_options -name place_opt.congestion.effort -value high
Warning: application option <place_opt.congestion.effort> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
place_opt.place.congestion_effort high
set_scenario_status -active true [all_scenarios]
Scenario WC (mode WC corner WC) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
1
set_voltage 0.90 -object_list [get_supply_nets VDD]
1
set_voltage 0.00 -object_list [get_supply_nets VSS]
1
place_opt
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-04-28 17:48:44 / Session:  00:00:27 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 474 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Corner WC: no PVT mismatches. (PVT-032)
INFO: place_opt will honor CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.815549 ohm/um, via_r = 1.388100 ohm/cut, c = 0.095686 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.798433 ohm/um, via_r = 1.482658 ohm/cut, c = 0.091887 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
INFO: place_opt is running with flow.common.io_priority high.
Information: Multi-threaded CTO is disabled for VR mode, when minimum-pulse-width optimization is enabled, or when wire_em is enabled. (CTS-070)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'WC'. (OPT-909)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-04-28 17:48:48 / Session:  00:00:32 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 624 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-04-28 17:48:48 / Session:  00:00:32 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 624 MB (FLW-8100)
Information: The RC mode used is VR for design 'jpeg_encoder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 35214, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Running merge clock gates
Note - message 'CTS-070' limit (1) exceeded. Remainder will be suppressed.
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   WC   (Mode: WC; Corner: WC)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = false
   cts.optimize.enable_global_route = false

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: Disabling clock gate latency aware placement because trial clock tree construction was enabled. (PLACE-080)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario WC timingCorner WC.  Using corner WC for worst leakage corner. (OPT-078)
new default layer same as orig default layer
Information: Nominal = 0.0493495  Design MT = inf  Target = 0.2286046  MaxRC = 0.129338 Fast Target = 0.082083 (OPT-081)
Information: Using default layer M4 (Previous) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69
Info: embedded eLpp will optimize for scenario WC
Information: Activity propagation will be performed for scenario WC.
Information: Doing activity propagation for mode 'WC' and corner 'WC' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario WC (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Start transferring placement data.
****** eLpp estimated wire length 
0.529273% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 4.69115e+06
Total net wire length: 8.86338e+08
****** eLpp weights (no caps) (no lengths)
Number of nets: 35214, of which 35213 non-clock nets
Number of nets with 0 toggle rate: 4599 (13.0601%)
Max toggle rate = 1, average toggle rate = 0.0369833
Max non-clock toggle rate = 0.25354
eLpp weight range = (0, 27.0392)
*** 5 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 35214
Amt power = 0.1
Non-default weight range: (0.9, 7.60392)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0           1   0.0369831   0.0232219      1.7825
      Power Weights            0     27.0392    0.999996    0.627901      1.7825
      Final Weights          0.9     7.60392     1.00011   0.0706295     23.0377
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Using worst RC corner 'WC' for buffer aware analysis.
DTDP placement: scenario=WC
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 1549 sequential cells for slack balancing.
coarse place 5% done.
coarse place 11% done.
coarse place 16% done.
coarse place 21% done.
coarse place 26% done.
coarse place 32% done.
coarse place 37% done.
coarse place 42% done.
coarse place 47% done.
coarse place 53% done.
coarse place 58% done.
coarse place 63% done.
coarse place 68% done.
coarse place 74% done.
coarse place 79% done.
coarse place 84% done.
coarse place 89% done.
coarse place 95% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 543053
Information: Coarse placer active wire length estimate = 37164
Information: Coarse placer weighted wire length estimate = 671409
Information: Extraction observers are detached as design net change threshold is reached.
Stored 2 bounds for preserving balanced registers 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'WC'. (OPT-909)
START_CMD: optimize_dft        CPU:    197 s ( 0.05 hr) ELAPSE:    198 s ( 0.05 hr) MEM-PEAK:   813 Mb Mon Apr 28 17:51:34 2025
Non-default App Option report
All App Options have their default value.
END_CMD: optimize_dft          CPU:    197 s ( 0.05 hr) ELAPSE:    198 s ( 0.05 hr) MEM-PEAK:   813 Mb Mon Apr 28 17:51:34 2025
----------------------------------------------------------------
Information: Ending   place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-04-28 17:51:34 / Session:  00:03:17 / Command:  00:02:50 / CPU:  00:02:51 / Memory: 814 MB (FLW-8100)



Information: Runtime Summary (place_opt / initial_place)  (FLW-9000)
----------------------------------------------------------------------------
    Elapse (Hrs)   Elapse (%)       CPU/Elapse       Category
----------------------------------------------------------------------------
      0.05           98.8%             1.0           Placement 
      0.00            1.2%             1.0           Full Timing Update 
      0.00            0.0%             1.0           DFT Opt 
      0.00            0.0%             1.2           Other 
      0.00            0.0%             0.8           Init 
----------------------------------------------------------------------------
      0.05          100.0%             1.0           Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 1

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz / 8 CPUs  
Sockets: 2, Cores: 4, VM
----------------------------------------------------------------------------

Information: Ending   place_opt / initial_place (FLW-8001)
Information: Time: 2025-04-28 17:51:34 / Session:  00:03:17 / Command:  00:02:50 / CPU:  00:02:51 / Memory: 814 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-04-28 17:51:34 / Session:  00:03:17 / Command:  00:02:50 / CPU:  00:02:51 / Memory: 814 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-04-28 17:51:34 / Session:  00:03:17 / Command:  00:02:50 / CPU:  00:02:51 / Memory: 814 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.892931 ohm/um, via_r = 1.388100 ohm/cut, c = 0.147562 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.884325 ohm/um, via_r = 1.482210 ohm/cut, c = 0.147150 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'jpeg_encoder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 35214, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 35212, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 9.616 XDim 9.632
INFO: number of GridCells (jpeg_encoder): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 9.616 XDim 9.632
INFO: number of GridCells (jpeg_encoder): 2500
Total 0.6800 seconds to load 32557 cell instances into cellmap, 32557 cells are off site row
Moveable cells: 32557; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.1834, cell height 1.8000, cell area 3.9301 for total 32557 placed and application fixed cells
Information: Current block utilization is '0.60150', effective utilization is '0.60154'. (OPT-055)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
remove buffers/inverters in clock clk:
  no buffer or inverter has been removed

No buffer or inverter has been removed.
Remove clock trees finished successfully

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   WC   (Mode: WC; Corner: WC)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = false
   cts.optimize.enable_global_route = false
   cts.optimize.enable_local_skew = false

Buffer/Inverter reference list for clock tree synthesis:
   tsmc65/BUFFD0
   tsmc65/BUFFD1
   tsmc65/BUFFD2
   tsmc65/BUFFD3
   tsmc65/BUFFD4
   tsmc65/BUFFD6
   tsmc65/BUFFD8
   tsmc65/BUFFD12
   tsmc65/BUFFD16
   tsmc65/CKBD0
   tsmc65/CKBD1
   tsmc65/CKBD2
   tsmc65/CKBD3
   tsmc65/CKBD4
   tsmc65/CKBD6
   tsmc65/CKBD8
   tsmc65/CKBD12
   tsmc65/CKBD16
   tsmc65/CKND0
   tsmc65/CKND1
   tsmc65/CKND2
   tsmc65/CKND3
   tsmc65/CKND4
   tsmc65/CKND6
   tsmc65/CKND8
   tsmc65/CKND12
   tsmc65/CKND16
   tsmc65/INVD0
   tsmc65/INVD1
   tsmc65/INVD2
   tsmc65/INVD3
   tsmc65/INVD4
   tsmc65/INVD6
   tsmc65/INVD8
   tsmc65/INVD12
   tsmc65/INVD16

ICG reference list:
   tsmc65/CKLHQD1
   tsmc65/CKLHQD2
   tsmc65/CKLHQD3
   tsmc65/CKLHQD4
   tsmc65/CKLHQD6
   tsmc65/CKLHQD8
   tsmc65/CKLHQD12
   tsmc65/CKLHQD16
   tsmc65/CKLNQD1
   tsmc65/CKLNQD2
   tsmc65/CKLNQD3
   tsmc65/CKLNQD4
   tsmc65/CKLNQD6
   tsmc65/CKLNQD8
   tsmc65/CKLNQD12
   tsmc65/CKLNQD16

Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 1.38 sec, cpu time is 0 hr : 0 min : 1.38 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 257 total shapes.
Cached 0 vias out of 0 total vias.
Total 0.3200 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 9.616 XDim 9.632
INFO: number of GridCells (jpeg_encoder): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 9.616 XDim 9.632
INFO: number of GridCells (jpeg_encoder): 2500
Total 0.9500 seconds to load 32557 cell instances into cellmap, 32557 cells are off site row
Moveable cells: 32557; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.1834, cell height 1.8000, cell area 3.9301 for total 32557 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 5067 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 1.45 sec, cpu time is 0 hr : 0 min : 1.45 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 35214, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner WC.  Using corner WC for worst leakage corner. Using corner WC for worst dynamic corner. (OPT-078)
new default layer same as orig default layer
Information: Nominal = 0.0493495  Design MT = 0.475000  Target = 0.2302135  MaxRC = 0.130439 Fast Target = 0.082507 (OPT-081)
Information: Using default layer M4 (Previous) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
Using layer M4 for buffering distances in roi (originally M4)
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
Core Area = 50 X 50 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     clk (WC)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 5067
 Number of Gates = 0
 Number of Loads = 5067
 Added 124 Repeaters (B: 11 I: 113). Built 3 Repeater Levels for driver clk
 Phase delay: (max r/f: 0.317860/nan  min r/f: 0.317860/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 27.34 sec, cpu time is 0 hr : 0 min : 28.02 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'clk' and skew group 'default' in mode 'WC' for clock root 'clk': (CTS-141)
(1) clk [Location: (462.20, 0.26)] [Pre-CTS Fanout: 5067] [Phase Delay: (Rise: 0.317860, Fall: nan)]
 (2) rle_rz4_ampo_reg_7_/CP [Location: (26.89, 456.72)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
There are 11 buffers and 113 inverters added (total area 770.04) by Clock Tree Synthesis.
Information: 0 out of 124 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 5067 out of 5067, orientation changed without moving: 0
Clock sink displacement max = 1.794600 um, average = 0.508795 um
Clock sink with large displacement: 0 (Threshold: 5.400000 um)
Largest displacement cells:
Clock sink inst 'fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_result_reg_20_' snapped from (417.72, 166.68) (R0) to (417.80, 168.40) (MX) displacement = 1.794600 um.
Clock sink inst 'qnr_divider_divider_q_pipe_reg_3__2_' snapped from (173.22, 445.63) (R0) to (173.20, 447.40) (R0) displacement = 1.790400 um.
Clock sink inst 'fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_result_reg_11_' snapped from (351.44, 78.34) (R0) to (351.40, 76.60) (R0) displacement = 1.779700 um.
Clock sink inst 'qnr_divider_divider_q_pipe_reg_2__1_' snapped from (178.59, 445.66) (R0) to (178.60, 447.40) (R0) displacement = 1.748300 um.
Clock sink inst 'fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_mult_res_reg_10_' snapped from (142.71, 35.35) (R0) to (142.80, 37.00) (R0) displacement = 1.742000 um.
Clock sink inst 'fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_result_reg_9_' snapped from (268.13, 182.67) (R0) to (268.20, 181.00) (R0) displacement = 1.739100 um.
Clock sink inst 'fdct_zigzag_dct_mod_dct_block_3_dct_unit_4_macu_mult_res_reg_17_' snapped from (292.27, 80.05) (R0) to (292.20, 78.40) (MX) displacement = 1.725200 um.
Clock sink inst 'fdct_zigzag_zigzag_mod_sresult_reg_21__10_' snapped from (79.55, 80.08) (R0) to (79.60, 78.40) (MX) displacement = 1.724700 um.
Clock sink inst 'fdct_zigzag_dct_mod_dct_block_6_dct_unit_5_coef_reg_29_' snapped from (67.54, 269.05) (R0) to (67.60, 267.40) (R0) displacement = 1.708600 um.
Clock sink inst 'fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_result_reg_11_' snapped from (82.23, 384.54) (R0) to (82.20, 386.20) (R0) displacement = 1.687100 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.40 sec, cpu time is 0 hr : 0 min : 0.40 sec. (CTS-104)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
 Clock cells info: buffer count: 124, buffer area: 770.04, cell count: 0, cell area: 0.00
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Mon Apr 28 17:52:13 2025
Scenario WC:WC
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.3217       0.1966            0       0.0000       0.0000          124     770.0400     770.0400       0.0000
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clk mode: WC root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1966; ID = 0.3217; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 124; ClockBufArea = 770.0400; ClockCellArea = 770.0400; ClockWireLen = 0.0000; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1966; ID = 0.3217; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 124; ClockBufArea = 770.0400; ClockCellArea = 770.0400; ClockWireLen = 0.0000; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec.
Finished Initial DRC Fixing at Mon Apr 28 17:52:14 2025 (elapsed: 0:00:00)
Scenario WC:WC
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.3217       0.1966            0       0.0000       0.0000          124     770.0400     770.0400       0.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.21 sec, cpu time is 0 hr : 0 min : 0.21 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Mon Apr 28 17:52:14 2025
Scenario WC:WC
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.3217       0.1966            0       0.0000       0.0000          124     770.0400     770.0400       0.0000
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree
clock: clk mode: WC root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1966; ID = 0.3217; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 124; ClockBufArea = 770.0400; ClockCellArea = 770.0400; ClockWireLen = 0.0000; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 49 successful improvements out of 75 iterations
Resized 31, relocated 9, deleted 0, inserted 4, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 6.45 sec, cpu time is 0 hr : 0 min : 6.45 sec.
Clock Qor After Network Flow Optimization:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0252; ID = 0.2417; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 128; ClockBufArea = 785.1600; ClockCellArea = 785.1600; ClockWireLen = 0.0000; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0130            0.0000          ZCTSBUF_133578_64/I
  (1) 0.0815            0.0686          ZCTSBUF_133578_64/Z
  (2) 0.0919            0.0103          ZCTSINV_85767_24/I
  (3) 0.1500            0.0582          ZCTSINV_85767_24/ZN
  (4) 0.1726            0.0225          ZCTSINV_81087_19/I
  (5) 0.2364            0.0638          ZCTSINV_81087_19/ZN
  (6) 0.2417            0.0053          fdct_zigzag_dct_mod_dct_block_5_dct_unit_2_macu_result_reg_9_/CP
Shortest path:
  (0) 0.0134            0.0000          ZCTSBUF_231387_123/I
  (1) 0.0779            0.0645          ZCTSBUF_231387_123/Z
  (2) 0.0887            0.0108          ZCTSINV_209789_119/I
  (3) 0.1487            0.0600          ZCTSINV_209789_119/ZN
  (4) 0.1544            0.0057          ZCTSINV_209425_109/I
  (5) 0.2165            0.0621          ZCTSINV_209425_109/ZN
  (6) 0.2165            0.0000          fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_result_reg_16_/CP

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Clock QoR After Area Recovery Removal:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0252; ID = 0.2417; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 128; ClockBufArea = 785.1600; ClockCellArea = 785.1600; ClockWireLen = 0.0000; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 61 out of 128 cell(s)
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0252; ID = 0.2412; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 128; ClockBufArea = 663.4800; ClockCellArea = 663.4800; ClockWireLen = 0.0000; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 4.70 sec, cpu time is 0 hr : 0 min : 4.70 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 11.32 sec, cpu time is 0 hr : 0 min : 11.32 sec.
Finished Optimization at Mon Apr 28 17:52:25 2025 (elapsed: 0:00:11)
Scenario WC:WC
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.2412       0.0252            0       0.0000       0.0000          128     663.4800     663.4800       0.0000
                          -0.0805      -0.1714           +0      +0.0000      +0.0000           +4    -106.5600    -106.5600      +0.0000
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 11.48 sec, cpu time is 0 hr : 0 min : 11.48 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Mon Apr 28 17:52:25 2025
Scenario WC:WC
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.2412       0.0252            0       0.0000       0.0000          128     663.4800     663.4800       0.0000
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clk mode: WC root: clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0252; ID = 0.2412; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 128; ClockBufArea = 663.4800; ClockCellArea = 663.4800; ClockWireLen = 0.0000; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec.
Finished Final DRC Fixing at Mon Apr 28 17:52:25 2025 (elapsed: 0:00:00)
Scenario WC:WC
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.2412       0.0252            0       0.0000       0.0000          128     663.4800     663.4800       0.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.17 sec. (CTS-104)
There are 4 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 129 flat clock tree nets.
There are 128 non-sink instances (total area 663.48) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 15 buffers and 113 inverters (total area 663.48).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:43.37u 00:00:00.60s 00:00:43.29e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 35342, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 129, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:WC               Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.2274  0.2274  0.2274  0.2274   WC

Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 35342, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 35341, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario WC  WNS = 4.191939, TNS = 4349.289272, NVP = 3032

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:14     4.192  4349.289 1.286e+05    66.667     6.908        76      3658         0     0.000       862 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 9.616 XDim 9.632
INFO: number of GridCells (jpeg_encoder): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 9.616 XDim 9.632
INFO: number of GridCells (jpeg_encoder): 2500
Total 0.6700 seconds to load 32685 cell instances into cellmap, 27490 cells are off site row
Moveable cells: 32685; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.1861, cell height 1.8000, cell area 3.9350 for total 32685 placed and application fixed cells
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario WC  WNS = 4.191939, TNS = 4349.289272, NVP = 3032

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:26     4.192  4349.289 1.286e+05    66.667     6.908        76      3658         0     0.000       862 

min assign layer = M2
max assign layer = M7
Corner Scaling is off, multiplier is 1.000000

    Scenario WC  WNS = 4.191939, TNS = 4347.751824, NVP = 3032
    Scenario WC  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:04:28     4.192  4347.752 1.286e+05    66.667     6.908        76      3658         0     0.000       862     0.010

Information: timingScenario WC timingCorner WC.  Using corner WC for worst leakage corner. (OPT-078)
new default layer same as orig default layer
Information: Nominal = 0.0493495  Design MT = inf  Target = 0.2286046  MaxRC = 0.129338 Fast Target = 0.082083 (OPT-081)
Information: Using default layer M4 (Previous) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Using layer M4 for buffering distances in roi (originally M4)
GRE layer bins: None, M7
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 102 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 67108865 (1003.606750)

Processing Buffer Trees  (ROI) ... 

    [11]  10% ...
    [22]  20% ...
    [33]  30% ...
    [44]  40% ...
    [55]  50% ...
    [66]  60% ...
    [77]  70% ...
    [88]  80% ...
    [99]  90% ...
    [102] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:           60          470
  Inverters:           85          118
------------ ------------ ------------
      Total:          145          588
------------ ------------ ------------

Number of Drivers Sized: 43 [42.16%]

                      P: 35 [34.31%]
                      N: 8 [7.84%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 10.99 sec ELAPSE 0 hr : 0 min : 10.99 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 883060 K / inuse 826868 K
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.888038 ohm/um, via_r = 1.388100 ohm/cut, c = 0.145941 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.884657 ohm/um, via_r = 1.482197 ohm/cut, c = 0.146535 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'jpeg_encoder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 35785, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 35785, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario WC  WNS = 1.054233, TNS = 218.335905, NVP = 948

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:42     1.054   218.336 1.316e+05     0.000     0.117       486      3691         0     0.000       862 


    Scenario WC  WNS = 1.054233, TNS = 218.335905, NVP = 948

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:42     1.054   218.336 1.316e+05     0.000     0.117       486      3691         0     0.000       862 

Information: Ending   place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-04-28 17:52:59 / Session:  00:04:42 / Command:  00:04:15 / CPU:  00:04:15 / Memory: 862 MB (FLW-8100)



Information: Runtime Summary (place_opt / initial_drc)  (FLW-9000)
----------------------------------------------------------------------------
    Elapse (Hrs)   Elapse (%)       CPU/Elapse       Category
----------------------------------------------------------------------------
      0.02          100.0%             1.0           LDRC 
      0.00            0.0%             1.0           RC Refresh 
      0.00            0.0%             0.9           Other 
      0.00            0.0%             1.5           Init 
----------------------------------------------------------------------------
      0.02          100.0%             1.0           Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 1

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz / 8 CPUs  
Sockets: 2, Cores: 4, VM
----------------------------------------------------------------------------

Information: Ending   place_opt / initial_drc (FLW-8001)
Information: Time: 2025-04-28 17:52:59 / Session:  00:04:42 / Command:  00:04:15 / CPU:  00:04:15 / Memory: 862 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-04-28 17:52:59 / Session:  00:04:42 / Command:  00:04:15 / CPU:  00:04:15 / Memory: 862 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-04-28 17:52:59 / Session:  00:04:42 / Command:  00:04:15 / CPU:  00:04:15 / Memory: 862 MB (FLW-8100)

Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.888038 ohm/um, via_r = 1.388100 ohm/cut, c = 0.145941 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.884657 ohm/um, via_r = 1.482197 ohm/cut, c = 0.146535 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'jpeg_encoder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 35785, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 35785, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario WC  WNS = 1.053954, TNS = 218.362154, NVP = 947

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:47     1.054   218.362 1.316e+05     0.000     0.117       486      3691         0     0.000       862 

Running initial optimization step.
Place-opt command begin                   CPU:   283 s (  0.08 hr )  ELAPSE:   288 s (  0.08 hr )  MEM-PEAK:   862 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   283 s (  0.08 hr )  ELAPSE:   289 s (  0.08 hr )  MEM-PEAK:   862 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario WC.
Information: Doing activity propagation for mode 'WC' and corner 'WC' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario WC (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: WC

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   1.0540   218.3622    947        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.0540   218.3622 218.3622    947        -          -      -        0     0.0000        1 1201500.62
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.0540   218.3622 218.3622    947   0.0000     0.0000      0        0     0.0000        1 1201500.62    131574.23      33128        486       3691
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    1.0540   218.3622 218.3622    947   0.0000     0.0000      0        0        1 1201500.62    131574.23      33128
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Place-opt initialization complete         CPU:   301 s (  0.08 hr )  ELAPSE:   307 s (  0.09 hr )  MEM-PEAK:   862 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1       218.36      218.36      0.00         1     131574.23  1201500.62       33128              0.09       862

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
Total 0.7100 seconds to load 33128 cell instances into cellmap, 27345 cells are off site row
Moveable cells: 33128; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2065, cell height 1.8000, cell area 3.9717 for total 33128 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1       218.36      218.36      0.00         0     131574.23  1201500.62       33128              0.09       862

Place-opt optimization Phase 17 Iter  1       218.36      218.36      0.00         0     131574.23  1201500.62       33128              0.09       862

Place-opt optimization Phase 18 Iter  1       218.36      218.36      0.00         0     130667.40  1165069.50       33128              0.09       862
Place-opt optimization Phase 18 Iter  2       218.36      218.36      0.00         0     130667.40  1165069.50       33128              0.09       862
Place-opt optimization Phase 18 Iter  3       218.36      218.36      0.00         0     130667.40  1165069.50       33128              0.09       862

Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 3969 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
NEX(Warning): extract.rc_techfile_for_diode_mode_26_thickness not set, will igonre it
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Cell mult_x_26_U92 is placed overlapping with other cells at {{49.196 19.033} {49.996 20.833}}. (ZRT-763)
Warning: Cell mult_x_26_U35 is placed overlapping with other cells at {{95.028 10.927} {95.828 12.727}}. (ZRT-763)
Warning: Cell DP_OP_624J1_167_5377_U51 is placed overlapping with other cells at {{188.739 12.825} {189.539 14.625}}. (ZRT-763)
Warning: Cell DP_OP_638J1_181_5377_U101 is placed overlapping with other cells at {{249.994 11.290} {250.794 13.090}}. (ZRT-763)
Warning: Cell DP_OP_616J1_159_5377_U68 is placed overlapping with other cells at {{323.991 11.794} {324.791 13.594}}. (ZRT-763)
Warning: Cell DP_OP_614J1_157_5377_U90 is placed overlapping with other cells at {{400.290 11.444} {401.490 13.244}}. (ZRT-763)
Warning: Cell DP_OP_633J1_176_5377_U110 is placed overlapping with other cells at {{13.359 82.261} {14.159 84.061}}. (ZRT-763)
Warning: Cell fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_result_reg_13_ is placed overlapping with other cells at {{123.600 83.800} {128.800 85.600}}. (ZRT-763)
Warning: Cell DP_OP_637J1_180_5377_U136 is placed overlapping with other cells at {{193.844 84.165} {194.644 85.965}}. (ZRT-763)
Warning: Cell mult_x_32_U10 is placed overlapping with other cells at {{267.043 79.088} {267.843 80.888}}. (ZRT-763)
Warning: Cell DP_OP_621J1_164_5377_U28 is placed overlapping with other cells at {{357.242 81.998} {358.442 83.799}}. (ZRT-763)
Warning: Cell mult_x_24_U168 is placed overlapping with other cells at {{438.347 83.373} {439.747 85.174}}. (ZRT-763)
Warning: Cell DP_OP_632J1_175_5377_U101 is placed overlapping with other cells at {{16.429 163.942} {17.229 165.742}}. (ZRT-763)
Warning: Cell fdct_zigzag_dct_mod_dct_block_2_dct_unit_7_coef_reg_28_ is placed overlapping with other cells at {{101.000 161.200} {106.200 163.000}}. (ZRT-763)
Warning: Cell mult_x_34_U35 is placed overlapping with other cells at {{175.938 161.081} {176.738 162.881}}. (ZRT-763)
Warning: Cell mult_x_46_U46 is placed overlapping with other cells at {{261.472 160.139} {262.672 161.939}}. (ZRT-763)
Warning: Cell mult_x_30_U179 is placed overlapping with other cells at {{345.943 160.419} {347.143 162.219}}. (ZRT-763)
Warning: Cell U9189 is placed overlapping with other cells at {{409.720 159.880} {410.320 161.680}}. (ZRT-763)
Warning: Cell DP_OP_640J1_183_5377_U26 is placed overlapping with other cells at {{45.028 243.546} {45.828 245.346}}. (ZRT-763)
Warning: Cell mult_x_49_U6 is placed overlapping with other cells at {{96.106 241.517} {97.306 243.317}}. (ZRT-763)
Warning: Cell U2774 is placed overlapping with other cells at {{166.264 239.861} {167.464 241.661}}. (ZRT-763)
Warning: Cell mult_x_18_U60 is placed overlapping with other cells at {{255.686 239.863} {256.887 241.663}}. (ZRT-763)
Warning: Cell DP_OP_592J1_135_5377_U138 is placed overlapping with other cells at {{329.208 240.791} {330.008 242.591}}. (ZRT-763)
Warning: Cell fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_result_reg_21_ is placed overlapping with other cells at {{406.400 240.400} {411.600 242.200}}. (ZRT-763)
Warning: Cell mult_x_62_U60 is placed overlapping with other cells at {{21.852 322.594} {23.052 324.393}}. (ZRT-763)
Warning: Cell DP_OP_627J1_170_5377_U31 is placed overlapping with other cells at {{87.991 318.806} {88.791 320.606}}. (ZRT-763)
Warning: Cell mult_x_67_U148 is placed overlapping with other cells at {{163.486 322.612} {164.885 324.412}}. (ZRT-763)
Warning: Cell mult_x_28_U35 is placed overlapping with other cells at {{283.560 318.479} {284.360 320.279}}. (ZRT-763)
Warning: Cell DP_OP_597J1_140_5377_U56 is placed overlapping with other cells at {{367.213 318.989} {368.413 320.789}}. (ZRT-763)
Warning: Cell mult_x_5_U46 is placed overlapping with other cells at {{406.036 322.580} {407.236 324.380}}. (ZRT-763)
Warning: Cell mult_x_58_U180 is placed overlapping with other cells at {{33.709 401.266} {35.109 403.066}}. (ZRT-763)
Warning: Cell U9930 is placed overlapping with other cells at {{83.806 400.074} {84.606 401.874}}. (ZRT-763)
Warning: Cell U4013 is placed overlapping with other cells at {{162.978 399.647} {164.178 401.447}}. (ZRT-763)
Warning: Cell mult_x_7_U21 is placed overlapping with other cells at {{243.033 402.426} {243.833 404.226}}. (ZRT-763)
Warning: Cell U5179 is placed overlapping with other cells at {{330.629 403.148} {331.229 404.948}}. (ZRT-763)
Warning: Cell DP_OP_245_227_4107_U76 is placed overlapping with other cells at {{400.026 403.110} {400.827 404.910}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   52  Alloctr   53  Proc    0 
[End of Read DB] Total (MB): Used   60  Alloctr   61  Proc 3969 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,481.60um,480.80um)
Number of routing layers = 8
layer M1, dir Ver, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M8, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   62  Alloctr   63  Proc 3969 
Net statistics:
Total number of nets     = 35790
Number of nets to route  = 35383
Number of single or zero port nets = 3
404 nets are fully connected,
 of which 404 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   27  Alloctr   27  Proc    0 
[End of Build All Nets] Total (MB): Used   89  Alloctr   90  Proc 3969 
Net length statistics: 
Net Count(Ignore Fully Rted) 35383, Total Half Perimeter Wire Length (HPWL) 461888 microns
HPWL   0 ~   50 microns: Net Count    34100     Total HPWL       290147 microns
HPWL  50 ~  100 microns: Net Count      704     Total HPWL        50108 microns
HPWL 100 ~  200 microns: Net Count      352     Total HPWL        49976 microns
HPWL 200 ~  300 microns: Net Count      128     Total HPWL        30857 microns
HPWL 300 ~  400 microns: Net Count       60     Total HPWL        20629 microns
HPWL 400 ~  500 microns: Net Count       22     Total HPWL         9894 microns
HPWL 500 ~  600 microns: Net Count       10     Total HPWL         5528 microns
HPWL 600 ~  700 microns: Net Count        5     Total HPWL         3248 microns
HPWL 700 ~  800 microns: Net Count        2     Total HPWL         1499 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Average gCell capacity  0.75     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  8.97     on layer (4)    M4
Average gCell capacity  8.98     on layer (5)    M5
Average gCell capacity  8.97     on layer (6)    M6
Average gCell capacity  2.24     on layer (7)    M7
Average gCell capacity  2.24     on layer (8)    M8
Average number of tracks per gCell 8.99  on layer (1)    M1
Average number of tracks per gCell 8.97  on layer (2)    M2
Average number of tracks per gCell 8.99  on layer (3)    M3
Average number of tracks per gCell 8.97  on layer (4)    M4
Average number of tracks per gCell 8.99  on layer (5)    M5
Average number of tracks per gCell 8.97  on layer (6)    M6
Average number of tracks per gCell 2.25  on layer (7)    M7
Average number of tracks per gCell 2.25  on layer (8)    M8
Number of gCells = 574592
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Congestion Map] Total (MB): Used   98  Alloctr   99  Proc 3969 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   98  Alloctr   99  Proc 3969 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   38  Alloctr   38  Proc    0 
[End of Build Data] Total (MB): Used   98  Alloctr   99  Proc 3969 
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  202  Alloctr  203  Proc 4049 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (787 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
[rtAllBotParts] Elapsed real time: 0:00:04 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used   18  Alloctr   18  Proc   16 
[End of Initial Routing] Total (MB): Used  221  Alloctr  222  Proc 4065 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =  4569 Max = 10 GRCs =  3677 (2.56%)
Initial. H routing: Overflow =  4488 Max = 10 (GRCs =  1) GRCs =  3489 (4.86%)
Initial. V routing: Overflow =    81 Max =  3 (GRCs =  2) GRCs =   188 (0.26%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =  4484 Max = 10 (GRCs =  1) GRCs =  3485 (4.85%)
Initial. M3         Overflow =    81 Max =  3 (GRCs =  2) GRCs =   188 (0.26%)
Initial. M4         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.01%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 461229.41
Initial. Layer M1 wire length = 1246.05
Initial. Layer M2 wire length = 148608.67
Initial. Layer M3 wire length = 213500.89
Initial. Layer M4 wire length = 80606.56
Initial. Layer M5 wire length = 14707.88
Initial. Layer M6 wire length = 2507.08
Initial. Layer M7 wire length = 51.13
Initial. Layer M8 wire length = 1.15
Initial. Total Number of Contacts = 208681
Initial. Via VIA12 count = 107197
Initial. Via VIA23 count = 89817
Initial. Via VIA34 count = 10831
Initial. Via VIA45 count = 709
Initial. Via VIA56 count = 121
Initial. Via VIA67 count = 4
Initial. Via VIA78 count = 2
Initial. completed.

Start GR phase 1
Mon Apr 28 17:53:54 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:02 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    1 
[End of Phase1 Routing] Total (MB): Used  221  Alloctr  222  Proc 4067 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   947 Max = 6 GRCs =   828 (0.58%)
phase1. H routing: Overflow =   947 Max = 6 (GRCs =  1) GRCs =   828 (1.15%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   947 Max = 6 (GRCs =  1) GRCs =   828 (1.15%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 461573.15
phase1. Layer M1 wire length = 1248.23
phase1. Layer M2 wire length = 144392.58
phase1. Layer M3 wire length = 211736.36
phase1. Layer M4 wire length = 84718.22
phase1. Layer M5 wire length = 15797.81
phase1. Layer M6 wire length = 3091.75
phase1. Layer M7 wire length = 587.06
phase1. Layer M8 wire length = 1.15
phase1. Total Number of Contacts = 209798
phase1. Via VIA12 count = 107289
phase1. Via VIA23 count = 89636
phase1. Via VIA34 count = 11706
phase1. Via VIA45 count = 948
phase1. Via VIA56 count = 201
phase1. Via VIA67 count = 16
phase1. Via VIA78 count = 2
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:12 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Whole Chip Routing] Stage (MB): Used  161  Alloctr  161  Proc   97 
[End of Whole Chip Routing] Total (MB): Used  221  Alloctr  222  Proc 4067 

Congestion utilization per direction:
Average vertical track utilization   = 11.25 %
Peak    vertical track utilization   = 90.00 %
Average horizontal track utilization = 15.21 %
Peak    horizontal track utilization = 82.76 %

[End of Global Routing] Elapsed real time: 0:00:12 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Global Routing] Stage (MB): Used  153  Alloctr  154  Proc   97 
[End of Global Routing] Total (MB): Used  213  Alloctr  215  Proc 4067 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -72  Alloctr  -73  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4067 
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1       218.36      218.36      0.00         0     130667.40  1165069.50       33128              0.10       960
Place-opt optimization Phase 19 Iter  2       218.36      218.36      0.00         0     131382.36  1192057.25       33128              0.10       960
Place-opt optimization Phase 19 Iter  3       218.36      218.36      0.00         0     131548.69  1197111.00       33128              0.10       960
Place-opt optimization Phase 19 Iter  4       218.36      218.36      0.00         0     131623.92  1198972.00       33128              0.10       960
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario WC pathgroup **clock_gating_default**
Information: CCD will use corner WC for honoring max prepone/postpone limits
Uskew Characterizer: corner: WC, scalingFactor: 1.000
Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000
CCD-Info: The design has concentrated toggle rate data.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'WC' with propagated clocks. (OPT-910)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  5       218.36      218.36      0.00         0     131623.92  1198972.00       33128              0.11       960
Place-opt optimization Phase 19 Iter  6       218.36      218.36      0.00         0     134207.64  1213857.50       33128              0.14       960
Place-opt optimization Phase 19 Iter  7       218.36      218.36      0.00         0     134670.23  1227598.50       33128              0.14       960
Place-opt optimization Phase 19 Iter  8       218.36      218.36      0.00         0     134901.72  1232043.12       33128              0.15       960
Place-opt optimization Phase 19 Iter  9       218.36      218.36      0.00         0     135045.36  1234606.38       33128              0.15       960
Place-opt optimization Phase 19 Iter 10       218.36      218.36      0.00         0     135265.31  1239287.50       33128              0.15       960
Place-opt optimization Phase 19 Iter 11       218.36      218.36      0.00         0     135689.41  1247172.00       33128              0.15       960
Place-opt optimization Phase 19 Iter 12       218.36      218.36      0.00         0     136000.80  1252489.50       33128              0.15       960
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario WC pathgroup **clock_gating_default**
Information: CCD will use corner WC for honoring max prepone/postpone limits
Uskew Characterizer: corner: WC, scalingFactor: 1.000
Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000
CCD-Info: The design has concentrated toggle rate data.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'WC' with propagated clocks. (OPT-910)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter 13       218.36      218.36      0.00         0     136000.80  1252489.50       33128              0.16       985
Place-opt optimization Phase 19 Iter 14       218.36      218.36      0.00         0     137227.31  1265970.25       33128              0.17       985
Place-opt optimization Phase 19 Iter 15       218.36      218.36      0.00         0     137230.20  1265880.50       33128              0.17       985
Place-opt optimization Phase 19 Iter 16       218.36      218.36      0.00         0     137230.20  1265880.50       33128              0.17       985
Place-opt optimization Phase 19 Iter 17       218.36      218.36      0.00         0     137230.20  1265880.50       33128              0.17       985
Place-opt optimization Phase 19 Iter 18       218.36      218.36      0.00         0     137230.20  1265880.50       33128              0.17       985

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0     137230.20  1265880.50       34705              0.17       985

Enable clock slack update
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0     136256.05  1253616.00       34165              0.18       985
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0     136254.95  1253592.38       34165              0.19       985
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 22 Iter  2         0.00        0.00      0.00         0     136254.95  1253592.38       34165              0.19       985
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0     132621.12  1209875.25       32395              0.20       985

Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0     131473.80  1187420.50       32395              0.21       985
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario WC timingCorner WC.  Using corner WC for worst leakage corner. (OPT-078)
new default layer same as orig default layer
Information: Nominal = 0.0493495  Design MT = inf  Target = 0.2286046  MaxRC = 0.129338 Fast Target = 0.082083 (OPT-081)
Information: Using default layer M4 (Previous) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Using layer M4 for buffering distances in roi (originally M4)
GRE layer bins: None, M7
Found 6 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 67108865 (1003.606750)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [2]  20% ...
    [3]  30% ...
    [4]  40% ...
    [5]  50% ...
    [6]  60% ...
    [6] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            5
  Inverters:            0            2
------------ ------------ ------------
      Total:            0            7
------------ ------------ ------------

Number of Drivers Sized: 6 [100.00%]

                      P: 5 [83.33%]
                      N: 1 [16.67%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.30 sec ELAPSE 0 hr : 0 min : 0.30 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1009268 K / inuse 933148 K
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         0     131475.59  1187330.12       32395              0.21       985
Place-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         0     131475.59  1187330.12       32395              0.21       985

Convert timing mode ...
Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0     131475.59  1187330.12       32402              0.21       985
Place-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         0     131494.31  1188094.50       32402              0.21       985
Place-opt optimization Phase 25 Iter  3         0.00        0.00      0.00         0     131510.88  1188505.62       32402              0.21       985
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 25 Iter  4         0.00        0.00      0.00         0     131522.05  1188665.25       32402              0.21       985
Place-opt optimization Phase 25 Iter  5         0.00        0.00      0.00         0     131554.08  1187328.88       32402              0.22       985
Place-opt optimization Phase 25 Iter  6         0.00        0.00      0.00         0     131550.12  1187012.38       32402              0.22       985
Place-opt optimization Phase 25 Iter  7         0.00        0.00      0.00         0     131550.12  1187012.38       32402              0.22       985
Place-opt optimization Phase 25 Iter  8         0.00        0.00      0.00         0     131550.12  1187012.38       32402              0.22       985
Place-opt optimization Phase 25 Iter  9         0.00        0.00      0.00         0     131550.12  1187012.38       32402              0.22       985
Place-opt optimization Phase 25 Iter 10         0.00        0.00      0.00         0     131558.41  1187247.25       32402              0.22       985
Place-opt optimization Phase 25 Iter 11         0.00        0.00      0.00         0     131559.84  1187318.62       32402              0.22       985
Place-opt optimization Phase 25 Iter 12         0.00        0.00      0.00         0     131559.84  1187318.62       32402              0.22       985
Place-opt optimization Phase 25 Iter 13         0.00        0.00      0.00         0     131563.44  1187421.88       32402              0.22       985
Place-opt optimization Phase 25 Iter 14         0.00        0.00      0.00         0     131563.44  1187421.88       32402              0.22       985
Place-opt optimization Phase 25 Iter 15         0.00        0.00      0.00         0     131563.44  1187421.88       32402              0.22       985
Place-opt optimization Phase 25 Iter 16         0.00        0.00      0.00         0     131595.12  1187992.75       32402              0.22       985

Enable clock slack update
Information: Activity propagation will be performed for scenario WC.
Information: Doing activity propagation for mode 'WC' and corner 'WC' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario WC (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0     131595.12  1188716.88       32448              0.23       985
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0     131595.12  1188716.88       32448              0.24       985

Place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0     131395.69  1167286.75       32448              0.26       985
Info: ICG optICGMgr found no ICGs

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
Total 0.7400 seconds to load 32448 cell instances into cellmap, 13686 cells are off site row
Moveable cells: 32448; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2497, cell height 1.8000, cell area 4.0494 for total 32448 placed and application fixed cells
Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0     131395.69  1167286.75       32448              0.26       985


Information: Ending   place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-04-28 18:03:45 / Session:  00:15:28 / Command:  00:15:01 / CPU:  00:15:06 / Memory: 986 MB (FLW-8100)

Place-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         1     131243.41  1166755.00       32376              0.26       985


Information: Runtime Summary (place_opt / initial_opto)  (FLW-9000)
----------------------------------------------------------------------------
    Elapse (Hrs)   Elapse (%)       CPU/Elapse       Category
----------------------------------------------------------------------------
      0.08           46.6%             1.0           Setup Opt 
      0.06           30.7%             1.0           Power/Area Opt 
      0.02            9.5%             1.0           Logic Restructure 
      0.01            6.7%             1.0           CUS 
      0.01            3.9%             1.0           Init 
      0.00            2.2%             1.0           Other 
      0.00            0.6%             1.0           LDRC 
----------------------------------------------------------------------------
      0.18          100.0%             1.0           Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 1

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz / 8 CPUs  
Sockets: 2, Cores: 4, VM
----------------------------------------------------------------------------

Information: Ending   place_opt / initial_opto (FLW-8001)
Information: Time: 2025-04-28 18:03:47 / Session:  00:15:30 / Command:  00:15:03 / CPU:  00:15:08 / Memory: 986 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-04-28 18:03:47 / Session:  00:15:31 / Command:  00:15:03 / CPU:  00:15:08 / Memory: 986 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-04-28 18:03:48 / Session:  00:15:31 / Command:  00:15:04 / CPU:  00:15:09 / Memory: 986 MB (FLW-8100)
Place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0     131243.41  1166755.00       32376              0.26       985
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Warning: Disabling clock gate latency aware placement because trial clock tree construction was enabled. (PLACE-080)
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 32376 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4092 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Cell ctmTdsLR_1_4594 is placed overlapping with other cells at {{29.600 11.800} {30.800 13.600}}. (ZRT-763)
Warning: Cell mult_x_26_U35 is placed overlapping with other cells at {{95.000 11.800} {95.800 13.600}}. (ZRT-763)
Warning: Cell mult_x_47_U32 is placed overlapping with other cells at {{183.600 11.800} {184.800 13.600}}. (ZRT-763)
Warning: Cell DP_OP_638J1_181_5377_U90 is placed overlapping with other cells at {{258.000 10.000} {259.200 11.800}}. (ZRT-763)
Warning: Cell ctmTdsLR_2_5250 is placed overlapping with other cells at {{339.800 11.800} {341.400 13.600}}. (ZRT-763)
Warning: Cell ctmTdsLR_2_4579 is placed overlapping with other cells at {{402.200 11.800} {403.800 13.600}}. (ZRT-763)
Warning: Cell mult_x_41_U49 is placed overlapping with other cells at {{37.200 78.400} {38.600 80.200}}. (ZRT-763)
Warning: Cell fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_mult_res_reg_15_ is placed overlapping with other cells at {{140.000 82.000} {145.200 83.800}}. (ZRT-763)
Warning: Cell DP_OP_637J1_180_5377_U116 is placed overlapping with other cells at {{187.600 80.200} {189.000 82.000}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_3976 is placed overlapping with other cells at {{272.200 82.000} {273.600 83.800}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_6311 is placed overlapping with other cells at {{359.200 80.200} {360.400 82.000}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_7187 is placed overlapping with other cells at {{439.200 82.000} {440.800 83.800}}. (ZRT-763)
Warning: Cell mult_x_42_U63 is placed overlapping with other cells at {{24.600 163.000} {25.400 164.800}}. (ZRT-763)
Warning: Cell mult_x_48_U109 is placed overlapping with other cells at {{89.000 159.400} {98.200 161.200}}. (ZRT-763)
Warning: Cell mult_x_34_U41 is placed overlapping with other cells at {{178.800 159.400} {179.600 161.200}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_4047 is placed overlapping with other cells at {{284.800 163.000} {286.000 164.800}}. (ZRT-763)
Warning: Cell mult_x_31_U24 is placed overlapping with other cells at {{327.000 163.000} {328.200 164.800}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_6494 is placed overlapping with other cells at {{437.600 159.400} {438.800 161.200}}. (ZRT-763)
Warning: Cell U2642 is placed overlapping with other cells at {{13.200 244.000} {13.800 245.800}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_7465 is placed overlapping with other cells at {{116.800 240.400} {118.000 242.200}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_5386 is placed overlapping with other cells at {{168.600 240.400} {170.000 242.200}}. (ZRT-763)
Warning: Cell mult_x_18_U188 is placed overlapping with other cells at {{242.400 240.400} {243.800 242.200}}. (ZRT-763)
Warning: Cell DP_OP_592J1_135_5377_U104 is placed overlapping with other cells at {{339.600 240.400} {343.200 242.200}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_7503 is placed overlapping with other cells at {{438.000 244.000} {439.200 245.800}}. (ZRT-763)
Warning: Cell mult_x_62_U52 is placed overlapping with other cells at {{26.200 323.200} {28.000 325.000}}. (ZRT-763)
Warning: Cell mult_x_64_U18 is placed overlapping with other cells at {{123.800 323.200} {125.000 325.000}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_4139 is placed overlapping with other cells at {{168.400 319.600} {170.000 321.400}}. (ZRT-763)
Warning: Cell DP_OP_598J1_141_5377_U37 is placed overlapping with other cells at {{248.800 323.200} {249.600 325.000}}. (ZRT-763)
Warning: Cell DP_OP_613J1_156_5377_U5 is placed overlapping with other cells at {{328.400 323.200} {334.000 325.000}}. (ZRT-763)
Warning: Cell DP_OP_582J1_125_5377_U76 is placed overlapping with other cells at {{415.400 319.600} {416.600 321.400}}. (ZRT-763)
Warning: Cell DP_OP_635J1_178_5377_U98 is placed overlapping with other cells at {{59.600 398.800} {61.400 400.600}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_7679 is placed overlapping with other cells at {{83.800 400.600} {85.400 402.400}}. (ZRT-763)
Warning: Cell DP_OP_636J1_179_5377_U45 is placed overlapping with other cells at {{159.800 402.400} {160.600 404.200}}. (ZRT-763)
Warning: Cell mult_x_7_U24 is placed overlapping with other cells at {{242.600 407.800} {244.400 409.600}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_3655 is placed overlapping with other cells at {{320.400 398.800} {322.000 400.600}}. (ZRT-763)
Warning: Cell DP_OP_249_231_4006_U82 is placed overlapping with other cells at {{441.600 400.600} {442.400 402.400}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   52  Alloctr   52  Proc    0 
[End of Read DB] Total (MB): Used   59  Alloctr   60  Proc 4092 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,481.60um,480.80um)
Number of routing layers = 8
layer M1, dir Ver, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M8, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   61  Alloctr   62  Proc 4092 
Net statistics:
Total number of nets     = 34861
Number of nets to route  = 34609
Number of single or zero port nets = 3
Number of nets with min-layer-mode soft = 14
Number of nets with min-layer-mode soft-cost-low = 14
249 nets are fully connected,
 of which 249 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Build All Nets] Total (MB): Used   88  Alloctr   89  Proc 4092 
Net length statistics: 
Net Count(Ignore Fully Rted) 34609, Total Half Perimeter Wire Length (HPWL) 460816 microns
HPWL   0 ~   50 microns: Net Count    33304     Total HPWL       288306 microns
HPWL  50 ~  100 microns: Net Count      719     Total HPWL        51148 microns
HPWL 100 ~  200 microns: Net Count      363     Total HPWL        52050 microns
HPWL 200 ~  300 microns: Net Count      133     Total HPWL        31925 microns
HPWL 300 ~  400 microns: Net Count       49     Total HPWL        16869 microns
HPWL 400 ~  500 microns: Net Count       27     Total HPWL        12093 microns
HPWL 500 ~  600 microns: Net Count        9     Total HPWL         4910 microns
HPWL 600 ~  700 microns: Net Count        3     Total HPWL         2016 microns
HPWL 700 ~  800 microns: Net Count        2     Total HPWL         1499 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Average gCell capacity  0.75     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  8.97     on layer (4)    M4
Average gCell capacity  8.98     on layer (5)    M5
Average gCell capacity  8.97     on layer (6)    M6
Average gCell capacity  2.24     on layer (7)    M7
Average gCell capacity  2.24     on layer (8)    M8
Average number of tracks per gCell 8.99  on layer (1)    M1
Average number of tracks per gCell 8.97  on layer (2)    M2
Average number of tracks per gCell 8.99  on layer (3)    M3
Average number of tracks per gCell 8.97  on layer (4)    M4
Average number of tracks per gCell 8.99  on layer (5)    M5
Average number of tracks per gCell 8.97  on layer (6)    M6
Average number of tracks per gCell 2.25  on layer (7)    M7
Average number of tracks per gCell 2.25  on layer (8)    M8
Number of gCells = 574592
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Congestion Map] Total (MB): Used   96  Alloctr   97  Proc 4092 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   96  Alloctr   97  Proc 4092 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   37  Alloctr   37  Proc    0 
[End of Build Data] Total (MB): Used   96  Alloctr   97  Proc 4092 
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   96 
[End of Blocked Pin Detection] Total (MB): Used  200  Alloctr  201  Proc 4188 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (787 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
[rtAllBotParts] Elapsed real time: 0:00:04 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used   19  Alloctr   19  Proc    0 
[End of Initial Routing] Total (MB): Used  219  Alloctr  221  Proc 4188 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     1 Max =  2 GRCs =     2 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Dmd-Cap  =     1 Max =  2 (GRCs =  1) GRCs =     1 (0.00%)
Initial. Both Dirs: Overflow =  7388 Max = 13 GRCs =  4565 (3.18%)
Initial. H routing: Overflow =  7238 Max = 13 (GRCs =  2) GRCs =  4293 (5.98%)
Initial. V routing: Overflow =   149 Max =  4 (GRCs =  3) GRCs =   272 (0.38%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =  7231 Max = 13 (GRCs =  2) GRCs =  4286 (5.97%)
Initial. M3         Overflow =   149 Max =  4 (GRCs =  3) GRCs =   272 (0.38%)
Initial. M4         Overflow =     7 Max =  1 (GRCs =  7) GRCs =     7 (0.01%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 471141.89
Initial. Layer M1 wire length = 1217.90
Initial. Layer M2 wire length = 137990.23
Initial. Layer M3 wire length = 223055.53
Initial. Layer M4 wire length = 88376.19
Initial. Layer M5 wire length = 17246.90
Initial. Layer M6 wire length = 2190.56
Initial. Layer M7 wire length = 696.65
Initial. Layer M8 wire length = 367.91
Initial. Total Number of Contacts = 220818
Initial. Via VIA12 count = 106632
Initial. Via VIA23 count = 98520
Initial. Via VIA34 count = 14535
Initial. Via VIA45 count = 833
Initial. Via VIA56 count = 193
Initial. Via VIA67 count = 69
Initial. Via VIA78 count = 36
Initial. completed.

Start GR phase 1
Mon Apr 28 18:04:02 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
[rtAllParts] Elapsed real time: 0:00:02 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:02 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  220  Alloctr  221  Proc 4188 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =  2952 Max = 11 GRCs =  1729 (1.20%)
phase1. H routing: Overflow =  2952 Max = 11 (GRCs =  1) GRCs =  1729 (2.41%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =  2952 Max = 11 (GRCs =  1) GRCs =  1729 (2.41%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 471808.07
phase1. Layer M1 wire length = 1217.90
phase1. Layer M2 wire length = 135008.16
phase1. Layer M3 wire length = 221011.88
phase1. Layer M4 wire length = 91304.00
phase1. Layer M5 wire length = 19079.11
phase1. Layer M6 wire length = 2933.54
phase1. Layer M7 wire length = 875.97
phase1. Layer M8 wire length = 377.51
phase1. Total Number of Contacts = 221249
phase1. Via VIA12 count = 106618
phase1. Via VIA23 count = 97949
phase1. Via VIA34 count = 15128
phase1. Via VIA45 count = 1137
phase1. Via VIA56 count = 299
phase1. Via VIA67 count = 80
phase1. Via VIA78 count = 38
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:12 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Whole Chip Routing] Stage (MB): Used  160  Alloctr  161  Proc   96 
[End of Whole Chip Routing] Total (MB): Used  220  Alloctr  221  Proc 4188 

Congestion utilization per direction:
Average vertical track utilization   = 12.19 %
Peak    vertical track utilization   = 90.00 %
Average horizontal track utilization = 15.20 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:12 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Global Routing] Stage (MB): Used  153  Alloctr  153  Proc   96 
[End of Global Routing] Total (MB): Used  212  Alloctr  213  Proc 4188 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -73  Alloctr  -73  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4188 
Using per-layer congestion maps for congestion reduction.
Information: 0.06% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.59% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 1.8% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.617 to 0.618. (PLACE-030)
Information: The RC mode used is VR for design 'jpeg_encoder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34856, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34856, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario WC timingCorner WC.  Using corner WC for worst leakage corner. (OPT-078)
new default layer same as orig default layer
Information: Nominal = 0.0493495  Design MT = inf  Target = 0.2286046  MaxRC = 0.129338 Fast Target = 0.082083 (OPT-081)
Information: Using default layer M4 (Previous) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             high                
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Information: Activity propagation will be performed for scenario WC.
Information: Doing activity propagation for mode 'WC' and corner 'WC' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario WC (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp estimated wire length 
5.37036% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 2.61603e+08
Total net wire length: 4.87123e+09
****** eLpp weights (with caps) (no lengths)
Number of nets: 34856, of which 34727 non-clock nets
Number of nets with 0 toggle rate: 4403 (12.632%)
Max toggle rate = 1, average toggle rate = 0.041097
Max non-clock toggle rate = 0.253601
eLpp weight range = (0, 12.0171)
*** 5 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 34856
Amt power = 0.1
Non-default weight range: (0.9, 6.10171)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0           1   0.0410966   0.0626886     13.2088
      Power Weights            0     12.0171    0.493861    0.753333     13.2088
      Final Weights          0.9     6.10171     0.96419    0.314306     16.1609
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=WC
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 451387
Information: Coarse placer active wire length estimate = 37284.4
Information: Coarse placer weighted wire length estimate = 561853
Information: Extraction observers are detached as design net change threshold is reached.
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.880672 ohm/um, via_r = 1.388100 ohm/cut, c = 0.141981 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.875831 ohm/um, via_r = 1.482197 ohm/cut, c = 0.141844 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'jpeg_encoder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34856, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34856, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
INFO: creating 54(r) x 54(c) GridCells YDim 9 XDim 9
INFO: number of GridCells (jpeg_encoder): 2916
INFO: creating 54(r) x 54(c) GridCells YDim 9 XDim 9
INFO: number of GridCells (jpeg_encoder): 2916
Total 0.7200 seconds to load 32376 cell instances into cellmap, 32376 cells are off site row
Moveable cells: 32376; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2521, cell height 1.8000, cell area 4.0537 for total 32376 placed and application fixed cells
Warning: Skipping pin U12121/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin U12120/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin U12119/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin U12118/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin U12117/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin U12116/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin U12115/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin U12114/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin U12113/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin U12112/VDD. Reason - Power/Ground pin. (OPT-069)
Note - message 'OPT-069' limit (10) exceeded. Remainder will be suppressed.
INFO: total number of constant pins: 60
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 60
Completed Timing-driven placement, Elapsed time =   0: 1:15 
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Warning: Disabling clock gate latency aware placement because trial clock tree construction was enabled. (PLACE-080)
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 32391 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4188 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Cell U5073 is placed overlapping with other cells at {{108.000 60.400} {108.600 62.200}}. (ZRT-763)
Warning: Cell mult_x_61_U201 is placed overlapping with other cells at {{225.200 49.600} {226.600 51.400}}. (ZRT-763)
Warning: Cell DP_OP_638J1_181_5377_U76 is placed overlapping with other cells at {{250.200 35.200} {251.400 37.000}}. (ZRT-763)
Warning: Cell DP_OP_618J1_161_5377_U54 is placed overlapping with other cells at {{53.200 101.800} {54.000 103.600}}. (ZRT-763)
Warning: Cell DP_OP_596J1_139_5377_U14 is placed overlapping with other cells at {{104.400 96.400} {105.200 98.200}}. (ZRT-763)
Warning: Cell DP_OP_623J1_166_5377_U48 is placed overlapping with other cells at {{273.000 130.600} {274.200 132.400}}. (ZRT-763)
Warning: Cell DP_OP_621J1_164_5377_U37 is placed overlapping with other cells at {{346.000 101.800} {346.800 103.600}}. (ZRT-763)
Warning: Cell mult_x_24_U188 is placed overlapping with other cells at {{421.400 87.400} {422.800 89.200}}. (ZRT-763)
Warning: Cell mult_x_42_U10 is placed overlapping with other cells at {{80.000 170.200} {80.800 172.000}}. (ZRT-763)
Warning: Cell mult_x_25_U58 is placed overlapping with other cells at {{227.800 184.600} {228.600 186.400}}. (ZRT-763)
Warning: Cell DP_OP_623J1_166_5377_U62 is placed overlapping with other cells at {{265.200 166.600} {266.400 168.400}}. (ZRT-763)
Warning: Cell mult_x_30_U35 is placed overlapping with other cells at {{355.400 168.400} {356.200 170.200}}. (ZRT-763)
Warning: Cell ctmTdsLR_2_7502 is placed overlapping with other cells at {{410.400 199.000} {412.000 200.800}}. (ZRT-763)
Warning: Cell mult_x_63_U27 is placed overlapping with other cells at {{36.400 247.600} {37.200 249.400}}. (ZRT-763)
Warning: Cell DP_OP_627J1_170_5377_U14 is placed overlapping with other cells at {{110.400 299.800} {111.200 301.600}}. (ZRT-763)
Warning: Cell U5704 is placed overlapping with other cells at {{203.000 276.400} {203.800 278.200}}. (ZRT-763)
Warning: Cell mult_x_18_U77 is placed overlapping with other cells at {{260.000 242.200} {260.800 244.000}}. (ZRT-763)
Warning: Cell mult_x_20_U66 is placed overlapping with other cells at {{366.400 301.600} {367.600 303.400}}. (ZRT-763)
Warning: Cell DP_OP_586J1_129_5377_U110 is placed overlapping with other cells at {{408.800 289.000} {409.600 290.800}}. (ZRT-763)
Warning: Cell mult_x_65_U10 is placed overlapping with other cells at {{123.400 341.200} {124.200 343.000}}. (ZRT-763)
Warning: Cell mult_x_20_U143 is placed overlapping with other cells at {{336.600 325.000} {338.000 326.800}}. (ZRT-763)
Warning: Cell mult_x_51_U60 is placed overlapping with other cells at {{84.000 411.400} {85.200 413.200}}. (ZRT-763)
Warning: Cell U7796 is placed overlapping with other cells at {{270.800 413.200} {271.600 415.000}}. (ZRT-763)
Warning: Cell DP_OP_248_230_3768_U11 is placed overlapping with other cells at {{378.000 445.600} {378.800 447.400}}. (ZRT-763)
Warning: Cell DP_OP_247_229_1727_U57 is placed overlapping with other cells at {{402.600 416.800} {403.400 418.600}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   52  Alloctr   52  Proc    0 
[End of Read DB] Total (MB): Used   59  Alloctr   60  Proc 4188 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,481.60um,480.80um)
Number of routing layers = 8
layer M1, dir Ver, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M8, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   61  Alloctr   62  Proc 4188 
Net statistics:
Total number of nets     = 34876
Number of nets to route  = 34746
Number of single or zero port nets = 3
Number of nets with min-layer-mode soft = 14
Number of nets with min-layer-mode soft-cost-low = 14
127 nets are fully connected,
 of which 127 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Build All Nets] Total (MB): Used   88  Alloctr   89  Proc 4188 
Net length statistics: 
Net Count(Ignore Fully Rted) 34746, Total Half Perimeter Wire Length (HPWL) 425289 microns
HPWL   0 ~   50 microns: Net Count    33551     Total HPWL       276660 microns
HPWL  50 ~  100 microns: Net Count      680     Total HPWL        46262 microns
HPWL 100 ~  200 microns: Net Count      340     Total HPWL        48825 microns
HPWL 200 ~  300 microns: Net Count       98     Total HPWL        23445 microns
HPWL 300 ~  400 microns: Net Count       53     Total HPWL        18349 microns
HPWL 400 ~  500 microns: Net Count       16     Total HPWL         7187 microns
HPWL 500 ~  600 microns: Net Count        6     Total HPWL         3249 microns
HPWL 600 ~  700 microns: Net Count        2     Total HPWL         1311 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Average gCell capacity  0.75     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  8.97     on layer (4)    M4
Average gCell capacity  8.98     on layer (5)    M5
Average gCell capacity  8.97     on layer (6)    M6
Average gCell capacity  2.24     on layer (7)    M7
Average gCell capacity  2.24     on layer (8)    M8
Average number of tracks per gCell 8.99  on layer (1)    M1
Average number of tracks per gCell 8.97  on layer (2)    M2
Average number of tracks per gCell 8.99  on layer (3)    M3
Average number of tracks per gCell 8.97  on layer (4)    M4
Average number of tracks per gCell 8.99  on layer (5)    M5
Average number of tracks per gCell 8.97  on layer (6)    M6
Average number of tracks per gCell 2.25  on layer (7)    M7
Average number of tracks per gCell 2.25  on layer (8)    M8
Number of gCells = 574592
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Congestion Map] Total (MB): Used   96  Alloctr   97  Proc 4188 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   96  Alloctr   97  Proc 4188 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   37  Alloctr   37  Proc    0 
[End of Build Data] Total (MB): Used   96  Alloctr   97  Proc 4188 
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  200  Alloctr  201  Proc 4188 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (787 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
[rtAllBotParts] Elapsed real time: 0:00:04 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used   19  Alloctr   19  Proc    0 
[End of Initial Routing] Total (MB): Used  219  Alloctr  221  Proc 4188 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max =  1 GRCs =     1 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. Both Dirs: Overflow =  4689 Max = 10 GRCs =  3810 (2.65%)
Initial. H routing: Overflow =  4576 Max = 10 (GRCs =  1) GRCs =  3578 (4.98%)
Initial. V routing: Overflow =   112 Max =  3 (GRCs =  6) GRCs =   232 (0.32%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =  4568 Max = 10 (GRCs =  1) GRCs =  3570 (4.97%)
Initial. M3         Overflow =   112 Max =  3 (GRCs =  6) GRCs =   232 (0.32%)
Initial. M4         Overflow =     8 Max =  1 (GRCs =  8) GRCs =     8 (0.01%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 425315.47
Initial. Layer M1 wire length = 58.34
Initial. Layer M2 wire length = 124174.55
Initial. Layer M3 wire length = 210779.88
Initial. Layer M4 wire length = 71764.14
Initial. Layer M5 wire length = 16119.53
Initial. Layer M6 wire length = 1709.82
Initial. Layer M7 wire length = 421.82
Initial. Layer M8 wire length = 287.40
Initial. Total Number of Contacts = 218328
Initial. Via VIA12 count = 108661
Initial. Via VIA23 count = 96609
Initial. Via VIA34 count = 11933
Initial. Via VIA45 count = 857
Initial. Via VIA56 count = 175
Initial. Via VIA67 count = 65
Initial. Via VIA78 count = 28
Initial. completed.

Start GR phase 1
Mon Apr 28 18:05:17 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:02 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  220  Alloctr  221  Proc 4188 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =  1201 Max = 7 GRCs =  1006 (0.70%)
phase1. H routing: Overflow =  1201 Max = 7 (GRCs =  1) GRCs =  1006 (1.40%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =  1201 Max = 7 (GRCs =  1) GRCs =  1006 (1.40%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 425784.68
phase1. Layer M1 wire length = 58.34
phase1. Layer M2 wire length = 121672.60
phase1. Layer M3 wire length = 208685.43
phase1. Layer M4 wire length = 74243.87
phase1. Layer M5 wire length = 17911.48
phase1. Layer M6 wire length = 2365.90
phase1. Layer M7 wire length = 559.67
phase1. Layer M8 wire length = 287.40
phase1. Total Number of Contacts = 219071
phase1. Via VIA12 count = 108658
phase1. Via VIA23 count = 96224
phase1. Via VIA34 count = 12663
phase1. Via VIA45 count = 1142
phase1. Via VIA56 count = 281
phase1. Via VIA67 count = 75
phase1. Via VIA78 count = 28
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:11 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:12
[End of Whole Chip Routing] Stage (MB): Used  160  Alloctr  161  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  220  Alloctr  221  Proc 4188 

Congestion utilization per direction:
Average vertical track utilization   = 11.55 %
Peak    vertical track utilization   = 90.00 %
Average horizontal track utilization = 14.42 %
Peak    horizontal track utilization = 82.76 %

[End of Global Routing] Elapsed real time: 0:00:11 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:12
[End of Global Routing] Stage (MB): Used  153  Alloctr  153  Proc    0 
[End of Global Routing] Total (MB): Used  212  Alloctr  214  Proc 4188 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -73  Alloctr  -73  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4188 
Using per-layer congestion maps for congestion reduction.
Information: 0.03% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.63% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 2.3% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.617 to 0.618. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario WC timingCorner WC.  Using corner WC for worst leakage corner. (OPT-078)
new default layer same as orig default layer
Information: Nominal = 0.0493495  Design MT = inf  Target = 0.2286046  MaxRC = 0.129338 Fast Target = 0.082083 (OPT-081)
Information: Using default layer M4 (Previous) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             high                
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Information: Activity propagation will be performed for scenario WC.
Information: Doing activity propagation for mode 'WC' and corner 'WC' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario WC (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: The RC mode used is VR for design 'jpeg_encoder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34871, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34871, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****** eLpp estimated wire length 
4.9456% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 2.17192e+08
Total net wire length: 4.39162e+09
****** eLpp weights (with caps) (no lengths)
Number of nets: 34871, of which 34742 non-clock nets
Number of nets with 0 toggle rate: 4418 (12.6696%)
Max toggle rate = 1, average toggle rate = 0.0410793
Max non-clock toggle rate = 0.253601
eLpp weight range = (0, 12.4634)
*** 5 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 34871
Amt power = 0.1
Non-default weight range: (0.9, 6.14634)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0           1    0.041079    0.062681     13.2087
      Power Weights            0     12.4634    0.511983    0.781217     13.2087
      Final Weights          0.9     6.14634    0.965996    0.316928     16.1535
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=WC
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 468970
Information: Coarse placer active wire length estimate = 37783.6
Information: Coarse placer weighted wire length estimate = 579069
Information: Extraction observers are detached as design net change threshold is reached.
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.880672 ohm/um, via_r = 1.388100 ohm/cut, c = 0.141981 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.875831 ohm/um, via_r = 1.482197 ohm/cut, c = 0.141844 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'jpeg_encoder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34871, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34871, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0
Completed Timing-driven placement, Elapsed time =   0: 0:55 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 54(r) x 54(c) GridCells YDim 9 XDim 9
INFO: number of GridCells (jpeg_encoder): 2916
INFO: creating 54(r) x 54(c) GridCells YDim 9 XDim 9
INFO: number of GridCells (jpeg_encoder): 2916
Total 0.7100 seconds to load 32391 cell instances into cellmap, 32391 cells are off site row
Moveable cells: 32391; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2513, cell height 1.8000, cell area 4.0523 for total 32391 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 257 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design jpeg_encoder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 201 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      212705        32391        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32391
number of references:               201
number of site rows:                256
number of locations attempted:   762645
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       32391 (364610 total sites)
avg row height over cells:        1.800 um
rms cell displacement:            0.531 um ( 0.30 row height)
rms weighted cell displacement:   0.531 um ( 0.30 row height)
max cell displacement:            2.678 um ( 1.49 row height)
avg cell displacement:            0.466 um ( 0.26 row height)
avg weighted cell displacement:   0.466 um ( 0.26 row height)
number of cells moved:            32391
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U7389 (CKND1)
  Input location: (87.3819,154.922)
  Legal location: (87.4,157.6)
  Displacement:   2.678 um ( 1.49 row height)
Cell: ctmTdsLR_3_5599 (NR2XD0)
  Input location: (139.513,307.97)
  Legal location: (139.6,310.6)
  Displacement:   2.631 um ( 1.46 row height)
Cell: U7300 (CKND1)
  Input location: (230.848,314.97)
  Legal location: (230.8,312.4)
  Displacement:   2.571 um ( 1.43 row height)
Cell: U7320 (CKND1)
  Input location: (323.694,89.966)
  Legal location: (323.6,87.4)
  Displacement:   2.568 um ( 1.43 row height)
Cell: U7291 (CKND1)
  Input location: (275.94,35.9553)
  Legal location: (276,33.4)
  Displacement:   2.556 um ( 1.42 row height)
Cell: U7327 (CKND1)
  Input location: (262.846,282.529)
  Legal location: (262.8,280)
  Displacement:   2.530 um ( 1.41 row height)
Cell: U7408 (CKND1)
  Input location: (239.169,379.719)
  Legal location: (239.2,377.2)
  Displacement:   2.519 um ( 1.40 row height)
Cell: U7337 (CKND1)
  Input location: (365.504,282.919)
  Legal location: (365.6,285.4)
  Displacement:   2.483 um ( 1.38 row height)
Cell: U7449 (CKND1)
  Input location: (211.974,86.2764)
  Legal location: (212,83.8)
  Displacement:   2.477 um ( 1.38 row height)
Cell: U7298 (CKND1)
  Input location: (116.597,106.013)
  Legal location: (116.6,103.6)
  Displacement:   2.413 um ( 1.34 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 4 
Moved 32391 out of 32391 cells, ratio = 1.000000
Total displacement = 17833.076172(um)
Max displacement = 2.716700(um), ctmTdsLR_3_5599 (139.513000, 309.770294, 4) => (139.600006, 310.600006, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.16(um)
  0 ~  20% cells displacement <=      0.26(um)
  0 ~  30% cells displacement <=      0.36(um)
  0 ~  40% cells displacement <=      0.45(um)
  0 ~  50% cells displacement <=      0.54(um)
  0 ~  60% cells displacement <=      0.64(um)
  0 ~  70% cells displacement <=      0.73(um)
  0 ~  80% cells displacement <=      0.82(um)
  0 ~  90% cells displacement <=      0.92(um)
  0 ~ 100% cells displacement <=      2.72(um)
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.880672 ohm/um, via_r = 1.388100 ohm/cut, c = 0.141981 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.875831 ohm/um, via_r = 1.482197 ohm/cut, c = 0.141844 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'jpeg_encoder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34871, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34871, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending   place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-04-28 18:06:10 / Session:  00:17:53 / Command:  00:17:25 / CPU:  00:17:31 / Memory: 1082 MB (FLW-8100)

Information: Starting place_opt / final_place / Trial CTS (2) (FLW-8000)
Information: Time: 2025-04-28 18:06:10 / Session:  00:17:54 / Command:  00:17:26 / CPU:  00:17:32 / Memory: 1082 MB (FLW-8100)
Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0     131259.59  1166759.75       32391              0.30      1081
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
remove buffers/inverters in clock clk:
  15 buffer(s) and 113 inverter(s) have been removed

A total of 15 buffer(s) and 113 inverter(s) have been removed.
Remove clock trees finished successfully

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   WC   (Mode: WC; Corner: WC)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = false
   cts.optimize.enable_global_route = false
   cts.optimize.enable_local_skew = false

Buffer/Inverter reference list for clock tree synthesis:
   tsmc65/BUFFD0
   tsmc65/BUFFD1
   tsmc65/BUFFD2
   tsmc65/BUFFD3
   tsmc65/BUFFD4
   tsmc65/BUFFD6
   tsmc65/BUFFD8
   tsmc65/BUFFD12
   tsmc65/BUFFD16
   tsmc65/CKBD0
   tsmc65/CKBD1
   tsmc65/CKBD2
   tsmc65/CKBD3
   tsmc65/CKBD4
   tsmc65/CKBD6
   tsmc65/CKBD8
   tsmc65/CKBD12
   tsmc65/CKBD16
   tsmc65/CKND0
   tsmc65/CKND1
   tsmc65/CKND2
   tsmc65/CKND3
   tsmc65/CKND4
   tsmc65/CKND6
   tsmc65/CKND8
   tsmc65/CKND12
   tsmc65/CKND16
   tsmc65/INVD0
   tsmc65/INVD1
   tsmc65/INVD2
   tsmc65/INVD3
   tsmc65/INVD4
   tsmc65/INVD6
   tsmc65/INVD8
   tsmc65/INVD12
   tsmc65/INVD16

ICG reference list:
   tsmc65/CKLHQD1
   tsmc65/CKLHQD2
   tsmc65/CKLHQD3
   tsmc65/CKLHQD4
   tsmc65/CKLHQD6
   tsmc65/CKLHQD8
   tsmc65/CKLHQD12
   tsmc65/CKLHQD16
   tsmc65/CKLNQD1
   tsmc65/CKLNQD2
   tsmc65/CKLNQD3
   tsmc65/CKLNQD4
   tsmc65/CKLNQD6
   tsmc65/CKLNQD8
   tsmc65/CKLNQD12
   tsmc65/CKLNQD16

Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 1.47 sec, cpu time is 0 hr : 0 min : 1.47 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 257 total shapes.
Cached 0 vias out of 0 total vias.
Total 0.3200 seconds to build cellmap data
INFO: creating 54(r) x 54(c) GridCells YDim 9 XDim 9
INFO: number of GridCells (jpeg_encoder): 2916
INFO: creating 54(r) x 54(c) GridCells YDim 9 XDim 9
INFO: number of GridCells (jpeg_encoder): 2916
Total 1.1400 seconds to load 32263 cell instances into cellmap
Moveable cells: 32263; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2488, cell height 1.8000, cell area 4.0479 for total 32263 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 5067 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 1.67 sec, cpu time is 0 hr : 0 min : 1.67 sec. (CTS-104)
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34743, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner WC.  Using corner WC for worst leakage corner. Using corner WC for worst dynamic corner. (OPT-078)
new default layer same as orig default layer
Information: Nominal = 0.0493495  Design MT = 0.475000  Target = 0.2302135  MaxRC = 0.130439 Fast Target = 0.082507 (OPT-081)
Information: Using default layer M4 (Previous) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
Using layer M4 for buffering distances in roi (originally M4)
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     clk (WC)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 5067
 Number of Gates = 0
 Number of Loads = 5067
 Loads with existing phase delay = 512
    1. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mult_res_reg_17_/CP
    2. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mult_res_reg_18_/CP
    3. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_result_reg_18_/CP
    4. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_result_reg_17_/CP
    5. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_mult_res_reg_16_/CP
    6. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_mult_res_reg_16_/CP
    7. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_mult_res_reg_17_/CP
    8. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_mult_res_reg_18_/CP
    9. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_result_reg_18_/CP
   10. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_result_reg_19_/CP
   11. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_0_macu_result_reg_18_/CP
   12. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_0_macu_result_reg_19_/CP
   13. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_0_macu_mult_res_reg_17_/CP
   14. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_mult_res_reg_16_/CP
   15. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_mult_res_reg_17_/CP
   16. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_mult_res_reg_17_/CP
   17. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_mult_res_reg_18_/CP
   18. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_macu_mult_res_reg_17_/CP
   19. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_macu_mult_res_reg_18_/CP
   20. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_6_macu_result_reg_19_/CP
   21. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_6_macu_result_reg_20_/CP
   22. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_6_macu_mult_res_reg_17_/CP
   23. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_6_macu_mult_res_reg_18_/CP
   24. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_result_reg_17_/CP
   25. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_mult_res_reg_16_/CP
   26. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_result_reg_16_/CP
   27. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_result_reg_17_/CP
   28. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_result_reg_18_/CP
   29. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_result_reg_19_/CP
   30. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_mult_res_reg_16_/CP
   31. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_result_reg_19_/CP
   32. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_mult_res_reg_16_/CP
   33. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_mult_res_reg_17_/CP
   34. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_result_reg_17_/CP
   35. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_mult_res_reg_18_/CP
   36. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_result_reg_16_/CP
   37. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_result_reg_17_/CP
   38. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_mult_res_reg_15_/CP
   39. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_mult_res_reg_16_/CP
   40. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_mult_res_reg_17_/CP
   41. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_0_macu_result_reg_18_/CP
   42. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_1_macu_result_reg_19_/CP
   43. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_1_macu_result_reg_21_/CP
   44. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_1_macu_mult_res_reg_17_/CP
   45. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_2_macu_mult_res_reg_16_/CP
   46. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_2_macu_mult_res_reg_17_/CP
   47. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_result_reg_16_/CP
   48. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_result_reg_17_/CP
   49. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_mult_res_reg_16_/CP
   50. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_4_macu_result_reg_18_/CP
   51. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_4_macu_result_reg_19_/CP
   52. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_4_macu_result_reg_20_/CP
   53. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_4_macu_mult_res_reg_17_/CP
   54. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_mult_res_reg_15_/CP
   55. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_mult_res_reg_17_/CP
   56. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_result_reg_18_/CP
   57. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_result_reg_19_/CP
   58. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_result_reg_20_/CP
   59. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_mult_res_reg_16_/CP
   60. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_1_macu_result_reg_18_/CP
   61. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_1_macu_mult_res_reg_16_/CP
   62. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_1_macu_mult_res_reg_17_/CP
   63. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_result_reg_16_/CP
   64. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_mult_res_reg_17_/CP
   65. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_3_macu_result_reg_18_/CP
   66. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_3_macu_result_reg_20_/CP
   67. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_3_macu_mult_res_reg_18_/CP
   68. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_result_reg_16_/CP
   69. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_result_reg_17_/CP
   70. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_mult_res_reg_15_/CP
   71. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_mult_res_reg_16_/CP
   72. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_mult_res_reg_16_/CP
   73. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_0_macu_mult_res_reg_18_/CP
   74. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_result_reg_17_/CP
   75. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_mult_res_reg_15_/CP
   76. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_mult_res_reg_16_/CP
   77. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_2_macu_result_reg_18_/CP
   78. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_2_macu_mult_res_reg_16_/CP
   79. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_result_reg_16_/CP
   80. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_result_reg_17_/CP
   81. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_mult_res_reg_15_/CP
   82. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_0_macu_mult_res_reg_17_/CP
   83. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_0_macu_mult_res_reg_18_/CP
   84. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_1_macu_mult_res_reg_18_/CP
   85. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_mult_res_reg_17_/CP
   86. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_result_reg_18_/CP
   87. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_result_reg_19_/CP
   88. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_mult_res_reg_15_/CP
   89. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_mult_res_reg_16_/CP
   90. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_result_reg_16_/CP
   91. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_result_reg_17_/CP
   92. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_result_reg_18_/CP
   93. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_result_reg_20_/CP
   94. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_mult_res_reg_17_/CP
   95. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_result_reg_17_/CP
   96. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_result_reg_16_/CP
   97. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_result_reg_20_/CP
   98. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_result_reg_19_/CP
   99. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mult_res_reg_14_/CP
  100. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mult_res_reg_15_/CP
  101. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mult_res_reg_16_/CP
  102. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : qnr_divider_divider_s_pipe_reg_2__21_/CP
  103. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : qnr_divider_divider_s_pipe_reg_2__22_/CP
  104. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : qnr_divider_divider_s_pipe_reg_12__24_/CP
  105. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_coef_reg_28_/CP
  106. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_result_reg_18_/CP
  107. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_result_reg_19_/CP
  108. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_result_reg_20_/CP
  109. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_result_reg_18_/CP
  110. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_result_reg_19_/CP
  111. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_result_reg_20_/CP
  112. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_result_reg_21_/CP
  113. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_mult_res_reg_16_/CP
  114. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_mult_res_reg_16_/CP
  115. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_0_macu_result_reg_20_/CP
  116. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_0_macu_mult_res_reg_18_/CP
  117. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_result_reg_18_/CP
  118. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_result_reg_19_/CP
  119. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_result_reg_20_/CP
  120. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_mult_res_reg_18_/CP
  121. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_result_reg_18_/CP
  122. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_5_macu_mult_res_reg_16_/CP
  123. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_6_macu_result_reg_21_/CP
  124. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_mult_res_reg_17_/CP
  125. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_mult_res_reg_18_/CP
  126. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_1_macu_result_reg_18_/CP
  127. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_1_macu_result_reg_19_/CP
  128. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_1_macu_mult_res_reg_17_/CP
  129. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_result_reg_20_/CP
  130. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_result_reg_21_/CP
  131. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_mult_res_reg_18_/CP
  132. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_mult_res_reg_16_/CP
  133. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_result_reg_18_/CP
  134. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_result_reg_16_/CP
  135. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_result_reg_17_/CP
  136. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_result_reg_18_/CP
  137. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_result_reg_19_/CP
  138. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_mult_res_reg_18_/CP
  139. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_0_macu_result_reg_19_/CP
  140. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_0_macu_result_reg_20_/CP
  141. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_1_macu_mult_res_reg_18_/CP
  142. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_result_reg_18_/CP
  143. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_4_macu_mult_res_reg_18_/CP
  144. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_result_reg_16_/CP
  145. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_result_reg_17_/CP
  146. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_mult_res_reg_15_/CP
  147. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_mult_res_reg_16_/CP
  148. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_result_reg_21_/CP
  149. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_mult_res_reg_17_/CP
  150. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_mult_res_reg_18_/CP
  151. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_1_macu_mult_res_reg_18_/CP
  152. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_result_reg_17_/CP
  153. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_mult_res_reg_18_/CP
  154. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_3_macu_result_reg_19_/CP
  155. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_mult_res_reg_16_/CP
  156. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_result_reg_16_/CP
  157. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_result_reg_17_/CP
  158. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_result_reg_20_/CP
  159. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_result_reg_18_/CP
  160. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_result_reg_16_/CP
  161. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_result_reg_17_/CP
  162. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_0_macu_result_reg_18_/CP
  163. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_result_reg_18_/CP
  164. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_result_reg_19_/CP
  165. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_result_reg_20_/CP
  166. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_2_macu_result_reg_19_/CP
  167. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_2_macu_result_reg_20_/CP
  168. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_2_macu_result_reg_21_/CP
  169. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_2_macu_mult_res_reg_17_/CP
  170. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_result_reg_17_/CP
  171. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_result_reg_18_/CP
  172. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_result_reg_19_/CP
  173. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_mult_res_reg_16_/CP
  174. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_result_reg_18_/CP
  175. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_result_reg_19_/CP
  176. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_result_reg_20_/CP
  177. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_mult_res_reg_16_/CP
  178. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_mult_res_reg_17_/CP
  179. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_result_reg_18_/CP
  180. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_result_reg_19_/CP
  181. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_macu_result_reg_18_/CP
  182. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_macu_result_reg_19_/CP
  183. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_macu_result_reg_20_/CP
  184. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_macu_mult_res_reg_16_/CP
  185. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_0_macu_result_reg_19_/CP
  186. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_1_macu_result_reg_18_/CP
  187. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_1_macu_result_reg_19_/CP
  188. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_1_macu_result_reg_20_/CP
  189. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_result_reg_18_/CP
  190. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_result_reg_18_/CP
  191. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_result_reg_19_/CP
  192. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_mult_res_reg_16_/CP
  193. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_mult_res_reg_17_/CP
  194. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_mult_res_reg_18_/CP
  195. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_result_reg_16_/CP
  196. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_result_reg_17_/CP
  197. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_result_reg_18_/CP
  198. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_result_reg_19_/CP
  199. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_5_macu_result_reg_18_/CP
  200. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_5_macu_result_reg_19_/CP
  201. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_5_macu_mult_res_reg_16_/CP
  202. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_result_reg_20_/CP
  203. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_result_reg_21_/CP
  204. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_mult_res_reg_18_/CP
  205. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_result_reg_18_/CP
  206. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_result_reg_20_/CP
  207. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_mult_res_reg_16_/CP
  208. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_mult_res_reg_18_/CP
  209. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_mult_res_reg_17_/CP
  210. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_result_reg_17_/CP
  211. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_result_reg_20_/CP
  212. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_3_macu_result_reg_18_/CP
  213. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_3_macu_result_reg_19_/CP
  214. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_3_macu_result_reg_20_/CP
  215. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_3_macu_result_reg_21_/CP
  216. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_3_macu_mult_res_reg_16_/CP
  217. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_3_macu_mult_res_reg_17_/CP
  218. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_3_macu_mult_res_reg_18_/CP
  219. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_result_reg_16_/CP
  220. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_result_reg_17_/CP
  221. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_result_reg_18_/CP
  222. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_result_reg_19_/CP
  223. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_result_reg_18_/CP
  224. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_result_reg_19_/CP
  225. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_mult_res_reg_16_/CP
  226. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_mult_res_reg_17_/CP
  227. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_result_reg_17_/CP
  228. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : qnr_divider_divider_s_pipe_reg_2__20_/CP
  229. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : qnr_divider_divider_s_pipe_reg_2__24_/CP
  230. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : qnr_divider_divider_s_pipe_reg_3__20_/CP
  231. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : qnr_divider_divider_s_pipe_reg_3__21_/CP
  232. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : qnr_divider_divider_s_pipe_reg_4__20_/CP
  233. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_result_reg_21_/CP
  234. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_mult_res_reg_17_/CP
  235. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_mult_res_reg_18_/CP
  236. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_result_reg_19_/CP
  237. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_result_reg_20_/CP
  238. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_mult_res_reg_16_/CP
  239. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_result_reg_18_/CP
  240. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_result_reg_19_/CP
  241. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_result_reg_20_/CP
  242. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_mult_res_reg_17_/CP
  243. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_mult_res_reg_18_/CP
  244. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_result_reg_18_/CP
  245. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_result_reg_19_/CP
  246. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_result_reg_20_/CP
  247. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_mult_res_reg_17_/CP
  248. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_result_reg_18_/CP
  249. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_result_reg_19_/CP
  250. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_result_reg_20_/CP
  251. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_result_reg_18_/CP
  252. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_result_reg_19_/CP
  253. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_result_reg_20_/CP
  254. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_result_reg_21_/CP
  255. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_mult_res_reg_17_/CP
  256. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_result_reg_20_/CP
  257. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_mult_res_reg_17_/CP
  258. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_mult_res_reg_18_/CP
  259. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_0_macu_result_reg_21_/CP
  260. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_result_reg_21_/CP
  261. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_result_reg_19_/CP
  262. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_result_reg_20_/CP
  263. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_macu_result_reg_18_/CP
  264. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_macu_result_reg_19_/CP
  265. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_result_reg_19_/CP
  266. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_result_reg_20_/CP
  267. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_mult_res_reg_17_/CP
  268. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_5_macu_result_reg_19_/CP
  269. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_5_macu_mult_res_reg_17_/CP
  270. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_5_macu_mult_res_reg_18_/CP
  271. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_result_reg_18_/CP
  272. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_result_reg_19_/CP
  273. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_result_reg_20_/CP
  274. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_result_reg_21_/CP
  275. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_mult_res_reg_18_/CP
  276. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_result_reg_20_/CP
  277. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_result_reg_21_/CP
  278. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_1_macu_result_reg_20_/CP
  279. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_1_macu_result_reg_21_/CP
  280. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_1_macu_mult_res_reg_18_/CP
  281. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_result_reg_19_/CP
  282. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_result_reg_20_/CP
  283. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_result_reg_21_/CP
  284. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_mult_res_reg_17_/CP
  285. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_mult_res_reg_18_/CP
  286. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_result_reg_19_/CP
  287. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_result_reg_20_/CP
  288. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_result_reg_21_/CP
  289. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_mult_res_reg_15_/CP
  290. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_mult_res_reg_16_/CP
  291. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_result_reg_20_/CP
  292. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_result_reg_21_/CP
  293. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_result_reg_18_/CP
  294. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_result_reg_19_/CP
  295. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_7_macu_result_reg_18_/CP
  296. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_0_macu_result_reg_21_/CP
  297. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_0_macu_mult_res_reg_17_/CP
  298. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_0_macu_mult_res_reg_18_/CP
  299. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_2_macu_result_reg_19_/CP
  300. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_2_macu_result_reg_20_/CP
  301. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_2_macu_result_reg_21_/CP
  302. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_2_macu_mult_res_reg_18_/CP
  303. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_result_reg_19_/CP
  304. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_result_reg_20_/CP
  305. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_result_reg_21_/CP
  306. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_mult_res_reg_17_/CP
  307. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_mult_res_reg_18_/CP
  308. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_4_macu_result_reg_21_/CP
  309. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_result_reg_19_/CP
  310. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_result_reg_20_/CP
  311. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_result_reg_18_/CP
  312. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_result_reg_19_/CP
  313. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_result_reg_20_/CP
  314. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_1_macu_result_reg_19_/CP
  315. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_1_macu_result_reg_20_/CP
  316. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_result_reg_18_/CP
  317. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_result_reg_19_/CP
  318. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_result_reg_20_/CP
  319. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_3_macu_result_reg_21_/CP
  320. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_result_reg_18_/CP
  321. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_result_reg_21_/CP
  322. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_mult_res_reg_17_/CP
  323. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_mult_res_reg_18_/CP
  324. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_result_reg_19_/CP
  325. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_mult_res_reg_17_/CP
  326. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_result_reg_18_/CP
  327. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_result_reg_19_/CP
  328. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_result_reg_20_/CP
  329. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_mult_res_reg_17_/CP
  330. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_mult_res_reg_18_/CP
  331. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_0_macu_result_reg_19_/CP
  332. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_0_macu_result_reg_20_/CP
  333. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_result_reg_21_/CP
  334. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_mult_res_reg_17_/CP
  335. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_mult_res_reg_18_/CP
  336. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_2_macu_mult_res_reg_18_/CP
  337. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_result_reg_18_/CP
  338. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_result_reg_19_/CP
  339. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_result_reg_20_/CP
  340. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_mult_res_reg_17_/CP
  341. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_result_reg_16_/CP
  342. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_result_reg_20_/CP
  343. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_result_reg_21_/CP
  344. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_mult_res_reg_17_/CP
  345. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_mult_res_reg_18_/CP
  346. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_result_reg_21_/CP
  347. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_mult_res_reg_18_/CP
  348. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_result_reg_20_/CP
  349. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_result_reg_21_/CP
  350. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_mult_res_reg_15_/CP
  351. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_mult_res_reg_16_/CP
  352. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_mult_res_reg_17_/CP
  353. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_mult_res_reg_18_/CP
  354. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_macu_result_reg_21_/CP
  355. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_macu_mult_res_reg_17_/CP
  356. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_macu_mult_res_reg_18_/CP
  357. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_0_macu_result_reg_20_/CP
  358. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_1_macu_result_reg_21_/CP
  359. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_result_reg_19_/CP
  360. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_result_reg_20_/CP
  361. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_mult_res_reg_18_/CP
  362. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_result_reg_20_/CP
  363. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_mult_res_reg_17_/CP
  364. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_5_macu_result_reg_20_/CP
  365. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_5_macu_result_reg_21_/CP
  366. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_5_macu_mult_res_reg_17_/CP
  367. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_5_macu_mult_res_reg_18_/CP
  368. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_mult_res_reg_17_/CP
  369. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_mult_res_reg_17_/CP
  370. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_mult_res_reg_18_/CP
  371. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_result_reg_21_/CP
  372. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_result_reg_18_/CP
  373. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_result_reg_19_/CP
  374. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_result_reg_20_/CP
  375. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_result_reg_18_/CP
  376. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_result_reg_19_/CP
  377. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_result_reg_21_/CP
  378. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_mult_res_reg_15_/CP
  379. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_mult_res_reg_16_/CP
  380. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_result_reg_20_/CP
  381. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_mult_res_reg_17_/CP
  382. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_mult_res_reg_18_/CP
  383. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_result_reg_21_/CP
  384. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_mult_res_reg_18_/CP
  385. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_result_reg_16_/CP
  386. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_mult_res_reg_16_/CP
  387. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_mult_res_reg_17_/CP
  388. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_result_reg_15_/CP
  389. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mult_res_reg_17_/CP
  390. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mult_res_reg_18_/CP
  391. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : qnr_divider_divider_s_pipe_reg_4__21_/CP
  392. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_result_reg_21_/CP
  393. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_mult_res_reg_17_/CP
  394. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_mult_res_reg_18_/CP
  395. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_result_reg_21_/CP
  396. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_result_reg_21_/CP
  397. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_mult_res_reg_18_/CP
  398. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_result_reg_21_/CP
  399. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_mult_res_reg_18_/CP
  400. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_result_reg_21_/CP
  401. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_result_reg_21_/CP
  402. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_macu_result_reg_21_/CP
  403. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_result_reg_21_/CP
  404. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_mult_res_reg_18_/CP
  405. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_mult_res_reg_17_/CP
  406. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_mult_res_reg_17_/CP
  407. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_mult_res_reg_18_/CP
  408. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_result_reg_20_/CP
  409. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_result_reg_21_/CP
  410. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_7_macu_result_reg_19_/CP
  411. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_result_reg_16_/CP
  412. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_result_reg_17_/CP
  413. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_result_reg_18_/CP
  414. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_mult_res_reg_16_/CP
  415. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_result_reg_16_/CP
  416. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_result_reg_17_/CP
  417. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_result_reg_18_/CP
  418. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_result_reg_19_/CP
  419. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_mult_res_reg_17_/CP
  420. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_1_macu_result_reg_21_/CP
  421. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_result_reg_21_/CP
  422. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_result_reg_19_/CP
  423. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_mult_res_reg_17_/CP
  424. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_mult_res_reg_18_/CP
  425. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_result_reg_18_/CP
  426. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_result_reg_19_/CP
  427. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_result_reg_20_/CP
  428. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_mult_res_reg_18_/CP
  429. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_0_macu_result_reg_21_/CP
  430. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_result_reg_21_/CP
  431. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_mult_res_reg_18_/CP
  432. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_0_macu_result_reg_21_/CP
  433. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_result_reg_21_/CP
  434. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_result_reg_20_/CP
  435. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_result_reg_21_/CP
  436. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_result_reg_21_/CP
  437. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_mult_res_reg_18_/CP
  438. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_result_reg_19_/CP
  439. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_result_reg_21_/CP
  440. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_mult_res_reg_18_/CP
  441. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_result_reg_21_/CP
  442. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_result_reg_18_/CP
  443. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_result_reg_19_/CP
  444. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_result_reg_16_/CP
  445. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_result_reg_17_/CP
  446. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_result_reg_18_/CP
  447. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_result_reg_20_/CP
  448. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : qnr_divider_divider_s_pipe_reg_2__23_/CP
  449. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : qnr_divider_divider_s_pipe_reg_5__20_/CP
  450. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : qnr_divider_divider_s_pipe_reg_9__20_/CP
  451. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_5_macu_result_reg_20_/CP
  452. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_5_macu_result_reg_21_/CP
  453. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_7_macu_mult_res_reg_17_/CP
  454. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_result_reg_21_/CP
  455. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_mult_res_reg_17_/CP
  456. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_result_reg_20_/CP
  457. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_result_reg_21_/CP
  458. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_mult_res_reg_18_/CP
  459. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_result_reg_21_/CP
  460. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_result_reg_21_/CP
  461. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_result_reg_21_/CP
  462. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_mult_res_reg_17_/CP
  463. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_mult_res_reg_18_/CP
  464. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_result_reg_20_/CP
  465. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_result_reg_21_/CP
  466. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_mult_res_reg_18_/CP
  467. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_3__22_/CP
  468. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_7__21_/CP
  469. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_8__20_/CP
  470. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_8__21_/CP
  471. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_9__21_/CP
  472. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_10__20_/CP
  473. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_10__21_/CP
  474. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_10__22_/CP
  475. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_11__22_/CP
  476. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_7_macu_result_reg_20_/CP
  477. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_7_macu_result_reg_21_/CP
  478. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_7_macu_mult_res_reg_18_/CP
  479. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_mult_res_reg_18_/CP
  480. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_result_reg_21_/CP
  481. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_mult_res_reg_18_/CP
  482. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_result_reg_20_/CP
  483. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_result_reg_21_/CP
  484. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_result_reg_21_/CP
  485. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : qnr_divider_divider_s_pipe_reg_3__24_/CP
  486. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : qnr_divider_divider_s_pipe_reg_5__21_/CP
  487. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : qnr_divider_divider_s_pipe_reg_6__20_/CP
  488. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : qnr_divider_divider_s_pipe_reg_6__21_/CP
  489. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : qnr_divider_divider_s_pipe_reg_7__20_/CP
  490. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : qnr_divider_divider_s_pipe_reg_9__22_/CP
  491. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : qnr_divider_divider_s_pipe_reg_9__24_/CP
  492. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : qnr_divider_divider_s_pipe_reg_4__22_/CP
  493. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : qnr_divider_divider_s_pipe_reg_11__23_/CP
  494. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_3__23_/CP
  495. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_4__23_/CP
  496. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_4__24_/CP
  497. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_5__22_/CP
  498. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_6__22_/CP
  499. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_7__22_/CP
  500. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_8__22_/CP
  501. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_8__24_/CP
  502. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_10__23_/CP
  503. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_10__24_/CP
  504. Phase delay = (max r/f: -0.180000/__  min r/f: -0.180000/__) : qnr_divider_divider_s_pipe_reg_6__24_/CP
  505. Phase delay = (max r/f: -0.180000/__  min r/f: -0.180000/__) : qnr_divider_divider_s_pipe_reg_7__24_/CP
  506. Phase delay = (max r/f: -0.180000/__  min r/f: -0.180000/__) : qnr_divider_divider_s_pipe_reg_8__23_/CP
  507. Phase delay = (max r/f: -0.180000/__  min r/f: -0.180000/__) : qnr_divider_divider_s_pipe_reg_9__23_/CP
  508. Phase delay = (max r/f: -0.180000/__  min r/f: -0.180000/__) : qnr_divider_divider_s_pipe_reg_11__24_/CP
  509. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : qnr_divider_divider_s_pipe_reg_5__23_/CP
  510. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : qnr_divider_divider_s_pipe_reg_5__24_/CP
  511. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : qnr_divider_divider_s_pipe_reg_6__23_/CP
  512. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : qnr_divider_divider_s_pipe_reg_7__23_/CP
 Added 125 Repeaters (B: 58 I: 67). Built 4 Repeater Levels for driver clk
 Phase delay: (max r/f: 0.413990/nan  min r/f: 0.413990/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 25.38 sec, cpu time is 0 hr : 0 min : 26.01 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'clk' and skew group 'default' in mode 'WC' for clock root 'clk': (CTS-141)
(1) clk [Location: (462.20, 0.26)] [Pre-CTS Fanout: 5067] [Phase Delay: (Rise: 0.413990, Fall: nan)]
 (2) qnr_divider_divider_d_pipe_reg_11__20_/CP [Location: (434.68, 457.49)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
There are 58 buffers and 67 inverters added (total area 741.60) by Clock Tree Synthesis.
Information: 0 out of 125 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 89 out of 5067, orientation changed without moving: 1813
Clock sink displacement max = 3.600000 um, average = 0.028617 um
Clock sink with large displacement: 0 (Threshold: 5.400000 um)
Largest displacement cells:
Clock sink inst 'fdct_zigzag_dct_mod_dct_block_3_dct_unit_1_macu_mult_res_reg_14_' snapped from (284.00, 287.20) (MX) to (285.80, 285.40) (R0) displacement = 3.600000 um.
Clock sink inst 'fdct_zigzag_zigzag_mod_sresult_reg_37__11_' snapped from (402.40, 139.60) (R180) to (402.40, 143.20) (MX) displacement = 3.600000 um.
Clock sink inst 'fdct_zigzag_zigzag_mod_sresult_reg_18__4_' snapped from (101.00, 130.60) (R0) to (101.00, 134.20) (R0) displacement = 3.600000 um.
Clock sink inst 'fdct_zigzag_zigzag_mod_sresult_reg_8__8_' snapped from (100.20, 287.20) (MX) to (100.20, 283.60) (MX) displacement = 3.600000 um.
Clock sink inst 'fdct_zigzag_zigzag_mod_sresult_reg_56__9_' snapped from (277.80, 364.60) (R0) to (277.80, 368.20) (R0) displacement = 3.600000 um.
Clock sink inst 'rle_rz1_rleno_reg_2_' snapped from (127.20, 424.00) (MX) to (127.20, 427.60) (MX) displacement = 3.600000 um.
Clock sink inst 'fdct_zigzag_zigzag_mod_sresult_reg_45__3_' snapped from (369.60, 159.40) (R0) to (373.00, 159.40) (R0) displacement = 3.400000 um.
Clock sink inst 'fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_mult_res_reg_18_' snapped from (100.80, 53.20) (R180) to (104.00, 53.20) (MX) displacement = 3.200000 um.
Clock sink inst 'qnr_divider_divider_d_pipe_reg_4__5_' snapped from (405.60, 384.40) (MX) to (402.60, 384.40) (MX) displacement = 3.000000 um.
Clock sink inst 'fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_mult_res_reg_2_' snapped from (169.20, 195.40) (MY) to (171.60, 195.40) (R0) displacement = 2.400000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.37 sec, cpu time is 0 hr : 0 min : 0.37 sec. (CTS-104)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
 Clock cells info: buffer count: 125, buffer area: 741.60, cell count: 0, cell area: 0.00
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Mon Apr 28 18:06:42 2025
Scenario WC:WC
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.4173       0.3337            0       0.0000       0.0000          125     741.6000     741.6000       0.0000
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clk mode: WC root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.3337; ID = 0.4173; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 125; ClockBufArea = 741.6000; ClockCellArea = 741.6000; ClockWireLen = 0.0000; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.3337; ID = 0.4173; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 125; ClockBufArea = 741.6000; ClockCellArea = 741.6000; ClockWireLen = 0.0000; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec.
Finished Initial DRC Fixing at Mon Apr 28 18:06:42 2025 (elapsed: 0:00:00)
Scenario WC:WC
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.4173       0.3337            0       0.0000       0.0000          125     741.6000     741.6000       0.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.23 sec, cpu time is 0 hr : 0 min : 0.23 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Mon Apr 28 18:06:42 2025
Scenario WC:WC
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.4173       0.3337            0       0.0000       0.0000          125     741.6000     741.6000       0.0000
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree
clock: clk mode: WC root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.3337; ID = 0.4173; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 125; ClockBufArea = 741.6000; ClockCellArea = 741.6000; ClockWireLen = 0.0000; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 232 successful improvements out of 343 iterations
Resized 82, relocated 25, deleted 0, inserted 39, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 17.55 sec, cpu time is 0 hr : 0 min : 18.29 sec.
Clock Qor After Network Flow Optimization:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1000; ID = 0.3074; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 165; ClockBufArea = 888.4800; ClockCellArea = 888.4800; ClockWireLen = 0.0000; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0091            0.0000          ZCTSBUF_222177_8308/I
  (1) 0.0775            0.0684          ZCTSBUF_222177_8308/Z
  (2) 0.0809            0.0034          cto_buf_cln_8381/I
  (3) 0.1580            0.0771          cto_buf_cln_8381/Z
  (4) 0.1638            0.0058          ZCTSBUF_162654_8237/I
  (5) 0.3036            0.1398          ZCTSBUF_162654_8237/Z
  (6) 0.3074            0.0038          fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_result_reg_0_/CP
Shortest path:
  (0) 0.0091            0.0000          ZCTSBUF_222177_8308/I
  (1) 0.0775            0.0684          ZCTSBUF_222177_8308/Z
  (2) 0.0809            0.0034          cto_buf_cln_8381/I
  (3) 0.1580            0.0771          cto_buf_cln_8381/Z
  (4) 0.1638            0.0058          ZCTSBUF_162654_8237/I
  (5) 0.3036            0.1398          ZCTSBUF_162654_8237/Z
  (6) 0.3074            0.0038          fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_result_reg_21_/CP
  (7) 0.2074            -0.1000         fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_result_reg_21_/CP

Begin Area Recovery Buffer Removal:
AR: deleted 7 cell(s)
Clock QoR After Area Recovery Removal:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1000; ID = 0.3074; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 158; ClockBufArea = 853.2000; ClockCellArea = 853.2000; ClockWireLen = 0.0000; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 71 out of 158 cell(s)
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1000; ID = 0.3074; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 158; ClockBufArea = 668.8800; ClockCellArea = 668.8800; ClockWireLen = 0.0000; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 6.72 sec, cpu time is 0 hr : 0 min : 6.72 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 24.48 sec, cpu time is 0 hr : 0 min : 25.22 sec.
Finished Optimization at Mon Apr 28 18:07:07 2025 (elapsed: 0:00:24)
Scenario WC:WC
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.3074       0.1000            0       0.0000       0.0000          158     668.8800     668.8800       0.0000
                          -0.1100      -0.2337           +0      +0.0000      +0.0000          +33     -72.7200     -72.7200      +0.0000
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 24.67 sec, cpu time is 0 hr : 0 min : 25.41 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Mon Apr 28 18:07:07 2025
Scenario WC:WC
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.3074       0.1000            0       0.0000       0.0000          158     668.8800     668.8800       0.0000
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clk mode: WC root: clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1000; ID = 0.3074; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 158; ClockBufArea = 668.8800; ClockCellArea = 668.8800; ClockWireLen = 0.0000; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec.
Finished Final DRC Fixing at Mon Apr 28 18:07:07 2025 (elapsed: 0:00:00)
Scenario WC:WC
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.3074       0.1000            0       0.0000       0.0000          158     668.8800     668.8800       0.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.17 sec. (CTS-104)
There are 33 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for postlude is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 159 flat clock tree nets.
There are 158 non-sink instances (total area 668.88) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 91 buffers and 67 inverters (total area 668.88).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:55.28u 00:00:00.96s 00:00:54.87e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34901, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 159, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:WC               Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.2904  0.2904  0.2904  0.2904   WC

Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34901, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34901, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario WC pathgroup **clock_gating_default**
Information: CCD will use corner WC for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Ending   place_opt / final_place / Trial CTS (2) (FLW-8001)
Information: Time: 2025-04-28 18:07:17 / Session:  00:19:00 / Command:  00:18:33 / CPU:  00:18:39 / Memory: 1082 MB (FLW-8100)




Information: Runtime Summary (place_opt / final_place)  (FLW-9000)
----------------------------------------------------------------------------
    Elapse (Hrs)   Elapse (%)       CPU/Elapse       Category
----------------------------------------------------------------------------
      0.02           42.3%             1.0           Placement 
      0.02           31.5%             1.0           CTS 
      0.01           13.9%             1.0           Global Route 
      0.00            4.5%             1.0           Full Timing Update 
      0.00            4.1%             1.0           Other 
      0.00            3.8%             1.0           Legalize 
      0.00            0.0%             0.9           DFT Opt 
      0.00            0.0%             1.0           Init 
      0.00            0.0%             1.0           RC Refresh 
----------------------------------------------------------------------------
      0.06          100.0%             1.0           Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 1

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz / 8 CPUs  
Sockets: 2, Cores: 4, VM
----------------------------------------------------------------------------

Information: Ending   place_opt / final_place (FLW-8001)
Information: Time: 2025-04-28 18:07:18 / Session:  00:19:02 / Command:  00:18:34 / CPU:  00:18:40 / Memory: 1082 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-04-28 18:07:19 / Session:  00:19:02 / Command:  00:18:35 / CPU:  00:18:41 / Memory: 1082 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0     131265.00  1166388.38       32421              0.32      1081
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.883131 ohm/um, via_r = 1.388100 ohm/cut, c = 0.143312 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.878778 ohm/um, via_r = 1.482197 ohm/cut, c = 0.143423 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'jpeg_encoder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34901, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34901, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-04-28 18:07:25 / Session:  00:19:08 / Command:  00:18:41 / CPU:  00:18:47 / Memory: 1082 MB (FLW-8100)

Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
Total 0.7200 seconds to load 32421 cell instances into cellmap
Moveable cells: 32263; Application fixed cells: 158; Macro cells: 0; User fixed cells: 0
Average cell width 2.2493, cell height 1.8000, cell area 4.0488 for total 32421 placed and application fixed cells
Warning: Cannot find any default max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
Total 0.7200 seconds to load 32421 cell instances into cellmap
Moveable cells: 32263; Application fixed cells: 158; Macro cells: 0; User fixed cells: 0
Average cell width 2.2493, cell height 1.8000, cell area 4.0488 for total 32421 placed and application fixed cells
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 45 Iter  1         0.85        0.85      0.00         0     131265.00  1166388.38       32421              0.32      1081
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 46 Iter  1         0.85        0.85      0.00         0     131265.00  1166388.38       32421              0.32      1081
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 46 Iter  2         0.85        0.85      0.00         0     131265.00  1166388.38       32421              0.32      1081
Place-opt optimization Phase 46 Iter  3         0.85        0.85      0.00         0     131265.00  1166388.38       32421              0.32      1081

Convert timing mode ...
Place-opt optimization Phase 47 Iter  1         0.85        0.85      0.00         0     131265.00  1166388.38       32421              0.32      1081
Place-opt optimization Phase 47 Iter  2         0.85        0.85      0.00         0     131281.56  1167005.88       32421              0.32      1081
Place-opt optimization Phase 47 Iter  3         0.85        0.85      0.00         0     131288.77  1167196.62       32421              0.32      1081
Place-opt optimization Phase 47 Iter  4         0.85        0.85      0.00         0     131293.08  1167264.12       32421              0.32      1081
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario WC pathgroup **clock_gating_default**
Information: CCD will use corner WC for honoring max prepone/postpone limits
Uskew Characterizer: corner: WC, scalingFactor: 1.000
Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000
CCD-Info: The design has concentrated toggle rate data.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'WC' with propagated clocks. (OPT-910)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 47 Iter  5         0.85        0.85      0.00         0     131293.08  1167264.12       32421              0.33      1081
Place-opt optimization Phase 47 Iter  6         0.85        0.85      0.00         0     131342.41  1168476.62       32421              0.33      1081
Place-opt optimization Phase 47 Iter  7         0.85        0.85      0.00         0     131354.64  1168628.25       32421              0.33      1081
Place-opt optimization Phase 47 Iter  8         0.85        0.85      0.00         0     131366.88  1168933.62       32421              0.33      1081
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 47 Iter  9         0.85        0.85      0.00         0     131397.48  1169438.88       32421              0.33      1081
Place-opt optimization Phase 47 Iter 10         0.85        0.85      0.00         0     131408.64  1169599.00       32421              0.33      1081
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario WC pathgroup **clock_gating_default**
Information: CCD will use corner WC for honoring max prepone/postpone limits
Uskew Characterizer: corner: WC, scalingFactor: 1.000
Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000
CCD-Info: The design has concentrated toggle rate data.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'WC' with propagated clocks. (OPT-910)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 47 Iter 11         0.85        0.85      0.00         0     131408.64  1169599.00       32421              0.33      1081
Place-opt optimization Phase 47 Iter 12         0.85        0.85      0.00         0     131408.64  1169599.00       32421              0.33      1081
Place-opt optimization Phase 47 Iter 13         0.85        0.85      0.00         0     131408.64  1169599.00       32421              0.33      1081
Place-opt optimization Phase 47 Iter 14         0.85        0.85      0.00         0     131408.64  1169599.00       32421              0.33      1081
Place-opt optimization Phase 47 Iter 15         0.85        0.85      0.00         0     131408.64  1169599.00       32421              0.33      1081
Place-opt optimization Phase 47 Iter 16         0.85        0.85      0.00         0     131408.64  1169599.00       32421              0.33      1081
Place-opt optimization Phase 47 Iter 17         0.85        0.85      0.00         0     131420.16  1169639.00       32421              0.33      1081

Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0     131420.16  1169639.00       32434              0.34      1081

Convert timing mode ...
Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0     130586.40  1153481.50       32434              0.34      1081
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 49 Iter  2         0.00        0.00      0.00         0     130610.88  1153821.75       32434              0.34      1081
Place-opt optimization Phase 49 Iter  3         0.00        0.00      0.00         0     130610.88  1153821.75       32434              0.34      1081
Place-opt optimization Phase 49 Iter  4         0.00        0.00      0.00         0     130610.88  1153821.75       32434              0.34      1081

Enable clock slack update
Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0     130610.88  1153821.75       32434              0.34      1081
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0     130610.88  1153821.75       32434              0.34      1081
Convert timing mode ...

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         0     130610.88  1153821.75       32434              0.34      1081

Enable clock slack update
Information: Activity propagation will be performed for scenario WC.
Information: Doing activity propagation for mode 'WC' and corner 'WC' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario WC (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 53 Iter  1         0.00        0.00      0.00         0     130343.76  1151158.88       32265              0.35      1081
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 54 Iter  1         0.00        0.00      0.00         0     130342.68  1151135.38       32265              0.36      1081

Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         0     130003.56  1042949.94       32265              0.37      1081
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0

Place-opt optimization Phase 56 Iter  1         0.00        0.00      0.00         0     130003.56  1042949.94       32265              0.37      1081

Place-opt optimization Phase 57 Iter  1         0.00        0.00      0.00         0     130003.56  1042949.94       32265              0.38      1081

Information: Ending   place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-04-28 18:10:49 / Session:  00:22:32 / Command:  00:22:05 / CPU:  00:22:12 / Memory: 1082 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-04-28 18:10:49 / Session:  00:22:32 / Command:  00:22:05 / CPU:  00:22:13 / Memory: 1082 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   1354 s ( 0.38 hr) ELAPSE :   1353 s ( 0.38 hr) MEM-PEAK :  1081 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   1354 s ( 0.38 hr) ELAPSE :   1353 s ( 0.38 hr) MEM-PEAK :  1081 Mb
Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0     130003.56  1042949.94       32265              0.38      1081
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 257 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design jpeg_encoder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 196 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      212705        32265        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32265
number of references:               196
number of site rows:                256
number of locations attempted:   663871
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       32107 (359263 total sites)
avg row height over cells:        1.800 um
rms cell displacement:            0.124 um ( 0.07 row height)
rms weighted cell displacement:   0.124 um ( 0.07 row height)
max cell displacement:            2.408 um ( 1.34 row height)
avg cell displacement:            0.013 um ( 0.01 row height)
avg weighted cell displacement:   0.013 um ( 0.01 row height)
number of cells moved:              589
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmTdsLR_2_7818 (MOAI22D0)
  Input location: (284.2,371.8)
  Legal location: (282.6,370)
  Displacement:   2.408 um ( 1.34 row height)
Cell: mult_x_43_U207 (OAI22D1)
  Input location: (164.2,208)
  Legal location: (162.8,206.2)
  Displacement:   2.280 um ( 1.27 row height)
Cell: DP_OP_611J1_154_5377_U7 (FA1D1)
  Input location: (101.4,137.8)
  Legal location: (100.2,136)
  Displacement:   2.163 um ( 1.20 row height)
Cell: mult_x_25_U170 (INR2XD0)
  Input location: (237,195.4)
  Legal location: (236,193.6)
  Displacement:   2.059 um ( 1.14 row height)
Cell: ctmTdsLR_1_7817 (IND2D0)
  Input location: (286,371.8)
  Legal location: (287,373.6)
  Displacement:   2.059 um ( 1.14 row height)
Cell: ctmTdsLR_1_7304 (INR2XD0)
  Input location: (100,137.8)
  Legal location: (99,136)
  Displacement:   2.059 um ( 1.14 row height)
Cell: ZBUF_558_inst_1727 (CKBD2)
  Input location: (107.8,287.2)
  Legal location: (108.6,289)
  Displacement:   1.970 um ( 1.09 row height)
Cell: ctmTdsLR_1_5701 (AOI21D0)
  Input location: (338.8,191.8)
  Legal location: (338,193.6)
  Displacement:   1.970 um ( 1.09 row height)
Cell: DP_OP_614J1_157_5377_U8 (FA1D1)
  Input location: (380.6,78.4)
  Legal location: (381.4,76.6)
  Displacement:   1.970 um ( 1.09 row height)
Cell: U9226 (CKND2)
  Input location: (111.6,130.6)
  Legal location: (110.8,132.4)
  Displacement:   1.970 um ( 1.09 row height)

Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.883131 ohm/um, via_r = 1.388100 ohm/cut, c = 0.143274 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.878814 ohm/um, via_r = 1.482201 ohm/cut, c = 0.143418 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'jpeg_encoder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34745, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34745, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-04-28 18:11:00 / Session:  00:22:43 / Command:  00:22:16 / CPU:  00:22:23 / Memory: 1082 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-04-28 18:11:00 / Session:  00:22:43 / Command:  00:22:16 / CPU:  00:22:24 / Memory: 1082 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any default max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
Total 0.7900 seconds to load 32265 cell instances into cellmap
Moveable cells: 32107; Application fixed cells: 158; Macro cells: 0; User fixed cells: 0
Average cell width 2.2385, cell height 1.8000, cell area 4.0292 for total 32265 placed and application fixed cells
Place-opt optimization Phase 64 Iter  1         0.24        0.24      0.00         0     130003.56  1042949.94       32265              0.38      1081
Convert timing mode ...

Place-opt optimization Phase 65 Iter  1         0.24        0.24      0.00         0     130003.56  1042949.94       32265              0.38      1081
Place-opt optimization Phase 65 Iter  2         0.24        0.24      0.00         0     130003.56  1042949.94       32265              0.38      1081
Place-opt optimization Phase 65 Iter  3         0.24        0.24      0.00         0     130003.56  1042949.94       32265              0.38      1081

Convert timing mode ...
Place-opt optimization Phase 66 Iter  1         0.24        0.24      0.00         0     130003.56  1042949.94       32265              0.38      1081
Place-opt optimization Phase 66 Iter  2         0.24        0.24      0.00         0     130003.56  1042949.94       32265              0.38      1081
Place-opt optimization Phase 66 Iter  3         0.24        0.24      0.00         0     130003.56  1042949.94       32265              0.38      1081
Place-opt optimization Phase 66 Iter  4         0.24        0.24      0.00         0     130003.56  1042949.94       32265              0.38      1081
Place-opt optimization Phase 66 Iter  5         0.24        0.24      0.00         0     130003.56  1042949.94       32265              0.38      1081
Place-opt optimization Phase 66 Iter  6         0.24        0.24      0.00         0     130003.56  1042949.94       32265              0.38      1081
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 66 Iter  7         0.24        0.24      0.00         0     130003.56  1042949.94       32265              0.38      1081
Place-opt optimization Phase 66 Iter  8         0.24        0.24      0.00         0     130114.08  1044502.75       32265              0.39      1081

Place-opt optimization Phase 67 Iter  1         0.00        0.00      0.00         0     130114.08  1044502.75       32295              0.39      1081

Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0     129954.96  1043237.44       32193              0.39      1081
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 68 Iter  2         0.00        0.00      0.00         0     129954.96  1043237.44       32193              0.39      1081
Place-opt optimization Phase 68 Iter  3         0.00        0.00      0.00         0     129954.96  1043237.44       32193              0.39      1081

Information: Ending   place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-04-28 18:11:33 / Session:  00:23:16 / Command:  00:22:49 / CPU:  00:22:57 / Memory: 1082 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-04-28 18:11:33 / Session:  00:23:17 / Command:  00:22:49 / CPU:  00:22:57 / Memory: 1082 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   1399 s ( 0.39 hr) ELAPSE :   1397 s ( 0.39 hr) MEM-PEAK :  1081 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   1399 s ( 0.39 hr) ELAPSE :   1397 s ( 0.39 hr) MEM-PEAK :  1081 Mb
Place-opt optimization Phase 71 Iter  1         0.00        0.00      0.00         0     129954.96  1043237.44       32193              0.39      1081
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 257 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design jpeg_encoder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 197 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      212705        32193        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32193
number of references:               197
number of site rows:                256
number of locations attempted:   654426
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       32035 (359128 total sites)
avg row height over cells:        1.800 um
rms cell displacement:            0.031 um ( 0.02 row height)
rms weighted cell displacement:   0.031 um ( 0.02 row height)
max cell displacement:            1.800 um ( 1.00 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:              150
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ZBUF_105_inst_9065 (CKBD0)
  Input location: (448,357.4)
  Legal location: (448,355.6)
  Displacement:   1.800 um ( 1.00 row height)
Cell: ZINV_4332_inst_9067 (CKND8)
  Input location: (387.6,460)
  Legal location: (387.6,461.8)
  Displacement:   1.800 um ( 1.00 row height)
Cell: DP_OP_246_228_7850_U107 (AOI21D4)
  Input location: (414.2,375.4)
  Legal location: (413,375.4)
  Displacement:   1.200 um ( 0.67 row height)
Cell: ZINV_2145_inst_2627 (CKND12)
  Input location: (276,451)
  Legal location: (277.2,451)
  Displacement:   1.200 um ( 0.67 row height)
Cell: ZINV_3141_inst_2691 (CKND12)
  Input location: (361.8,463.6)
  Legal location: (363,463.6)
  Displacement:   1.200 um ( 0.67 row height)
Cell: U4026 (INR2D0)
  Input location: (72,404.2)
  Legal location: (73.2,404.2)
  Displacement:   1.200 um ( 0.67 row height)
Cell: mult_x_57_U186 (OAI22D0)
  Input location: (44.6,341.2)
  Legal location: (45.8,341.2)
  Displacement:   1.200 um ( 0.67 row height)
Cell: mult_x_54_U222 (OAI22D1)
  Input location: (131,22.6)
  Legal location: (132,22.6)
  Displacement:   1.000 um ( 0.56 row height)
Cell: ZBUF_13_inst_9074 (CKBD0)
  Input location: (232.4,103.6)
  Legal location: (233.2,103.6)
  Displacement:   0.800 um ( 0.44 row height)
Cell: fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_result_reg_8_ (EDFQD1)
  Input location: (272.8,451)
  Legal location: (272,451)
  Displacement:   0.800 um ( 0.44 row height)

Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.883131 ohm/um, via_r = 1.388100 ohm/cut, c = 0.143274 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.878814 ohm/um, via_r = 1.482201 ohm/cut, c = 0.143418 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'jpeg_encoder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34673, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34673, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-04-28 18:11:43 / Session:  00:23:27 / Command:  00:22:59 / CPU:  00:23:07 / Memory: 1082 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
Total 0.7300 seconds to load 32193 cell instances into cellmap
Moveable cells: 32035; Application fixed cells: 158; Macro cells: 0; User fixed cells: 0
Average cell width 2.2426, cell height 1.8000, cell area 4.0367 for total 32193 placed and application fixed cells
Place-opt optimization Phase 73 Iter  1         0.01        0.01      0.00         0     129954.96  1043237.44       32193              0.39      1081

Place-opt optimization Phase 74 Iter  1         0.01        0.01      0.00         0     129954.96  1043237.44       32193              0.39      1081


Information: Runtime Summary (place_opt / final_opto)  (FLW-9000)
----------------------------------------------------------------------------
    Elapse (Hrs)   Elapse (%)       CPU/Elapse       Category
----------------------------------------------------------------------------
      0.04           49.5%             1.0           Power/Area Opt 
      0.01           15.2%             1.0           Other 
      0.01           13.2%             1.0           CUS 
      0.01            9.4%             1.0           Setup Opt 
      0.00            6.6%             1.0           Legalize 
      0.00            3.1%             1.0           LDRC 
      0.00            2.9%             1.0           Init 
----------------------------------------------------------------------------
      0.07          100.0%             1.0           Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 1

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz / 8 CPUs  
Sockets: 2, Cores: 4, VM
----------------------------------------------------------------------------

Information: Ending   place_opt / final_opto (FLW-8001)
Information: Time: 2025-04-28 18:11:48 / Session:  00:23:31 / Command:  00:23:04 / CPU:  00:23:12 / Memory: 1082 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.01        0.01      0.00         0     129954.96  1043237.44       32193              0.39      1081
Co-efficient Ratio Summary:
4.193421700440  6.578059909945  2.479650013482  7.744171240401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937605874  3.224720862433  9.876586922288  6.071435764085  2.744246941123  8.318474704907
9.699225121378  2.464644786279  1.382391057431  9.387178729619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135203696  0.083884103594  2.713295866218  3.843762864440  3.750244653169  7.663717942299
6.212201262245  7.759699209172  7.862264882922  0.402371677150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725290997  3.454586460744  5.870756154059  7.176106185364  9.669857599761  7.591746447087
7.632106498551  7.679099324712  9.831335549026  1.878898617928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210166110  1.380214439655  4.583702382807  5.627180608820  7.826895853678  4.759492518263
5.409027021662  2.609844913220  0.626163899060  6.381669452919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675465776  7.592547772107  9.597528198590  2.044039187119  3.921108467338  0.650747782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690155883  4.723671215224  8.257186714870  3.507240205451  1.682911912888  7.173792018510
9.939562708383  3.617852772610  8.946772637689  1.169969332707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947517690  0.764683809371  1.020656647191  5.814925166269  5.826881783342  4.349642592435
0.216216918327  9.612142422554  7.311156782131  0.823519941628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563551201  2.929472604018  1.278925447512  0.410176813533  1.833923365081  6.448816037188
4.848373112068  2.936801056889  8.671494125071  4.212306816610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216038770  1.671076404997  2.313760314125  0.757814530179  1.961572311696  2.781525741418
3.355375155007  9.437909894027  9.136702643960  9.020200508464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524084361  3.417652148619  7.465835575781  1.905056424529  5.623558159547  7.269585408696
3.367403121908  7.093641486295  7.411336027969  6.944245976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730347963  9.395900786918  7.553548597870  0.003593517956  5.833836856721  4.754709989445
4.387461656599  1.217863901704  7.505874310478  0.800933186343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064238237  0.339915103718  4.032768826742  9.409803896875  2.789010561318  0.723416114657
8.793224787632  8.918112219124  5.103696096384  4.141094470014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967886224  3.164588627738  7.980209515784  5.098031859611  1.512427370128  7.396014420513
5.512169827800  1.398268118525  5.190997333696  6.408244386760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326083131  4.394358752880  5.820057881757  2.346773922627  0.037472605045  0.494902940392
8.173631613950  2.544054410274  0.066110127624  8.589655257074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834162614  2.644392203167  6.665048476497  4.025639851365  6.796777402757  0.618784311981
3.446103618112  2.312107158310  5.365776748857  1.822107758456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994589711  1.655695186014  9.257576540635  4.054828509534  5.907735119704  1.709734191590
0.067443546674  2.308426814412  0.055883460962  3.265224624446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683994677  2.743227616996  9.545821792519  6.659499909097  9.409841458072  6.136115213139
7.763510072145  9.625254751747  7.417690064185  2.209371901703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527831115  6.898779582351  9.154742375231  1.289820402201  9.569330160313  2.585066602480
2.551363135900  9.521353540909  3.451201280665  3.477518926530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033967149  4.230890921230  5.329734240387  7.273349930810  7.178508460747  1.109107951474
3.640423276432  6.979434932674  6.938770155362  9.989997030050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602013670  2.758110402020  9.211588237462  1.498344346745  7.734193217127  4.721643081592
0.740044433060  4.637138048704  4.984361337343  0.198610245279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.262041569424  6.989775472221  5.924216580218  9.647438289440  1.463054553161
0.419342174623  5.657803898988  0.247963909332  7.774411354040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.426095817593  3.999469450985  1.600054496408  5.274584334112  3.831028060490
7.969922516716  3.246462376611  4.138237003737  6.938711002961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.102901241609  4.283130344388  1.387287106444  0.375184105316  9.766552384229
9.621220120803  0.775967828901  7.786224386286  7.040231397715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.449071477324  4.599886473162  2.710521538536  4.966045499976  1.759355234708
7.763210643434  6.767907887947  6.983131409478  0.187883181792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.233009685465  5.460190165306  3.565629980882  0.782749225367  8.475120841826
3.540902706534  7.260982340508  4.062614238182  4.638161665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.854232919710  7.961572746975  6.207314838711  9.392270586733  8.065255368234
5.947245804147  9.336848414714  4.489711139227  0.686018924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.576347153022  4.837562879456  7.353629170545  1.168335101288  8.717550871851
0.993956284734  3.361785252583  3.894677248080  2.116990953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.170560057437  1.114829604351  3.584393066626  9.582737588334  2.434145829243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.396375247751  8.139672010845  0.044919431353  3.183441146508  1.644062673718
8.484837311084  8.293680109452  3.867149416371  5.421231131661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.260457048999  7.243008459006  5.078601903017  9.196206041169  6.278347234141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.445273184861  9.758230808891  3.193425192452  9.562404625954  7.726143200869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.033009842441  8.767001182031  5.003278731795  6.583432355672  1.475665628944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.137404768871  8.415922919605  2.943809309687  5.278050366131  8.072536341465
7.879322478762  5.891811221938  3.510369609654  3.414109927001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.410786466523  8.700749375009  4.502705205961  1.151375147012  8.739896172051
3.551216982782  5.139826811854  2.519099733361  3.640824958676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.533976545288  0.594726099269  7.237579412262  7.003870670504  5.049685924039
2.817363161110  5.254405453389  1.006611024024  1.858961245707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.357051356566  7.678291247024  7.405465005136  5.679700150275  7.061063161198
1.344610361636  7.231210727193  7.536577686147  4.182216495845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.258196951351  4.937445576251  0.408385690953  4.590806921970  4.170168109159
0.006744354482  9.230842693703  9.005588358358  9.326528182444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  7.367959104349  6.966270091449  4.668842730909  7.940017555807  2.613806211313
9.776351007039  0.962525487436  4.741769018770  2.220933810170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.772404391985  1.927162159711  6.121885880220  1.956066426031  3.258791350248
0.255136313315  5.952135366352  6.345120130328  2.347757512653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.516616435873  0.544661346226  2.720237733081  0.717983256074  7.110105485147
4.364042327468  7.697943405529  1.693877027898  9.998995423005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.368448483952  0.933846745934  7.142737274674  5.773542731712  7.472359098159
2.074004443199  1.463713828185  2.498436157049  1.019869374527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  3.719831552192  4.600665308545  6.595324248021  8.964876238944  0.146590145316
1.041934216836  5.565780305787  3.024796316822  7.777449275404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  7.535230691759  3.301634641248  5.163907739640  8.527580083411  2.383398056049
0.796992250045  8.324646253550  6.413823726262  2.693879240296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  9.703821234160  9.430001730688  8.131620000644  4.037640060531  6.976841488422
9.962122011454  5.077596708789  6.778622454517  1.704021279771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  9.837538257732  4.461676343566  2.274954443853  6.496736199997  6.175121773470
8.776321063717  6.676790704683  2.698313166836  3.018786458179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441002100661  1.116931078546  5.558707712780  6.359464288088  2.078306572536  7.847708234182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  7.778210683221  0.708856021400  5.623636773871  1.939362608673  3.806711786823
4.594724589034  0.933684843986  9.448971115437  2.068601092444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.354660923084  2.681426900558  8.440394675302  2.494339023939  6.738257007054  5.116967960128  8.871941237185
1.099395627093  7.336178527763  8.389467726313  5.211699295327  0.745299466562  6.230909794097  9.555807261369  9.311313977635  1.007217096252  5.475159474176  9.100716965743  7.122065706429  1.351324496662  6.958307108833  4.243600732924
3.502162169193  1.796121424262  2.773111567868  0.408235791416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  0.222364977425  1.824548496516  0.007386903135  3.318478524650  8.164692477371
8.848483731135  4.829368010597  3.386714941289  2.542123653166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242169387  7.119834632549  9.735990478010  2.500755150301  7.919754014116  9.627020933414
1.833553751892  5.094379098684  0.291367026173  4.590203392084  6.499784714951  1.774674577340  4.731712747214  2.198159207400  4.443314146371  3.804135249843  6.237312844636  1.986412378055  0.312237579245  2.956374872595  4.772800530086
9.633674031373  8.470936415805  0.274113361212  7.669443769766  5.052395659210  8.748021896473  8.238944014638  3.245316104193  4.216051556578  0.381737302479  6.496195410494  1.887399406479  0.503212833179  5.658477645567  2.147752772894
4.543874616801  9.212178639765  9.375058743852  6.708000639863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260832464  6.239500641382  3.806535902037  1.852181589136  4.297275990968  7.527939446613  1.807449844146
5.787932247112  3.589181122849  1.351036960611  7.341411242700  1.484438813840  4.500644403750  2.060531697663  4.588422996212  2.011679507759  6.784739677862  2.534880813152  3.881666996026  8.453167270596  1.115263514701  2.873175827205
1.355121698514  3.513982681831  7.251909973082  4.364083745867  6.097316227173  8.943853649669  8.199997617591  4.873470877632  1.063932667679  0.780633269831  3.246109044528  8.060064679224  0.726644691226  2.700413067050  4.504154702403

Place-opt final QoR
___________________
Scenario Mapping Table
1: WC

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0035     0.0076     13   0.0404     0.1681      8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0035     0.0076   0.0076     13   0.0404     0.1681      8        0     0.0000        0 1043237.44
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0035     0.0076   0.0076     13   0.0404     0.1681      8        0     0.0000        0 1043237.44    129954.96      32193       1408       2179
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0035     0.0076   0.0076     13   0.0404     0.1681      8        0        0 1043237.44    129954.96      32193

Place-opt command complete                CPU:  1419 s (  0.39 hr )  ELAPSE:  1418 s (  0.39 hr )  MEM-PEAK:  1081 MB
Place-opt command statistics  CPU=1136 sec (0.32 hr) ELAPSED=1130 sec (0.31 hr) MEM-PEAK=1.056 GB

Information: Runtime Summary (All Commands) (FLW-9000)
----------------------------------------------------------------------------
    Elapse (Hrs)   Elapse (%)       CPU/Elapse       Category
----------------------------------------------------------------------------
      0.09           23.8%             1.0           Power/Area Opt 
      0.09           23.5%             1.0           Setup Opt 
      0.07           18.2%             1.0           Placement 
      0.03            7.0%             1.0           LDRC 
      0.02            5.7%             1.0           CUS 
      0.02            5.6%             1.0           Other 
      0.02            4.8%             1.0           CTS 
      0.02            4.4%             1.0           Logic Restructure 
      0.01            2.3%             1.0           Init 
      0.01            2.1%             1.0           Global Route 
      0.01            1.8%             1.0           Legalize 
      0.00            0.8%             1.0           Full Timing Update 
      0.00            0.0%             0.9           DFT Opt 
      0.00            0.0%             1.0           RC Refresh 
----------------------------------------------------------------------------
      0.39          100.0%             1.0           Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 1

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz / 8 CPUs  
Sockets: 2, Cores: 4, VM
----------------------------------------------------------------------------

Information: Running auto PG connection. (NDM-099)
Information: Ending   'place_opt' (FLW-8001)
Information: Time: 2025-04-28 18:11:55 / Session:  00:23:38 / Command:  00:23:11 / CPU:  00:23:18 / Memory: 1082 MB (FLW-8100)
1
#check_legality -verbose
#report design
report_design -all > ./fc_report/place_design.rpt
report_qor  > ./fc_report/place_qor.rpt
report_power > ./fc_report/place_power.rpt
save_block -as ${design}_place.design
Information: Saving 'jpeg_encoder:jpeg_encoder.design' to 'jpeg_encoder:jpeg_encoder_place.design'. (DES-028)
1
exec date >> timer
#routing options
set_app_options -name clock_opt.flow.enable_ccd -value true
clock_opt.flow.enable_ccd true
set_app_options -name clock_opt.flow.enable_clock_power_recovery -value area
clock_opt.flow.enable_clock_power_recovery area
set_app_options -name route.global.timing_driven -value true
route.global.timing_driven true
set_app_options -name route.track.timing_driven -value true
route.track.timing_driven true
set_app_options -name route.detail.timing_driven -value true
route.detail.timing_driven true
set_app_options -name time.si_enable_analysis -value true
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
time.si_enable_analysis true
set_app_options -name route.global.crosstalk_driven -value true
route.global.crosstalk_driven true
set_app_options -name route.track.crosstalk_driven -value true
route.track.crosstalk_driven true
set_app_options -name route_opt.flow.enable_ccd -value true
route_opt.flow.enable_ccd true
set_app_options -name route_opt.flow.enable_power -value true
route_opt.flow.enable_power true
set_app_options -name route_opt.flow.xtalk_reduction -value true
Warning: The application option <route_opt.flow.xtalk_reduction> is deprecated and scheduled for removal in a future release. (NDMUI-443)
route_opt.flow.xtalk_reduction true
#cts
clock_opt -from build_clock -to final_opto
Information: Starting 'clock_opt -from build_clock -to final_opto' (FLW-8000)
Information: Time: 2025-04-28 18:12:08 / Session:  00:23:51 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1082 MB (FLW-8100)
INFO: Running medium effort clock_opt flow.
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: clock_opt is running with flow.common.io_priority high.
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.883131 ohm/um, via_r = 1.388100 ohm/cut, c = 0.143274 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.878814 ohm/um, via_r = 1.482201 ohm/cut, c = 0.143418 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: run stage build_clock (init -> end)

Information: The RC mode used is VR for design 'jpeg_encoder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34673, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34673, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario WC pathgroup **clock_gating_default**
Information: CCD will use corner WC for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-04-28 18:12:17 / Session:  00:24:00 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1082 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-04-28 18:12:17 / Session:  00:24:00 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1082 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   WC   (Mode: WC; Corner: WC)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tsmc65/BUFFD0
   tsmc65/BUFFD1
   tsmc65/BUFFD2
   tsmc65/BUFFD3
   tsmc65/BUFFD4
   tsmc65/BUFFD6
   tsmc65/BUFFD8
   tsmc65/BUFFD12
   tsmc65/BUFFD16
   tsmc65/CKBD0
   tsmc65/CKBD1
   tsmc65/CKBD2
   tsmc65/CKBD3
   tsmc65/CKBD4
   tsmc65/CKBD6
   tsmc65/CKBD8
   tsmc65/CKBD12
   tsmc65/CKBD16
   tsmc65/CKND0
   tsmc65/CKND1
   tsmc65/CKND2
   tsmc65/CKND3
   tsmc65/CKND4
   tsmc65/CKND6
   tsmc65/CKND8
   tsmc65/CKND12
   tsmc65/CKND16
   tsmc65/INVD0
   tsmc65/INVD1
   tsmc65/INVD2
   tsmc65/INVD3
   tsmc65/INVD4
   tsmc65/INVD6
   tsmc65/INVD8
   tsmc65/INVD12
   tsmc65/INVD16

ICG reference list:
   tsmc65/CKLHQD1
   tsmc65/CKLHQD2
   tsmc65/CKLHQD3
   tsmc65/CKLHQD4
   tsmc65/CKLHQD6
   tsmc65/CKLHQD8
   tsmc65/CKLHQD12
   tsmc65/CKLHQD16
   tsmc65/CKLNQD1
   tsmc65/CKLNQD2
   tsmc65/CKLNQD3
   tsmc65/CKLNQD4
   tsmc65/CKLNQD6
   tsmc65/CKLNQD8
   tsmc65/CKLNQD12
   tsmc65/CKLNQD16

Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.39 sec, cpu time is 0 hr : 0 min : 0.39 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

A total of 91 buffer(s) and 67 inverter(s) have been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.33 sec, cpu time is 0 hr : 0 min : 0.33 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 257 total shapes.
Cached 0 vias out of 0 total vias.
Total 0.2500 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 9.616 XDim 9.632
INFO: number of GridCells (jpeg_encoder): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 9.616 XDim 9.632
INFO: number of GridCells (jpeg_encoder): 2500
Total 1.0300 seconds to load 32035 cell instances into cellmap
Moveable cells: 32035; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2421, cell height 1.8000, cell area 4.0358 for total 32035 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 5067 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 1.43 sec, cpu time is 0 hr : 0 min : 1.43 sec. (CTS-104)
Setting target skew for clock: clk (mode WC corner WC) as 0.300000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34515, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner WC.  Using corner WC for worst leakage corner. Using corner WC for worst dynamic corner. (OPT-078)
new default layer same as orig default layer
Information: Nominal = 0.0493495  Design MT = 0.475000  Target = 0.2302135  MaxRC = 0.130439 Fast Target = 0.082507 (OPT-081)
Information: Using default layer M4 (Previous) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
Using layer M4 for buffering distances in roi (originally M4)
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
Core Area = 50 X 50 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     clk (WC)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 5067
 Number of Gates = 0
 Number of Loads = 5067
 Loads with existing phase delay = 512
    1. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mult_res_reg_17_/CP
    2. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mult_res_reg_18_/CP
    3. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_result_reg_18_/CP
    4. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_result_reg_17_/CP
    5. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_mult_res_reg_16_/CP
    6. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_mult_res_reg_16_/CP
    7. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_mult_res_reg_17_/CP
    8. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_mult_res_reg_18_/CP
    9. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_result_reg_18_/CP
   10. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_result_reg_19_/CP
   11. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_0_macu_result_reg_18_/CP
   12. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_0_macu_result_reg_19_/CP
   13. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_0_macu_mult_res_reg_17_/CP
   14. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_mult_res_reg_16_/CP
   15. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_mult_res_reg_17_/CP
   16. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_mult_res_reg_17_/CP
   17. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_mult_res_reg_18_/CP
   18. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_macu_mult_res_reg_17_/CP
   19. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_macu_mult_res_reg_18_/CP
   20. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_6_macu_result_reg_19_/CP
   21. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_6_macu_result_reg_20_/CP
   22. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_6_macu_mult_res_reg_17_/CP
   23. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_6_macu_mult_res_reg_18_/CP
   24. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_result_reg_17_/CP
   25. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_mult_res_reg_16_/CP
   26. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_result_reg_16_/CP
   27. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_result_reg_17_/CP
   28. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_result_reg_18_/CP
   29. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_result_reg_19_/CP
   30. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_mult_res_reg_16_/CP
   31. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_result_reg_19_/CP
   32. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_mult_res_reg_16_/CP
   33. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_result_reg_17_/CP
   34. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_mult_res_reg_18_/CP
   35. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_result_reg_16_/CP
   36. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_result_reg_17_/CP
   37. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_mult_res_reg_15_/CP
   38. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_mult_res_reg_16_/CP
   39. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_mult_res_reg_17_/CP
   40. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_0_macu_result_reg_18_/CP
   41. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_1_macu_result_reg_19_/CP
   42. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_1_macu_result_reg_21_/CP
   43. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_1_macu_mult_res_reg_17_/CP
   44. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_2_macu_mult_res_reg_16_/CP
   45. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_2_macu_mult_res_reg_17_/CP
   46. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_result_reg_16_/CP
   47. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_result_reg_17_/CP
   48. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_mult_res_reg_16_/CP
   49. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_4_macu_result_reg_18_/CP
   50. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_4_macu_result_reg_19_/CP
   51. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_4_macu_result_reg_20_/CP
   52. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_4_macu_mult_res_reg_17_/CP
   53. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_mult_res_reg_15_/CP
   54. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_result_reg_18_/CP
   55. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_result_reg_19_/CP
   56. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_result_reg_20_/CP
   57. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_mult_res_reg_16_/CP
   58. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_1_macu_result_reg_18_/CP
   59. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_1_macu_mult_res_reg_16_/CP
   60. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_1_macu_mult_res_reg_17_/CP
   61. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_result_reg_16_/CP
   62. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_mult_res_reg_17_/CP
   63. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_3_macu_result_reg_18_/CP
   64. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_3_macu_result_reg_20_/CP
   65. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_3_macu_mult_res_reg_18_/CP
   66. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_result_reg_16_/CP
   67. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_result_reg_17_/CP
   68. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_mult_res_reg_15_/CP
   69. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_mult_res_reg_16_/CP
   70. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_mult_res_reg_16_/CP
   71. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_0_macu_mult_res_reg_18_/CP
   72. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_result_reg_17_/CP
   73. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_mult_res_reg_15_/CP
   74. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_mult_res_reg_16_/CP
   75. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_2_macu_result_reg_18_/CP
   76. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_2_macu_mult_res_reg_16_/CP
   77. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_result_reg_16_/CP
   78. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_result_reg_17_/CP
   79. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_mult_res_reg_15_/CP
   80. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_0_macu_mult_res_reg_17_/CP
   81. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_0_macu_mult_res_reg_18_/CP
   82. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_1_macu_mult_res_reg_18_/CP
   83. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_result_reg_18_/CP
   84. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_result_reg_19_/CP
   85. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_mult_res_reg_15_/CP
   86. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_mult_res_reg_16_/CP
   87. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_result_reg_16_/CP
   88. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_result_reg_17_/CP
   89. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_result_reg_18_/CP
   90. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_result_reg_20_/CP
   91. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_mult_res_reg_17_/CP
   92. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_result_reg_17_/CP
   93. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_result_reg_16_/CP
   94. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_result_reg_20_/CP
   95. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_result_reg_19_/CP
   96. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mult_res_reg_14_/CP
   97. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mult_res_reg_15_/CP
   98. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mult_res_reg_16_/CP
   99. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : qnr_divider_divider_s_pipe_reg_2__21_/CP
  100. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : qnr_divider_divider_s_pipe_reg_2__22_/CP
  101. Phase delay = (max r/f: -0.020000/__  min r/f: -0.020000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_coef_reg_28_/CP
  102. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_result_reg_18_/CP
  103. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_result_reg_19_/CP
  104. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_result_reg_20_/CP
  105. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_result_reg_18_/CP
  106. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_result_reg_19_/CP
  107. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_result_reg_20_/CP
  108. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_result_reg_21_/CP
  109. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_mult_res_reg_16_/CP
  110. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_mult_res_reg_16_/CP
  111. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_0_macu_result_reg_20_/CP
  112. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_0_macu_mult_res_reg_18_/CP
  113. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_result_reg_18_/CP
  114. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_result_reg_19_/CP
  115. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_result_reg_20_/CP
  116. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_mult_res_reg_18_/CP
  117. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_result_reg_18_/CP
  118. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_5_macu_mult_res_reg_16_/CP
  119. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_6_macu_result_reg_21_/CP
  120. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_mult_res_reg_17_/CP
  121. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_mult_res_reg_18_/CP
  122. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_1_macu_result_reg_18_/CP
  123. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_1_macu_result_reg_19_/CP
  124. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_1_macu_mult_res_reg_17_/CP
  125. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_result_reg_20_/CP
  126. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_result_reg_21_/CP
  127. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_mult_res_reg_16_/CP
  128. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_result_reg_18_/CP
  129. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_result_reg_16_/CP
  130. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_result_reg_17_/CP
  131. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_result_reg_18_/CP
  132. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_result_reg_19_/CP
  133. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_mult_res_reg_18_/CP
  134. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_0_macu_result_reg_19_/CP
  135. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_0_macu_result_reg_20_/CP
  136. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_1_macu_mult_res_reg_18_/CP
  137. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_result_reg_18_/CP
  138. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_4_macu_mult_res_reg_18_/CP
  139. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_mult_res_reg_17_/CP
  140. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_result_reg_16_/CP
  141. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_result_reg_17_/CP
  142. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_mult_res_reg_15_/CP
  143. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_mult_res_reg_16_/CP
  144. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_result_reg_21_/CP
  145. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_mult_res_reg_17_/CP
  146. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_mult_res_reg_18_/CP
  147. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_1_macu_mult_res_reg_18_/CP
  148. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_result_reg_17_/CP
  149. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_mult_res_reg_18_/CP
  150. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_3_macu_result_reg_19_/CP
  151. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_mult_res_reg_16_/CP
  152. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_result_reg_16_/CP
  153. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_result_reg_17_/CP
  154. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_result_reg_20_/CP
  155. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_result_reg_18_/CP
  156. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_result_reg_16_/CP
  157. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_result_reg_17_/CP
  158. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_0_macu_result_reg_18_/CP
  159. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_result_reg_18_/CP
  160. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_result_reg_19_/CP
  161. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_result_reg_20_/CP
  162. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_2_macu_result_reg_19_/CP
  163. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_2_macu_result_reg_20_/CP
  164. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_2_macu_result_reg_21_/CP
  165. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_2_macu_mult_res_reg_17_/CP
  166. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_result_reg_17_/CP
  167. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_result_reg_18_/CP
  168. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_result_reg_19_/CP
  169. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_mult_res_reg_16_/CP
  170. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_result_reg_18_/CP
  171. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_result_reg_19_/CP
  172. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_result_reg_20_/CP
  173. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_mult_res_reg_16_/CP
  174. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_mult_res_reg_17_/CP
  175. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_result_reg_18_/CP
  176. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_result_reg_19_/CP
  177. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_macu_result_reg_18_/CP
  178. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_macu_result_reg_19_/CP
  179. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_macu_result_reg_20_/CP
  180. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_macu_mult_res_reg_16_/CP
  181. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_0_macu_result_reg_19_/CP
  182. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_1_macu_result_reg_18_/CP
  183. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_1_macu_result_reg_19_/CP
  184. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_1_macu_result_reg_20_/CP
  185. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_result_reg_18_/CP
  186. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_result_reg_18_/CP
  187. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_result_reg_19_/CP
  188. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_mult_res_reg_16_/CP
  189. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_mult_res_reg_17_/CP
  190. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_mult_res_reg_18_/CP
  191. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_result_reg_16_/CP
  192. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_result_reg_17_/CP
  193. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_result_reg_18_/CP
  194. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_result_reg_19_/CP
  195. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_5_macu_result_reg_18_/CP
  196. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_5_macu_result_reg_19_/CP
  197. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_5_macu_mult_res_reg_16_/CP
  198. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_result_reg_20_/CP
  199. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_result_reg_21_/CP
  200. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_mult_res_reg_18_/CP
  201. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_result_reg_18_/CP
  202. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_result_reg_20_/CP
  203. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_mult_res_reg_16_/CP
  204. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_mult_res_reg_18_/CP
  205. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_mult_res_reg_17_/CP
  206. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_result_reg_17_/CP
  207. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_result_reg_20_/CP
  208. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_3_macu_result_reg_18_/CP
  209. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_3_macu_result_reg_19_/CP
  210. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_3_macu_result_reg_20_/CP
  211. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_3_macu_result_reg_21_/CP
  212. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_3_macu_mult_res_reg_16_/CP
  213. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_3_macu_mult_res_reg_17_/CP
  214. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_3_macu_mult_res_reg_18_/CP
  215. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_result_reg_16_/CP
  216. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_result_reg_17_/CP
  217. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_result_reg_18_/CP
  218. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_result_reg_19_/CP
  219. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_result_reg_18_/CP
  220. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_result_reg_19_/CP
  221. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_mult_res_reg_16_/CP
  222. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_mult_res_reg_17_/CP
  223. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_result_reg_17_/CP
  224. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : qnr_divider_divider_s_pipe_reg_2__20_/CP
  225. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : qnr_divider_divider_s_pipe_reg_2__24_/CP
  226. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : qnr_divider_divider_s_pipe_reg_3__20_/CP
  227. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : qnr_divider_divider_s_pipe_reg_3__21_/CP
  228. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : qnr_divider_divider_s_pipe_reg_4__20_/CP
  229. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_result_reg_21_/CP
  230. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_mult_res_reg_17_/CP
  231. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_mult_res_reg_18_/CP
  232. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_result_reg_19_/CP
  233. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_result_reg_20_/CP
  234. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_mult_res_reg_16_/CP
  235. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_result_reg_18_/CP
  236. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_result_reg_19_/CP
  237. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_result_reg_20_/CP
  238. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_mult_res_reg_17_/CP
  239. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_mult_res_reg_18_/CP
  240. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_result_reg_18_/CP
  241. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_result_reg_19_/CP
  242. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_result_reg_20_/CP
  243. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_mult_res_reg_17_/CP
  244. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_result_reg_18_/CP
  245. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_result_reg_19_/CP
  246. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_result_reg_20_/CP
  247. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_result_reg_18_/CP
  248. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_result_reg_19_/CP
  249. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_result_reg_20_/CP
  250. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_result_reg_21_/CP
  251. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_mult_res_reg_17_/CP
  252. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_result_reg_20_/CP
  253. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_mult_res_reg_17_/CP
  254. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_mult_res_reg_18_/CP
  255. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_0_macu_result_reg_21_/CP
  256. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_result_reg_21_/CP
  257. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_result_reg_19_/CP
  258. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_result_reg_20_/CP
  259. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_macu_result_reg_18_/CP
  260. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_macu_result_reg_19_/CP
  261. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_result_reg_19_/CP
  262. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_result_reg_20_/CP
  263. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_mult_res_reg_17_/CP
  264. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_5_macu_result_reg_19_/CP
  265. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_5_macu_mult_res_reg_17_/CP
  266. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_5_macu_mult_res_reg_18_/CP
  267. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_result_reg_18_/CP
  268. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_result_reg_19_/CP
  269. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_result_reg_20_/CP
  270. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_result_reg_21_/CP
  271. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_mult_res_reg_18_/CP
  272. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_result_reg_20_/CP
  273. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_0_macu_result_reg_21_/CP
  274. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_1_macu_result_reg_20_/CP
  275. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_1_macu_result_reg_21_/CP
  276. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_1_macu_mult_res_reg_18_/CP
  277. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_mult_res_reg_17_/CP
  278. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_mult_res_reg_18_/CP
  279. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_result_reg_19_/CP
  280. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_result_reg_20_/CP
  281. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_result_reg_21_/CP
  282. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_mult_res_reg_17_/CP
  283. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_mult_res_reg_18_/CP
  284. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_result_reg_19_/CP
  285. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_result_reg_20_/CP
  286. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_result_reg_21_/CP
  287. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_mult_res_reg_15_/CP
  288. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_mult_res_reg_16_/CP
  289. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_result_reg_20_/CP
  290. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_result_reg_21_/CP
  291. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_result_reg_18_/CP
  292. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_result_reg_19_/CP
  293. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_7_macu_result_reg_18_/CP
  294. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_0_macu_result_reg_21_/CP
  295. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_0_macu_mult_res_reg_17_/CP
  296. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_0_macu_mult_res_reg_18_/CP
  297. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_2_macu_result_reg_19_/CP
  298. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_2_macu_result_reg_20_/CP
  299. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_2_macu_result_reg_21_/CP
  300. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_2_macu_mult_res_reg_18_/CP
  301. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_result_reg_19_/CP
  302. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_result_reg_20_/CP
  303. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_result_reg_21_/CP
  304. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_mult_res_reg_17_/CP
  305. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_mult_res_reg_18_/CP
  306. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_4_macu_result_reg_21_/CP
  307. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_result_reg_19_/CP
  308. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_result_reg_20_/CP
  309. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_result_reg_18_/CP
  310. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_result_reg_19_/CP
  311. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_result_reg_20_/CP
  312. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_1_macu_result_reg_19_/CP
  313. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_1_macu_result_reg_20_/CP
  314. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_result_reg_18_/CP
  315. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_result_reg_19_/CP
  316. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_result_reg_20_/CP
  317. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_3_macu_result_reg_21_/CP
  318. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_result_reg_18_/CP
  319. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_result_reg_21_/CP
  320. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_mult_res_reg_17_/CP
  321. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_mult_res_reg_18_/CP
  322. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_result_reg_19_/CP
  323. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_mult_res_reg_17_/CP
  324. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_result_reg_18_/CP
  325. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_result_reg_19_/CP
  326. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_result_reg_20_/CP
  327. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_mult_res_reg_17_/CP
  328. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_mult_res_reg_18_/CP
  329. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_0_macu_result_reg_19_/CP
  330. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_0_macu_result_reg_20_/CP
  331. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_result_reg_21_/CP
  332. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_mult_res_reg_18_/CP
  333. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_2_macu_mult_res_reg_18_/CP
  334. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_result_reg_18_/CP
  335. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_result_reg_19_/CP
  336. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_result_reg_20_/CP
  337. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_result_reg_16_/CP
  338. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_result_reg_20_/CP
  339. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_result_reg_21_/CP
  340. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_mult_res_reg_17_/CP
  341. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_mult_res_reg_18_/CP
  342. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_result_reg_21_/CP
  343. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_mult_res_reg_18_/CP
  344. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_result_reg_20_/CP
  345. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_result_reg_21_/CP
  346. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_mult_res_reg_15_/CP
  347. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_mult_res_reg_16_/CP
  348. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_mult_res_reg_17_/CP
  349. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_macu_mult_res_reg_18_/CP
  350. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_macu_result_reg_21_/CP
  351. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_macu_mult_res_reg_17_/CP
  352. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_macu_mult_res_reg_18_/CP
  353. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_0_macu_result_reg_20_/CP
  354. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_1_macu_result_reg_21_/CP
  355. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_result_reg_19_/CP
  356. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_result_reg_20_/CP
  357. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_mult_res_reg_17_/CP
  358. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_mult_res_reg_18_/CP
  359. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_result_reg_20_/CP
  360. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_mult_res_reg_17_/CP
  361. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_5_macu_result_reg_20_/CP
  362. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_5_macu_result_reg_21_/CP
  363. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_5_macu_mult_res_reg_17_/CP
  364. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_5_macu_mult_res_reg_18_/CP
  365. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_mult_res_reg_17_/CP
  366. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_mult_res_reg_17_/CP
  367. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_mult_res_reg_18_/CP
  368. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_result_reg_21_/CP
  369. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_result_reg_18_/CP
  370. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_result_reg_19_/CP
  371. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_result_reg_20_/CP
  372. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_result_reg_18_/CP
  373. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_result_reg_19_/CP
  374. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_result_reg_21_/CP
  375. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_mult_res_reg_15_/CP
  376. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_mult_res_reg_16_/CP
  377. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_result_reg_20_/CP
  378. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_mult_res_reg_17_/CP
  379. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_mult_res_reg_18_/CP
  380. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_result_reg_21_/CP
  381. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_mult_res_reg_18_/CP
  382. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_result_reg_16_/CP
  383. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_mult_res_reg_16_/CP
  384. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_result_reg_15_/CP
  385. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mult_res_reg_17_/CP
  386. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mult_res_reg_18_/CP
  387. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : qnr_divider_divider_s_pipe_reg_4__21_/CP
  388. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_result_reg_21_/CP
  389. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_mult_res_reg_17_/CP
  390. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_mult_res_reg_18_/CP
  391. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_result_reg_21_/CP
  392. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_result_reg_21_/CP
  393. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_mult_res_reg_18_/CP
  394. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_result_reg_21_/CP
  395. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_mult_res_reg_18_/CP
  396. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_result_reg_21_/CP
  397. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_result_reg_21_/CP
  398. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_macu_result_reg_21_/CP
  399. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_result_reg_21_/CP
  400. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_mult_res_reg_18_/CP
  401. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_macu_mult_res_reg_17_/CP
  402. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_mult_res_reg_17_/CP
  403. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_mult_res_reg_18_/CP
  404. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_result_reg_20_/CP
  405. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_6_macu_result_reg_21_/CP
  406. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_7_macu_result_reg_19_/CP
  407. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_result_reg_16_/CP
  408. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_result_reg_17_/CP
  409. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_result_reg_18_/CP
  410. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_mult_res_reg_16_/CP
  411. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_result_reg_16_/CP
  412. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_result_reg_17_/CP
  413. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_result_reg_18_/CP
  414. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_result_reg_19_/CP
  415. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_mult_res_reg_17_/CP
  416. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_1_macu_result_reg_21_/CP
  417. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_result_reg_21_/CP
  418. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_result_reg_19_/CP
  419. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_mult_res_reg_17_/CP
  420. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_mult_res_reg_18_/CP
  421. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_result_reg_18_/CP
  422. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_result_reg_19_/CP
  423. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_result_reg_20_/CP
  424. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_mult_res_reg_18_/CP
  425. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_0_macu_result_reg_21_/CP
  426. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_1_macu_mult_res_reg_17_/CP
  427. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_result_reg_21_/CP
  428. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_mult_res_reg_17_/CP
  429. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_macu_mult_res_reg_18_/CP
  430. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_0_macu_result_reg_21_/CP
  431. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_result_reg_21_/CP
  432. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_result_reg_20_/CP
  433. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_result_reg_21_/CP
  434. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_result_reg_21_/CP
  435. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_mult_res_reg_18_/CP
  436. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_result_reg_19_/CP
  437. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_result_reg_21_/CP
  438. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_mult_res_reg_18_/CP
  439. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_result_reg_21_/CP
  440. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_result_reg_18_/CP
  441. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_result_reg_19_/CP
  442. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_mult_res_reg_17_/CP
  443. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_result_reg_16_/CP
  444. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_result_reg_17_/CP
  445. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_result_reg_18_/CP
  446. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_result_reg_20_/CP
  447. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : qnr_divider_divider_s_pipe_reg_2__23_/CP
  448. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : qnr_divider_divider_s_pipe_reg_3__22_/CP
  449. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : qnr_divider_divider_s_pipe_reg_5__20_/CP
  450. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : qnr_divider_divider_s_pipe_reg_9__20_/CP
  451. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_5_macu_result_reg_20_/CP
  452. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_1_dct_unit_5_macu_result_reg_21_/CP
  453. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_7_macu_mult_res_reg_17_/CP
  454. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_result_reg_21_/CP
  455. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_mult_res_reg_17_/CP
  456. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_result_reg_20_/CP
  457. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_result_reg_21_/CP
  458. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_mult_res_reg_18_/CP
  459. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_result_reg_21_/CP
  460. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_result_reg_21_/CP
  461. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_6_dct_unit_7_macu_result_reg_21_/CP
  462. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_mult_res_reg_17_/CP
  463. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_mult_res_reg_18_/CP
  464. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_result_reg_20_/CP
  465. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_result_reg_21_/CP
  466. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_mult_res_reg_18_/CP
  467. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_7__21_/CP
  468. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_8__20_/CP
  469. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_8__21_/CP
  470. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_9__21_/CP
  471. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_10__20_/CP
  472. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_10__21_/CP
  473. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_10__22_/CP
  474. Phase delay = (max r/f: -0.100000/__  min r/f: -0.100000/__) : qnr_divider_divider_s_pipe_reg_11__22_/CP
  475. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_7_macu_result_reg_20_/CP
  476. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_7_macu_result_reg_21_/CP
  477. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_2_dct_unit_7_macu_mult_res_reg_18_/CP
  478. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_macu_mult_res_reg_18_/CP
  479. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_result_reg_21_/CP
  480. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_mult_res_reg_18_/CP
  481. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_result_reg_20_/CP
  482. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_result_reg_21_/CP
  483. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_result_reg_21_/CP
  484. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : qnr_divider_divider_s_pipe_reg_3__24_/CP
  485. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : qnr_divider_divider_s_pipe_reg_5__21_/CP
  486. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : qnr_divider_divider_s_pipe_reg_6__20_/CP
  487. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : qnr_divider_divider_s_pipe_reg_6__21_/CP
  488. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : qnr_divider_divider_s_pipe_reg_7__20_/CP
  489. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : qnr_divider_divider_s_pipe_reg_9__22_/CP
  490. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : qnr_divider_divider_s_pipe_reg_12__24_/CP
  491. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : qnr_divider_divider_s_pipe_reg_3__23_/CP
  492. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : qnr_divider_divider_s_pipe_reg_4__22_/CP
  493. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : qnr_divider_divider_s_pipe_reg_4__24_/CP
  494. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : qnr_divider_divider_s_pipe_reg_8__24_/CP
  495. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : qnr_divider_divider_s_pipe_reg_9__24_/CP
  496. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : qnr_divider_divider_s_pipe_reg_10__24_/CP
  497. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : qnr_divider_divider_s_pipe_reg_11__23_/CP
  498. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_4__23_/CP
  499. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_5__22_/CP
  500. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_6__22_/CP
  501. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_6__24_/CP
  502. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_7__22_/CP
  503. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_8__22_/CP
  504. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_10__23_/CP
  505. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : qnr_divider_divider_s_pipe_reg_11__24_/CP
  506. Phase delay = (max r/f: -0.180000/__  min r/f: -0.180000/__) : qnr_divider_divider_s_pipe_reg_7__24_/CP
  507. Phase delay = (max r/f: -0.180000/__  min r/f: -0.180000/__) : qnr_divider_divider_s_pipe_reg_8__23_/CP
  508. Phase delay = (max r/f: -0.180000/__  min r/f: -0.180000/__) : qnr_divider_divider_s_pipe_reg_9__23_/CP
  509. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : qnr_divider_divider_s_pipe_reg_5__23_/CP
  510. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : qnr_divider_divider_s_pipe_reg_5__24_/CP
  511. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : qnr_divider_divider_s_pipe_reg_6__23_/CP
  512. Phase delay = (max r/f: -0.200000/__  min r/f: -0.200000/__) : qnr_divider_divider_s_pipe_reg_7__23_/CP
 Added 123 Repeaters (B: 30 I: 93). Built 3 Repeater Levels for driver clk
 Phase delay: (max r/f: 0.319500/nan  min r/f: 0.319500/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 25.07 sec, cpu time is 0 hr : 0 min : 25.70 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'clk' and skew group 'default' in mode 'WC' for clock root 'clk': (CTS-141)
(1) clk [Location: (462.20, 0.26)] [Pre-CTS Fanout: 5067] [Phase Delay: (Rise: 0.319500, Fall: nan)]
 (2) qnr_divider_divider_s_pipe_reg_11__21_/CP [Location: (428.08, 455.31)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
There are 30 buffers and 93 inverters added (total area 750.24) by Clock Tree Synthesis.
Information: 0 out of 123 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 86 out of 5067, orientation changed without moving: 0
Clock sink displacement max = 5.400000 um, average = 0.029327 um
Clock sink with large displacement: 0 (Threshold: 5.400000 um)
Largest displacement cells:
Clock sink inst 'fdct_zigzag_dct_mod_dct_block_3_dct_unit_1_macu_mult_res_reg_3_' snapped from (273.80, 254.80) (MX) to (273.80, 249.40) (R0) displacement = 5.400000 um.
Clock sink inst 'fdct_zigzag_zigzag_mod_sresult_reg_22__8_' snapped from (105.00, 83.80) (R0) to (105.00, 89.20) (MX) displacement = 5.400000 um.
Clock sink inst 'fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_coef_reg_28_' snapped from (226.00, 265.60) (MX) to (226.80, 262.00) (MX) displacement = 4.400000 um.
Clock sink inst 'fdct_zigzag_zigzag_mod_sresult_reg_7__3_' snapped from (103.80, 328.60) (R0) to (103.80, 332.20) (R0) displacement = 3.600000 um.
Clock sink inst 'fdct_zigzag_zigzag_mod_sresult_reg_49__3_' snapped from (416.00, 271.00) (R0) to (416.00, 267.40) (R0) displacement = 3.600000 um.
Clock sink inst 'qnr_divider_iz_reg_23_' snapped from (280.20, 449.20) (MX) to (281.60, 451.00) (R0) displacement = 3.200000 um.
Clock sink inst 'qnr_divider_divider_d_pipe_reg_4__14_' snapped from (371.20, 422.20) (R0) to (371.60, 424.00) (MX) displacement = 2.200000 um.
Clock sink inst 'fdct_zigzag_zigzag_mod_sresult_reg_21__6_' snapped from (105.40, 85.60) (MX) to (105.20, 83.80) (R0) displacement = 2.000000 um.
Clock sink inst 'qnr_divider_divider_d_pipe_reg_6__12_' snapped from (404.20, 422.20) (R0) to (404.00, 420.40) (MX) displacement = 2.000000 um.
Clock sink inst 'fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_coef_reg_29_' snapped from (416.40, 269.20) (MX) to (416.40, 271.00) (R0) displacement = 1.800000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.32 sec, cpu time is 0 hr : 0 min : 0.32 sec. (CTS-104)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Cell ZCTSINV_21701_9167 is placed overlapping with other cells at {{237.400 33.400} {240.800 35.200}}. (ZRT-763)
Warning: Cell ZCTSINV_74309_9200 is placed overlapping with other cells at {{293.600 53.200} {297.000 55.000}}. (ZRT-763)
Warning: Cell ZCTSINV_56774_9176 is placed overlapping with other cells at {{99.800 145.000} {103.200 146.800}}. (ZRT-763)
Warning: Cell ZCTSINV_48778_9169 is placed overlapping with other cells at {{187.800 139.600} {191.200 141.400}}. (ZRT-763)
Warning: Cell ZCTSINV_101217_9203 is placed overlapping with other cells at {{244.400 134.200} {248.800 136.000}}. (ZRT-763)
Warning: Cell ZCTSINV_86726_9196 is placed overlapping with other cells at {{390.000 121.600} {393.400 123.400}}. (ZRT-763)
Warning: Cell ZCTSINV_98011_9191 is placed overlapping with other cells at {{399.200 139.600} {402.600 141.400}}. (ZRT-763)
Warning: Cell ZCTSINV_50724_9172 is placed overlapping with other cells at {{138.600 184.600} {142.000 186.400}}. (ZRT-763)
Warning: Cell fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_result_reg_3_ is placed overlapping with other cells at {{306.200 190.000} {311.400 191.800}}. (ZRT-763)
Warning: Cell ZCTSINV_196356_9107 is placed overlapping with other cells at {{42.000 317.800} {45.400 319.600}}. (ZRT-763)
Warning: Cell ZCTSINV_193696_9099 is placed overlapping with other cells at {{200.800 292.600} {204.200 294.400}}. (ZRT-763)
Warning: Cell fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_result_reg_4_ is placed overlapping with other cells at {{312.000 253.000} {317.200 254.800}}. (ZRT-763)
Warning: Cell fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_result_reg_2_ is placed overlapping with other cells at {{136.400 366.400} {141.600 368.200}}. (ZRT-763)
Warning: Cell fdct_zigzag_zigzag_mod_sresult_reg_55__11_ is placed overlapping with other cells at {{282.600 355.600} {287.800 357.400}}. (ZRT-763)
Warning: Cell ZCTSBUF_212046_9150 is placed overlapping with other cells at {{377.000 326.800} {381.400 328.600}}. (ZRT-763)
Warning: Cell ZCTSINV_142828_9131 is placed overlapping with other cells at {{439.400 386.200} {442.800 388.000}}. (ZRT-763)
Warning: Cell mult_x_51_U45 is placed overlapping with other cells at {{89.000 413.200} {91.000 415.000}}. (ZRT-763)
Warning: Cell qnr_divider_divider_d_pipe_reg_4__14_ is placed overlapping with other cells at {{371.600 424.000} {376.800 425.800}}. (ZRT-763)
Warning: Cell qnr_divider_divider_d_pipe_reg_9__10_ is placed overlapping with other cells at {{443.600 409.600} {448.800 411.400}}. (ZRT-763)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
Total number of global routed clock nets: 124
Information: The run time for clock net global routing is 0 hr : 0 min : 2.45 sec, cpu time is 0 hr : 0 min : 2.45 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design jpeg_encoder has 34640 nets, 124 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'jpeg_encoder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34638, routed nets = 124, across physical hierarchy nets = 0, parasitics cached nets = 124, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 9682, DR 0), data (VR 34517, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Cell ZCTSINV_21701_9167 is placed overlapping with other cells at {{237.400 33.400} {240.800 35.200}}. (ZRT-763)
Warning: Cell ZCTSINV_74309_9200 is placed overlapping with other cells at {{293.600 53.200} {297.000 55.000}}. (ZRT-763)
Warning: Cell ZCTSINV_56774_9176 is placed overlapping with other cells at {{99.800 145.000} {103.200 146.800}}. (ZRT-763)
Warning: Cell ZCTSINV_48778_9169 is placed overlapping with other cells at {{187.800 139.600} {191.200 141.400}}. (ZRT-763)
Warning: Cell ZCTSINV_86726_9196 is placed overlapping with other cells at {{390.000 121.600} {393.400 123.400}}. (ZRT-763)
Warning: Cell ZCTSINV_98011_9191 is placed overlapping with other cells at {{399.200 139.600} {402.600 141.400}}. (ZRT-763)
Warning: Cell ZCTSINV_50724_9172 is placed overlapping with other cells at {{138.600 184.600} {142.000 186.400}}. (ZRT-763)
Warning: Cell fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_result_reg_3_ is placed overlapping with other cells at {{306.200 190.000} {311.400 191.800}}. (ZRT-763)
Warning: Cell ZCTSINV_196356_9107 is placed overlapping with other cells at {{42.000 317.800} {45.400 319.600}}. (ZRT-763)
Warning: Cell ZCTSBUF_110591_9212 is placed overlapping with other cells at {{108.000 254.800} {109.800 256.600}}. (ZRT-763)
Warning: Cell ZCTSINV_193696_9099 is placed overlapping with other cells at {{200.800 292.600} {204.200 294.400}}. (ZRT-763)
Warning: Cell ZCTSBUF_116831_9208 is placed overlapping with other cells at {{273.200 260.200} {277.600 262.000}}. (ZRT-763)
Warning: Cell fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_result_reg_2_ is placed overlapping with other cells at {{136.400 366.400} {141.600 368.200}}. (ZRT-763)
Warning: Cell fdct_zigzag_zigzag_mod_sresult_reg_55__11_ is placed overlapping with other cells at {{282.600 355.600} {287.800 357.400}}. (ZRT-763)
Warning: Cell ZCTSBUF_214590_9146 is placed overlapping with other cells at {{377.000 323.200} {381.400 325.000}}. (ZRT-763)
Warning: Cell ZCTSINV_142828_9131 is placed overlapping with other cells at {{439.400 386.200} {442.800 388.000}}. (ZRT-763)
Warning: Cell mult_x_51_U45 is placed overlapping with other cells at {{89.000 413.200} {91.000 415.000}}. (ZRT-763)
Warning: Cell qnr_divider_divider_d_pipe_reg_4__14_ is placed overlapping with other cells at {{371.600 424.000} {376.800 425.800}}. (ZRT-763)
Warning: Cell qnr_divider_divider_d_pipe_reg_9__10_ is placed overlapping with other cells at {{443.600 409.600} {448.800 411.400}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario WC (Mode WC Corner WC)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Average gCell capacity  0.75     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  8.97     on layer (4)    M4
Average gCell capacity  8.98     on layer (5)    M5
Average gCell capacity  8.97     on layer (6)    M6
Average gCell capacity  2.24     on layer (7)    M7
Average gCell capacity  2.24     on layer (8)    M8
Average number of tracks per gCell 8.99  on layer (1)    M1
Average number of tracks per gCell 8.97  on layer (2)    M2
Average number of tracks per gCell 8.99  on layer (3)    M3
Average number of tracks per gCell 8.97  on layer (4)    M4
Average number of tracks per gCell 8.99  on layer (5)    M5
Average number of tracks per gCell 8.97  on layer (6)    M6
Average number of tracks per gCell 2.25  on layer (7)    M7
Average number of tracks per gCell 2.25  on layer (8)    M8
Number of gCells = 574592
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: jpeg_encoder; type: design; tot_drc_vio: 0; buf_ct: 123; buf_area: 750.240000; cell_area: 750.240000
start cto; name: WC:clk; type: clock; latency: 0.308018; gskew: 0.279898; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 123; buf_area: 750.240000; cell_area: 750.240000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: WC root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2799; ID = 0.3080; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 123; ClockBufArea = 750.2400; ClockCellArea = 750.2400; ClockWireLen = 26095.0200; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0001

-------------------------------------------------

HARNESS Summary: 
        Margin used: 0.005

Pre-Opt drc fixing cpu time 00:00:00.73u 00:00:00.00s 00:00:00.73e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2799; ID = 0.3080; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 123; ClockBufArea = 750.2400; ClockCellArea = 750.2400; ClockWireLen = 26095.0200; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.91 sec, cpu time is 0 hr : 0 min : 0.91 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.95 sec, cpu time is 0 hr : 0 min : 0.95 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode WC corner:  WC 
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: WC root: clk
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2799; ID = 0.3080; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 123; ClockBufArea = 750.2400; ClockCellArea = 750.2400; ClockWireLen = 26095.0200; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          3
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.3333
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        1

        # Total CPU time                  = 00h:00m:01s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.9999
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     1.9998
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.9993
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.9999
        # The rest of flow speed up       =     1.9999

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.1887

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.94u 00:00:00.37s 00:00:00.71e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.2595; ID = 0.2877; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 123; ClockBufArea = 752.7600; ClockCellArea = 752.7600; ClockWireLen = 26095.0200; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0017            0.0000          ZCTSBUF_104418_9204/I
  (1) 0.0658            0.0641          ZCTSBUF_104418_9204/Z
  (2) 0.0669            0.0011          ZCTSBUF_104347_9154/I
  (3) 0.1614            0.0945          ZCTSBUF_104347_9154/Z
  (4) 0.1951            0.0337          ZCTSBUF_103577_9153/I
  (5) 0.2874            0.0923          ZCTSBUF_103577_9153/Z
  (6) 0.2877            0.0003          rle_rle_state_reg/CP
Shortest path:
  (0) 0.0017            0.0000          ZCTSBUF_117074_9213/I
  (1) 0.0725            0.0708          ZCTSBUF_117074_9213/Z
  (2) 0.0882            0.0157          fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_mult_res_reg_17_/CP
  (3) 0.0282            -0.0600         fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_mult_res_reg_17_/CP
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.88 sec, cpu time is 0 hr : 0 min : 1.55 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.90 sec, cpu time is 0 hr : 0 min : 1.57 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode WC corner:  WC 
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: WC root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =        246
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         62
        # Failed main graph committ          =          0
        # Successful main graph commit      =        184
        # Subgraph evaluation success rate in percent =     0.7480
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =        -17

        # Accepted        removal moves =       17
        # Accepted         sizing moves =      167

        # Total CPU time                  = 00h:00m:09s
        # Total elapsed time              = 00h:00m:09s
        # Flow total speed up             =     0.9999
        # Commit CPU time                 = 00h:00m:02s
        # Commit elapsed time             = 00h:00m:02s
        # Commit speed up                 =     0.9997
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9981
        # Sg CPU time                     = 00h:00m:06s
        # Sg elapsed time                 = 00h:00m:06s
        # Sg speed up                     =     0.9999
        # The rest of flow speed up       =     1.0000

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.2235; ID = 0.2848; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 106; ClockBufArea = 282.9600; ClockCellArea = 282.9600; ClockWireLen = 25872.7500; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:09.93u 00:00:00.01s 00:00:09.94e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 9.94 sec, cpu time is 0 hr : 0 min : 9.94 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 9.96 sec, cpu time is 0 hr : 0 min : 9.96 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: WC root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.2235; ID = 0.2848; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 106; ClockBufArea = 282.9600; ClockCellArea = 282.9600; ClockWireLen = 25872.7500; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9999

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.10u 00:00:00.00s 00:00:00.10e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.2235; ID = 0.2848; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 106; ClockBufArea = 282.9600; ClockCellArea = 282.9600; ClockWireLen = 25872.7500; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.26 sec, cpu time is 0 hr : 0 min : 0.26 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.26 sec, cpu time is 0 hr : 0 min : 0.26 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34621, routed nets = 107, across physical hierarchy nets = 0, parasitics cached nets = 107, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:WC               Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.2533  0.2533  0.2533  0.2533   WC

Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.883131 ohm/um, via_r = 1.388100 ohm/cut, c = 0.143274 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.878814 ohm/um, via_r = 1.482201 ohm/cut, c = 0.143418 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34621, routed nets = 107, across physical hierarchy nets = 0, parasitics cached nets = 34621, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 106; ClockBufArea = 282.9600; ClockCellArea = 282.9600; ClockWireLen = 25872.7500; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   tsmc65/BUFFD0
   tsmc65/BUFFD1
   tsmc65/BUFFD2
   tsmc65/BUFFD3
   tsmc65/BUFFD4
   tsmc65/BUFFD6
   tsmc65/BUFFD8
   tsmc65/BUFFD12
   tsmc65/BUFFD16
   tsmc65/CKBD0
   tsmc65/CKBD1
   tsmc65/CKBD2
   tsmc65/CKBD3
   tsmc65/CKBD4
   tsmc65/CKBD6
   tsmc65/CKBD8
   tsmc65/CKBD12
   tsmc65/CKBD16
   tsmc65/CKND0
   tsmc65/CKND1
   tsmc65/CKND2
   tsmc65/CKND3
   tsmc65/CKND4
   tsmc65/CKND6
   tsmc65/CKND8
   tsmc65/CKND12
   tsmc65/CKND16
   tsmc65/INVD0
   tsmc65/INVD1
   tsmc65/INVD2
   tsmc65/INVD3
   tsmc65/INVD4
   tsmc65/INVD6
   tsmc65/INVD8
   tsmc65/INVD12
   tsmc65/INVD16

ICG reference list:
   tsmc65/CKLHQD1
   tsmc65/CKLHQD2
   tsmc65/CKLHQD3
   tsmc65/CKLHQD4
   tsmc65/CKLHQD6
   tsmc65/CKLHQD8
   tsmc65/CKLHQD12
   tsmc65/CKLHQD16
   tsmc65/CKLNQD1
   tsmc65/CKLNQD2
   tsmc65/CKLNQD3
   tsmc65/CKLNQD4
   tsmc65/CKLNQD6
   tsmc65/CKLNQD8
   tsmc65/CKLNQD12
   tsmc65/CKLNQD16


register reference list:
   tsmc65/DFCND1
   tsmc65/DFCND2
   tsmc65/DFCND4
   tsmc65/DFCNQD1
   tsmc65/DFCNQD2
   tsmc65/DFCNQD4
   tsmc65/DFCSND1
   tsmc65/DFCSND2
   tsmc65/DFCSND4
   tsmc65/DFCSNQD1
   tsmc65/DFCSNQD2
   tsmc65/DFCSNQD4
   tsmc65/DFD1
   tsmc65/DFD2
   tsmc65/DFD4
   tsmc65/DFKCND1
   tsmc65/DFKCND2
   tsmc65/DFKCND4
   tsmc65/DFKCNQD1
   tsmc65/DFKCNQD2
   tsmc65/DFKCNQD4
   tsmc65/DFKCSND1
   tsmc65/DFKCSND2
   tsmc65/DFKCSND4
   tsmc65/DFKSND1
   tsmc65/DFKSND2
   tsmc65/DFKSND4
   tsmc65/DFNCND1
   tsmc65/DFNCND2
   tsmc65/DFNCND4
   tsmc65/DFNCSND1
   tsmc65/DFNCSND2
   tsmc65/DFNCSND4
   tsmc65/DFND1
   tsmc65/DFND2
   tsmc65/DFND4
   tsmc65/DFNSND1
   tsmc65/DFNSND2
   tsmc65/DFNSND4
   tsmc65/DFQD1
   tsmc65/DFQD2
   tsmc65/DFQD4
   tsmc65/DFSND1
   tsmc65/DFSND2
   tsmc65/DFSND4
   tsmc65/DFSNQD1
   tsmc65/DFSNQD2
   tsmc65/DFSNQD4
   tsmc65/DFXD1
   tsmc65/DFXD2
   tsmc65/DFXD4
   tsmc65/DFXQD1
   tsmc65/DFXQD2
   tsmc65/DFXQD4
   tsmc65/EDFCND1
   tsmc65/EDFCND2
   tsmc65/EDFCND4
   tsmc65/EDFCNQD1
   tsmc65/EDFCNQD2
   tsmc65/EDFCNQD4
   tsmc65/EDFD1
   tsmc65/EDFD2
   tsmc65/EDFD4
   tsmc65/EDFKCND1
   tsmc65/EDFKCND2
   tsmc65/EDFKCND4
   tsmc65/EDFKCNQD1
   tsmc65/EDFKCNQD2
   tsmc65/EDFKCNQD4
   tsmc65/EDFQD1
   tsmc65/EDFQD2
   tsmc65/EDFQD4
   tsmc65/LHCND1
   tsmc65/LHCND2
   tsmc65/LHCND4
   tsmc65/LHCNDD1
   tsmc65/LHCNDD2
   tsmc65/LHCNDD4
   tsmc65/LHCNDQD1
   tsmc65/LHCNDQD2
   tsmc65/LHCNDQD4
   tsmc65/LHCNQD1
   tsmc65/LHCNQD2
   tsmc65/LHCNQD4
   tsmc65/LHCSND1
   tsmc65/LHCSND2
   tsmc65/LHCSND4
   tsmc65/LHCSNDD1
   tsmc65/LHCSNDD2
   tsmc65/LHCSNDD4
   tsmc65/LHCSNDQD1
   tsmc65/LHCSNDQD2
   tsmc65/LHCSNDQD4
   tsmc65/LHCSNQD1
   tsmc65/LHCSNQD2
   tsmc65/LHCSNQD4
   tsmc65/LHD1
   tsmc65/LHD2
   tsmc65/LHD4
   tsmc65/LHQD1
   tsmc65/LHQD2
   tsmc65/LHQD4
   tsmc65/LHSND1
   tsmc65/LHSND2
   tsmc65/LHSND4
   tsmc65/LHSNDD1
   tsmc65/LHSNDD2
   tsmc65/LHSNDD4
   tsmc65/LHSNDQD1
   tsmc65/LHSNDQD2
   tsmc65/LHSNDQD4
   tsmc65/LHSNQD1
   tsmc65/LHSNQD2
   tsmc65/LHSNQD4
   tsmc65/LNCND1
   tsmc65/LNCND2
   tsmc65/LNCND4
   tsmc65/LNCNDD1
   tsmc65/LNCNDD2
   tsmc65/LNCNDD4
   tsmc65/LNCNDQD1
   tsmc65/LNCNDQD2
   tsmc65/LNCNDQD4
   tsmc65/LNCNQD1
   tsmc65/LNCNQD2
   tsmc65/LNCNQD4
   tsmc65/LNCSND1
   tsmc65/LNCSND2
   tsmc65/LNCSND4
   tsmc65/LNCSNDD1
   tsmc65/LNCSNDD2
   tsmc65/LNCSNDD4
   tsmc65/LNCSNDQD1
   tsmc65/LNCSNDQD2
   tsmc65/LNCSNDQD4
   tsmc65/LNCSNQD1
   tsmc65/LNCSNQD2
   tsmc65/LNCSNQD4
   tsmc65/LND1
   tsmc65/LND2
   tsmc65/LND4
   tsmc65/LNQD1
   tsmc65/LNQD2
   tsmc65/LNQD4
   tsmc65/LNSND1
   tsmc65/LNSND2
   tsmc65/LNSND4
   tsmc65/LNSNDD1
   tsmc65/LNSNDD2
   tsmc65/LNSNDD4
   tsmc65/LNSNDQD1
   tsmc65/LNSNDQD2
   tsmc65/LNSNDQD4
   tsmc65/LNSNQD1
   tsmc65/LNSNQD2
   tsmc65/LNSNQD4
   tsmc65/SDFCND0
   tsmc65/SDFCND1
   tsmc65/SDFCND2
   tsmc65/SDFCND4
   tsmc65/SDFCNQD0
   tsmc65/SDFCNQD1
   tsmc65/SDFCNQD2
   tsmc65/SDFCNQD4
   tsmc65/SDFCSND0
   tsmc65/SDFCSND1
   tsmc65/SDFCSND2
   tsmc65/SDFCSND4
   tsmc65/SDFCSNQD0
   tsmc65/SDFCSNQD1
   tsmc65/SDFCSNQD2
   tsmc65/SDFCSNQD4
   tsmc65/SDFD0
   tsmc65/SDFD1
   tsmc65/SDFD2
   tsmc65/SDFD4
   tsmc65/SDFKCND0
   tsmc65/SDFKCND1
   tsmc65/SDFKCND2
   tsmc65/SDFKCND4
   tsmc65/SDFKCNQD0
   tsmc65/SDFKCNQD1
   tsmc65/SDFKCNQD2
   tsmc65/SDFKCNQD4
   tsmc65/SDFKCSND0
   tsmc65/SDFKCSND1
   tsmc65/SDFKCSND2
   tsmc65/SDFKCSND4
   tsmc65/SDFKCSNQD0
   tsmc65/SDFKCSNQD1
   tsmc65/SDFKCSNQD2
   tsmc65/SDFKCSNQD4
   tsmc65/SDFKSND0
   tsmc65/SDFKSND1
   tsmc65/SDFKSND2
   tsmc65/SDFKSND4
   tsmc65/SDFKSNQD0
   tsmc65/SDFKSNQD1
   tsmc65/SDFKSNQD2
   tsmc65/SDFKSNQD4
   tsmc65/SDFNCND0
   tsmc65/SDFNCND1
   tsmc65/SDFNCND2
   tsmc65/SDFNCND4
   tsmc65/SDFNCSND0
   tsmc65/SDFNCSND1
   tsmc65/SDFNCSND2
   tsmc65/SDFNCSND4
   tsmc65/SDFND0
   tsmc65/SDFND1
   tsmc65/SDFND2
   tsmc65/SDFND4
   tsmc65/SDFNSND0
   tsmc65/SDFNSND1
   tsmc65/SDFNSND2
   tsmc65/SDFNSND4
   tsmc65/SDFQD0
   tsmc65/SDFQD1
   tsmc65/SDFQD2
   tsmc65/SDFQD4
   tsmc65/SDFQND0
   tsmc65/SDFQND1
   tsmc65/SDFQND2
   tsmc65/SDFQND4
   tsmc65/SDFSND0
   tsmc65/SDFSND1
   tsmc65/SDFSND2
   tsmc65/SDFSND4
   tsmc65/SDFSNQD0
   tsmc65/SDFSNQD1
   tsmc65/SDFSNQD2
   tsmc65/SDFSNQD4
   tsmc65/SDFXD0
   tsmc65/SDFXD1
   tsmc65/SDFXD2
   tsmc65/SDFXD4
   tsmc65/SDFXQD0
   tsmc65/SDFXQD1
   tsmc65/SDFXQD2
   tsmc65/SDFXQD4
   tsmc65/SEDFCND0
   tsmc65/SEDFCND1
   tsmc65/SEDFCND2
   tsmc65/SEDFCND4
   tsmc65/SEDFCNQD0
   tsmc65/SEDFCNQD1
   tsmc65/SEDFCNQD2
   tsmc65/SEDFCNQD4
   tsmc65/SEDFD0
   tsmc65/SEDFD1
   tsmc65/SEDFD2
   tsmc65/SEDFD4
   tsmc65/SEDFXD0
   tsmc65/SEDFXD1
   tsmc65/SEDFXD2
   tsmc65/SEDFXD4
   tsmc65/SEDFKCND0
   tsmc65/SEDFKCND1
   tsmc65/SEDFKCND2
   tsmc65/SEDFKCND4
   tsmc65/SEDFKCNQD0
   tsmc65/SEDFKCNQD1
   tsmc65/SEDFKCNQD2
   tsmc65/SEDFKCNQD4
   tsmc65/SEDFQD0
   tsmc65/SEDFQD1
   tsmc65/SEDFQD2
   tsmc65/SEDFQD4
   tsmc65/SEDFQXD0
   tsmc65/SEDFQXD1
   tsmc65/SEDFQXD2
   tsmc65/SEDFQXD4
   tsmc65/SEDFQND0
   tsmc65/SEDFQND1
   tsmc65/SEDFQND2
   tsmc65/SEDFQND4
   tsmc65/SEDFQNXD0
   tsmc65/SEDFQNXD1
   tsmc65/SEDFQNXD2
   tsmc65/SEDFQNXD4

Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0, offRoute=0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0, offRoute=1
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0, offRoute=1
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0, offRoute=0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 1.666534, elapsed 1.666645, speed up 0.999933.

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
   clock_opt.flow.enable_clock_power_recovery = area

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 9789, DR 0), data (VR 34517, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario WC.
Information: Doing activity propagation for mode 'WC' and corner 'WC' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario WC (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 26.858534, Leakage = 1.034268, Internal = 19.774965, Switching = 6.049300

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.230456, TNS = -19.374105, NVP = 291
 Design (hold) WNHS = -0.035022, TNHS = -0.137286, NHVP = 7

    Scenario WC  WNS = -0.230456, TNS = -19.374105, NVP = 291
    Scenario WC  WNHS = -0.035022, TNHS = -0.137286, NHVP = 7
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.230, TNS = -19.374, NVP = 291, UNWEIGHTED_TNS = -19.374, WNHS = -0.035, TNHS = -0.137, NHVP = 7, UNWEIGHTED_TNHS = -0.137, R2R(wns=-0.230456, tns=-19.374105, nvp=291)
 All scenarios used by CCD
    scenario 0: WC , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: WC, id = 1
          corner: WC, id = 1
          isSetup: wns = -0.230456, unweighted tns = -19.374105
          isHold: wns = -0.035022, unweighted tns = -0.137286

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              7
  # Valid linear regressions                     7
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:05s
  # Total elapsed time                           00h:00m:05s
  # Flow total speed up                          1.129489
  # Init lazy tns CPU time                       00h:00m:04s
  # Init lazy tns elapsed time                   00h:00m:03s
  # Init lazy tns speed up                       1.189418
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.999938
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.000011
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.999978
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 93.81%
     Prepare moo/get initial QOR:                3.21%
     Commit/annotate budget:                     0.00%
     Solve runtime: 2.86% of which 1.65% is incremental-LP runtime
     Other:                                      0.12%

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.230456, TNS = -19.374105, NVP = 291
 Design (hold) WNHS = -0.035022, TNHS = -0.137286, NHVP = 7

    Scenario WC  WNS = -0.230456, TNS = -19.374105, NVP = 291
    Scenario WC  WNHS = -0.035022, TNHS = -0.137286, NHVP = 7
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.230, TNS = -19.374, NVP = 291, UNWEIGHTED_TNS = -19.374, WNHS = -0.035, TNHS = -0.137, NHVP = 7, UNWEIGHTED_TNHS = -0.137, R2R(wns=-0.230456, tns=-19.374105, nvp=291)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:02s
  # Total elapsed time                           00h:00m:02s
  # Flow total speed up                          0.999938
  # Init lazy tns CPU time                       00h:00m:02s
  # Init lazy tns elapsed time                   00h:00m:02s
  # Init lazy tns speed up                       0.999940
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.999084

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.230456, TNS = -19.374105, NVP = 291
 Design (hold) WNHS = -0.035022, TNHS = -0.137286, NHVP = 7

    Scenario WC  WNS = -0.230456, TNS = -19.374105, NVP = 291
    Scenario WC  WNHS = -0.035022, TNHS = -0.137286, NHVP = 7
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.230, TNS = -19.374, NVP = 291, UNWEIGHTED_TNS = -19.374, WNHS = -0.035, TNHS = -0.137, NHVP = 7, UNWEIGHTED_TNHS = -0.137, R2R(wns=-0.230456, tns=-19.374105, nvp=291)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              36
  # Valid linear regressions                     36
  # Seeds with valid budget                      13
  # Seeds with accepted implementation           13
  # NumCTCells changed                           2

  # Number of cells sized                        11
  # Number of cells added                        2
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:12s
  # Total elapsed time                           00h:00m:12s
  # Flow total speed up                          0.999954
  # Init lazy tns CPU time                       00h:00m:02s
  # Init lazy tns elapsed time                   00h:00m:02s
  # Init lazy tns speed up                       1.000042
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.999925
  # Linear regression CPU time                   00h:00m:04s
  # Linear regression elapsed time               00h:00m:04s
  # Linear regression speed up                   0.999861
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.999906
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 75.26%
     Prepare moo/get initial QOR:                7.70%
     Commit/annotate budget:                     0.00%
     Solve runtime: 16.58% of which 11.16% is incremental-LP runtime
     Other:                                      0.47%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.999998
  # Commit CPU time                              00h:00m:04s
  # Commit elapsed time                          00h:00m:04s
  # Commit speed up                              0.999992

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.179778, TNS = -6.305489, NVP = 143
 Design (hold) WNHS = -0.035001, TNHS = -0.147211, NHVP = 7

    Scenario WC  WNS = -0.179778, TNS = -6.305489, NVP = 143
    Scenario WC  WNHS = -0.035001, TNHS = -0.147211, NHVP = 7
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.180, TNS = -6.305, NVP = 143, UNWEIGHTED_TNS = -6.305, WNHS = -0.035, TNHS = -0.147, NHVP = 7, UNWEIGHTED_TNHS = -0.147, R2R(wns=-0.179778, tns=-6.305489, nvp=143)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              57
  # Valid linear regressions                     56
  # Seeds with valid budget                      24
  # Seeds with accepted implementation           24
  # NumCTCells changed                           -2

  # Number of cells sized                        24
  # Number of cells added                        0
  # Number of cells removed                      2
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:11s
  # Total elapsed time                           00h:00m:11s
  # Flow total speed up                          1.010202
  # Init lazy tns CPU time                       00h:00m:03s
  # Init lazy tns elapsed time                   00h:00m:03s
  # Init lazy tns speed up                       0.999987
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.999108
  # Linear regression CPU time                   00h:00m:02s
  # Linear regression elapsed time               00h:00m:02s
  # Linear regression speed up                   0.999929
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.000037
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 55.68%
     Prepare moo/get initial QOR:                17.62%
     Commit/annotate budget:                     0.00%
     Solve runtime: 25.87% of which 16.32% is incremental-LP runtime
     Other:                                      0.83%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.999949
  # Commit CPU time                              00h:00m:04s
  # Commit elapsed time                          00h:00m:03s
  # Commit speed up                              1.023904

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.144973, TNS = -5.952319, NVP = 145
 Design (hold) WNHS = -0.034772, TNHS = -0.152857, NHVP = 7

    Scenario WC  WNS = -0.144973, TNS = -5.952319, NVP = 145
    Scenario WC  WNHS = -0.034772, TNHS = -0.152857, NHVP = 7
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.145, TNS = -5.952, NVP = 145, UNWEIGHTED_TNS = -5.952, WNHS = -0.035, TNHS = -0.153, NHVP = 7, UNWEIGHTED_TNHS = -0.153, R2R(wns=-0.144973, tns=-5.952319, nvp=145)
 CCD flow runtime: cpu 41.637768, elapsed 40.824551, speed up 1.019920.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 106; ClockBufArea = 281.1600; ClockCellArea = 281.1600; ClockWireLen = 25868.4950; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 52.17 sec, cpu time is 0 hr : 0 min : 53.47 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =   388 

No. doRoutes           =   201 
No. doUnroutes         =   160 
No. redoRoutes         =     6 
No. redoUnroutes       =     4 
No. undoRoutes         =   129 
No. undoUnroutes       =    96 
No. commitRoutes       =    23 
No. commitUnroutes     =    40 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Info:: Timing driven is turned off in route_group -all_clock_nets
Info:: Crosstalk driven is turned off in route_group -all_clock_nets
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Cell ZCTSINV_48778_9169 is placed overlapping with other cells at {{187.800 139.600} {189.000 141.400}}. (ZRT-763)
Warning: Cell ZCTSINV_101217_9203 is placed overlapping with other cells at {{244.400 134.200} {247.800 136.000}}. (ZRT-763)
Warning: Cell fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_result_reg_3_ is placed overlapping with other cells at {{306.200 190.000} {311.400 191.800}}. (ZRT-763)
Warning: Cell ZCTSINV_193696_9099 is placed overlapping with other cells at {{200.800 292.600} {202.200 294.400}}. (ZRT-763)
Warning: Cell fdct_zigzag_dct_mod_dct_block_2_dct_unit_3_macu_result_reg_4_ is placed overlapping with other cells at {{312.000 253.000} {317.200 254.800}}. (ZRT-763)
Warning: Cell fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_result_reg_2_ is placed overlapping with other cells at {{136.400 366.400} {141.600 368.200}}. (ZRT-763)
Warning: Cell fdct_zigzag_zigzag_mod_sresult_reg_55__11_ is placed overlapping with other cells at {{282.600 355.600} {287.800 357.400}}. (ZRT-763)
Warning: Cell ZCTSBUF_212046_9150 is placed overlapping with other cells at {{377.000 326.800} {379.400 328.600}}. (ZRT-763)
Warning: Cell ZCTSINV_142828_9131 is placed overlapping with other cells at {{439.400 386.200} {440.800 388.000}}. (ZRT-763)
Warning: Cell qnr_divider_divider_d_pipe_reg_4__14_ is placed overlapping with other cells at {{371.600 424.000} {376.800 425.800}}. (ZRT-763)
Warning: Cell qnr_divider_divider_d_pipe_reg_9__10_ is placed overlapping with other cells at {{443.600 409.600} {448.800 411.400}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   57  Alloctr   58  Proc 4764 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,481.60um,480.80um)
Number of routing layers = 8
layer M1, dir Ver, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M8, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   63  Alloctr   64  Proc 4764 
Net statistics:
Total number of nets     = 34626
Number of nets to route  = 107
Number of single or zero port nets = 3
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-low = 2
101 nets are partially connected,
 of which 0 are detail routed and 101 are global routed.
11 nets are fully connected,
 of which 5 are detail routed and 6 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Build All Nets] Total (MB): Used   89  Alloctr   90  Proc 4764 
Net length statistics: 
Net Count(Ignore Fully Rted) 101, Total Half Perimeter Wire Length (HPWL) 10727 microns
HPWL   0 ~   50 microns: Net Count        2     Total HPWL           70 microns
HPWL  50 ~  100 microns: Net Count       78     Total HPWL         6046 microns
HPWL 100 ~  200 microns: Net Count       11     Total HPWL         1451 microns
HPWL 200 ~  300 microns: Net Count        7     Total HPWL         1677 microns
HPWL 300 ~  400 microns: Net Count        1     Total HPWL          363 microns
HPWL 400 ~  500 microns: Net Count        1     Total HPWL          494 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        1     Total HPWL          626 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Average gCell capacity  0.75     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  8.97     on layer (4)    M4
Average gCell capacity  8.98     on layer (5)    M5
Average gCell capacity  8.97     on layer (6)    M6
Average gCell capacity  2.24     on layer (7)    M7
Average gCell capacity  2.24     on layer (8)    M8
Average number of tracks per gCell 8.99  on layer (1)    M1
Average number of tracks per gCell 8.97  on layer (2)    M2
Average number of tracks per gCell 8.99  on layer (3)    M3
Average number of tracks per gCell 8.97  on layer (4)    M4
Average number of tracks per gCell 8.99  on layer (5)    M5
Average number of tracks per gCell 8.97  on layer (6)    M6
Average number of tracks per gCell 2.25  on layer (7)    M7
Average number of tracks per gCell 2.25  on layer (8)    M8
Number of gCells = 574592
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Congestion Map] Total (MB): Used   97  Alloctr   99  Proc 4764 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   98  Alloctr   99  Proc 4764 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   37  Alloctr   37  Proc    0 
[End of Build Data] Total (MB): Used   98  Alloctr   99  Proc 4764 
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  166  Alloctr  167  Proc 4764 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (787 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  166  Alloctr  167  Proc 4764 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    11 Max = 2 GRCs =    10 (0.01%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =    11 Max = 2 (GRCs =  1) GRCs =    10 (0.01%)
Initial. M1         Overflow =    11 Max = 2 (GRCs =  1) GRCs =    10 (0.01%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 24350.48
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1690.05
Initial. Layer M3 wire length = 13397.28
Initial. Layer M4 wire length = 8253.79
Initial. Layer M5 wire length = 280.63
Initial. Layer M6 wire length = 7.20
Initial. Layer M7 wire length = 393.71
Initial. Layer M8 wire length = 327.81
Initial. Total Number of Contacts = 13815
Initial. Via VIA12 count = 5447
Initial. Via VIA23 count = 5601
Initial. Via VIA34 count = 2654
Initial. Via VIA45 count = 79
Initial. Via VIA56 count = 13
Initial. Via VIA67 count = 11
Initial. Via VIA78 count = 10
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  166  Alloctr  167  Proc 4764 

Congestion utilization per direction:
Average vertical track utilization   =  0.67 %
Peak    vertical track utilization   = 20.00 %
Average horizontal track utilization =  0.89 %
Peak    horizontal track utilization = 34.48 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   97  Alloctr   97  Proc    0 
[End of Global Routing] Total (MB): Used  158  Alloctr  159  Proc 4764 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[End of dbOut] Total (MB): Used   89  Alloctr   90  Proc 4764 
Skip track assign
Skip detail route
Updating the database ...
There are 17 buffers reduced and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 5067 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 107 flat clock tree nets.
There are 106 non-sink instances (total area 281.16) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 13 buffers and 93 inverters (total area 281.16).
 Compilation of clock trees finished successfully
 Run time for cts 00:01:49.51u 00:00:02.04s 00:01:48.96e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-04-28 18:14:06 / Session:  00:25:49 / Command:  00:01:57 / CPU:  00:01:58 / Memory: 1651 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design jpeg_encoder has 34623 nets, 107 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'jpeg_encoder'. (NEX-022)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.883131 ohm/um, via_r = 1.388100 ohm/cut, c = 0.143235 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.878849 ohm/um, via_r = 1.482206 ohm/cut, c = 0.143414 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34621, routed nets = 107, across physical hierarchy nets = 0, parasitics cached nets = 34621, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:  1558 s (  0.43 hr )  ELAPSE:  1556 s (  0.43 hr )  MEM-PEAK:  1651 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:  1559 s (  0.43 hr )  ELAPSE:  1557 s (  0.43 hr )  MEM-PEAK:  1651 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario WC.
Information: Doing activity propagation for mode 'WC' and corner 'WC' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario WC (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: WC

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1453     5.9561    147   0.0346     0.1532      7
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1453     5.9561   5.9561    147   0.0346     0.1532      7        0     0.0000        0 1034143.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.1453     5.9561   5.9561    147   0.0346     0.1532      7        0     0.0000        0 1034143.00    129567.24      32141       1330       2205
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.1453     5.9561   5.9561    147   0.0346     0.1532      7        0        0 1034143.00    129567.24      32141
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt initialization complete         CPU:  1578 s (  0.44 hr )  ELAPSE:  1576 s (  0.44 hr )  MEM-PEAK:  1651 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario WC  WNS = 0.145279, TNS = 5.956130, NVP = 147
    Scenario WC  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:26:16     0.145     5.956 1.296e+05     0.000     0.000      1330      2205         0     0.000      1651 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1700 seconds to build cellmap data
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
Total 0.7100 seconds to load 32141 cell instances into cellmap
Moveable cells: 26968; Application fixed cells: 5173; Macro cells: 0; User fixed cells: 0
Average cell width 2.2396, cell height 1.8000, cell area 4.0312 for total 32141 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          5.96        5.96      0.15         -     129567.24  1034143.00       32141              0.44      1651

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.44      1651
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
Core Area = 50 X 50 ()
Clock-opt optimization Phase 6 Iter  2          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.44      1651
Clock-opt optimization Phase 6 Iter  3          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.44      1651

Layer name: M1, Mask name: metal1, Layer number: 31
Layer name: M2, Mask name: metal2, Layer number: 32
Layer name: M3, Mask name: metal3, Layer number: 33
Layer name: M4, Mask name: metal4, Layer number: 34
Layer name: M5, Mask name: metal5, Layer number: 35
Layer name: M6, Mask name: metal6, Layer number: 36
Layer name: M7, Mask name: metal7, Layer number: 37
Layer name: M8, Mask name: metal8, Layer number: 38
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.44      1651
Clock-opt optimization Phase 7 Iter  2          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.44      1651
Clock-opt optimization Phase 7 Iter  3          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.44      1651
Clock-opt optimization Phase 7 Iter  4          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.44      1651
Clock-opt optimization Phase 7 Iter  5          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.44      1651
Clock-opt optimization Phase 7 Iter  6          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.44      1651
Clock-opt optimization Phase 7 Iter  7          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.44      1651
Clock-opt optimization Phase 7 Iter  8          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.44      1651
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
Core Area = 50 X 50 ()
Clock-opt optimization Phase 7 Iter  9          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.44      1651
Clock-opt optimization Phase 7 Iter 10          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.45      1651
Clock-opt optimization Phase 7 Iter 11          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.45      1651
Clock-opt optimization Phase 7 Iter 12          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.45      1651
Clock-opt optimization Phase 7 Iter 13          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.45      1651
Clock-opt optimization Phase 7 Iter 14          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.45      1651
Clock-opt optimization Phase 7 Iter 15          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.45      1651
Clock-opt optimization Phase 7 Iter 16          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.45      1651
Clock-opt optimization Phase 7 Iter 17          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.45      1651
Clock-opt optimization Phase 7 Iter 18          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.45      1651
Clock-opt optimization Phase 7 Iter 19          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.45      1651
Clock-opt optimization Phase 7 Iter 20          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.45      1651
Clock-opt optimization Phase 7 Iter 21          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.45      1651
Clock-opt optimization Phase 7 Iter 22          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.45      1651
Clock-opt optimization Phase 7 Iter 23          5.96        5.96      0.15         -     129304.80  1029662.25       32141              0.45      1651

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.15         -     129998.16  1043273.19       32373              0.45      1651

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-04-28 18:15:33 / Session:  00:27:17 / Command:  00:03:25 / CPU:  00:03:26 / Memory: 1651 MB (FLW-8100)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.15         -     129998.16  1043273.19       32373              0.45      1651
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   WC   (Mode: WC; Corner: WC)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tsmc65/BUFFD0
   tsmc65/BUFFD1
   tsmc65/BUFFD2
   tsmc65/BUFFD3
   tsmc65/BUFFD4
   tsmc65/BUFFD6
   tsmc65/BUFFD8
   tsmc65/BUFFD12
   tsmc65/BUFFD16
   tsmc65/CKBD0
   tsmc65/CKBD1
   tsmc65/CKBD2
   tsmc65/CKBD3
   tsmc65/CKBD4
   tsmc65/CKBD6
   tsmc65/CKBD8
   tsmc65/CKBD12
   tsmc65/CKBD16
   tsmc65/CKND0
   tsmc65/CKND1
   tsmc65/CKND2
   tsmc65/CKND3
   tsmc65/CKND4
   tsmc65/CKND6
   tsmc65/CKND8
   tsmc65/CKND12
   tsmc65/CKND16
   tsmc65/INVD0
   tsmc65/INVD1
   tsmc65/INVD2
   tsmc65/INVD3
   tsmc65/INVD4
   tsmc65/INVD6
   tsmc65/INVD8
   tsmc65/INVD12
   tsmc65/INVD16

ICG reference list:
   tsmc65/CKLHQD1
   tsmc65/CKLHQD2
   tsmc65/CKLHQD3
   tsmc65/CKLHQD4
   tsmc65/CKLHQD6
   tsmc65/CKLHQD8
   tsmc65/CKLHQD12
   tsmc65/CKLHQD16
   tsmc65/CKLNQD1
   tsmc65/CKLNQD2
   tsmc65/CKLNQD3
   tsmc65/CKLNQD4
   tsmc65/CKLNQD6
   tsmc65/CKLNQD8
   tsmc65/CKLNQD12
   tsmc65/CKLNQD16

Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 1.16 sec, cpu time is 0 hr : 0 min : 1.15 sec. (CTS-104)
Info: run final cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 0
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3466 total shapes.
Cached 0 vias out of 13815 total vias.
Total 0.2600 seconds to build cellmap data
INFO: creating 54(r) x 54(c) GridCells YDim 9 XDim 9
INFO: number of GridCells (jpeg_encoder): 2916
INFO: creating 54(r) x 54(c) GridCells YDim 9 XDim 9
INFO: number of GridCells (jpeg_encoder): 2916
Total 1.0600 seconds to load 32373 cell instances into cellmap
Moveable cells: 27200; Application fixed cells: 5173; Macro cells: 0; User fixed cells: 0
Average cell width 2.2309, cell height 1.8000, cell area 4.0156 for total 32373 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 1.41 sec, cpu time is 0 hr : 0 min : 1.41 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34853, routed nets = 107, across physical hierarchy nets = 0, parasitics cached nets = 107, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Cell ZBUF_9_inst_9465 is placed overlapping with other cells at {{222.400 20.800} {223.200 22.600}}. (ZRT-763)
Warning: Cell ZBUF_1994_inst_9510 is placed overlapping with other cells at {{243.400 46.000} {247.800 47.800}}. (ZRT-763)
Warning: Cell ZBUF_527_inst_9398 is placed overlapping with other cells at {{63.200 110.800} {67.600 112.600}}. (ZRT-763)
Warning: Cell DP_OP_618J1_161_5377_U28 is placed overlapping with other cells at {{81.800 109.000} {83.000 110.800}}. (ZRT-763)
Warning: Cell ZCTSINV_48778_9169 is placed overlapping with other cells at {{187.800 139.600} {189.000 141.400}}. (ZRT-763)
Warning: Cell ZCTSINV_101217_9203 is placed overlapping with other cells at {{244.400 134.200} {247.800 136.000}}. (ZRT-763)
Warning: Cell mult_x_53_U233 is placed overlapping with other cells at {{207.200 166.600} {209.200 168.400}}. (ZRT-763)
Warning: Cell ZBUF_81_inst_9609 is placed overlapping with other cells at {{243.200 161.200} {245.000 163.000}}. (ZRT-763)
Warning: Cell ZBUF_2100_inst_9428 is placed overlapping with other cells at {{370.000 217.000} {374.400 218.800}}. (ZRT-763)
Warning: Cell ZBUF_203_inst_9408 is placed overlapping with other cells at {{31.200 256.600} {33.000 258.400}}. (ZRT-763)
Warning: Cell ZCTSINV_193696_9099 is placed overlapping with other cells at {{200.800 292.600} {202.200 294.400}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_4086 is placed overlapping with other cells at {{276.800 244.000} {278.000 245.800}}. (ZRT-763)
Warning: Cell ZBUF_2276_inst_9521 is placed overlapping with other cells at {{370.000 253.000} {374.400 254.800}}. (ZRT-763)
Warning: Cell fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_result_reg_2_ is placed overlapping with other cells at {{136.400 366.400} {141.600 368.200}}. (ZRT-763)
Warning: Cell fdct_zigzag_zigzag_mod_sresult_reg_55__11_ is placed overlapping with other cells at {{282.600 355.600} {287.800 357.400}}. (ZRT-763)
Warning: Cell mult_x_20_U157 is placed overlapping with other cells at {{347.200 323.200} {349.200 325.000}}. (ZRT-763)
Warning: Cell ZCTSINV_142828_9131 is placed overlapping with other cells at {{439.400 386.200} {440.800 388.000}}. (ZRT-763)
Warning: Cell ZBUF_393_inst_9494 is placed overlapping with other cells at {{309.800 434.800} {311.000 436.600}}. (ZRT-763)
Warning: Cell qnr_divider_divider_d_pipe_reg_4__14_ is placed overlapping with other cells at {{371.600 424.000} {376.800 425.800}}. (ZRT-763)
Warning: Cell qnr_divider_divider_d_pipe_reg_9__10_ is placed overlapping with other cells at {{443.600 409.600} {448.800 411.400}}. (ZRT-763)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: WC root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.3071; ID = 0.3709; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 106; ClockBufArea = 281.1600; ClockCellArea = 281.1600; ClockWireLen = 25943.2750; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: WC, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.3071; ID = 0.3709; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 106; ClockBufArea = 281.1600; ClockCellArea = 281.1600; ClockWireLen = 25943.2750; Clock = clk; Mode = WC; Corner = WC; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 13 buffers added and 93 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34853, routed nets = 107, across physical hierarchy nets = 0, parasitics cached nets = 34853, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario WC pathgroup **clock_gating_default**
Information: CCD will use corner WC for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 9967, DR 0), data (VR 34749, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Cell ZBUF_9_inst_9465 is placed overlapping with other cells at {{222.400 20.800} {223.200 22.600}}. (ZRT-763)
Warning: Cell ZBUF_1994_inst_9510 is placed overlapping with other cells at {{243.400 46.000} {247.800 47.800}}. (ZRT-763)
Warning: Cell ZBUF_527_inst_9398 is placed overlapping with other cells at {{63.200 110.800} {67.600 112.600}}. (ZRT-763)
Warning: Cell DP_OP_618J1_161_5377_U28 is placed overlapping with other cells at {{81.800 109.000} {83.000 110.800}}. (ZRT-763)
Warning: Cell ZCTSINV_48778_9169 is placed overlapping with other cells at {{187.800 139.600} {189.000 141.400}}. (ZRT-763)
Warning: Cell mult_x_53_U233 is placed overlapping with other cells at {{207.200 166.600} {209.200 168.400}}. (ZRT-763)
Warning: Cell ZBUF_81_inst_9609 is placed overlapping with other cells at {{243.200 161.200} {245.000 163.000}}. (ZRT-763)
Warning: Cell ZBUF_2100_inst_9428 is placed overlapping with other cells at {{370.000 217.000} {374.400 218.800}}. (ZRT-763)
Warning: Cell ZBUF_203_inst_9408 is placed overlapping with other cells at {{31.200 256.600} {33.000 258.400}}. (ZRT-763)
Warning: Cell ZCTSINV_193696_9099 is placed overlapping with other cells at {{200.800 292.600} {202.200 294.400}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_4086 is placed overlapping with other cells at {{276.800 244.000} {278.000 245.800}}. (ZRT-763)
Warning: Cell HFSBUF_7921_731 is placed overlapping with other cells at {{323.800 256.600} {327.000 258.400}}. (ZRT-763)
Warning: Cell fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_result_reg_2_ is placed overlapping with other cells at {{136.400 366.400} {141.600 368.200}}. (ZRT-763)
Warning: Cell fdct_zigzag_zigzag_mod_sresult_reg_55__11_ is placed overlapping with other cells at {{282.600 355.600} {287.800 357.400}}. (ZRT-763)
Warning: Cell mult_x_20_U157 is placed overlapping with other cells at {{347.200 323.200} {349.200 325.000}}. (ZRT-763)
Warning: Cell ZCTSINV_142828_9131 is placed overlapping with other cells at {{439.400 386.200} {440.800 388.000}}. (ZRT-763)
Warning: Cell ZBUF_393_inst_9494 is placed overlapping with other cells at {{309.800 434.800} {311.000 436.600}}. (ZRT-763)
Warning: Cell qnr_divider_divider_d_pipe_reg_4__14_ is placed overlapping with other cells at {{371.600 424.000} {376.800 425.800}}. (ZRT-763)
Warning: Cell qnr_divider_divider_d_pipe_reg_9__10_ is placed overlapping with other cells at {{443.600 409.600} {448.800 411.400}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario WC (Mode WC Corner WC)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Average gCell capacity  0.75     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  8.97     on layer (4)    M4
Average gCell capacity  8.98     on layer (5)    M5
Average gCell capacity  8.97     on layer (6)    M6
Average gCell capacity  2.24     on layer (7)    M7
Average gCell capacity  2.24     on layer (8)    M8
Average number of tracks per gCell 8.99  on layer (1)    M1
Average number of tracks per gCell 8.97  on layer (2)    M2
Average number of tracks per gCell 8.99  on layer (3)    M3
Average number of tracks per gCell 8.97  on layer (4)    M4
Average number of tracks per gCell 8.99  on layer (5)    M5
Average number of tracks per gCell 8.97  on layer (6)    M6
Average number of tracks per gCell 2.25  on layer (7)    M7
Average number of tracks per gCell 2.25  on layer (8)    M8
Number of gCells = 574592
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0, offRoute=0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0, offRoute=1
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0, offRoute=1
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0, offRoute=1
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 1.607984, elapsed 1.608050, speed up 0.999959.

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
   clock_opt.flow.enable_clock_power_recovery = area

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 9967, DR 0), data (VR 34749, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 26.815487, Leakage = 1.043273, Internal = 19.715260, Switching = 6.056953

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.003997, TNS = -0.012389, NVP = 9
 Design (hold) WNHS = -0.034637, TNHS = -0.153220, NHVP = 7

    Scenario WC  WNS = -0.003997, TNS = -0.012389, NVP = 9
    Scenario WC  WNHS = -0.034637, TNHS = -0.153220, NHVP = 7
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.004, TNS = -0.012, NVP = 9, UNWEIGHTED_TNS = -0.012, WNHS = -0.035, TNHS = -0.153, NHVP = 7, UNWEIGHTED_TNHS = -0.153, R2R(wns=-0.003997, tns=-0.012389, nvp=9)
 All scenarios used by CCD
    scenario 0: WC , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: WC, id = 1
          corner: WC, id = 1
          isSetup: wns = -0.003997, unweighted tns = -0.012389
          isHold: wns = -0.034637, unweighted tns = -0.153220

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:04s
  # Total elapsed time                           00h:00m:03s
  # Flow total speed up                          1.223529
  # Init lazy tns CPU time                       00h:00m:04s
  # Init lazy tns elapsed time                   00h:00m:03s
  # Init lazy tns speed up                       1.228231
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.998206

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.003997, TNS = -0.012389, NVP = 9
 Design (hold) WNHS = -0.034637, TNHS = -0.153220, NHVP = 7

    Scenario WC  WNS = -0.003997, TNS = -0.012389, NVP = 9
    Scenario WC  WNHS = -0.034637, TNHS = -0.153220, NHVP = 7
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.004, TNS = -0.012, NVP = 9, UNWEIGHTED_TNS = -0.012, WNHS = -0.035, TNHS = -0.153, NHVP = 7, UNWEIGHTED_TNHS = -0.153, R2R(wns=-0.003997, tns=-0.012389, nvp=9)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:02s
  # Total elapsed time                           00h:00m:02s
  # Flow total speed up                          0.999933
  # Init lazy tns CPU time                       00h:00m:02s
  # Init lazy tns elapsed time                   00h:00m:02s
  # Init lazy tns speed up                       0.999939
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.998687

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.003997, TNS = -0.012389, NVP = 9
 Design (hold) WNHS = -0.034637, TNHS = -0.153220, NHVP = 7

    Scenario WC  WNS = -0.003997, TNS = -0.012389, NVP = 9
    Scenario WC  WNHS = -0.034637, TNHS = -0.153220, NHVP = 7
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.004, TNS = -0.012, NVP = 9, UNWEIGHTED_TNS = -0.012, WNHS = -0.035, TNHS = -0.153, NHVP = 7, UNWEIGHTED_TNHS = -0.153, R2R(wns=-0.003997, tns=-0.012389, nvp=9)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              1
  # Valid linear regressions                     1
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:02s
  # Total elapsed time                           00h:00m:02s
  # Flow total speed up                          0.999811
  # Init lazy tns CPU time                       00h:00m:02s
  # Init lazy tns elapsed time                   00h:00m:02s
  # Init lazy tns speed up                       0.999802
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.999856
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   0.999967
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.999947
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 38.71%
     Prepare moo/get initial QOR:                34.51%
     Commit/annotate budget:                     2.36%
     Solve runtime: 23.82% of which 8.53% is incremental-LP runtime
     Other:                                      0.60%

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.003997, TNS = -0.012389, NVP = 9
 Design (hold) WNHS = -0.034637, TNHS = -0.153220, NHVP = 7

    Scenario WC  WNS = -0.003997, TNS = -0.012389, NVP = 9
    Scenario WC  WNHS = -0.034637, TNHS = -0.153220, NHVP = 7
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.004, TNS = -0.012, NVP = 9, UNWEIGHTED_TNS = -0.012, WNHS = -0.035, TNHS = -0.153, NHVP = 7, UNWEIGHTED_TNHS = -0.153, R2R(wns=-0.003997, tns=-0.012389, nvp=9)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              4
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:03s
  # Total elapsed time                           00h:00m:03s
  # Flow total speed up                          0.999857
  # Init lazy tns CPU time                       00h:00m:02s
  # Init lazy tns elapsed time                   00h:00m:02s
  # Init lazy tns speed up                       0.999806
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.999757
  # Linear regression CPU time                   00h:00m:01s
  # Linear regression elapsed time               00h:00m:01s
  # Linear regression speed up                   0.999995
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.992941
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 0.00%
     Prepare moo/get initial QOR:                0.00%
     Commit/annotate budget:                     0.00%
     Solve runtime: 0.00%                        
     Other:                                      100.00%

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.003997, TNS = -0.012389, NVP = 9
 Design (hold) WNHS = -0.034637, TNHS = -0.153220, NHVP = 7

    Scenario WC  WNS = -0.003997, TNS = -0.012389, NVP = 9
    Scenario WC  WNHS = -0.034637, TNHS = -0.153220, NHVP = 7
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.004, TNS = -0.012, NVP = 9, UNWEIGHTED_TNS = -0.012, WNHS = -0.035, TNHS = -0.153, NHVP = 7, UNWEIGHTED_TNHS = -0.153, R2R(wns=-0.003997, tns=-0.012389, nvp=9)
 CCD flow runtime: cpu 16.337797, elapsed 15.575039, speed up 1.048973.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 

No. startProblems      =     5 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Info:: Timing driven is turned off in route_group -all_clock_nets
Info:: Crosstalk driven is turned off in route_group -all_clock_nets
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Cell ZBUF_9_inst_9465 is placed overlapping with other cells at {{222.400 20.800} {223.200 22.600}}. (ZRT-763)
Warning: Cell ZBUF_1994_inst_9510 is placed overlapping with other cells at {{243.400 46.000} {247.800 47.800}}. (ZRT-763)
Warning: Cell ZBUF_527_inst_9398 is placed overlapping with other cells at {{63.200 110.800} {67.600 112.600}}. (ZRT-763)
Warning: Cell DP_OP_618J1_161_5377_U28 is placed overlapping with other cells at {{81.800 109.000} {83.000 110.800}}. (ZRT-763)
Warning: Cell ZCTSINV_48778_9169 is placed overlapping with other cells at {{187.800 139.600} {189.000 141.400}}. (ZRT-763)
Warning: Cell ZCTSINV_101217_9203 is placed overlapping with other cells at {{244.400 134.200} {247.800 136.000}}. (ZRT-763)
Warning: Cell mult_x_53_U233 is placed overlapping with other cells at {{207.200 166.600} {209.200 168.400}}. (ZRT-763)
Warning: Cell ZBUF_81_inst_9609 is placed overlapping with other cells at {{243.200 161.200} {245.000 163.000}}. (ZRT-763)
Warning: Cell ZBUF_2100_inst_9428 is placed overlapping with other cells at {{370.000 217.000} {374.400 218.800}}. (ZRT-763)
Warning: Cell ZBUF_203_inst_9408 is placed overlapping with other cells at {{31.200 256.600} {33.000 258.400}}. (ZRT-763)
Warning: Cell ZCTSINV_193696_9099 is placed overlapping with other cells at {{200.800 292.600} {202.200 294.400}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_4086 is placed overlapping with other cells at {{276.800 244.000} {278.000 245.800}}. (ZRT-763)
Warning: Cell ZBUF_2276_inst_9521 is placed overlapping with other cells at {{370.000 253.000} {374.400 254.800}}. (ZRT-763)
Warning: Cell fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_result_reg_2_ is placed overlapping with other cells at {{136.400 366.400} {141.600 368.200}}. (ZRT-763)
Warning: Cell fdct_zigzag_zigzag_mod_sresult_reg_55__11_ is placed overlapping with other cells at {{282.600 355.600} {287.800 357.400}}. (ZRT-763)
Warning: Cell mult_x_20_U157 is placed overlapping with other cells at {{347.200 323.200} {349.200 325.000}}. (ZRT-763)
Warning: Cell ZCTSINV_142828_9131 is placed overlapping with other cells at {{439.400 386.200} {440.800 388.000}}. (ZRT-763)
Warning: Cell ZBUF_393_inst_9494 is placed overlapping with other cells at {{309.800 434.800} {311.000 436.600}}. (ZRT-763)
Warning: Cell qnr_divider_divider_d_pipe_reg_4__14_ is placed overlapping with other cells at {{371.600 424.000} {376.800 425.800}}. (ZRT-763)
Warning: Cell qnr_divider_divider_d_pipe_reg_9__10_ is placed overlapping with other cells at {{443.600 409.600} {448.800 411.400}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   57  Alloctr   58  Proc 4770 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,481.60um,480.80um)
Number of routing layers = 8
layer M1, dir Ver, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M8, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   63  Alloctr   64  Proc 4770 
Net statistics:
Total number of nets     = 34858
Number of nets to route  = 107
Number of single or zero port nets = 3
Number of nets with min-layer-mode soft = 44
Number of nets with min-layer-mode soft-cost-low = 44
118 nets are fully connected,
 of which 11 are detail routed and 107 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Build All Nets] Total (MB): Used   89  Alloctr   90  Proc 4770 
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Average gCell capacity  0.75     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  8.97     on layer (4)    M4
Average gCell capacity  8.98     on layer (5)    M5
Average gCell capacity  8.97     on layer (6)    M6
Average gCell capacity  2.24     on layer (7)    M7
Average gCell capacity  2.24     on layer (8)    M8
Average number of tracks per gCell 8.99  on layer (1)    M1
Average number of tracks per gCell 8.97  on layer (2)    M2
Average number of tracks per gCell 8.99  on layer (3)    M3
Average number of tracks per gCell 8.97  on layer (4)    M4
Average number of tracks per gCell 8.99  on layer (5)    M5
Average number of tracks per gCell 8.97  on layer (6)    M6
Average number of tracks per gCell 2.25  on layer (7)    M7
Average number of tracks per gCell 2.25  on layer (8)    M8
Number of gCells = 574592
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Congestion Map] Total (MB): Used   98  Alloctr   99  Proc 4770 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   98  Alloctr   99  Proc 4770 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   37  Alloctr   37  Proc    0 
[End of Build Data] Total (MB): Used   98  Alloctr   99  Proc 4770 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   98  Alloctr   99  Proc 4770 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (787 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  166  Alloctr  167  Proc 4770 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     2 Max = 2 GRCs =     1 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M1         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 24350.48
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1690.05
Initial. Layer M3 wire length = 13397.28
Initial. Layer M4 wire length = 8253.79
Initial. Layer M5 wire length = 280.63
Initial. Layer M6 wire length = 7.20
Initial. Layer M7 wire length = 393.71
Initial. Layer M8 wire length = 327.81
Initial. Total Number of Contacts = 13815
Initial. Via VIA12 count = 5447
Initial. Via VIA23 count = 5601
Initial. Via VIA34 count = 2654
Initial. Via VIA45 count = 79
Initial. Via VIA56 count = 13
Initial. Via VIA67 count = 11
Initial. Via VIA78 count = 10
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  166  Alloctr  167  Proc 4770 

Congestion utilization per direction:
Average vertical track utilization   =  0.68 %
Peak    vertical track utilization   = 20.00 %
Average horizontal track utilization =  0.89 %
Peak    horizontal track utilization = 34.48 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   97  Alloctr   97  Proc    0 
[End of Global Routing] Total (MB): Used  159  Alloctr  160  Proc 4770 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[End of dbOut] Total (MB): Used   89  Alloctr   91  Proc 4770 
Skip track assign
Skip detail route
Updating the database ...
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 40.61 sec, cpu time is 0 hr : 0 min : 41.37 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3466 total shapes.
Cached 0 vias out of 13815 total vias.

Legalizing Top Level Design jpeg_encoder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 195 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      212705        32373        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32373
number of references:               195
number of site rows:                256
number of locations attempted:   523745
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27200 (228333 total sites)
avg row height over cells:        1.800 um
rms cell displacement:            0.144 um ( 0.08 row height)
rms weighted cell displacement:   0.144 um ( 0.08 row height)
max cell displacement:            2.691 um ( 1.49 row height)
avg cell displacement:            0.020 um ( 0.01 row height)
avg weighted cell displacement:   0.020 um ( 0.01 row height)
number of cells moved:             1088
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: DP_OP_638J1_181_5377_U56 (OAI21D1)
  Input location: (247.2,47.8)
  Legal location: (249.2,46)
  Displacement:   2.691 um ( 1.49 row height)
Cell: U11231 (MUX2D0)
  Input location: (330.6,361)
  Legal location: (332.6,359.2)
  Displacement:   2.691 um ( 1.49 row height)
Cell: U3854 (INR2D1)
  Input location: (281,442)
  Legal location: (282.8,443.8)
  Displacement:   2.546 um ( 1.41 row height)
Cell: ZBUF_250_inst_9449 (BUFFD8)
  Input location: (91.2,127)
  Legal location: (93.6,127)
  Displacement:   2.400 um ( 1.33 row height)
Cell: U8187 (MUX2D0)
  Input location: (283.2,355.6)
  Legal location: (280.8,355.6)
  Displacement:   2.400 um ( 1.33 row height)
Cell: ZBUF_4726_inst_9573 (CKBD1)
  Input location: (260.6,161.2)
  Legal location: (261.8,159.4)
  Displacement:   2.163 um ( 1.20 row height)
Cell: U4911 (OAI31D1)
  Input location: (171,49.6)
  Legal location: (172.2,47.8)
  Displacement:   2.163 um ( 1.20 row height)
Cell: HFSINV_243_596 (CKND4)
  Input location: (244.4,47.8)
  Legal location: (243.4,46)
  Displacement:   2.059 um ( 1.14 row height)
Cell: U9642 (CKND0)
  Input location: (183,368.2)
  Legal location: (185,368.2)
  Displacement:   2.000 um ( 1.11 row height)
Cell: DP_OP_606J1_149_5377_U93 (CKND2D0)
  Input location: (283.2,254.8)
  Legal location: (284,256.6)
  Displacement:   1.970 um ( 1.09 row height)

 Successfully legalize placement.
Info: 5067 sinks and boundary insts are collected
Info: 5067 sinks and boundary insts are unset from application_fixed
Information: The run time for postlude is 0 hr : 0 min : 3.23 sec, cpu time is 0 hr : 0 min : 3.23 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 107 flat clock tree nets.
There are 106 non-sink instances (total area 281.16) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 13 buffers and 93 inverters (total area 281.16).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:49.24u 00:00:00.62s 00:00:49.11e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design jpeg_encoder has 34855 nets, 107 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 54(r) x 54(c) GridCells YDim 9 XDim 9
INFO: number of GridCells (jpeg_encoder): 2916
INFO: creating 54(r) x 54(c) GridCells YDim 9 XDim 9
INFO: number of GridCells (jpeg_encoder): 2916
Total 0.7100 seconds to load 32373 cell instances into cellmap
Moveable cells: 32267; Application fixed cells: 106; Macro cells: 0; User fixed cells: 0
Average cell width 2.2309, cell height 1.8000, cell area 4.0156 for total 32373 placed and application fixed cells
Information: Current block utilization is '0.61120', effective utilization is '0.61117'. (OPT-055)
Information: The RC mode used is CTO for design 'jpeg_encoder'. (NEX-022)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.883131 ohm/um, via_r = 1.388100 ohm/cut, c = 0.143274 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.878814 ohm/um, via_r = 1.482201 ohm/cut, c = 0.143418 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34853, routed nets = 107, across physical hierarchy nets = 0, parasitics cached nets = 34853, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario WC  WNS = 0.008371, TNS = 0.082155, NVP = 41

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:28:12     0.008     0.082 1.300e+05     0.000     0.000      1562      2205         0     0.000      1651 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-04-28 18:16:32 / Session:  00:28:15 / Command:  00:04:23 / CPU:  00:04:24 / Memory: 1651 MB (FLW-8100)

Clock-opt optimization Phase 10 Iter  1         0.08        0.08      0.15         -     129998.16  1043273.19       32373              0.47      1651

Enable dominated scenarios

Clock-opt optimization complete                 0.08        0.08      0.15         -     129998.16  1043273.19       32373              0.47      1651
Co-efficient Ratio Summary:
4.193421619673  6.578038668343  2.479639772880  7.744191240401  0.485050003717  3.179565848006  5.567214454587  2.894454387461  6.565921217863  9.017937505874  3.207084100933  9.875385223060  6.071337064085  2.744331341123  8.318335104907
9.699225030501  2.464623444669  1.382370715821  9.387198529619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.065690366094  2.712078812468  3.843664164440  3.750339053169  7.663678342299
6.212201171478  7.759678967562  7.862243540312  0.402391477150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.436392623244  5.879539100209  7.176008485364  9.669942999761  7.591607847087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.378035897305  4.582635468688  5.627005108820  7.826903453678  4.759353918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.580368130857  9.596451274371  2.044954687119  3.921216067338  0.650608182345
9.472458902236  3.368484392109  4.897111547235  6.860143344452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.701410573974  8.256352509182  3.507007005451  1.682862212888  7.173653218510
9.939562708100  3.617852770898  8.946772635867  1.169963632707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.743649517021  1.029920858138  5.814746966269  5.826886083342  4.349503792435
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design jpeg_encoder has 34855 nets, 107 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'jpeg_encoder'. (NEX-022)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.883131 ohm/um, via_r = 1.388100 ohm/cut, c = 0.143274 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.878814 ohm/um, via_r = 1.482201 ohm/cut, c = 0.143418 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34853, routed nets = 107, across physical hierarchy nets = 0, parasitics cached nets = 34853, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: WC

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0084     0.0822     41   0.0347     0.1535      7
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0084     0.0822   0.0822     41   0.0347     0.1535      7        0     0.0000        0 1043273.19
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0084     0.0822   0.0822     41   0.0347     0.1535      7        0     0.0000        0 1043273.19    129998.16      32373       1562       2205
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0084     0.0822   0.0822     41   0.0347     0.1535      7        0        0 1043273.19    129998.16      32373

Clock-opt command complete                CPU:  1710 s (  0.48 hr )  ELAPSE:  1707 s (  0.47 hr )  MEM-PEAK:  1651 MB
Clock-opt command statistics  CPU=152 sec (0.04 hr) ELAPSED=151 sec (0.04 hr) MEM-PEAK=1.612 GB


Information: Runtime Summary (clock_opt / build_clock)  (FLW-9000)
----------------------------------------------------------------------------
    Elapse (Hrs)   Elapse (%)       CPU/Elapse       Category
----------------------------------------------------------------------------
      0.02           28.8%             1.0           Trial CTS 
      0.01           19.0%             1.0           Setup Opt 
      0.01           17.0%             1.0           Final CTS 
      0.01           11.1%             1.0           TNS CCD 
      0.01           10.2%             1.0           Init 
      0.00            4.3%             1.0           Power CCD 
      0.00            2.7%             1.0           Other 
      0.00            2.7%             1.0           Full Timing Update 
      0.00            1.5%             1.0           LDRC 
      0.00            1.5%             1.0           WNS CCD 
      0.00            1.3%             1.0           Power/Area Opt 
      0.00            0.0%             1.0           CUS 
----------------------------------------------------------------------------
      0.07          100.0%             1.0           Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 1

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz / 8 CPUs  
Sockets: 2, Cores: 4, VM
----------------------------------------------------------------------------

Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2025-04-28 18:16:44 / Session:  00:28:27 / Command:  00:04:36 / CPU:  00:04:37 / Memory: 1651 MB (FLW-8100)
INFO: run stage route_clock (init -> end)

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-04-28 18:16:45 / Session:  00:28:28 / Command:  00:04:36 / CPU:  00:04:37 / Memory: 1651 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-04-28 18:16:45 / Session:  00:28:28 / Command:  00:04:37 / CPU:  00:04:38 / Memory: 1651 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.08        0.08      0.15         -     129998.16  1043273.19       32373              0.47      1651
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Info:: Timing driven is turned off in route_group -all_clock_nets
Info:: Crosstalk driven is turned off in route_group -all_clock_nets
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   46  Alloctr   47  Proc 4770 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   58  Alloctr   59  Proc 4770 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,481.60um,480.80um)
Number of routing layers = 8
layer M1, dir Ver, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M8, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   64  Alloctr   65  Proc 4770 
Net statistics:
Total number of nets     = 34858
Number of nets to route  = 107
Number of single or zero port nets = 3
Number of nets with min-layer-mode soft = 44
Number of nets with min-layer-mode soft-cost-low = 44
109 nets are fully connected,
 of which 2 are detail routed and 107 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Build All Nets] Total (MB): Used   91  Alloctr   91  Proc 4770 
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Average gCell capacity  0.75     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  8.97     on layer (4)    M4
Average gCell capacity  8.98     on layer (5)    M5
Average gCell capacity  8.97     on layer (6)    M6
Average gCell capacity  2.24     on layer (7)    M7
Average gCell capacity  2.24     on layer (8)    M8
Average number of tracks per gCell 8.99  on layer (1)    M1
Average number of tracks per gCell 8.97  on layer (2)    M2
Average number of tracks per gCell 8.99  on layer (3)    M3
Average number of tracks per gCell 8.97  on layer (4)    M4
Average number of tracks per gCell 8.99  on layer (5)    M5
Average number of tracks per gCell 8.97  on layer (6)    M6
Average number of tracks per gCell 2.25  on layer (7)    M7
Average number of tracks per gCell 2.25  on layer (8)    M8
Number of gCells = 574592
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Congestion Map] Total (MB): Used   99  Alloctr  100  Proc 4770 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   99  Alloctr  100  Proc 4770 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   37  Alloctr   37  Proc    0 
[End of Build Data] Total (MB): Used   99  Alloctr  100  Proc 4770 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   99  Alloctr  100  Proc 4770 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (787 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  275  Alloctr  276  Proc 4770 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     2 Max = 2 GRCs =     1 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M1         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 24350.48
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1690.05
Initial. Layer M3 wire length = 13397.28
Initial. Layer M4 wire length = 8253.79
Initial. Layer M5 wire length = 280.63
Initial. Layer M6 wire length = 7.20
Initial. Layer M7 wire length = 393.71
Initial. Layer M8 wire length = 327.81
Initial. Total Number of Contacts = 13815
Initial. Via VIA12 count = 5447
Initial. Via VIA23 count = 5601
Initial. Via VIA34 count = 2654
Initial. Via VIA45 count = 79
Initial. Via VIA56 count = 13
Initial. Via VIA67 count = 11
Initial. Via VIA78 count = 10
Initial. completed.

Start GR phase 1
Mon Apr 28 18:16:51 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  275  Alloctr  276  Proc 4770 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 24350.48
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1690.05
phase1. Layer M3 wire length = 13397.28
phase1. Layer M4 wire length = 8253.79
phase1. Layer M5 wire length = 280.63
phase1. Layer M6 wire length = 7.20
phase1. Layer M7 wire length = 393.71
phase1. Layer M8 wire length = 327.81
phase1. Total Number of Contacts = 13812
phase1. Via VIA12 count = 5444
phase1. Via VIA23 count = 5601
phase1. Via VIA34 count = 2654
phase1. Via VIA45 count = 79
phase1. Via VIA56 count = 13
phase1. Via VIA67 count = 11
phase1. Via VIA78 count = 10
phase1. completed.

Start GR phase 2
Mon Apr 28 18:16:51 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  275  Alloctr  276  Proc 4770 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 24350.48
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 1690.05
phase2. Layer M3 wire length = 13397.28
phase2. Layer M4 wire length = 8253.79
phase2. Layer M5 wire length = 280.63
phase2. Layer M6 wire length = 7.20
phase2. Layer M7 wire length = 393.71
phase2. Layer M8 wire length = 327.81
phase2. Total Number of Contacts = 13812
phase2. Via VIA12 count = 5444
phase2. Via VIA23 count = 5601
phase2. Via VIA34 count = 2654
phase2. Via VIA45 count = 79
phase2. Via VIA56 count = 13
phase2. Via VIA67 count = 11
phase2. Via VIA78 count = 10
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  213  Alloctr  213  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  275  Alloctr  276  Proc 4770 

Congestion utilization per direction:
Average vertical track utilization   =  0.68 %
Peak    vertical track utilization   = 20.00 %
Average horizontal track utilization =  0.83 %
Peak    horizontal track utilization = 31.03 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used  205  Alloctr  205  Proc    0 
[End of Global Routing] Total (MB): Used  268  Alloctr  269  Proc 4770 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[End of dbOut] Total (MB): Used   89  Alloctr   90  Proc 4770 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Track Assign: TA init] Total (MB): Used   67  Alloctr   68  Proc 4770 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 4098 of 17812


[Track Assign: Iteration 0] Elapsed real time: 0:00:02 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   69  Alloctr   71  Proc 4770 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:04 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   69  Alloctr   71  Proc 4770 

Number of wires with overlap after iteration 1 = 2210 of 15004


Wire length and via report:
---------------------------
Number of M1 wires: 1228                 CONT1: 0
Number of M2 wires: 4835                 VIA12: 5444
Number of M3 wires: 6948                 VIA23: 5934
Number of M4 wires: 1928                 VIA34: 2730
Number of M5 wires: 42           VIA45: 80
Number of M6 wires: 7            VIA56: 13
Number of M7 wires: 10           VIA67: 11
Number of M8 wires: 6            VIA78: 10
Total number of wires: 15004             vias: 14222

Total M1 wire length: 57.3
Total M2 wire length: 2694.8
Total M3 wire length: 13630.1
Total M4 wire length: 7801.6
Total M5 wire length: 275.8
Total M6 wire length: 8.6
Total M7 wire length: 394.4
Total M8 wire length: 326.4
Total wire length: 25189.0

Longest M1 wire length: 0.3
Longest M2 wire length: 145.8
Longest M3 wire length: 187.2
Longest M4 wire length: 102.0
Longest M5 wire length: 43.2
Longest M6 wire length: 6.2
Longest M7 wire length: 134.0
Longest M8 wire length: 180.8


[Track Assign: Done] Elapsed real time: 0:00:04 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Done] Stage (MB): Used    2  Alloctr    3  Proc    0 
[Track Assign: Done] Total (MB): Used   56  Alloctr   58  Proc 4770 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   21  Alloctr   21  Proc    0 
[Dr init] Total (MB): Used   77  Alloctr   79  Proc 4770 
Total number of nets = 34858, of which 0 are not extracted
Total number of open nets = 34746, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  35/729 Partitions, Violations = 0
Routed  36/729 Partitions, Violations = 0
Routed  37/729 Partitions, Violations = 0
Routed  38/729 Partitions, Violations = 0
Routed  39/729 Partitions, Violations = 1
Routed  40/729 Partitions, Violations = 1
Routed  41/729 Partitions, Violations = 4
Routed  42/729 Partitions, Violations = 4
Routed  43/729 Partitions, Violations = 4
Routed  44/729 Partitions, Violations = 5
Routed  45/729 Partitions, Violations = 5
Routed  46/729 Partitions, Violations = 11
Routed  47/729 Partitions, Violations = 11
Routed  48/729 Partitions, Violations = 11
Routed  49/729 Partitions, Violations = 11
Routed  50/729 Partitions, Violations = 12
Routed  51/729 Partitions, Violations = 12
Routed  52/729 Partitions, Violations = 13
Routed  54/729 Partitions, Violations = 13
Routed  57/729 Partitions, Violations = 13
Routed  60/729 Partitions, Violations = 14
Routed  63/729 Partitions, Violations = 17
Routed  66/729 Partitions, Violations = 18
Routed  69/729 Partitions, Violations = 18
Routed  72/729 Partitions, Violations = 18
Routed  75/729 Partitions, Violations = 18
Routed  78/729 Partitions, Violations = 19
Routed  81/729 Partitions, Violations = 20
Routed  84/729 Partitions, Violations = 20
Routed  87/729 Partitions, Violations = 20
Routed  90/729 Partitions, Violations = 20
Routed  93/729 Partitions, Violations = 20
Routed  96/729 Partitions, Violations = 20
Routed  99/729 Partitions, Violations = 21
Routed  102/729 Partitions, Violations =        25
Routed  105/729 Partitions, Violations =        25
Routed  108/729 Partitions, Violations =        25
Routed  111/729 Partitions, Violations =        25
Routed  114/729 Partitions, Violations =        25
Routed  117/729 Partitions, Violations =        28
Routed  120/729 Partitions, Violations =        28
Routed  123/729 Partitions, Violations =        28
Routed  126/729 Partitions, Violations =        28
Routed  129/729 Partitions, Violations =        29
Routed  132/729 Partitions, Violations =        29
Routed  135/729 Partitions, Violations =        29
Routed  138/729 Partitions, Violations =        29
Routed  141/729 Partitions, Violations =        29
Routed  144/729 Partitions, Violations =        29
Routed  147/729 Partitions, Violations =        29
Routed  150/729 Partitions, Violations =        32
Routed  153/729 Partitions, Violations =        32
Routed  156/729 Partitions, Violations =        32
Routed  159/729 Partitions, Violations =        35
Routed  162/729 Partitions, Violations =        35
Routed  165/729 Partitions, Violations =        35
Routed  168/729 Partitions, Violations =        34
Routed  171/729 Partitions, Violations =        36
Routed  174/729 Partitions, Violations =        45
Routed  177/729 Partitions, Violations =        45
Routed  180/729 Partitions, Violations =        45
Routed  183/729 Partitions, Violations =        45
Routed  186/729 Partitions, Violations =        46
Routed  189/729 Partitions, Violations =        46
Routed  192/729 Partitions, Violations =        46
Routed  195/729 Partitions, Violations =        48
Routed  198/729 Partitions, Violations =        47
Routed  201/729 Partitions, Violations =        47
Routed  204/729 Partitions, Violations =        47
Routed  207/729 Partitions, Violations =        47
Routed  210/729 Partitions, Violations =        44
Routed  213/729 Partitions, Violations =        44
Routed  216/729 Partitions, Violations =        44
Routed  219/729 Partitions, Violations =        44
Routed  222/729 Partitions, Violations =        44
Routed  225/729 Partitions, Violations =        44
Routed  228/729 Partitions, Violations =        44
Routed  231/729 Partitions, Violations =        44
Routed  234/729 Partitions, Violations =        44
Routed  237/729 Partitions, Violations =        44
Routed  240/729 Partitions, Violations =        44
Routed  243/729 Partitions, Violations =        44
Routed  246/729 Partitions, Violations =        35
Routed  249/729 Partitions, Violations =        35
Routed  252/729 Partitions, Violations =        35
Routed  255/729 Partitions, Violations =        35
Routed  258/729 Partitions, Violations =        32
Routed  261/729 Partitions, Violations =        37
Routed  264/729 Partitions, Violations =        38
Routed  267/729 Partitions, Violations =        40
Routed  270/729 Partitions, Violations =        40
Routed  273/729 Partitions, Violations =        40
Routed  276/729 Partitions, Violations =        40
Routed  279/729 Partitions, Violations =        43
Routed  282/729 Partitions, Violations =        43
Routed  285/729 Partitions, Violations =        43
Routed  288/729 Partitions, Violations =        44
Routed  291/729 Partitions, Violations =        44
Routed  294/729 Partitions, Violations =        46
Routed  297/729 Partitions, Violations =        46
Routed  300/729 Partitions, Violations =        46
Routed  303/729 Partitions, Violations =        46
Routed  306/729 Partitions, Violations =        47
Routed  309/729 Partitions, Violations =        46
Routed  312/729 Partitions, Violations =        46
Routed  315/729 Partitions, Violations =        46
Routed  318/729 Partitions, Violations =        47
Routed  321/729 Partitions, Violations =        50
Routed  324/729 Partitions, Violations =        51
Routed  327/729 Partitions, Violations =        51
Routed  330/729 Partitions, Violations =        51
Routed  333/729 Partitions, Violations =        51
Routed  336/729 Partitions, Violations =        51
Routed  339/729 Partitions, Violations =        51
Routed  342/729 Partitions, Violations =        51
Routed  345/729 Partitions, Violations =        51
Routed  348/729 Partitions, Violations =        51
Routed  351/729 Partitions, Violations =        51
Routed  354/729 Partitions, Violations =        51
Routed  357/729 Partitions, Violations =        51
Routed  360/729 Partitions, Violations =        47
Routed  363/729 Partitions, Violations =        47
Routed  366/729 Partitions, Violations =        47
Routed  369/729 Partitions, Violations =        47
Routed  372/729 Partitions, Violations =        46
Routed  375/729 Partitions, Violations =        44
Routed  378/729 Partitions, Violations =        43
Routed  381/729 Partitions, Violations =        43
Routed  384/729 Partitions, Violations =        43
Routed  387/729 Partitions, Violations =        43
Routed  390/729 Partitions, Violations =        43
Routed  393/729 Partitions, Violations =        43
Routed  396/729 Partitions, Violations =        46
Routed  399/729 Partitions, Violations =        45
Routed  402/729 Partitions, Violations =        42
Routed  405/729 Partitions, Violations =        39
Routed  408/729 Partitions, Violations =        39
Routed  411/729 Partitions, Violations =        39
Routed  414/729 Partitions, Violations =        42
Routed  417/729 Partitions, Violations =        42
Routed  420/729 Partitions, Violations =        42
Routed  423/729 Partitions, Violations =        42
Routed  426/729 Partitions, Violations =        42
Routed  429/729 Partitions, Violations =        39
Routed  432/729 Partitions, Violations =        39
Routed  435/729 Partitions, Violations =        39
Routed  438/729 Partitions, Violations =        39
Routed  441/729 Partitions, Violations =        30
Routed  444/729 Partitions, Violations =        29
Routed  447/729 Partitions, Violations =        29
Routed  450/729 Partitions, Violations =        29
Routed  453/729 Partitions, Violations =        26
Routed  456/729 Partitions, Violations =        26
Routed  459/729 Partitions, Violations =        25
Routed  462/729 Partitions, Violations =        25
Routed  465/729 Partitions, Violations =        25
Routed  468/729 Partitions, Violations =        25
Routed  471/729 Partitions, Violations =        23
Routed  474/729 Partitions, Violations =        23
Routed  477/729 Partitions, Violations =        23
Routed  480/729 Partitions, Violations =        23
Routed  483/729 Partitions, Violations =        23
Routed  486/729 Partitions, Violations =        23
Routed  489/729 Partitions, Violations =        23
Routed  492/729 Partitions, Violations =        22
Routed  495/729 Partitions, Violations =        22
Routed  498/729 Partitions, Violations =        22
Routed  501/729 Partitions, Violations =        19
Routed  504/729 Partitions, Violations =        19
Routed  507/729 Partitions, Violations =        20
Routed  510/729 Partitions, Violations =        20
Routed  513/729 Partitions, Violations =        20
Routed  516/729 Partitions, Violations =        20
Routed  519/729 Partitions, Violations =        20
Routed  522/729 Partitions, Violations =        20
Routed  525/729 Partitions, Violations =        20
Routed  528/729 Partitions, Violations =        20
Routed  531/729 Partitions, Violations =        20
Routed  534/729 Partitions, Violations =        20
Routed  537/729 Partitions, Violations =        25
Routed  540/729 Partitions, Violations =        25
Routed  543/729 Partitions, Violations =        20
Routed  546/729 Partitions, Violations =        20
Routed  549/729 Partitions, Violations =        20
Routed  552/729 Partitions, Violations =        20
Routed  555/729 Partitions, Violations =        21
Routed  558/729 Partitions, Violations =        18
Routed  561/729 Partitions, Violations =        18
Routed  564/729 Partitions, Violations =        18
Routed  567/729 Partitions, Violations =        17
Routed  570/729 Partitions, Violations =        17
Routed  573/729 Partitions, Violations =        20
Routed  576/729 Partitions, Violations =        20
Routed  579/729 Partitions, Violations =        20
Routed  582/729 Partitions, Violations =        20
Routed  585/729 Partitions, Violations =        20
Routed  588/729 Partitions, Violations =        17
Routed  591/729 Partitions, Violations =        17
Routed  594/729 Partitions, Violations =        17
Routed  597/729 Partitions, Violations =        17
Routed  600/729 Partitions, Violations =        17
Routed  603/729 Partitions, Violations =        17
Routed  606/729 Partitions, Violations =        17
Routed  609/729 Partitions, Violations =        17
Routed  612/729 Partitions, Violations =        17
Routed  615/729 Partitions, Violations =        17
Routed  618/729 Partitions, Violations =        11
Routed  621/729 Partitions, Violations =        11
Routed  624/729 Partitions, Violations =        11
Routed  627/729 Partitions, Violations =        11
Routed  630/729 Partitions, Violations =        10
Routed  633/729 Partitions, Violations =        10
Routed  636/729 Partitions, Violations =        10
Routed  639/729 Partitions, Violations =        10
Routed  642/729 Partitions, Violations =        10
Routed  645/729 Partitions, Violations =        10
Routed  648/729 Partitions, Violations =        7
Routed  651/729 Partitions, Violations =        7
Routed  654/729 Partitions, Violations =        7
Routed  657/729 Partitions, Violations =        7
Routed  660/729 Partitions, Violations =        7
Routed  663/729 Partitions, Violations =        6
Routed  666/729 Partitions, Violations =        6
Routed  669/729 Partitions, Violations =        6
Routed  672/729 Partitions, Violations =        6
Routed  675/729 Partitions, Violations =        5
Routed  678/729 Partitions, Violations =        5
Routed  681/729 Partitions, Violations =        5
Routed  684/729 Partitions, Violations =        5
Routed  687/729 Partitions, Violations =        5
Routed  690/729 Partitions, Violations =        5
Routed  693/729 Partitions, Violations =        5
Routed  696/729 Partitions, Violations =        5
Routed  699/729 Partitions, Violations =        5
Routed  702/729 Partitions, Violations =        5
Routed  705/729 Partitions, Violations =        5
Routed  708/729 Partitions, Violations =        5
Routed  711/729 Partitions, Violations =        5
Routed  714/729 Partitions, Violations =        4
Routed  717/729 Partitions, Violations =        3
Routed  720/729 Partitions, Violations =        3
Routed  723/729 Partitions, Violations =        3
Routed  726/729 Partitions, Violations =        3
Routed  729/729 Partitions, Violations =        3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Same net spacing : 1
        Short : 1

[Iter 0] Elapsed real time: 0:00:14 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 0] Stage (MB): Used  100  Alloctr  100  Proc    0 
[Iter 0] Total (MB): Used  157  Alloctr  158  Proc 4770 

End DR iteration 0 with 729 parts

Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    2
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:14 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 1] Stage (MB): Used  100  Alloctr  100  Proc    0 
[Iter 1] Total (MB): Used  157  Alloctr  158  Proc 4770 

End DR iteration 1 with 2 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/49 Partitions, Violations =   0
Checked 2/49 Partitions, Violations =   0
Checked 3/49 Partitions, Violations =   0
Checked 4/49 Partitions, Violations =   0
Checked 5/49 Partitions, Violations =   0
Checked 6/49 Partitions, Violations =   0
Checked 7/49 Partitions, Violations =   0
Checked 8/49 Partitions, Violations =   0
Checked 9/49 Partitions, Violations =   0
Checked 10/49 Partitions, Violations =  0
Checked 11/49 Partitions, Violations =  0
Checked 12/49 Partitions, Violations =  0
Checked 13/49 Partitions, Violations =  0
Checked 14/49 Partitions, Violations =  0
Checked 15/49 Partitions, Violations =  0
Checked 16/49 Partitions, Violations =  0
Checked 17/49 Partitions, Violations =  0
Checked 18/49 Partitions, Violations =  0
Checked 19/49 Partitions, Violations =  0
Checked 20/49 Partitions, Violations =  0
Checked 21/49 Partitions, Violations =  0
Checked 22/49 Partitions, Violations =  0
Checked 23/49 Partitions, Violations =  0
Checked 24/49 Partitions, Violations =  0
Checked 25/49 Partitions, Violations =  0
Checked 26/49 Partitions, Violations =  0
Checked 27/49 Partitions, Violations =  0
Checked 28/49 Partitions, Violations =  0
Checked 29/49 Partitions, Violations =  0
Checked 30/49 Partitions, Violations =  0
Checked 31/49 Partitions, Violations =  0
Checked 32/49 Partitions, Violations =  0
Checked 33/49 Partitions, Violations =  0
Checked 34/49 Partitions, Violations =  0
Checked 35/49 Partitions, Violations =  0
Checked 36/49 Partitions, Violations =  0
Checked 37/49 Partitions, Violations =  0
Checked 38/49 Partitions, Violations =  0
Checked 39/49 Partitions, Violations =  0
Checked 40/49 Partitions, Violations =  0
Checked 41/49 Partitions, Violations =  0
Checked 42/49 Partitions, Violations =  0
Checked 43/49 Partitions, Violations =  0
Checked 44/49 Partitions, Violations =  0
Checked 45/49 Partitions, Violations =  0
Checked 46/49 Partitions, Violations =  0
Checked 47/49 Partitions, Violations =  0
Checked 48/49 Partitions, Violations =  0
Checked 49/49 Partitions, Violations =  0
[DRC CHECK] Elapsed real time: 0:00:19 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DRC CHECK] Stage (MB): Used  100  Alloctr  100  Proc    0 
[DRC CHECK] Total (MB): Used  157  Alloctr  158  Proc 4770 
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:19 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   59  Alloctr   60  Proc 4770 
[DR: Done] Elapsed real time: 0:00:19 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   59  Alloctr   60  Proc 4770 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    26158 micron
Total Number of Contacts =             14089
Total Number of Wires =                11980
Total Number of PtConns =              4660
Total Number of Routed Wires =       10519
Total Routed Wire Length =           24786 micron
Total Number of Routed Contacts =       14089
        Layer                M1 :          1 micron
        Layer                M2 :       2441 micron
        Layer                M3 :      13569 micron
        Layer                M4 :       7772 micron
        Layer                M5 :        275 micron
        Layer                M6 :          8 micron
        Layer                M7 :        394 micron
        Layer                M8 :        326 micron
        Via          VIA78(rot) :         10
        Via          VIA67(rot) :         11
        Via          VIA56(rot) :          2
        Via   FATVIA56(rot)_1x2 :         11
        Via          VIA45(rot) :         79
        Via          VIA34(rot) :       2713
        Via          VIA23(rot) :       5866
        Via               VIA12 :       4758
        Via          VIA12(rot) :        575
        Via        FATVIA12_2x1 :         52
        Via   FATVIA12(rot)_1x2 :          8
        Via        FATVIA12_1x2 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.53% (75 / 14089 vias)
 
    Layer VIA1       =  1.19% (64     / 5397    vias)
        Weight 1     =  1.19% (64      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.81% (5333    vias)
    Layer VIA2       =  0.00% (0      / 5866    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5866    vias)
    Layer VIA3       =  0.00% (0      / 2713    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2713    vias)
    Layer VIA4       =  0.00% (0      / 79      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (79      vias)
    Layer VIA5       = 84.62% (11     / 13      vias)
        Weight 1     = 84.62% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 15.38% (2       vias)
    Layer VIA6       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
    Layer VIA7       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 
  Total double via conversion rate    =  0.53% (75 / 14089 vias)
 
    Layer VIA1       =  1.19% (64     / 5397    vias)
    Layer VIA2       =  0.00% (0      / 5866    vias)
    Layer VIA3       =  0.00% (0      / 2713    vias)
    Layer VIA4       =  0.00% (0      / 79      vias)
    Layer VIA5       = 84.62% (11     / 13      vias)
    Layer VIA6       =  0.00% (0      / 11      vias)
    Layer VIA7       =  0.00% (0      / 10      vias)
 
  The optimized via conversion rate based on total routed via count =  0.53% (75 / 14089 vias)
 
    Layer VIA1       =  1.19% (64     / 5397    vias)
        Weight 1     =  1.19% (64      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.81% (5333    vias)
    Layer VIA2       =  0.00% (0      / 5866    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5866    vias)
    Layer VIA3       =  0.00% (0      / 2713    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2713    vias)
    Layer VIA4       =  0.00% (0      / 79      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (79      vias)
    Layer VIA5       = 84.62% (11     / 13      vias)
        Weight 1     = 84.62% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 15.38% (2       vias)
    Layer VIA6       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
    Layer VIA7       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 

Total number of nets = 34858
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-04-28 18:17:16 / Session:  00:28:59 / Command:  00:05:07 / CPU:  00:05:08 / Memory: 1651 MB (FLW-8100)


Information: Runtime Summary (clock_opt / route_clock)  (FLW-9000)
----------------------------------------------------------------------------
    Elapse (Hrs)   Elapse (%)       CPU/Elapse       Category
----------------------------------------------------------------------------
      0.01           96.8%             1.0           Detail Route 
      0.00            3.2%             1.0           Other 
----------------------------------------------------------------------------
      0.01          100.0%             1.0           Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 1

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz / 8 CPUs  
Sockets: 2, Cores: 4, VM
----------------------------------------------------------------------------

Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-04-28 18:17:16 / Session:  00:29:00 / Command:  00:05:08 / CPU:  00:05:09 / Memory: 1651 MB (FLW-8100)
INFO: run stage final_opto (init -> end)

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-04-28 18:17:17 / Session:  00:29:00 / Command:  00:05:08 / CPU:  00:05:09 / Memory: 1651 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design jpeg_encoder has 34855 nets, 0 global routed, 107 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'jpeg_encoder'. (NEX-022)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.883131 ohm/um, via_r = 1.388100 ohm/cut, c = 0.143274 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.878814 ohm/um, via_r = 1.482201 ohm/cut, c = 0.143418 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34853, routed nets = 107, across physical hierarchy nets = 0, parasitics cached nets = 34853, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:  1751 s (  0.49 hr )  ELAPSE:  1748 s (  0.49 hr )  MEM-PEAK:  1651 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 34749 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:  1751 s (  0.49 hr )  ELAPSE:  1748 s (  0.49 hr )  MEM-PEAK:  1651 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario WC.
Information: Doing activity propagation for mode 'WC' and corner 'WC' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario WC (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: WC

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0113     0.1557     48   0.0378     0.1736      8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0113     0.1557   0.1557     48   0.0378     0.1736      8        0     0.0000        0 1043275.81
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0113     0.1557   0.1557     48   0.0378     0.1736      8        0     0.0000        0 1043275.81    129998.16      32373       1562       2205
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0113     0.1557   0.1557     48   0.0378     0.1736      8        0        0 1043275.81    129998.16      32373
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:  1770 s (  0.49 hr )  ELAPSE:  1768 s (  0.49 hr )  MEM-PEAK:  1651 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
Total 0.7500 seconds to load 32373 cell instances into cellmap
Moveable cells: 32267; Application fixed cells: 106; Macro cells: 0; User fixed cells: 0
0 out of 34749 data nets is detail routed, 107 out of 107 clock nets are detail routed and total 34856 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.2309, cell height 1.8000, cell area 4.0156 for total 32373 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.08        0.08      0.15         -     129998.16  1043275.81       32373              0.49      1651
Non-default App Option report
----------------------------------------------------------------------------------
| Name                                         | Default value  | Current value  | 
----------------------------------------------------------------------------------
| opt.dft.clock_aware_scan_reorder             |           false|            true|
| opt.dft.clock_aware_scan_repartition_reorder |           false|            true|
----------------------------------------------------------------------------------
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.08        0.08      0.15         -     129998.16  1043275.81       32373              0.49      1651
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 4 Iter  2          0.08        0.08      0.15         -     129998.16  1043275.81       32373              0.49      1651
Clock-opt optimization Phase 4 Iter  3          0.08        0.08      0.15         -     129998.16  1043275.81       32373              0.49      1651

Clock-opt optimization Phase 5 Iter  1          0.08        0.08      0.15         -     129998.16  1043275.81       32373              0.49      1651

Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.49      1651
Clock-opt optimization Phase 6 Iter  2          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter  3          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter  4          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter  5          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter  6          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter  7          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  8          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter  9          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 10          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 11          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 12          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 13          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 14          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 15          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 16          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 17          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 18          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 19          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 20          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 21          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 22          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 23          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 24          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 25          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 26          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 27          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 28          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 29          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 30          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 31          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 32          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651
Clock-opt optimization Phase 6 Iter 33          0.08        0.08      0.15         -     129895.92  1041109.69       32373              0.50      1651

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.15         -     129915.72  1041606.06       32375              0.50      1651
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.15         -     129915.72  1041606.06       32375              0.50      1651
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.15         -     129915.72  1041606.06       32375              0.50      1651
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.15         -     129934.08  1028688.31       33326              0.57      1651

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.15         -     129564.36  1023312.19       33056              0.58      1651
Clock-opt optimization Phase 9 Iter  2          0.00        0.00      0.15         -     129564.36  1023312.19       33056              0.59      1651

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.15         -     129527.28   989163.00       32991              0.61      1651
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario WC timingCorner WC.  Using corner WC for worst leakage corner. (OPT-078)
new default layer same as orig default layer
Information: Nominal = 0.0493495  Design MT = inf  Target = 0.2286046  MaxRC = 0.129338 Fast Target = 0.082083 (OPT-081)
Information: Using default layer M4 (Previous) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Using layer M4 for buffering distances in roi (originally M4)
GRE layer bins: None, M7
Found 1 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 67108865 (1003.606750)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [1] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            1
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            1
------------ ------------ ------------

Number of Drivers Sized: 1 [100.00%]

                      P: 1 [100.00%]
                      N: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.46 sec ELAPSE 0 hr : 0 min : 0.23 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1690924 K / inuse 988828 K
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
bmap: stepx = stepy = 96320
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      0.15         -     129527.28   989163.00       32991              0.61      1651
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      0.15         -     129527.28   989163.00       32991              0.61      1651

Clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.17         -     129526.20   989120.38       32992              0.61      1651
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.17         -     129526.20   989120.38       32992              0.61      1651
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.17         -     129526.20   989120.38       32992              0.61      1651
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      0.17         -     129526.20   989120.38       32992              0.61      1651

Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         -     129536.28   989179.62       32999              0.61      1651
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Current block utilization is '0.60900', effective utilization is '0.60900'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Snapped 32893 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4769 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        true                
global.timing_driven                                    :        false               

Begin global routing.
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Cell ctmTdsLR_1_12189 is placed overlapping with other cells at {{55.800 20.800} {56.400 22.600}}. (ZRT-763)
Warning: Cell DP_OP_631J1_174_5377_U104 is placed overlapping with other cells at {{152.000 11.800} {153.200 13.600}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_11860 is placed overlapping with other cells at {{180.600 17.200} {182.000 19.000}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_11490 is placed overlapping with other cells at {{271.000 22.600} {272.400 24.400}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_11558 is placed overlapping with other cells at {{361.400 37.000} {362.800 38.800}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_11284 is placed overlapping with other cells at {{417.000 42.400} {417.600 44.200}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_11399 is placed overlapping with other cells at {{63.600 85.600} {65.000 87.400}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_10767 is placed overlapping with other cells at {{145.000 83.800} {145.600 85.600}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_10210 is placed overlapping with other cells at {{197.200 78.400} {200.600 80.200}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_9914 is placed overlapping with other cells at {{259.600 82.000} {261.200 83.800}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_11336 is placed overlapping with other cells at {{325.600 83.800} {326.800 85.600}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_12137 is placed overlapping with other cells at {{423.000 98.200} {424.400 100.000}}. (ZRT-763)
Warning: Cell mult_x_42_U55 is placed overlapping with other cells at {{33.200 159.400} {34.000 161.200}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_11292 is placed overlapping with other cells at {{90.200 161.200} {92.800 163.000}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_12256 is placed overlapping with other cells at {{169.200 163.000} {170.800 164.800}}. (ZRT-763)
Warning: Cell U5083 is placed overlapping with other cells at {{288.000 163.000} {289.400 164.800}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_11295 is placed overlapping with other cells at {{335.800 159.400} {338.400 161.200}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_12179 is placed overlapping with other cells at {{458.400 166.600} {459.000 168.400}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_11575 is placed overlapping with other cells at {{12.600 245.800} {14.000 247.600}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_11659 is placed overlapping with other cells at {{143.800 238.600} {145.200 240.400}}. (ZRT-763)
Warning: Cell ctmTdsLR_2_9929 is placed overlapping with other cells at {{189.200 238.600} {190.600 240.400}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_11523 is placed overlapping with other cells at {{253.000 242.200} {254.600 244.000}}. (ZRT-763)
Warning: Cell mult_x_11_U58 is placed overlapping with other cells at {{383.800 244.000} {384.600 245.800}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_10662 is placed overlapping with other cells at {{433.200 254.800} {434.400 256.600}}. (ZRT-763)
Warning: Cell DP_OP_627J1_170_5377_U110 is placed overlapping with other cells at {{47.000 321.400} {47.800 323.200}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_10291 is placed overlapping with other cells at {{96.600 321.400} {100.000 323.200}}. (ZRT-763)
Warning: Cell ctmTdsLR_7_10499_roptpi_12350 is placed overlapping with other cells at {{171.000 321.400} {172.200 323.200}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_10841 is placed overlapping with other cells at {{273.600 325.000} {274.400 326.800}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_11369 is placed overlapping with other cells at {{346.600 323.200} {347.800 325.000}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_11770 is placed overlapping with other cells at {{448.000 319.600} {449.400 321.400}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_11079 is placed overlapping with other cells at {{108.800 400.600} {109.600 402.400}}. (ZRT-763)
Warning: Cell mult_x_7_U44 is placed overlapping with other cells at {{225.800 400.600} {226.600 402.400}}. (ZRT-763)
Warning: Cell ctmTdsLR_1_5492 is placed overlapping with other cells at {{286.000 402.400} {287.200 404.200}}. (ZRT-763)
Warning: Cell U5179 is placed overlapping with other cells at {{326.400 398.800} {327.000 400.600}}. (ZRT-763)
Warning: Cell qnr_divider_divider_s_pipe_reg_6__7_ is placed overlapping with other cells at {{419.800 402.400} {425.000 404.200}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   55  Alloctr   56  Proc    0 
[End of Read DB] Total (MB): Used   62  Alloctr   64  Proc 4769 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,481.60um,480.80um)
Number of routing layers = 8
layer M1, dir Ver, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M8, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   65  Alloctr   66  Proc 4769 
Net statistics:
Total number of nets     = 35147
Number of nets to route  = 34780
Number of single or zero port nets = 3
Number of nets with min-layer-mode soft = 38
Number of nets with min-layer-mode soft-cost-low = 38
364 nets are fully connected,
 of which 364 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Build All Nets] Total (MB): Used   91  Alloctr   92  Proc 4769 
Net length statistics: 
Net Count(Ignore Fully Rted) 34780, Total Half Perimeter Wire Length (HPWL) 429034 microns
HPWL   0 ~   50 microns: Net Count    33653     Total HPWL       286731 microns
HPWL  50 ~  100 microns: Net Count      623     Total HPWL        42251 microns
HPWL 100 ~  200 microns: Net Count      335     Total HPWL        48377 microns
HPWL 200 ~  300 microns: Net Count       96     Total HPWL        23034 microns
HPWL 300 ~  400 microns: Net Count       51     Total HPWL        17732 microns
HPWL 400 ~  500 microns: Net Count       14     Total HPWL         6355 microns
HPWL 500 ~  600 microns: Net Count        6     Total HPWL         3247 microns
HPWL 600 ~  700 microns: Net Count        2     Total HPWL         1307 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Average gCell capacity  0.75     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  8.97     on layer (4)    M4
Average gCell capacity  8.98     on layer (5)    M5
Average gCell capacity  8.97     on layer (6)    M6
Average gCell capacity  2.24     on layer (7)    M7
Average gCell capacity  2.24     on layer (8)    M8
Average number of tracks per gCell 8.99  on layer (1)    M1
Average number of tracks per gCell 8.97  on layer (2)    M2
Average number of tracks per gCell 8.99  on layer (3)    M3
Average number of tracks per gCell 8.97  on layer (4)    M4
Average number of tracks per gCell 8.99  on layer (5)    M5
Average number of tracks per gCell 8.97  on layer (6)    M6
Average number of tracks per gCell 2.25  on layer (7)    M7
Average number of tracks per gCell 2.25  on layer (8)    M8
Number of gCells = 574592
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Congestion Map] Total (MB): Used  100  Alloctr  101  Proc 4769 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  100  Alloctr  101  Proc 4769 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   37  Alloctr   37  Proc    0 
[End of Build Data] Total (MB): Used  100  Alloctr  101  Proc 4769 
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  204  Alloctr  205  Proc 4769 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (787 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
[rtAllBotParts] Elapsed real time: 0:00:04 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Initial Routing] Total (MB): Used  222  Alloctr  224  Proc 4769 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =  5304 Max = 12 GRCs =  4167 (2.90%)
Initial. H routing: Overflow =  5212 Max = 12 (GRCs =  1) GRCs =  3966 (5.52%)
Initial. V routing: Overflow =    91 Max =  3 (GRCs =  2) GRCs =   201 (0.28%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =  5205 Max = 12 (GRCs =  1) GRCs =  3959 (5.51%)
Initial. M3         Overflow =    91 Max =  3 (GRCs =  2) GRCs =   201 (0.28%)
Initial. M4         Overflow =     7 Max =  1 (GRCs =  7) GRCs =     7 (0.01%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 420614.31
Initial. Layer M1 wire length = 64.79
Initial. Layer M2 wire length = 126649.62
Initial. Layer M3 wire length = 198850.72
Initial. Layer M4 wire length = 74419.27
Initial. Layer M5 wire length = 15073.30
Initial. Layer M6 wire length = 1643.79
Initial. Layer M7 wire length = 1884.03
Initial. Layer M8 wire length = 2028.79
Initial. Total Number of Contacts = 211510
Initial. Via VIA12 count = 104258
Initial. Via VIA23 count = 91598
Initial. Via VIA34 count = 13599
Initial. Via VIA45 count = 1126
Initial. Via VIA56 count = 447
Initial. Via VIA67 count = 378
Initial. Via VIA78 count = 104
Initial. completed.

Start GR phase 1
Mon Apr 28 18:25:01 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
[rtAllParts] Elapsed real time: 0:00:03 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  223  Alloctr  224  Proc 4769 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =  1461 Max = 12 GRCs =  1194 (0.83%)
phase1. H routing: Overflow =  1461 Max = 12 (GRCs =  1) GRCs =  1194 (1.66%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =  1461 Max = 12 (GRCs =  1) GRCs =  1194 (1.66%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 420950.27
phase1. Layer M1 wire length = 64.79
phase1. Layer M2 wire length = 124614.09
phase1. Layer M3 wire length = 196823.78
phase1. Layer M4 wire length = 76430.92
phase1. Layer M5 wire length = 16921.99
phase1. Layer M6 wire length = 2193.62
phase1. Layer M7 wire length = 1845.34
phase1. Layer M8 wire length = 2055.73
phase1. Total Number of Contacts = 211830
phase1. Via VIA12 count = 104255
phase1. Via VIA23 count = 91084
phase1. Via VIA34 count = 14161
phase1. Via VIA45 count = 1364
phase1. Via VIA56 count = 491
phase1. Via VIA67 count = 367
phase1. Via VIA78 count = 108
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:12 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Whole Chip Routing] Stage (MB): Used  160  Alloctr  160  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  223  Alloctr  224  Proc 4769 

Congestion utilization per direction:
Average vertical track utilization   = 11.76 %
Peak    vertical track utilization   = 85.00 %
Average horizontal track utilization = 15.15 %
Peak    horizontal track utilization = 89.66 %

[End of Global Routing] Elapsed real time: 0:00:13 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[End of Global Routing] Stage (MB): Used  152  Alloctr  152  Proc    0 
[End of Global Routing] Total (MB): Used  215  Alloctr  216  Proc 4769 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -75  Alloctr  -76  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4769 
Using per-layer congestion maps for congestion reduction.
Information: 0.02% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.57% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 2.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.609 to 0.611. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario WC timingCorner WC.  Using corner WC for worst leakage corner. (OPT-078)
new default layer same as orig default layer
Information: Nominal = 0.0493495  Design MT = inf  Target = 0.2286046  MaxRC = 0.129338 Fast Target = 0.082083 (OPT-081)
Information: Using default layer M4 (Previous) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Information: Activity propagation will be performed for scenario WC.
Note - message 'POW-024' limit (10) exceeded. Remainder will be suppressed.
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp estimated wire length 
5.13563% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 2.34762e+08
Total net wire length: 4.57123e+09
****** eLpp weights (with caps) (no lengths)
Number of nets: 35142, of which 35035 non-clock nets
Number of nets with 0 toggle rate: 4655 (13.2463%)
Max toggle rate = 1, average toggle rate = 0.0399816
Max non-clock toggle rate = 0.253601
eLpp weight range = (0, 11.3827)
*** 436 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 35142
Amt power = 0.1
Non-default weight range: (0.9, 6.03827)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0           1   0.0399812   0.0577613     13.9384
      Power Weights            0     11.3827    0.455096    0.657482     13.9384
      Final Weights          0.9     6.03827    0.957689    0.281973     17.8086
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=WC
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 470903
Information: Coarse placer active wire length estimate = 39747.6
Information: Coarse placer weighted wire length estimate = 592821
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0:57 
Moved 27826 out of 32999 cells, ratio = 0.843238
Total displacement = 48397.574219(um)
Max displacement = 46.502300(um), HFSBUF_317_462 (228.600006, 47.799999, 6) => (182.142395, 47.844700, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.44(um)
  0 ~  20% cells displacement <=      0.68(um)
  0 ~  30% cells displacement <=      0.89(um)
  0 ~  40% cells displacement <=      1.12(um)
  0 ~  50% cells displacement <=      1.35(um)
  0 ~  60% cells displacement <=      1.62(um)
  0 ~  70% cells displacement <=      1.97(um)
  0 ~  80% cells displacement <=      2.47(um)
  0 ~  90% cells displacement <=      3.38(um)
  0 ~ 100% cells displacement <=     46.50(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design jpeg_encoder has 35144 nets, 0 global routed, 107 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'jpeg_encoder'. (NEX-022)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.883131 ohm/um, via_r = 1.388100 ohm/cut, c = 0.143235 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.878849 ohm/um, via_r = 1.482206 ohm/cut, c = 0.143414 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 35142, routed nets = 107, across physical hierarchy nets = 0, parasitics cached nets = 35142, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         2.68        2.68      0.00         -     129536.28   989179.62       32999              0.63      1651
Clock-opt optimization Phase 12 Iter  3         2.68        2.68      0.00         -     129536.28   989179.62       32999              0.63      1651
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
Total 0.7300 seconds to load 32999 cell instances into cellmap, 27826 cells are off site row
Moveable cells: 32893; Application fixed cells: 106; Macro cells: 0; User fixed cells: 0
0 out of 35469 data nets is detail routed, 107 out of 107 clock nets are detail routed and total 35576 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1808, cell height 1.8000, cell area 3.9255 for total 32999 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         2.68        2.68      0.00         -     129536.28   989179.62       32999              0.63      1651
Number of Site types in the design = 1
INFO: total number of constant pins: 60
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 60
INFO: Running TieOpt on MG
Added 2 tie-hi cells
Added 15 tie-low cells
Clock-opt optimization Phase 12 Iter  5         2.68        2.68      0.00         -     129536.28   989179.62       32999              0.63      1651
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 279 total shapes.
Cached 0 vias out of 14089 total vias.

Legalizing Top Level Design jpeg_encoder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 190 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      212705        32999        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32999
number of references:               190
number of site rows:                256
number of locations attempted:   735917
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       32893 (359042 total sites)
avg row height over cells:        1.800 um
rms cell displacement:            0.414 um ( 0.23 row height)
rms weighted cell displacement:   0.414 um ( 0.23 row height)
max cell displacement:            2.625 um ( 1.46 row height)
avg cell displacement:            0.285 um ( 0.16 row height)
avg weighted cell displacement:   0.285 um ( 0.16 row height)
number of cells moved:            27848
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U7449 (CKND0)
  Input location: (210.913,86.5762)
  Legal location: (211,89.2)
  Displacement:   2.625 um ( 1.46 row height)
Cell: U7540 (CKND0)
  Input location: (27.28,216.016)
  Legal location: (27.2,213.4)
  Displacement:   2.617 um ( 1.45 row height)
Cell: U7327 (CKND0)
  Input location: (261.912,282.573)
  Legal location: (262,280)
  Displacement:   2.575 um ( 1.43 row height)
Cell: U9752 (CKND0)
  Input location: (307.935,166.029)
  Legal location: (308,168.4)
  Displacement:   2.372 um ( 1.32 row height)
Cell: optlc_12417 (TIEL)
  Input location: (369.6,393.4)
  Legal location: (370.6,391.6)
  Displacement:   2.059 um ( 1.14 row height)
Cell: ctmTdsLR_3_11546 (CKND1)
  Input location: (312.267,219.651)
  Legal location: (311,218.8)
  Displacement:   1.526 um ( 0.85 row height)
Cell: ctmTdsLR_2_11545 (INVD0)
  Input location: (310.469,224.743)
  Legal location: (309.4,224.2)
  Displacement:   1.199 um ( 0.67 row height)
Cell: U7897 (CKND0)
  Input location: (25.9246,266.488)
  Legal location: (25.2,265.6)
  Displacement:   1.146 um ( 0.64 row height)
Cell: U9892 (CKND2D1)
  Input location: (124.417,178.501)
  Legal location: (124.6,177.4)
  Displacement:   1.116 um ( 0.62 row height)
Cell: U9969 (CKND0)
  Input location: (63.6275,18.0463)
  Legal location: (64.2,19)
  Displacement:   1.112 um ( 0.62 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 4 
Moved 27848 out of 32999 cells, ratio = 0.843904
Total displacement = 13819.161133(um)
Max displacement = 2.800000(um), optlc_12417 (369.600006, 393.399994, 0) => (370.600006, 393.399994, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.12(um)
  0 ~  20% cells displacement <=      0.21(um)
  0 ~  30% cells displacement <=      0.29(um)
  0 ~  40% cells displacement <=      0.38(um)
  0 ~  50% cells displacement <=      0.47(um)
  0 ~  60% cells displacement <=      0.57(um)
  0 ~  70% cells displacement <=      0.68(um)
  0 ~  80% cells displacement <=      0.78(um)
  0 ~  90% cells displacement <=      0.89(um)
  0 ~ 100% cells displacement <=      2.80(um)
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design jpeg_encoder has 35144 nets, 0 global routed, 107 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'jpeg_encoder'. (NEX-022)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.883131 ohm/um, via_r = 1.388100 ohm/cut, c = 0.143235 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.878849 ohm/um, via_r = 1.482206 ohm/cut, c = 0.143414 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 35142, routed nets = 107, across physical hierarchy nets = 0, parasitics cached nets = 35142, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt optimization Phase 13 Iter  1         0.64        0.64      0.00         -     129536.28   989730.94       32999              0.63      1651

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Enable dominated scenarios


Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
INFO: GRE is running with flow.common.io_priority high.
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: The stitching and editing of coupling caps is turned ON for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design jpeg_encoder has 35141 nets, 0 global routed, 107 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'jpeg_encoder'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.883131 ohm/um, via_r = 1.388100 ohm/cut, c = 0.143235 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.878849 ohm/um, via_r = 1.482206 ohm/cut, c = 0.143414 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 35139, routed nets = 107, across physical hierarchy nets = 0, parasitics cached nets = 35139, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario WC.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00008 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=TOP, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.9000
  Supply Net = VSS, voltages =  0.0000
Hold Voltages:
  Supply Net = VDD, voltages =  0.9000
  Supply Net = VSS, voltages =  0.0000
Unique Voltages in Design:  0.0000 0.9000
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property

Clock-opt optimization Phase 17 Iter  1         0.64        0.64      0.00         -     129515.76   989517.75       32993              0.64      1651
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Generating Timing information  
Design  Scenario WC (Mode WC Corner WC)
Generating Timing information  ... Done
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:05 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4769 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        true                
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        true                

Begin global routing.
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Found AutoNdr rule _snps_autoNdr_power by name when the auto ndr flow is not enabled. (ZRT-828)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   55  Alloctr   56  Proc    0 
[End of Read DB] Total (MB): Used   62  Alloctr   63  Proc 4769 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,481.60um,480.80um)
Number of routing layers = 8
layer M1, dir Ver, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M8, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   75  Proc 4769 
Net statistics:
Total number of nets     = 35144
Number of nets to route  = 35042
Number of single or zero port nets = 3
Number of nets with min-layer-mode soft = 38
Number of nets with min-layer-mode soft-cost-low = 38
10 nets are partially connected,
 of which 10 are detail routed and 0 are global routed.
99 nets are fully connected,
 of which 99 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Build All Nets] Total (MB): Used  101  Alloctr  102  Proc 4769 
Net length statistics: 
Net Count(Ignore Fully Rted) 35042, Total Half Perimeter Wire Length (HPWL) 431717 microns
HPWL   0 ~   50 microns: Net Count    33914     Total HPWL       288833 microns
HPWL  50 ~  100 microns: Net Count      625     Total HPWL        42541 microns
HPWL 100 ~  200 microns: Net Count      332     Total HPWL        47938 microns
HPWL 200 ~  300 microns: Net Count       97     Total HPWL        23285 microns
HPWL 300 ~  400 microns: Net Count       50     Total HPWL        17335 microns
HPWL 400 ~  500 microns: Net Count       15     Total HPWL         6766 microns
HPWL 500 ~  600 microns: Net Count        7     Total HPWL         3712 microns
HPWL 600 ~  700 microns: Net Count        2     Total HPWL         1308 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Average gCell capacity  0.75     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  8.97     on layer (4)    M4
Average gCell capacity  8.98     on layer (5)    M5
Average gCell capacity  8.97     on layer (6)    M6
Average gCell capacity  2.24     on layer (7)    M7
Average gCell capacity  2.24     on layer (8)    M8
Average number of tracks per gCell 8.99  on layer (1)    M1
Average number of tracks per gCell 8.97  on layer (2)    M2
Average number of tracks per gCell 8.99  on layer (3)    M3
Average number of tracks per gCell 8.97  on layer (4)    M4
Average number of tracks per gCell 8.99  on layer (5)    M5
Average number of tracks per gCell 8.97  on layer (6)    M6
Average number of tracks per gCell 2.25  on layer (7)    M7
Average number of tracks per gCell 2.25  on layer (8)    M8
Number of gCells = 574592
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Congestion Map] Total (MB): Used  109  Alloctr  110  Proc 4769 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  109  Alloctr  110  Proc 4769 
Number of user frozen nets = 0
Timing criticality report: total 11113 (31.62)% critical nets.
   Number of criticality 1 nets = 8506 (24.20)%
   Number of criticality 2 nets = 1743 (4.96)%
   Number of criticality 3 nets = 463 (1.32)%
   Number of criticality 4 nets = 134 (0.38)%
   Number of criticality 5 nets = 78 (0.22)%
   Number of criticality 6 nets = 43 (0.12)%
   Number of criticality 7 nets = 146 (0.42)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   52  Alloctr   52  Proc    0 
[End of Build Data] Total (MB): Used  115  Alloctr  116  Proc 4769 
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  291  Alloctr  292  Proc 4769 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (787 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
[rtAllBotParts] Elapsed real time: 0:00:07 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:07 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Initial Routing] Stage (MB): Used   19  Alloctr   19  Proc    0 
[End of Initial Routing] Total (MB): Used  310  Alloctr  311  Proc 4769 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =  4346 Max = 8 GRCs =  3492 (2.43%)
Initial. H routing: Overflow =  4303 Max = 8 (GRCs =  1) GRCs =  3407 (4.74%)
Initial. V routing: Overflow =    42 Max = 3 (GRCs =  2) GRCs =    85 (0.12%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =  4301 Max = 8 (GRCs =  1) GRCs =  3405 (4.74%)
Initial. M3         Overflow =    42 Max = 3 (GRCs =  2) GRCs =    85 (0.12%)
Initial. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.05 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       22.2 10.6 10.3 10.9 10.0 10.4 9.08 6.64 4.80 0.00 2.51 1.28 0.69 0.35
M3       22.1 16.5 21.0 19.0 12.0 5.70 2.20 0.79 0.38 0.00 0.18 0.04 0.00 0.00
M4       52.2 30.6 12.2 3.03 0.80 0.42 0.35 0.16 0.08 0.00 0.02 0.00 0.00 0.00
M5       76.4 18.5 3.12 0.75 0.37 0.34 0.24 0.14 0.03 0.00 0.02 0.00 0.00 0.00
M6       86.0 11.6 1.19 0.84 0.21 0.05 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       97.2 0.00 0.00 1.40 0.00 1.26 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.8 0.00 0.00 1.56 0.00 0.58 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    69.2 10.9 6.00 4.70 2.93 2.35 1.50 0.97 0.66 0.00 0.34 0.16 0.09 0.04


Initial. Total Wire Length = 423540.60
Initial. Layer M1 wire length = 436.33
Initial. Layer M2 wire length = 109587.80
Initial. Layer M3 wire length = 178195.28
Initial. Layer M4 wire length = 70999.72
Initial. Layer M5 wire length = 38932.28
Initial. Layer M6 wire length = 20175.69
Initial. Layer M7 wire length = 2788.55
Initial. Layer M8 wire length = 2424.97
Initial. Total Number of Contacts = 220030
Initial. Via VIA12 count = 108324
Initial. Via VIA23 count = 93144
Initial. Via VIA34 count = 14108
Initial. Via VIA45 count = 2642
Initial. Via VIA56 count = 1354
Initial. Via VIA67 count = 320
Initial. Via VIA78 count = 138
Initial. completed.

Start GR phase 1
Mon Apr 28 18:26:48 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
[rtAllParts] Elapsed real time: 0:00:04 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:04 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  310  Alloctr  312  Proc 4769 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =  4025 Max = 7 GRCs =  3116 (2.17%)
phase1. H routing: Overflow =  4024 Max = 7 (GRCs =  3) GRCs =  3114 (4.34%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =  4024 Max = 7 (GRCs =  3) GRCs =  3114 (4.34%)
phase1. M3         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.05 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       22.2 10.7 10.3 11.0 10.0 10.5 9.00 6.62 5.12 0.00 2.28 1.18 0.63 0.33
M3       22.0 16.5 21.1 19.2 12.0 5.68 2.07 0.75 0.42 0.00 0.08 0.00 0.00 0.00
M4       50.8 31.0 12.6 3.37 0.92 0.44 0.34 0.20 0.10 0.00 0.01 0.00 0.00 0.00
M5       75.5 19.2 3.17 0.76 0.39 0.32 0.28 0.18 0.03 0.00 0.01 0.00 0.00 0.00
M6       85.6 12.0 1.11 0.95 0.26 0.05 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       96.7 0.00 0.00 1.83 0.00 1.40 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.7 0.00 0.00 1.70 0.00 0.57 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.8 11.2 6.07 4.86 2.95 2.37 1.47 0.97 0.71 0.00 0.30 0.15 0.08 0.04


phase1. Total Wire Length = 423583.85
phase1. Layer M1 wire length = 428.79
phase1. Layer M2 wire length = 106451.05
phase1. Layer M3 wire length = 175987.03
phase1. Layer M4 wire length = 73561.71
phase1. Layer M5 wire length = 40238.37
phase1. Layer M6 wire length = 20839.57
phase1. Layer M7 wire length = 3506.54
phase1. Layer M8 wire length = 2570.78
phase1. Total Number of Contacts = 222270
phase1. Via VIA12 count = 108327
phase1. Via VIA23 count = 93214
phase1. Via VIA34 count = 15750
phase1. Via VIA45 count = 2987
phase1. Via VIA56 count = 1471
phase1. Via VIA67 count = 368
phase1. Via VIA78 count = 153
phase1. completed.

Start GR phase 2
Mon Apr 28 18:26:52 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
[rtAllParts] Elapsed real time: 0:00:03 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:03 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  310  Alloctr  312  Proc 4769 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   719 Max = 5 GRCs =   728 (0.51%)
phase2. H routing: Overflow =   719 Max = 5 (GRCs =  2) GRCs =   728 (1.01%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   719 Max = 5 (GRCs =  2) GRCs =   728 (1.01%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.05 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       22.2 10.7 10.4 12.0 10.3 12.6 8.80 7.17 3.43 0.00 1.60 0.39 0.09 0.02
M3       21.9 16.4 21.0 19.3 12.2 5.70 1.98 0.76 0.43 0.00 0.10 0.00 0.00 0.00
M4       50.7 30.9 12.8 3.47 0.89 0.45 0.32 0.22 0.10 0.00 0.02 0.00 0.00 0.00
M5       75.7 19.3 3.09 0.64 0.38 0.33 0.29 0.16 0.04 0.00 0.01 0.00 0.00 0.00
M6       85.7 11.8 1.13 1.01 0.24 0.05 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       95.8 0.00 0.00 2.73 0.00 1.33 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.4 0.00 0.00 2.01 0.00 0.54 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.6 11.1 6.10 5.15 3.00 2.63 1.44 1.04 0.50 0.00 0.22 0.05 0.01 0.00


phase2. Total Wire Length = 423670.98
phase2. Layer M1 wire length = 428.79
phase2. Layer M2 wire length = 105916.10
phase2. Layer M3 wire length = 175451.12
phase2. Layer M4 wire length = 74179.99
phase2. Layer M5 wire length = 39542.10
phase2. Layer M6 wire length = 20687.41
phase2. Layer M7 wire length = 4546.70
phase2. Layer M8 wire length = 2918.78
phase2. Total Number of Contacts = 222761
phase2. Via VIA12 count = 108329
phase2. Via VIA23 count = 93162
phase2. Via VIA34 count = 16127
phase2. Via VIA45 count = 3062
phase2. Via VIA56 count = 1505
phase2. Via VIA67 count = 401
phase2. Via VIA78 count = 175
phase2. completed.

Start GR phase 3
Mon Apr 28 18:26:55 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  310  Alloctr  312  Proc 4769 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =   719 Max = 5 GRCs =   728 (0.51%)
phase3. H routing: Overflow =   719 Max = 5 (GRCs =  2) GRCs =   728 (1.01%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =   719 Max = 5 (GRCs =  2) GRCs =   728 (1.01%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.05 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       22.2 10.7 10.4 12.0 10.3 12.6 8.80 7.17 3.43 0.00 1.60 0.39 0.09 0.02
M3       21.9 16.4 21.0 19.3 12.2 5.70 1.98 0.76 0.43 0.00 0.10 0.00 0.00 0.00
M4       50.7 30.9 12.8 3.47 0.89 0.45 0.32 0.22 0.10 0.00 0.02 0.00 0.00 0.00
M5       75.7 19.3 3.09 0.64 0.38 0.33 0.29 0.16 0.04 0.00 0.01 0.00 0.00 0.00
M6       85.7 11.8 1.13 1.01 0.24 0.05 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       95.8 0.00 0.00 2.73 0.00 1.33 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.4 0.00 0.00 2.01 0.00 0.54 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.6 11.1 6.10 5.15 3.00 2.63 1.44 1.04 0.50 0.00 0.22 0.05 0.01 0.00


phase3. Total Wire Length = 423670.98
phase3. Layer M1 wire length = 428.79
phase3. Layer M2 wire length = 105916.10
phase3. Layer M3 wire length = 175451.12
phase3. Layer M4 wire length = 74179.99
phase3. Layer M5 wire length = 39542.10
phase3. Layer M6 wire length = 20687.41
phase3. Layer M7 wire length = 4546.70
phase3. Layer M8 wire length = 2918.78
phase3. Total Number of Contacts = 222761
phase3. Via VIA12 count = 108329
phase3. Via VIA23 count = 93162
phase3. Via VIA34 count = 16127
phase3. Via VIA45 count = 3062
phase3. Via VIA56 count = 1505
phase3. Via VIA67 count = 401
phase3. Via VIA78 count = 175
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:23 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[End of Whole Chip Routing] Stage (MB): Used  247  Alloctr  248  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  310  Alloctr  312  Proc 4769 

Congestion utilization per direction:
Average vertical track utilization   = 12.11 %
Peak    vertical track utilization   = 85.71 %
Average horizontal track utilization = 15.50 %
Peak    horizontal track utilization = 79.31 %

[End of Global Routing] Elapsed real time: 0:00:23 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:24
[End of Global Routing] Stage (MB): Used  231  Alloctr  231  Proc    0 
[End of Global Routing] Total (MB): Used  303  Alloctr  304  Proc 4769 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:01 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of dbOut] Stage (MB): Used  -85  Alloctr  -85  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4769 
Information: The stitching and editing of coupling caps is turned ON for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design jpeg_encoder has 35141 nets, 35042 global routed, 97 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'jpeg_encoder'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 35139, routed nets = 35139, across physical hierarchy nets = 0, parasitics cached nets = 35139, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: WC

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0398     0.8456     68   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0398     0.8456   0.8456     68   0.0000     0.0000      0        0     0.0000        0 989591.062
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0398     0.8456   0.8456     68   0.0000     0.0000      0        0     0.0000        0 989591.062    129515.76      32993       1320       2303
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0398     0.8456   0.8456     68   0.0000     0.0000      0        0        0 989591.062    129515.76      32993

Clock-opt Global-routing complete         CPU:  2341 s (  0.65 hr )  ELAPSE:  2334 s (  0.65 hr )  MEM-PEAK:  1651 MB

runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=TOP, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.9000
  Supply Net = VSS, voltages =  0.0000
Hold Voltages:
  Supply Net = VDD, voltages =  0.9000
  Supply Net = VSS, voltages =  0.0000
Unique Voltages in Design:  0.0000 0.9000
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Found AutoNdr rule _snps_autoNdr_power by name when the auto ndr flow is not enabled. (ZRT-828)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario WC (Mode WC Corner WC)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Average gCell capacity  0.75     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  8.97     on layer (4)    M4
Average gCell capacity  8.98     on layer (5)    M5
Average gCell capacity  8.97     on layer (6)    M6
Average gCell capacity  2.24     on layer (7)    M7
Average gCell capacity  2.24     on layer (8)    M8
Average number of tracks per gCell 8.99  on layer (1)    M1
Average number of tracks per gCell 8.97  on layer (2)    M2
Average number of tracks per gCell 8.99  on layer (3)    M3
Average number of tracks per gCell 8.97  on layer (4)    M4
Average number of tracks per gCell 8.99  on layer (5)    M5
Average number of tracks per gCell 8.97  on layer (6)    M6
Average number of tracks per gCell 2.25  on layer (7)    M7
Average number of tracks per gCell 2.25  on layer (8)    M8
Number of gCells = 574592
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
GR Routing Service: loadPermBufBlockages 

Clock-opt optimization Phase 19 Iter  1         0.85        0.85      0.00         0     129515.76   989591.06       32993              0.65      1651

Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.883131 ohm/um, via_r = 1.388100 ohm/cut, c = 0.143235 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.878849 ohm/um, via_r = 1.482206 ohm/cut, c = 0.143414 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         0.85        0.85      0.00         0     129508.56   989548.75       32988              0.65      1651
Clock-opt optimization Phase 20 Iter  2         0.85        0.85      0.00         0     129508.56   989548.75       32988              0.65      1651
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
Clock-opt optimization Phase 20 Iter  3         0.85        0.85      0.00         0     129508.56   989548.75       32988              0.65      1651
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
Clock-opt optimization Phase 20 Iter  4         0.85        0.85      0.00         0     129508.56   989548.75       32988              0.65      1651
Clock-opt optimization Phase 20 Iter  5         0.85        0.85      0.00         0     129508.56   989548.75       32988              0.65      1651

Clock-opt optimization Phase 21 Iter  1         0.85        0.85      0.00         0     129508.56   989548.75       32988              0.65      1651
Clock-opt optimization Phase 21 Iter  2         0.85        0.85      0.00         0     129529.80   989989.50       32988              0.65      1651
Clock-opt optimization Phase 21 Iter  3         0.85        0.85      0.00         0     129538.44   990174.75       32988              0.65      1651
Clock-opt optimization Phase 21 Iter  4         0.85        0.85      0.00         0     129539.52   990198.81       32988              0.65      1651
Clock-opt optimization Phase 21 Iter  5         0.85        0.85      0.00         0     129539.52   990215.56       32988              0.65      1651
Clock-opt optimization Phase 21 Iter  6         0.85        0.85      0.00         0     129539.52   990215.56       32988              0.66      1651
Clock-opt optimization Phase 21 Iter  7         0.85        0.85      0.00         0     129539.52   990215.56       32988              0.66      1651
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
new default layer same as orig default layer
Clock-opt optimization Phase 21 Iter  8         0.85        0.85      0.00         0     129550.32   990495.44       32988              0.66      1651
Clock-opt optimization Phase 21 Iter  9         0.85        0.85      0.00         0     129548.52   990442.19       32988              0.66      1651
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
new default layer same as orig default layer
Clock-opt optimization Phase 21 Iter 10         0.85        0.85      0.00         0     129548.52   990442.19       32988              0.66      1651
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
new default layer same as orig default layer
Clock-opt optimization Phase 21 Iter 11         0.85        0.85      0.00         0     129548.52   990442.19       32988              0.66      1651

Clock-opt optimization Phase 22 Iter  1         0.02        0.02      0.00         0     129548.52   990442.19       32988              0.66      1651
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
Information: CTS will work on the following scenarios. (CTS-101)
   WC   (Mode: WC; Corner: WC)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   tsmc65/BUFFD0
   tsmc65/BUFFD1
   tsmc65/BUFFD2
   tsmc65/BUFFD3
   tsmc65/BUFFD4
   tsmc65/BUFFD6
   tsmc65/BUFFD8
   tsmc65/BUFFD12
   tsmc65/BUFFD16
   tsmc65/CKBD0
   tsmc65/CKBD1
   tsmc65/CKBD2
   tsmc65/CKBD3
   tsmc65/CKBD4
   tsmc65/CKBD6
   tsmc65/CKBD8
   tsmc65/CKBD12
   tsmc65/CKBD16
   tsmc65/CKND0
   tsmc65/CKND1
   tsmc65/CKND2
   tsmc65/CKND3
   tsmc65/CKND4
   tsmc65/CKND6
   tsmc65/CKND8
   tsmc65/CKND12
   tsmc65/CKND16
   tsmc65/INVD0
   tsmc65/INVD1
   tsmc65/INVD2
   tsmc65/INVD3
   tsmc65/INVD4
   tsmc65/INVD6
   tsmc65/INVD8
   tsmc65/INVD12
   tsmc65/INVD16

ICG reference list:
   tsmc65/CKLHQD1
   tsmc65/CKLHQD2
   tsmc65/CKLHQD3
   tsmc65/CKLHQD4
   tsmc65/CKLHQD6
   tsmc65/CKLHQD8
   tsmc65/CKLHQD12
   tsmc65/CKLHQD16
   tsmc65/CKLNQD1
   tsmc65/CKLNQD2
   tsmc65/CKLNQD3
   tsmc65/CKLNQD4
   tsmc65/CKLNQD6
   tsmc65/CKLNQD8
   tsmc65/CKLNQD12
   tsmc65/CKLNQD16


register reference list:
   tsmc65/DFCND1
   tsmc65/DFCND2
   tsmc65/DFCND4
   tsmc65/DFCNQD1
   tsmc65/DFCNQD2
   tsmc65/DFCNQD4
   tsmc65/DFCSND1
   tsmc65/DFCSND2
   tsmc65/DFCSND4
   tsmc65/DFCSNQD1
   tsmc65/DFCSNQD2
   tsmc65/DFCSNQD4
   tsmc65/DFD1
   tsmc65/DFD2
   tsmc65/DFD4
   tsmc65/DFKCND1
   tsmc65/DFKCND2
   tsmc65/DFKCND4
   tsmc65/DFKCNQD1
   tsmc65/DFKCNQD2
   tsmc65/DFKCNQD4
   tsmc65/DFKCSND1
   tsmc65/DFKCSND2
   tsmc65/DFKCSND4
   tsmc65/DFKSND1
   tsmc65/DFKSND2
   tsmc65/DFKSND4
   tsmc65/DFNCND1
   tsmc65/DFNCND2
   tsmc65/DFNCND4
   tsmc65/DFNCSND1
   tsmc65/DFNCSND2
   tsmc65/DFNCSND4
   tsmc65/DFND1
   tsmc65/DFND2
   tsmc65/DFND4
   tsmc65/DFNSND1
   tsmc65/DFNSND2
   tsmc65/DFNSND4
   tsmc65/DFQD1
   tsmc65/DFQD2
   tsmc65/DFQD4
   tsmc65/DFSND1
   tsmc65/DFSND2
   tsmc65/DFSND4
   tsmc65/DFSNQD1
   tsmc65/DFSNQD2
   tsmc65/DFSNQD4
   tsmc65/DFXD1
   tsmc65/DFXD2
   tsmc65/DFXD4
   tsmc65/DFXQD1
   tsmc65/DFXQD2
   tsmc65/DFXQD4
   tsmc65/EDFCND1
   tsmc65/EDFCND2
   tsmc65/EDFCND4
   tsmc65/EDFCNQD1
   tsmc65/EDFCNQD2
   tsmc65/EDFCNQD4
   tsmc65/EDFD1
   tsmc65/EDFD2
   tsmc65/EDFD4
   tsmc65/EDFKCND1
   tsmc65/EDFKCND2
   tsmc65/EDFKCND4
   tsmc65/EDFKCNQD1
   tsmc65/EDFKCNQD2
   tsmc65/EDFKCNQD4
   tsmc65/EDFQD1
   tsmc65/EDFQD2
   tsmc65/EDFQD4
   tsmc65/LHCND1
   tsmc65/LHCND2
   tsmc65/LHCND4
   tsmc65/LHCNDD1
   tsmc65/LHCNDD2
   tsmc65/LHCNDD4
   tsmc65/LHCNDQD1
   tsmc65/LHCNDQD2
   tsmc65/LHCNDQD4
   tsmc65/LHCNQD1
   tsmc65/LHCNQD2
   tsmc65/LHCNQD4
   tsmc65/LHCSND1
   tsmc65/LHCSND2
   tsmc65/LHCSND4
   tsmc65/LHCSNDD1
   tsmc65/LHCSNDD2
   tsmc65/LHCSNDD4
   tsmc65/LHCSNDQD1
   tsmc65/LHCSNDQD2
   tsmc65/LHCSNDQD4
   tsmc65/LHCSNQD1
   tsmc65/LHCSNQD2
   tsmc65/LHCSNQD4
   tsmc65/LHD1
   tsmc65/LHD2
   tsmc65/LHD4
   tsmc65/LHQD1
   tsmc65/LHQD2
   tsmc65/LHQD4
   tsmc65/LHSND1
   tsmc65/LHSND2
   tsmc65/LHSND4
   tsmc65/LHSNDD1
   tsmc65/LHSNDD2
   tsmc65/LHSNDD4
   tsmc65/LHSNDQD1
   tsmc65/LHSNDQD2
   tsmc65/LHSNDQD4
   tsmc65/LHSNQD1
   tsmc65/LHSNQD2
   tsmc65/LHSNQD4
   tsmc65/LNCND1
   tsmc65/LNCND2
   tsmc65/LNCND4
   tsmc65/LNCNDD1
   tsmc65/LNCNDD2
   tsmc65/LNCNDD4
   tsmc65/LNCNDQD1
   tsmc65/LNCNDQD2
   tsmc65/LNCNDQD4
   tsmc65/LNCNQD1
   tsmc65/LNCNQD2
   tsmc65/LNCNQD4
   tsmc65/LNCSND1
   tsmc65/LNCSND2
   tsmc65/LNCSND4
   tsmc65/LNCSNDD1
   tsmc65/LNCSNDD2
   tsmc65/LNCSNDD4
   tsmc65/LNCSNDQD1
   tsmc65/LNCSNDQD2
   tsmc65/LNCSNDQD4
   tsmc65/LNCSNQD1
   tsmc65/LNCSNQD2
   tsmc65/LNCSNQD4
   tsmc65/LND1
   tsmc65/LND2
   tsmc65/LND4
   tsmc65/LNQD1
   tsmc65/LNQD2
   tsmc65/LNQD4
   tsmc65/LNSND1
   tsmc65/LNSND2
   tsmc65/LNSND4
   tsmc65/LNSNDD1
   tsmc65/LNSNDD2
   tsmc65/LNSNDD4
   tsmc65/LNSNDQD1
   tsmc65/LNSNDQD2
   tsmc65/LNSNDQD4
   tsmc65/LNSNQD1
   tsmc65/LNSNQD2
   tsmc65/LNSNQD4
   tsmc65/SDFCND0
   tsmc65/SDFCND1
   tsmc65/SDFCND2
   tsmc65/SDFCND4
   tsmc65/SDFCNQD0
   tsmc65/SDFCNQD1
   tsmc65/SDFCNQD2
   tsmc65/SDFCNQD4
   tsmc65/SDFCSND0
   tsmc65/SDFCSND1
   tsmc65/SDFCSND2
   tsmc65/SDFCSND4
   tsmc65/SDFCSNQD0
   tsmc65/SDFCSNQD1
   tsmc65/SDFCSNQD2
   tsmc65/SDFCSNQD4
   tsmc65/SDFD0
   tsmc65/SDFD1
   tsmc65/SDFD2
   tsmc65/SDFD4
   tsmc65/SDFKCND0
   tsmc65/SDFKCND1
   tsmc65/SDFKCND2
   tsmc65/SDFKCND4
   tsmc65/SDFKCNQD0
   tsmc65/SDFKCNQD1
   tsmc65/SDFKCNQD2
   tsmc65/SDFKCNQD4
   tsmc65/SDFKCSND0
   tsmc65/SDFKCSND1
   tsmc65/SDFKCSND2
   tsmc65/SDFKCSND4
   tsmc65/SDFKCSNQD0
   tsmc65/SDFKCSNQD1
   tsmc65/SDFKCSNQD2
   tsmc65/SDFKCSNQD4
   tsmc65/SDFKSND0
   tsmc65/SDFKSND1
   tsmc65/SDFKSND2
   tsmc65/SDFKSND4
   tsmc65/SDFKSNQD0
   tsmc65/SDFKSNQD1
   tsmc65/SDFKSNQD2
   tsmc65/SDFKSNQD4
   tsmc65/SDFNCND0
   tsmc65/SDFNCND1
   tsmc65/SDFNCND2
   tsmc65/SDFNCND4
   tsmc65/SDFNCSND0
   tsmc65/SDFNCSND1
   tsmc65/SDFNCSND2
   tsmc65/SDFNCSND4
   tsmc65/SDFND0
   tsmc65/SDFND1
   tsmc65/SDFND2
   tsmc65/SDFND4
   tsmc65/SDFNSND0
   tsmc65/SDFNSND1
   tsmc65/SDFNSND2
   tsmc65/SDFNSND4
   tsmc65/SDFQD0
   tsmc65/SDFQD1
   tsmc65/SDFQD2
   tsmc65/SDFQD4
   tsmc65/SDFQND0
   tsmc65/SDFQND1
   tsmc65/SDFQND2
   tsmc65/SDFQND4
   tsmc65/SDFSND0
   tsmc65/SDFSND1
   tsmc65/SDFSND2
   tsmc65/SDFSND4
   tsmc65/SDFSNQD0
   tsmc65/SDFSNQD1
   tsmc65/SDFSNQD2
   tsmc65/SDFSNQD4
   tsmc65/SDFXD0
   tsmc65/SDFXD1
   tsmc65/SDFXD2
   tsmc65/SDFXD4
   tsmc65/SDFXQD0
   tsmc65/SDFXQD1
   tsmc65/SDFXQD2
   tsmc65/SDFXQD4
   tsmc65/SEDFCND0
   tsmc65/SEDFCND1
   tsmc65/SEDFCND2
   tsmc65/SEDFCND4
   tsmc65/SEDFCNQD0
   tsmc65/SEDFCNQD1
   tsmc65/SEDFCNQD2
   tsmc65/SEDFCNQD4
   tsmc65/SEDFD0
   tsmc65/SEDFD1
   tsmc65/SEDFD2
   tsmc65/SEDFD4
   tsmc65/SEDFXD0
   tsmc65/SEDFXD1
   tsmc65/SEDFXD2
   tsmc65/SEDFXD4
   tsmc65/SEDFKCND0
   tsmc65/SEDFKCND1
   tsmc65/SEDFKCND2
   tsmc65/SEDFKCND4
   tsmc65/SEDFKCNQD0
   tsmc65/SEDFKCNQD1
   tsmc65/SEDFKCNQD2
   tsmc65/SEDFKCNQD4
   tsmc65/SEDFQD0
   tsmc65/SEDFQD1
   tsmc65/SEDFQD2
   tsmc65/SEDFQD4
   tsmc65/SEDFQXD0
   tsmc65/SEDFQXD1
   tsmc65/SEDFQXD2
   tsmc65/SEDFQXD4
   tsmc65/SEDFQND0
   tsmc65/SEDFQND1
   tsmc65/SEDFQND2
   tsmc65/SEDFQND4
   tsmc65/SEDFQNXD0
   tsmc65/SEDFQNXD1
   tsmc65/SEDFQNXD2
   tsmc65/SEDFQNXD4

Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.196035, elapsed 0.196033, speed up 1.000010.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.flow.enable_ccd = true
   clock_opt.flow.enable_clock_power_recovery = area

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 22, DR 16659), data (VR 3, GR 155491, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 33379 total shapes.
Cached 0 vias out of 236866 total vias.
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 26.432041, Leakage = 0.990442, Internal = 19.537697, Switching = 5.903903

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.016746, TNS = -0.016835, NVP = 2
 Design (hold) WNHS = 0.000746, TNHS = 0.000000, NHVP = 0

    Scenario WC  WNS = -0.016746, TNS = -0.016835, NVP = 2
    Scenario WC  WNHS = 0.000746, TNHS = 0.000000, NHVP = 0
    Scenario WC
       Path Group clk  WNS = -0.016746, TNS = -0.016835, NVP = 2
       Path Group **in2reg_default**  WNS = 0.429431, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.473255, TNS = 0.000000, NVP = 0
    Scenario WC
       Path Group clk  WNHS = 0.000746, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.017, TNS = -0.017, NVP = 2, UNWEIGHTED_TNS = -0.017, WNHS = 0.001, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-0.016746, tns=-0.016835, nvp=2)

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9998

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.016746, TNS = -0.016835, NVP = 2
 Design (hold) WNHS = 0.000746, TNHS = 0.000000, NHVP = 0

    Scenario WC  WNS = -0.016746, TNS = -0.016835, NVP = 2
    Scenario WC  WNHS = 0.000746, TNHS = 0.000000, NHVP = 0
    Scenario WC
       Path Group clk  WNS = -0.016746, TNS = -0.016835, NVP = 2
       Path Group **in2reg_default**  WNS = 0.429431, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.473255, TNS = 0.000000, NVP = 0
    Scenario WC
       Path Group clk  WNHS = 0.000746, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.017, TNS = -0.017, NVP = 2, UNWEIGHTED_TNS = -0.017, WNHS = 0.001, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-0.016746, tns=-0.016835, nvp=2)

Information: There is no DRC violation or all DRC violations are not fixable.
Commit #1 accepted 1 out of 2, tns improved from 0.016835 to 0.003363, 0.000000 percent 

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          1
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.5000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =          1
        # Number of cells added                =          0
        # Number of cells removed                =          0
        # Accepted         sizing moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9997
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0002
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.0000
        # The rest of flow speed up       =     1.0001

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.003274, TNS = -0.003363, NVP = 2
 Design (hold) WNHS = 0.000746, TNHS = 0.000000, NHVP = 0

    Scenario WC  WNS = -0.003274, TNS = -0.003363, NVP = 2
    Scenario WC  WNHS = 0.000746, TNHS = 0.000000, NHVP = 0
    Scenario WC
       Path Group clk  WNS = -0.003274, TNS = -0.003363, NVP = 2
       Path Group **in2reg_default**  WNS = 0.429431, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.473255, TNS = 0.000000, NVP = 0
    Scenario WC
       Path Group clk  WNHS = 0.000746, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.003, TNS = -0.003, NVP = 2, UNWEIGHTED_TNS = -0.003, WNHS = 0.001, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-0.003274, tns=-0.003363, nvp=2)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 4.707980, elapsed 3.987177, speed up 1.180780.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0     129548.88   990468.94       32988              0.66      1651
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Clock-opt optimization Phase 24 Iter  4         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Clock-opt optimization Phase 24 Iter  5         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Clock-opt optimization Phase 24 Iter  6         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Clock-opt optimization Phase 24 Iter  7         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Clock-opt optimization Phase 24 Iter  8         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Clock-opt optimization Phase 24 Iter  9         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Clock-opt optimization Phase 24 Iter 10         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
new default layer same as orig default layer
Clock-opt optimization Phase 24 Iter 11         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Clock-opt optimization Phase 24 Iter 12         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
new default layer same as orig default layer
Clock-opt optimization Phase 24 Iter 13         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
new default layer same as orig default layer
Clock-opt optimization Phase 24 Iter 14         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
Clock-opt optimization Phase 24 Iter 15         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
new default layer same as orig default layer
new default layer same as orig default layer
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
Clock-opt optimization Phase 24 Iter 16         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
new default layer same as orig default layer
new default layer same as orig default layer
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
new default layer same as orig default layer
new default layer same as orig default layer
Clock-opt optimization Phase 24 Iter 17         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Warning: Design includes unreasonable large hold violation(s). (OPT-209)

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0     129549.60   990522.44       32988              0.66      1651
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
Information: CTS will work on the following scenarios. (CTS-101)
   WC   (Mode: WC; Corner: WC)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   tsmc65/BUFFD0
   tsmc65/BUFFD1
   tsmc65/BUFFD2
   tsmc65/BUFFD3
   tsmc65/BUFFD4
   tsmc65/BUFFD6
   tsmc65/BUFFD8
   tsmc65/BUFFD12
   tsmc65/BUFFD16
   tsmc65/CKBD0
   tsmc65/CKBD1
   tsmc65/CKBD2
   tsmc65/CKBD3
   tsmc65/CKBD4
   tsmc65/CKBD6
   tsmc65/CKBD8
   tsmc65/CKBD12
   tsmc65/CKBD16
   tsmc65/CKND0
   tsmc65/CKND1
   tsmc65/CKND2
   tsmc65/CKND3
   tsmc65/CKND4
   tsmc65/CKND6
   tsmc65/CKND8
   tsmc65/CKND12
   tsmc65/CKND16
   tsmc65/INVD0
   tsmc65/INVD1
   tsmc65/INVD2
   tsmc65/INVD3
   tsmc65/INVD4
   tsmc65/INVD6
   tsmc65/INVD8
   tsmc65/INVD12
   tsmc65/INVD16

ICG reference list:
   tsmc65/CKLHQD1
   tsmc65/CKLHQD2
   tsmc65/CKLHQD3
   tsmc65/CKLHQD4
   tsmc65/CKLHQD6
   tsmc65/CKLHQD8
   tsmc65/CKLHQD12
   tsmc65/CKLHQD16
   tsmc65/CKLNQD1
   tsmc65/CKLNQD2
   tsmc65/CKLNQD3
   tsmc65/CKLNQD4
   tsmc65/CKLNQD6
   tsmc65/CKLNQD8
   tsmc65/CKLNQD12
   tsmc65/CKLNQD16


register reference list:
   tsmc65/DFCND1
   tsmc65/DFCND2
   tsmc65/DFCND4
   tsmc65/DFCNQD1
   tsmc65/DFCNQD2
   tsmc65/DFCNQD4
   tsmc65/DFCSND1
   tsmc65/DFCSND2
   tsmc65/DFCSND4
   tsmc65/DFCSNQD1
   tsmc65/DFCSNQD2
   tsmc65/DFCSNQD4
   tsmc65/DFD1
   tsmc65/DFD2
   tsmc65/DFD4
   tsmc65/DFKCND1
   tsmc65/DFKCND2
   tsmc65/DFKCND4
   tsmc65/DFKCNQD1
   tsmc65/DFKCNQD2
   tsmc65/DFKCNQD4
   tsmc65/DFKCSND1
   tsmc65/DFKCSND2
   tsmc65/DFKCSND4
   tsmc65/DFKSND1
   tsmc65/DFKSND2
   tsmc65/DFKSND4
   tsmc65/DFNCND1
   tsmc65/DFNCND2
   tsmc65/DFNCND4
   tsmc65/DFNCSND1
   tsmc65/DFNCSND2
   tsmc65/DFNCSND4
   tsmc65/DFND1
   tsmc65/DFND2
   tsmc65/DFND4
   tsmc65/DFNSND1
   tsmc65/DFNSND2
   tsmc65/DFNSND4
   tsmc65/DFQD1
   tsmc65/DFQD2
   tsmc65/DFQD4
   tsmc65/DFSND1
   tsmc65/DFSND2
   tsmc65/DFSND4
   tsmc65/DFSNQD1
   tsmc65/DFSNQD2
   tsmc65/DFSNQD4
   tsmc65/DFXD1
   tsmc65/DFXD2
   tsmc65/DFXD4
   tsmc65/DFXQD1
   tsmc65/DFXQD2
   tsmc65/DFXQD4
   tsmc65/EDFCND1
   tsmc65/EDFCND2
   tsmc65/EDFCND4
   tsmc65/EDFCNQD1
   tsmc65/EDFCNQD2
   tsmc65/EDFCNQD4
   tsmc65/EDFD1
   tsmc65/EDFD2
   tsmc65/EDFD4
   tsmc65/EDFKCND1
   tsmc65/EDFKCND2
   tsmc65/EDFKCND4
   tsmc65/EDFKCNQD1
   tsmc65/EDFKCNQD2
   tsmc65/EDFKCNQD4
   tsmc65/EDFQD1
   tsmc65/EDFQD2
   tsmc65/EDFQD4
   tsmc65/LHCND1
   tsmc65/LHCND2
   tsmc65/LHCND4
   tsmc65/LHCNDD1
   tsmc65/LHCNDD2
   tsmc65/LHCNDD4
   tsmc65/LHCNDQD1
   tsmc65/LHCNDQD2
   tsmc65/LHCNDQD4
   tsmc65/LHCNQD1
   tsmc65/LHCNQD2
   tsmc65/LHCNQD4
   tsmc65/LHCSND1
   tsmc65/LHCSND2
   tsmc65/LHCSND4
   tsmc65/LHCSNDD1
   tsmc65/LHCSNDD2
   tsmc65/LHCSNDD4
   tsmc65/LHCSNDQD1
   tsmc65/LHCSNDQD2
   tsmc65/LHCSNDQD4
   tsmc65/LHCSNQD1
   tsmc65/LHCSNQD2
   tsmc65/LHCSNQD4
   tsmc65/LHD1
   tsmc65/LHD2
   tsmc65/LHD4
   tsmc65/LHQD1
   tsmc65/LHQD2
   tsmc65/LHQD4
   tsmc65/LHSND1
   tsmc65/LHSND2
   tsmc65/LHSND4
   tsmc65/LHSNDD1
   tsmc65/LHSNDD2
   tsmc65/LHSNDD4
   tsmc65/LHSNDQD1
   tsmc65/LHSNDQD2
   tsmc65/LHSNDQD4
   tsmc65/LHSNQD1
   tsmc65/LHSNQD2
   tsmc65/LHSNQD4
   tsmc65/LNCND1
   tsmc65/LNCND2
   tsmc65/LNCND4
   tsmc65/LNCNDD1
   tsmc65/LNCNDD2
   tsmc65/LNCNDD4
   tsmc65/LNCNDQD1
   tsmc65/LNCNDQD2
   tsmc65/LNCNDQD4
   tsmc65/LNCNQD1
   tsmc65/LNCNQD2
   tsmc65/LNCNQD4
   tsmc65/LNCSND1
   tsmc65/LNCSND2
   tsmc65/LNCSND4
   tsmc65/LNCSNDD1
   tsmc65/LNCSNDD2
   tsmc65/LNCSNDD4
   tsmc65/LNCSNDQD1
   tsmc65/LNCSNDQD2
   tsmc65/LNCSNDQD4
   tsmc65/LNCSNQD1
   tsmc65/LNCSNQD2
   tsmc65/LNCSNQD4
   tsmc65/LND1
   tsmc65/LND2
   tsmc65/LND4
   tsmc65/LNQD1
   tsmc65/LNQD2
   tsmc65/LNQD4
   tsmc65/LNSND1
   tsmc65/LNSND2
   tsmc65/LNSND4
   tsmc65/LNSNDD1
   tsmc65/LNSNDD2
   tsmc65/LNSNDD4
   tsmc65/LNSNDQD1
   tsmc65/LNSNDQD2
   tsmc65/LNSNDQD4
   tsmc65/LNSNQD1
   tsmc65/LNSNQD2
   tsmc65/LNSNQD4
   tsmc65/SDFCND0
   tsmc65/SDFCND1
   tsmc65/SDFCND2
   tsmc65/SDFCND4
   tsmc65/SDFCNQD0
   tsmc65/SDFCNQD1
   tsmc65/SDFCNQD2
   tsmc65/SDFCNQD4
   tsmc65/SDFCSND0
   tsmc65/SDFCSND1
   tsmc65/SDFCSND2
   tsmc65/SDFCSND4
   tsmc65/SDFCSNQD0
   tsmc65/SDFCSNQD1
   tsmc65/SDFCSNQD2
   tsmc65/SDFCSNQD4
   tsmc65/SDFD0
   tsmc65/SDFD1
   tsmc65/SDFD2
   tsmc65/SDFD4
   tsmc65/SDFKCND0
   tsmc65/SDFKCND1
   tsmc65/SDFKCND2
   tsmc65/SDFKCND4
   tsmc65/SDFKCNQD0
   tsmc65/SDFKCNQD1
   tsmc65/SDFKCNQD2
   tsmc65/SDFKCNQD4
   tsmc65/SDFKCSND0
   tsmc65/SDFKCSND1
   tsmc65/SDFKCSND2
   tsmc65/SDFKCSND4
   tsmc65/SDFKCSNQD0
   tsmc65/SDFKCSNQD1
   tsmc65/SDFKCSNQD2
   tsmc65/SDFKCSNQD4
   tsmc65/SDFKSND0
   tsmc65/SDFKSND1
   tsmc65/SDFKSND2
   tsmc65/SDFKSND4
   tsmc65/SDFKSNQD0
   tsmc65/SDFKSNQD1
   tsmc65/SDFKSNQD2
   tsmc65/SDFKSNQD4
   tsmc65/SDFNCND0
   tsmc65/SDFNCND1
   tsmc65/SDFNCND2
   tsmc65/SDFNCND4
   tsmc65/SDFNCSND0
   tsmc65/SDFNCSND1
   tsmc65/SDFNCSND2
   tsmc65/SDFNCSND4
   tsmc65/SDFND0
   tsmc65/SDFND1
   tsmc65/SDFND2
   tsmc65/SDFND4
   tsmc65/SDFNSND0
   tsmc65/SDFNSND1
   tsmc65/SDFNSND2
   tsmc65/SDFNSND4
   tsmc65/SDFQD0
   tsmc65/SDFQD1
   tsmc65/SDFQD2
   tsmc65/SDFQD4
   tsmc65/SDFQND0
   tsmc65/SDFQND1
   tsmc65/SDFQND2
   tsmc65/SDFQND4
   tsmc65/SDFSND0
   tsmc65/SDFSND1
   tsmc65/SDFSND2
   tsmc65/SDFSND4
   tsmc65/SDFSNQD0
   tsmc65/SDFSNQD1
   tsmc65/SDFSNQD2
   tsmc65/SDFSNQD4
   tsmc65/SDFXD0
   tsmc65/SDFXD1
   tsmc65/SDFXD2
   tsmc65/SDFXD4
   tsmc65/SDFXQD0
   tsmc65/SDFXQD1
   tsmc65/SDFXQD2
   tsmc65/SDFXQD4
   tsmc65/SEDFCND0
   tsmc65/SEDFCND1
   tsmc65/SEDFCND2
   tsmc65/SEDFCND4
   tsmc65/SEDFCNQD0
   tsmc65/SEDFCNQD1
   tsmc65/SEDFCNQD2
   tsmc65/SEDFCNQD4
   tsmc65/SEDFD0
   tsmc65/SEDFD1
   tsmc65/SEDFD2
   tsmc65/SEDFD4
   tsmc65/SEDFXD0
   tsmc65/SEDFXD1
   tsmc65/SEDFXD2
   tsmc65/SEDFXD4
   tsmc65/SEDFKCND0
   tsmc65/SEDFKCND1
   tsmc65/SEDFKCND2
   tsmc65/SEDFKCND4
   tsmc65/SEDFKCNQD0
   tsmc65/SEDFKCNQD1
   tsmc65/SEDFKCNQD2
   tsmc65/SEDFKCNQD4
   tsmc65/SEDFQD0
   tsmc65/SEDFQD1
   tsmc65/SEDFQD2
   tsmc65/SEDFQD4
   tsmc65/SEDFQXD0
   tsmc65/SEDFQXD1
   tsmc65/SEDFQXD2
   tsmc65/SEDFQXD4
   tsmc65/SEDFQND0
   tsmc65/SEDFQND1
   tsmc65/SEDFQND2
   tsmc65/SEDFQND4
   tsmc65/SEDFQNXD0
   tsmc65/SEDFQNXD1
   tsmc65/SEDFQNXD2
   tsmc65/SEDFQNXD4

Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd2gre, qor_tns): 1 engines
    Engine NONE_POWER has 1 objectives, 0 enabled moves, iterationLimit = 4, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 1, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 100, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0, offRoute=0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
        Moves enabled: 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.187891, elapsed 0.187931, speed up 0.999787.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.flow.enable_ccd = true
   clock_opt.flow.enable_clock_power_recovery = area

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 22, DR 16659), data (VR 3, GR 155491, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 26.432131, Leakage = 0.990522, Internal = 19.537706, Switching = 5.903903

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.000089, TNS = -0.000089, NVP = 1
 Design (hold) WNHS = 0.000746, TNHS = 0.000000, NHVP = 0

    Scenario WC  WNS = -0.000089, TNS = -0.000089, NVP = 1
    Scenario WC  WNHS = 0.000746, TNHS = 0.000000, NHVP = 0
    Scenario WC
       Path Group clk  WNS = -0.000089, TNS = -0.000089, NVP = 1
       Path Group **in2reg_default**  WNS = 0.429431, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.473255, TNS = 0.000000, NVP = 0
    Scenario WC
       Path Group clk  WNHS = 0.000746, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.000, TNS = -0.000, NVP = 1, UNWEIGHTED_TNS = -0.000, WNHS = 0.001, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-0.000089, tns=-0.000089, nvp=1)
 All scenarios used by CCD
    scenario 0: WC , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: WC, id = 1
          corner: WC, id = 1
          isSetup: wns = -0.000089, unweighted tns = -0.000089
          isHold: wns = 0.000746, unweighted tns = 0.000000

4,4|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          7
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          3
        # Failed main graph committ          =          0
        # Successful main graph commit      =          4
        # Subgraph evaluation success rate in percent =     0.5714
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =          4
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:02s
        # Total elapsed time              = 00h:00m:02s
        # Flow total speed up             =     1.1418
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     1.4324
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0000
        # Filter CPU time                 = 00h:00m:00s
        # Filter elapsed time             = 00h:00m:00s
        # Filter speed up                 =     1.0000
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.0000
        # The rest of flow speed up       =     1.0137

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.000089, TNS = -0.000089, NVP = 1
 Design (hold) WNHS = -0.003798, TNHS = -0.003798, NHVP = 1

    Scenario WC  WNS = -0.000089, TNS = -0.000089, NVP = 1
    Scenario WC  WNHS = -0.003798, TNHS = -0.003798, NHVP = 1
    Scenario WC
       Path Group clk  WNS = -0.000089, TNS = -0.000089, NVP = 1
       Path Group **in2reg_default**  WNS = 0.429431, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.473961, TNS = 0.000000, NVP = 0
    Scenario WC
       Path Group clk  WNHS = -0.003798, TNHS = -0.003798, NHVP = 1
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.000, TNS = -0.000, NVP = 1, UNWEIGHTED_TNS = -0.000, WNHS = -0.004, TNHS = -0.004, NHVP = 1, UNWEIGHTED_TNHS = -0.004, R2R(wns=-0.000089, tns=-0.000089, nvp=1)
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
 CCD flow runtime: cpu 7.497210, elapsed 7.082224, speed up 1.058595.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0     129547.08   990411.25       32988              0.67      1651
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0     129547.08   990411.25       32988              0.69      1651
Clock-opt optimization Phase 28 Iter  2         0.00        0.00      0.00         0     129161.52   986114.75       32988              0.70      1651

Clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0     129123.36   979297.38       32781              0.71      1651

Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
Clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0     129121.20   979263.31       32780              0.71      1651
new default layer same as orig default layer

Clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         0     129068.64   978595.88       32731              0.71      1651

Clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0     129065.76   978578.94       32729              0.72      1651
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 32 Iter  2         0.00        0.00      0.00         0     129067.20   978582.19       32729              0.72      1651
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Clock-opt route preserve complete         CPU:  2584 s (  0.72 hr )  ELAPSE:  2576 s (  0.72 hr )  MEM-PEAK:  1651 MB

INFO: Sending timing info to router
Generating Timing information  
Design  Scenario WC (Mode WC Corner WC)
Generating Timing information  ... Done
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:05 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 35190 total shapes.
Cached 0 vias out of 237660 total vias.

Legalizing Top Level Design jpeg_encoder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 187 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      212705        32730        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32730
number of references:               187
number of site rows:                256
number of locations attempted:   685011
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       32624 (357745 total sites)
avg row height over cells:        1.800 um
rms cell displacement:            0.016 um ( 0.01 row height)
rms weighted cell displacement:   0.016 um ( 0.01 row height)
max cell displacement:            1.600 um ( 0.89 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:              143
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: gre_a_INV_105_inst_12590 (CKND0)
  Input location: (268.8,87.4)
  Legal location: (267.2,87.4)
  Displacement:   1.600 um ( 0.89 row height)
Cell: gre_a_INV_103_inst_12600 (CKND0)
  Input location: (87.6,73)
  Legal location: (89,73)
  Displacement:   1.400 um ( 0.78 row height)
Cell: gre_a_INV_111_inst_12599 (CKND0)
  Input location: (138.8,253)
  Legal location: (140,253)
  Displacement:   1.200 um ( 0.67 row height)
Cell: gre_a_INV_265_inst_12550 (CKND0)
  Input location: (345.8,317.8)
  Legal location: (346.6,317.8)
  Displacement:   0.800 um ( 0.44 row height)
Cell: DP_OP_246_228_7850_U112 (NR2XD2)
  Input location: (412.2,370)
  Legal location: (413,370)
  Displacement:   0.800 um ( 0.44 row height)
Cell: gre_a_INV_106_inst_12591 (CKND0)
  Input location: (348.6,145)
  Legal location: (349.4,145)
  Displacement:   0.800 um ( 0.44 row height)
Cell: gre_a_INV_56_inst_12558 (CKND0)
  Input location: (48.2,152.2)
  Legal location: (47.6,152.2)
  Displacement:   0.600 um ( 0.33 row height)
Cell: gre_a_INV_106_inst_12618 (CKND0)
  Input location: (191.4,253)
  Legal location: (192,253)
  Displacement:   0.600 um ( 0.33 row height)
Cell: gre_a_INV_105_inst_12615 (CKND0)
  Input location: (361.6,58.6)
  Legal location: (361,58.6)
  Displacement:   0.600 um ( 0.33 row height)
Cell: gre_a_INV_109_inst_12616 (CKND0)
  Input location: (334.8,335.8)
  Legal location: (334.2,335.8)
  Displacement:   0.600 um ( 0.33 row height)

Legalization succeeded.
Total Legalizer CPU: 3.478
Total Legalizer Wall Time: 3.478
----------------------------------------------------------------

Clock-opt legalization complete           CPU:  2593 s (  0.72 hr )  ELAPSE:  2585 s (  0.72 hr )  MEM-PEAK:  1651 MB
rtapi Thread-server 0: shutdown 

No. startProblems      =  2924 

No. doRoutes           =    73 
No. doUnroutes         =    73 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    69 
No. undoUnroutes       =    69 
No. commitRoutes       =     4 
No. commitUnroutes     =     4 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 4769 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        true                
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        true                

Begin global routing.
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Found AutoNdr rule _snps_autoNdr_power by name when the auto ndr flow is not enabled. (ZRT-828)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:04 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Read DB] Stage (MB): Used   75  Alloctr   75  Proc    0 
[End of Read DB] Total (MB): Used   82  Alloctr   83  Proc 4769 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,481.60um,480.80um)
Number of routing layers = 8
layer M1, dir Ver, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M8, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   94  Alloctr   95  Proc 4769 
Net statistics:
Total number of nets     = 34881
Number of nets to route  = 34782
Number of single or zero port nets = 3
Number of nets with min-layer-mode soft = 33
Number of nets with min-layer-mode soft-cost-low = 33
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
34536 nets are fully connected,
 of which 96 are detail routed and 34427 are global routed.
4 nets have non-default rule _snps_autoNdr_power
         4 non-user-specified nets, 0 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   25  Alloctr   26  Proc    0 
[End of Build All Nets] Total (MB): Used  120  Alloctr  121  Proc 4769 
Net length statistics: 
Net Count(Ignore Fully Rted) 1610, Total Half Perimeter Wire Length (HPWL) 39320 microns
HPWL   0 ~   50 microns: Net Count     1468     Total HPWL        13445 microns
HPWL  50 ~  100 microns: Net Count       48     Total HPWL         3364 microns
HPWL 100 ~  200 microns: Net Count       42     Total HPWL         6040 microns
HPWL 200 ~  300 microns: Net Count       26     Total HPWL         6111 microns
HPWL 300 ~  400 microns: Net Count       17     Total HPWL         5870 microns
HPWL 400 ~  500 microns: Net Count        7     Total HPWL         3163 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        2     Total HPWL         1328 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Average gCell capacity  0.75     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  8.97     on layer (4)    M4
Average gCell capacity  8.98     on layer (5)    M5
Average gCell capacity  8.97     on layer (6)    M6
Average gCell capacity  2.24     on layer (7)    M7
Average gCell capacity  2.24     on layer (8)    M8
Average number of tracks per gCell 8.99  on layer (1)    M1
Average number of tracks per gCell 8.97  on layer (2)    M2
Average number of tracks per gCell 8.99  on layer (3)    M3
Average number of tracks per gCell 8.97  on layer (4)    M4
Average number of tracks per gCell 8.99  on layer (5)    M5
Average number of tracks per gCell 8.97  on layer (6)    M6
Average number of tracks per gCell 2.25  on layer (7)    M7
Average number of tracks per gCell 2.25  on layer (8)    M8
Number of gCells = 574592
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Congestion Map] Total (MB): Used  128  Alloctr  129  Proc 4769 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  129  Alloctr  130  Proc 4769 
Number of user frozen nets = 0
Timing criticality report: total 11666 (33.45)% critical nets.
   Number of criticality 1 nets = 7903 (22.66)%
   Number of criticality 2 nets = 1806 (5.18)%
   Number of criticality 3 nets = 702 (2.01)%
   Number of criticality 4 nets = 970 (2.78)%
   Number of criticality 5 nets = 79 (0.23)%
   Number of criticality 6 nets = 51 (0.15)%
   Number of criticality 7 nets = 155 (0.44)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   51  Alloctr   52  Proc    0 
[End of Build Data] Total (MB): Used  134  Alloctr  135  Proc 4769 
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  310  Alloctr  311  Proc 4769 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (787 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  311  Alloctr  313  Proc 4769 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   730 Max = 5 GRCs =   732 (0.51%)
Initial. H routing: Overflow =   728 Max = 5 (GRCs =  1) GRCs =   730 (1.02%)
Initial. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   728 Max = 5 (GRCs =  1) GRCs =   730 (1.02%)
Initial. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.05 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       22.3 10.8 10.5 12.0 10.3 12.6 8.81 7.05 3.41 0.00 1.59 0.40 0.10 0.03
M3       21.9 16.4 21.1 19.3 12.1 5.70 1.96 0.77 0.43 0.00 0.10 0.00 0.00 0.00
M4       50.5 30.9 12.9 3.52 0.90 0.45 0.32 0.22 0.10 0.00 0.02 0.00 0.00 0.00
M5       75.9 19.1 3.03 0.70 0.38 0.31 0.32 0.16 0.04 0.00 0.01 0.00 0.00 0.00
M6       85.8 11.7 1.13 0.99 0.23 0.05 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       96.3 0.00 0.00 2.36 0.00 1.29 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.8 0.00 0.00 1.60 0.00 0.52 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.8 11.1 6.11 5.07 3.00 2.62 1.43 1.03 0.50 0.00 0.22 0.05 0.01 0.00


Initial. Total Wire Length = 422754.34
Initial. Layer M1 wire length = 428.21
Initial. Layer M2 wire length = 105770.56
Initial. Layer M3 wire length = 175729.44
Initial. Layer M4 wire length = 74751.87
Initial. Layer M5 wire length = 39165.74
Initial. Layer M6 wire length = 20613.66
Initial. Layer M7 wire length = 4019.70
Initial. Layer M8 wire length = 2275.16
Initial. Total Number of Contacts = 222006
Initial. Via VIA12 count = 107923
Initial. Via VIA23 count = 92942
Initial. Via VIA34 count = 16081
Initial. Via VIA45 count = 3041
Initial. Via VIA56 count = 1482
Initial. Via VIA67 count = 377
Initial. Via VIA78 count = 160
Initial. completed.

Start GR phase 1
Mon Apr 28 18:31:33 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
[rtAllParts] Elapsed real time: 0:00:02 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:02 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  311  Alloctr  313  Proc 4769 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   719 Max = 5 GRCs =   724 (0.50%)
phase1. H routing: Overflow =   719 Max = 5 (GRCs =  1) GRCs =   724 (1.01%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   719 Max = 5 (GRCs =  1) GRCs =   724 (1.01%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.05 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       22.3 10.8 10.5 12.0 10.3 12.5 8.81 7.04 3.44 0.00 1.61 0.39 0.09 0.02
M3       21.9 16.4 21.1 19.2 12.2 5.70 1.92 0.77 0.42 0.00 0.12 0.00 0.00 0.00
M4       50.6 30.9 12.9 3.51 0.94 0.44 0.30 0.22 0.09 0.00 0.02 0.00 0.00 0.00
M5       75.8 19.1 3.08 0.73 0.37 0.31 0.30 0.16 0.04 0.00 0.01 0.00 0.00 0.00
M6       85.7 11.8 1.11 0.97 0.23 0.06 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       96.4 0.00 0.00 2.17 0.00 1.35 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.9 0.00 0.00 1.52 0.00 0.50 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.8 11.1 6.11 5.03 3.01 2.62 1.43 1.02 0.50 0.00 0.22 0.05 0.01 0.00


phase1. Total Wire Length = 422669.07
phase1. Layer M1 wire length = 428.21
phase1. Layer M2 wire length = 105932.87
phase1. Layer M3 wire length = 175706.65
phase1. Layer M4 wire length = 74548.00
phase1. Layer M5 wire length = 39263.61
phase1. Layer M6 wire length = 20775.56
phase1. Layer M7 wire length = 3860.98
phase1. Layer M8 wire length = 2153.19
phase1. Total Number of Contacts = 221870
phase1. Via VIA12 count = 107926
phase1. Via VIA23 count = 92910
phase1. Via VIA34 count = 15993
phase1. Via VIA45 count = 3039
phase1. Via VIA56 count = 1483
phase1. Via VIA67 count = 369
phase1. Via VIA78 count = 150
phase1. completed.

Start GR phase 2
Mon Apr 28 18:31:36 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
[rtAllParts] Elapsed real time: 0:00:02 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:02 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  311  Alloctr  313  Proc 4769 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   713 Max = 5 GRCs =   721 (0.50%)
phase2. H routing: Overflow =   713 Max = 5 (GRCs =  1) GRCs =   721 (1.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   713 Max = 5 (GRCs =  1) GRCs =   721 (1.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.05 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       22.3 10.8 10.5 12.0 10.3 12.5 8.80 7.05 3.43 0.00 1.62 0.39 0.10 0.02
M3       21.9 16.4 21.1 19.3 12.2 5.69 1.92 0.78 0.41 0.00 0.12 0.00 0.00 0.00
M4       50.6 30.9 12.9 3.47 0.94 0.43 0.31 0.22 0.08 0.00 0.02 0.00 0.00 0.00
M5       75.9 19.0 3.04 0.73 0.37 0.31 0.30 0.16 0.04 0.00 0.01 0.00 0.00 0.00
M6       85.8 11.8 1.00 1.00 0.23 0.06 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       96.2 0.00 0.00 2.38 0.00 1.36 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.6 0.00 0.00 1.82 0.00 0.50 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.7 11.1 6.10 5.09 3.01 2.62 1.42 1.03 0.50 0.00 0.22 0.05 0.01 0.00


phase2. Total Wire Length = 422689.82
phase2. Layer M1 wire length = 428.21
phase2. Layer M2 wire length = 105871.05
phase2. Layer M3 wire length = 175633.51
phase2. Layer M4 wire length = 74524.71
phase2. Layer M5 wire length = 39055.61
phase2. Layer M6 wire length = 20504.02
phase2. Layer M7 wire length = 4131.77
phase2. Layer M8 wire length = 2540.94
phase2. Total Number of Contacts = 221910
phase2. Via VIA12 count = 107924
phase2. Via VIA23 count = 92890
phase2. Via VIA34 count = 16014
phase2. Via VIA45 count = 3049
phase2. Via VIA56 count = 1490
phase2. Via VIA67 count = 382
phase2. Via VIA78 count = 161
phase2. completed.

Start GR phase 3
Mon Apr 28 18:31:38 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  311  Alloctr  313  Proc 4769 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =   713 Max = 5 GRCs =   720 (0.50%)
phase3. H routing: Overflow =   713 Max = 5 (GRCs =  1) GRCs =   720 (1.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =   713 Max = 5 (GRCs =  1) GRCs =   720 (1.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.05 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       22.3 10.8 10.5 12.0 10.3 12.5 8.80 7.05 3.43 0.00 1.61 0.39 0.10 0.02
M3       21.9 16.4 21.1 19.3 12.2 5.69 1.92 0.78 0.41 0.00 0.12 0.00 0.00 0.00
M4       50.6 30.9 12.9 3.47 0.94 0.43 0.31 0.22 0.08 0.00 0.02 0.00 0.00 0.00
M5       75.9 19.0 3.04 0.73 0.37 0.31 0.30 0.16 0.04 0.00 0.01 0.00 0.00 0.00
M6       85.8 11.8 1.00 1.00 0.23 0.06 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       96.2 0.00 0.00 2.38 0.00 1.36 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.6 0.00 0.00 1.82 0.00 0.50 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.7 11.1 6.10 5.09 3.01 2.62 1.43 1.03 0.50 0.00 0.22 0.05 0.01 0.00


phase3. Total Wire Length = 422691.87
phase3. Layer M1 wire length = 428.21
phase3. Layer M2 wire length = 105869.50
phase3. Layer M3 wire length = 175637.11
phase3. Layer M4 wire length = 74524.71
phase3. Layer M5 wire length = 39055.61
phase3. Layer M6 wire length = 20504.02
phase3. Layer M7 wire length = 4131.77
phase3. Layer M8 wire length = 2540.94
phase3. Total Number of Contacts = 221910
phase3. Via VIA12 count = 107924
phase3. Via VIA23 count = 92890
phase3. Via VIA34 count = 16014
phase3. Via VIA45 count = 3049
phase3. Via VIA56 count = 1490
phase3. Via VIA67 count = 382
phase3. Via VIA78 count = 161
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:12 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Whole Chip Routing] Stage (MB): Used  228  Alloctr  229  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  311  Alloctr  313  Proc 4769 

Congestion utilization per direction:
Average vertical track utilization   = 12.09 %
Peak    vertical track utilization   = 90.48 %
Average horizontal track utilization = 15.45 %
Peak    horizontal track utilization = 76.67 %

[End of Global Routing] Elapsed real time: 0:00:12 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Global Routing] Stage (MB): Used  212  Alloctr  212  Proc    0 
[End of Global Routing] Total (MB): Used  303  Alloctr  305  Proc 4769 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:02 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of dbOut] Stage (MB): Used  -85  Alloctr  -89  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4769 

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt Incremental Global-routing complete  CPU:  2615 s (  0.73 hr )  ELAPSE:  2607 s (  0.72 hr )  MEM-PEAK:  1651 MB
Information: The stitching and editing of coupling caps is turned ON for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design jpeg_encoder has 34878 nets, 34774 global routed, 102 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'jpeg_encoder'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34876, routed nets = 34876, across physical hierarchy nets = 0, parasitics cached nets = 34876, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
Total 0.7800 seconds to load 32730 cell instances into cellmap
Moveable cells: 32624; Application fixed cells: 106; Macro cells: 0; User fixed cells: 0
0 out of 34772 data nets is detail routed, 107 out of 107 clock nets are detail routed and total 34879 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1908, cell height 1.8000, cell area 3.9434 for total 32730 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=TOP, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.9000
  Supply Net = VSS, voltages =  0.0000
Hold Voltages:
  Supply Net = VDD, voltages =  0.9000
  Supply Net = VSS, voltages =  0.0000
Unique Voltages in Design:  0.0000 0.9000
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Found AutoNdr rule _snps_autoNdr_power by name when the auto ndr flow is not enabled. (ZRT-828)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario WC (Mode WC Corner WC)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Average gCell capacity  0.75     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  8.97     on layer (4)    M4
Average gCell capacity  8.98     on layer (5)    M5
Average gCell capacity  8.97     on layer (6)    M6
Average gCell capacity  2.24     on layer (7)    M7
Average gCell capacity  2.24     on layer (8)    M8
Average number of tracks per gCell 8.99  on layer (1)    M1
Average number of tracks per gCell 8.97  on layer (2)    M2
Average number of tracks per gCell 8.99  on layer (3)    M3
Average number of tracks per gCell 8.97  on layer (4)    M4
Average number of tracks per gCell 8.99  on layer (5)    M5
Average number of tracks per gCell 8.97  on layer (6)    M6
Average number of tracks per gCell 2.25  on layer (7)    M7
Average number of tracks per gCell 2.25  on layer (8)    M8
Number of gCells = 574592
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
GR Routing Service: loadPermBufBlockages 

Clock-opt optimization Phase 36 Iter  1         1.58        1.58      0.01         0     129067.20   978582.19       32730              0.73      1651
Clock-opt optimization Phase 36 Iter  2         1.58        1.58      0.01         0     129140.28   980515.94       32730              0.73      1651
Clock-opt optimization Phase 36 Iter  3         1.58        1.58      0.01         0     129148.20   980765.50       32730              0.73      1651
Clock-opt optimization Phase 36 Iter  4         1.58        1.58      0.01         0     129148.92   980751.56       32730              0.73      1651
Clock-opt optimization Phase 36 Iter  5         1.58        1.58      0.01         0     129148.56   980730.56       32730              0.73      1651
Clock-opt optimization Phase 36 Iter  6         1.58        1.58      0.01         0     129148.56   980730.56       32730              0.73      1651
Clock-opt optimization Phase 36 Iter  7         1.58        1.58      0.01         0     129148.56   980730.56       32730              0.73      1651
Clock-opt optimization Phase 36 Iter  8         1.58        1.58      0.01         0     129149.28   980648.12       32730              0.73      1651
Clock-opt optimization Phase 36 Iter  9         1.58        1.58      0.01         0     129147.12   980535.88       32730              0.74      1651

Clock-opt optimization Phase 37 Iter  1         0.09        0.09      0.01         0     129147.12   980535.88       32730              0.74      1651
Clock-opt optimization Phase 37 Iter  2         0.09        0.09      0.01         0     129147.12   980537.00       32730              0.74      1651
Clock-opt optimization Phase 37 Iter  3         0.09        0.09      0.01         0     129147.12   980537.00       32730              0.74      1651
Clock-opt optimization Phase 37 Iter  4         0.09        0.09      0.01         0     129147.12   980537.00       32730              0.74      1651
Clock-opt optimization Phase 37 Iter  5         0.09        0.09      0.01         0     129147.12   980537.00       32730              0.74      1651
Clock-opt optimization Phase 37 Iter  6         0.05        0.05      0.01         0     129152.52   980625.06       32730              0.74      1651
Clock-opt optimization Phase 37 Iter  7         0.02        0.02      0.01         0     129155.40   980669.94       32730              0.74      1651
Clock-opt optimization Phase 37 Iter  8         0.00        0.00      0.01         0     129158.28   980712.94       32730              0.74      1651
Clock-opt optimization Phase 37 Iter  9         0.00        0.00      0.01         0     129158.28   980712.94       32730              0.74      1651
Clock-opt optimization Phase 37 Iter 10         0.00        0.00      0.01         0     129158.28   980715.25       32730              0.74      1651
Clock-opt optimization Phase 37 Iter 11         0.00        0.00      0.01         0     129158.28   980715.25       32730              0.74      1651
Clock-opt optimization Phase 37 Iter 12         0.00        0.00      0.01         0     129158.28   980715.25       32730              0.74      1651

Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
Information: Design Average RC for design jpeg_encoder  (NEX-011)
Information: r = 0.883131 ohm/um, via_r = 1.388100 ohm/cut, c = 0.143235 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.878849 ohm/um, via_r = 1.482206 ohm/cut, c = 0.143414 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 38 Iter  1         0.00        0.00      0.01         0     129158.28   980715.25       32730              0.74      1651
Clock-opt optimization Phase 38 Iter  2         0.00        0.00      0.01         0     129158.28   980715.25       32730              0.74      1651
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
Clock-opt optimization Phase 38 Iter  3         0.00        0.00      0.01         0     129158.28   980715.25       32730              0.74      1651
Corner Scaling is off, multiplier is 1.000000
new default layer same as orig default layer
Clock-opt optimization Phase 38 Iter  4         0.00        0.00      0.01         0     129158.28   980715.25       32730              0.74      1651
Clock-opt optimization Phase 38 Iter  5         0.00        0.00      0.01         0     129158.28   980715.25       32730              0.74      1651

Clock-opt optimization Phase 39 Iter  1         0.00        0.00      0.01         0     129158.28   980715.25       32730              0.74      1651
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 39 Iter  2         0.00        0.00      0.01         0     129158.28   980715.25       32730              0.74      1651
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt route preserve complete         CPU:  2671 s (  0.74 hr )  ELAPSE:  2662 s (  0.74 hr )  MEM-PEAK:  1651 MB


Information: Runtime Summary (clock_opt / final_opto)  (FLW-9000)
----------------------------------------------------------------------------
    Elapse (Hrs)   Elapse (%)       CPU/Elapse       Category
----------------------------------------------------------------------------
      0.08           32.6%             1.0           Power/Area Opt 
      0.08           29.4%             1.0           Logic Restructure 
      0.02            7.3%             1.0           Init 
      0.02            6.9%             1.0           Global Route 
      0.02            6.0%             1.0           Setup Opt 
      0.02            5.9%             1.0           Placement 
      0.01            4.6%             1.0           ECO Route 
      0.01            2.1%             1.0           Other 
      0.00            1.5%             1.0           CCD 
      0.00            1.2%             1.0           LDRC 
      0.00            0.9%             1.0           Hold Opt 
      0.00            0.8%             1.0           Full Timing Update 
      0.00            0.4%             1.0           Power CCD 
      0.00            0.2%             1.0           DFT Opt 
      0.00            0.1%             1.0           Legalize 
      0.00            0.0%             1.0           TNS CCD 
      0.00            0.0%             1.0           DRC CCD 
----------------------------------------------------------------------------
      0.26          100.0%             1.0           Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 1

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz / 8 CPUs  
Sockets: 2, Cores: 4, VM
----------------------------------------------------------------------------

Information: Ending   clock_opt / final_opto (FLW-8001)
Information: Time: 2025-04-28 18:32:38 / Session:  00:44:22 / Command:  00:20:30 / CPU:  00:20:37 / Memory: 1651 MB (FLW-8100)


Clock-opt optimization complete                 0.00        0.00      0.01         0     129158.28   980715.25       32730              0.74      1651
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario WC (Mode WC Corner WC)
Generating Timing information  ... Done
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:06 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 29859 total shapes.
Cached 0 vias out of 235998 total vias.

Legalizing Top Level Design jpeg_encoder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 189 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      212705        32730        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32730
number of references:               189
number of site rows:                256
number of locations attempted:   684556
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       32624 (357998 total sites)
avg row height over cells:        1.800 um
rms cell displacement:            0.007 um ( 0.00 row height)
rms weighted cell displacement:   0.007 um ( 0.00 row height)
max cell displacement:            0.400 um ( 0.22 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:               52
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ZBUF_192_inst_2053 (BUFFD1)
  Input location: (254.8,335.8)
  Legal location: (255.2,335.8)
  Displacement:   0.400 um ( 0.22 row height)
Cell: ctmTdsLR_2_10357 (NR2XD1)
  Input location: (382.6,292.6)
  Legal location: (383,292.6)
  Displacement:   0.400 um ( 0.22 row height)
Cell: DP_OP_610J1_153_5377_U90 (AOI21D2)
  Input location: (195.8,143.2)
  Legal location: (196.2,143.2)
  Displacement:   0.400 um ( 0.22 row height)
Cell: U3615 (INR2D0)
  Input location: (388.6,175.6)
  Legal location: (389,175.6)
  Displacement:   0.400 um ( 0.22 row height)
Cell: DP_OP_598J1_141_5377_U101 (NR2XD0)
  Input location: (237.6,274.6)
  Legal location: (237.2,274.6)
  Displacement:   0.400 um ( 0.22 row height)
Cell: U4041 (INR2D0)
  Input location: (28,368.2)
  Legal location: (28.4,368.2)
  Displacement:   0.400 um ( 0.22 row height)
Cell: U4744 (CKND0)
  Input location: (395.6,373.6)
  Legal location: (395.2,373.6)
  Displacement:   0.400 um ( 0.22 row height)
Cell: gre_a_INV_101_inst_12578 (CKND0)
  Input location: (370.6,206.2)
  Legal location: (370.8,206.2)
  Displacement:   0.200 um ( 0.11 row height)
Cell: ZBUF_9_inst_1591 (CKBD0)
  Input location: (252.2,26.2)
  Legal location: (252.4,26.2)
  Displacement:   0.200 um ( 0.11 row height)
Cell: U5121 (CKND0)
  Input location: (341.8,355.6)
  Legal location: (342,355.6)
  Displacement:   0.200 um ( 0.11 row height)

Legalization succeeded.
Total Legalizer CPU: 3.509
Total Legalizer Wall Time: 3.509
----------------------------------------------------------------

Clock-opt legalization complete           CPU:  2683 s (  0.75 hr )  ELAPSE:  2675 s (  0.74 hr )  MEM-PEAK:  1651 MB
rtapi Thread-server 0: shutdown 

No. startProblems      =   290 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 4769 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        true                
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        true                

Begin global routing.
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Found AutoNdr rule _snps_autoNdr_power by name when the auto ndr flow is not enabled. (ZRT-828)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:03 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Read DB] Stage (MB): Used   74  Alloctr   75  Proc    0 
[End of Read DB] Total (MB): Used   82  Alloctr   83  Proc 4769 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,481.60um,480.80um)
Number of routing layers = 8
layer M1, dir Ver, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M8, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   93  Alloctr   94  Proc 4769 
Net statistics:
Total number of nets     = 34881
Number of nets to route  = 34782
Number of single or zero port nets = 3
Number of nets with min-layer-mode soft = 33
Number of nets with min-layer-mode soft-cost-low = 33
3 nets are partially connected,
 of which 0 are detail routed and 3 are global routed.
34666 nets are fully connected,
 of which 96 are detail routed and 34557 are global routed.
4 nets have non-default rule _snps_autoNdr_power
         4 non-user-specified nets, 0 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Build All Nets] Total (MB): Used  120  Alloctr  121  Proc 4769 
Net length statistics: 
Net Count(Ignore Fully Rted) 511, Total Half Perimeter Wire Length (HPWL) 9687 microns
HPWL   0 ~   50 microns: Net Count      476     Total HPWL         3606 microns
HPWL  50 ~  100 microns: Net Count       13     Total HPWL          981 microns
HPWL 100 ~  200 microns: Net Count       13     Total HPWL         2022 microns
HPWL 200 ~  300 microns: Net Count        3     Total HPWL          723 microns
HPWL 300 ~  400 microns: Net Count        4     Total HPWL         1392 microns
HPWL 400 ~  500 microns: Net Count        1     Total HPWL          434 microns
HPWL 500 ~  600 microns: Net Count        1     Total HPWL          530 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Average gCell capacity  0.75     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  8.97     on layer (4)    M4
Average gCell capacity  8.98     on layer (5)    M5
Average gCell capacity  8.97     on layer (6)    M6
Average gCell capacity  2.24     on layer (7)    M7
Average gCell capacity  2.24     on layer (8)    M8
Average number of tracks per gCell 8.99  on layer (1)    M1
Average number of tracks per gCell 8.97  on layer (2)    M2
Average number of tracks per gCell 8.99  on layer (3)    M3
Average number of tracks per gCell 8.97  on layer (4)    M4
Average number of tracks per gCell 8.99  on layer (5)    M5
Average number of tracks per gCell 8.97  on layer (6)    M6
Average number of tracks per gCell 2.25  on layer (7)    M7
Average number of tracks per gCell 2.25  on layer (8)    M8
Number of gCells = 574592
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Congestion Map] Total (MB): Used  128  Alloctr  129  Proc 4769 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  128  Alloctr  130  Proc 4769 
Number of user frozen nets = 0
Timing criticality report: total 11689 (33.51)% critical nets.
   Number of criticality 1 nets = 7869 (22.56)%
   Number of criticality 2 nets = 1859 (5.33)%
   Number of criticality 3 nets = 705 (2.02)%
   Number of criticality 4 nets = 967 (2.77)%
   Number of criticality 5 nets = 82 (0.24)%
   Number of criticality 6 nets = 52 (0.15)%
   Number of criticality 7 nets = 155 (0.44)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   52  Alloctr   52  Proc    0 
[End of Build Data] Total (MB): Used  134  Alloctr  135  Proc 4769 
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  310  Alloctr  311  Proc 4769 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (787 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  311  Alloctr  312  Proc 4769 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   716 Max = 5 GRCs =   725 (0.50%)
Initial. H routing: Overflow =   716 Max = 5 (GRCs =  1) GRCs =   725 (1.01%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   716 Max = 5 (GRCs =  1) GRCs =   725 (1.01%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.05 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       22.3 10.8 10.5 12.0 10.3 12.6 8.81 7.03 3.42 0.00 1.62 0.39 0.10 0.02
M3       21.9 16.5 21.1 19.3 12.2 5.71 1.91 0.78 0.41 0.00 0.12 0.00 0.00 0.00
M4       50.6 30.9 12.9 3.47 0.94 0.43 0.31 0.22 0.08 0.00 0.02 0.00 0.00 0.00
M5       75.9 19.0 3.04 0.73 0.37 0.31 0.30 0.16 0.04 0.00 0.01 0.00 0.00 0.00
M6       85.8 11.8 1.00 1.00 0.23 0.06 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       96.2 0.00 0.00 2.38 0.00 1.36 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.6 0.00 0.00 1.82 0.00 0.50 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.7 11.1 6.09 5.10 3.01 2.62 1.43 1.02 0.49 0.00 0.22 0.05 0.01 0.00


Initial. Total Wire Length = 422684.52
Initial. Layer M1 wire length = 428.21
Initial. Layer M2 wire length = 105890.09
Initial. Layer M3 wire length = 175631.26
Initial. Layer M4 wire length = 74502.45
Initial. Layer M5 wire length = 39055.61
Initial. Layer M6 wire length = 20504.02
Initial. Layer M7 wire length = 4131.77
Initial. Layer M8 wire length = 2541.11
Initial. Total Number of Contacts = 221883
Initial. Via VIA12 count = 107917
Initial. Via VIA23 count = 92877
Initial. Via VIA34 count = 16007
Initial. Via VIA45 count = 3049
Initial. Via VIA56 count = 1490
Initial. Via VIA67 count = 382
Initial. Via VIA78 count = 161
Initial. completed.

Start GR phase 1
Mon Apr 28 18:33:01 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
[rtAllParts] Elapsed real time: 0:00:02 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:02 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  311  Alloctr  313  Proc 4769 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   714 Max = 5 GRCs =   723 (0.50%)
phase1. H routing: Overflow =   714 Max = 5 (GRCs =  1) GRCs =   723 (1.01%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   714 Max = 5 (GRCs =  1) GRCs =   723 (1.01%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.05 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       22.3 10.8 10.5 12.0 10.3 12.6 8.82 7.02 3.44 0.00 1.63 0.38 0.10 0.02
M3       21.9 16.4 21.1 19.3 12.2 5.71 1.92 0.77 0.41 0.00 0.12 0.00 0.00 0.00
M4       50.6 30.9 12.8 3.48 0.94 0.43 0.31 0.22 0.09 0.00 0.02 0.00 0.00 0.00
M5       75.8 19.1 3.07 0.74 0.37 0.31 0.30 0.16 0.04 0.00 0.01 0.00 0.00 0.00
M6       85.7 11.8 1.11 0.98 0.24 0.06 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       96.4 0.00 0.00 2.17 0.00 1.35 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.8 0.00 0.00 1.60 0.00 0.50 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.8 11.1 6.11 5.04 3.01 2.62 1.43 1.02 0.50 0.00 0.22 0.05 0.01 0.00


phase1. Total Wire Length = 422666.62
phase1. Layer M1 wire length = 428.21
phase1. Layer M2 wire length = 105992.77
phase1. Layer M3 wire length = 175677.29
phase1. Layer M4 wire length = 74400.00
phase1. Layer M5 wire length = 39263.08
phase1. Layer M6 wire length = 20780.96
phase1. Layer M7 wire length = 3866.77
phase1. Layer M8 wire length = 2257.56
phase1. Total Number of Contacts = 221818
phase1. Via VIA12 count = 107917
phase1. Via VIA23 count = 92883
phase1. Via VIA34 count = 15966
phase1. Via VIA45 count = 3042
phase1. Via VIA56 count = 1487
phase1. Via VIA67 count = 371
phase1. Via VIA78 count = 152
phase1. completed.

Start GR phase 2
Mon Apr 28 18:33:04 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
[rtAllParts] Elapsed real time: 0:00:02 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:02 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  311  Alloctr  313  Proc 4769 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   711 Max = 5 GRCs =   722 (0.50%)
phase2. H routing: Overflow =   711 Max = 5 (GRCs =  1) GRCs =   722 (1.01%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   711 Max = 5 (GRCs =  1) GRCs =   722 (1.01%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.05 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       22.3 10.8 10.5 12.0 10.3 12.6 8.81 7.02 3.43 0.00 1.63 0.38 0.10 0.02
M3       21.9 16.4 21.1 19.3 12.2 5.72 1.91 0.78 0.41 0.00 0.12 0.00 0.00 0.00
M4       50.6 30.9 12.9 3.47 0.93 0.44 0.31 0.22 0.08 0.00 0.02 0.00 0.00 0.00
M5       75.9 19.0 2.99 0.75 0.37 0.31 0.30 0.16 0.04 0.00 0.01 0.00 0.00 0.00
M6       85.8 11.8 1.01 1.01 0.23 0.06 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       96.2 0.00 0.00 2.40 0.00 1.35 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.6 0.00 0.00 1.78 0.00 0.54 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.7 11.1 6.09 5.09 3.01 2.63 1.43 1.02 0.49 0.00 0.22 0.05 0.01 0.00


phase2. Total Wire Length = 422684.01
phase2. Layer M1 wire length = 428.21
phase2. Layer M2 wire length = 105933.78
phase2. Layer M3 wire length = 175700.23
phase2. Layer M4 wire length = 74482.80
phase2. Layer M5 wire length = 38972.45
phase2. Layer M6 wire length = 20497.76
phase2. Layer M7 wire length = 4135.67
phase2. Layer M8 wire length = 2533.12
phase2. Total Number of Contacts = 221885
phase2. Via VIA12 count = 107917
phase2. Via VIA23 count = 92879
phase2. Via VIA34 count = 15994
phase2. Via VIA45 count = 3047
phase2. Via VIA56 count = 1494
phase2. Via VIA67 count = 387
phase2. Via VIA78 count = 167
phase2. completed.

Start GR phase 3
Mon Apr 28 18:33:07 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  311  Alloctr  313  Proc 4769 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =   711 Max = 5 GRCs =   722 (0.50%)
phase3. H routing: Overflow =   711 Max = 5 (GRCs =  1) GRCs =   722 (1.01%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =   711 Max = 5 (GRCs =  1) GRCs =   722 (1.01%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.05 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       22.3 10.8 10.5 12.0 10.3 12.6 8.81 7.02 3.43 0.00 1.63 0.38 0.10 0.02
M3       21.9 16.4 21.1 19.3 12.2 5.72 1.91 0.78 0.41 0.00 0.12 0.00 0.00 0.00
M4       50.6 30.9 12.9 3.47 0.93 0.44 0.31 0.22 0.08 0.00 0.02 0.00 0.00 0.00
M5       75.9 19.0 2.99 0.75 0.37 0.31 0.30 0.16 0.04 0.00 0.01 0.00 0.00 0.00
M6       85.8 11.8 1.01 1.01 0.23 0.06 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       96.2 0.00 0.00 2.40 0.00 1.35 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.6 0.00 0.00 1.78 0.00 0.54 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.7 11.1 6.09 5.09 3.01 2.63 1.43 1.02 0.49 0.00 0.22 0.05 0.01 0.00


phase3. Total Wire Length = 422684.01
phase3. Layer M1 wire length = 428.21
phase3. Layer M2 wire length = 105933.78
phase3. Layer M3 wire length = 175700.23
phase3. Layer M4 wire length = 74482.80
phase3. Layer M5 wire length = 38972.45
phase3. Layer M6 wire length = 20497.76
phase3. Layer M7 wire length = 4135.67
phase3. Layer M8 wire length = 2533.12
phase3. Total Number of Contacts = 221885
phase3. Via VIA12 count = 107917
phase3. Via VIA23 count = 92879
phase3. Via VIA34 count = 15994
phase3. Via VIA45 count = 3047
phase3. Via VIA56 count = 1494
phase3. Via VIA67 count = 387
phase3. Via VIA78 count = 167
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:11 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Whole Chip Routing] Stage (MB): Used  229  Alloctr  229  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  311  Alloctr  313  Proc 4769 

Congestion utilization per direction:
Average vertical track utilization   = 12.08 %
Peak    vertical track utilization   = 90.48 %
Average horizontal track utilization = 15.45 %
Peak    horizontal track utilization = 76.67 %

[End of Global Routing] Elapsed real time: 0:00:12 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Global Routing] Stage (MB): Used  212  Alloctr  213  Proc    0 
[End of Global Routing] Total (MB): Used  303  Alloctr  305  Proc 4769 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:02 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of dbOut] Stage (MB): Used  -85  Alloctr  -87  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4769 

Clock-opt Incremental Global-routing complete  CPU:  2703 s (  0.75 hr )  ELAPSE:  2694 s (  0.75 hr )  MEM-PEAK:  1651 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Co-efficient Ratio Summary:
4.193421605982  6.578038171945  2.479639285482  7.744181640401  0.485050003710  3.179565848021  5.567214454587  2.894454387461  6.565921217863  9.017937505874  3.208997118683  9.875328314476  6.071350264085  2.744354541123  8.318335104907
9.699225026810  2.464623958279  1.382370229431  9.387188129619  3.142429409026  0.968752794201  6.613180423294  4.146578793224  7.876358918112  2.191135103696  0.067051459744  2.712037258406  3.843687364440  3.750352253169  7.663678342299
6.212201167787  7.759678471172  7.862243054922  0.402381077150  0.032845098254  0.596111527618  4.701287096892  7.205135512169  8.278351398268  1.183725190997  3.438753716994  5.879598546247  7.176021685364  9.669965199761  7.591607847087
7.632106393093  7.679078061531  9.831314286845  1.878809917928  3.230072346996  1.226270042663  7.050450194780  2.403928173631  6.139852544054  4.100210066110  1.378035897305  4.582635468688  5.627005108820  7.826903453678  4.759353918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.580368130857  9.596451274371  2.044954687119  3.921216067338  0.650608182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.701410573974  8.256352509182  3.507007005451  1.682862212888  7.173653218510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.743649517021  1.029920858138  5.814746966269  5.826886083342  4.349503792435
0.216216919434  9.612142437090  7.311156797677  0.823513941628  0.356161289362  8.022019576546  2.603132385844  5.024802551363  1.359359521353  5.407563451201  2.908440958768  1.277299867825  0.410997613533  1.833928665081  6.448777237188
4.848373113665  2.936801060506  8.671494139798  4.212309116610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.655416460147  2.312497017240  0.757812330179  1.961577611696  2.781523841418
3.355375156777  9.437909808175  9.136702657018  9.020203008464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.403237679869  7.464687011728  1.905054224529  5.623553459547  7.269583508696
3.367403104801  7.093641521872  7.411336162546  6.944241976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.381387632168  7.552380530682  0.003580617956  5.833830756721  4.754707789445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.325386534968  4.031500885017  9.409896596875  2.789010061318  0.723414914657
8.793224787652  8.918112219140  5.103696096300  4.141094670014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.158575871488  7.989043400096  5.098129659611  1.512427670128  7.396020620513
5.512169827852  1.398268118309  5.190997333470  6.408244986760  9.731622710058  4.385364973243  9.999761559148  7.347087763210  6.393266767907  8.063326983131  4.380961395530  5.829874758935  2.346834722627  0.037453405045  0.494910640392
8.173631616086  2.544054422707  0.066110139157  8.589656757074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.526580938167  6.664861636862  4.025684151365  6.796752702757  0.618792011981
3.446103620976  2.312107316194  5.365776906631  1.822101458456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.537932613514  9.256304820322  4.054880109534  5.907710519704  1.709742491590
0.067443558438  2.308426072296  0.055883628746  3.265228324446  3.794567353156  0.705451175533  6.012888517343  3.718510993956  2.708373361785  2.772683894677  2.625564143496  9.544659072206  6.659451509097  9.409826858072  6.136123513139
7.763510084909  9.625254919521  7.417690222969  2.209375601703  1.043513581156  9.666269582678  0.883342534938  3.292435021621  6.918317961214  2.422527731115  6.770011944851  9.153571653731  1.289882702201  9.569316260313  2.585074902480
2.551363138637  9.521353504945  3.451201244601  3.477513126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.112198414980  5.328563528887  7.273301230810  7.178584560747  1.109115251474
3.640423279169  6.979434996610  6.938770119308  9.989992230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.630496677020  9.210315462528  1.498306046745  7.734179317127  4.721651281592
0.740044436019  4.637138025809  4.984361314448  0.198615545279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.144325790674  6.988501098637  5.924276780218  9.647414389440  1.463062753161
0.419342163483  5.657803891820  0.247963902274  7.774414554040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.308316186243  3.998294425666  1.600001696408  5.274552834112  3.831041860490
7.969922505576  3.246462379553  4.138237006679  6.938714202961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.084227289109  4.282964690538  1.387233806444  0.375151105316  9.766575184229
9.621220119663  0.775967821843  7.786224389128  7.040234597715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.321397415824  4.598610729312  2.710577238536  4.966012499976  1.759378034708
7.763210630991  6.767907807915  6.983131429446  0.187880781792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.116415066615  5.469928417640  3.565675680882  0.782716225367  8.475143641826
3.540902792954  7.260982365519  4.062614253193  4.638167865291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.737640975960  7.960300024156  6.207360538711  9.392247586733  8.065278168234
5.947245890249  9.336848439498  4.489711154901  0.686014024445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.459761569272  4.836390239502  7.353675870545  1.168302101288  8.717573671851
0.993956270836  3.361785277267  3.894677263764  2.116996053270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.053984463687  1.113657064407  3.584349766626  9.582704588334  2.434168629243
5.021621691830  7.961214242251  7.731115678219  4.082351014162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.279464580401  8.138484965376  0.044964831353  3.183418746508  1.644085073718
8.484837311253  8.293680105502  3.867149412421  5.421230631661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.144161131649  7.242904780318  5.078656303017  9.196273641169  6.278360634141
8.335537515564  0.943790989369  2.913670264253  5.902020020846  4.997847149891  7.746745773784  7.317127572142  1.981592074004  4.433141463713  8.041352498436  1.329932134861  9.757123527423  3.193470592452  9.562471225954  7.726166600869
6.336740310377  4.709364151579  2.741133615646  6.694424797665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.917768892441  8.766994801663  5.003223131795  6.583409955672  1.475688028944
5.438746163638  2.121786458359  3.750587599226  7.080090198634  3.950985160061  2.396408527999  0.834112583181  1.560490796992  2.502608324646  2.395006413823  7.019041320371  8.414873266351  2.943834009687  5.278006266131  8.072559741465
7.879322476742  5.891811389191  3.510369767817  3.414106227001  4.844388138784  5.006444037059  0.605316176634  5.884229962122  0.116795077596  7.847396778622  4.392597035273  8.709627120631  4.502757705961  1.151347847012  8.739819572051
3.551216980762  5.139826979045  2.519099891552  3.640821258676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.415612595288  0.593698696363  7.237526012262  7.003842370504  5.049693424039
2.817363169377  5.254405507207  1.006611178942  1.858962545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.240614256566  7.677197466555  7.405411405136  5.679772650275  7.061071661198
1.344610369893  7.231210871011  7.536577730065  4.182217795845  6.246975620797  2.738711939768  6.086733006504  8.868234594724  5.890240933684  8.439499448971  1.141759851351  4.936341795782  0.408331090953  4.590878421970  4.170176609159
0.006744352649  9.230842747621  9.005588402276  9.326529482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  7.250513429349  6.965176465501  4.668899230909  7.940089155807  2.613814711313
9.776351005270  0.962525523267  4.741769154501  2.220935710170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.665068616985  1.926068523873  6.121832380220  1.956038026031  3.258709850248
0.255136315850  5.952135353019  6.345120127085  2.347752112653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.400475029623  0.543575701785  2.720284233081  0.717955856074  7.110113985147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.252225015202  0.932751217809  7.142784774674  5.773514331712  7.472367598159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  3.603618184442  4.609570870410  6.595371748021  8.964848838944  0.146508645316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  7.429017223009  3.300549113113  5.163954239640  8.527552683411  2.383306556049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  9.697608866410  9.439916202553  8.131677500644  4.037612660531  6.976859988422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  9.721315889082  4.460581815431  2.274901943853  6.496708799997  6.175139273470
Information: The stitching and editing of coupling caps is turned ON for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design jpeg_encoder has 34878 nets, 34773 global routed, 103 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'jpeg_encoder'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34876, routed nets = 34876, across physical hierarchy nets = 0, parasitics cached nets = 34876, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: WC

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0032     0.0111     11   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0032     0.0111   0.0111     11   0.0000     0.0000      0        0     0.0000        0 980715.250
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0032     0.0111   0.0111     11   0.0000     0.0000      0        0     0.0000        0 980715.250    129158.28      32730       1106       2254
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0032     0.0111   0.0111     11   0.0000     0.0000      0        0        0 980715.250    129158.28      32730

Clock-opt command complete                CPU:  2715 s (  0.75 hr )  ELAPSE:  2707 s (  0.75 hr )  MEM-PEAK:  1651 MB
Clock-opt command statistics  CPU=965 sec (0.27 hr) ELAPSED=959 sec (0.27 hr) MEM-PEAK=1.612 GB
1

Information: Runtime Summary (All Commands) (FLW-9000)
----------------------------------------------------------------------------
    Elapse (Hrs)   Elapse (%)       CPU/Elapse       Category
----------------------------------------------------------------------------
      0.18           23.7%             1.0           Power/Area Opt 
      0.12           16.2%             1.0           Setup Opt 
      0.09           12.4%             1.0           Logic Restructure 
      0.09           11.5%             1.0           Placement 
      0.04            5.8%             1.0           Other 
      0.04            5.0%             1.0           Init 
      0.03            4.2%             1.0           LDRC 
      0.03            3.4%             1.0           Global Route 
      0.02            2.9%             1.0           CUS 
      0.02            2.9%             1.0           Trial CTS 
      0.02            2.5%             1.0           CTS 
      0.01            1.7%             1.0           Final CTS 
      0.01            1.6%             1.0           ECO Route 
      0.01            1.4%             1.0           Full Timing Update 
      0.01            1.1%             1.0           Detail Route 
      0.01            1.1%             1.0           TNS CCD 
      0.01            1.0%             1.0           Legalize 
      0.00            0.6%             1.0           Power CCD 
      0.00            0.5%             1.0           CCD 
      0.00            0.3%             1.0           Hold Opt 
      0.00            0.1%             1.0           WNS CCD 
      0.00            0.1%             1.0           DFT Opt 
      0.00            0.0%             1.0           DRC CCD 
      0.00            0.0%             1.0           RC Refresh 
----------------------------------------------------------------------------
      0.74          100.0%             1.0           Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 1

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz / 8 CPUs  
Sockets: 2, Cores: 4, VM
----------------------------------------------------------------------------

Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from build_clock -to final_opto' (FLW-8001)
Information: Time: 2025-04-28 18:33:23 / Session:  00:45:07 / Command:  00:21:15 / CPU:  00:21:22 / Memory: 1651 MB (FLW-8100)
1
#report design
report_design -all > ./fc_report/cts_design.rpt
report_qor  > ./fc_report/cts_qor.rpt
report_power > ./fc_report/cts_power.rpt
save_block -as ${design}_cts.design
Information: Saving 'jpeg_encoder:jpeg_encoder.design' to 'jpeg_encoder:jpeg_encoder_cts.design'. (DES-028)
1
exec date >> timer
#route
route_auto
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-04-28 18:33:36 / Session:  00:45:19 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1651 MB (FLW-8100)
Generating Timing information  
Design  Scenario WC (Mode WC Corner WC)
Generating Timing information  ... Done
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:07 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   46  Alloctr   48  Proc 4769 
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        true                
track.timing_driven                                     :        true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:01 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: TA init] Stage (MB): Used   36  Alloctr   37  Proc    0 
[Track Assign: TA init] Total (MB): Used  112  Alloctr  113  Proc 4769 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 187471 of 320982


[Track Assign: Iteration 0] Elapsed real time: 0:00:12 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Track Assign: Iteration 0] Stage (MB): Used   38  Alloctr   41  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  113  Alloctr  118  Proc 4769 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:32 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:33
[Track Assign: Iteration 1] Stage (MB): Used   38  Alloctr   42  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  113  Alloctr  118  Proc 4769 

Number of wires with overlap after iteration 1 = 132206 of 244221


Wire length and via report:
---------------------------
Number of M1 wires: 12509                CONT1: 0
Number of M2 wires: 143295               VIA12: 117025
Number of M3 wires: 73769                VIA23: 108286
Number of M4 wires: 11324                VIA34: 18224
Number of M5 wires: 2096                 VIA45: 3373
Number of M6 wires: 818                  VIA56: 1473
Number of M7 wires: 309                  VIA67: 396
Number of M8 wires: 101                  VIA78: 172
Total number of wires: 244221            vias: 248949

Total M1 wire length: 1787.7
Total M2 wire length: 129210.3
Total M3 wire length: 169309.2
Total M4 wire length: 72497.1
Total M5 wire length: 39845.8
Total M6 wire length: 20365.8
Total M7 wire length: 4521.8
Total M8 wire length: 2555.0
Total wire length: 440092.6

Longest M1 wire length: 197.0
Longest M2 wire length: 158.0
Longest M3 wire length: 268.6
Longest M4 wire length: 344.2
Longest M5 wire length: 388.0
Longest M6 wire length: 241.6
Longest M7 wire length: 186.6
Longest M8 wire length: 136.8


[Track Assign: Done] Elapsed real time: 0:00:37 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:37 total=0:00:38
[Track Assign: Done] Stage (MB): Used   14  Alloctr   16  Proc    0 
[Track Assign: Done] Total (MB): Used   89  Alloctr   92  Proc 4769 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   21  Alloctr   20  Proc    0 
[Dr init] Total (MB): Used  110  Alloctr  113  Proc 4769 
Total number of nets = 34881, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/729 Partitions, Violations =  28
Routed  3/729 Partitions, Violations =  78
Routed  6/729 Partitions, Violations =  137
Routed  9/729 Partitions, Violations =  205
Routed  12/729 Partitions, Violations = 248
Routed  15/729 Partitions, Violations = 303
Routed  18/729 Partitions, Violations = 364
Routed  21/729 Partitions, Violations = 442
Routed  24/729 Partitions, Violations = 481
Routed  27/729 Partitions, Violations = 525
Routed  30/729 Partitions, Violations = 563
Routed  33/729 Partitions, Violations = 595
Routed  36/729 Partitions, Violations = 632
Routed  39/729 Partitions, Violations = 691
Routed  42/729 Partitions, Violations = 762
Routed  45/729 Partitions, Violations = 852
Routed  48/729 Partitions, Violations = 921
Routed  51/729 Partitions, Violations = 1020
Routed  54/729 Partitions, Violations = 1069
Routed  57/729 Partitions, Violations = 1110
Routed  60/729 Partitions, Violations = 1157
Routed  63/729 Partitions, Violations = 1178
Routed  66/729 Partitions, Violations = 1232
Routed  69/729 Partitions, Violations = 1265
Routed  72/729 Partitions, Violations = 1332
Routed  75/729 Partitions, Violations = 1372
Routed  78/729 Partitions, Violations = 1407
Routed  81/729 Partitions, Violations = 1445
Routed  84/729 Partitions, Violations = 1501
Routed  87/729 Partitions, Violations = 1479
Routed  90/729 Partitions, Violations = 1466
Routed  93/729 Partitions, Violations = 1469
Routed  96/729 Partitions, Violations = 1514
Routed  99/729 Partitions, Violations = 1524
Routed  102/729 Partitions, Violations =        1515
Routed  105/729 Partitions, Violations =        1491
Routed  108/729 Partitions, Violations =        1508
Routed  111/729 Partitions, Violations =        1561
Routed  114/729 Partitions, Violations =        1579
Routed  117/729 Partitions, Violations =        1610
Routed  120/729 Partitions, Violations =        1634
Routed  123/729 Partitions, Violations =        1660
Routed  126/729 Partitions, Violations =        1645
Routed  129/729 Partitions, Violations =        1662
Routed  132/729 Partitions, Violations =        1668
Routed  135/729 Partitions, Violations =        1670
Routed  138/729 Partitions, Violations =        1664
Routed  141/729 Partitions, Violations =        1661
Routed  144/729 Partitions, Violations =        1663
Routed  147/729 Partitions, Violations =        1634
Routed  150/729 Partitions, Violations =        1622
Routed  153/729 Partitions, Violations =        1625
Routed  156/729 Partitions, Violations =        1615
Routed  159/729 Partitions, Violations =        1624
Routed  162/729 Partitions, Violations =        1635
Routed  165/729 Partitions, Violations =        1659
Routed  168/729 Partitions, Violations =        1687
Routed  171/729 Partitions, Violations =        1722
Routed  174/729 Partitions, Violations =        1730
Routed  177/729 Partitions, Violations =        1751
Routed  180/729 Partitions, Violations =        1737
Routed  183/729 Partitions, Violations =        1756
Routed  186/729 Partitions, Violations =        1777
Routed  189/729 Partitions, Violations =        1769
Routed  192/729 Partitions, Violations =        1750
Routed  195/729 Partitions, Violations =        1795
Routed  198/729 Partitions, Violations =        1784
Routed  201/729 Partitions, Violations =        1786
Routed  204/729 Partitions, Violations =        1797
Routed  207/729 Partitions, Violations =        1777
Routed  210/729 Partitions, Violations =        1782
Routed  213/729 Partitions, Violations =        1798
Routed  216/729 Partitions, Violations =        1809
Routed  219/729 Partitions, Violations =        1797
Routed  222/729 Partitions, Violations =        1812
Routed  225/729 Partitions, Violations =        1826
Routed  228/729 Partitions, Violations =        1817
Routed  231/729 Partitions, Violations =        1813
Routed  234/729 Partitions, Violations =        1822
Routed  237/729 Partitions, Violations =        1812
Routed  240/729 Partitions, Violations =        1811
Routed  243/729 Partitions, Violations =        1799
Routed  246/729 Partitions, Violations =        1790
Routed  249/729 Partitions, Violations =        1783
Routed  252/729 Partitions, Violations =        1781
Routed  255/729 Partitions, Violations =        1781
Routed  258/729 Partitions, Violations =        1796
Routed  261/729 Partitions, Violations =        1832
Routed  264/729 Partitions, Violations =        1823
Routed  267/729 Partitions, Violations =        1831
Routed  270/729 Partitions, Violations =        1815
Routed  273/729 Partitions, Violations =        1834
Routed  276/729 Partitions, Violations =        1849
Routed  279/729 Partitions, Violations =        1859
Routed  282/729 Partitions, Violations =        1871
Routed  285/729 Partitions, Violations =        1874
Routed  288/729 Partitions, Violations =        1862
Routed  291/729 Partitions, Violations =        1854
Routed  294/729 Partitions, Violations =        1834
Routed  297/729 Partitions, Violations =        1786
Routed  300/729 Partitions, Violations =        1790
Routed  303/729 Partitions, Violations =        1804
Routed  306/729 Partitions, Violations =        1784
Routed  309/729 Partitions, Violations =        1758
Routed  312/729 Partitions, Violations =        1810
Routed  315/729 Partitions, Violations =        1816
Routed  318/729 Partitions, Violations =        1812
Routed  321/729 Partitions, Violations =        1847
Routed  324/729 Partitions, Violations =        1845
Routed  327/729 Partitions, Violations =        1819
Routed  330/729 Partitions, Violations =        1785
Routed  333/729 Partitions, Violations =        1760
Routed  336/729 Partitions, Violations =        1769
Routed  339/729 Partitions, Violations =        1766
Routed  342/729 Partitions, Violations =        1739
Routed  345/729 Partitions, Violations =        1731
Routed  348/729 Partitions, Violations =        1706
Routed  351/729 Partitions, Violations =        1706
Routed  354/729 Partitions, Violations =        1694
Routed  357/729 Partitions, Violations =        1669
Routed  360/729 Partitions, Violations =        1651
Routed  363/729 Partitions, Violations =        1636
Routed  366/729 Partitions, Violations =        1614
Routed  369/729 Partitions, Violations =        1622
Routed  372/729 Partitions, Violations =        1630
Routed  375/729 Partitions, Violations =        1618
Routed  378/729 Partitions, Violations =        1631
Routed  381/729 Partitions, Violations =        1626
Routed  384/729 Partitions, Violations =        1625
Routed  387/729 Partitions, Violations =        1646
Routed  390/729 Partitions, Violations =        1627
Routed  393/729 Partitions, Violations =        1618
Routed  396/729 Partitions, Violations =        1605
Routed  399/729 Partitions, Violations =        1671
Routed  402/729 Partitions, Violations =        1726
Routed  405/729 Partitions, Violations =        1748
Routed  408/729 Partitions, Violations =        1728
Routed  411/729 Partitions, Violations =        1707
Routed  414/729 Partitions, Violations =        1756
Routed  417/729 Partitions, Violations =        1717
Routed  420/729 Partitions, Violations =        1700
Routed  423/729 Partitions, Violations =        1694
Routed  426/729 Partitions, Violations =        1692
Routed  429/729 Partitions, Violations =        1717
Routed  432/729 Partitions, Violations =        1732
Routed  435/729 Partitions, Violations =        1694
Routed  438/729 Partitions, Violations =        1704
Routed  441/729 Partitions, Violations =        1682
Routed  444/729 Partitions, Violations =        1662
Routed  447/729 Partitions, Violations =        1675
Routed  450/729 Partitions, Violations =        1653
Routed  453/729 Partitions, Violations =        1594
Routed  456/729 Partitions, Violations =        1565
Routed  459/729 Partitions, Violations =        1541
Routed  462/729 Partitions, Violations =        1528
Routed  465/729 Partitions, Violations =        1536
Routed  468/729 Partitions, Violations =        1490
Routed  471/729 Partitions, Violations =        1490
Routed  474/729 Partitions, Violations =        1498
Routed  477/729 Partitions, Violations =        1457
Routed  480/729 Partitions, Violations =        1440
Routed  483/729 Partitions, Violations =        1445
Routed  486/729 Partitions, Violations =        1453
Routed  489/729 Partitions, Violations =        1440
Routed  492/729 Partitions, Violations =        1431
Routed  495/729 Partitions, Violations =        1433
Routed  498/729 Partitions, Violations =        1440
Routed  501/729 Partitions, Violations =        1456
Routed  504/729 Partitions, Violations =        1473
Routed  507/729 Partitions, Violations =        1452
Routed  510/729 Partitions, Violations =        1433
Routed  513/729 Partitions, Violations =        1419
Routed  516/729 Partitions, Violations =        1405
Routed  519/729 Partitions, Violations =        1381
Routed  522/729 Partitions, Violations =        1385
Routed  525/729 Partitions, Violations =        1402
Routed  528/729 Partitions, Violations =        1372
Routed  531/729 Partitions, Violations =        1327
Routed  534/729 Partitions, Violations =        1292
Routed  537/729 Partitions, Violations =        1302
Routed  540/729 Partitions, Violations =        1304
Routed  543/729 Partitions, Violations =        1297
Routed  546/729 Partitions, Violations =        1277
Routed  549/729 Partitions, Violations =        1290
Routed  552/729 Partitions, Violations =        1284
Routed  555/729 Partitions, Violations =        1258
Routed  558/729 Partitions, Violations =        1326
Routed  561/729 Partitions, Violations =        1294
Routed  564/729 Partitions, Violations =        1273
Routed  567/729 Partitions, Violations =        1237
Routed  570/729 Partitions, Violations =        1170
Routed  573/729 Partitions, Violations =        1126
Routed  576/729 Partitions, Violations =        1107
Routed  579/729 Partitions, Violations =        1078
Routed  582/729 Partitions, Violations =        1063
Routed  585/729 Partitions, Violations =        1020
Routed  588/729 Partitions, Violations =        1009
Routed  591/729 Partitions, Violations =        1012
Routed  594/729 Partitions, Violations =        1009
Routed  597/729 Partitions, Violations =        1018
Routed  600/729 Partitions, Violations =        984
Routed  603/729 Partitions, Violations =        949
Routed  606/729 Partitions, Violations =        949
Routed  609/729 Partitions, Violations =        934
Routed  612/729 Partitions, Violations =        894
Routed  615/729 Partitions, Violations =        917
Routed  618/729 Partitions, Violations =        916
Routed  621/729 Partitions, Violations =        894
Routed  624/729 Partitions, Violations =        896
Routed  627/729 Partitions, Violations =        888
Routed  630/729 Partitions, Violations =        873
Routed  633/729 Partitions, Violations =        867
Routed  636/729 Partitions, Violations =        836
Routed  639/729 Partitions, Violations =        824
Routed  642/729 Partitions, Violations =        823
Routed  645/729 Partitions, Violations =        797
Routed  648/729 Partitions, Violations =        764
Routed  651/729 Partitions, Violations =        761
Routed  654/729 Partitions, Violations =        726
Routed  657/729 Partitions, Violations =        726
Routed  660/729 Partitions, Violations =        740
Routed  663/729 Partitions, Violations =        741
Routed  666/729 Partitions, Violations =        751
Routed  669/729 Partitions, Violations =        747
Routed  672/729 Partitions, Violations =        745
Routed  675/729 Partitions, Violations =        703
Routed  678/729 Partitions, Violations =        720
Routed  681/729 Partitions, Violations =        695
Routed  684/729 Partitions, Violations =        644
Routed  687/729 Partitions, Violations =        602
Routed  690/729 Partitions, Violations =        584
Routed  693/729 Partitions, Violations =        543
Routed  696/729 Partitions, Violations =        481
Routed  699/729 Partitions, Violations =        467
Routed  702/729 Partitions, Violations =        419
Routed  705/729 Partitions, Violations =        386
Routed  708/729 Partitions, Violations =        274
Routed  711/729 Partitions, Violations =        229
Routed  714/729 Partitions, Violations =        206
Routed  717/729 Partitions, Violations =        149
Routed  720/729 Partitions, Violations =        102
Routed  723/729 Partitions, Violations =        88
Routed  726/729 Partitions, Violations =        71
Routed  729/729 Partitions, Violations =        52

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      52
        Diff net spacing : 29
        Less than minimum area : 5
        Less than minimum edge length : 12
        Same net spacing : 2
        Same net via-cut spacing : 1
        Short : 3

[Iter 0] Elapsed real time: 0:04:06 
[Iter 0] Elapsed cpu  time: sys=0:00:03 usr=0:04:08 total=0:04:11
[Iter 0] Stage (MB): Used  112  Alloctr  111  Proc    0 
[Iter 0] Total (MB): Used  201  Alloctr  203  Proc 4769 

End DR iteration 0 with 729 parts

Start DR iteration 1: non-uniform partition
Routed  1/69 Partitions, Violations =   50
Routed  2/69 Partitions, Violations =   49
Routed  3/69 Partitions, Violations =   49
Routed  4/69 Partitions, Violations =   48
Routed  5/69 Partitions, Violations =   48
Routed  6/69 Partitions, Violations =   48
Routed  7/69 Partitions, Violations =   44
Routed  8/69 Partitions, Violations =   43
Routed  9/69 Partitions, Violations =   43
Routed  10/69 Partitions, Violations =  43
Routed  11/69 Partitions, Violations =  43
Routed  12/69 Partitions, Violations =  43
Routed  13/69 Partitions, Violations =  43
Routed  14/69 Partitions, Violations =  42
Routed  15/69 Partitions, Violations =  42
Routed  16/69 Partitions, Violations =  42
Routed  17/69 Partitions, Violations =  40
Routed  18/69 Partitions, Violations =  39
Routed  19/69 Partitions, Violations =  39
Routed  20/69 Partitions, Violations =  39
Routed  21/69 Partitions, Violations =  38
Routed  22/69 Partitions, Violations =  38
Routed  23/69 Partitions, Violations =  38
Routed  24/69 Partitions, Violations =  38
Routed  25/69 Partitions, Violations =  38
Routed  26/69 Partitions, Violations =  38
Routed  27/69 Partitions, Violations =  38
Routed  28/69 Partitions, Violations =  36
Routed  29/69 Partitions, Violations =  36
Routed  30/69 Partitions, Violations =  36
Routed  31/69 Partitions, Violations =  27
Routed  32/69 Partitions, Violations =  25
Routed  33/69 Partitions, Violations =  23
Routed  34/69 Partitions, Violations =  23
Routed  35/69 Partitions, Violations =  23
Routed  36/69 Partitions, Violations =  22
Routed  37/69 Partitions, Violations =  21
Routed  38/69 Partitions, Violations =  21
Routed  39/69 Partitions, Violations =  19
Routed  40/69 Partitions, Violations =  18
Routed  41/69 Partitions, Violations =  18
Routed  42/69 Partitions, Violations =  18
Routed  43/69 Partitions, Violations =  18
Routed  44/69 Partitions, Violations =  18
Routed  45/69 Partitions, Violations =  18
Routed  46/69 Partitions, Violations =  18
Routed  47/69 Partitions, Violations =  18
Routed  48/69 Partitions, Violations =  13
Routed  49/69 Partitions, Violations =  13
Routed  50/69 Partitions, Violations =  13
Routed  51/69 Partitions, Violations =  13
Routed  52/69 Partitions, Violations =  13
Routed  53/69 Partitions, Violations =  13
Routed  54/69 Partitions, Violations =  13
Routed  55/69 Partitions, Violations =  13
Routed  56/69 Partitions, Violations =  12
Routed  57/69 Partitions, Violations =  12
Routed  58/69 Partitions, Violations =  12
Routed  59/69 Partitions, Violations =  11
Routed  60/69 Partitions, Violations =  11
Routed  61/69 Partitions, Violations =  11
Routed  62/69 Partitions, Violations =  3
Routed  63/69 Partitions, Violations =  3
Routed  64/69 Partitions, Violations =  3
Routed  65/69 Partitions, Violations =  3
Routed  66/69 Partitions, Violations =  2
Routed  67/69 Partitions, Violations =  2
Routed  68/69 Partitions, Violations =  2
Routed  69/69 Partitions, Violations =  2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 2

[Iter 1] Elapsed real time: 0:04:08 
[Iter 1] Elapsed cpu  time: sys=0:00:03 usr=0:04:09 total=0:04:13
[Iter 1] Stage (MB): Used  112  Alloctr  111  Proc    0 
[Iter 1] Total (MB): Used  202  Alloctr  203  Proc 4769 

End DR iteration 1 with 69 parts

Start DR iteration 2: non-uniform partition
Routed  1/2 Partitions, Violations =    0
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 2] Elapsed real time: 0:04:08 
[Iter 2] Elapsed cpu  time: sys=0:00:03 usr=0:04:09 total=0:04:13
[Iter 2] Stage (MB): Used  112  Alloctr  111  Proc    0 
[Iter 2] Total (MB): Used  201  Alloctr  203  Proc 4769 

End DR iteration 2 with 2 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/49 Partitions, Violations =   0
Checked 2/49 Partitions, Violations =   0
Checked 3/49 Partitions, Violations =   0
Checked 4/49 Partitions, Violations =   0
Checked 5/49 Partitions, Violations =   0
Checked 6/49 Partitions, Violations =   0
Checked 7/49 Partitions, Violations =   0
Checked 8/49 Partitions, Violations =   0
Checked 9/49 Partitions, Violations =   0
Checked 10/49 Partitions, Violations =  0
Checked 11/49 Partitions, Violations =  0
Checked 12/49 Partitions, Violations =  0
Checked 13/49 Partitions, Violations =  0
Checked 14/49 Partitions, Violations =  0
Checked 15/49 Partitions, Violations =  0
Checked 16/49 Partitions, Violations =  0
Checked 17/49 Partitions, Violations =  0
Checked 18/49 Partitions, Violations =  0
Checked 19/49 Partitions, Violations =  0
Checked 20/49 Partitions, Violations =  0
Checked 21/49 Partitions, Violations =  0
Checked 22/49 Partitions, Violations =  0
Checked 23/49 Partitions, Violations =  0
Checked 24/49 Partitions, Violations =  0
Checked 25/49 Partitions, Violations =  0
Checked 26/49 Partitions, Violations =  0
Checked 27/49 Partitions, Violations =  0
Checked 28/49 Partitions, Violations =  0
Checked 29/49 Partitions, Violations =  0
Checked 30/49 Partitions, Violations =  0
Checked 31/49 Partitions, Violations =  0
Checked 32/49 Partitions, Violations =  0
Checked 33/49 Partitions, Violations =  0
Checked 34/49 Partitions, Violations =  0
Checked 35/49 Partitions, Violations =  0
Checked 36/49 Partitions, Violations =  0
Checked 37/49 Partitions, Violations =  0
Checked 38/49 Partitions, Violations =  0
Checked 39/49 Partitions, Violations =  0
Checked 40/49 Partitions, Violations =  0
Checked 41/49 Partitions, Violations =  0
Checked 42/49 Partitions, Violations =  0
Checked 43/49 Partitions, Violations =  0
Checked 44/49 Partitions, Violations =  0
Checked 45/49 Partitions, Violations =  0
Checked 46/49 Partitions, Violations =  0
Checked 47/49 Partitions, Violations =  0
Checked 48/49 Partitions, Violations =  0
Checked 49/49 Partitions, Violations =  0
[DRC CHECK] Elapsed real time: 0:04:27 
[DRC CHECK] Elapsed cpu  time: sys=0:00:03 usr=0:04:29 total=0:04:33
[DRC CHECK] Stage (MB): Used  112  Alloctr  111  Proc    0 
[DRC CHECK] Total (MB): Used  201  Alloctr  203  Proc 4769 
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:04:27 
[DR] Elapsed cpu  time: sys=0:00:03 usr=0:04:29 total=0:04:33
[DR] Stage (MB): Used   14  Alloctr   13  Proc    0 
[DR] Total (MB): Used  103  Alloctr  105  Proc 4769 
[DR: Done] Elapsed real time: 0:04:27 
[DR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:04:29 total=0:04:33
[DR: Done] Stage (MB): Used   14  Alloctr   13  Proc    0 
[DR: Done] Total (MB): Used  103  Alloctr  105  Proc 4769 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    480383 micron
Total Number of Contacts =             256080
Total Number of Wires =                267688
Total Number of PtConns =              52028
Total Number of Routed Wires =       229823
Total Routed Wire Length =           465048 micron
Total Number of Routed Contacts =       256080
        Layer                M1 :       3580 micron
        Layer                M2 :     127989 micron
        Layer                M3 :     182202 micron
        Layer                M4 :      83455 micron
        Layer                M5 :      39832 micron
        Layer                M6 :      20260 micron
        Layer                M7 :       4867 micron
        Layer                M8 :       2864 micron
        Via          VIA78(rot) :        180
        Via          VIA67(rot) :        391
        Via          VIA56(rot) :       1108
        Via   FATVIA56(rot)_1x2 :        333
        Via          VIA45(rot) :       3355
        Via          VIA34(rot) :      22349
        Via               VIA23 :        136
        Via          VIA23(rot) :     107957
        Via               VIA12 :     103960
        Via          VIA12(rot) :      16035
        Via        FATVIA12_2x1 :        179
        Via   FATVIA12(rot)_1x2 :         17
        Via        FATVIA12_1x2 :         80

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.24% (609 / 256080 vias)
 
    Layer VIA1       =  0.23% (276    / 120271  vias)
        Weight 1     =  0.23% (276     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.77% (119995  vias)
    Layer VIA2       =  0.00% (0      / 108093  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (108093  vias)
    Layer VIA3       =  0.00% (0      / 22349   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22349   vias)
    Layer VIA4       =  0.00% (0      / 3355    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3355    vias)
    Layer VIA5       = 23.11% (333    / 1441    vias)
        Weight 1     = 23.11% (333     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 76.89% (1108    vias)
    Layer VIA6       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA7       =  0.00% (0      / 180     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (180     vias)
 
  Total double via conversion rate    =  0.24% (609 / 256080 vias)
 
    Layer VIA1       =  0.23% (276    / 120271  vias)
    Layer VIA2       =  0.00% (0      / 108093  vias)
    Layer VIA3       =  0.00% (0      / 22349   vias)
    Layer VIA4       =  0.00% (0      / 3355    vias)
    Layer VIA5       = 23.11% (333    / 1441    vias)
    Layer VIA6       =  0.00% (0      / 391     vias)
    Layer VIA7       =  0.00% (0      / 180     vias)
 
  The optimized via conversion rate based on total routed via count =  0.24% (609 / 256080 vias)
 
    Layer VIA1       =  0.23% (276    / 120271  vias)
        Weight 1     =  0.23% (276     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.77% (119995  vias)
    Layer VIA2       =  0.00% (0      / 108093  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (108093  vias)
    Layer VIA3       =  0.00% (0      / 22349   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22349   vias)
    Layer VIA4       =  0.00% (0      / 3355    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3355    vias)
    Layer VIA5       = 23.11% (333    / 1441    vias)
        Weight 1     = 23.11% (333     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 76.89% (1108    vias)
    Layer VIA6       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA7       =  0.00% (0      / 180     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (180     vias)
 

Total number of nets = 34881
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending   'route_auto' (FLW-8001)
Information: Time: 2025-04-28 18:38:59 / Session:  00:50:42 / Command:  00:05:22 / CPU:  00:05:24 / Memory: 1651 MB (FLW-8100)
route_opt 
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-04-28 18:38:59 / Session:  00:50:42 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1651 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Freeing timing information from routing. (ZRT-574)
RO is run without TCE settings 
Route-opt command begin                   CPU:  3054 s (  0.85 hr )  ELAPSE:  3043 s (  0.85 hr )  MEM-PEAK:  1651 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: route_opt is running with flow.common.io_priority high.
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned ON for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design jpeg_encoder has 34878 nets, 0 global routed, 34876 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'jpeg_encoder'. (NEX-022)
---extraction options---
Corner: WC
Global options:
 late_ccap_threshold       : 0.003 pF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : true
Extracting design: jpeg_encoder 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 34876 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34876, routed nets = 34876, across physical hierarchy nets = 0, parasitics cached nets = 34876, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:  3081 s (  0.86 hr )  ELAPSE:  3070 s (  0.85 hr )  MEM-PEAK:  1651 MB
INFO: Propagating Switching Activities
Information: Activity for scenario WC was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: WC

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1696     4.0768    144   0.0051     0.0062      2
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1696     4.0768   4.0768    144   0.0051     0.0062      2        0     0.0000        0 980715.250
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.1696     4.0768   4.0768    144   0.0051     0.0062      2        0     0.0000        0 980715.250    129158.28      32730
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.1696     4.0768   4.0768    144   0.0051     0.0062      2        0        0 980715.250    129158.28      32730
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Route-opt initialization complete         CPU:  3092 s (  0.86 hr )  ELAPSE:  3081 s (  0.86 hr )  MEM-PEAK:  1651 MB
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 35094 total shapes.
Cached 0 vias out of 256080 total vias.
Total 0.2900 seconds to build cellmap data
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
INFO: creating 90(r) x 90(c) GridCells YDim 5.4 XDim 5.4
INFO: number of GridCells (jpeg_encoder): 8100
Total 1.1700 seconds to load 32730 cell instances into cellmap
Moveable cells: 32624; Application fixed cells: 106; Macro cells: 0; User fixed cells: 0
34769 out of 34772 data nets are detail routed, 107 out of 107 clock nets are detail routed and total 34879 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 2.1923, cell height 1.8000, cell area 3.9462 for total 32730 placed and application fixed cells
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          5.91        5.91      0.01         -     129158.28   980715.25       32730              0.86      1651

Route-opt optimization Phase 3 Iter  1          5.91        5.91      0.01         -     129158.28   980715.25       32730              0.86      1651

Route-opt optimization Phase 4 Iter  1          5.91        5.91      0.01         0     128003.76   944428.38       32730              0.87      1651
Route-opt optimization Phase 4 Iter  2          5.91        5.91      0.01         0     128003.76   944428.38       32730              0.87      1651
Route-opt optimization Phase 4 Iter  3          5.91        5.91      0.01         0     128003.76   944428.38       32730              0.87      1651
Route-opt optimization Phase 4 Iter  4          5.91        5.91      0.01         0     128003.76   944428.38       32730              0.87      1651


Route-opt optimization Phase 6 Iter  1          5.91        5.91      0.01         0     128003.76   944428.38       32730              0.87      1651
Route-opt optimization Phase 6 Iter  2          5.91        5.91      0.01         0     128108.52   948764.19       32730              0.87      1651
Route-opt optimization Phase 6 Iter  3          5.91        5.91      0.01         0     128156.04   951352.62       32730              0.88      1651
Route-opt optimization Phase 6 Iter  4          5.91        5.91      0.01         0     128182.68   953141.06       32730              0.88      1651
Route-opt optimization Phase 6 Iter  5          5.91        5.91      0.01         0     128338.92   961303.00       32730              0.89      1651
Route-opt optimization Phase 6 Iter  6          5.91        5.91      0.01         0     128355.48   961809.06       32730              0.89      1651
Route-opt optimization Phase 6 Iter  7          5.91        5.91      0.01         0     128896.56   982697.81       32730              0.89      1651
Route-opt optimization Phase 6 Iter  8          5.91        5.91      0.01         0     129061.44   987121.56       32730              0.89      1651
Route-opt optimization Phase 6 Iter  9          5.91        5.91      0.01         0     129159.00   989716.44       32730              0.89      1651
Route-opt optimization Phase 6 Iter 10          5.91        5.91      0.01         0     129217.68   991297.06       32730              0.89      1651
Route-opt optimization Phase 6 Iter 11          5.91        5.91      0.01         0     129250.44   992320.88       32730              0.89      1651
Route-opt optimization Phase 6 Iter 12          5.91        5.91      0.01         0     129276.72   993247.81       32730              0.89      1651
Route-opt optimization Phase 6 Iter 13          5.91        5.91      0.01         0     129304.80   994017.88       32730              0.90      1651
Route-opt optimization Phase 6 Iter 14          5.91        5.91      0.01         0     129317.40   994410.56       32730              0.90      1651
Route-opt optimization Phase 6 Iter 15          5.91        5.91      0.01         0     129349.08   995200.19       32730              0.90      1651
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 6 Iter 16          5.91        5.91      0.01         0     129355.20   995326.31       32730              0.90      1651
Route-opt optimization Phase 6 Iter 17          5.91        5.91      0.01         0     129356.28   995350.44       32730              0.90      1651
Route-opt optimization Phase 6 Iter 18          5.91        5.91      0.01         0     129442.32   996856.69       32730              0.90      1651

Route-opt optimization Phase 7 Iter  1          5.91        5.91      0.01         0     129454.20   997024.06       32730              0.90      1651
Route-opt optimization Phase 7 Iter  2          5.91        5.91      0.01         0     129481.92   997750.19       32730              0.90      1651

Route-opt optimization Phase 8 Iter  1          0.08        0.08      0.01         0     129498.84   997935.88       32740              0.91      1651
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
Information: CTS will work on the following scenarios. (CTS-101)
   WC   (Mode: WC; Corner: WC)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   tsmc65/BUFFD0
   tsmc65/BUFFD1
   tsmc65/BUFFD2
   tsmc65/BUFFD3
   tsmc65/BUFFD4
   tsmc65/BUFFD6
   tsmc65/BUFFD8
   tsmc65/BUFFD12
   tsmc65/BUFFD16
   tsmc65/CKBD0
   tsmc65/CKBD1
   tsmc65/CKBD2
   tsmc65/CKBD3
   tsmc65/CKBD4
   tsmc65/CKBD6
   tsmc65/CKBD8
   tsmc65/CKBD12
   tsmc65/CKBD16
   tsmc65/CKND0
   tsmc65/CKND1
   tsmc65/CKND2
   tsmc65/CKND3
   tsmc65/CKND4
   tsmc65/CKND6
   tsmc65/CKND8
   tsmc65/CKND12
   tsmc65/CKND16
   tsmc65/INVD0
   tsmc65/INVD1
   tsmc65/INVD2
   tsmc65/INVD3
   tsmc65/INVD4
   tsmc65/INVD6
   tsmc65/INVD8
   tsmc65/INVD12
   tsmc65/INVD16

ICG reference list:
   tsmc65/CKLHQD1
   tsmc65/CKLHQD2
   tsmc65/CKLHQD3
   tsmc65/CKLHQD4
   tsmc65/CKLHQD6
   tsmc65/CKLHQD8
   tsmc65/CKLHQD12
   tsmc65/CKLHQD16
   tsmc65/CKLNQD1
   tsmc65/CKLNQD2
   tsmc65/CKLNQD3
   tsmc65/CKLNQD4
   tsmc65/CKLNQD6
   tsmc65/CKLNQD8
   tsmc65/CKLNQD12
   tsmc65/CKLNQD16


register reference list:
   tsmc65/DFCND1
   tsmc65/DFCND2
   tsmc65/DFCND4
   tsmc65/DFCNQD1
   tsmc65/DFCNQD2
   tsmc65/DFCNQD4
   tsmc65/DFCSND1
   tsmc65/DFCSND2
   tsmc65/DFCSND4
   tsmc65/DFCSNQD1
   tsmc65/DFCSNQD2
   tsmc65/DFCSNQD4
   tsmc65/DFD1
   tsmc65/DFD2
   tsmc65/DFD4
   tsmc65/DFKCND1
   tsmc65/DFKCND2
   tsmc65/DFKCND4
   tsmc65/DFKCNQD1
   tsmc65/DFKCNQD2
   tsmc65/DFKCNQD4
   tsmc65/DFKCSND1
   tsmc65/DFKCSND2
   tsmc65/DFKCSND4
   tsmc65/DFKSND1
   tsmc65/DFKSND2
   tsmc65/DFKSND4
   tsmc65/DFNCND1
   tsmc65/DFNCND2
   tsmc65/DFNCND4
   tsmc65/DFNCSND1
   tsmc65/DFNCSND2
   tsmc65/DFNCSND4
   tsmc65/DFND1
   tsmc65/DFND2
   tsmc65/DFND4
   tsmc65/DFNSND1
   tsmc65/DFNSND2
   tsmc65/DFNSND4
   tsmc65/DFQD1
   tsmc65/DFQD2
   tsmc65/DFQD4
   tsmc65/DFSND1
   tsmc65/DFSND2
   tsmc65/DFSND4
   tsmc65/DFSNQD1
   tsmc65/DFSNQD2
   tsmc65/DFSNQD4
   tsmc65/DFXD1
   tsmc65/DFXD2
   tsmc65/DFXD4
   tsmc65/DFXQD1
   tsmc65/DFXQD2
   tsmc65/DFXQD4
   tsmc65/EDFCND1
   tsmc65/EDFCND2
   tsmc65/EDFCND4
   tsmc65/EDFCNQD1
   tsmc65/EDFCNQD2
   tsmc65/EDFCNQD4
   tsmc65/EDFD1
   tsmc65/EDFD2
   tsmc65/EDFD4
   tsmc65/EDFKCND1
   tsmc65/EDFKCND2
   tsmc65/EDFKCND4
   tsmc65/EDFKCNQD1
   tsmc65/EDFKCNQD2
   tsmc65/EDFKCNQD4
   tsmc65/EDFQD1
   tsmc65/EDFQD2
   tsmc65/EDFQD4
   tsmc65/LHCND1
   tsmc65/LHCND2
   tsmc65/LHCND4
   tsmc65/LHCNDD1
   tsmc65/LHCNDD2
   tsmc65/LHCNDD4
   tsmc65/LHCNDQD1
   tsmc65/LHCNDQD2
   tsmc65/LHCNDQD4
   tsmc65/LHCNQD1
   tsmc65/LHCNQD2
   tsmc65/LHCNQD4
   tsmc65/LHCSND1
   tsmc65/LHCSND2
   tsmc65/LHCSND4
   tsmc65/LHCSNDD1
   tsmc65/LHCSNDD2
   tsmc65/LHCSNDD4
   tsmc65/LHCSNDQD1
   tsmc65/LHCSNDQD2
   tsmc65/LHCSNDQD4
   tsmc65/LHCSNQD1
   tsmc65/LHCSNQD2
   tsmc65/LHCSNQD4
   tsmc65/LHD1
   tsmc65/LHD2
   tsmc65/LHD4
   tsmc65/LHQD1
   tsmc65/LHQD2
   tsmc65/LHQD4
   tsmc65/LHSND1
   tsmc65/LHSND2
   tsmc65/LHSND4
   tsmc65/LHSNDD1
   tsmc65/LHSNDD2
   tsmc65/LHSNDD4
   tsmc65/LHSNDQD1
   tsmc65/LHSNDQD2
   tsmc65/LHSNDQD4
   tsmc65/LHSNQD1
   tsmc65/LHSNQD2
   tsmc65/LHSNQD4
   tsmc65/LNCND1
   tsmc65/LNCND2
   tsmc65/LNCND4
   tsmc65/LNCNDD1
   tsmc65/LNCNDD2
   tsmc65/LNCNDD4
   tsmc65/LNCNDQD1
   tsmc65/LNCNDQD2
   tsmc65/LNCNDQD4
   tsmc65/LNCNQD1
   tsmc65/LNCNQD2
   tsmc65/LNCNQD4
   tsmc65/LNCSND1
   tsmc65/LNCSND2
   tsmc65/LNCSND4
   tsmc65/LNCSNDD1
   tsmc65/LNCSNDD2
   tsmc65/LNCSNDD4
   tsmc65/LNCSNDQD1
   tsmc65/LNCSNDQD2
   tsmc65/LNCSNDQD4
   tsmc65/LNCSNQD1
   tsmc65/LNCSNQD2
   tsmc65/LNCSNQD4
   tsmc65/LND1
   tsmc65/LND2
   tsmc65/LND4
   tsmc65/LNQD1
   tsmc65/LNQD2
   tsmc65/LNQD4
   tsmc65/LNSND1
   tsmc65/LNSND2
   tsmc65/LNSND4
   tsmc65/LNSNDD1
   tsmc65/LNSNDD2
   tsmc65/LNSNDD4
   tsmc65/LNSNDQD1
   tsmc65/LNSNDQD2
   tsmc65/LNSNDQD4
   tsmc65/LNSNQD1
   tsmc65/LNSNQD2
   tsmc65/LNSNQD4
   tsmc65/SDFCND0
   tsmc65/SDFCND1
   tsmc65/SDFCND2
   tsmc65/SDFCND4
   tsmc65/SDFCNQD0
   tsmc65/SDFCNQD1
   tsmc65/SDFCNQD2
   tsmc65/SDFCNQD4
   tsmc65/SDFCSND0
   tsmc65/SDFCSND1
   tsmc65/SDFCSND2
   tsmc65/SDFCSND4
   tsmc65/SDFCSNQD0
   tsmc65/SDFCSNQD1
   tsmc65/SDFCSNQD2
   tsmc65/SDFCSNQD4
   tsmc65/SDFD0
   tsmc65/SDFD1
   tsmc65/SDFD2
   tsmc65/SDFD4
   tsmc65/SDFKCND0
   tsmc65/SDFKCND1
   tsmc65/SDFKCND2
   tsmc65/SDFKCND4
   tsmc65/SDFKCNQD0
   tsmc65/SDFKCNQD1
   tsmc65/SDFKCNQD2
   tsmc65/SDFKCNQD4
   tsmc65/SDFKCSND0
   tsmc65/SDFKCSND1
   tsmc65/SDFKCSND2
   tsmc65/SDFKCSND4
   tsmc65/SDFKCSNQD0
   tsmc65/SDFKCSNQD1
   tsmc65/SDFKCSNQD2
   tsmc65/SDFKCSNQD4
   tsmc65/SDFKSND0
   tsmc65/SDFKSND1
   tsmc65/SDFKSND2
   tsmc65/SDFKSND4
   tsmc65/SDFKSNQD0
   tsmc65/SDFKSNQD1
   tsmc65/SDFKSNQD2
   tsmc65/SDFKSNQD4
   tsmc65/SDFNCND0
   tsmc65/SDFNCND1
   tsmc65/SDFNCND2
   tsmc65/SDFNCND4
   tsmc65/SDFNCSND0
   tsmc65/SDFNCSND1
   tsmc65/SDFNCSND2
   tsmc65/SDFNCSND4
   tsmc65/SDFND0
   tsmc65/SDFND1
   tsmc65/SDFND2
   tsmc65/SDFND4
   tsmc65/SDFNSND0
   tsmc65/SDFNSND1
   tsmc65/SDFNSND2
   tsmc65/SDFNSND4
   tsmc65/SDFQD0
   tsmc65/SDFQD1
   tsmc65/SDFQD2
   tsmc65/SDFQD4
   tsmc65/SDFQND0
   tsmc65/SDFQND1
   tsmc65/SDFQND2
   tsmc65/SDFQND4
   tsmc65/SDFSND0
   tsmc65/SDFSND1
   tsmc65/SDFSND2
   tsmc65/SDFSND4
   tsmc65/SDFSNQD0
   tsmc65/SDFSNQD1
   tsmc65/SDFSNQD2
   tsmc65/SDFSNQD4
   tsmc65/SDFXD0
   tsmc65/SDFXD1
   tsmc65/SDFXD2
   tsmc65/SDFXD4
   tsmc65/SDFXQD0
   tsmc65/SDFXQD1
   tsmc65/SDFXQD2
   tsmc65/SDFXQD4
   tsmc65/SEDFCND0
   tsmc65/SEDFCND1
   tsmc65/SEDFCND2
   tsmc65/SEDFCND4
   tsmc65/SEDFCNQD0
   tsmc65/SEDFCNQD1
   tsmc65/SEDFCNQD2
   tsmc65/SEDFCNQD4
   tsmc65/SEDFD0
   tsmc65/SEDFD1
   tsmc65/SEDFD2
   tsmc65/SEDFD4
   tsmc65/SEDFXD0
   tsmc65/SEDFXD1
   tsmc65/SEDFXD2
   tsmc65/SEDFXD4
   tsmc65/SEDFKCND0
   tsmc65/SEDFKCND1
   tsmc65/SEDFKCND2
   tsmc65/SEDFKCND4
   tsmc65/SEDFKCNQD0
   tsmc65/SEDFKCNQD1
   tsmc65/SEDFKCNQD2
   tsmc65/SEDFKCNQD4
   tsmc65/SEDFQD0
   tsmc65/SEDFQD1
   tsmc65/SEDFQD2
   tsmc65/SEDFQD4
   tsmc65/SEDFQXD0
   tsmc65/SEDFQXD1
   tsmc65/SEDFQXD2
   tsmc65/SEDFQXD4
   tsmc65/SEDFQND0
   tsmc65/SEDFQND1
   tsmc65/SEDFQND2
   tsmc65/SEDFQND4
   tsmc65/SEDFQNXD0
   tsmc65/SEDFQNXD1
   tsmc65/SEDFQNXD2
   tsmc65/SEDFQNXD4

Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.182192, elapsed 0.182224, speed up 0.999824.

CCD-Info: App options set by user
   route_opt.flow.enable_ccd = true
   route_opt.flow.enable_clock_power_recovery = none
   route_opt.flow.enable_power = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 19277), data (VR 13, GR 0, DR 306441); stage = auto, isPostRoute = TRUE
Total power = 26.158607, Leakage = 0.997936, Internal = 19.514107, Switching = 5.646565

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.024945, TNS = -0.053614, NVP = 12
 Design (hold) WNHS = -0.004895, TNHS = -0.006279, NHVP = 2

    Scenario WC  WNS = -0.024945, TNS = -0.053614, NVP = 12
    Scenario WC  WNHS = -0.004895, TNHS = -0.006279, NHVP = 2
    Scenario WC
       Path Group clk  WNS = -0.024945, TNS = -0.053614, NVP = 12
       Path Group **in2reg_default**  WNS = 0.473236, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.553116, TNS = 0.000000, NVP = 0
    Scenario WC
       Path Group clk  WNHS = -0.004895, TNHS = -0.006279, NHVP = 2
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.025, TNS = -0.054, NVP = 12, UNWEIGHTED_TNS = -0.054, WNHS = -0.005, TNHS = -0.006, NHVP = 2, UNWEIGHTED_TNHS = -0.006, R2R(wns=-0.024945, tns=-0.053614, nvp=12)

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9999

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.024945, TNS = -0.053614, NVP = 12
 Design (hold) WNHS = -0.004895, TNHS = -0.006279, NHVP = 2

    Scenario WC  WNS = -0.024945, TNS = -0.053614, NVP = 12
    Scenario WC  WNHS = -0.004895, TNHS = -0.006279, NHVP = 2
    Scenario WC
       Path Group clk  WNS = -0.024945, TNS = -0.053614, NVP = 12
       Path Group **in2reg_default**  WNS = 0.473236, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.553116, TNS = 0.000000, NVP = 0
    Scenario WC
       Path Group clk  WNHS = -0.004895, TNHS = -0.006279, NHVP = 2
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.025, TNS = -0.054, NVP = 12, UNWEIGHTED_TNS = -0.054, WNHS = -0.005, TNHS = -0.006, NHVP = 2, UNWEIGHTED_TNHS = -0.006, R2R(wns=-0.024945, tns=-0.053614, nvp=12)

Information: There is no DRC violation or all DRC violations are not fixable.
Commit #1 accepted 1 out of 2, tns improved from 0.053614 to 0.052174, 2.721622 percent 
Commit #2 accepted 1 out of 1, tns improved from 0.052174 to 0.051493, 1.314597 percent 

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          5
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          3
        # Failed main graph committ          =          0
        # Successful main graph commit      =          2
        # Subgraph evaluation success rate in percent =     0.4000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =          2
        # Number of cells added                =          0
        # Number of cells removed                =          0
        # Accepted         sizing moves =        2

        # Total CPU time                  = 00h:00m:02s
        # Total elapsed time              = 00h:00m:02s
        # Flow total speed up             =     0.9998
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9997
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0000
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9999
        # The rest of flow speed up       =     0.9999

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.023024, TNS = -0.051493, NVP = 13
 Design (hold) WNHS = -0.004895, TNHS = -0.006279, NHVP = 2

    Scenario WC  WNS = -0.023024, TNS = -0.051493, NVP = 13
    Scenario WC  WNHS = -0.004895, TNHS = -0.006279, NHVP = 2
    Scenario WC
       Path Group clk  WNS = -0.023024, TNS = -0.051493, NVP = 13
       Path Group **in2reg_default**  WNS = 0.473236, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.553116, TNS = 0.000000, NVP = 0
    Scenario WC
       Path Group clk  WNHS = -0.004895, TNHS = -0.006279, NHVP = 2
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.023, TNS = -0.051, NVP = 13, UNWEIGHTED_TNS = -0.051, WNHS = -0.005, TNHS = -0.006, NHVP = 2, UNWEIGHTED_TNHS = -0.006, R2R(wns=-0.023024, tns=-0.051493, nvp=13)
 CCD flow runtime: cpu 5.208334, elapsed 5.209155, speed up 0.999842.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 9 Iter  1          0.07        0.07      0.01         0     129498.84   997942.62       32740              0.91      1651
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 10 Iter  1         0.03        0.03      0.01         0     129506.40   998313.19       32740              0.91      1651
Route-opt optimization Phase 10 Iter  2         0.03        0.03      0.01         0     129507.48   998333.94       32740              0.91      1651
Route-opt optimization Phase 10 Iter  3         0.03        0.03      0.01         0     129507.48   998333.94       32740              0.91      1651
Route-opt optimization Phase 10 Iter  4         0.03        0.03      0.01         0     129507.48   998333.94       32740              0.91      1651
Route-opt optimization Phase 10 Iter  5         0.03        0.03      0.01         0     129507.48   998333.94       32740              0.91      1651
Route-opt optimization Phase 10 Iter  6         0.03        0.03      0.01         0     129507.48   998333.94       32740              0.91      1651
Route-opt optimization Phase 10 Iter  7         0.03        0.03      0.01         0     129507.48   998333.94       32740              0.91      1651
Route-opt optimization Phase 10 Iter  8         0.00        0.00      0.01         0     129515.04   998428.31       32740              0.91      1651

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.01         0     129513.24   998372.94       32740              0.91      1651
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.01         0     129516.12   998389.88       32740              0.91      1651
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.01         0     129516.12   998389.88       32742              0.91      1651
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
Information: CTS will work on the following scenarios. (CTS-101)
   WC   (Mode: WC; Corner: WC)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   tsmc65/BUFFD0
   tsmc65/BUFFD1
   tsmc65/BUFFD2
   tsmc65/BUFFD3
   tsmc65/BUFFD4
   tsmc65/BUFFD6
   tsmc65/BUFFD8
   tsmc65/BUFFD12
   tsmc65/BUFFD16
   tsmc65/CKBD0
   tsmc65/CKBD1
   tsmc65/CKBD2
   tsmc65/CKBD3
   tsmc65/CKBD4
   tsmc65/CKBD6
   tsmc65/CKBD8
   tsmc65/CKBD12
   tsmc65/CKBD16
   tsmc65/CKND0
   tsmc65/CKND1
   tsmc65/CKND2
   tsmc65/CKND3
   tsmc65/CKND4
   tsmc65/CKND6
   tsmc65/CKND8
   tsmc65/CKND12
   tsmc65/CKND16
   tsmc65/INVD0
   tsmc65/INVD1
   tsmc65/INVD2
   tsmc65/INVD3
   tsmc65/INVD4
   tsmc65/INVD6
   tsmc65/INVD8
   tsmc65/INVD12
   tsmc65/INVD16

ICG reference list:
   tsmc65/CKLHQD1
   tsmc65/CKLHQD2
   tsmc65/CKLHQD3
   tsmc65/CKLHQD4
   tsmc65/CKLHQD6
   tsmc65/CKLHQD8
   tsmc65/CKLHQD12
   tsmc65/CKLHQD16
   tsmc65/CKLNQD1
   tsmc65/CKLNQD2
   tsmc65/CKLNQD3
   tsmc65/CKLNQD4
   tsmc65/CKLNQD6
   tsmc65/CKLNQD8
   tsmc65/CKLNQD12
   tsmc65/CKLNQD16


register reference list:
   tsmc65/DFCND1
   tsmc65/DFCND2
   tsmc65/DFCND4
   tsmc65/DFCNQD1
   tsmc65/DFCNQD2
   tsmc65/DFCNQD4
   tsmc65/DFCSND1
   tsmc65/DFCSND2
   tsmc65/DFCSND4
   tsmc65/DFCSNQD1
   tsmc65/DFCSNQD2
   tsmc65/DFCSNQD4
   tsmc65/DFD1
   tsmc65/DFD2
   tsmc65/DFD4
   tsmc65/DFKCND1
   tsmc65/DFKCND2
   tsmc65/DFKCND4
   tsmc65/DFKCNQD1
   tsmc65/DFKCNQD2
   tsmc65/DFKCNQD4
   tsmc65/DFKCSND1
   tsmc65/DFKCSND2
   tsmc65/DFKCSND4
   tsmc65/DFKSND1
   tsmc65/DFKSND2
   tsmc65/DFKSND4
   tsmc65/DFNCND1
   tsmc65/DFNCND2
   tsmc65/DFNCND4
   tsmc65/DFNCSND1
   tsmc65/DFNCSND2
   tsmc65/DFNCSND4
   tsmc65/DFND1
   tsmc65/DFND2
   tsmc65/DFND4
   tsmc65/DFNSND1
   tsmc65/DFNSND2
   tsmc65/DFNSND4
   tsmc65/DFQD1
   tsmc65/DFQD2
   tsmc65/DFQD4
   tsmc65/DFSND1
   tsmc65/DFSND2
   tsmc65/DFSND4
   tsmc65/DFSNQD1
   tsmc65/DFSNQD2
   tsmc65/DFSNQD4
   tsmc65/DFXD1
   tsmc65/DFXD2
   tsmc65/DFXD4
   tsmc65/DFXQD1
   tsmc65/DFXQD2
   tsmc65/DFXQD4
   tsmc65/EDFCND1
   tsmc65/EDFCND2
   tsmc65/EDFCND4
   tsmc65/EDFCNQD1
   tsmc65/EDFCNQD2
   tsmc65/EDFCNQD4
   tsmc65/EDFD1
   tsmc65/EDFD2
   tsmc65/EDFD4
   tsmc65/EDFKCND1
   tsmc65/EDFKCND2
   tsmc65/EDFKCND4
   tsmc65/EDFKCNQD1
   tsmc65/EDFKCNQD2
   tsmc65/EDFKCNQD4
   tsmc65/EDFQD1
   tsmc65/EDFQD2
   tsmc65/EDFQD4
   tsmc65/LHCND1
   tsmc65/LHCND2
   tsmc65/LHCND4
   tsmc65/LHCNDD1
   tsmc65/LHCNDD2
   tsmc65/LHCNDD4
   tsmc65/LHCNDQD1
   tsmc65/LHCNDQD2
   tsmc65/LHCNDQD4
   tsmc65/LHCNQD1
   tsmc65/LHCNQD2
   tsmc65/LHCNQD4
   tsmc65/LHCSND1
   tsmc65/LHCSND2
   tsmc65/LHCSND4
   tsmc65/LHCSNDD1
   tsmc65/LHCSNDD2
   tsmc65/LHCSNDD4
   tsmc65/LHCSNDQD1
   tsmc65/LHCSNDQD2
   tsmc65/LHCSNDQD4
   tsmc65/LHCSNQD1
   tsmc65/LHCSNQD2
   tsmc65/LHCSNQD4
   tsmc65/LHD1
   tsmc65/LHD2
   tsmc65/LHD4
   tsmc65/LHQD1
   tsmc65/LHQD2
   tsmc65/LHQD4
   tsmc65/LHSND1
   tsmc65/LHSND2
   tsmc65/LHSND4
   tsmc65/LHSNDD1
   tsmc65/LHSNDD2
   tsmc65/LHSNDD4
   tsmc65/LHSNDQD1
   tsmc65/LHSNDQD2
   tsmc65/LHSNDQD4
   tsmc65/LHSNQD1
   tsmc65/LHSNQD2
   tsmc65/LHSNQD4
   tsmc65/LNCND1
   tsmc65/LNCND2
   tsmc65/LNCND4
   tsmc65/LNCNDD1
   tsmc65/LNCNDD2
   tsmc65/LNCNDD4
   tsmc65/LNCNDQD1
   tsmc65/LNCNDQD2
   tsmc65/LNCNDQD4
   tsmc65/LNCNQD1
   tsmc65/LNCNQD2
   tsmc65/LNCNQD4
   tsmc65/LNCSND1
   tsmc65/LNCSND2
   tsmc65/LNCSND4
   tsmc65/LNCSNDD1
   tsmc65/LNCSNDD2
   tsmc65/LNCSNDD4
   tsmc65/LNCSNDQD1
   tsmc65/LNCSNDQD2
   tsmc65/LNCSNDQD4
   tsmc65/LNCSNQD1
   tsmc65/LNCSNQD2
   tsmc65/LNCSNQD4
   tsmc65/LND1
   tsmc65/LND2
   tsmc65/LND4
   tsmc65/LNQD1
   tsmc65/LNQD2
   tsmc65/LNQD4
   tsmc65/LNSND1
   tsmc65/LNSND2
   tsmc65/LNSND4
   tsmc65/LNSNDD1
   tsmc65/LNSNDD2
   tsmc65/LNSNDD4
   tsmc65/LNSNDQD1
   tsmc65/LNSNDQD2
   tsmc65/LNSNDQD4
   tsmc65/LNSNQD1
   tsmc65/LNSNQD2
   tsmc65/LNSNQD4
   tsmc65/SDFCND0
   tsmc65/SDFCND1
   tsmc65/SDFCND2
   tsmc65/SDFCND4
   tsmc65/SDFCNQD0
   tsmc65/SDFCNQD1
   tsmc65/SDFCNQD2
   tsmc65/SDFCNQD4
   tsmc65/SDFCSND0
   tsmc65/SDFCSND1
   tsmc65/SDFCSND2
   tsmc65/SDFCSND4
   tsmc65/SDFCSNQD0
   tsmc65/SDFCSNQD1
   tsmc65/SDFCSNQD2
   tsmc65/SDFCSNQD4
   tsmc65/SDFD0
   tsmc65/SDFD1
   tsmc65/SDFD2
   tsmc65/SDFD4
   tsmc65/SDFKCND0
   tsmc65/SDFKCND1
   tsmc65/SDFKCND2
   tsmc65/SDFKCND4
   tsmc65/SDFKCNQD0
   tsmc65/SDFKCNQD1
   tsmc65/SDFKCNQD2
   tsmc65/SDFKCNQD4
   tsmc65/SDFKCSND0
   tsmc65/SDFKCSND1
   tsmc65/SDFKCSND2
   tsmc65/SDFKCSND4
   tsmc65/SDFKCSNQD0
   tsmc65/SDFKCSNQD1
   tsmc65/SDFKCSNQD2
   tsmc65/SDFKCSNQD4
   tsmc65/SDFKSND0
   tsmc65/SDFKSND1
   tsmc65/SDFKSND2
   tsmc65/SDFKSND4
   tsmc65/SDFKSNQD0
   tsmc65/SDFKSNQD1
   tsmc65/SDFKSNQD2
   tsmc65/SDFKSNQD4
   tsmc65/SDFNCND0
   tsmc65/SDFNCND1
   tsmc65/SDFNCND2
   tsmc65/SDFNCND4
   tsmc65/SDFNCSND0
   tsmc65/SDFNCSND1
   tsmc65/SDFNCSND2
   tsmc65/SDFNCSND4
   tsmc65/SDFND0
   tsmc65/SDFND1
   tsmc65/SDFND2
   tsmc65/SDFND4
   tsmc65/SDFNSND0
   tsmc65/SDFNSND1
   tsmc65/SDFNSND2
   tsmc65/SDFNSND4
   tsmc65/SDFQD0
   tsmc65/SDFQD1
   tsmc65/SDFQD2
   tsmc65/SDFQD4
   tsmc65/SDFQND0
   tsmc65/SDFQND1
   tsmc65/SDFQND2
   tsmc65/SDFQND4
   tsmc65/SDFSND0
   tsmc65/SDFSND1
   tsmc65/SDFSND2
   tsmc65/SDFSND4
   tsmc65/SDFSNQD0
   tsmc65/SDFSNQD1
   tsmc65/SDFSNQD2
   tsmc65/SDFSNQD4
   tsmc65/SDFXD0
   tsmc65/SDFXD1
   tsmc65/SDFXD2
   tsmc65/SDFXD4
   tsmc65/SDFXQD0
   tsmc65/SDFXQD1
   tsmc65/SDFXQD2
   tsmc65/SDFXQD4
   tsmc65/SEDFCND0
   tsmc65/SEDFCND1
   tsmc65/SEDFCND2
   tsmc65/SEDFCND4
   tsmc65/SEDFCNQD0
   tsmc65/SEDFCNQD1
   tsmc65/SEDFCNQD2
   tsmc65/SEDFCNQD4
   tsmc65/SEDFD0
   tsmc65/SEDFD1
   tsmc65/SEDFD2
   tsmc65/SEDFD4
   tsmc65/SEDFXD0
   tsmc65/SEDFXD1
   tsmc65/SEDFXD2
   tsmc65/SEDFXD4
   tsmc65/SEDFKCND0
   tsmc65/SEDFKCND1
   tsmc65/SEDFKCND2
   tsmc65/SEDFKCND4
   tsmc65/SEDFKCNQD0
   tsmc65/SEDFKCNQD1
   tsmc65/SEDFKCNQD2
   tsmc65/SEDFKCNQD4
   tsmc65/SEDFQD0
   tsmc65/SEDFQD1
   tsmc65/SEDFQD2
   tsmc65/SEDFQD4
   tsmc65/SEDFQXD0
   tsmc65/SEDFQXD1
   tsmc65/SEDFQXD2
   tsmc65/SEDFQXD4
   tsmc65/SEDFQND0
   tsmc65/SEDFQND1
   tsmc65/SEDFQND2
   tsmc65/SEDFQND4
   tsmc65/SEDFQNXD0
   tsmc65/SEDFQNXD1
   tsmc65/SEDFQNXD2
   tsmc65/SEDFQNXD4

Information: 'WC' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (4716000 4708000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.187217, elapsed 0.187261, speed up 0.999765.

CCD-Info: App options set by user
   route_opt.flow.enable_ccd = true
   route_opt.flow.enable_power = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 19277), data (VR 15, GR 0, DR 306441); stage = auto, isPostRoute = TRUE
Total power = 26.162361, Leakage = 0.998390, Internal = 19.516430, Switching = 5.647542

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.000005, TNS = -0.000005, NVP = 1
 Design (hold) WNHS = 0.001437, TNHS = 0.000000, NHVP = 0

    Scenario WC  WNS = -0.000005, TNS = -0.000005, NVP = 1
    Scenario WC  WNHS = 0.001437, TNHS = 0.000000, NHVP = 0
    Scenario WC
       Path Group clk  WNS = -0.000005, TNS = -0.000005, NVP = 1
       Path Group **in2reg_default**  WNS = 0.473236, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.553116, TNS = 0.000000, NVP = 0
    Scenario WC
       Path Group clk  WNHS = 0.001437, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.000, TNS = -0.000, NVP = 1, UNWEIGHTED_TNS = -0.000, WNHS = 0.001, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-0.000005, tns=-0.000005, nvp=1)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          7
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          7
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After WNS optimization (wns opto):
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.000005, TNS = -0.000005, NVP = 1
 Design (hold) WNHS = 0.001437, TNHS = 0.000000, NHVP = 0

    Scenario WC  WNS = -0.000005, TNS = -0.000005, NVP = 1
    Scenario WC  WNHS = 0.001437, TNHS = 0.000000, NHVP = 0
    Scenario WC
       Path Group clk  WNS = -0.000005, TNS = -0.000005, NVP = 1
       Path Group **in2reg_default**  WNS = 0.473236, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.553116, TNS = 0.000000, NVP = 0
    Scenario WC
       Path Group clk  WNHS = 0.001437, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.000, TNS = -0.000, NVP = 1, UNWEIGHTED_TNS = -0.000, WNHS = 0.001, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-0.000005, tns=-0.000005, nvp=1)
3,3|4,2,6|2,1,3|1,3,4|0,2|0,1|0,1|0,1|0,1|0,1|0,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         37
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         13
        # Failed main graph committ          =         14
        # Successful main graph commit      =         10
        # Subgraph evaluation success rate in percent =     0.6486
        # Sg2Main acceptance ratio in percent      =     0.4167
        # NumCTCells changed               =          0

        # Number of cells sized                =         10
        # Number of cells added                =          0
        # Number of cells removed                =          0
        # Accepted         sizing moves =       10

        # Total CPU time                  = 00h:00m:26s
        # Total elapsed time              = 00h:00m:25s
        # Flow total speed up             =     1.0269
        # Commit CPU time                 = 00h:00m:14s
        # Commit elapsed time             = 00h:00m:14s
        # Commit speed up                 =     1.0000
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0052
        # Filter CPU time                 = 00h:00m:07s
        # Filter elapsed time             = 00h:00m:06s
        # Filter speed up                 =     1.0892
        # Sg CPU time                     = 00h:00m:03s
        # Sg elapsed time                 = 00h:00m:03s
        # Sg speed up                     =     1.0293
        # The rest of flow speed up       =     1.0644

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.000075, TNS = -0.000140, NVP = 3
 Design (hold) WNHS = 0.001437, TNHS = 0.000000, NHVP = 0

    Scenario WC  WNS = -0.000075, TNS = -0.000140, NVP = 3
    Scenario WC  WNHS = 0.001437, TNHS = 0.000000, NHVP = 0
    Scenario WC
       Path Group clk  WNS = -0.000075, TNS = -0.000140, NVP = 3
       Path Group **in2reg_default**  WNS = 0.473236, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.544418, TNS = 0.000000, NVP = 0
    Scenario WC
       Path Group clk  WNHS = 0.001437, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.000, TNS = -0.000, NVP = 3, UNWEIGHTED_TNS = -0.000, WNHS = 0.001, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-0.000075, tns=-0.000140, nvp=3)
 CCD flow runtime: cpu 30.508883, elapsed 29.822098, speed up 1.023029.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 14 Iter  1         0.00        0.00      0.01         0     129511.08   998240.25       32742              0.92      1651
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 15 Iter  1         0.00        0.00      0.01         0     129510.72   998213.50       32742              0.94      1651
Route-opt optimization Phase 15 Iter  2         0.00        0.00      0.01         0     129396.96   994483.12       32742              0.95      1651

Route-opt optimization Phase 16 Iter  1         0.00        0.00      0.01         0     129216.96   977692.81       32742              0.96      1651

Route-opt optimization Phase 17 Iter  1         0.00        0.00      0.01         0     129166.20   977010.12       32714              0.97      1651
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 17 Iter  2         0.00        0.00      0.01         0     129166.20   977010.12       32714              0.97      1651
Warning: Design includes unreasonable large hold violation(s). (OPT-209)

Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

Route-opt route preserve complete         CPU:  3506 s (  0.97 hr )  ELAPSE:  3492 s (  0.97 hr )  MEM-PEAK:  1651 MB

INFO: Sending timing info to router
Generating Timing information  
Design  Scenario WC (Mode WC Corner WC)
Generating Timing information  ... Done
Information: The net parasitics of block jpeg_encoder are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:04 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 35347 total shapes.
Cached 0 vias out of 256308 total vias.

Legalizing Top Level Design jpeg_encoder ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 191 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      212705        32714        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32714
number of references:               191
number of site rows:                256
number of locations attempted:   684276
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       32608 (358034 total sites)
avg row height over cells:        1.800 um
rms cell displacement:            0.026 um ( 0.01 row height)
rms weighted cell displacement:   0.026 um ( 0.01 row height)
max cell displacement:            0.800 um ( 0.44 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:              357
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ZBUF_2_inst_1605 (CKBD0)
  Input location: (49.2,251.2)
  Legal location: (50,251.2)
  Displacement:   0.800 um ( 0.44 row height)
Cell: U5009 (OAI31D2)
  Input location: (149.6,136)
  Legal location: (150.2,136)
  Displacement:   0.600 um ( 0.33 row height)
Cell: mult_x_39_U202 (OAI22D0)
  Input location: (294.4,31.6)
  Legal location: (293.8,31.6)
  Displacement:   0.600 um ( 0.33 row height)
Cell: ctmTdsLR_3_4997 (NR4D0)
  Input location: (180.8,227.8)
  Legal location: (181.4,227.8)
  Displacement:   0.600 um ( 0.33 row height)
Cell: ZBUF_688_inst_8126 (CKBD4)
  Input location: (213.4,409.6)
  Legal location: (214,409.6)
  Displacement:   0.600 um ( 0.33 row height)
Cell: ctmTdsLR_1_8031 (MOAI22D0)
  Input location: (124.6,159.4)
  Legal location: (124,159.4)
  Displacement:   0.600 um ( 0.33 row height)
Cell: U9836 (CKND2D2)
  Input location: (68.6,292.6)
  Legal location: (69.2,292.6)
  Displacement:   0.600 um ( 0.33 row height)
Cell: U7967 (CKND0)
  Input location: (224,395.2)
  Legal location: (224.6,395.2)
  Displacement:   0.600 um ( 0.33 row height)
Cell: U7954 (CKND0)
  Input location: (213.4,384.4)
  Legal location: (212.8,384.4)
  Displacement:   0.600 um ( 0.33 row height)
Cell: ctmTdsLR_1_5367 (OAI32D0)
  Input location: (283,26.2)
  Legal location: (283.6,26.2)
  Displacement:   0.600 um ( 0.33 row height)

Legalization succeeded.
Total Legalizer CPU: 4.030
Total Legalizer Wall Time: 4.030
----------------------------------------------------------------

Route-opt legalization complete           CPU:  3516 s (  0.98 hr )  ELAPSE:  3502 s (  0.97 hr )  MEM-PEAK:  1651 MB
INFO: Router Max Iterations set to : 5 
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.0900 defined in tech file syntax fatTbl*Threshold on M1. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M2. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M3. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M4. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M5. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.1000 defined in tech file syntax fatTbl*Threshold on M6. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M7. Automatically ignore this fat threshold. (ZRT-833)
Warning: Invalid fat threshold 0.0000 less than or equal to minWidth 0.4000 defined in tech file syntax fatTbl*Threshold on M8. Automatically ignore this fat threshold. (ZRT-833)
Warning: The option "route.detail.enable_via_in_non_preferred_region_check" is set, but the tech file syntax "contactDefaultPreferredRegionMode" is not set to 1. The option setting will be ignored. (ZRT-782)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell jpeg_encoder is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.210" & "wire/via-up 0.185". (ZRT-026)
Wire on layer (M2) needs more than one tracks
Via on layer (VIA1) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.240". (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (VIA5) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Warning: Layer M6 default pitch 0.200 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.240" & "wire/via-up 0.410". (ZRT-026)
Wire on layer (M7) needs more than one tracks
Via on layer (VIA6) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.860". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M8 default pitch 0.800 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.860" & "wire/via-up 0.800". (ZRT-026)
Transition layer name: M2(1)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin CKND2D8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR2D4/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND12/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUFFD12/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD8/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKND8/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin CKBD16/Z has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD16/ZN has no valid via regions. (ZRT-044)
Warning: Standard cell pin INVD8/ZN has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:03 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DbIn With Extraction] Stage (MB): Used   50  Alloctr   50  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   53  Alloctr   54  Proc 4769 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:03 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   50  Alloctr   50  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   53  Alloctr   54  Proc 4769 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   46  Alloctr   48  Proc 4769 
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:09 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   85  Alloctr   85  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   88  Alloctr   89  Proc 4769 
[ECO: Analysis] Elapsed real time: 0:00:09 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[ECO: Analysis] Stage (MB): Used   85  Alloctr   85  Proc    0 
[ECO: Analysis] Total (MB): Used   88  Alloctr   89  Proc 4769 
Num of eco nets = 34865
Num of open eco nets = 3248
[ECO: Init] Elapsed real time: 0:00:09 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[ECO: Init] Stage (MB): Used   88  Alloctr   88  Proc    0 
[ECO: Init] Total (MB): Used   91  Alloctr   92  Proc 4769 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   95  Alloctr   96  Proc 4769 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        true                
global.timing_driven                                    :        true                

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,481.60um,480.80um)
Number of routing layers = 8
layer M1, dir Ver, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M8, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  109  Alloctr  110  Proc 4769 
Net statistics:
Total number of nets     = 34865
Number of nets to route  = 3248
Number of single or zero port nets = 3
Number of nets with min-layer-mode soft = 30
Number of nets with min-layer-mode soft-cost-low = 30
3248 nets are partially connected,
 of which 3246 are detail routed and 27 are global routed.
31614 nets are fully connected,
 of which 31565 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Build All Nets] Total (MB): Used  135  Alloctr  136  Proc 4769 
Net length statistics: 
Net Count(Ignore Fully Rted) 3248, Total Half Perimeter Wire Length (HPWL) 68025 microns
HPWL   0 ~   50 microns: Net Count     2992     Total HPWL        30324 microns
HPWL  50 ~  100 microns: Net Count      122     Total HPWL         8669 microns
HPWL 100 ~  200 microns: Net Count       74     Total HPWL        10657 microns
HPWL 200 ~  300 microns: Net Count       33     Total HPWL         7915 microns
HPWL 300 ~  400 microns: Net Count       17     Total HPWL         5759 microns
HPWL 400 ~  500 microns: Net Count        8     Total HPWL         3671 microns
HPWL 500 ~  600 microns: Net Count        2     Total HPWL         1031 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Average gCell capacity  0.75     on layer (1)    M1
Average gCell capacity  8.96     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  8.97     on layer (4)    M4
Average gCell capacity  8.98     on layer (5)    M5
Average gCell capacity  8.97     on layer (6)    M6
Average gCell capacity  2.24     on layer (7)    M7
Average gCell capacity  2.24     on layer (8)    M8
Average number of tracks per gCell 8.99  on layer (1)    M1
Average number of tracks per gCell 8.97  on layer (2)    M2
Average number of tracks per gCell 8.99  on layer (3)    M3
Average number of tracks per gCell 8.97  on layer (4)    M4
Average number of tracks per gCell 8.99  on layer (5)    M5
Average number of tracks per gCell 8.97  on layer (6)    M6
Average number of tracks per gCell 2.25  on layer (7)    M7
Average number of tracks per gCell 2.25  on layer (8)    M8
Number of gCells = 574592
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Congestion Map] Total (MB): Used  144  Alloctr  145  Proc 4769 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  144  Alloctr  146  Proc 4769 
Number of user frozen nets = 0
Timing criticality report: total 7290 (20.91)% critical nets.
   Number of criticality 1 nets = 6258 (17.95)%
   Number of criticality 2 nets = 606 (1.74)%
   Number of criticality 3 nets = 233 (0.67)%
   Number of criticality 4 nets = 86 (0.25)%
   Number of criticality 5 nets = 47 (0.13)%
   Number of criticality 6 nets = 27 (0.08)%
   Number of criticality 7 nets = 33 (0.09)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   46  Alloctr   46  Proc    0 
[End of Build Data] Total (MB): Used  145  Alloctr  146  Proc 4769 
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  321  Alloctr  322  Proc 4769 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (787 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  322  Alloctr  324  Proc 4769 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =  6712 Max = 11 GRCs =  4500 (3.13%)
Initial. H routing: Overflow =  6635 Max = 11 (GRCs =  1) GRCs =  4421 (6.16%)
Initial. V routing: Overflow =    77 Max =  4 (GRCs =  1) GRCs =    79 (0.11%)
Initial. M1         Overflow =    31 Max =  1 (GRCs = 31) GRCs =    31 (0.04%)
Initial. M2         Overflow =  6632 Max = 11 (GRCs =  1) GRCs =  4418 (6.15%)
Initial. M3         Overflow =    46 Max =  4 (GRCs =  1) GRCs =    48 (0.07%)
Initial. M4         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.7 0.05 0.13 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.04
M2       22.6 8.58 10.0 7.95 10.3 7.22 11.7 6.56 6.74 0.00 3.06 3.09 1.12 0.91
M3       22.0 17.2 21.3 19.2 11.5 5.32 1.99 0.76 0.37 0.00 0.16 0.03 0.01 0.00
M4       49.8 30.7 13.1 3.95 1.14 0.45 0.34 0.22 0.08 0.00 0.02 0.00 0.00 0.00
M5       76.0 18.5 3.34 0.84 0.43 0.36 0.27 0.12 0.04 0.00 0.01 0.00 0.00 0.00
M6       85.9 11.8 1.00 0.90 0.28 0.05 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       95.9 0.00 0.00 2.54 0.00 1.54 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.6 0.00 0.00 1.78 0.00 0.54 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.7 10.8 6.13 4.65 2.96 1.94 1.79 0.96 0.90 0.00 0.41 0.39 0.14 0.12


Initial. Total Wire Length = 685.10
Initial. Layer M1 wire length = 52.41
Initial. Layer M2 wire length = 624.43
Initial. Layer M3 wire length = 3.43
Initial. Layer M4 wire length = 4.83
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Total Number of Contacts = 913
Initial. Via VIA12 count = 880
Initial. Via VIA23 count = 25
Initial. Via VIA34 count = 8
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. completed.

Start GR phase 1
Mon Apr 28 18:46:52 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  322  Alloctr  324  Proc 4769 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =  6710 Max = 11 GRCs =  4498 (3.13%)
phase1. H routing: Overflow =  6633 Max = 11 (GRCs =  1) GRCs =  4419 (6.15%)
phase1. V routing: Overflow =    77 Max =  4 (GRCs =  1) GRCs =    79 (0.11%)
phase1. M1         Overflow =    31 Max =  1 (GRCs = 31) GRCs =    31 (0.04%)
phase1. M2         Overflow =  6630 Max = 11 (GRCs =  1) GRCs =  4416 (6.15%)
phase1. M3         Overflow =    46 Max =  4 (GRCs =  1) GRCs =    48 (0.07%)
phase1. M4         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.7 0.05 0.13 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.04
M2       22.6 8.58 10.0 7.95 10.3 7.22 11.7 6.56 6.75 0.00 3.06 3.09 1.12 0.91
M3       22.0 17.2 21.3 19.2 11.5 5.32 1.99 0.76 0.37 0.00 0.16 0.03 0.01 0.00
M4       49.8 30.7 13.1 3.95 1.14 0.45 0.34 0.22 0.08 0.00 0.02 0.00 0.00 0.00
M5       76.0 18.5 3.34 0.84 0.43 0.36 0.27 0.12 0.04 0.00 0.01 0.00 0.00 0.00
M6       85.9 11.8 1.00 0.90 0.28 0.05 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       95.9 0.00 0.00 2.54 0.00 1.54 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.6 0.00 0.00 1.78 0.00 0.54 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.7 10.8 6.13 4.65 2.96 1.94 1.79 0.96 0.90 0.00 0.41 0.39 0.14 0.12


phase1. Total Wire Length = 685.10
phase1. Layer M1 wire length = 52.41
phase1. Layer M2 wire length = 621.87
phase1. Layer M3 wire length = 3.43
phase1. Layer M4 wire length = 7.39
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Total Number of Contacts = 914
phase1. Via VIA12 count = 878
phase1. Via VIA23 count = 26
phase1. Via VIA34 count = 10
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. completed.

Start GR phase 2
Mon Apr 28 18:46:53 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 268 gCells x 268 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  322  Alloctr  324  Proc 4769 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =  6710 Max = 11 GRCs =  4498 (3.13%)
phase2. H routing: Overflow =  6633 Max = 11 (GRCs =  1) GRCs =  4419 (6.15%)
phase2. V routing: Overflow =    77 Max =  4 (GRCs =  1) GRCs =    79 (0.11%)
phase2. M1         Overflow =    31 Max =  1 (GRCs = 31) GRCs =    31 (0.04%)
phase2. M2         Overflow =  6630 Max = 11 (GRCs =  1) GRCs =  4416 (6.15%)
phase2. M3         Overflow =    46 Max =  4 (GRCs =  1) GRCs =    48 (0.07%)
phase2. M4         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.7 0.05 0.13 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.04
M2       22.6 8.58 10.0 7.95 10.3 7.22 11.7 6.56 6.75 0.00 3.06 3.09 1.12 0.91
M3       22.0 17.2 21.3 19.2 11.5 5.32 1.99 0.76 0.37 0.00 0.16 0.03 0.01 0.00
M4       49.8 30.7 13.1 3.95 1.14 0.45 0.34 0.22 0.08 0.00 0.02 0.00 0.00 0.00
M5       76.0 18.5 3.34 0.84 0.43 0.36 0.27 0.12 0.04 0.00 0.01 0.00 0.00 0.00
M6       85.9 11.8 1.00 0.90 0.28 0.05 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       95.9 0.00 0.00 2.54 0.00 1.54 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.6 0.00 0.00 1.78 0.00 0.54 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.7 10.8 6.13 4.65 2.96 1.94 1.79 0.96 0.90 0.00 0.41 0.39 0.14 0.12


phase2. Total Wire Length = 685.10
phase2. Layer M1 wire length = 52.41
phase2. Layer M2 wire length = 621.87
phase2. Layer M3 wire length = 3.43
phase2. Layer M4 wire length = 7.39
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Total Number of Contacts = 914
phase2. Via VIA12 count = 878
phase2. Via VIA23 count = 26
phase2. Via VIA34 count = 10
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  222  Alloctr  223  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  322  Alloctr  324  Proc 4769 

Congestion utilization per direction:
Average vertical track utilization   = 12.07 %
Peak    vertical track utilization   = 95.00 %
Average horizontal track utilization = 17.06 %
Peak    horizontal track utilization = 93.10 %

[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used  206  Alloctr  207  Proc    0 
[End of Global Routing] Total (MB): Used  314  Alloctr  316  Proc 4769 
Warning: Shape {3618175 3886800 3620450 3888450} on layer M1 is not on min manufacturing grid. Snap it to {3618150 3886800 3620450 3888450}. The shape belongs to Net: dfdct_dout[8]. (ZRT-543)
Warning: Shape {1979450 755500 1980500 757525} on layer M2 is not on min manufacturing grid. Snap it to {1979450 755500 1980500 757550}. The shape belongs to Net: DP_OP_638J1_181_5377_n101. (ZRT-543)
Warning: Shape {1979450 756475 1980500 758500} on layer M2 is not on min manufacturing grid. Snap it to {1979450 756450 1980500 758500}. The shape belongs to Net: DP_OP_638J1_181_5377_n101. (ZRT-543)
Warning: Shape {698500 2934025 700450 2937700} on layer M1 is not on min manufacturing grid. Snap it to {698500 2934000 700450 2937700}. The shape belongs to Net: mult_x_50_n266. (ZRT-543)
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[End of dbOut] Total (MB): Used  135  Alloctr  137  Proc 4769 
[ECO: GR] Elapsed real time: 0:00:15 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[ECO: GR] Stage (MB): Used  132  Alloctr  133  Proc    0 
[ECO: GR] Total (MB): Used  135  Alloctr  137  Proc 4769 
[GR excluding DbIn] Elapsed real time: 0:00:12 
[GR excluding DbIn] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[GR excluding DbIn] Stage (MB): Used   82  Alloctr   83  Proc    0 
[GR excluding DbIn] Total (MB): Used  135  Alloctr  137  Proc 4769 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        true                
track.timing_driven                                     :        true                

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Track Assign: TA init] Total (MB): Used  117  Alloctr  119  Proc 4769 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 9045 of 13597


[Track Assign: Iteration 0] Elapsed real time: 0:00:04 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 0] Stage (MB): Used   19  Alloctr   20  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  119  Alloctr  121  Proc 4769 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:07 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Track Assign: Iteration 1] Stage (MB): Used   19  Alloctr   20  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  119  Alloctr  121  Proc 4769 

Number of wires with overlap after iteration 1 = 5970 of 10818


Wire length and via report:
---------------------------
Number of M1 wires: 4016                 CONT1: 0
Number of M2 wires: 5884                 VIA12: 5785
Number of M3 wires: 705                  VIA23: 1352
Number of M4 wires: 211                  VIA34: 367
Number of M5 wires: 2            VIA45: 4
Number of M6 wires: 0            VIA56: 0
Number of M7 wires: 0            VIA67: 0
Number of M8 wires: 0            VIA78: 0
Total number of wires: 10818             vias: 7508

Total M1 wire length: 644.1
Total M2 wire length: 2223.5
Total M3 wire length: 318.6
Total M4 wire length: 234.1
Total M5 wire length: 1.4
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total wire length: 3421.6

Longest M1 wire length: 1.0
Longest M2 wire length: 3.7
Longest M3 wire length: 1.6
Longest M4 wire length: 3.8
Longest M5 wire length: 0.8
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0

Warning: Shape {435500 3397150 436450 3399575} on layer M1 is not on min manufacturing grid. Snap it to {435500 3397150 436450 3399600}. The shape belongs to Net: mult_x_57_n232. (ZRT-543)
Warning: Shape {435500 3398625 436450 3400450} on layer M1 is not on min manufacturing grid. Snap it to {435500 3398600 436450 3400450}. The shape belongs to Net: mult_x_57_n232. (ZRT-543)
Warning: Shape {624500 3075500 626475 3076500} on layer M2 is not on min manufacturing grid. Snap it to {624500 3075500 626500 3076500}. The shape belongs to Net: mult_x_50_n246. (ZRT-543)
Warning: Shape {625475 3075475 626475 3076500} on layer M2 is not on min manufacturing grid. Snap it to {625450 3075450 626500 3076500}. The shape belongs to Net: mult_x_50_n246. (ZRT-543)
Warning: Shape {625475 3075475 626475 3076500} on layer M2 is not on min manufacturing grid. Snap it to {625450 3075450 626500 3076500}. The shape belongs to Net: mult_x_50_n246. (ZRT-543)
Warning: Shape {625475 3075475 626475 3076500} on layer M2 is not on min manufacturing grid. Snap it to {625450 3075450 626500 3076500}. The shape belongs to Net: mult_x_50_n246. (ZRT-543)
Warning: Shape {625475 3075475 626475 3076500} on layer M2 is not on min manufacturing grid. Snap it to {625450 3075450 626500 3076500}. The shape belongs to Net: mult_x_50_n246. (ZRT-543)
Warning: Shape {625475 3075500 630500 3076500} on layer M2 is not on min manufacturing grid. Snap it to {625450 3075500 630500 3076500}. The shape belongs to Net: mult_x_50_n246. (ZRT-543)
Warning: Shape {2240500 3958900 2242775 3960450} on layer M1 is not on min manufacturing grid. Snap it to {2240500 3958900 2242800 3960450}. The shape belongs to Net: mult_x_7_n282. (ZRT-543)
Warning: Shape {4681550 3778625 4682500 3780450} on layer M1 is not on min manufacturing grid. Snap it to {4681550 3778600 4682500 3780450}. The shape belongs to Net: DP_OP_252_234_1965_n15. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:08 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   99  Alloctr  101  Proc 4769 
[ECO: CDR] Elapsed real time: 0:00:24 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[ECO: CDR] Stage (MB): Used   95  Alloctr   97  Proc    0 
[ECO: CDR] Total (MB): Used   99  Alloctr  101  Proc 4769 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
Total number of nets = 34865, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/729 Partitions, Violations =  2
Routed  3/729 Partitions, Violations =  2
Routed  6/729 Partitions, Violations =  5
Routed  9/729 Partitions, Violations =  19
Routed  12/729 Partitions, Violations = 22
Routed  15/729 Partitions, Violations = 30
Routed  18/729 Partitions, Violations = 55
Routed  21/729 Partitions, Violations = 62
Routed  24/729 Partitions, Violations = 62
Routed  27/729 Partitions, Violations = 66
Routed  30/729 Partitions, Violations = 73
Routed  33/729 Partitions, Violations = 73
Routed  36/729 Partitions, Violations = 88
Routed  39/729 Partitions, Violations = 171
Routed  42/729 Partitions, Violations = 187
Routed  45/729 Partitions, Violations = 196
Routed  48/729 Partitions, Violations = 196
Routed  51/729 Partitions, Violations = 209
Routed  54/729 Partitions, Violations = 206
Routed  57/729 Partitions, Violations = 213
Routed  60/729 Partitions, Violations = 232
Routed  63/729 Partitions, Violations = 233
Routed  66/729 Partitions, Violations = 247
Routed  69/729 Partitions, Violations = 246
Routed  72/729 Partitions, Violations = 246
Routed  75/729 Partitions, Violations = 246
Routed  78/729 Partitions, Violations = 249
Routed  81/729 Partitions, Violations = 249
Routed  84/729 Partitions, Violations = 249
Routed  87/729 Partitions, Violations = 252
Routed  90/729 Partitions, Violations = 263
Routed  93/729 Partitions, Violations = 279
Routed  96/729 Partitions, Violations = 284
Routed  99/729 Partitions, Violations = 287
Routed  102/729 Partitions, Violations =        290
Routed  105/729 Partitions, Violations =        274
Routed  108/729 Partitions, Violations =        276
Routed  111/729 Partitions, Violations =        285
Routed  114/729 Partitions, Violations =        290
Routed  117/729 Partitions, Violations =        290
Routed  120/729 Partitions, Violations =        290
Routed  123/729 Partitions, Violations =        304
Routed  126/729 Partitions, Violations =        298
Routed  129/729 Partitions, Violations =        298
Routed  132/729 Partitions, Violations =        304
Routed  135/729 Partitions, Violations =        304
Routed  138/729 Partitions, Violations =        299
Routed  141/729 Partitions, Violations =        290
Routed  144/729 Partitions, Violations =        276
Routed  147/729 Partitions, Violations =        276
Routed  150/729 Partitions, Violations =        276
Routed  153/729 Partitions, Violations =        275
Routed  156/729 Partitions, Violations =        272
Routed  159/729 Partitions, Violations =        276
Routed  162/729 Partitions, Violations =        281
Routed  165/729 Partitions, Violations =        300
Routed  168/729 Partitions, Violations =        300
Routed  171/729 Partitions, Violations =        327
Routed  174/729 Partitions, Violations =        327
Routed  177/729 Partitions, Violations =        326
Routed  180/729 Partitions, Violations =        326
Routed  183/729 Partitions, Violations =        352
Routed  186/729 Partitions, Violations =        353
Routed  189/729 Partitions, Violations =        353
Routed  192/729 Partitions, Violations =        338
Routed  195/729 Partitions, Violations =        341
Routed  198/729 Partitions, Violations =        341
Routed  201/729 Partitions, Violations =        332
Routed  204/729 Partitions, Violations =        333
Routed  207/729 Partitions, Violations =        331
Routed  210/729 Partitions, Violations =        334
Routed  213/729 Partitions, Violations =        323
Routed  216/729 Partitions, Violations =        332
Routed  219/729 Partitions, Violations =        332
Routed  222/729 Partitions, Violations =        332
Routed  225/729 Partitions, Violations =        334
Routed  228/729 Partitions, Violations =        334
Routed  231/729 Partitions, Violations =        334
Routed  234/729 Partitions, Violations =        338
Routed  237/729 Partitions, Violations =        340
Routed  240/729 Partitions, Violations =        341
Routed  243/729 Partitions, Violations =        341
Routed  246/729 Partitions, Violations =        341
Routed  249/729 Partitions, Violations =        327
Routed  252/729 Partitions, Violations =        327
Routed  255/729 Partitions, Violations =        327
Routed  258/729 Partitions, Violations =        327
Routed  261/729 Partitions, Violations =        330
Routed  264/729 Partitions, Violations =        336
Routed  267/729 Partitions, Violations =        346
Routed  270/729 Partitions, Violations =        354
Routed  273/729 Partitions, Violations =        350
Routed  276/729 Partitions, Violations =        354
Routed  279/729 Partitions, Violations =        354
Routed  282/729 Partitions, Violations =        354
Routed  285/729 Partitions, Violations =        354
Routed  288/729 Partitions, Violations =        354
Routed  291/729 Partitions, Violations =        345
Routed  294/729 Partitions, Violations =        318
Routed  297/729 Partitions, Violations =        296
Routed  300/729 Partitions, Violations =        296
Routed  303/729 Partitions, Violations =        296
Routed  306/729 Partitions, Violations =        311
Routed  309/729 Partitions, Violations =        311
Routed  312/729 Partitions, Violations =        311
Routed  315/729 Partitions, Violations =        312
Routed  318/729 Partitions, Violations =        312
Routed  321/729 Partitions, Violations =        312
Routed  324/729 Partitions, Violations =        310
Routed  327/729 Partitions, Violations =        308
Routed  330/729 Partitions, Violations =        304
Routed  333/729 Partitions, Violations =        316
Routed  336/729 Partitions, Violations =        316
Routed  339/729 Partitions, Violations =        316
Routed  342/729 Partitions, Violations =        316
Routed  345/729 Partitions, Violations =        318
Routed  348/729 Partitions, Violations =        318
Routed  351/729 Partitions, Violations =        318
Routed  354/729 Partitions, Violations =        315
Routed  357/729 Partitions, Violations =        315
Routed  360/729 Partitions, Violations =        313
Routed  363/729 Partitions, Violations =        317
Routed  366/729 Partitions, Violations =        317
Routed  369/729 Partitions, Violations =        319
Routed  372/729 Partitions, Violations =        319
Routed  375/729 Partitions, Violations =        318
Routed  378/729 Partitions, Violations =        318
Routed  381/729 Partitions, Violations =        318
Routed  384/729 Partitions, Violations =        310
Routed  387/729 Partitions, Violations =        310
Routed  390/729 Partitions, Violations =        310
Routed  393/729 Partitions, Violations =        310
Routed  396/729 Partitions, Violations =        310
Routed  399/729 Partitions, Violations =        330
Routed  402/729 Partitions, Violations =        335
Routed  405/729 Partitions, Violations =        338
Routed  408/729 Partitions, Violations =        338
Routed  411/729 Partitions, Violations =        326
Routed  414/729 Partitions, Violations =        338
Routed  417/729 Partitions, Violations =        342
Routed  420/729 Partitions, Violations =        338
Routed  423/729 Partitions, Violations =        332
Routed  426/729 Partitions, Violations =        332
Routed  429/729 Partitions, Violations =        321
Routed  432/729 Partitions, Violations =        301
Routed  435/729 Partitions, Violations =        301
Routed  438/729 Partitions, Violations =        300
Routed  441/729 Partitions, Violations =        300
Routed  444/729 Partitions, Violations =        300
Routed  447/729 Partitions, Violations =        300
Routed  450/729 Partitions, Violations =        308
Routed  453/729 Partitions, Violations =        251
Routed  456/729 Partitions, Violations =        231
Routed  459/729 Partitions, Violations =        231
Routed  462/729 Partitions, Violations =        210
Routed  465/729 Partitions, Violations =        222
Routed  468/729 Partitions, Violations =        217
Routed  471/729 Partitions, Violations =        217
Routed  474/729 Partitions, Violations =        219
Routed  477/729 Partitions, Violations =        219
Routed  480/729 Partitions, Violations =        221
Routed  483/729 Partitions, Violations =        221
Routed  486/729 Partitions, Violations =        229
Routed  489/729 Partitions, Violations =        229
Routed  492/729 Partitions, Violations =        229
Routed  495/729 Partitions, Violations =        229
Routed  498/729 Partitions, Violations =        229
Routed  501/729 Partitions, Violations =        224
Routed  504/729 Partitions, Violations =        225
Routed  507/729 Partitions, Violations =        228
Routed  510/729 Partitions, Violations =        225
Routed  513/729 Partitions, Violations =        225
Routed  516/729 Partitions, Violations =        225
Routed  519/729 Partitions, Violations =        225
Routed  522/729 Partitions, Violations =        225
Routed  525/729 Partitions, Violations =        237
Routed  528/729 Partitions, Violations =        237
Routed  531/729 Partitions, Violations =        235
Routed  534/729 Partitions, Violations =        233
Routed  537/729 Partitions, Violations =        232
Routed  540/729 Partitions, Violations =        227
Routed  543/729 Partitions, Violations =        227
Routed  546/729 Partitions, Violations =        227
Routed  549/729 Partitions, Violations =        227
Routed  552/729 Partitions, Violations =        226
Routed  555/729 Partitions, Violations =        231
Routed  558/729 Partitions, Violations =        217
Routed  561/729 Partitions, Violations =        213
Routed  564/729 Partitions, Violations =        211
Routed  567/729 Partitions, Violations =        208
Routed  570/729 Partitions, Violations =        208
Routed  573/729 Partitions, Violations =        193
Routed  576/729 Partitions, Violations =        174
Routed  579/729 Partitions, Violations =        161
Routed  582/729 Partitions, Violations =        161
Routed  585/729 Partitions, Violations =        147
Routed  588/729 Partitions, Violations =        139
Routed  591/729 Partitions, Violations =        139
Routed  594/729 Partitions, Violations =        139
Routed  597/729 Partitions, Violations =        139
Routed  600/729 Partitions, Violations =        140
Routed  603/729 Partitions, Violations =        135
Routed  606/729 Partitions, Violations =        135
Routed  609/729 Partitions, Violations =        135
Routed  612/729 Partitions, Violations =        130
Routed  615/729 Partitions, Violations =        141
Routed  618/729 Partitions, Violations =        120
Routed  621/729 Partitions, Violations =        135
Routed  624/729 Partitions, Violations =        135
Routed  627/729 Partitions, Violations =        107
Routed  630/729 Partitions, Violations =        105
Routed  633/729 Partitions, Violations =        105
Routed  636/729 Partitions, Violations =        93
Routed  639/729 Partitions, Violations =        93
Routed  642/729 Partitions, Violations =        92
Routed  645/729 Partitions, Violations =        92
Routed  648/729 Partitions, Violations =        92
Routed  651/729 Partitions, Violations =        78
Routed  654/729 Partitions, Violations =        75
Routed  657/729 Partitions, Violations =        75
Routed  660/729 Partitions, Violations =        72
Routed  663/729 Partitions, Violations =        51
Routed  666/729 Partitions, Violations =        51
Routed  669/729 Partitions, Violations =        51
Routed  672/729 Partitions, Violations =        48
Routed  675/729 Partitions, Violations =        40
Routed  678/729 Partitions, Violations =        40
Routed  681/729 Partitions, Violations =        40
Routed  684/729 Partitions, Violations =        40
Routed  687/729 Partitions, Violations =        38
Routed  690/729 Partitions, Violations =        23
Routed  693/729 Partitions, Violations =        23
Routed  696/729 Partitions, Violations =        23
Routed  699/729 Partitions, Violations =        23
Routed  702/729 Partitions, Violations =        21
Routed  705/729 Partitions, Violations =        13
Routed  708/729 Partitions, Violations =        13
Routed  711/729 Partitions, Violations =        8
Routed  714/729 Partitions, Violations =        8
Routed  717/729 Partitions, Violations =        8
Routed  720/729 Partitions, Violations =        2
Routed  723/729 Partitions, Violations =        2
Routed  726/729 Partitions, Violations =        2
Routed  729/729 Partitions, Violations =        2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Short : 2

[Iter 0] Elapsed real time: 0:01:23 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:01:24 total=0:01:26
[Iter 0] Stage (MB): Used  101  Alloctr  101  Proc    0 
[Iter 0] Total (MB): Used  200  Alloctr  202  Proc 4769 

End DR iteration 0 with 729 parts

Start DR iteration 1: non-uniform partition
Routed  1/5 Partitions, Violations =    1
Routed  2/5 Partitions, Violations =    1
Routed  3/5 Partitions, Violations =    0
Routed  4/5 Partitions, Violations =    0
Routed  5/5 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:01:24 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:01:24 total=0:01:26
[Iter 1] Stage (MB): Used  101  Alloctr  101  Proc    0 
[Iter 1] Total (MB): Used  200  Alloctr  202  Proc 4769 

End DR iteration 1 with 5 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/49 Partitions, Violations =   0
Checked 2/49 Partitions, Violations =   0
Checked 3/49 Partitions, Violations =   0
Checked 4/49 Partitions, Violations =   0
Checked 5/49 Partitions, Violations =   0
Checked 6/49 Partitions, Violations =   0
Checked 7/49 Partitions, Violations =   0
Checked 8/49 Partitions, Violations =   0
Checked 9/49 Partitions, Violations =   0
Checked 10/49 Partitions, Violations =  0
Checked 11/49 Partitions, Violations =  0
Checked 12/49 Partitions, Violations =  0
Checked 13/49 Partitions, Violations =  0
Checked 14/49 Partitions, Violations =  0
Checked 15/49 Partitions, Violations =  0
Checked 16/49 Partitions, Violations =  0
Checked 17/49 Partitions, Violations =  0
Checked 18/49 Partitions, Violations =  0
Checked 19/49 Partitions, Violations =  0
Checked 20/49 Partitions, Violations =  0
Checked 21/49 Partitions, Violations =  0
Checked 22/49 Partitions, Violations =  0
Checked 23/49 Partitions, Violations =  0
Checked 24/49 Partitions, Violations =  0
Checked 25/49 Partitions, Violations =  0
Checked 26/49 Partitions, Violations =  0
Checked 27/49 Partitions, Violations =  0
Checked 28/49 Partitions, Violations =  0
Checked 29/49 Partitions, Violations =  0
Checked 30/49 Partitions, Violations =  0
Checked 31/49 Partitions, Violations =  0
Checked 32/49 Partitions, Violations =  0
Checked 33/49 Partitions, Violations =  0
Checked 34/49 Partitions, Violations =  0
Checked 35/49 Partitions, Violations =  0
Checked 36/49 Partitions, Violations =  0
Checked 37/49 Partitions, Violations =  0
Checked 38/49 Partitions, Violations =  0
Checked 39/49 Partitions, Violations =  0
Checked 40/49 Partitions, Violations =  0
Checked 41/49 Partitions, Violations =  0
Checked 42/49 Partitions, Violations =  0
Checked 43/49 Partitions, Violations =  0
Checked 44/49 Partitions, Violations =  0
Checked 45/49 Partitions, Violations =  0
Checked 46/49 Partitions, Violations =  0
Checked 47/49 Partitions, Violations =  0
Checked 48/49 Partitions, Violations =  0
Checked 49/49 Partitions, Violations =  0
[DRC CHECK] Elapsed real time: 0:01:46 
[DRC CHECK] Elapsed cpu  time: sys=0:00:01 usr=0:01:47 total=0:01:49
[DRC CHECK] Stage (MB): Used  101  Alloctr  101  Proc    0 
[DRC CHECK] Total (MB): Used  200  Alloctr  202  Proc 4769 
Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = ena
Net 2 = rst
Net 3 = fdct_zigzag_dct_mod_dddcnt
Net 4 = fdct_zigzag_dct_mod_ddin_2_
Net 5 = fdct_zigzag_dct_mod_ddin_6_
Net 6 = fdct_zigzag_dct_mod_ddin_7_
Net 7 = fdct_zigzag_dct_mod_sample_cnt_0_
Net 8 = fdct_zigzag_dct_mod_sample_cnt_2_
Net 9 = fdct_zigzag_dct_mod_sample_cnt_3_
Net 10 = fdct_zigzag_dct_mod_sample_cnt_4_
Net 11 = fdct_zigzag_dct_mod_sample_cnt_5_
Net 12 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_N8
Net 13 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_N17
Net 14 = fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_N91
Net 15 = fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_N74
Net 16 = fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_N70
Net 17 = fdct_zigzag_dct_mod_dct_block_1_dct_unit_7_N135
Net 18 = fdct_zigzag_dct_mod_dct_block_3_dct_unit_2_N98
Net 19 = fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_N140
Net 20 = fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_N159
Net 21 = fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_N134
Net 22 = fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_N57
Net 23 = fdct_zigzag_dct_mod_dct_block_5_dct_unit_0_N23
Net 24 = fdct_zigzag_dct_mod_dct_block_5_dct_unit_0_N20
Net 25 = fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_N144
Net 26 = fdct_zigzag_dct_mod_dct_block_5_dct_unit_3_N133
Net 27 = fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_N61
Net 28 = fdct_zigzag_dct_mod_dct_block_5_dct_unit_6_N116
Net 29 = fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_N144
Net 30 = fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_N129
Net 31 = fdct_zigzag_dct_mod_dct_block_6_dct_unit_1_N115
Net 32 = fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_N71
Net 33 = fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_N115
Net 34 = fdct_zigzag_dct_mod_dct_block_7_dct_unit_3_N122
Net 35 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_N37
Net 36 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_N36
Net 37 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_N29
Net 38 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_N28
Net 39 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_N27
Net 40 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_N26
Net 41 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_N25
Net 42 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_N24
Net 43 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_N23
Net 44 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mult_res_1_
Net 45 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mult_res_3_
Net 46 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mult_res_14_
Net 47 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mult_res_18_
Net 48 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_N8
Net 49 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_N6
Net 50 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_N41
Net 51 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_mult_res_0_
Net 52 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_mult_res_1_
Net 53 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_mult_res_4_
Net 54 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_N40
Net 55 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_N36
Net 56 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_mult_res_1_
Net 57 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_mult_res_15_
Net 58 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_N15
Net 59 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_N3
Net 60 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_N37
Net 61 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_mult_res_0_
Net 62 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_N41
Net 63 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_N37
Net 64 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_N29
Net 65 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_N28
Net 66 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_N27
Net 67 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_N26
Net 68 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_N25
Net 69 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_N23
Net 70 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_mult_res_1_
Net 71 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_mult_res_15_
Net 72 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_mult_res_18_
Net 73 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_N14
Net 74 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_N13
Net 75 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_N7
Net 76 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_N4
Net 77 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_N3
Net 78 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_N42
Net 79 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_N40
Net 80 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_mult_res_0_
Net 81 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_mult_res_1_
Net 82 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_5_macu_mult_res_18_
Net 83 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_N41
Net 84 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_mult_res_0_
Net 85 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_mult_res_14_
Net 86 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_mult_res_18_
Net 87 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_N41
Net 88 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_N36
Net 89 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_mult_res_18_
Net 90 = fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_N13
Net 91 = fdct_zigzag_dct_mod_dct_block_1_dct_unit_0_macu_N43
Net 92 = fdct_zigzag_dct_mod_dct_block_1_dct_unit_0_macu_mult_res_18_
Net 93 = fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_N38
Net 94 = fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_mult_res_1_
Net 95 = fdct_zigzag_dct_mod_dct_block_1_dct_unit_1_macu_mult_res_18_
Net 96 = fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_N40
Net 97 = fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_N39
Net 98 = fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_mult_res_2_
Net 99 = fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_N8
Net 100 = fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_macu_N43
.... and 4965 other nets
Total number of changed nets = 5065 (out of 34865)

[DR: Done] Elapsed real time: 0:01:46 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:01:47 total=0:01:49
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used  102  Alloctr  104  Proc 4769 
[ECO: DR] Elapsed real time: 0:02:11 
[ECO: DR] Elapsed cpu  time: sys=0:00:02 usr=0:02:12 total=0:02:14
[ECO: DR] Stage (MB): Used   98  Alloctr  100  Proc    0 
[ECO: DR] Total (MB): Used  102  Alloctr  104  Proc 4769 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    481847 micron
Total Number of Contacts =             256247
Total Number of Wires =                264780
Total Number of PtConns =              58435
Total Number of Routed Wires =       238611
Total Routed Wire Length =           466645 micron
Total Number of Routed Contacts =       256247
        Layer                M1 :       3815 micron
        Layer                M2 :     129130 micron
        Layer                M3 :     182279 micron
        Layer                M4 :      83627 micron
        Layer                M5 :      39803 micron
        Layer                M6 :      20262 micron
        Layer                M7 :       4869 micron
        Layer                M8 :       2859 micron
        Via          VIA78(rot) :        180
        Via          VIA67(rot) :        391
        Via          VIA56(rot) :       1107
        Via   FATVIA56(rot)_1x2 :        332
        Via          VIA45(rot) :       3357
        Via          VIA34(rot) :      22479
        Via               VIA23 :        147
        Via          VIA23(rot) :     107945
        Via               VIA12 :     103428
        Via          VIA12(rot) :      16604
        Via        FATVIA12_2x1 :        145
        Via   FATVIA12(rot)_1x2 :         19
        Via   FATVIA12(rot)_2x1 :          3
        Via        FATVIA12_1x2 :        110

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.24% (609 / 256247 vias)
 
    Layer VIA1       =  0.23% (277    / 120309  vias)
        Weight 1     =  0.23% (277     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.77% (120032  vias)
    Layer VIA2       =  0.00% (0      / 108092  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (108092  vias)
    Layer VIA3       =  0.00% (0      / 22479   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22479   vias)
    Layer VIA4       =  0.00% (0      / 3357    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3357    vias)
    Layer VIA5       = 23.07% (332    / 1439    vias)
        Weight 1     = 23.07% (332     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 76.93% (1107    vias)
    Layer VIA6       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA7       =  0.00% (0      / 180     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (180     vias)
 
  Total double via conversion rate    =  0.24% (609 / 256247 vias)
 
    Layer VIA1       =  0.23% (277    / 120309  vias)
    Layer VIA2       =  0.00% (0      / 108092  vias)
    Layer VIA3       =  0.00% (0      / 22479   vias)
    Layer VIA4       =  0.00% (0      / 3357    vias)
    Layer VIA5       = 23.07% (332    / 1439    vias)
    Layer VIA6       =  0.00% (0      / 391     vias)
    Layer VIA7       =  0.00% (0      / 180     vias)
 
  The optimized via conversion rate based on total routed via count =  0.24% (609 / 256247 vias)
 
    Layer VIA1       =  0.23% (277    / 120309  vias)
        Weight 1     =  0.23% (277     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.77% (120032  vias)
    Layer VIA2       =  0.00% (0      / 108092  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (108092  vias)
    Layer VIA3       =  0.00% (0      / 22479   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22479   vias)
    Layer VIA4       =  0.00% (0      / 3357    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3357    vias)
    Layer VIA5       = 23.07% (332    / 1439    vias)
        Weight 1     = 23.07% (332     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 76.93% (1107    vias)
    Layer VIA6       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA7       =  0.00% (0      / 180     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (180     vias)
 

Total number of nets = 34865
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    481847 micron
Total Number of Contacts =             256247
Total Number of Wires =                264780
Total Number of PtConns =              58435
Total Number of Routed Wires =       238611
Total Routed Wire Length =           466645 micron
Total Number of Routed Contacts =       256247
        Layer                M1 :       3815 micron
        Layer                M2 :     129130 micron
        Layer                M3 :     182279 micron
        Layer                M4 :      83627 micron
        Layer                M5 :      39803 micron
        Layer                M6 :      20262 micron
        Layer                M7 :       4869 micron
        Layer                M8 :       2859 micron
        Via          VIA78(rot) :        180
        Via          VIA67(rot) :        391
        Via          VIA56(rot) :       1107
        Via   FATVIA56(rot)_1x2 :        332
        Via          VIA45(rot) :       3357
        Via          VIA34(rot) :      22479
        Via               VIA23 :        147
        Via          VIA23(rot) :     107945
        Via               VIA12 :     103428
        Via          VIA12(rot) :      16604
        Via        FATVIA12_2x1 :        145
        Via   FATVIA12(rot)_1x2 :         19
        Via   FATVIA12(rot)_2x1 :          3
        Via        FATVIA12_1x2 :        110

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.24% (609 / 256247 vias)
 
    Layer VIA1       =  0.23% (277    / 120309  vias)
        Weight 1     =  0.23% (277     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.77% (120032  vias)
    Layer VIA2       =  0.00% (0      / 108092  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (108092  vias)
    Layer VIA3       =  0.00% (0      / 22479   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22479   vias)
    Layer VIA4       =  0.00% (0      / 3357    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3357    vias)
    Layer VIA5       = 23.07% (332    / 1439    vias)
        Weight 1     = 23.07% (332     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 76.93% (1107    vias)
    Layer VIA6       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA7       =  0.00% (0      / 180     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (180     vias)
 
  Total double via conversion rate    =  0.24% (609 / 256247 vias)
 
    Layer VIA1       =  0.23% (277    / 120309  vias)
    Layer VIA2       =  0.00% (0      / 108092  vias)
    Layer VIA3       =  0.00% (0      / 22479   vias)
    Layer VIA4       =  0.00% (0      / 3357    vias)
    Layer VIA5       = 23.07% (332    / 1439    vias)
    Layer VIA6       =  0.00% (0      / 391     vias)
    Layer VIA7       =  0.00% (0      / 180     vias)
 
  The optimized via conversion rate based on total routed via count =  0.24% (609 / 256247 vias)
 
    Layer VIA1       =  0.23% (277    / 120309  vias)
        Weight 1     =  0.23% (277     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.77% (120032  vias)
    Layer VIA2       =  0.00% (0      / 108092  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (108092  vias)
    Layer VIA3       =  0.00% (0      / 22479   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22479   vias)
    Layer VIA4       =  0.00% (0      / 3357    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3357    vias)
    Layer VIA5       = 23.07% (332    / 1439    vias)
        Weight 1     = 23.07% (332     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 76.93% (1107    vias)
    Layer VIA6       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA7       =  0.00% (0      / 180     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (180     vias)
 
Updating the database ...
...updated 5065 nets with eco mode
[ECO: End] Elapsed real time: 0:02:13 
[ECO: End] Elapsed cpu  time: sys=0:00:02 usr=0:02:14 total=0:02:16
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 4769 
Information: The stitching and editing of coupling caps is turned ON for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design jpeg_encoder has 34862 nets, 0 global routed, 34860 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/jpeg_encoder_26118_526039040.timdat

Route-opt ECO routing complete            CPU:  3650 s (  1.01 hr )  ELAPSE:  3636 s (  1.01 hr )  MEM-PEAK:  1651 MB
Co-efficient Ratio Summary:
4.193421611002  6.578038570309  2.479639684846  7.744191940401  0.485050000865  3.179565833306  5.567214954587  2.894454387461  6.565921217863  9.017937505874  3.192641325933  9.875344327976  6.071396964085
2.744208357070  8.318115001576  9.699225423652  2.464637350064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.864329433112  2.103040921711  0.966907141094
2.700148459738  3.840450461019  3.750206450738  7.663462242299  6.212201167462  7.759678473589  7.862243256717  0.402387977150  0.032845095897  0.596111512371  4.799258811892  7.217040330284  8.271524398268
1.183725116346  3.334431262765  5.867604595143  7.173846985364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.224414170039  1.238070302007  7.053623494780
2.403928199716  6.139857387353  4.100215809419  1.274760089655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.610584365174  6.393476927690  9.180647022495
0.513656712706  5.027575451861  6.119818289402  6.181424812107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.466890739909  3.370284669675  4.890384549020
6.860149240851  2.000104090010  9.095345946008  2.197046709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.671418418038  7.185378138823  9.932735708373
3.617852774078  8.946772632913  1.169969537068  4.529947856262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.006724520013  5.823458440534  5.829904883342
4.349383294737  0.216216913456  9.612142427666  7.311157082104  0.823519141007  0.356161286211  8.022019769284  2.603132585844  5.024802551363  1.359359521353  5.496257613701  2.816062251883  1.268574052200
0.417760314501  1.833872467388  6.448557739485  4.848373812548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.503574958173  2.776526508278  9.327480938770
1.551199989998  2.300508202626  0.754685030170  1.961421511696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.456284927797  3.183125045630  9.818194740044
4.331414637139  0.413524984362  3.309910198610  7.452798306103  1.902827924908  5.623407259165  7.269363208696  3.367403103784  7.093641515702  7.411336156476  6.933073169300  5.241416245296  4.805353647382
3.894401463833  4.531610419343  1.605155657804  8.173730347963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.206691888293  7.517725921176  0.803107186343
9.509851607813  3.964085274421  8.341123831812  5.604907069922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.712022391157  8.705175398344  8.911386419113
5.103696096370  4.141094270028  8.443881384059  0.064440675020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.084611074611  1.524222577930  7.399066920513
5.512169827832  1.398268118386  5.190997333457  6.408244886760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.277451437880  5.829879394872  2.346703322627
0.037326705041  0.494780240398  8.173631613981  2.544054510021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.913036441132  3.664755658608  2.531848838167
6.652919918743  4.022495051361  6.796621502753  0.618562711981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.854039077548  8.694251567558  8.905670736848
4.394994489717  1.549020686010  9.244452200016  4.051691009534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.781268362987  0.717367788584  6.015059117343
3.718510993952  2.708373361781  2.772683894673  2.637652216996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.404391076432  2.211287721016  1.046784981151
INFO: Smart Arc Optimization disabled. 0 modes cleared.
Information: The stitching and editing of coupling caps is turned ON for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
Information: Design jpeg_encoder has 34862 nets, 0 global routed, 34860 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'jpeg_encoder'. (NEX-022)
---extraction options---
Corner: WC
Global options:
 late_ccap_threshold       : 0.003 pF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : true
Extracting design: jpeg_encoder 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 34860 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34860, routed nets = 34860, across physical hierarchy nets = 0, parasitics cached nets = 34860, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: WC

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0167     0.3627     76   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0167     0.3627   0.3627     76   0.0000     0.0000      0        0     0.0000        0 977010.125
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0167     0.3627   0.3627     76   0.0000     0.0000      0        0     0.0000        0 977010.125    129166.20      32714
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0167     0.3627   0.3627     76   0.0000     0.0000      0        0        0 977010.125    129166.20      32714

Route-opt optimization complete                 0.00        0.00      0.01         0     129166.20   977010.12       32714              1.02      1651

Route-opt command complete                CPU:  3686 s (  1.02 hr )  ELAPSE:  3671 s (  1.02 hr )  MEM-PEAK:  1651 MB
Route-opt command statistics  CPU=632 sec (0.18 hr) ELAPSED=627 sec (0.17 hr) MEM-PEAK=1.612 GB

Information: Runtime Summary (route_opt)  (FLW-9000)
----------------------------------------------------------------------------
    Elapse (Hrs)   Elapse (%)       CPU/Elapse       Category
----------------------------------------------------------------------------
      0.06           32.1%             1.0           Power/Area Opt 
      0.04           23.2%             1.0           ECO Route 
      0.04           21.1%             1.0           Setup Opt 
      0.01            8.4%             1.0           Other 
      0.01            5.2%             1.0           Full Timing Update 
      0.01            4.1%             1.0           Power CCD 
      0.00            2.4%             1.0           LDRC 
      0.00            2.3%             1.0           CCD 
      0.00            0.6%             1.0           Hold Opt 
      0.00            0.3%             1.0           TNS CCD 
      0.00            0.1%             1.0           WNS CCD 
      0.00            0.0%             1.0           DRC CCD 
      0.00            0.0%             1.0           Init 
----------------------------------------------------------------------------
      0.17          100.0%             1.0           Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 1

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz / 8 CPUs  
Sockets: 2, Cores: 4, VM
----------------------------------------------------------------------------

Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2025-04-28 18:49:27 / Session:  01:01:10 / Command:  00:10:28 / CPU:  00:10:32 / Memory: 1651 MB (FLW-8100)
1
#report design
report_design -all > ./fc_report/route_design.rpt
report_qor  > ./fc_report/route_qor.rpt
report_power > ./fc_report/route_power.rpt
report_timing -nworst 1 -nosplit -nets > ./fc_report/route_timing.rpt
save_block -as ${design}_route.design
Information: Saving 'jpeg_encoder:jpeg_encoder.design' to 'jpeg_encoder:jpeg_encoder_route.design'. (DES-028)
1
exec date >> timer
write_parasitics -output ${design}.spef -format spef
Information: Design jpeg_encoder has 34862 nets, 0 global routed, 34860 detail routed. (NEX-024)
NEX: extract design jpeg_encoder
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned ON for design 'jpeg_encoder:jpeg_encoder.design'. (TIM-125)
NEX: write corner ID 0 parasitics to jpeg_encoder.spef.wst_125.spef 
spefName jpeg_encoder.spef.wst_125.spef, corner name WC 
NEX: write_parasitics command finished
write_def -version 5.7 fc_$design\.def
****************************************
Report : Data Mismatches
Version: V-2023.12-SP5-5
Date   : Mon Apr 28 18:49:52 2025
****************************************
No mismatches exist on the design.
Information: Fill shapes with 'active_fill' purpose will be skipped from output DEF. (DEFW-032)
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 256
TRACKS                         : 16
VIAS                           : 3
COMPONENTS                     : 32714
PINS                           : 52
PINPROPERTIES                  : 50
SPECIALNETS                    : 19527
NETS                           : 34863
1
write_verilog fc_$design\_out.v
1
exit
Maximum memory usage for this session: 1651.29 MB
Maximum memory usage for this session including child processes: 1651.29 MB
CPU usage for this session:   3714 seconds (  1.03 hours)
Elapsed time for this session:   3700 seconds (  1.03 hours)
Thank you for using Fusion Compiler.

