
---------- Begin Simulation Statistics ----------
final_tick                               117675663094                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 256556                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672592                       # Number of bytes of host memory used
host_op_rate                                   257060                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   389.78                       # Real time elapsed on the host
host_tick_rate                              301904327                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117676                       # Number of seconds simulated
sim_ticks                                117675663094                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.764253                       # CPI: cycles per instruction
system.cpu.discardedOps                        189667                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        43170956                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.566812                       # IPC: instructions per cycle
system.cpu.numCycles                        176425282                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133254326                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278924                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566404                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1299                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       987490                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3590                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1975880                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3605                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485828                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735490                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81003                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103835                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101877                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906932                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65394                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              396                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          158                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51033674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51033674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51034099                       # number of overall hits
system.cpu.dcache.overall_hits::total        51034099                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1043110                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1043110                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1051104                       # number of overall misses
system.cpu.dcache.overall_misses::total       1051104                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  41576658591                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41576658591                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  41576658591                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41576658591                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52076784                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52076784                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52085203                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52085203                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020030                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020030                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020180                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020180                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39858.364498                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39858.364498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39555.228209                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39555.228209                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       161866                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3901                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.493463                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       878029                       # number of writebacks
system.cpu.dcache.writebacks::total            878029                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        63624                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        63624                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        63624                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        63624                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987477                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38519143947                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38519143947                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  39220365715                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39220365715                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018808                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018808                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018959                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39325.874946                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39325.874946                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39717.751112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39717.751112                       # average overall mshr miss latency
system.cpu.dcache.replacements                 986965                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40529053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40529053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       598652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        598652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18509745581                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18509745581                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41127705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41127705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30919.040747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30919.040747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3191                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3191                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595461                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595461                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17617986591                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17617986591                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29587.137682                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29587.137682                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10504621                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10504621                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       444458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23066913010                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23066913010                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51898.971354                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51898.971354                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        60433                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60433                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       384025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       384025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20901157356                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20901157356                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54426.553886                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54426.553886                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          425                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           425                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7994                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7994                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949519                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949519                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    701221768                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    701221768                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87751.441372                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87751.441372                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 117675663094                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.577600                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021652                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987477                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.681381                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.577600                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989409                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989409                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53072756                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53072756                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117675663094                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117675663094                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117675663094                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686163                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475409                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024996                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278440                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278440                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278440                       # number of overall hits
system.cpu.icache.overall_hits::total        10278440                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          914                       # number of overall misses
system.cpu.icache.overall_misses::total           914                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     65852910                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65852910                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     65852910                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65852910                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279354                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279354                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279354                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279354                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000089                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000089                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72049.135667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72049.135667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72049.135667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72049.135667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          524                       # number of writebacks
system.cpu.icache.writebacks::total               524                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64633634                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64633634                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64633634                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64633634                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70715.135667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70715.135667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70715.135667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70715.135667                       # average overall mshr miss latency
system.cpu.icache.replacements                    524                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278440                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278440                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           914                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     65852910                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65852910                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72049.135667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72049.135667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64633634                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64633634                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70715.135667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70715.135667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 117675663094                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           318.204641                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279354                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               914                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11246.557987                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   318.204641                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.621493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.621493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          292                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10280268                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10280268                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117675663094                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117675663094                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117675663094                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 117675663094                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  224                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               700658                       # number of demand (read+write) hits
system.l2.demand_hits::total                   700882                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 224                       # number of overall hits
system.l2.overall_hits::.cpu.data              700658                       # number of overall hits
system.l2.overall_hits::total                  700882                       # number of overall hits
system.l2.demand_misses::.cpu.inst                690                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286819                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287509                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               690                       # number of overall misses
system.l2.overall_misses::.cpu.data            286819                       # number of overall misses
system.l2.overall_misses::total                287509                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59613792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27073972221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27133586013                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59613792                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27073972221                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27133586013                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987477                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988391                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987477                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988391                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.754923                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.290456                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290886                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.754923                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.290456                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290886                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86396.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94393.928648                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94374.736140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86396.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94393.928648                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94374.736140                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199887                       # number of writebacks
system.l2.writebacks::total                    199887                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287504                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287504                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50206927                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23164901500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23215108427                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50206927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23164901500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23215108427                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.754923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.290451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290881                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.754923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.290451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290881                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72763.662319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80766.285816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80747.079787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72763.662319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80766.285816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80747.079787                       # average overall mshr miss latency
system.l2.replacements                         282217                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       878029                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           878029                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       878029                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       878029                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          505                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              505                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          505                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          505                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          288                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           288                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            207288                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                207288                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176910                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176910                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  17096078434                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17096078434                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.460466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.460466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96637.151286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96637.151286                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176910                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176910                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14683366722                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14683366722                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.460466                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.460466                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82999.077056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82999.077056                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59613792                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59613792                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.754923                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.754923                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86396.800000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86396.800000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          690                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          690                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50206927                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50206927                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.754923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.754923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72763.662319                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72763.662319                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        493370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            493370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109909                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109909                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9977893787                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9977893787                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.182186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.182186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90783.227825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90783.227825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109904                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109904                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8481534778                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8481534778                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.182178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.182178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77172.211912                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77172.211912                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 117675663094                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8066.471039                       # Cycle average of tags in use
system.l2.tags.total_refs                     1974288                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290409                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.798302                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      72.915837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        19.112454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7974.442748                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984677                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2773                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4942                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4239571                       # Number of tag accesses
system.l2.tags.data_accesses                  4239571                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117675663094                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004134453344                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11791                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11791                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              788486                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188259                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199887                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287504                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199887                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    946                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    25                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199887                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  218755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.301162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.898769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.100848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11569     98.12%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          159      1.35%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           20      0.17%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           11      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.24%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11791                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.947926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.914366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.074495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6459     54.78%     54.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              130      1.10%     55.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4582     38.86%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              601      5.10%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.13%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11791                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   60544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18400256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12792768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    156.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  117666074969                       # Total gap between requests
system.mem_ctrls.avgGap                     241420.29                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        44160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18295552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12789312                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 375268.758542917552                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 155474390.532096743584                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 108682727.283922955394                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          690                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286814                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199887                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19189835                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10257697113                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2804579672668                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27811.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35764.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14030825.78                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        44160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18356096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18400256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        44160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        44160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12792768                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12792768                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          690                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286814                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287504                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199887                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199887                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       375269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    155988889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        156364158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       375269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       375269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    108712096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       108712096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    108712096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       375269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    155988889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       265076254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286558                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199833                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12060                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12847                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12587                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4903924448                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432790000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10276886948                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17113.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35863.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              150017                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102458                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.27                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       233916                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   133.077789                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.242813                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   192.032261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       178214     76.19%     76.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        30854     13.19%     89.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4035      1.72%     91.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3274      1.40%     92.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9110      3.89%     96.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          611      0.26%     96.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          577      0.25%     96.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          597      0.26%     97.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6644      2.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       233916                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18339712                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12789312                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              155.849659                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              108.682727                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.07                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 117675663094                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       819514920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       435582510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1015193760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     514879920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9289054320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  33162784110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  17260899840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   62497909380                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.103099                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  44529657466                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3929380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  69216625628                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       850645320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       452128710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1030830360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     528248340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9289054320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  32684939430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17663295360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   62499141840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.113573                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  45579674605                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3929380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  68166608489                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 117675663094                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110594                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199887                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79013                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176910                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176910                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110594                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853908                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853908                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31193024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31193024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287504                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287504    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287504                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 117675663094                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1593235692                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1564252259                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            604193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1077916                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          524                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          191266                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384198                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384198                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603279                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2352                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2961919                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2964271                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        92032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119392384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119484416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282217                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12792768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1270608                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003872                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062296                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1265703     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4890      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1270608                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 117675663094                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2489901662                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1828914                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1975944807                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
