 In this you can find SYNCHRONOUS FIFO design in verilog and verification done SV without UVM, Monitor, and Scoreboard.
