\t (00:00:01) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:01)     Journal start - Tue Oct 24 09:59:32 2017
\t (00:00:01)         Host=FLOPC User=MGZ Pid=2564 CPUs=4
\t (00:00:01) 
\t (00:00:01) Opening existing design...
\d (00:00:01) Database opened: C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols/RJ45.dra
\i (00:00:02) trapsize 6
\i (00:00:02) trapsize 5
\i (00:00:02) trapsize 5
\i (00:00:02) generaledit 
\i (00:00:04) pick grid -334 429
\t (00:00:04) last pick:  -330  430
\i (00:00:05) zoom out 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom out -334 414
\i (00:00:05) trapsize 11
\i (00:00:06) zoom out 1 
\i (00:00:06) setwindow pcb
\i (00:00:06) zoom out -5 732
\i (00:00:06) trapsize 11
\i (00:00:06) zoom in 1 
\i (00:00:06) setwindow pcb
\i (00:00:06) zoom in 289 -325
\i (00:00:06) trapsize 5
\i (00:00:07) zoom in 1 
\i (00:00:07) setwindow pcb
\i (00:00:07) zoom in 256 -325
\i (00:00:07) trapsize 3
\i (00:00:07) zoom out 1 
\i (00:00:07) setwindow pcb
\i (00:00:07) zoom out 257 -324
\i (00:00:07) trapsize 5
\i (00:00:07) zoom out 1 
\i (00:00:07) setwindow pcb
\i (00:00:07) zoom out 254 -324
\i (00:00:07) trapsize 11
\i (00:00:08) zoom in 1 
\i (00:00:08) setwindow pcb
\i (00:00:08) zoom in 45 -263
\i (00:00:08) trapsize 5
\i (00:00:14) exit 
\t (00:00:14)     Journal end - Tue Oct 24 09:59:45 2017
