#-----------------------------------------------------------
# Webtalk v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Apr  5 16:28:42 2021
# Process ID: 101520
# Current directory: /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/circuit_tb/simple_circuit/solution1/sim/verilog
# Command line: wbtcv -mode batch -source /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/circuit_tb/simple_circuit/solution1/sim/verilog/xsim.dir/simple_circuit/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/circuit_tb/simple_circuit/solution1/sim/verilog/webtalk.log
# Journal file: /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/circuit_tb/simple_circuit/solution1/sim/verilog/webtalk.jou
#-----------------------------------------------------------
source /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/circuit_tb/simple_circuit/solution1/sim/verilog/xsim.dir/simple_circuit/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/circuit_tb/simple_circuit/solution1/sim/verilog/xsim.dir/simple_circuit/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr  5 16:28:46 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  5 16:28:46 2021...
