
// SPDX-License-Identifier: MIT

#pragma once

#include "port/hardware.h"
#include <stdint.h>

#define INTMTX_CORE0_PMU_INTR_MAP_SIG				(0x0034/4)
#define INTMTX_CORE0_EFUSE_INTR_MAP_SIG				(0x0038/4)
#define INTMTX_CORE0_LP_RTC_TIMER_INTR_MAP_SIG		(0x003C/4)
#define INTMTX_CORE0_LP_UART_INTR_MAP_SIG			(0x0040/4)
#define INTMTX_CORE0_LP_I2C_INTR_MAP_SIG			(0x0044/4)
#define INTMTX_CORE0_LP_WDT_INTR_MAP_SIG			(0x0048/4)
#define INTMTX_CORE0_LP_PERI_TIMEOUT_INTR_MAP_SIG	(0x004C/4)
#define INTMTX_CORE0_LP_APM_M0_INTR_MAP_SIG			(0x0050/4)
#define INTMTX_CORE0_LP_APM_M1_INTR_MAP_SIG			(0x0054/4)
#define INTMTX_CORE0_CPU_INTR_FROM_CPU_0_MAP_SIG	(0x0058/4)
#define INTMTX_CORE0_CPU_INTR_FROM_CPU_1_MAP_SIG	(0x005C/4)
#define INTMTX_CORE0_CPU_INTR_FROM_CPU_2_MAP_SIG	(0x0060/4)
#define INTMTX_CORE0_CPU_INTR_FROM_CPU_3_MAP_SIG	(0x0064/4)
#define INTMTX_CORE0_ASSIST_DEBUG_INTR_MAP_SIG		(0x0068/4)
#define INTMTX_CORE0_TRACE_INTR_MAP_SIG				(0x006C/4)
#define INTMTX_CORE0_CACHE_INTR_MAP_SIG				(0x0070/4)
#define INTMTX_CORE0_CPU_PERI_TIMEOUT_INTR_MAP_SIG	(0x0074/4)
#define INTMTX_CORE0_GPIO_INTERRUPT_PRO_MAP_SIG		(0x0078/4)
#define INTMTX_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP_SIG	(0x007C/4)
#define INTMTX_CORE0_PAU_INTR_MAP_SIG				(0x0080/4)
#define INTMTX_CORE0_HP_PERI_TIMEOUT_INTR_MAP_SIG	(0x0084/4)
#define INTMTX_CORE0_HP_APM_M0_INTR_MAP_SIG			(0x008C/4)
#define INTMTX_CORE0_HP_APM_M1_INTR_MAP_SIG			(0x0090/4)
#define INTMTX_CORE0_HP_APM_M2_INTR_MAP_SIG			(0x0094/4)
#define INTMTX_CORE0_HP_APM_M3_INTR_MAP_SIG			(0x0098/4)
#define INTMTX_CORE0_LP_APM0_INTR_MAP_SIG			(0x009C/4)
#define INTMTX_CORE0_MSPI_INTR_MAP_SIG				(0x00A0/4)
#define INTMTX_CORE0_I2S_INTR_MAP_SIG				(0x00A4/4)
#define INTMTX_CORE0_UHCI0_INTR_MAP_SIG				(0x00A8/4)
#define INTMTX_CORE0_UART0_INTR_MAP_SIG				(0x00AC/4)
#define INTMTX_CORE0_UART1_INTR_MAP_SIG				(0x00B0/4)
#define INTMTX_CORE0_LEDC_INTR_MAP_SIG				(0x00B4/4)
#define INTMTX_CORE0_TWAI0_INTR_MAP_SIG				(0x00B8/4)
#define INTMTX_CORE0_TWAI1_INTR_MAP_SIG				(0x00BC/4)
#define INTMTX_CORE0_USB_INTR_MAP_SIG				(0x00C0/4)
#define INTMTX_CORE0_RMT_INTR_MAP_SIG				(0x00C4/4)
#define INTMTX_CORE0_I2C_EXT0_INTR_MAP_SIG			(0x00C8/4)
#define INTMTX_CORE0_TG0_T0_INTR_MAP_SIG			(0x00CC/4)
#define INTMTX_CORE0_TG0_T1_INTR_MAP_SIG			(0x00D0/4)
#define INTMTX_CORE0_TG0_WDT_INTR_MAP_SIG			(0x00D4/4)
#define INTMTX_CORE0_TG1_T0_INTR_MAP_SIG			(0x00D8/4)
#define INTMTX_CORE0_TG1_T1_INTR_MAP_SIG			(0x00DC/4)
#define INTMTX_CORE0_TG1_WDT_INTR_MAP_SIG			(0x00E0/4)
#define INTMTX_CORE0_SYSTIMER_TARGET0_INTR_MAP_SIG	(0x00E4/4)
#define INTMTX_CORE0_SYSTIMER_TARGET1_INTR_MAP_SIG	(0x00E8/4)
#define INTMTX_CORE0_SYSTIMER_TARGET2_INTR_MAP_SIG	(0x00EC/4)
#define INTMTX_CORE0_APB_ADC_INTR_MAP_SIG			(0x00F0/4)
#define INTMTX_CORE0_PWM_INTR_MAP_SIG				(0x00F4/4)
#define INTMTX_CORE0_PCNT_INTR_MAP_SIG				(0x00F8/4)
#define INTMTX_CORE0_PARL_IO_INTR_MAP_SIG			(0x00FC/4)
#define INTMTX_CORE0_SLC0_INTR_MAP_SIG				(0x0100/4)
#define INTMTX_CORE0_SLC1_INTR_MAP_SIG				(0x0104/4)
#define INTMTX_CORE0_DMA_IN_CH0_INTR_MAP_SIG		(0x0108/4)
#define INTMTX_CORE0_DMA_IN_CH1_INTR_MAP_SIG		(0x010C/4)
#define INTMTX_CORE0_DMA_IN_CH2_INTR_MAP_SIG		(0x0110/4)
#define INTMTX_CORE0_DMA_OUT_CH0_INTR_MAP_SIG		(0x0114/4)
#define INTMTX_CORE0_DMA_OUT_CH1_INTR_MAP_SIG		(0x0118/4)
#define INTMTX_CORE0_DMA_OUT_CH2_INTR_MAP_SIG		(0x011C/4)
#define INTMTX_CORE0_GPSPI2_INTR_MAP_SIG			(0x0120/4)
#define INTMTX_CORE0_AES_INTR_MAP_SIG				(0x0124/4)
#define INTMTX_CORE0_SHA_INTR_MAP_SIG				(0x0128/4)
#define INTMTX_CORE0_RSA_INTR_MAP_SIG				(0x012C/4)
#define INTMTX_CORE0_ECC_INTR_MAP_SIG				(0x0130/4)

// Initialise the interrupt matrix with defaults.
void intmtx_init();
// Route interrupt source `source` to interrupt channel `channel`.
void intmtx_route(int source, int channel);
// Set interrupt channel `channel` priority to `prio`.
void intmtx_set_prio(int channel, int prio);
