#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d4d833f8f0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x55d4d838e000_0 .var "clk", 0 0;
S_0x55d4d833fa70 .scope module, "mipstest" "datapath" 2 5, 3 1 0, S_0x55d4d833f8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x55d4d838cab0_0 .net "ALU_result", 31 0, v0x55d4d8324370_0;  1 drivers
RS_0x7f1883b58048 .resolv tri, v0x55d4d8388080_0, v0x55d4d838c1c0_0;
v0x55d4d838cb90_0 .net8 "Branch", 0 0, RS_0x7f1883b58048;  2 drivers
v0x55d4d838cc50_0 .net "MemRead", 0 0, v0x55d4d838c280_0;  1 drivers
v0x55d4d838cd20_0 .net "MemWrite", 0 0, v0x55d4d838c320_0;  1 drivers
v0x55d4d838cdf0_0 .var "PC", 31 0;
v0x55d4d838cee0_0 .net "RegRead", 0 0, v0x55d4d838c3f0_0;  1 drivers
v0x55d4d838cfd0_0 .net "RegWrite", 0 0, v0x55d4d838c4c0_0;  1 drivers
v0x55d4d838d0c0_0 .net "address", 25 0, v0x55d4d838b040_0;  1 drivers
v0x55d4d838d160_0 .net "clk", 0 0, v0x55d4d838e000_0;  1 drivers
v0x55d4d838d290_0 .net "funct", 5 0, v0x55d4d838b140_0;  1 drivers
v0x55d4d838d330_0 .net "immediate", 15 0, v0x55d4d838b200_0;  1 drivers
v0x55d4d838d460_0 .net "instruction", 31 0, v0x55d4d838aad0_0;  1 drivers
o0x7f1883b58408 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d4d838d500_0 .net "memRead", 0 0, o0x7f1883b58408;  0 drivers
o0x7f1883b58438 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d4d838d5a0_0 .net "memWrite", 0 0, o0x7f1883b58438;  0 drivers
v0x55d4d838d640_0 .net "mem_read_data", 31 0, v0x55d4d8389380_0;  1 drivers
v0x55d4d838d730_0 .net "opcode", 5 0, v0x55d4d838b370_0;  1 drivers
v0x55d4d838d7d0_0 .net "rd", 4 0, v0x55d4d838b460_0;  1 drivers
v0x55d4d838d8e0_0 .net "rs", 4 0, v0x55d4d838b520_0;  1 drivers
v0x55d4d838d9f0_0 .net "rs_reg", 31 0, v0x55d4d8389dc0_0;  1 drivers
v0x55d4d838db00_0 .net "rt", 4 0, v0x55d4d838b5f0_0;  1 drivers
v0x55d4d838dc10_0 .net "rt_rd", 0 0, v0x55d4d838c7d0_0;  1 drivers
v0x55d4d838dd00_0 .net "rt_reg", 31 0, v0x55d4d8389eb0_0;  1 drivers
v0x55d4d838ddc0_0 .net "toReg", 0 0, v0x55d4d838c870_0;  1 drivers
v0x55d4d838deb0_0 .net "writeData", 31 0, v0x55d4d838bce0_0;  1 drivers
E_0x55d4d83068e0 .event posedge, v0x55d4d8388e90_0;
S_0x55d4d83241c0 .scope module, "ALUop" "ALU" 3 34, 4 1 0, S_0x55d4d833fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 32 "rs_reg"
    .port_info 2 /INPUT 32 "rt_reg"
    .port_info 3 /INPUT 16 "immediate"
    .port_info 4 /OUTPUT 1 "Branch"
    .port_info 5 /INPUT 6 "funct"
    .port_info 6 /OUTPUT 32 "ALU_result"
v0x55d4d8324370_0 .var "ALU_result", 31 0;
v0x55d4d8388080_0 .var "Branch", 0 0;
v0x55d4d8388140_0 .var/s "BranchAdd", 31 0;
v0x55d4d8388200_0 .var/s "Sext_imm", 31 0;
v0x55d4d83882e0_0 .var/s "Srs_reg", 31 0;
v0x55d4d83883c0_0 .var/s "Srt_reg", 31 0;
v0x55d4d83884a0_0 .var/s "Zext_imm", 31 0;
v0x55d4d8388580_0 .net "funct", 5 0, v0x55d4d838b140_0;  alias, 1 drivers
v0x55d4d8388660_0 .net "immediate", 15 0, v0x55d4d838b200_0;  alias, 1 drivers
v0x55d4d8388740_0 .net "opcode", 5 0, v0x55d4d838b370_0;  alias, 1 drivers
v0x55d4d8388820_0 .net "rs_reg", 31 0, v0x55d4d8389dc0_0;  alias, 1 drivers
v0x55d4d8388900_0 .net "rt_reg", 31 0, v0x55d4d8389eb0_0;  alias, 1 drivers
E_0x55d4d8306da0/0 .event edge, v0x55d4d8388660_0, v0x55d4d8388580_0, v0x55d4d8388900_0, v0x55d4d8388820_0;
E_0x55d4d8306da0/1 .event edge, v0x55d4d8388740_0;
E_0x55d4d8306da0 .event/or E_0x55d4d8306da0/0, E_0x55d4d8306da0/1;
S_0x55d4d8388ac0 .scope module, "MemOperations" "DataMemory" 3 32, 5 1 0, S_0x55d4d833fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result"
    .port_info 1 /INPUT 32 "rt_reg"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /INPUT 1 "memRead"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 16 "immediate"
    .port_info 7 /OUTPUT 32 "out"
v0x55d4d8388cf0_0 .net "ALU_result", 31 0, v0x55d4d8324370_0;  alias, 1 drivers
v0x55d4d8388dd0_0 .var/s "Sext_imm", 31 0;
v0x55d4d8388e90_0 .net "clk", 0 0, v0x55d4d838e000_0;  alias, 1 drivers
v0x55d4d8388f60_0 .net "immediate", 15 0, v0x55d4d838b200_0;  alias, 1 drivers
v0x55d4d8389050_0 .net "memRead", 0 0, o0x7f1883b58408;  alias, 0 drivers
v0x55d4d8389140_0 .net "memWrite", 0 0, o0x7f1883b58438;  alias, 0 drivers
v0x55d4d8389200 .array "memory", 255 0, 7 0;
v0x55d4d83892c0_0 .net "opcode", 5 0, v0x55d4d838b370_0;  alias, 1 drivers
v0x55d4d8389380_0 .var "out", 31 0;
v0x55d4d8389440_0 .net "rt_reg", 31 0, v0x55d4d8389eb0_0;  alias, 1 drivers
E_0x55d4d8306c60 .event edge, v0x55d4d8324370_0;
E_0x55d4d8367850 .event negedge, v0x55d4d8388e90_0;
S_0x55d4d8389610 .scope module, "RegOperations" "Registers" 3 30, 6 1 0, S_0x55d4d833fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /INPUT 5 "writeAdd"
    .port_info 4 /INPUT 6 "opcode"
    .port_info 5 /INPUT 16 "immediate"
    .port_info 6 /INPUT 1 "regWrite"
    .port_info 7 /INPUT 1 "RegRead"
    .port_info 8 /INPUT 32 "writeData"
    .port_info 9 /OUTPUT 32 "out1"
    .port_info 10 /OUTPUT 32 "out2"
    .port_info 11 /INPUT 1 "clk"
    .port_info 12 /INPUT 1 "rt_rd"
v0x55d4d83899e0_0 .net "RegRead", 0 0, v0x55d4d838c3f0_0;  alias, 1 drivers
v0x55d4d8389ac0_0 .net "clk", 0 0, v0x55d4d838e000_0;  alias, 1 drivers
v0x55d4d8389bb0_0 .net "immediate", 15 0, v0x55d4d838b200_0;  alias, 1 drivers
v0x55d4d8389cd0_0 .net "opcode", 5 0, v0x55d4d838b370_0;  alias, 1 drivers
v0x55d4d8389dc0_0 .var "out1", 31 0;
v0x55d4d8389eb0_0 .var "out2", 31 0;
v0x55d4d8389fa0_0 .net "pc", 31 0, v0x55d4d838cdf0_0;  1 drivers
v0x55d4d838a080_0 .net "read1", 4 0, v0x55d4d838b520_0;  alias, 1 drivers
v0x55d4d838a160_0 .net "read2", 4 0, v0x55d4d838b5f0_0;  alias, 1 drivers
v0x55d4d838a2d0_0 .net "regWrite", 0 0, v0x55d4d838c4c0_0;  alias, 1 drivers
v0x55d4d838a390 .array "registers", 31 0, 31 0;
v0x55d4d838a450_0 .net "rt_rd", 0 0, v0x55d4d838c7d0_0;  alias, 1 drivers
v0x55d4d838a510_0 .net "writeAdd", 4 0, v0x55d4d838b460_0;  alias, 1 drivers
v0x55d4d838a5f0_0 .net "writeData", 31 0, v0x55d4d838bce0_0;  alias, 1 drivers
E_0x55d4d8369070 .event edge, v0x55d4d838a160_0, v0x55d4d838a080_0;
E_0x55d4d8389920 .event edge, v0x55d4d838a5f0_0;
E_0x55d4d8389980 .event posedge, v0x55d4d8389fa0_0;
S_0x55d4d838a870 .scope module, "getInstruction" "InstructionMemory" 3 26, 7 1 0, S_0x55d4d833fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /OUTPUT 32 "instruction"
v0x55d4d838aad0_0 .var "instruction", 31 0;
v0x55d4d838abd0 .array "mem", 255 0, 7 0;
v0x55d4d838ac90_0 .net "pc", 31 0, v0x55d4d838cdf0_0;  alias, 1 drivers
E_0x55d4d838aa50 .event edge, v0x55d4d8389fa0_0;
S_0x55d4d838ad70 .scope module, "processInstruction" "InstructionProcess" 3 28, 8 1 0, S_0x55d4d833fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 6 "opcode"
    .port_info 2 /OUTPUT 5 "rs"
    .port_info 3 /OUTPUT 5 "rt"
    .port_info 4 /OUTPUT 5 "rd"
    .port_info 5 /OUTPUT 6 "funct"
    .port_info 6 /OUTPUT 16 "immediate"
    .port_info 7 /OUTPUT 26 "address"
v0x55d4d838b040_0 .var "address", 25 0;
v0x55d4d838b140_0 .var "funct", 5 0;
v0x55d4d838b200_0 .var "immediate", 15 0;
v0x55d4d838b2a0_0 .net "instruction", 31 0, v0x55d4d838aad0_0;  alias, 1 drivers
v0x55d4d838b370_0 .var "opcode", 5 0;
v0x55d4d838b460_0 .var "rd", 4 0;
v0x55d4d838b520_0 .var "rs", 4 0;
v0x55d4d838b5f0_0 .var "rt", 4 0;
E_0x55d4d838afe0 .event edge, v0x55d4d838aad0_0;
S_0x55d4d838b7f0 .scope module, "regData" "MemToReg" 3 38, 9 1 0, S_0x55d4d833fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "toReg"
    .port_info 1 /INPUT 32 "ALU_Result"
    .port_info 2 /INPUT 32 "mem_read"
    .port_info 3 /OUTPUT 32 "out"
v0x55d4d838ba20_0 .net "ALU_Result", 31 0, v0x55d4d8324370_0;  alias, 1 drivers
o0x7f1883b58c48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d4d838bb50_0 .net "clk", 0 0, o0x7f1883b58c48;  0 drivers
v0x55d4d838bc10_0 .net "mem_read", 31 0, v0x55d4d8389380_0;  alias, 1 drivers
v0x55d4d838bce0_0 .var "out", 31 0;
v0x55d4d838bdb0_0 .net "toReg", 0 0, v0x55d4d838c870_0;  alias, 1 drivers
E_0x55d4d838b9a0 .event edge, v0x55d4d8389380_0, v0x55d4d8324370_0;
S_0x55d4d838bf20 .scope module, "signals" "ControlUnit" 3 36, 10 1 0, S_0x55d4d833fa70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegWrite"
    .port_info 1 /OUTPUT 1 "RegRead"
    .port_info 2 /OUTPUT 1 "MemRead"
    .port_info 3 /OUTPUT 1 "MemWrite"
    .port_info 4 /OUTPUT 1 "Branch"
    .port_info 5 /OUTPUT 1 "toReg"
    .port_info 6 /OUTPUT 1 "rt_rd"
    .port_info 7 /INPUT 6 "opcode"
    .port_info 8 /INPUT 6 "funct"
v0x55d4d838c1c0_0 .var "Branch", 0 0;
v0x55d4d838c280_0 .var "MemRead", 0 0;
v0x55d4d838c320_0 .var "MemWrite", 0 0;
v0x55d4d838c3f0_0 .var "RegRead", 0 0;
v0x55d4d838c4c0_0 .var "RegWrite", 0 0;
v0x55d4d838c5b0_0 .net "funct", 5 0, v0x55d4d838b140_0;  alias, 1 drivers
v0x55d4d838c6a0_0 .net "opcode", 5 0, v0x55d4d838b370_0;  alias, 1 drivers
v0x55d4d838c7d0_0 .var "rt_rd", 0 0;
v0x55d4d838c870_0 .var "toReg", 0 0;
E_0x55d4d838c140 .event edge, v0x55d4d8388580_0, v0x55d4d8388740_0;
    .scope S_0x55d4d838a870;
T_0 ;
    %vpi_call 7 11 "$readmemb", "instructionMem.txt", v0x55d4d838abd0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55d4d838a870;
T_1 ;
    %wait E_0x55d4d838aa50;
    %vpi_call 7 15 "$display", "PC: %b", v0x55d4d838ac90_0 {0 0 0};
    %ix/getv 4, v0x55d4d838ac90_0;
    %load/vec4a v0x55d4d838abd0, 4;
    %load/vec4 v0x55d4d838ac90_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d4d838abd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d4d838ac90_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d4d838abd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d4d838ac90_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d4d838abd0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d4d838aad0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55d4d838ad70;
T_2 ;
    %wait E_0x55d4d838afe0;
    %load/vec4 v0x55d4d838b2a0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x55d4d838b370_0, 0, 6;
    %load/vec4 v0x55d4d838b370_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x55d4d838b2a0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x55d4d838b520_0, 0, 5;
    %load/vec4 v0x55d4d838b2a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x55d4d838b5f0_0, 0, 5;
    %load/vec4 v0x55d4d838b2a0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x55d4d838b460_0, 0, 5;
    %load/vec4 v0x55d4d838b2a0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x55d4d838b140_0, 0, 6;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55d4d838b370_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d4d838b370_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55d4d838b2a0_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x55d4d838b040_0, 0, 26;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55d4d838b2a0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x55d4d838b520_0, 0, 5;
    %load/vec4 v0x55d4d838b2a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x55d4d838b5f0_0, 0, 5;
    %load/vec4 v0x55d4d838b2a0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55d4d838b200_0, 0, 16;
T_2.3 ;
T_2.1 ;
    %vpi_call 8 43 "$display", "instruction: %b\012opcode: %b - rs: %b - rt: %b - rd: %b - funct: %b - immediate: %b", v0x55d4d838b2a0_0, v0x55d4d838b370_0, v0x55d4d838b520_0, v0x55d4d838b5f0_0, v0x55d4d838b460_0, v0x55d4d838b140_0, v0x55d4d838b200_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55d4d8389610;
T_3 ;
    %vpi_call 6 35 "$readmemb", "registers.txt", v0x55d4d838a390 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55d4d8389610;
T_4 ;
    %wait E_0x55d4d8389980;
    %load/vec4 v0x55d4d8389cd0_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55d4d8389fa0_0;
    %addi 4, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d4d838a390, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d4d8389610;
T_5 ;
    %wait E_0x55d4d8389920;
    %vpi_call 6 47 "$display", "registers got regWrite: %b", v0x55d4d838a2d0_0 {0 0 0};
    %load/vec4 v0x55d4d838a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 6 50 "$display", "WriteData_registers: %b\012", v0x55d4d838a5f0_0 {0 0 0};
    %load/vec4 v0x55d4d838a450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55d4d8389cd0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x55d4d838a5f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55d4d838a160_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55d4d838a390, 4, 5;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55d4d8389cd0_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x55d4d838a5f0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55d4d838a160_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55d4d838a390, 4, 5;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x55d4d8389cd0_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x55d4d8389bb0_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v0x55d4d838a160_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d4d838a390, 4, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x55d4d838a5f0_0;
    %load/vec4 v0x55d4d838a160_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d4d838a390, 4, 0;
T_5.9 ;
T_5.7 ;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55d4d838a5f0_0;
    %load/vec4 v0x55d4d838a510_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d4d838a390, 4, 0;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55d4d8389610;
T_6 ;
    %wait E_0x55d4d8369070;
    %load/vec4 v0x55d4d83899e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55d4d838a080_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d4d838a390, 4;
    %store/vec4 v0x55d4d8389dc0_0, 0, 32;
    %load/vec4 v0x55d4d838a160_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d4d838a390, 4;
    %store/vec4 v0x55d4d8389eb0_0, 0, 32;
    %vpi_call 6 83 "$display", "Register module got read1 %b with value: %b and read2 %b with value: %b", v0x55d4d838a080_0, v0x55d4d8389dc0_0, v0x55d4d838a160_0, v0x55d4d8389eb0_0 {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55d4d8388ac0;
T_7 ;
    %vpi_call 5 31 "$readmemb", "data_mem.txt", v0x55d4d8389200 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55d4d8388ac0;
T_8 ;
    %wait E_0x55d4d8367850;
    %load/vec4 v0x55d4d8388f60_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55d4d8388f60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d4d8388dd0_0, 0, 32;
    %load/vec4 v0x55d4d8389140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55d4d83892c0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x55d4d8389440_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x55d4d8388cf0_0;
    %store/vec4a v0x55d4d8389200, 4, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55d4d83892c0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x55d4d8389440_0;
    %parti/s 8, 8, 5;
    %ix/getv 4, v0x55d4d8388cf0_0;
    %store/vec4a v0x55d4d8389200, 4, 0;
    %load/vec4 v0x55d4d8389440_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55d4d8388cf0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x55d4d8389200, 4, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55d4d83892c0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x55d4d8389440_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0x55d4d8388cf0_0;
    %store/vec4a v0x55d4d8389200, 4, 0;
    %load/vec4 v0x55d4d8389440_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55d4d8388cf0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x55d4d8389200, 4, 0;
    %load/vec4 v0x55d4d8389440_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55d4d8388cf0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x55d4d8389200, 4, 0;
    %load/vec4 v0x55d4d8389440_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55d4d8388cf0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x55d4d8389200, 4, 0;
T_8.6 ;
T_8.5 ;
T_8.3 ;
    %vpi_call 5 56 "$writememb", "data_mem.txt", v0x55d4d8389200 {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d4d8388ac0;
T_9 ;
    %wait E_0x55d4d8306c60;
    %load/vec4 v0x55d4d8389050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %ix/getv 4, v0x55d4d8388cf0_0;
    %load/vec4a v0x55d4d8389200, 4;
    %load/vec4 v0x55d4d8388cf0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d4d8389200, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d4d8388cf0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d4d8389200, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d4d8388cf0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d4d8389200, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d4d8389380_0, 0, 32;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55d4d83241c0;
T_10 ;
    %wait E_0x55d4d8306da0;
    %vpi_call 4 18 "$display", "ALU got opcode: %b", v0x55d4d8388740_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d8388080_0, 0, 1;
    %load/vec4 v0x55d4d8388820_0;
    %store/vec4 v0x55d4d83882e0_0, 0, 32;
    %load/vec4 v0x55d4d8388900_0;
    %store/vec4 v0x55d4d83883c0_0, 0, 32;
    %load/vec4 v0x55d4d8388660_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55d4d8388660_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d4d8388200_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55d4d8388660_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d4d83884a0_0, 0, 32;
    %load/vec4 v0x55d4d8388660_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55d4d8388660_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55d4d8388140_0, 0, 32;
    %load/vec4 v0x55d4d8388740_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55d4d8388580_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 4 30 "$display", "add" {0 0 0};
    %load/vec4 v0x55d4d83882e0_0;
    %load/vec4 v0x55d4d83883c0_0;
    %add;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x55d4d8388580_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_10.4, 4;
    %vpi_call 4 36 "$display", "sub" {0 0 0};
    %load/vec4 v0x55d4d83882e0_0;
    %load/vec4 v0x55d4d83883c0_0;
    %sub;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
T_10.4 ;
    %load/vec4 v0x55d4d8388580_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_10.6, 4;
    %vpi_call 4 42 "$display", "and" {0 0 0};
    %load/vec4 v0x55d4d8388820_0;
    %load/vec4 v0x55d4d8388900_0;
    %and;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
T_10.6 ;
    %load/vec4 v0x55d4d8388580_0;
    %cmpi/e 39, 0, 6;
    %jmp/0xz  T_10.8, 4;
    %vpi_call 4 48 "$display", "nor" {0 0 0};
    %load/vec4 v0x55d4d8388820_0;
    %load/vec4 v0x55d4d8388900_0;
    %nor;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
T_10.8 ;
    %load/vec4 v0x55d4d8388580_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_10.10, 4;
    %vpi_call 4 54 "$display", "or" {0 0 0};
    %load/vec4 v0x55d4d8388820_0;
    %load/vec4 v0x55d4d8388900_0;
    %or;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
T_10.10 ;
    %load/vec4 v0x55d4d8388580_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_10.12, 4;
    %vpi_call 4 60 "$display", "slt" {0 0 0};
    %load/vec4 v0x55d4d83882e0_0;
    %load/vec4 v0x55d4d83883c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
T_10.12 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55d4d8388740_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_10.16, 4;
    %vpi_call 4 68 "$display", "addi" {0 0 0};
    %load/vec4 v0x55d4d83882e0_0;
    %load/vec4 v0x55d4d8388200_0;
    %add;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x55d4d8388740_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_10.18, 4;
    %vpi_call 4 74 "$display", "andi" {0 0 0};
    %load/vec4 v0x55d4d8388820_0;
    %load/vec4 v0x55d4d83884a0_0;
    %and;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
    %jmp T_10.19;
T_10.18 ;
    %load/vec4 v0x55d4d8388740_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_10.20, 4;
    %vpi_call 4 80 "$display", "ori" {0 0 0};
    %load/vec4 v0x55d4d8388820_0;
    %load/vec4 v0x55d4d83884a0_0;
    %or;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
    %jmp T_10.21;
T_10.20 ;
    %load/vec4 v0x55d4d8388740_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_10.22, 4;
    %vpi_call 4 86 "$display", "slti" {0 0 0};
    %load/vec4 v0x55d4d83882e0_0;
    %load/vec4 v0x55d4d8388200_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.24, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
    %jmp T_10.23;
T_10.22 ;
    %load/vec4 v0x55d4d8388740_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_10.26, 4;
    %load/vec4 v0x55d4d83882e0_0;
    %load/vec4 v0x55d4d83883c0_0;
    %cmp/e;
    %jmp/0xz  T_10.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d8388080_0, 0, 1;
    %load/vec4 v0x55d4d8388140_0;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
    %jmp T_10.29;
T_10.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d8388080_0, 0, 1;
T_10.29 ;
    %jmp T_10.27;
T_10.26 ;
    %load/vec4 v0x55d4d8388740_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_10.30, 4;
    %load/vec4 v0x55d4d83882e0_0;
    %load/vec4 v0x55d4d83883c0_0;
    %cmp/ne;
    %jmp/0xz  T_10.32, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d8388080_0, 0, 1;
    %load/vec4 v0x55d4d8388140_0;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
    %jmp T_10.33;
T_10.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d8388080_0, 0, 1;
T_10.33 ;
    %jmp T_10.31;
T_10.30 ;
    %load/vec4 v0x55d4d8388740_0;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_10.34, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d4d83882e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.36, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d8388080_0, 0, 1;
    %load/vec4 v0x55d4d8388140_0;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
    %jmp T_10.37;
T_10.36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d8388080_0, 0, 1;
T_10.37 ;
    %jmp T_10.35;
T_10.34 ;
    %load/vec4 v0x55d4d8388740_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_10.38, 4;
    %load/vec4 v0x55d4d83882e0_0;
    %load/vec4 v0x55d4d8388200_0;
    %add;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
    %jmp T_10.39;
T_10.38 ;
    %load/vec4 v0x55d4d8388740_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_10.40, 4;
    %load/vec4 v0x55d4d83882e0_0;
    %load/vec4 v0x55d4d8388200_0;
    %add;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
    %jmp T_10.41;
T_10.40 ;
    %load/vec4 v0x55d4d8388740_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_10.42, 4;
    %load/vec4 v0x55d4d83882e0_0;
    %load/vec4 v0x55d4d8388200_0;
    %add;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
    %jmp T_10.43;
T_10.42 ;
    %load/vec4 v0x55d4d8388740_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_10.44, 4;
    %load/vec4 v0x55d4d83882e0_0;
    %load/vec4 v0x55d4d8388200_0;
    %add;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
    %jmp T_10.45;
T_10.44 ;
    %load/vec4 v0x55d4d8388740_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_10.46, 4;
    %load/vec4 v0x55d4d83882e0_0;
    %load/vec4 v0x55d4d8388200_0;
    %add;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
    %jmp T_10.47;
T_10.46 ;
    %load/vec4 v0x55d4d8388740_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_10.48, 4;
    %load/vec4 v0x55d4d83882e0_0;
    %load/vec4 v0x55d4d8388200_0;
    %add;
    %store/vec4 v0x55d4d8324370_0, 0, 32;
T_10.48 ;
T_10.47 ;
T_10.45 ;
T_10.43 ;
T_10.41 ;
T_10.39 ;
T_10.35 ;
T_10.31 ;
T_10.27 ;
T_10.23 ;
T_10.21 ;
T_10.19 ;
T_10.17 ;
T_10.1 ;
    %vpi_call 4 154 "$display", "ALU_Result: %b", v0x55d4d8324370_0 {0 0 0};
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55d4d838bf20;
T_11 ;
    %wait E_0x55d4d838c140;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838c4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838c3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838c280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838c320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838c1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838c870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838c7d0_0, 0, 1;
    %load/vec4 v0x55d4d838c6a0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838c3f0_0, 0, 1;
    %load/vec4 v0x55d4d838c5b0_0;
    %cmpi/ne 8, 0, 6;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838c7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838c4c0_0, 0, 1;
T_11.2 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55d4d838c6a0_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d4d838c6a0_0;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d4d838c6a0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838c280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838c870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838c4c0_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x55d4d838c6a0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d4d838c6a0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d4d838c6a0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838c320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838c3f0_0, 0, 1;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x55d4d838c6a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d4d838c6a0_0;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d4d838c6a0_0;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d4d838c6a0_0;
    %pushi/vec4 10, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838c3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838c4c0_0, 0, 1;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x55d4d838c6a0_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838c4c0_0, 0, 1;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0x55d4d838c6a0_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838c4c0_0, 0, 1;
T_11.12 ;
T_11.11 ;
T_11.9 ;
T_11.7 ;
T_11.5 ;
T_11.1 ;
    %vpi_call 10 60 "$display", "SIGNALS |> RegWrite: %b - RegRead: %b - MemRead: %b - MemWrite: %b - Branch: %b - toReg: %b - rt_rd: %b", v0x55d4d838c4c0_0, v0x55d4d838c3f0_0, v0x55d4d838c280_0, v0x55d4d838c320_0, v0x55d4d838c1c0_0, v0x55d4d838c870_0, v0x55d4d838c7d0_0 {0 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55d4d838b7f0;
T_12 ;
    %wait E_0x55d4d838b9a0;
    %load/vec4 v0x55d4d838bdb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55d4d838ba20_0;
    %store/vec4 v0x55d4d838bce0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55d4d838bdb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x55d4d838bc10_0;
    %store/vec4 v0x55d4d838bce0_0, 0, 32;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55d4d833fa70;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d4d838cdf0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x55d4d833fa70;
T_14 ;
    %wait E_0x55d4d83068e0;
    %load/vec4 v0x55d4d838d730_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d4d838d290_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55d4d838d9f0_0;
    %store/vec4 v0x55d4d838cdf0_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55d4d838d730_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d4d838d730_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55d4d838cdf0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55d4d838cdf0_0, 0, 32;
    %load/vec4 v0x55d4d838cdf0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55d4d838d0c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55d4d838cdf0_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55d4d838cb90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x55d4d838cdf0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x55d4d838deb0_0;
    %add;
    %store/vec4 v0x55d4d838cdf0_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x55d4d838cdf0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55d4d838cdf0_0, 0, 32;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55d4d833f8f0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4d838e000_0, 0, 1;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbench.v";
    "datapath.v";
    "ALU.v";
    "dataMemory.v";
    "registers.v";
    "instructionMemory.v";
    "instruction_process.v";
    "memToReg.v";
    "controlUnit.v";
