

================================================================
== Vitis HLS Report for 'kernel_gelinearsolver_0'
================================================================
* Date:           Thu Oct 29 12:04:05 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        kernel_gelinearsolver_0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.496 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                       |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance               |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_gelinearsolver_double_4_2_s_fu_82  |gelinearsolver_double_4_2_s  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       20|    47|    14840|   12266|    2|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      75|    -|
|Register             |        -|     -|      136|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       20|    47|    14976|   12343|    2|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        1|     1|        1|       2|  ~0 |
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |       1|  ~0 |
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------+---------+----+-------+-------+-----+
    |                Instance               |            Module           | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------------+-----------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                        |control_s_axi                |        0|   0|    214|    360|    0|
    |grp_gelinearsolver_double_4_2_s_fu_82  |gelinearsolver_double_4_2_s  |       16|  47|  14060|  11140|    2|
    |gmem0_m_axi_U                          |gmem0_m_axi                  |        4|   0|    566|    766|    0|
    +---------------------------------------+-----------------------------+---------+----+-------+-------+-----+
    |Total                                  |                             |       20|  47|  14840|  12266|    2|
    +---------------------------------------+-----------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |    or    |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  21|          4|    1|          4|
    |ap_done        |   9|          2|    1|          2|
    |gmem0_ARVALID  |   9|          2|    1|          2|
    |gmem0_AWVALID  |   9|          2|    1|          2|
    |gmem0_BREADY   |   9|          2|    1|          2|
    |gmem0_RREADY   |   9|          2|    1|          2|
    |gmem0_WVALID   |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  75|         16|    7|         16|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                           |   3|   0|    3|          0|
    |ap_done_reg                                         |   1|   0|    1|          0|
    |ap_rst_n_inv                                        |   1|   0|    1|          0|
    |ap_rst_reg_1                                        |   1|   0|    1|          0|
    |ap_rst_reg_2                                        |   1|   0|    1|          0|
    |dataA_read_reg_108                                  |  64|   0|   64|          0|
    |dataB_read_reg_103                                  |  64|   0|   64|          0|
    |grp_gelinearsolver_double_4_2_s_fu_82_ap_start_reg  |   1|   0|    1|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 136|   0|  136|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |      Source Object      |    C Type    |
+-----------------------+-----+-----+---------------+-------------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|     s_axi     |         control         |  return void |
|s_axi_control_AWREADY  | out |    1|     s_axi     |         control         |  return void |
|s_axi_control_AWADDR   |  in |    6|     s_axi     |         control         |  return void |
|s_axi_control_WVALID   |  in |    1|     s_axi     |         control         |  return void |
|s_axi_control_WREADY   | out |    1|     s_axi     |         control         |  return void |
|s_axi_control_WDATA    |  in |   32|     s_axi     |         control         |  return void |
|s_axi_control_WSTRB    |  in |    4|     s_axi     |         control         |  return void |
|s_axi_control_ARVALID  |  in |    1|     s_axi     |         control         |  return void |
|s_axi_control_ARREADY  | out |    1|     s_axi     |         control         |  return void |
|s_axi_control_ARADDR   |  in |    6|     s_axi     |         control         |  return void |
|s_axi_control_RVALID   | out |    1|     s_axi     |         control         |  return void |
|s_axi_control_RREADY   |  in |    1|     s_axi     |         control         |  return void |
|s_axi_control_RDATA    | out |   32|     s_axi     |         control         |  return void |
|s_axi_control_RRESP    | out |    2|     s_axi     |         control         |  return void |
|s_axi_control_BVALID   | out |    1|     s_axi     |         control         |  return void |
|s_axi_control_BREADY   |  in |    1|     s_axi     |         control         |  return void |
|s_axi_control_BRESP    | out |    2|     s_axi     |         control         |  return void |
|ap_clk                 |  in |    1| ap_ctrl_chain | kernel_gelinearsolver_0 | return value |
|ap_rst_n               |  in |    1| ap_ctrl_chain | kernel_gelinearsolver_0 | return value |
|interrupt              | out |    1| ap_ctrl_chain | kernel_gelinearsolver_0 | return value |
|m_axi_gmem0_AWVALID    | out |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_AWREADY    |  in |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_AWADDR     | out |   64|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_AWID       | out |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_AWLEN      | out |    8|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_AWSIZE     | out |    3|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_AWBURST    | out |    2|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_AWLOCK     | out |    2|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_AWCACHE    | out |    4|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_AWPROT     | out |    3|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_AWQOS      | out |    4|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_AWREGION   | out |    4|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_AWUSER     | out |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_WVALID     | out |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_WREADY     |  in |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_WDATA      | out |   64|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_WSTRB      | out |    8|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_WLAST      | out |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_WID        | out |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_WUSER      | out |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_ARVALID    | out |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_ARREADY    |  in |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_ARADDR     | out |   64|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_ARID       | out |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_ARLEN      | out |    8|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_ARSIZE     | out |    3|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_ARBURST    | out |    2|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_ARLOCK     | out |    2|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_ARCACHE    | out |    4|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_ARPROT     | out |    3|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_ARQOS      | out |    4|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_ARREGION   | out |    4|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_ARUSER     | out |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_RVALID     |  in |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_RREADY     | out |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_RDATA      |  in |   64|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_RLAST      |  in |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_RID        |  in |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_RUSER      |  in |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_RRESP      |  in |    2|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_BVALID     |  in |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_BREADY     | out |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_BRESP      |  in |    2|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_BID        |  in |    1|     m_axi     |          gmem0          |    pointer   |
|m_axi_gmem0_BUSER      |  in |    1|     m_axi     |          gmem0          |    pointer   |
+-----------------------+-----+-----+---------------+-------------------------+--------------+

