// Seed: 10019579
module module_0 (
    output uwire id_0
    , id_11,
    output wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input uwire id_7,
    output uwire module_0,
    input wor id_9
);
  assign id_8 = id_7;
  assign id_0 = -1 ? 1 : id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd92
) (
    input  tri0 id_0,
    output wand id_1,
    input  wand id_2
);
  logic _id_4;
  wire  id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_9 = 0;
  wire [1 'b0 ==  id_4 : -1] id_6;
endmodule
