Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto dfad7b2dc76c43a29158bebdcbde4fa8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot cputb1_behav xil_defaultlib.cputb1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-619] entity port wea does not match with type std_logic of component port [C:/Users/Jason/Desktop/EGR 426/Project3/EGR-426-Project-3/cpu.srcs/sources_1/new/microram.vhd:43]
ERROR: [VRFC 10-664] expression has 9 elements ; expected 1 [C:/Users/Jason/Desktop/EGR 426/Project3/EGR-426-Project-3/cpu.srcs/sources_1/new/microram.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cputb1 in library work failed.
