

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 206566, -- Miss = 166899, rate = 0.8080, -- PendHits = 1830, rate = 0.0089-- ResFail = 1023645, rate = 4.9555
Error Per = 100 || Flushes = 1668 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 206529, -- Miss = 177288, rate = 0.8584, -- PendHits = 1688, rate = 0.0082-- ResFail = 1024683, rate = 4.9614
Error Per = 100 || Flushes = 1772 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 174303, -- Miss = 136661, rate = 0.7840, -- PendHits = 1296, rate = 0.0074-- ResFail = 853629, rate = 4.8974
Error Per = 100 || Flushes = 1366 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 187610, -- Miss = 157627, rate = 0.8402, -- PendHits = 1528, rate = 0.0081-- ResFail = 899673, rate = 4.7954
Error Per = 100 || Flushes = 1576 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 201314, -- Miss = 172777, rate = 0.8582, -- PendHits = 1752, rate = 0.0087-- ResFail = 916124, rate = 4.5507
Error Per = 100 || Flushes = 1727 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 186893, -- Miss = 161602, rate = 0.8647, -- PendHits = 1572, rate = 0.0084-- ResFail = 839346, rate = 4.4911
Error Per = 100 || Flushes = 1616 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 202378, -- Miss = 174447, rate = 0.8620, -- PendHits = 1636, rate = 0.0081-- ResFail = 727800, rate = 3.5962
Error Per = 100 || Flushes = 1744 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 196278, -- Miss = 162620, rate = 0.8285, -- PendHits = 1658, rate = 0.0084-- ResFail = 685347, rate = 3.4917
Error Per = 100 || Flushes = 1626 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 198935, -- Miss = 167452, rate = 0.8417, -- PendHits = 1671, rate = 0.0084-- ResFail = 912071, rate = 4.5848
Error Per = 100 || Flushes = 1674 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 180254, -- Miss = 145049, rate = 0.8047, -- PendHits = 1527, rate = 0.0085-- ResFail = 938757, rate = 5.2080
Error Per = 100 || Flushes = 1450 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 199500, -- Miss = 161568, rate = 0.8099, -- PendHits = 1608, rate = 0.0081-- ResFail = 882929, rate = 4.4257
Error Per = 100 || Flushes = 1615 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 224599, -- Miss = 189766, rate = 0.8449, -- PendHits = 2096, rate = 0.0093-- ResFail = 924511, rate = 4.1163
Error Per = 100 || Flushes = 1897 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 184715, -- Miss = 152715, rate = 0.8268, -- PendHits = 1384, rate = 0.0075-- ResFail = 871562, rate = 4.7184
Error Per = 100 || Flushes = 1527 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 185910, -- Miss = 154693, rate = 0.8321, -- PendHits = 1626, rate = 0.0087-- ResFail = 1028226, rate = 5.5308
Error Per = 100 || Flushes = 1546 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 198616, -- Miss = 164638, rate = 0.8289, -- PendHits = 1572, rate = 0.0079-- ResFail = 1111538, rate = 5.5964
Error Per = 100 || Flushes = 1646 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 210262, -- Miss = 175160, rate = 0.8331, -- PendHits = 1726, rate = 0.0082-- ResFail = 936911, rate = 4.4559
Error Per = 100 || Flushes = 1751 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 177426, -- Miss = 146051, rate = 0.8232, -- PendHits = 1682, rate = 0.0095-- ResFail = 780028, rate = 4.3964
Error Per = 100 || Flushes = 1460 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 196392, -- Miss = 158161, rate = 0.8053, -- PendHits = 1693, rate = 0.0086-- ResFail = 848880, rate = 4.3224
Error Per = 100 || Flushes = 1581 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 179845, -- Miss = 132142, rate = 0.7348, -- PendHits = 1337, rate = 0.0074-- ResFail = 455286, rate = 2.5315
Error Per = 100 || Flushes = 1321 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 214523, -- Miss = 187638, rate = 0.8747, -- PendHits = 1967, rate = 0.0092-- ResFail = 775600, rate = 3.6155
Error Per = 100 || Flushes = 1876 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 193574, -- Miss = 151732, rate = 0.7838, -- PendHits = 1574, rate = 0.0081-- ResFail = 881034, rate = 4.5514
Error Per = 100 || Flushes = 1517 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 228730, -- Miss = 189722, rate = 0.8295, -- PendHits = 2049, rate = 0.0090-- ResFail = 1026452, rate = 4.4876
Error Per = 100 || Flushes = 1897 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 228801, -- Miss = 196217, rate = 0.8576, -- PendHits = 2187, rate = 0.0096-- ResFail = 1125462, rate = 4.9190
Error Per = 100 || Flushes = 1962 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 196649, -- Miss = 159778, rate = 0.8125, -- PendHits = 1571, rate = 0.0080-- ResFail = 906043, rate = 4.6074
Error Per = 100 || Flushes = 1597 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 194424, -- Miss = 161510, rate = 0.8307, -- PendHits = 1665, rate = 0.0086-- ResFail = 1089511, rate = 5.6038
Error Per = 100 || Flushes = 1615 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 180816, -- Miss = 150089, rate = 0.8301, -- PendHits = 1709, rate = 0.0095-- ResFail = 1011447, rate = 5.5938
Error Per = 100 || Flushes = 1500 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 179868, -- Miss = 137739, rate = 0.7658, -- PendHits = 1486, rate = 0.0083-- ResFail = 1008117, rate = 5.6048
Error Per = 100 || Flushes = 1377 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 194657, -- Miss = 145548, rate = 0.7477, -- PendHits = 1718, rate = 0.0088-- ResFail = 1208415, rate = 6.2079
Error Per = 100 || Flushes = 1455 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 180529, -- Miss = 146947, rate = 0.8140, -- PendHits = 1498, rate = 0.0083-- ResFail = 773542, rate = 4.2849
Error Per = 100 || Flushes = 1469 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 207636, -- Miss = 179424, rate = 0.8641, -- PendHits = 2046, rate = 0.0099-- ResFail = 706388, rate = 3.4020
Error Per = 100 || Flushes = 1794 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a17/spmv_base_L1D_100__scPkustk11
Extracting PTX file and ptxas options    1: spmv_base_L1D_100__scPkustk11.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a17/spmv_base_L1D_100__scPkustk11
self exe links to: /home/pars/Documents/expSetups/a17/spmv_base_L1D_100__scPkustk11
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a17/spmv_base_L1D_100__scPkustk11
Running md5sum using "md5sum /home/pars/Documents/expSetups/a17/spmv_base_L1D_100__scPkustk11 "
self exe links to: /home/pars/Documents/expSetups/a17/spmv_base_L1D_100__scPkustk11
Extracting specific PTX file named spmv_base_L1D_100__scPkustk11.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x557a2b42b37b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L1D_100__scPkustk11.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L1D_100__scPkustk11.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L1D_100__scPkustk11.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/sc-pkustk11.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 87804 |E| 2565054
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (343 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe1fb2975c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1fb29750..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1fb29748..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1fb29740..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1fb29738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1fb29730..

GPGPU-Sim PTX: cudaLaunch for 0x0x557a2b42b37b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L1D_100__scPkustk11.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L1D_100__scPkustk11.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L1D_100__scPkustk11.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__scPkustk11.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L1D_100__scPkustk11.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_100__scPkustk11.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L1D_100__scPkustk11.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_100__scPkustk11.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L1D_100__scPkustk11.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__scPkustk11.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L1D_100__scPkustk11.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__scPkustk11.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (343,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 966573
gpu_sim_insn = 22615424
gpu_ipc =      23.3975
gpu_tot_sim_cycle = 966573
gpu_tot_sim_insn = 22615424
gpu_tot_ipc =      23.3975
gpu_tot_issued_cta = 343
gpu_occupancy = 78.4302% 
gpu_tot_occupancy = 78.4302% 
max_total_param_size = 0
gpu_stall_dramfull = 3026539
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.0078
partiton_level_parallism_total  =       5.0078
partiton_level_parallism_util =       6.1276
partiton_level_parallism_util_total  =       6.1276
L2_BW  =     218.7415 GB/Sec
L2_BW_total  =     218.7415 GB/Sec
gpu_total_sim_rate=2978

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 184104, Miss = 145142, Miss_rate = 0.788, Pending_hits = 1296, Reservation_fails = 925710
	L1D_cache_core[1]: Access = 200461, Miss = 166988, Miss_rate = 0.833, Pending_hits = 1644, Reservation_fails = 1055942
	L1D_cache_core[2]: Access = 187801, Miss = 154970, Miss_rate = 0.825, Pending_hits = 1377, Reservation_fails = 783606
	L1D_cache_core[3]: Access = 192951, Miss = 152833, Miss_rate = 0.792, Pending_hits = 1458, Reservation_fails = 777199
	L1D_cache_core[4]: Access = 203800, Miss = 173859, Miss_rate = 0.853, Pending_hits = 1704, Reservation_fails = 951987
	L1D_cache_core[5]: Access = 175940, Miss = 151748, Miss_rate = 0.862, Pending_hits = 1519, Reservation_fails = 808786
	L1D_cache_core[6]: Access = 188270, Miss = 156961, Miss_rate = 0.834, Pending_hits = 1454, Reservation_fails = 549489
	L1D_cache_core[7]: Access = 193999, Miss = 161994, Miss_rate = 0.835, Pending_hits = 1669, Reservation_fails = 498394
	L1D_cache_core[8]: Access = 195071, Miss = 172883, Miss_rate = 0.886, Pending_hits = 1526, Reservation_fails = 879300
	L1D_cache_core[9]: Access = 199415, Miss = 166741, Miss_rate = 0.836, Pending_hits = 1496, Reservation_fails = 843920
	L1D_cache_core[10]: Access = 199271, Miss = 173503, Miss_rate = 0.871, Pending_hits = 1725, Reservation_fails = 865290
	L1D_cache_core[11]: Access = 185236, Miss = 142376, Miss_rate = 0.769, Pending_hits = 1292, Reservation_fails = 764511
	L1D_cache_core[12]: Access = 189959, Miss = 150103, Miss_rate = 0.790, Pending_hits = 1495, Reservation_fails = 837630
	L1D_cache_core[13]: Access = 200540, Miss = 165459, Miss_rate = 0.825, Pending_hits = 1597, Reservation_fails = 1158461
	L1D_cache_core[14]: Access = 219145, Miss = 185896, Miss_rate = 0.848, Pending_hits = 1764, Reservation_fails = 1173763
	L1D_cache_core[15]: Access = 181916, Miss = 148065, Miss_rate = 0.814, Pending_hits = 1303, Reservation_fails = 815396
	L1D_cache_core[16]: Access = 185514, Miss = 142853, Miss_rate = 0.770, Pending_hits = 1661, Reservation_fails = 642415
	L1D_cache_core[17]: Access = 196002, Miss = 158513, Miss_rate = 0.809, Pending_hits = 1607, Reservation_fails = 768383
	L1D_cache_core[18]: Access = 200681, Miss = 175791, Miss_rate = 0.876, Pending_hits = 1870, Reservation_fails = 594411
	L1D_cache_core[19]: Access = 217118, Miss = 183313, Miss_rate = 0.844, Pending_hits = 1885, Reservation_fails = 652930
	L1D_cache_core[20]: Access = 183615, Miss = 152670, Miss_rate = 0.831, Pending_hits = 1489, Reservation_fails = 842714
	L1D_cache_core[21]: Access = 187259, Miss = 149113, Miss_rate = 0.796, Pending_hits = 1306, Reservation_fails = 846362
	L1D_cache_core[22]: Access = 213158, Miss = 184390, Miss_rate = 0.865, Pending_hits = 1829, Reservation_fails = 998854
	L1D_cache_core[23]: Access = 185789, Miss = 150678, Miss_rate = 0.811, Pending_hits = 1390, Reservation_fails = 870240
	L1D_cache_core[24]: Access = 180861, Miss = 146136, Miss_rate = 0.808, Pending_hits = 1399, Reservation_fails = 1155186
	L1D_cache_core[25]: Access = 203793, Miss = 174055, Miss_rate = 0.854, Pending_hits = 1684, Reservation_fails = 898870
	L1D_cache_core[26]: Access = 192756, Miss = 157715, Miss_rate = 0.818, Pending_hits = 1627, Reservation_fails = 880118
	L1D_cache_core[27]: Access = 227686, Miss = 185782, Miss_rate = 0.816, Pending_hits = 1936, Reservation_fails = 1084945
	L1D_cache_core[28]: Access = 188623, Miss = 147732, Miss_rate = 0.783, Pending_hits = 1573, Reservation_fails = 700641
	L1D_cache_core[29]: Access = 189813, Miss = 162148, Miss_rate = 0.854, Pending_hits = 1441, Reservation_fails = 525514
	L1D_total_cache_accesses = 5850547
	L1D_total_cache_misses = 4840410
	L1D_total_cache_miss_rate = 0.8273
	L1D_total_cache_pending_hits = 47016
	L1D_total_cache_reservation_fails = 25150967
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.171
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 963109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4113491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25150859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 715955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 47016
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5839571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10976

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1311406
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 23839453
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 108
ctas_completed 343, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
910, 736, 997, 939, 910, 968, 1142, 939, 1142, 1084, 1055, 1171, 1200, 1432, 1171, 1055, 1229, 1403, 1113, 1055, 1345, 1403, 910, 1171, 771, 887, 945, 1293, 1119, 1090, 1206, 887, 
gpgpu_n_tot_thrd_icount = 34406784
gpgpu_n_tot_w_icount = 1075212
gpgpu_n_stall_shd_mem = 10780794
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4829446
gpgpu_n_mem_write_global = 10976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7958574
gpgpu_n_store_insn = 87804
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 526848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10472766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 308028
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7849603	W0_Idle:1003802	W0_Scoreboard:103335515	W1:0	W2:34481	W3:0	W4:36685	W5:1404	W6:84677	W7:5124	W8:40560	W9:6360	W10:35059	W11:3984	W12:55237	W13:0	W14:40176	W15:0	W16:33357	W17:0	W18:39865	W19:16	W20:47156	W21:1856	W22:37369	W23:6841	W24:41435	W25:8480	W26:59178	W27:5420	W28:34618	W29:567	W30:26275	W31:2925	W32:386107
single_issue_nums: WS0:268049	WS1:267237	WS2:267672	WS3:272254	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 38635568 {8:4829446,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 439040 {40:10976,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 193177840 {40:4829446,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 87808 {8:10976,}
maxmflatency = 10430 
max_icnt2mem_latency = 6482 
maxmrqlatency = 4803 
max_icnt2sh_latency = 286 
averagemflatency = 1114 
avg_icnt2mem_latency = 424 
avg_mrq_latency = 157 
avg_icnt2sh_latency = 5 
mrq_lat_table:519579 	21656 	47006 	97386 	196081 	330530 	550423 	830694 	658508 	80981 	6957 	3393 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	689008 	1317671 	1064285 	1078724 	500004 	190605 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2097221 	573808 	463481 	542924 	559529 	374377 	210245 	18837 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3837396 	456455 	243767 	158657 	89571 	43348 	11025 	203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	196 	265 	204 	296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        63        62        64        64        13        12         9         9        11        11 
dram[1]:        64        64        64        64        64        64        46        40        64        64        11        11        10         9        10         8 
dram[2]:        64        64        55        53        49        46        42        64        64        64        10        10         9        12        14        14 
dram[3]:        64        64        54        63        64        64        40        64        64        64        13        10        16        10        11        12 
dram[4]:        64        64        62        64        64        64        60        64        64        64        19        11        11        11        21        10 
dram[5]:        64        64        64        64        64        63        60        63        64        64         9        15         9        11        14        13 
dram[6]:        64        64        53        62        48        42        41        40        64        64         9         9         9        10         9        10 
dram[7]:        64        64        53        54        45        44        57        64        64        64        10         8        14        10         8         8 
dram[8]:        64        64        63        64        63        64        61        64        64        64        10         8         8         8         8        10 
dram[9]:        64        64        64        64        64        57        47        64        64        64        10        11         8         9        10        13 
dram[10]:        64        64        51        50        45        62        64        64        64        64        10         8         8         9         9         8 
dram[11]:        64        64        53        54        64        61        41        41        64        64        11        12         9        10         9         9 
maximum service time to same row:
dram[0]:      8861      6744      6725      6746      6750      6727      6884      6833      7067      7260      6858      6899      6818      7194      6800      6649 
dram[1]:      6757      6809      6763      6764      6861      6827      6799      6793      7055      7232      6828      7191      6809      6802      6720      6785 
dram[2]:      6734      6759      6742      6740      6782      6790      6895      7169      7161      7298      6869      6930      6811      6819      6700      6784 
dram[3]:      6689      6747      6700      6856      6910      7340      6791      7065      7099      7332      6876      6886      6791      6792      6646      6646 
dram[4]:      6764      6694      6701      7071      6769      6752      6789      6861      7101      7169      6937      6856      6841      6768      6768      6657 
dram[5]:      6738      6743      6717      7196      6794      6828      6892      6984      7048      7213      6851      6892      6760      6799      6746      6717 
dram[6]:      6740      7134      6695      6849      8484      6750      6777      6778      7118      7303      6873      6961      6894      6744      6842      6748 
dram[7]:      6717      6717      6681      6680      6727      6721      6983     10059      7021      7262      6896      6910      6715      6731      6751      6732 
dram[8]:      6777      6687      6656      6643      6727      6784      6827      6871      7067      7174      6867      6872      7947      6701      6709      6866 
dram[9]:      6777      6762      8990      6749      6822      6746      6785      6980      7088      7166      7946      6929      6732      6737      6734      6778 
dram[10]:      6774      6952      6693      6695      6747      6954      7056      7092      7151      7215      6892      6885      6734      6872      6727      6707 
dram[11]:      6711      6783      6681      6679      6933      6901      6804      6801      7005      7324      6943      6855      6815      6933      6782      6678 
average row accesses per activate:
dram[0]:  1.545424  1.524072  1.536440  1.537405  1.516746  1.510126  1.488097  1.485926  1.480467  1.471099  1.457432  1.445730  1.432015  1.468287  1.484234  1.479563 
dram[1]:  1.613878  1.538369  1.576165  1.538288  1.556575  1.521272  1.509912  1.490484  1.496528  1.474232  1.508922  1.460712  1.466085  1.456939  1.519990  1.465626 
dram[2]:  1.671948  1.548596  1.632241  1.524338  1.623213  1.540385  1.566234  1.476339  1.595714  1.480888  1.554065  1.432035  1.531612  1.436802  1.588570  1.456456 
dram[3]:  1.677011  1.538376  1.651947  1.559724  1.645909  1.544915  1.617428  1.465808  1.650255  1.472285  1.610723  1.436843  1.573095  1.441599  1.634961  1.479417 
dram[4]:  1.622361  1.542978  1.603666  1.547720  1.608509  1.543385  1.551845  1.470567  1.559923  1.484102  1.527668  1.463700  1.516034  1.446671  1.555783  1.466833 
dram[5]:  1.565867  1.528801  1.510081  1.518525  1.555594  1.542616  1.505455  1.468382  1.501098  1.487671  1.475135  1.447180  1.462924  1.451474  1.495624  1.464429 
dram[6]:  1.503489  1.494584  1.496870  1.512252  1.513798  1.496962  1.473773  1.453481  1.478369  1.471431  1.440456  1.453893  1.436820  1.436041  1.461188  1.428682 
dram[7]:  1.511247  1.499027  1.501619  1.506278  1.513144  1.492156  1.449869  1.444153  1.458392  1.443885  1.429955  1.443604  1.411636  1.419245  1.453862  1.441065 
dram[8]:  1.507923  1.503601  1.522123  1.509907  1.498754  1.488604  1.442398  1.447289  1.452484  1.453240  1.430602  1.422668  1.404639  1.406438  1.437118  1.443153 
dram[9]:  1.522282  1.524433  1.508333  1.499566  1.506842  1.490084  1.415378  1.442783  1.455762  1.436295  1.427792  1.423357  1.429057  1.403176  1.447385  1.451787 
dram[10]:  1.518988  1.510502  1.548747  1.509699  1.492616  1.518111  1.417363  1.433917  1.446893  1.447642  1.424687  1.443803  1.429513  1.426135  1.458125  1.441290 
dram[11]:  1.529097  1.527691  1.531027  1.519882  1.487006  1.518671  1.440425  1.465593  1.449619  1.457322  1.438169  1.447162  1.407828  1.433616  1.455692  1.467724 
average row locality = 3343260/2234238 = 1.496376
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18611     18218     17988     17678     17419     17358     16737     16824     16851     16760     16840     16619     16332     16734     17118     17323 
dram[1]:     19754     17806     19095     17702     18308     17541     17579     16743     17874     16837     17838     16449     17483     16932     18309     16975 
dram[2]:     21196     18180     20356     17709     19969     17911     19150     16612     19718     17074     19457     16475     19572     16731     20108     16758 
dram[3]:     21817     18043     21233     17860     20943     17956     20197     16490     20670     16990     20513     16523     20228     16771     21178     17126 
dram[4]:     20502     18276     20017     17936     19870     17878     18991     16548     19437     17213     18909     16873     19003     16966     19716     17055 
dram[5]:     18967     18085     18259     17690     18144     17920     17369     16425     17770     17126     17496     16574     17458     16838     18271     17090 
dram[6]:     17650     17922     17677     17511     17264     16982     16673     16122     17145     17143     16688     16396     16645     16366     17302     16591 
dram[7]:     17788     17692     17140     17380     17022     16629     16024     15967     16501     16330     16092     16213     16181     15868     16622     16330 
dram[8]:     17684     17519     17391     17206     16821     16573     15725     15815     16513     16588     16199     15938     15987     15639     16439     16498 
dram[9]:     17781     17797     17090     17244     16722     16664     15543     16290     16640     16382     15962     16218     15972     15816     16393     16636 
dram[10]:     17703     17962     17347     17261     16661     17210     15757     16195     16403     16289     16028     16260     16049     16138     16646     16739 
dram[11]:     17983     18107     17378     17528     16863     17350     15994     16640     16360     16448     16113     16568     15859     16561     16838     17378 
total dram reads = 3340978
bank skew: 21817/15543 = 1.40
chip skew: 304538/264535 = 1.15
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        52        48        20        16        12        12        64        64 
dram[1]:        64        64        64        64        64        64        64        64        56        48        20        12        12         8        64        64 
dram[2]:        64        64        64        64        64        64        64        64        52        44        12         8         8         8        64        64 
dram[3]:        64        64        64        64        64        64        64        60        44        36        24        20         8         8        64        64 
dram[4]:        64        64        64        64        64        64        64        60        36        40         8         8         8         8        64        64 
dram[5]:        64        64        64        64        64        64        64        60        36        36        20         8         8         8        64        64 
dram[6]:        64        64        64        64        64        64        64        64        40        32        16         4         8         8        64        64 
dram[7]:        64        64        64        64        64        64        52        56        32        36        20        12         8         8        64        64 
dram[8]:        64        64        64        64        64        64        52        56        36        32        16        12         8         8        64        64 
dram[9]:        64        64        64        64        64        64        48        48        44        36        20        16         8         8        64        64 
dram[10]:        64        64        64        64        64        64        56        56        48        40        16        12        12        12        64        64 
dram[11]:        64        64        64        64        64        64        48        60        48        44        24         8        12        12        64        64 
total dram writes = 9128
bank skew: 64/4 = 16.00
chip skew: 800/732 = 1.09
average mf latency per bank:
dram[0]:       1248      1214      1275      1282      1227      1206      1197      1157      1155      1150      1151      1138      1193      1161      1224      1179
dram[1]:       1296      1385      1328      1444      1285      1349      1263      1331      1209      1304      1209      1299      1260      1326      1268      1336
dram[2]:       2249      2474      2301      2737      2205      2464      2204      2302      2134      2258      2103      2262      2138      2352      2196      2435
dram[3]:       3822      3139      3921      3363      3867      3082      4035      2846      3917      2832      3866      2825      3834      2869      3769      3006
dram[4]:       1527      2081      1585      2266      1524      2107      1444      1961      1392      1928      1399      1890      1443      1949      1479      2048
dram[5]:       1138      1271      1197      1331      1159      1248      1114      1237      1107      1218      1075      1177      1107      1203      1124      1225
dram[6]:       1197      1216      1261      1283      1187      1213      1140      1175      1161      1146      1127      1132      1139      1169      1172      1187
dram[7]:       1403      1250      1479      1291      1381      1237      1309      1199      1344      1187      1273      1153      1301      1189      1337      1216
dram[8]:       1667      1252      1743      1278      1639      1222      1534      1168      1543      1159      1528      1156      1552      1174      1584      1205
dram[9]:       1583      1243      1625      1251      1549      1196      1460      1130      1452      1131      1451      1111      1479      1151      1525      1181
dram[10]:       1489      1279      1572      1316      1437      1245      1379      1186      1353      1186      1355      1161      1360      1198      1418      1201
dram[11]:       1423      1263      1479      1331      1377      1230      1354      1170      1292      1183      1279      1147      1314      1185      1359      1187
maximum mf latency per bank:
dram[0]:       3875      3706      4228      3692      4049      3821      4790      3711      3880      3471      3702      3774      3633      3375      4017      3712
dram[1]:       5815      5860      5294      4378      3728      4367      3664      4033      3702      4170      3854      4150      3826      4277      3735      4576
dram[2]:       8485      9615      7460      7440      6610      7299      6286      7047      5831      7308      6256      7312      6027      7194      7325     10401
dram[3]:      10157     10430      7939      8309      7826      8267      7660      7988      7942      8135      7685      8380      8321      8078      9178      8309
dram[4]:       7417      6324      6997      6321      5263      6384      5142      6046      5076      6456      5307      6639      5069      6355      6073      7084
dram[5]:       3637      5434      3649      4356      3597      4033      3879      4681      3719      4401      3828      4263      3691      4187      3507      4348
dram[6]:       3984      3773      4233      4163      3873      4007      4059      4000      3580      3802      3516      3771      3901      3970      3793      3923
dram[7]:       5013      3840      5171      4042      5090      4003      4795      3730      5035      3673      4910      3910      5255      3885      5394      3978
dram[8]:       6352      5100      6235      4170      6435      3991      6031      3915      6094      3897      6323      3761      6299      3888      6284      3944
dram[9]:       5913      5404      6068      3899      5678      3702      5606      3438      5559      3541      5693      3719      6155      3572      5874      5005
dram[10]:       5114      3952      5202      3844      4943      3659      4784      4059      4831      3839      4615      3731      4810      3571      4923      3922
dram[11]:       4695      5479      4784      4004      4785      4111      4421      3907      4510      3723      4436      4032      4604      3632      5048      3780

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2478744 n_nop=1932644 n_act=184763 n_pre=184747 n_ref_event=4572360550251980812 n_req=275610 n_rd=275410 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.4457
n_activity=2392566 dram_eff=0.4618
bk0: 18611a 594803i bk1: 18218a 612096i bk2: 17988a 655983i bk3: 17678a 677478i bk4: 17419a 683909i bk5: 17358a 680912i bk6: 16737a 737726i bk7: 16824a 738739i bk8: 16851a 747084i bk9: 16760a 726424i bk10: 16840a 713093i bk11: 16619a 717729i bk12: 16332a 711914i bk13: 16734a 705555i bk14: 17118a 661765i bk15: 17323a 647069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.329661
Row_Buffer_Locality_read = 0.329879
Row_Buffer_Locality_write = 0.030000
Bank_Level_Parallism = 12.224351
Bank_Level_Parallism_Col = 2.336069
Bank_Level_Parallism_Ready = 1.079070
write_to_read_ratio_blp_rw_average = 0.020697
GrpLevelPara = 2.022530 

BW Util details:
bwutil = 0.445726 
total_CMD = 2478744 
util_bw = 1104840 
Wasted_Col = 1219081 
Wasted_Row = 43528 
Idle = 111295 

BW Util Bottlenecks: 
RCDc_limit = 2348180 
RCDWRc_limit = 1315 
WTRc_limit = 16215 
RTWc_limit = 76917 
CCDLc_limit = 318637 
rwq = 0 
CCDLc_limit_alone = 311805 
WTRc_limit_alone = 15346 
RTWc_limit_alone = 70954 

Commands details: 
total_CMD = 2478744 
n_nop = 1932644 
Read = 275410 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 184763 
n_pre = 184747 
n_ref = 4572360550251980812 
n_req = 275610 
total_req = 276210 

Dual Bus Interface Util: 
issued_total_row = 369510 
issued_total_col = 276210 
Row_Bus_Util =  0.149071 
CoL_Bus_Util = 0.111431 
Either_Row_CoL_Bus_Util = 0.220313 
Issued_on_Two_Bus_Simul_Util = 0.040190 
issued_two_Eff = 0.182421 
queue_avg = 43.227985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.228
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2478744 n_nop=1926029 n_act=187367 n_pre=187351 n_ref_event=0 n_req=283424 n_rd=283225 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.4583
n_activity=2399598 dram_eff=0.4734
bk0: 19754a 529921i bk1: 17806a 603949i bk2: 19095a 554903i bk3: 17702a 640034i bk4: 18308a 612824i bk5: 17541a 653405i bk6: 17579a 666601i bk7: 16743a 704036i bk8: 17874a 645062i bk9: 16837a 680798i bk10: 17838a 640486i bk11: 16449a 697358i bk12: 17483a 606055i bk13: 16932a 636624i bk14: 18309a 573826i bk15: 16975a 631426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.338952
Row_Buffer_Locality_read = 0.339172
Row_Buffer_Locality_write = 0.025126
Bank_Level_Parallism = 12.564179
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.087955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.458331 
total_CMD = 2478744 
util_bw = 1136084 
Wasted_Col = 1204147 
Wasted_Row = 37974 
Idle = 100539 

BW Util Bottlenecks: 
RCDc_limit = 2333483 
RCDWRc_limit = 1255 
WTRc_limit = 16004 
RTWc_limit = 102100 
CCDLc_limit = 333921 
rwq = 0 
CCDLc_limit_alone = 325481 
WTRc_limit_alone = 15214 
RTWc_limit_alone = 94450 

Commands details: 
total_CMD = 2478744 
n_nop = 1926029 
Read = 283225 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 187367 
n_pre = 187351 
n_ref = 0 
n_req = 283424 
total_req = 284021 

Dual Bus Interface Util: 
issued_total_row = 374718 
issued_total_col = 284021 
Row_Bus_Util =  0.151173 
CoL_Bus_Util = 0.114583 
Either_Row_CoL_Bus_Util = 0.222982 
Issued_on_Two_Bus_Simul_Util = 0.042773 
issued_two_Eff = 0.191824 
queue_avg = 46.342903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.3429
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2478744 n_nop=1906543 n_act=192547 n_pre=192531 n_ref_event=0 n_req=297169 n_rd=296976 n_rd_L2_A=0 n_write=0 n_wr_bk=772 bw_util=0.4805
n_activity=2410011 dram_eff=0.4942
bk0: 21196a 379843i bk1: 18180a 538058i bk2: 20356a 419890i bk3: 17709a 571404i bk4: 19969a 467218i bk5: 17911a 549570i bk6: 19150a 538640i bk7: 16612a 656787i bk8: 19718a 510410i bk9: 17074a 626631i bk10: 19457a 491945i bk11: 16475a 633631i bk12: 19572a 443197i bk13: 16731a 574360i bk14: 20108a 402224i bk15: 16758a 582723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.352096
Row_Buffer_Locality_read = 0.352315
Row_Buffer_Locality_write = 0.015544
Bank_Level_Parallism = 13.185723
Bank_Level_Parallism_Col = 2.464524
Bank_Level_Parallism_Ready = 1.097396
write_to_read_ratio_blp_rw_average = 0.042206
GrpLevelPara = 2.117470 

BW Util details:
bwutil = 0.480482 
total_CMD = 2478744 
util_bw = 1190992 
Wasted_Col = 1184085 
Wasted_Row = 19989 
Idle = 83678 

BW Util Bottlenecks: 
RCDc_limit = 2325389 
RCDWRc_limit = 1200 
WTRc_limit = 15331 
RTWc_limit = 166927 
CCDLc_limit = 358828 
rwq = 0 
CCDLc_limit_alone = 345761 
WTRc_limit_alone = 14756 
RTWc_limit_alone = 154435 

Commands details: 
total_CMD = 2478744 
n_nop = 1906543 
Read = 296976 
Write = 0 
L2_Alloc = 0 
L2_WB = 772 
n_act = 192547 
n_pre = 192531 
n_ref = 0 
n_req = 297169 
total_req = 297748 

Dual Bus Interface Util: 
issued_total_row = 385078 
issued_total_col = 297748 
Row_Bus_Util =  0.155352 
CoL_Bus_Util = 0.120121 
Either_Row_CoL_Bus_Util = 0.230843 
Issued_on_Two_Bus_Simul_Util = 0.044629 
issued_two_Eff = 0.193332 
queue_avg = 53.417725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4177
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2478744 n_nop=1898468 n_act=194581 n_pre=194565 n_ref_event=0 n_req=304732 n_rd=304538 n_rd_L2_A=0 n_write=0 n_wr_bk=776 bw_util=0.4927
n_activity=2413845 dram_eff=0.5059
bk0: 21817a 303043i bk1: 18043a 483309i bk2: 21233a 319162i bk3: 17860a 516388i bk4: 20943a 365127i bk5: 17956a 504363i bk6: 20197a 429821i bk7: 16490a 623185i bk8: 20670a 402274i bk9: 16990a 562423i bk10: 20513a 402899i bk11: 16523a 572171i bk12: 20228a 371153i bk13: 16771a 556472i bk14: 21178a 308947i bk15: 17126a 498670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.361501
Row_Buffer_Locality_read = 0.361689
Row_Buffer_Locality_write = 0.067010
Bank_Level_Parallism = 13.639691
Bank_Level_Parallism_Col = 2.527637
Bank_Level_Parallism_Ready = 1.108110
write_to_read_ratio_blp_rw_average = 0.049366
GrpLevelPara = 2.150943 

BW Util details:
bwutil = 0.492691 
total_CMD = 2478744 
util_bw = 1221256 
Wasted_Col = 1165370 
Wasted_Row = 14622 
Idle = 77496 

BW Util Bottlenecks: 
RCDc_limit = 2302453 
RCDWRc_limit = 1045 
WTRc_limit = 15292 
RTWc_limit = 194584 
CCDLc_limit = 373083 
rwq = 0 
CCDLc_limit_alone = 357183 
WTRc_limit_alone = 14505 
RTWc_limit_alone = 179471 

Commands details: 
total_CMD = 2478744 
n_nop = 1898468 
Read = 304538 
Write = 0 
L2_Alloc = 0 
L2_WB = 776 
n_act = 194581 
n_pre = 194565 
n_ref = 0 
n_req = 304732 
total_req = 305314 

Dual Bus Interface Util: 
issued_total_row = 389146 
issued_total_col = 305314 
Row_Bus_Util =  0.156993 
CoL_Bus_Util = 0.123173 
Either_Row_CoL_Bus_Util = 0.234101 
Issued_on_Two_Bus_Simul_Util = 0.046065 
issued_two_Eff = 0.196775 
queue_avg = 60.131313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.1313
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2478744 n_nop=1908413 n_act=192636 n_pre=192620 n_ref_event=0 n_req=295376 n_rd=295190 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.4776
n_activity=2410979 dram_eff=0.491
bk0: 20502a 415186i bk1: 18276a 530760i bk2: 20017a 450846i bk3: 17936a 569063i bk4: 19870a 471932i bk5: 17878a 563195i bk6: 18991a 521500i bk7: 16548a 650550i bk8: 19437a 526317i bk9: 17213a 605165i bk10: 18909a 510445i bk11: 16873a 626880i bk12: 19003a 467673i bk13: 16966a 578228i bk14: 19716a 418448i bk15: 17055a 560085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.347862
Row_Buffer_Locality_read = 0.348054
Row_Buffer_Locality_write = 0.043011
Bank_Level_Parallism = 13.140168
Bank_Level_Parallism_Col = 2.452432
Bank_Level_Parallism_Ready = 1.092516
write_to_read_ratio_blp_rw_average = 0.042930
GrpLevelPara = 2.112749 

BW Util details:
bwutil = 0.477555 
total_CMD = 2478744 
util_bw = 1183736 
Wasted_Col = 1193134 
Wasted_Row = 20179 
Idle = 81695 

BW Util Bottlenecks: 
RCDc_limit = 2343259 
RCDWRc_limit = 1054 
WTRc_limit = 14062 
RTWc_limit = 166549 
CCDLc_limit = 355611 
rwq = 0 
CCDLc_limit_alone = 342208 
WTRc_limit_alone = 13319 
RTWc_limit_alone = 153889 

Commands details: 
total_CMD = 2478744 
n_nop = 1908413 
Read = 295190 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 192636 
n_pre = 192620 
n_ref = 0 
n_req = 295376 
total_req = 295934 

Dual Bus Interface Util: 
issued_total_row = 385256 
issued_total_col = 295934 
Row_Bus_Util =  0.155424 
CoL_Bus_Util = 0.119389 
Either_Row_CoL_Bus_Util = 0.230089 
Issued_on_Two_Bus_Simul_Util = 0.044724 
issued_two_Eff = 0.194377 
queue_avg = 52.681454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.6815
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2478744 n_nop=1925438 n_act=187905 n_pre=187889 n_ref_event=0 n_req=281670 n_rd=281482 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.4554
n_activity=2401447 dram_eff=0.4701
bk0: 18967a 557605i bk1: 18085a 593504i bk2: 18259a 565023i bk3: 17690a 617356i bk4: 18144a 622697i bk5: 17920a 626650i bk6: 17369a 673064i bk7: 16425a 702292i bk8: 17770a 654087i bk9: 17126a 662637i bk10: 17496a 637079i bk11: 16574a 677784i bk12: 17458a 620288i bk13: 16838a 646615i bk14: 18271a 558417i bk15: 17090a 624959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.332925
Row_Buffer_Locality_read = 0.333130
Row_Buffer_Locality_write = 0.026596
Bank_Level_Parallism = 12.558513
Bank_Level_Parallism_Col = 2.335518
Bank_Level_Parallism_Ready = 1.082390
write_to_read_ratio_blp_rw_average = 0.024385
GrpLevelPara = 2.044575 

BW Util details:
bwutil = 0.455447 
total_CMD = 2478744 
util_bw = 1128936 
Wasted_Col = 1218292 
Wasted_Row = 34882 
Idle = 96634 

BW Util Bottlenecks: 
RCDc_limit = 2362286 
RCDWRc_limit = 1183 
WTRc_limit = 15400 
RTWc_limit = 90694 
CCDLc_limit = 329243 
rwq = 0 
CCDLc_limit_alone = 321293 
WTRc_limit_alone = 14635 
RTWc_limit_alone = 83509 

Commands details: 
total_CMD = 2478744 
n_nop = 1925438 
Read = 281482 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 187905 
n_pre = 187889 
n_ref = 0 
n_req = 281670 
total_req = 282234 

Dual Bus Interface Util: 
issued_total_row = 375794 
issued_total_col = 282234 
Row_Bus_Util =  0.151607 
CoL_Bus_Util = 0.113862 
Either_Row_CoL_Bus_Util = 0.223220 
Issued_on_Two_Bus_Simul_Util = 0.042248 
issued_two_Eff = 0.189266 
queue_avg = 45.313648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.3136
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2478744 n_nop=1939027 n_act=184955 n_pre=184939 n_ref_event=0 n_req=272264 n_rd=272077 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.4403
n_activity=2393433 dram_eff=0.456
bk0: 17650a 653537i bk1: 17922a 633393i bk2: 17677a 646222i bk3: 17511a 683471i bk4: 17264a 703865i bk5: 16982a 707322i bk6: 16673a 754145i bk7: 16122a 775818i bk8: 17145a 730564i bk9: 17143a 723140i bk10: 16688a 725308i bk11: 16396a 746727i bk12: 16645a 712019i bk13: 16366a 712323i bk14: 17302a 645703i bk15: 16591a 672384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.320714
Row_Buffer_Locality_read = 0.320917
Row_Buffer_Locality_write = 0.026738
Bank_Level_Parallism = 12.123564
Bank_Level_Parallism_Col = 2.271667
Bank_Level_Parallism_Ready = 1.076942
write_to_read_ratio_blp_rw_average = 0.014843
GrpLevelPara = 2.001206 

BW Util details:
bwutil = 0.440263 
total_CMD = 2478744 
util_bw = 1091300 
Wasted_Col = 1233822 
Wasted_Row = 43966 
Idle = 109656 

BW Util Bottlenecks: 
RCDc_limit = 2377036 
RCDWRc_limit = 1173 
WTRc_limit = 15616 
RTWc_limit = 55915 
CCDLc_limit = 316266 
rwq = 0 
CCDLc_limit_alone = 311252 
WTRc_limit_alone = 14929 
RTWc_limit_alone = 51588 

Commands details: 
total_CMD = 2478744 
n_nop = 1939027 
Read = 272077 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 184955 
n_pre = 184939 
n_ref = 0 
n_req = 272264 
total_req = 272825 

Dual Bus Interface Util: 
issued_total_row = 369894 
issued_total_col = 272825 
Row_Bus_Util =  0.149226 
CoL_Bus_Util = 0.110066 
Either_Row_CoL_Bus_Util = 0.217738 
Issued_on_Two_Bus_Simul_Util = 0.041554 
issued_two_Eff = 0.190844 
queue_avg = 41.494457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.4945
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2478744 n_nop=1947219 n_act=181679 n_pre=181663 n_ref_event=0 n_req=265963 n_rd=265779 n_rd_L2_A=0 n_write=0 n_wr_bk=736 bw_util=0.4301
n_activity=2387199 dram_eff=0.4466
bk0: 17788a 687156i bk1: 17692a 675186i bk2: 17140a 734507i bk3: 17380a 712370i bk4: 17022a 742320i bk5: 16629a 767977i bk6: 16024a 826587i bk7: 15967a 807845i bk8: 16501a 776433i bk9: 16330a 799429i bk10: 16092a 787723i bk11: 16213a 786837i bk12: 16181a 760419i bk13: 15868a 780656i bk14: 16622a 723324i bk15: 16330a 746849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.316939
Row_Buffer_Locality_read = 0.317143
Row_Buffer_Locality_write = 0.021739
Bank_Level_Parallism = 11.793821
Bank_Level_Parallism_Col = 2.244288
Bank_Level_Parallism_Ready = 1.073250
write_to_read_ratio_blp_rw_average = 0.014685
GrpLevelPara = 1.979762 

BW Util details:
bwutil = 0.430081 
total_CMD = 2478744 
util_bw = 1066060 
Wasted_Col = 1238190 
Wasted_Row = 55265 
Idle = 119229 

BW Util Bottlenecks: 
RCDc_limit = 2363377 
RCDWRc_limit = 1251 
WTRc_limit = 15145 
RTWc_limit = 54368 
CCDLc_limit = 306094 
rwq = 0 
CCDLc_limit_alone = 301495 
WTRc_limit_alone = 14426 
RTWc_limit_alone = 50488 

Commands details: 
total_CMD = 2478744 
n_nop = 1947219 
Read = 265779 
Write = 0 
L2_Alloc = 0 
L2_WB = 736 
n_act = 181679 
n_pre = 181663 
n_ref = 0 
n_req = 265963 
total_req = 266515 

Dual Bus Interface Util: 
issued_total_row = 363342 
issued_total_col = 266515 
Row_Bus_Util =  0.146583 
CoL_Bus_Util = 0.107520 
Either_Row_CoL_Bus_Util = 0.214433 
Issued_on_Two_Bus_Simul_Util = 0.039670 
issued_two_Eff = 0.185000 
queue_avg = 39.652069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.6521
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2478744 n_nop=1946913 n_act=181201 n_pre=181185 n_ref_event=0 n_req=264718 n_rd=264535 n_rd_L2_A=0 n_write=0 n_wr_bk=732 bw_util=0.4281
n_activity=2384154 dram_eff=0.4451
bk0: 17684a 690581i bk1: 17519a 689913i bk2: 17391a 739882i bk3: 17206a 733989i bk4: 16821a 751292i bk5: 16573a 776240i bk6: 15725a 840909i bk7: 15815a 830172i bk8: 16513a 791373i bk9: 16588a 777196i bk10: 16199a 778193i bk11: 15938a 798248i bk12: 15987a 775519i bk13: 15639a 795204i bk14: 16439a 739966i bk15: 16498a 733544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315532
Row_Buffer_Locality_read = 0.315739
Row_Buffer_Locality_write = 0.016393
Bank_Level_Parallism = 11.767525
Bank_Level_Parallism_Col = 2.230115
Bank_Level_Parallism_Ready = 1.069530
write_to_read_ratio_blp_rw_average = 0.012445
GrpLevelPara = 1.978367 

BW Util details:
bwutil = 0.428067 
total_CMD = 2478744 
util_bw = 1061068 
Wasted_Col = 1238568 
Wasted_Row = 54496 
Idle = 124612 

BW Util Bottlenecks: 
RCDc_limit = 2364472 
RCDWRc_limit = 1291 
WTRc_limit = 15349 
RTWc_limit = 44066 
CCDLc_limit = 299552 
rwq = 0 
CCDLc_limit_alone = 295626 
WTRc_limit_alone = 14558 
RTWc_limit_alone = 40931 

Commands details: 
total_CMD = 2478744 
n_nop = 1946913 
Read = 264535 
Write = 0 
L2_Alloc = 0 
L2_WB = 732 
n_act = 181201 
n_pre = 181185 
n_ref = 0 
n_req = 264718 
total_req = 265267 

Dual Bus Interface Util: 
issued_total_row = 362386 
issued_total_col = 265267 
Row_Bus_Util =  0.146197 
CoL_Bus_Util = 0.107017 
Either_Row_CoL_Bus_Util = 0.214557 
Issued_on_Two_Bus_Simul_Util = 0.038657 
issued_two_Eff = 0.180174 
queue_avg = 39.267624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.2676
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2478744 n_nop=1947348 n_act=181516 n_pre=181500 n_ref_event=0 n_req=265335 n_rd=265150 n_rd_L2_A=0 n_write=0 n_wr_bk=740 bw_util=0.4291
n_activity=2386190 dram_eff=0.4457
bk0: 17781a 669533i bk1: 17797a 659160i bk2: 17090a 728006i bk3: 17244a 723761i bk4: 16722a 762122i bk5: 16664a 758131i bk6: 15543a 829441i bk7: 16290a 789739i bk8: 16640a 771974i bk9: 16382a 784897i bk10: 15962a 790332i bk11: 16218a 772337i bk12: 15972a 777231i bk13: 15816a 776396i bk14: 16393a 740125i bk15: 16636a 717392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315936
Row_Buffer_Locality_read = 0.316142
Row_Buffer_Locality_write = 0.021622
Bank_Level_Parallism = 11.835225
Bank_Level_Parallism_Col = 2.255557
Bank_Level_Parallism_Ready = 1.071279
write_to_read_ratio_blp_rw_average = 0.019189
GrpLevelPara = 1.992765 

BW Util details:
bwutil = 0.429072 
total_CMD = 2478744 
util_bw = 1063560 
Wasted_Col = 1238247 
Wasted_Row = 55001 
Idle = 121936 

BW Util Bottlenecks: 
RCDc_limit = 2364699 
RCDWRc_limit = 1223 
WTRc_limit = 15054 
RTWc_limit = 70711 
CCDLc_limit = 303381 
rwq = 0 
CCDLc_limit_alone = 297515 
WTRc_limit_alone = 14313 
RTWc_limit_alone = 65586 

Commands details: 
total_CMD = 2478744 
n_nop = 1947348 
Read = 265150 
Write = 0 
L2_Alloc = 0 
L2_WB = 740 
n_act = 181516 
n_pre = 181500 
n_ref = 0 
n_req = 265335 
total_req = 265890 

Dual Bus Interface Util: 
issued_total_row = 363016 
issued_total_col = 265890 
Row_Bus_Util =  0.146452 
CoL_Bus_Util = 0.107268 
Either_Row_CoL_Bus_Util = 0.214381 
Issued_on_Two_Bus_Simul_Util = 0.039338 
issued_two_Eff = 0.183498 
queue_avg = 40.525955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.526
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2478744 n_nop=1945256 n_act=181903 n_pre=181887 n_ref_event=0 n_req=266839 n_rd=266648 n_rd_L2_A=0 n_write=0 n_wr_bk=764 bw_util=0.4315
n_activity=2383141 dram_eff=0.4488
bk0: 17703a 679143i bk1: 17962a 651918i bk2: 17347a 746561i bk3: 17261a 720548i bk4: 16661a 762188i bk5: 17210a 738008i bk6: 15757a 814558i bk7: 16195a 792317i bk8: 16403a 788325i bk9: 16289a 793904i bk10: 16028a 786390i bk11: 16260a 783215i bk12: 16049a 770465i bk13: 16138a 747460i bk14: 16646a 716790i bk15: 16739a 697225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.318342
Row_Buffer_Locality_read = 0.318551
Row_Buffer_Locality_write = 0.026178
Bank_Level_Parallism = 11.866062
Bank_Level_Parallism_Col = 2.259845
Bank_Level_Parallism_Ready = 1.073191
write_to_read_ratio_blp_rw_average = 0.017863
GrpLevelPara = 1.991572 

BW Util details:
bwutil = 0.431528 
total_CMD = 2478744 
util_bw = 1069648 
Wasted_Col = 1233935 
Wasted_Row = 52273 
Idle = 122888 

BW Util Bottlenecks: 
RCDc_limit = 2360188 
RCDWRc_limit = 1270 
WTRc_limit = 15584 
RTWc_limit = 64993 
CCDLc_limit = 307432 
rwq = 0 
CCDLc_limit_alone = 301792 
WTRc_limit_alone = 14865 
RTWc_limit_alone = 60072 

Commands details: 
total_CMD = 2478744 
n_nop = 1945256 
Read = 266648 
Write = 0 
L2_Alloc = 0 
L2_WB = 764 
n_act = 181903 
n_pre = 181887 
n_ref = 0 
n_req = 266839 
total_req = 267412 

Dual Bus Interface Util: 
issued_total_row = 363790 
issued_total_col = 267412 
Row_Bus_Util =  0.146764 
CoL_Bus_Util = 0.107882 
Either_Row_CoL_Bus_Util = 0.215225 
Issued_on_Two_Bus_Simul_Util = 0.039421 
issued_two_Eff = 0.183161 
queue_avg = 40.567104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.5671
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2478744 n_nop=1943666 n_act=183306 n_pre=183290 n_ref_event=0 n_req=270160 n_rd=269968 n_rd_L2_A=0 n_write=0 n_wr_bk=768 bw_util=0.4369
n_activity=2387644 dram_eff=0.4536
bk0: 17983a 654700i bk1: 18107a 636540i bk2: 17378a 717168i bk3: 17528a 685064i bk4: 16863a 740770i bk5: 17350a 715113i bk6: 15994a 780364i bk7: 16640a 760261i bk8: 16360a 785054i bk9: 16448a 777836i bk10: 16113a 782324i bk11: 16568a 741649i bk12: 15859a 761938i bk13: 16561a 709019i bk14: 16838a 683108i bk15: 17378a 661114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.321528
Row_Buffer_Locality_read = 0.321753
Row_Buffer_Locality_write = 0.005208
Bank_Level_Parallism = 12.011263
Bank_Level_Parallism_Col = 2.273378
Bank_Level_Parallism_Ready = 1.075157
write_to_read_ratio_blp_rw_average = 0.018335
GrpLevelPara = 2.001552 

BW Util details:
bwutil = 0.436892 
total_CMD = 2478744 
util_bw = 1082944 
Wasted_Col = 1228822 
Wasted_Row = 49114 
Idle = 117864 

BW Util Bottlenecks: 
RCDc_limit = 2358617 
RCDWRc_limit = 1305 
WTRc_limit = 15481 
RTWc_limit = 68301 
CCDLc_limit = 312890 
rwq = 0 
CCDLc_limit_alone = 307516 
WTRc_limit_alone = 14760 
RTWc_limit_alone = 63648 

Commands details: 
total_CMD = 2478744 
n_nop = 1943666 
Read = 269968 
Write = 0 
L2_Alloc = 0 
L2_WB = 768 
n_act = 183306 
n_pre = 183290 
n_ref = 0 
n_req = 270160 
total_req = 270736 

Dual Bus Interface Util: 
issued_total_row = 366596 
issued_total_col = 270736 
Row_Bus_Util =  0.147896 
CoL_Bus_Util = 0.109223 
Either_Row_CoL_Bus_Util = 0.215867 
Issued_on_Two_Bus_Simul_Util = 0.041252 
issued_two_Eff = 0.191101 
queue_avg = 41.293678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.2937

========= L2 cache stats =========
L2_cache_bank[0]: Access = 200329, Miss = 138348, Miss_rate = 0.691, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[1]: Access = 199390, Miss = 137970, Miss_rate = 0.692, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[2]: Access = 204276, Miss = 146700, Miss_rate = 0.718, Pending_hits = 82, Reservation_fails = 2247
L2_cache_bank[3]: Access = 198322, Miss = 137437, Miss_rate = 0.693, Pending_hits = 68, Reservation_fails = 2101
L2_cache_bank[4]: Access = 210560, Miss = 159982, Miss_rate = 0.760, Pending_hits = 186, Reservation_fails = 5020
L2_cache_bank[5]: Access = 201738, Miss = 137898, Miss_rate = 0.684, Pending_hits = 153, Reservation_fails = 2080
L2_cache_bank[6]: Access = 214846, Miss = 167235, Miss_rate = 0.778, Pending_hits = 283, Reservation_fails = 218993
L2_cache_bank[7]: Access = 201919, Miss = 138203, Miss_rate = 0.684, Pending_hits = 186, Reservation_fails = 6837
L2_cache_bank[8]: Access = 211023, Miss = 156901, Miss_rate = 0.744, Pending_hits = 147, Reservation_fails = 43
L2_cache_bank[9]: Access = 201404, Miss = 139193, Miss_rate = 0.691, Pending_hits = 101, Reservation_fails = 917
L2_cache_bank[10]: Access = 205050, Miss = 144190, Miss_rate = 0.703, Pending_hits = 88, Reservation_fails = 240
L2_cache_bank[11]: Access = 199334, Miss = 138204, Miss_rate = 0.693, Pending_hits = 93, Reservation_fails = 1622
L2_cache_bank[12]: Access = 201926, Miss = 137500, Miss_rate = 0.681, Pending_hits = 139, Reservation_fails = 371
L2_cache_bank[13]: Access = 199531, Miss = 135485, Miss_rate = 0.679, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[14]: Access = 200803, Miss = 133826, Miss_rate = 0.666, Pending_hits = 95, Reservation_fails = 473
L2_cache_bank[15]: Access = 198306, Miss = 132865, Miss_rate = 0.670, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[16]: Access = 199542, Miss = 133215, Miss_rate = 0.668, Pending_hits = 120, Reservation_fails = 498
L2_cache_bank[17]: Access = 197755, Miss = 132232, Miss_rate = 0.669, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[18]: Access = 198540, Miss = 132559, Miss_rate = 0.668, Pending_hits = 83, Reservation_fails = 2576
L2_cache_bank[19]: Access = 196796, Miss = 133503, Miss_rate = 0.678, Pending_hits = 69, Reservation_fails = 237
L2_cache_bank[20]: Access = 199801, Miss = 133054, Miss_rate = 0.666, Pending_hits = 175, Reservation_fails = 2162
L2_cache_bank[21]: Access = 199317, Miss = 134514, Miss_rate = 0.675, Pending_hits = 105, Reservation_fails = 157
L2_cache_bank[22]: Access = 201486, Miss = 133848, Miss_rate = 0.664, Pending_hits = 110, Reservation_fails = 366
L2_cache_bank[23]: Access = 198428, Miss = 137036, Miss_rate = 0.691, Pending_hits = 86, Reservation_fails = 385
L2_total_cache_accesses = 4840422
L2_total_cache_misses = 3351898
L2_total_cache_miss_rate = 0.6925
L2_total_cache_pending_hits = 2908
L2_total_cache_reservation_fails = 247325
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1485560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2762311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 247325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 578667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2908
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4829446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 247325
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.144

icnt_total_pkts_mem_to_simt=4840422
icnt_total_pkts_simt_to_mem=4840422
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4840422
Req_Network_cycles = 966573
Req_Network_injected_packets_per_cycle =       5.0078 
Req_Network_conflicts_per_cycle =       9.4560
Req_Network_conflicts_per_cycle_util =       9.7275
Req_Bank_Level_Parallism =       5.1516
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      21.7117
Req_Network_out_buffer_full_per_cycle =       0.3598
Req_Network_out_buffer_avg_util =      36.1503

Reply_Network_injected_packets_num = 4840422
Reply_Network_cycles = 966573
Reply_Network_injected_packets_per_cycle =        5.0078
Reply_Network_conflicts_per_cycle =        1.9946
Reply_Network_conflicts_per_cycle_util =       2.0637
Reply_Bank_Level_Parallism =       5.1813
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7100
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1669
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 6 min, 32 sec (7592 sec)
gpgpu_simulation_rate = 2978 (inst/sec)
gpgpu_simulation_rate = 127 (cycle/sec)
gpgpu_silicon_slowdown = 10748031x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 7585579.2230 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.100202]
Verifying...
	runtime [serial] = 17.633000 ms.
Total element = 87804, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 8773 || total err Element = 8773
	[max error  0.999927, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
