

================================================================
== Vitis HLS Report for 'gemm_stage_0_Pipeline_VITIS_LOOP_46_2'
================================================================
* Date:           Sat Jan 10 19:38:12 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       17|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       17|       63|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_85_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln46_fu_79_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  27|          15|          11|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_iv0_1  |   9|          2|    7|         14|
    |p_iv0_fu_40               |   9|          2|    7|         14|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  36|          8|   16|         32|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |p_iv0_cast_reg_111       |  7|   0|   64|         57|
    |p_iv0_fu_40              |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   74|         57|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  gemm_stage_0_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  gemm_stage_0_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  gemm_stage_0_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  gemm_stage_0_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  gemm_stage_0_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  gemm_stage_0_Pipeline_VITIS_LOOP_46_2|  return value|
|v2_0_0_0_full_n    |   in|    1|  ap_ctrl_hs|  gemm_stage_0_Pipeline_VITIS_LOOP_46_2|  return value|
|v2_0_0_0_write     |  out|    1|  ap_ctrl_hs|  gemm_stage_0_Pipeline_VITIS_LOOP_46_2|  return value|
|c_row_address0     |  out|    6|   ap_memory|                                  c_row|         array|
|c_row_ce0          |  out|    1|   ap_memory|                                  c_row|         array|
|c_row_q0           |   in|   32|   ap_memory|                                  c_row|         array|
|v2_0_0_0_address0  |  out|    6|    mem_fifo|                               v2_0_0_0|         array|
|v2_0_0_0_ce0       |  out|    1|    mem_fifo|                               v2_0_0_0|         array|
|v2_0_0_0_we0       |  out|    1|    mem_fifo|                               v2_0_0_0|         array|
|v2_0_0_0_d0        |  out|   32|    mem_fifo|                               v2_0_0_0|         array|
+-------------------+-----+-----+------------+---------------------------------------+--------------+

