Analysis & Synthesis report for ECEN404FSM
Thu Nov  7 12:48:13 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |top_commutation|FSM:PhaseC|NextState
 10. State Machine - |top_commutation|FSM:PhaseC|State
 11. State Machine - |top_commutation|FSM:PhaseB|NextState
 12. State Machine - |top_commutation|FSM:PhaseB|State
 13. State Machine - |top_commutation|FSM:PhaseA|NextState
 14. State Machine - |top_commutation|FSM:PhaseA|State
 15. State Machine - |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0
 21. Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0|ThresADC_altpll_0_stdsync_sv6:stdsync2|ThresADC_altpll_0_dffpipe_l2c:dffpipe3
 22. Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 23. Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 24. Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 25. Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated
 26. Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 28. Parameter Settings for User Entity Instance: InternalClock:u0|altera_int_osc:int_osc_0
 29. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
 30. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 31. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 32. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 33. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 34. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 35. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 36. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 37. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal
 38. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl
 39. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal
 40. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram
 41. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal
 43. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_avalon_st_splitter:st_splitter_internal
 44. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter
 45. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001
 46. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_002
 47. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller
 48. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. scfifo Parameter Settings by Entity Instance
 51. altsyncram Parameter Settings by Entity Instance
 52. Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 53. Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller"
 54. Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_avalon_st_splitter:st_splitter_internal"
 55. Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal|altera_modular_adc_threshold_detect_com:u_threshd_com"
 56. Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram"
 57. Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal"
 58. Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 59. Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
 60. Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0"
 61. Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0|ThresADC_altpll_0_altpll_4s22:sd1"
 62. Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0"
 63. Port Connectivity Checks: "InternalClock:u0"
 64. Post-Synthesis Netlist Statistics for Top Partition
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages
 67. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov  7 12:48:13 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; ECEN404FSM                                     ;
; Top-level Entity Name              ; top_commutation                                ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 216                                            ;
;     Total combinational functions  ; 168                                            ;
;     Dedicated logic registers      ; 152                                            ;
; Total registers                    ; 152                                            ;
; Total pins                         ; 29                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M04SAE144C8G     ;                    ;
; Top-level entity name                                            ; top_commutation    ; ECEN404FSM         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                                                                         ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                             ; Library       ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; top_commutation_404.v                                                                                                                    ; yes             ; User Verilog HDL File              ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/top_commutation_404.v                                                                           ;               ;
; adc_poll.v                                                                                                                               ; yes             ; User Verilog HDL File              ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/adc_poll.v                                                                                      ;               ;
; ../../../Downloads/ECEN403FSM-main/StateMachine.v                                                                                        ; yes             ; User Verilog HDL File              ; C:/Users/Clown/Downloads/ECEN403FSM-main/StateMachine.v                                                                                  ;               ;
; ../../../Downloads/ECEN403FSM-main/commutation_dev.v                                                                                     ; yes             ; User Verilog HDL File              ; C:/Users/Clown/Downloads/ECEN403FSM-main/commutation_dev.v                                                                               ;               ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/internalclock/internalclock.v                                                             ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/internalclock/internalclock.v                                                             ; InternalClock ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/internalclock/submodules/altera_int_osc.v                                                 ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/internalclock/submodules/altera_int_osc.v                                                 ; InternalClock ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/thresadc.v                                                                       ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/thresadc.v                                                                       ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_altpll_0.v                                                   ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_altpll_0.v                                                   ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0.v                                              ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0.v                                              ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter.v                            ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter.v                            ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001.v                        ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001.v                        ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv      ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv      ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv     ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv          ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv          ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv          ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv          ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_avalon_st_splitter.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_avalon_st_splitter.sv                                          ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_control.v                                          ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_control.v                                          ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_control_avrg_fifo.v                                ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_control_avrg_fifo.v                                ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_control_fsm.v                                      ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_control_fsm.v                                      ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_sample_store.v                                     ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_sample_store.v                                     ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_sample_store_ram.v                                 ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_sample_store_ram.v                                 ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_sequencer.v                                        ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_sequencer.v                                        ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_sequencer_csr.v                                    ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_sequencer_csr.v                                    ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_sequencer_ctrl.v                                   ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_sequencer_ctrl.v                                   ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_threshold_detect.v                                 ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_threshold_detect.v                                 ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_threshold_detect_com.v                             ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_modular_adc_threshold_detect_com.v                             ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_reset_controller.v                                             ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_reset_controller.v                                             ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_reset_synchronizer.v                                           ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/altera_reset_synchronizer.v                                           ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/chsel_code_converter_sw_to_hw.v                                       ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/chsel_code_converter_sw_to_hw.v                                       ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v                              ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v                              ; ThresADC      ;
; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/fiftyfivenm_adcblock_top_wrapper.v                                    ; yes             ; Auto-Found Verilog HDL File        ; c:/users/clown/desktop/folder/ecen404fsm/db/ip/thresadc/submodules/fiftyfivenm_adcblock_top_wrapper.v                                    ; ThresADC      ;
; altera_std_synchronizer.v                                                                                                                ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                              ;               ;
; scfifo.tdf                                                                                                                               ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf                                                                             ;               ;
; a_regfifo.inc                                                                                                                            ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/a_regfifo.inc                                                                          ;               ;
; a_dpfifo.inc                                                                                                                             ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/a_dpfifo.inc                                                                           ;               ;
; a_i2fifo.inc                                                                                                                             ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/a_i2fifo.inc                                                                           ;               ;
; a_fffifo.inc                                                                                                                             ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/a_fffifo.inc                                                                           ;               ;
; a_f2fifo.inc                                                                                                                             ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/a_f2fifo.inc                                                                           ;               ;
; aglobal231.inc                                                                                                                           ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/aglobal231.inc                                                                         ;               ;
; db/scfifo_ds61.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/scfifo_ds61.tdf                                                                              ;               ;
; db/a_dpfifo_3o41.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/a_dpfifo_3o41.tdf                                                                            ;               ;
; db/a_fefifo_c6e.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/a_fefifo_c6e.tdf                                                                             ;               ;
; db/cntr_337.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/cntr_337.tdf                                                                                 ;               ;
; db/altsyncram_rqn1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf                                                                          ;               ;
; db/cntr_n2b.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/cntr_n2b.tdf                                                                                 ;               ;
; altsyncram.tdf                                                                                                                           ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;               ;
; stratix_ram_block.inc                                                                                                                    ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;               ;
; lpm_mux.inc                                                                                                                              ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;               ;
; lpm_decode.inc                                                                                                                           ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;               ;
; a_rdenreg.inc                                                                                                                            ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;               ;
; altrom.inc                                                                                                                               ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/altrom.inc                                                                             ;               ;
; altram.inc                                                                                                                               ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/altram.inc                                                                             ;               ;
; altdpram.inc                                                                                                                             ; yes             ; Megafunction                       ; d:/intelfpga_lite/quartus/libraries/megafunctions/altdpram.inc                                                                           ;               ;
; db/altsyncram_v5s1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf                                                                          ;               ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                         ;
+---------------------------------------------+-------------------------------------------------------+
; Resource                                    ; Usage                                                 ;
+---------------------------------------------+-------------------------------------------------------+
; Estimated Total logic elements              ; 216                                                   ;
;                                             ;                                                       ;
; Total combinational functions               ; 168                                                   ;
; Logic element usage by number of LUT inputs ;                                                       ;
;     -- 4 input functions                    ; 115                                                   ;
;     -- 3 input functions                    ; 21                                                    ;
;     -- <=2 input functions                  ; 32                                                    ;
;                                             ;                                                       ;
; Logic elements by mode                      ;                                                       ;
;     -- normal mode                          ; 168                                                   ;
;     -- arithmetic mode                      ; 0                                                     ;
;                                             ;                                                       ;
; Total registers                             ; 152                                                   ;
;     -- Dedicated logic registers            ; 152                                                   ;
;     -- I/O registers                        ; 0                                                     ;
;                                             ;                                                       ;
; I/O pins                                    ; 29                                                    ;
;                                             ;                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                     ;
;                                             ;                                                       ;
; Maximum fan-out node                        ; InternalClock:u0|altera_int_osc:int_osc_0|wire_clkout ;
; Maximum fan-out                             ; 152                                                   ;
; Total fan-out                               ; 1045                                                  ;
; Average fan-out                             ; 2.76                                                  ;
+---------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                  ;
+----------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------+-----------------+---------------+
; Compilation Hierarchy Node       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                        ; Entity Name     ; Library Name  ;
+----------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------+-----------------+---------------+
; |top_commutation                 ; 168 (21)            ; 152 (20)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 29   ; 0            ; 0          ; |top_commutation                                           ; top_commutation ; work          ;
;    |FSM:PhaseA|                  ; 49 (49)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_commutation|FSM:PhaseA                                ; FSM             ; work          ;
;    |FSM:PhaseB|                  ; 49 (49)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_commutation|FSM:PhaseB                                ; FSM             ; work          ;
;    |FSM:PhaseC|                  ; 49 (49)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_commutation|FSM:PhaseC                                ; FSM             ; work          ;
;    |InternalClock:u0|            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_commutation|InternalClock:u0                          ; InternalClock   ; InternalClock ;
;       |altera_int_osc:int_osc_0| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_commutation|InternalClock:u0|altera_int_osc:int_osc_0 ; altera_int_osc  ; InternalClock ;
+----------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------+-----------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; Vendor ; IP Core Name                        ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                               ; IP Include File                                             ;
+--------+-------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; N/A    ; Qsys                                ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll                                                                                                                                                                                                  ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; altpll                              ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0                                                                                                                                                                       ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; altera_modular_adc                  ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0                                                                                                                                                             ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; altera_avalon_st_adapter            ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter                                                                                                  ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; data_format_adapter                 ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter|ThresADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0             ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; timing_adapter                      ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter|ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0                       ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; timing_adapter                      ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter|ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1                       ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; altera_avalon_st_adapter            ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                          ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; data_format_adapter                 ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001|ThresADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0 ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; timing_adapter                      ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001|ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0           ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; timing_adapter                      ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001|ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1           ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; altera_avalon_st_adapter            ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                          ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; data_format_adapter                 ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_002|ThresADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0 ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; timing_adapter                      ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_002|ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0           ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; timing_adapter                      ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_002|ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1           ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; altera_modular_adc_control          ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                 ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; altera_modular_adc_sample_store     ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal                                                                                                       ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; altera_modular_adc_sequencer        ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal                                                                                                             ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; altera_avalon_st_splitter           ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_avalon_st_splitter:st_splitter_internal                                                                                                              ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; altera_modular_adc_threshold_detect ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal                                                                                               ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; Altera ; altera_reset_controller             ; 23.1    ; N/A          ; N/A          ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller                                                                                                                                                           ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/ThresADC.qsys      ;
; N/A    ; altera_int_osc                      ; 23.1    ; N/A          ; N/A          ; |top_commutation|InternalClock:u0                                                                                                                                                                                                                             ; C:/Users/Clown/Desktop/Folder/ECEN404FSM/InternalClock.qsys ;
+--------+-------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_commutation|FSM:PhaseC|NextState                                                                                                                                                                                                                                          ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; NextState.1111 ; NextState.1110 ; NextState.1101 ; NextState.1100 ; NextState.1011 ; NextState.1010 ; NextState.1001 ; NextState.1000 ; NextState.0111 ; NextState.0110 ; NextState.0101 ; NextState.0100 ; NextState.0011 ; NextState.0010 ; NextState.0001 ; NextState.0000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; NextState.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; NextState.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; NextState.0010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; NextState.0011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; NextState.0100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; NextState.0101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.0110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.0111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_commutation|FSM:PhaseC|State                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; State.1111 ; State.1110 ; State.1101 ; State.1100 ; State.1011 ; State.1010 ; State.1001 ; State.1000 ; State.0111 ; State.0110 ; State.0101 ; State.0100 ; State.0011 ; State.0010 ; State.0001 ; State.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; State.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; State.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; State.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; State.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; State.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; State.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.0110 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.0111 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1011 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1100 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1101 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1110 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_commutation|FSM:PhaseB|NextState                                                                                                                                                                                                                                          ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; NextState.1111 ; NextState.1110 ; NextState.1101 ; NextState.1100 ; NextState.1011 ; NextState.1010 ; NextState.1001 ; NextState.1000 ; NextState.0111 ; NextState.0110 ; NextState.0101 ; NextState.0100 ; NextState.0011 ; NextState.0010 ; NextState.0001 ; NextState.0000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; NextState.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; NextState.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; NextState.0010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; NextState.0011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; NextState.0100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; NextState.0101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.0110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.0111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_commutation|FSM:PhaseB|State                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; State.1111 ; State.1110 ; State.1101 ; State.1100 ; State.1011 ; State.1010 ; State.1001 ; State.1000 ; State.0111 ; State.0110 ; State.0101 ; State.0100 ; State.0011 ; State.0010 ; State.0001 ; State.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; State.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; State.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; State.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; State.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; State.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; State.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.0110 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.0111 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1011 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1100 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1101 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1110 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_commutation|FSM:PhaseA|NextState                                                                                                                                                                                                                                          ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; NextState.1111 ; NextState.1110 ; NextState.1101 ; NextState.1100 ; NextState.1011 ; NextState.1010 ; NextState.1001 ; NextState.1000 ; NextState.0111 ; NextState.0110 ; NextState.0101 ; NextState.0100 ; NextState.0011 ; NextState.0010 ; NextState.0001 ; NextState.0000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; NextState.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; NextState.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; NextState.0010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; NextState.0011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; NextState.0100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; NextState.0101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.0110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.0111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; NextState.1111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_commutation|FSM:PhaseA|State                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; State.1111 ; State.1110 ; State.1101 ; State.1100 ; State.1011 ; State.1010 ; State.1001 ; State.1000 ; State.0111 ; State.0110 ; State.0101 ; State.0100 ; State.0011 ; State.0010 ; State.0001 ; State.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; State.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; State.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; State.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; State.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; State.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; State.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.0110 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.0111 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1011 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1100 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1101 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1110 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; State.1111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                              ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FSM:PhaseC|CntTot[2]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; FSM:PhaseB|CntTot[2]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; FSM:PhaseA|CntTot[2]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|mode[0..2]                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0|ThresADC_altpll_0_altpll_4s22:sd1|pll_lock_sync                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|slot_num[0..5]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_eop                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_eop_dly                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_eop                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|run                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|sw_clr_run                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; FSM:PhaseC|CntTot[0]                                                                                                                                                                                                                                                                                                                                                   ; Merged with FSM:PhaseC|CntTot[3]                                                                                                                                                                         ;
; FSM:PhaseB|CntTot[0]                                                                                                                                                                                                                                                                                                                                                   ; Merged with FSM:PhaseB|CntTot[3]                                                                                                                                                                         ;
; FSM:PhaseA|CntTot[0]                                                                                                                                                                                                                                                                                                                                                   ; Merged with FSM:PhaseA|CntTot[3]                                                                                                                                                                         ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[2,3]                                                                                                                                                                         ; Merged with adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4] ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[2,3]                                                                                                                                                                         ; Merged with adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4] ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal|threshd_channel[3,4]                                                                                                                                                                                                    ; Merged with adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal|threshd_channel[2]                            ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[3,4]                                                                                                                                                                             ; Merged with adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[2]     ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]                                                                                                                                                                                     ; Merged with adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2]           ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|seq_state                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[2]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal|threshd_channel[2]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel[0,1]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_valid                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[0,1]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[0,1]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[0,1]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal|threshd_channel[0,1]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|channel_threshold[1,2]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                              ;
; CURRSIGNS[1,2]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1,2]                                                                                                                                                                                   ; Merged with adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]           ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[0]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[0]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal|threshd_valid                                                                                                                                                                                                           ; Merged with adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal|threshd_data                                  ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseC|NextState~2                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseC|NextState~3                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseC|NextState~4                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseC|NextState~5                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseC|State~36                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseC|State~37                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseC|State~38                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseC|State~39                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseB|NextState~2                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseB|NextState~3                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseB|NextState~4                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseB|NextState~5                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseB|State~36                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseB|State~37                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseB|State~38                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseB|State~39                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseA|NextState~2                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseA|NextState~3                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseA|NextState~4                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseA|NextState~5                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseA|State~36                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseA|State~37                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseA|State~38                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                              ;
; FSM:PhaseA|State~39                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp    ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.CONV                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.CONV_DLY1                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY2                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY3                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[1..11]                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[1..11]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal|threshd_data                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|channel_threshold[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                              ;
; CURRSIGNS[0]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|eoc_synch_dly                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]                                                                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|soc                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1                                                                                                                                            ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_SOC                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|clk_dft_synch_dly                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_CH                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_DONE                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[7]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_TSEN                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.IDLE                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1                                                                                                                                        ; Lost fanout                                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[0..5]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; Total Number of Removed Registers = 198                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                      ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                           ; Stuck at GND                   ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5],                              ;
;                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4],                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3],                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2],                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1],                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0],                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[3], ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[2], ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[1], ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0], ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[17],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[16],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[15],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[14],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[13],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[12],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[11],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[9],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[8],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[7],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[6],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[5],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[4],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[0],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[11],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[9],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[8],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[7],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[6],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[5],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[4],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal|threshd_data,                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[7],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[5],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[4],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[0]                                                                                                                                                                               ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|mode[2]                                                                                                                                                ; Stuck at GND                   ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|sw_clr_run,                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|seq_state,                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal|threshd_channel[2],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_valid,                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[0],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[0],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[0],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal|threshd_channel[1],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal|threshd_channel[0],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|channel_threshold[2],                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|channel_threshold[1], CURRSIGNS[1], CURRSIGNS[2],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[0],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[11],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[9],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[8],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[7],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[6],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[5],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[4],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|channel_threshold[0], CURRSIGNS[0],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1                                                                                                                                          ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                                                                  ; Stuck at GND                   ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0|ThresADC_altpll_0_altpll_4s22:sd1|pll_lock_sync,                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|clk_dft_synch_dly,                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1                                                                                                                                      ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                      ; Stuck at GND                   ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_SOC,                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_CH,                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_TSEN,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN,                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.IDLE                                                                                                                                                                            ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.CONV_DLY1                                                                                                                                     ; Stuck at GND                   ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp,                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend,                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid,                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_DONE                                                                                                                                                                     ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                     ; Stuck at GND                   ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|soc,                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd,                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                    ;                                ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                            ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_eop_dly                                                                                                                                              ; Lost Fanouts                   ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|eoc_synch_dly                                                                                                                                                                              ;
; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full ; Stuck at GND                   ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                              ;
;                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 152   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 48    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 60    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0 ;
+----------------+-------+------+---------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                            ;
+----------------+-------+------+---------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                                    ;
+----------------+-------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0|ThresADC_altpll_0_stdsync_sv6:stdsync2|ThresADC_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalClock:u0|altera_int_osc:int_osc_0 ;
+-----------------+--------+-------------------------------------------------------------+
; Parameter Name  ; Value  ; Type                                                        ;
+-----------------+--------+-------------------------------------------------------------+
; DEVICE_FAMILY   ; MAX 10 ; String                                                      ;
; DEVICE_ID       ; 04     ; String                                                      ;
; CLOCK_FREQUENCY ; 55     ; String                                                      ;
+-----------------+--------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                            ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                  ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                  ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                  ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                  ;
; refsel                          ; 1     ; Signed Integer                                                                                                                  ;
; device_partname_fivechar_prefix ; 10M04 ; String                                                                                                                          ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                  ;
; analog_input_pin_mask           ; 65539 ; Signed Integer                                                                                                                  ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                  ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                                  ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                  ;
; reference_voltage_sim           ; 65536 ; Signed Integer                                                                                                                  ;
; simfilename_ch0                 ;       ; String                                                                                                                          ;
; simfilename_ch1                 ;       ; String                                                                                                                          ;
; simfilename_ch2                 ;       ; String                                                                                                                          ;
; simfilename_ch3                 ;       ; String                                                                                                                          ;
; simfilename_ch4                 ;       ; String                                                                                                                          ;
; simfilename_ch5                 ;       ; String                                                                                                                          ;
; simfilename_ch6                 ;       ; String                                                                                                                          ;
; simfilename_ch7                 ;       ; String                                                                                                                          ;
; simfilename_ch8                 ;       ; String                                                                                                                          ;
; simfilename_ch9                 ;       ; String                                                                                                                          ;
; simfilename_ch10                ;       ; String                                                                                                                          ;
; simfilename_ch11                ;       ; String                                                                                                                          ;
; simfilename_ch12                ;       ; String                                                                                                                          ;
; simfilename_ch13                ;       ; String                                                                                                                          ;
; simfilename_ch14                ;       ; String                                                                                                                          ;
; simfilename_ch15                ;       ; String                                                                                                                          ;
; simfilename_ch16                ;       ; String                                                                                                                          ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                                                   ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                           ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                      ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                            ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                            ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                            ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                            ;
; refsel                          ; 1     ; Signed Integer                                                                                                                                                            ;
; device_partname_fivechar_prefix ; 10M04 ; String                                                                                                                                                                    ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                            ;
; analog_input_pin_mask           ; 65539 ; Signed Integer                                                                                                                                                            ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                            ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                            ;
; reference_voltage_sim           ; 65536 ; Signed Integer                                                                                                                                                            ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch10                ;       ; String                                                                                                                                                                    ;
; simfilename_ch11                ;       ; String                                                                                                                                                                    ;
; simfilename_ch12                ;       ; String                                                                                                                                                                    ;
; simfilename_ch13                ;       ; String                                                                                                                                                                    ;
; simfilename_ch14                ;       ; String                                                                                                                                                                    ;
; simfilename_ch15                ;       ; String                                                                                                                                                                    ;
; simfilename_ch16                ;       ; String                                                                                                                                                                    ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                            ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M04 ; String                                                                                                                                                                                                          ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                  ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                               ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                                     ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; refsel                          ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; device_partname_fivechar_prefix ; 10M04 ; String                                                                                                                                                                                                                             ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; analog_input_pin_mask           ; 65539 ; Signed Integer                                                                                                                                                                                                                     ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; reference_voltage_sim           ; 65536 ; Signed Integer                                                                                                                                                                                                                     ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                             ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                             ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                               ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE    ; 0     ; Signed Integer                                                                                                                                     ;
; CSD_LENGTH       ; 3     ; Signed Integer                                                                                                                                     ;
; CSD_SLOT_0       ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_1       ; 00001 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_2       ; 00010 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_3       ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_4       ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_5       ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_6       ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_7       ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_8       ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_9       ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_10      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_11      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_12      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_13      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_14      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_15      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_16      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_17      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_18      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_19      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_20      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_21      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_22      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_23      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_24      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_25      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_26      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_27      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_28      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_29      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_30      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_31      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_32      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_33      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_34      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_35      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_36      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_37      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_38      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_39      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_40      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_41      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_42      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_43      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_44      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_45      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_46      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_47      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_48      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_49      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_50      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_51      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_52      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_53      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_54      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_55      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_56      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_57      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_58      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_59      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_60      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_61      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_62      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_63      ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_0_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_1_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_2_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_3_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_4_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_5_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_6_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_7_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_8_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_9_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_10_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_11_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_12_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_13_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_14_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_15_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_16_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_17_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_18_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_19_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_20_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_21_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_22_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_23_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_24_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_25_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_26_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_27_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_28_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_29_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_30_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_31_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_32_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_33_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_34_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_35_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_36_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_37_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_38_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_39_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_40_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_41_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_42_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_43_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_44_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_45_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_46_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_47_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_48_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_49_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_50_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_51_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_52_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_53_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_54_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_55_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_56_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_57_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_58_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_59_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_60_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_61_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_62_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
; CSD_SLOT_63_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                    ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CSD_LENGTH     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; CSD_ASIZE      ; 2     ; Signed Integer                                                                                                                                                                                    ;
; CSD_SLOT_0     ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_1     ; 00001 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_2     ; 00010 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_3     ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_4     ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_5     ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_6     ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_7     ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_8     ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_9     ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_10    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_11    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_12    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_13    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_14    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_15    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_16    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_17    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_18    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_19    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_20    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_21    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_22    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_23    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_24    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_25    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_26    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_27    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_28    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_29    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_30    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_31    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_32    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_33    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_34    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_35    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_36    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_37    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_38    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_39    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_40    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_41    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_42    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_43    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_44    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_45    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_46    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_47    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_48    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_49    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_50    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_51    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_52    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_53    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_54    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_55    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_56    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_57    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_58    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_59    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_60    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_61    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_62    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
; CSD_SLOT_63    ; 00000 ; Unsigned Binary                                                                                                                                                                                   ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE  ; 0     ; Signed Integer                                                                                                                                             ;
; RSP_DATA_WIDTH ; 12    ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_v5s1      ; Untyped                                                                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal ;
+----------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                                                                  ;
+----------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; CH_LOW_EN      ; 000000000000000000 ; Unsigned Binary                                                                                                                                       ;
; CH_HIGH_EN     ; 000000000000000111 ; Unsigned Binary                                                                                                                                       ;
; CH0_LOW_VAL    ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH1_LOW_VAL    ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH2_LOW_VAL    ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH3_LOW_VAL    ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH4_LOW_VAL    ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH5_LOW_VAL    ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH6_LOW_VAL    ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH7_LOW_VAL    ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH8_LOW_VAL    ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH9_LOW_VAL    ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH10_LOW_VAL   ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH11_LOW_VAL   ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH12_LOW_VAL   ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH13_LOW_VAL   ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH14_LOW_VAL   ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH15_LOW_VAL   ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH16_LOW_VAL   ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH17_LOW_VAL   ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH0_HIGH_VAL   ; 011111000001       ; Unsigned Binary                                                                                                                                       ;
; CH1_HIGH_VAL   ; 011111000001       ; Unsigned Binary                                                                                                                                       ;
; CH2_HIGH_VAL   ; 011111000001       ; Unsigned Binary                                                                                                                                       ;
; CH3_HIGH_VAL   ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH4_HIGH_VAL   ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH5_HIGH_VAL   ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH6_HIGH_VAL   ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH7_HIGH_VAL   ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH8_HIGH_VAL   ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH9_HIGH_VAL   ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH10_HIGH_VAL  ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH11_HIGH_VAL  ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH12_HIGH_VAL  ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH13_HIGH_VAL  ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH14_HIGH_VAL  ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH15_HIGH_VAL  ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH16_HIGH_VAL  ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
; CH17_HIGH_VAL  ; 000000000000       ; Unsigned Binary                                                                                                                                       ;
+----------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_avalon_st_splitter:st_splitter_internal ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUMBER_OF_OUTPUTS ; 2     ; Signed Integer                                                                                                                                   ;
; QUALIFY_VALID_OUT ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH        ; 12    ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL   ; 12    ; Signed Integer                                                                                                                                   ;
; USE_PACKETS       ; 1     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH     ; 5     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH       ; 1     ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH       ; 1     ; Signed Integer                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 12    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 1     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 12    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 5     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 0     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 12    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 5     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 0     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 12    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 1     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 12    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 5     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 0     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 12    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 5     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 0     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 12    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 1     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 12    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 5     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 0     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 12    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 5     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 0     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                     ;
+---------------------------+----------+------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                           ;
+---------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                   ;
; Entity Instance            ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                        ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                                                                                                   ;
; Entity Instance                           ; adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                         ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                   ;
+----------------+--------+----------+---------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                              ;
+----------------+--------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_avalon_st_splitter:st_splitter_internal" ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                           ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in0_ready           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in0_error           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out0_ready          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out0_error          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out1_ready          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out1_error          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out2_ready          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out2_valid          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out2_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out2_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out2_empty          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out2_channel        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out2_error          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out2_data           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out3_ready          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out3_valid          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out3_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out3_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out3_empty          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out3_channel        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out3_error          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out3_data           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out4_ready          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out4_valid          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out4_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out4_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out4_empty          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out4_channel        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out4_error          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out4_data           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out5_ready          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out5_valid          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out5_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out5_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out5_empty          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out5_channel        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out5_error          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out5_data           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out6_ready          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out6_valid          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out6_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out6_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out6_empty          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out6_channel        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out6_error          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out6_data           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out7_ready          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out7_valid          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out7_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out7_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out7_empty          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out7_channel        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out7_error          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out7_data           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out8_ready          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out8_valid          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out8_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out8_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out8_empty          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out8_channel        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out8_error          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out8_data           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out9_ready          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out9_valid          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out9_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out9_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out9_empty          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out9_channel        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out9_error          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out9_data           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out10_ready         ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out10_valid         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out10_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out10_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out10_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out10_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out10_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out10_data          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out11_ready         ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out11_valid         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out11_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out11_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out11_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out11_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out11_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out11_data          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out12_ready         ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out12_valid         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out12_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out12_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out12_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out12_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out12_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out12_data          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out13_ready         ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out13_valid         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out13_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out13_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out13_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out13_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out13_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out13_data          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out14_ready         ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out14_valid         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out14_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out14_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out14_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out14_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out14_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out14_data          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out15_ready         ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out15_valid         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out15_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out15_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out15_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out15_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out15_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out15_data          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal|altera_modular_adc_threshold_detect_com:u_threshd_com" ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                                                                  ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; low_thd_val        ; Input ; Info     ; Stuck at GND                                                                                                                                                                             ;
; high_thd_val[5..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                             ;
; high_thd_val[11]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                             ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                       ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[15..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                  ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; cmd_ready_2   ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; cmd_valid_2   ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; cmd_channel_2 ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; cmd_sop_2     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; cmd_eop_2     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                     ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                      ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                      ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0" ;
+----------------------------+--------+----------+-------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                     ;
+----------------------------+--------+----------+-------------------------------------------------------------+
; sequencer_csr_address      ; Input  ; Info     ; Explicitly unconnected                                      ;
; sequencer_csr_read         ; Input  ; Info     ; Explicitly unconnected                                      ;
; sequencer_csr_write        ; Input  ; Info     ; Explicitly unconnected                                      ;
; sequencer_csr_writedata    ; Input  ; Info     ; Explicitly unconnected                                      ;
; sequencer_csr_readdata     ; Output ; Info     ; Explicitly unconnected                                      ;
; sample_store_csr_address   ; Input  ; Info     ; Explicitly unconnected                                      ;
; sample_store_csr_read      ; Input  ; Info     ; Explicitly unconnected                                      ;
; sample_store_csr_write     ; Input  ; Info     ; Explicitly unconnected                                      ;
; sample_store_csr_writedata ; Input  ; Info     ; Explicitly unconnected                                      ;
; sample_store_csr_readdata  ; Output ; Info     ; Explicitly unconnected                                      ;
; sample_store_irq_irq       ; Output ; Info     ; Explicitly unconnected                                      ;
+----------------------------+--------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0|ThresADC_altpll_0_altpll_4s22:sd1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0" ;
+--------------------+--------+----------+-----------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                   ;
+--------------------+--------+----------+-----------------------------------------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected                                    ;
; write              ; Input  ; Info     ; Explicitly unconnected                                    ;
; address            ; Input  ; Info     ; Explicitly unconnected                                    ;
; readdata           ; Output ; Info     ; Explicitly unconnected                                    ;
; writedata          ; Input  ; Info     ; Explicitly unconnected                                    ;
; scandone           ; Output ; Info     ; Explicitly unconnected                                    ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                                    ;
; c1                 ; Output ; Info     ; Explicitly unconnected                                    ;
; c2                 ; Output ; Info     ; Explicitly unconnected                                    ;
; c3                 ; Output ; Info     ; Explicitly unconnected                                    ;
; c4                 ; Output ; Info     ; Explicitly unconnected                                    ;
; areset             ; Input  ; Info     ; Stuck at GND                                              ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                                    ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                              ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                              ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                              ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                              ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                              ;
; scandata           ; Input  ; Info     ; Stuck at GND                                              ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                              ;
+--------------------+--------+----------+-----------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "InternalClock:u0"       ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; oscena ; Input ; Info     ; Explicitly unconnected ;
+--------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+------------------------+----------------------------+
; Type                   ; Count                      ;
+------------------------+----------------------------+
; boundary_port          ; 29                         ;
; cycloneiii_ff          ; 152                        ;
;     ENA                ; 12                         ;
;     ENA CLR            ; 48                         ;
;     plain              ; 92                         ;
; cycloneiii_lcell_comb  ; 168                        ;
;     normal             ; 168                        ;
;         0 data inputs  ; 1                          ;
;         1 data inputs  ; 1                          ;
;         2 data inputs  ; 30                         ;
;         3 data inputs  ; 21                         ;
;         4 data inputs  ; 115                        ;
; fiftyfivenm_oscillator ; 1                          ;
;                        ;                            ;
; Max LUT depth          ; 3.00                       ;
; Average LUT depth      ; 1.47                       ;
+------------------------+----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Nov  7 12:47:51 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ECEN404FSM -c ECEN404FSM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "InternalClock.qsys"
Info (12250): 2024.11.07.12:48:00 Progress: Loading ECEN404FSM/InternalClock.qsys
Info (12250): 2024.11.07.12:48:00 Progress: Reading input file
Info (12250): 2024.11.07.12:48:00 Progress: Adding int_osc_0 [altera_int_osc 23.1]
Info (12250): 2024.11.07.12:48:01 Progress: Parameterizing module int_osc_0
Info (12250): 2024.11.07.12:48:01 Progress: Building connections
Info (12250): 2024.11.07.12:48:01 Progress: Parameterizing connections
Info (12250): 2024.11.07.12:48:01 Progress: Validating
Info (12250): 2024.11.07.12:48:01 Progress: Done reading input file
Info (12250): InternalClock: Generating InternalClock "InternalClock" for QUARTUS_SYNTH
Info (12250): Int_osc_0: Generating top-level entity altera_int_osc.
Info (12250): Int_osc_0: "InternalClock" instantiated altera_int_osc "int_osc_0"
Info (12250): InternalClock: Done "InternalClock" with 2 modules, 3 files
Info (12249): Finished elaborating Platform Designer system entity "InternalClock.qsys"
Info (12248): Elaborating Platform Designer system entity "ThresADC.qsys"
Info (12250): 2024.11.07.12:48:05 Progress: Loading ECEN404FSM/ThresADC.qsys
Info (12250): 2024.11.07.12:48:05 Progress: Reading input file
Info (12250): 2024.11.07.12:48:05 Progress: Adding altpll_0 [altpll 23.1]
Info (12250): 2024.11.07.12:48:06 Progress: Parameterizing module altpll_0
Info (12250): 2024.11.07.12:48:06 Progress: Adding clk_0 [clock_source 23.1]
Info (12250): 2024.11.07.12:48:06 Progress: Parameterizing module clk_0
Info (12250): 2024.11.07.12:48:06 Progress: Adding modular_adc_0 [altera_modular_adc 23.1]
Info (12250): 2024.11.07.12:48:06 Progress: Parameterizing module modular_adc_0
Info (12250): 2024.11.07.12:48:06 Progress: Building connections
Info (12250): 2024.11.07.12:48:06 Progress: Parameterizing connections
Info (12250): 2024.11.07.12:48:06 Progress: Validating
Info (12250): 2024.11.07.12:48:07 Progress: Done reading input file
Info (12250): ThresADC.modular_adc_0.control_internal.response/st_splitter_internal.in: The sink has a empty signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info (12250): ThresADC.modular_adc_0.st_splitter_internal.out0/sample_store_internal.response: The source has a empty signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info (12250): ThresADC.modular_adc_0.st_splitter_internal.out1/threshold_detect_internal.response: The source has a empty signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning (12251): ThresADC.modular_adc_0: Interrupt sender modular_adc_0.sample_store_irq is not connected to an interrupt receiver
Warning (12251): ThresADC.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning (12251): ThresADC.modular_adc_0: modular_adc_0.sequencer_csr must be connected to an Avalon-MM master
Warning (12251): ThresADC.modular_adc_0: modular_adc_0.sample_store_csr must be connected to an Avalon-MM master
Info (12250): ThresADC: Generating ThresADC "ThresADC" for QUARTUS_SYNTH
Info (12250): Altpll_0: "ThresADC" instantiated altpll "altpll_0"
Info (12250): Avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info (12250): Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info (12250): Avalon_st_adapter: Inserting timing_adapter: timing_adapter_1
Info (12250): Avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_1
Info (12250): Avalon_st_adapter_002: Inserting data_format_adapter: data_format_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting timing_adapter: timing_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting timing_adapter: timing_adapter_1
Info (12250): Modular_adc_0: "ThresADC" instantiated altera_modular_adc "modular_adc_0"
Info (12250): Rst_controller: "ThresADC" instantiated altera_reset_controller "rst_controller"
Info (12250): Control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info (12250): Sequencer_internal: "modular_adc_0" instantiated altera_modular_adc_sequencer "sequencer_internal"
Info (12250): Sample_store_internal: "modular_adc_0" instantiated altera_modular_adc_sample_store "sample_store_internal"
Info (12250): Threshold_detect_internal: "modular_adc_0" instantiated altera_modular_adc_threshold_detect "threshold_detect_internal"
Info (12250): St_splitter_internal: "modular_adc_0" instantiated altera_avalon_st_splitter "st_splitter_internal"
Info (12250): Avalon_st_adapter: "modular_adc_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "modular_adc_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info (12250): Timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info (12250): Timing_adapter_1: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_1"
Info (12250): Data_format_adapter_0: "avalon_st_adapter_001" instantiated data_format_adapter "data_format_adapter_0"
Info (12250): Timing_adapter_0: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_0"
Info (12250): Timing_adapter_1: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_1"
Info (12250): ThresADC: Done "ThresADC" with 17 modules, 29 files
Info (12249): Finished elaborating Platform Designer system entity "ThresADC.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file top_commutation_404.v
    Info (12023): Found entity 1: top_commutation File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/top_commutation_404.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file adc_poll.v
    Info (12023): Found entity 1: adc_threshold_monitor File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/adc_poll.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/clown/downloads/ecen403fsm-main/statemachine.v
    Info (12023): Found entity 1: FSM File: C:/Users/Clown/Downloads/ECEN403FSM-main/StateMachine.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file /users/clown/downloads/ecen403fsm-main/commutation_dev.v
    Info (12023): Found entity 1: commutation_dev File: C:/Users/Clown/Downloads/ECEN403FSM-main/commutation_dev.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internalclock/internalclock.v
    Info (12023): Found entity 1: InternalClock File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/internalclock/internalclock.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internalclock/submodules/altera_int_osc.v
    Info (12023): Found entity 1: altera_int_osc File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/internalclock/submodules/altera_int_osc.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/thresadc.v
    Info (12023): Found entity 1: ThresADC File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/thresadc.v Line: 6
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/thresadc/submodules/thresadc_altpll_0.v
    Info (12023): Found entity 1: ThresADC_altpll_0_dffpipe_l2c File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_altpll_0.v Line: 38
    Info (12023): Found entity 2: ThresADC_altpll_0_stdsync_sv6 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_altpll_0.v Line: 99
    Info (12023): Found entity 3: ThresADC_altpll_0_altpll_4s22 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_altpll_0.v Line: 131
    Info (12023): Found entity 4: ThresADC_altpll_0 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_altpll_0.v Line: 214
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/thresadc_modular_adc_0.v
    Info (12023): Found entity 1: ThresADC_modular_adc_0 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter.v
    Info (12023): Found entity 1: ThresADC_modular_adc_0_avalon_st_adapter File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: ThresADC_modular_adc_0_avalon_st_adapter_001 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv
    Info (12023): Found entity 1: ThresADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv
    Info (12023): Found entity 1: ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv
    Info (12023): Found entity 1: ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv
    Info (12023): Found entity 1: ThresADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv
    Info (12023): Found entity 1: ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_0 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv
    Info (12023): Found entity 1: ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/altera_avalon_st_splitter.sv
    Info (12023): Found entity 1: altera_avalon_st_splitter File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_avalon_st_splitter.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/altera_modular_adc_sample_store.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_sample_store.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/altera_modular_adc_sample_store_ram.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store_ram File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_sample_store_ram.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/altera_modular_adc_sequencer.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_sequencer.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/altera_modular_adc_sequencer_csr.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_csr File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_sequencer_csr.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/altera_modular_adc_sequencer_ctrl.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_ctrl File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_sequencer_ctrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/altera_modular_adc_threshold_detect.v
    Info (12023): Found entity 1: altera_modular_adc_threshold_detect File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_threshold_detect.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/altera_modular_adc_threshold_detect_com.v
    Info (12023): Found entity 1: altera_modular_adc_threshold_detect_com File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_threshold_detect_com.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/thresadc/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12127): Elaborating entity "top_commutation" for the top level hierarchy
Info (12128): Elaborating entity "InternalClock" for hierarchy "InternalClock:u0" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/top_commutation_404.v Line: 46
Info (12128): Elaborating entity "altera_int_osc" for hierarchy "InternalClock:u0|altera_int_osc:int_osc_0" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/internalclock/internalclock.v Line: 18
Info (12128): Elaborating entity "adc_threshold_monitor" for hierarchy "adc_threshold_monitor:T1" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/top_commutation_404.v Line: 54
Info (12128): Elaborating entity "ThresADC" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/adc_poll.v Line: 19
Info (12128): Elaborating entity "ThresADC_altpll_0" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/thresadc.v Line: 43
Info (12128): Elaborating entity "ThresADC_altpll_0_stdsync_sv6" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0|ThresADC_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_altpll_0.v Line: 285
Info (12128): Elaborating entity "ThresADC_altpll_0_dffpipe_l2c" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0|ThresADC_altpll_0_stdsync_sv6:stdsync2|ThresADC_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_altpll_0.v Line: 117
Info (12128): Elaborating entity "ThresADC_altpll_0_altpll_4s22" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0|ThresADC_altpll_0_altpll_4s22:sd1" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_altpll_0.v Line: 291
Info (12128): Elaborating entity "ThresADC_modular_adc_0" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/thresadc.v Line: 64
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0.v Line: 116
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: d:/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "altera_modular_adc_sequencer" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0.v Line: 267
Info (12128): Elaborating entity "altera_modular_adc_sequencer_csr" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_sequencer.v Line: 214
Info (12128): Elaborating entity "altera_modular_adc_sequencer_ctrl" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_sequencer.v Line: 304
Info (12128): Elaborating entity "altera_modular_adc_sample_store" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0.v Line: 286
Info (12128): Elaborating entity "altera_modular_adc_sample_store_ram" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_sample_store.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_sample_store_ram.v Line: 107
Info (12130): Elaborated megafunction instantiation "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_sample_store_ram.v Line: 107
Info (12133): Instantiated megafunction "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_sample_store_ram.v Line: 107
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf
    Info (12023): Found entity 1: altsyncram_v5s1 File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v5s1" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated" File: d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_modular_adc_threshold_detect" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0.v Line: 338
Info (12128): Elaborating entity "altera_modular_adc_threshold_detect_com" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal|altera_modular_adc_threshold_detect_com:u_threshd_com" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_modular_adc_threshold_detect.v Line: 164
Info (12128): Elaborating entity "altera_avalon_st_splitter" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_avalon_st_splitter:st_splitter_internal" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0.v Line: 488
Info (12128): Elaborating entity "ThresADC_modular_adc_0_avalon_st_adapter" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0.v Line: 521
Info (12128): Elaborating entity "ThresADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter|ThresADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter.v Line: 224
Info (12128): Elaborating entity "ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_0" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter|ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter.v Line: 240
Warning (10036): Verilog HDL or VHDL warning at thresadc_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv(88): object "in_ready" assigned a value but never read File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv Line: 88
Info (12128): Elaborating entity "ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter|ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter.v Line: 258
Info (12128): Elaborating entity "ThresADC_modular_adc_0_avalon_st_adapter_001" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0.v Line: 554
Info (12128): Elaborating entity "ThresADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001|ThresADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001.v Line: 224
Info (12128): Elaborating entity "ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001|ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001.v Line: 242
Warning (10036): Verilog HDL or VHDL warning at thresadc_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv(90): object "in_ready" assigned a value but never read File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv Line: 90
Info (12128): Elaborating entity "ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001|ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_modular_adc_0_avalon_st_adapter_001.v Line: 258
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/thresadc.v Line: 127
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:PhaseA" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/top_commutation_404.v Line: 62
Warning (10230): Verilog HDL assignment warning at StateMachine.v(81): truncated value with size 32 to match size of target (4) File: C:/Users/Clown/Downloads/ECEN403FSM-main/StateMachine.v Line: 81
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[0]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 39
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[1]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 68
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[2]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 97
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[3]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 126
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[4]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 155
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[5]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 184
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[6]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 213
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[7]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 242
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[8]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 271
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[9]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 300
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[10]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 329
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[11]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 358
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[12]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 387
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[13]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 416
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[14]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 445
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[15]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_v5s1.tdf Line: 474
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 370
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/altsyncram_rqn1.tdf Line: 370
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0|ThresADC_altpll_0_altpll_4s22:sd1|wire_pll7_clk[0]" File: C:/Users/Clown/Desktop/Folder/ECEN404FSM/db/ip/thresadc/submodules/thresadc_altpll_0.v Line: 193
Info (286030): Timing-Driven Synthesis is running
Info (17049): 71 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Clown/Desktop/Folder/ECEN404FSM/output_files/ECEN404FSM.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 246 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 216 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 4829 megabytes
    Info: Processing ended: Thu Nov  7 12:48:13 2024
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Clown/Desktop/Folder/ECEN404FSM/output_files/ECEN404FSM.map.smsg.


