Fitter report for non_forwarding
Sat Dec 14 11:10:05 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sat Dec 14 11:10:04 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; non_forwarding                                  ;
; Top-level Entity Name              ; wrapper                                         ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C35F672C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 7,996 / 33,216 ( 24 % )                         ;
;     Total combinational functions  ; 5,673 / 33,216 ( 17 % )                         ;
;     Dedicated logic registers      ; 4,831 / 33,216 ( 15 % )                         ;
; Total registers                    ; 4831                                            ;
; Total pins                         ; 106 / 475 ( 22 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,536 / 483,840 ( 14 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C35F672C6                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; AUD_ADCDAT    ; PIN_B5        ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCLRCK   ; PIN_C5        ; QSF Assignment ;
; Location ;                ;              ; AUD_BCLK      ; PIN_B4        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACDAT    ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACLRCK   ; PIN_C6        ; QSF Assignment ;
; Location ;                ;              ; AUD_XCK       ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; CLOCK_27      ; PIN_D13       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]  ; PIN_T6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10] ; PIN_Y1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11] ; PIN_V5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]  ; PIN_V4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]  ; PIN_V3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]  ; PIN_W2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]  ; PIN_W1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]  ; PIN_U6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]  ; PIN_U7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]  ; PIN_U5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]  ; PIN_W4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]  ; PIN_W3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_0     ; PIN_AE2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_1     ; PIN_AE3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N    ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE      ; PIN_AA6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK      ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N     ; PIN_AC3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]    ; PIN_V6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]   ; PIN_AB1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]   ; PIN_AA4       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]   ; PIN_AA3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]   ; PIN_AC2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]   ; PIN_AC1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]   ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]    ; PIN_AA2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]    ; PIN_AA1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]    ; PIN_Y3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]    ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]    ; PIN_R8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]    ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]    ; PIN_V7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]    ; PIN_W6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]    ; PIN_AB2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM     ; PIN_AD2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N    ; PIN_AB4       ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM     ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N     ; PIN_AD3       ; QSF Assignment ;
; Location ;                ;              ; ENET_CLK      ; PIN_B24       ; QSF Assignment ;
; Location ;                ;              ; ENET_CMD      ; PIN_A21       ; QSF Assignment ;
; Location ;                ;              ; ENET_CS_N     ; PIN_A23       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[0]  ; PIN_D17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[10] ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[11] ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[12] ; PIN_B19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[13] ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[14] ; PIN_E18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[15] ; PIN_D18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[1]  ; PIN_C17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[2]  ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[3]  ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[4]  ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[5]  ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[6]  ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[7]  ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[8]  ; PIN_B20       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[9]  ; PIN_A20       ; QSF Assignment ;
; Location ;                ;              ; ENET_INT      ; PIN_B21       ; QSF Assignment ;
; Location ;                ;              ; ENET_RD_N     ; PIN_A22       ; QSF Assignment ;
; Location ;                ;              ; ENET_RST_N    ; PIN_B23       ; QSF Assignment ;
; Location ;                ;              ; ENET_WR_N     ; PIN_B22       ; QSF Assignment ;
; Location ;                ;              ; EXT_CLOCK     ; PIN_P26       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[0]    ; PIN_AC18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[10]   ; PIN_AE17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[11]   ; PIN_AF17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[12]   ; PIN_W16       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[13]   ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[14]   ; PIN_AC16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[15]   ; PIN_AD16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[16]   ; PIN_AE16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[17]   ; PIN_AC15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[18]   ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[19]   ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[1]    ; PIN_AB18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[20]   ; PIN_Y15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[21]   ; PIN_Y14       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[2]    ; PIN_AE19      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[3]    ; PIN_AF19      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[4]    ; PIN_AE18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[5]    ; PIN_AF18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[6]    ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[7]    ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[8]    ; PIN_AD17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[9]    ; PIN_AC17      ; QSF Assignment ;
; Location ;                ;              ; FL_CE_N       ; PIN_V17       ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[0]      ; PIN_AD19      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[1]      ; PIN_AC19      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[2]      ; PIN_AF20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[3]      ; PIN_AE20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[4]      ; PIN_AB20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[5]      ; PIN_AC20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[6]      ; PIN_AF21      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[7]      ; PIN_AE21      ; QSF Assignment ;
; Location ;                ;              ; FL_OE_N       ; PIN_W17       ; QSF Assignment ;
; Location ;                ;              ; FL_RST_N      ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; FL_WE_N       ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[0]     ; PIN_D25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[10]    ; PIN_N18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[11]    ; PIN_P18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[12]    ; PIN_G23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[13]    ; PIN_G24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[14]    ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[15]    ; PIN_G25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16]    ; PIN_H23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17]    ; PIN_H24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18]    ; PIN_J23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19]    ; PIN_J24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[1]     ; PIN_J22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20]    ; PIN_H25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21]    ; PIN_H26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22]    ; PIN_H19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23]    ; PIN_K18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24]    ; PIN_K19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25]    ; PIN_K21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26]    ; PIN_K23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27]    ; PIN_K24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28]    ; PIN_L21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29]    ; PIN_L20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[2]     ; PIN_E26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30]    ; PIN_J25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31]    ; PIN_J26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32]    ; PIN_L23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33]    ; PIN_L24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[34]    ; PIN_L25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[35]    ; PIN_L19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[3]     ; PIN_E25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[4]     ; PIN_F24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[5]     ; PIN_F23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[6]     ; PIN_J21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[7]     ; PIN_J20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[8]     ; PIN_F25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[9]     ; PIN_F26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[0]     ; PIN_K25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[10]    ; PIN_N24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[11]    ; PIN_P24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[12]    ; PIN_R25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[13]    ; PIN_R24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[14]    ; PIN_R20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[15]    ; PIN_T22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[16]    ; PIN_T23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[17]    ; PIN_T24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[18]    ; PIN_T25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[19]    ; PIN_T18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[1]     ; PIN_K26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[20]    ; PIN_T21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[21]    ; PIN_T20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[22]    ; PIN_U26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[23]    ; PIN_U25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[24]    ; PIN_U23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[25]    ; PIN_U24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[26]    ; PIN_R19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[27]    ; PIN_T19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[28]    ; PIN_U20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[29]    ; PIN_U21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[2]     ; PIN_M22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[30]    ; PIN_V26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[31]    ; PIN_V25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[32]    ; PIN_V24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[33]    ; PIN_V23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[34]    ; PIN_W25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[35]    ; PIN_W23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[3]     ; PIN_M23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[4]     ; PIN_M19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[5]     ; PIN_M20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[6]     ; PIN_N20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[7]     ; PIN_M21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[8]     ; PIN_M24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[9]     ; PIN_M25       ; QSF Assignment ;
; Location ;                ;              ; I2C_SCLK      ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; I2C_SDAT      ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; IRDA_RXD      ; PIN_AE25      ; QSF Assignment ;
; Location ;                ;              ; IRDA_TXD      ; PIN_AE24      ; QSF Assignment ;
; Location ;                ;              ; LCD_BLON      ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[0]   ; PIN_J1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[1]   ; PIN_J2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[2]   ; PIN_H1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[3]   ; PIN_H2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[4]   ; PIN_J4        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[5]   ; PIN_J3        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[6]   ; PIN_H4        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[7]   ; PIN_H3        ; QSF Assignment ;
; Location ;                ;              ; LCD_EN        ; PIN_K3        ; QSF Assignment ;
; Location ;                ;              ; LCD_ON        ; PIN_L4        ; QSF Assignment ;
; Location ;                ;              ; LCD_RS        ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; LCD_RW        ; PIN_K4        ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[0]   ; PIN_K7        ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[1]   ; PIN_F2        ; QSF Assignment ;
; Location ;                ;              ; OTG_CS_N      ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK0_N   ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK1_N   ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[0]   ; PIN_F4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[10]  ; PIN_K6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[11]  ; PIN_K5        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[12]  ; PIN_G4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[13]  ; PIN_G3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[14]  ; PIN_J6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[15]  ; PIN_K8        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[1]   ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[2]   ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[3]   ; PIN_F7        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[4]   ; PIN_J5        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[5]   ; PIN_J8        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[6]   ; PIN_J7        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[7]   ; PIN_H6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[8]   ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[9]   ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ0     ; PIN_F6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ1     ; PIN_E5        ; QSF Assignment ;
; Location ;                ;              ; OTG_FSPEED    ; PIN_F3        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT0      ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT1      ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; OTG_LSPEED    ; PIN_G6        ; QSF Assignment ;
; Location ;                ;              ; OTG_RD_N      ; PIN_G2        ; QSF Assignment ;
; Location ;                ;              ; OTG_RST_N     ; PIN_G5        ; QSF Assignment ;
; Location ;                ;              ; OTG_WR_N      ; PIN_G1        ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK       ; PIN_D26       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT       ; PIN_C24       ; QSF Assignment ;
; Location ;                ;              ; SD_CLK        ; PIN_AD25      ; QSF Assignment ;
; Location ;                ;              ; SD_CMD        ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; SD_DAT        ; PIN_AD24      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT3       ; PIN_AC23      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[0]  ; PIN_AE4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[10] ; PIN_V10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[11] ; PIN_V9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[12] ; PIN_AC7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[13] ; PIN_W8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[14] ; PIN_W10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[15] ; PIN_Y10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[16] ; PIN_AB8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[17] ; PIN_AC8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[1]  ; PIN_AF4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[2]  ; PIN_AC5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[3]  ; PIN_AC6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[4]  ; PIN_AD4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[5]  ; PIN_AD5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[6]  ; PIN_AE5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[7]  ; PIN_AF5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[8]  ; PIN_AD6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[9]  ; PIN_AD7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_CE_N     ; PIN_AC11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[0]    ; PIN_AD8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[10]   ; PIN_AE8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[11]   ; PIN_AF8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[12]   ; PIN_W11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[13]   ; PIN_W12       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[14]   ; PIN_AC9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[15]   ; PIN_AC10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[1]    ; PIN_AE6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[2]    ; PIN_AF6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[3]    ; PIN_AA9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[4]    ; PIN_AA10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[5]    ; PIN_AB10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[6]    ; PIN_AA11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[7]    ; PIN_Y11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[8]    ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[9]    ; PIN_AF7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_LB_N     ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_OE_N     ; PIN_AD10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_UB_N     ; PIN_AF9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_WE_N     ; PIN_AE10      ; QSF Assignment ;
; Location ;                ;              ; TCK           ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; TCS           ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; TDI           ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; TDO           ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[0]    ; PIN_J9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[1]    ; PIN_E8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[2]    ; PIN_H8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[3]    ; PIN_H10       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[4]    ; PIN_G9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[5]    ; PIN_F9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[6]    ; PIN_D7        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[7]    ; PIN_C7        ; QSF Assignment ;
; Location ;                ;              ; TD_HS         ; PIN_D5        ; QSF Assignment ;
; Location ;                ;              ; TD_RESET      ; PIN_C4        ; QSF Assignment ;
; Location ;                ;              ; TD_VS         ; PIN_K9        ; QSF Assignment ;
; Location ;                ;              ; UART_RXD      ; PIN_C25       ; QSF Assignment ;
; Location ;                ;              ; UART_TXD      ; PIN_B25       ; QSF Assignment ;
; Location ;                ;              ; VGA_BLANK     ; PIN_D6        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]      ; PIN_J13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]      ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]      ; PIN_F12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]      ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[4]      ; PIN_J10       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[5]      ; PIN_J11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[6]      ; PIN_C11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[7]      ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[8]      ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[9]      ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; VGA_CLK       ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]      ; PIN_B9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]      ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]      ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]      ; PIN_D10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[4]      ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[5]      ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[6]      ; PIN_G11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[7]      ; PIN_D11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[8]      ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[9]      ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; VGA_HS        ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]      ; PIN_C8        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]      ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]      ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]      ; PIN_D9        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[4]      ; PIN_C9        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[5]      ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[6]      ; PIN_H11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[7]      ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[8]      ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[9]      ; PIN_E10       ; QSF Assignment ;
; Location ;                ;              ; VGA_SYNC      ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; VGA_VS        ; PIN_D8        ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 10646 ( 0.00 % )   ;
;     -- Achieved     ; 0 / 10646 ( 0.00 % )   ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 10643   ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/CTMT/non_forwarding_fpga/15_kit/output_files/non_forwarding.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 7,996 / 33,216 ( 24 % )   ;
;     -- Combinational with no register       ; 3165                      ;
;     -- Register only                        ; 2323                      ;
;     -- Combinational with a register        ; 2508                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 4828                      ;
;     -- 3 input functions                    ; 589                       ;
;     -- <=2 input functions                  ; 256                       ;
;     -- Register only                        ; 2323                      ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 5615                      ;
;     -- arithmetic mode                      ; 58                        ;
;                                             ;                           ;
; Total registers*                            ; 4,831 / 34,593 ( 14 % )   ;
;     -- Dedicated logic registers            ; 4,831 / 33,216 ( 15 % )   ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )         ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 597 / 2,076 ( 29 % )      ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 106 / 475 ( 22 % )        ;
;     -- Clock pins                           ; 8 / 8 ( 100 % )           ;
;                                             ;                           ;
; Global signals                              ; 1                         ;
; M4Ks                                        ; 16 / 105 ( 15 % )         ;
; Total block memory bits                     ; 65,536 / 483,840 ( 14 % ) ;
; Total block memory implementation bits      ; 73,728 / 483,840 ( 15 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 1 / 16 ( 6 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 10% / 10% / 11%           ;
; Peak interconnect usage (total/H/V)         ; 49% / 46% / 53%           ;
; Maximum fan-out                             ; 4847                      ;
; Highest non-global fan-out                  ; 4779                      ;
; Total fan-out                               ; 41733                     ;
; Average fan-out                             ; 3.64                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 7996 / 33216 ( 24 % ) ; 0 / 33216 ( 0 % )              ;
;     -- Combinational with no register       ; 3165                  ; 0                              ;
;     -- Register only                        ; 2323                  ; 0                              ;
;     -- Combinational with a register        ; 2508                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 4828                  ; 0                              ;
;     -- 3 input functions                    ; 589                   ; 0                              ;
;     -- <=2 input functions                  ; 256                   ; 0                              ;
;     -- Register only                        ; 2323                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 5615                  ; 0                              ;
;     -- arithmetic mode                      ; 58                    ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 4831                  ; 0                              ;
;     -- Dedicated logic registers            ; 4831 / 33216 ( 15 % ) ; 0 / 33216 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 597 / 2076 ( 29 % )   ; 0 / 2076 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 106                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )        ; 0 / 70 ( 0 % )                 ;
; Total memory bits                           ; 65536                 ; 0                              ;
; Total RAM block bits                        ; 73728                 ; 0                              ;
; M4K                                         ; 16 / 105 ( 15 % )     ; 0 / 105 ( 0 % )                ;
; Clock control block                         ; 1 / 20 ( 5 % )        ; 0 / 20 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 41777                 ; 0                              ;
;     -- Registered Connections               ; 11600                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 23                    ; 0                              ;
;     -- Output Ports                         ; 83                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLOCK_50 ; N2    ; 2        ; 0            ; 18           ; 0           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[0]   ; G26   ; 5        ; 65           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[1]   ; N23   ; 5        ; 65           ; 20           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[2]   ; P23   ; 6        ; 65           ; 18           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[3]   ; W26   ; 6        ; 65           ; 10           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[0]    ; N25   ; 5        ; 65           ; 19           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[10]   ; N1    ; 2        ; 0            ; 18           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[11]   ; P1    ; 1        ; 0            ; 18           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[12]   ; P2    ; 1        ; 0            ; 18           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[13]   ; T7    ; 1        ; 0            ; 11           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[14]   ; U3    ; 1        ; 0            ; 12           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[15]   ; U4    ; 1        ; 0            ; 12           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[16]   ; V1    ; 1        ; 0            ; 12           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[17]   ; V2    ; 1        ; 0            ; 12           ; 3           ; 4779                  ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[1]    ; N26   ; 5        ; 65           ; 19           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[2]    ; P25   ; 6        ; 65           ; 19           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[3]    ; AE14  ; 7        ; 33           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[4]    ; AF14  ; 7        ; 33           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[5]    ; AD13  ; 8        ; 33           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[6]    ; AC13  ; 8        ; 33           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[7]    ; C13   ; 3        ; 31           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[8]    ; B13   ; 4        ; 31           ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[9]    ; A13   ; 4        ; 31           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                            ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; HEX0[0]  ; AF10  ; 8        ; 24           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[1]  ; AB12  ; 8        ; 24           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[2]  ; AC12  ; 8        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[3]  ; AD11  ; 8        ; 27           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[4]  ; AE11  ; 8        ; 27           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[5]  ; V14   ; 8        ; 27           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[6]  ; V13   ; 8        ; 27           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[0]  ; V20   ; 6        ; 65           ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[1]  ; V21   ; 6        ; 65           ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[2]  ; W21   ; 6        ; 65           ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[3]  ; Y22   ; 6        ; 65           ; 4            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[4]  ; AA24  ; 6        ; 65           ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[5]  ; AA23  ; 6        ; 65           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[6]  ; AB24  ; 6        ; 65           ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[0]  ; AB23  ; 6        ; 65           ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[1]  ; V22   ; 6        ; 65           ; 6            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[2]  ; AC25  ; 6        ; 65           ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[3]  ; AC26  ; 6        ; 65           ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[4]  ; AB26  ; 6        ; 65           ; 7            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[5]  ; AB25  ; 6        ; 65           ; 7            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[6]  ; Y24   ; 6        ; 65           ; 7            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[0]  ; Y23   ; 6        ; 65           ; 7            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[1]  ; AA25  ; 6        ; 65           ; 8            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[2]  ; AA26  ; 6        ; 65           ; 8            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[3]  ; Y26   ; 6        ; 65           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[4]  ; Y25   ; 6        ; 65           ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[5]  ; U22   ; 6        ; 65           ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[6]  ; W24   ; 6        ; 65           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[0]  ; U9    ; 1        ; 0            ; 13           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[1]  ; U1    ; 1        ; 0            ; 13           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[2]  ; U2    ; 1        ; 0            ; 13           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[3]  ; T4    ; 1        ; 0            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[4]  ; R7    ; 1        ; 0            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[5]  ; R6    ; 1        ; 0            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[6]  ; T3    ; 1        ; 0            ; 15           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[0]  ; T2    ; 1        ; 0            ; 15           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[1]  ; P6    ; 1        ; 0            ; 15           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[2]  ; P7    ; 1        ; 0            ; 15           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[3]  ; T9    ; 1        ; 0            ; 16           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[4]  ; R5    ; 1        ; 0            ; 16           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[5]  ; R4    ; 1        ; 0            ; 16           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[6]  ; R3    ; 1        ; 0            ; 17           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[0]  ; R2    ; 1        ; 0            ; 17           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[1]  ; P4    ; 1        ; 0            ; 17           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[2]  ; P3    ; 1        ; 0            ; 17           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[3]  ; M2    ; 2        ; 0            ; 23           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[4]  ; M3    ; 2        ; 0            ; 23           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[5]  ; M5    ; 2        ; 0            ; 23           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[6]  ; M4    ; 2        ; 0            ; 23           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[0]  ; L3    ; 2        ; 0            ; 24           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[1]  ; L2    ; 2        ; 0            ; 24           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[2]  ; L9    ; 2        ; 0            ; 24           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[3]  ; L6    ; 2        ; 0            ; 24           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[4]  ; L7    ; 2        ; 0            ; 24           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[5]  ; P9    ; 2        ; 0            ; 25           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[6]  ; N9    ; 2        ; 0            ; 25           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[0]  ; AE22  ; 7        ; 59           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[1]  ; AF22  ; 7        ; 59           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[2]  ; W19   ; 7        ; 59           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[3]  ; V18   ; 7        ; 59           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[4]  ; U18   ; 7        ; 57           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[5]  ; U17   ; 7        ; 57           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[6]  ; AA20  ; 7        ; 57           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[7]  ; Y18   ; 7        ; 57           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[8]  ; Y12   ; 8        ; 29           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[0]  ; AE23  ; 7        ; 63           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[10] ; AA13  ; 7        ; 35           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[11] ; AC14  ; 7        ; 35           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[12] ; AD15  ; 7        ; 35           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[13] ; AE15  ; 7        ; 35           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[14] ; AF13  ; 8        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[15] ; AE13  ; 8        ; 31           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[16] ; AE12  ; 8        ; 31           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[17] ; AD12  ; 8        ; 31           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[1]  ; AF23  ; 7        ; 63           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[2]  ; AB21  ; 7        ; 63           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[3]  ; AC22  ; 7        ; 63           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[4]  ; AD22  ; 7        ; 61           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[5]  ; AD23  ; 7        ; 61           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[6]  ; AD21  ; 7        ; 61           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[7]  ; AC21  ; 7        ; 61           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[8]  ; AA14  ; 7        ; 37           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[9]  ; Y13   ; 7        ; 37           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 24 / 64 ( 38 % ) ; 3.3V          ; --           ;
; 2        ; 15 / 59 ( 25 % ) ; 3.3V          ; --           ;
; 3        ; 1 / 56 ( 2 % )   ; 3.3V          ; --           ;
; 4        ; 2 / 58 ( 3 % )   ; 3.3V          ; --           ;
; 5        ; 4 / 65 ( 6 % )   ; 3.3V          ; --           ;
; 6        ; 25 / 59 ( 42 % ) ; 3.3V          ; --           ;
; 7        ; 24 / 58 ( 41 % ) ; 3.3V          ; --           ;
; 8        ; 14 / 56 ( 25 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 484        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 482        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 479        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 465        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 457        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 451        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 447        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 430        ; 4        ; SW[9]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 427        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 412        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 406        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 394        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 390        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ; 382        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 379        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 378        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 107        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 106        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 117        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA4      ; 116        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA5      ; 120        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA6      ; 130        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 129        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 152        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 153        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 155        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 179        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 192        ; 7        ; LEDR[10]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 194        ; 7        ; LEDR[8]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 197        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 209        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 219        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 220        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 230        ; 7        ; LEDG[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 256        ; 6        ; HEX1[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA24     ; 255        ; 6        ; HEX1[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA25     ; 266        ; 6        ; HEX3[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA26     ; 267        ; 6        ; HEX3[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ; 115        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB2      ; 114        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 126        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 127        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 147        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 154        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 171        ; 8        ; HEX0[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 198        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 215        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 225        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 242        ; 7        ; LEDR[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 258        ; 6        ; HEX2[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB24     ; 257        ; 6        ; HEX1[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB25     ; 263        ; 6        ; HEX2[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB26     ; 262        ; 6        ; HEX2[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 119        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC2      ; 118        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC3      ; 128        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 133        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC6      ; 134        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC7      ; 143        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC8      ; 148        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC9      ; 163        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 164        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC11     ; 168        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC12     ; 172        ; 8        ; HEX0[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC13     ; 185        ; 8        ; SW[6]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC14     ; 191        ; 7        ; LEDR[11]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC15     ; 199        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC16     ; 202        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC17     ; 207        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 216        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 222        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 226        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 237        ; 7        ; LEDR[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC22     ; 241        ; 7        ; LEDR[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC23     ; 245        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC24     ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 260        ; 6        ; HEX2[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC26     ; 261        ; 6        ; HEX2[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 122        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 123        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD4      ; 135        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD5      ; 136        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD6      ; 139        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD7      ; 140        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD8      ; 149        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 167        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD11     ; 173        ; 8        ; HEX0[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD12     ; 181        ; 8        ; LEDR[17]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD13     ; 186        ; 8        ; SW[5]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 190        ; 7        ; LEDR[12]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD16     ; 201        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD17     ; 208        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 221        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 238        ; 7        ; LEDR[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD22     ; 240        ; 7        ; LEDR[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD23     ; 239        ; 7        ; LEDR[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD24     ; 249        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 248        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 124        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 125        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 131        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE5      ; 137        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE6      ; 150        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE7      ; 157        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 159        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 165        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 169        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE11     ; 174        ; 8        ; HEX0[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE12     ; 182        ; 8        ; LEDR[16]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE13     ; 183        ; 8        ; LEDR[15]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE14     ; 188        ; 7        ; SW[3]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE15     ; 189        ; 7        ; LEDR[13]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE16     ; 200        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE17     ; 206        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 212        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 214        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 224        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 228        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 236        ; 7        ; LEDG[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE23     ; 244        ; 7        ; LEDR[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE24     ; 247        ; 6        ; ~LVDS150p/nCEO~                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE25     ; 246        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 132        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF5      ; 138        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF6      ; 151        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF7      ; 158        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF8      ; 160        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF9      ; 166        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF10     ; 170        ; 8        ; HEX0[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 184        ; 8        ; LEDR[14]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF14     ; 187        ; 7        ; SW[4]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 205        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF18     ; 211        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 213        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 223        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 227        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 235        ; 7        ; LEDG[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF23     ; 243        ; 7        ; LEDR[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 3          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B4       ; 483        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 481        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 480        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 466        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 458        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 452        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 448        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 435        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 433        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 429        ; 4        ; SW[8]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 428        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 420        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 419        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 411        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 405        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 393        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 389        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 381        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 380        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 377        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 363        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B25      ; 362        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 7          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 478        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 486        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 485        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 468        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 463        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 459        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 450        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C11      ; 436        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C12      ; 434        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C13      ; 431        ; 3        ; SW[7]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 421        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 418        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 404        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 391        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 375        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 374        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 373        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 360        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C25      ; 361        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 13         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 12         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 477        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 467        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 469        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 464        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 460        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ; 449        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ; 445        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D12      ; 443        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ; 432        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D14      ; 426        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 417        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 415        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D17      ; 403        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 396        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 392        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 387        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 376        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 369        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 358        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D26      ; 359        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 19         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 474        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 453        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 444        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 416        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 395        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 388        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 370        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 365        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 364        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 355        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E26      ; 356        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 29         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 28         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 10         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 11         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F7       ; 14         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 470        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 462        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 454        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 440        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 423        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 425        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 409        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 408        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 401        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 398        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 372        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 371        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 353        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F24      ; 354        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F25      ; 350        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F26      ; 349        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 30         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 31         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 24         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 23         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 8          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 9          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 471        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 461        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 446        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 439        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ; 422        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 424        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 410        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 407        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 402        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G18      ; 397        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 368        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 367        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 346        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G24      ; 345        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 343        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G26      ; 342        ; 5        ; KEY[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 37         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 36         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 32         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 33         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 18         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ; 473        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ; 472        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 456        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 455        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 414        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 413        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 400        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 335        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 366        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 341        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H24      ; 340        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 337        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 336        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 39         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 38         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 34         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 35         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 15         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J6       ; 25         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 17         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 16         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 475        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J10      ; 438        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J11      ; 437        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J12      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ; 442        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J14      ; 441        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ; 385        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J17      ; 399        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J18      ; 383        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 351        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 352        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 357        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 339        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J24      ; 338        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 327        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 326        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 42         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 43         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 41         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 40         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 22         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 21         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 27         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 26         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 476        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ; 386        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 384        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 334        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 333        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 332        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 344        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K23      ; 331        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 330        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 321        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K26      ; 320        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 50         ; 2        ; HEX7[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 51         ; 2        ; HEX7[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 44         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 48         ; 2        ; HEX7[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 47         ; 2        ; HEX7[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L8       ; 59         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ; 49         ; 2        ; HEX7[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L10      ; 52         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 322        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ; 328        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 329        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 325        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L24      ; 324        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 323        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 56         ; 2        ; HEX6[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 55         ; 2        ; HEX6[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ; 53         ; 2        ; HEX6[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M5       ; 54         ; 2        ; HEX6[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M6       ; 58         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 60         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ; 57         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 317        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 316        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 314        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 319        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M23      ; 318        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M24      ; 313        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 312        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 65         ; 2        ; SW[10]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 64         ; 2        ; CLOCK_50                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 62         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 63         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 61         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 66         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ; 45         ; 2        ; HEX7[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ; 348        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 315        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 311        ; 5        ; KEY[1]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N24      ; 310        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N25      ; 309        ; 5        ; SW[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N26      ; 308        ; 5        ; SW[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 68         ; 1        ; SW[11]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 67         ; 1        ; SW[12]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 69         ; 1        ; HEX6[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P4       ; 70         ; 1        ; HEX6[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 78         ; 1        ; HEX5[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P7       ; 77         ; 1        ; HEX5[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 46         ; 2        ; HEX7[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 293        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 347        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 301        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 300        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 305        ; 6        ; KEY[2]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P24      ; 304        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P25      ; 307        ; 6        ; SW[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P26      ; 306        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 71         ; 1        ; HEX6[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 72         ; 1        ; HEX5[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 73         ; 1        ; HEX5[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R5       ; 74         ; 1        ; HEX5[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ; 81         ; 1        ; HEX4[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R7       ; 82         ; 1        ; HEX4[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ; 110        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ; 294        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ; 282        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 297        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 298        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 299        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 302        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 303        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 79         ; 1        ; HEX5[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 80         ; 1        ; HEX4[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 83         ; 1        ; HEX4[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 93         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 92         ; 1        ; SW[13]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T8       ; 111        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T9       ; 76         ; 1        ; HEX5[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T10      ; 75         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ; 289        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 290        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 281        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 287        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 288        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 296        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ; 295        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T24      ; 292        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T25      ; 291        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 85         ; 1        ; HEX4[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 84         ; 1        ; HEX4[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 88         ; 1        ; SW[14]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 89         ; 1        ; SW[15]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 100        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 98         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 99         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 86         ; 1        ; HEX4[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U10      ; 87         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 178        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 231        ; 7        ; LEDG[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U18      ; 232        ; 7        ; LEDG[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 280        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 279        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 270        ; 6        ; HEX3[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U23      ; 284        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 283        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 285        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U26      ; 286        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 90         ; 1        ; SW[16]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 91         ; 1        ; SW[17]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 95         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 94         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 104        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 105        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 112        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ; 142        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ; 141        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 177        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ; 176        ; 8        ; HEX0[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V14      ; 175        ; 8        ; HEX0[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ; 218        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V18      ; 233        ; 7        ; LEDG[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 251        ; 6        ; HEX1[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V21      ; 252        ; 6        ; HEX1[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 259        ; 6        ; HEX2[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V23      ; 275        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 276        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 277        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 278        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 97         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 96         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 102        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 101        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 113        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W7       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ; 144        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 145        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W11      ; 161        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 162        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 203        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 204        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 217        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 234        ; 7        ; LEDG[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W20      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 253        ; 6        ; HEX1[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 272        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 271        ; 6        ; HEX3[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W25      ; 273        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 274        ; 6        ; KEY[3]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 103        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 108        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 109        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 121        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 146        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 156        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 180        ; 8        ; LEDG[8]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y13      ; 193        ; 7        ; LEDR[9]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ; 195        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 196        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 210        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 229        ; 7        ; LEDG[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y19      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 250        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 254        ; 6        ; HEX1[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y23      ; 265        ; 6        ; HEX3[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y24      ; 264        ; 6        ; HEX2[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y25      ; 269        ; 6        ; HEX3[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y26      ; 268        ; 6        ; HEX3[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                ; Library Name ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |wrapper                                               ; 7996 (0)    ; 4831 (0)                  ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 106  ; 0            ; 3165 (0)     ; 2323 (0)          ; 2508 (0)         ; |wrapper                                                                                                                           ; work         ;
;    |non_forwarding:dut|                                ; 7996 (0)    ; 4831 (0)                  ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 3165 (0)     ; 2323 (0)          ; 2508 (0)         ; |wrapper|non_forwarding:dut                                                                                                        ; work         ;
;       |EX_stage:EX_stage_block|                        ; 866 (90)    ; 109 (109)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 742 (0)      ; 52 (52)           ; 72 (33)          ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block                                                                                ; work         ;
;          |alu:alu_block|                               ; 721 (245)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 692 (226)    ; 0 (0)             ; 29 (19)          ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block                                                                  ; work         ;
;             |adder:add_unit|                           ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (0)       ; 0 (0)             ; 2 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit                                                   ; work         ;
;                |full_adder:gen_block[10].fa|           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[10].fa                       ; work         ;
;                |full_adder:gen_block[11].fa|           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[11].fa                       ; work         ;
;                |full_adder:gen_block[13].fa|           ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[13].fa                       ; work         ;
;                |full_adder:gen_block[14].fa|           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[14].fa                       ; work         ;
;                |full_adder:gen_block[15].fa|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[15].fa                       ; work         ;
;                |full_adder:gen_block[16].fa|           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[16].fa                       ; work         ;
;                |full_adder:gen_block[17].fa|           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[17].fa                       ; work         ;
;                |full_adder:gen_block[18].fa|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[18].fa                       ; work         ;
;                |full_adder:gen_block[19].fa|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[19].fa                       ; work         ;
;                |full_adder:gen_block[1].fa|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[1].fa                        ; work         ;
;                |full_adder:gen_block[20].fa|           ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[20].fa                       ; work         ;
;                |full_adder:gen_block[21].fa|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[21].fa                       ; work         ;
;                |full_adder:gen_block[22].fa|           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[22].fa                       ; work         ;
;                |full_adder:gen_block[23].fa|           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[23].fa                       ; work         ;
;                |full_adder:gen_block[24].fa|           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[24].fa                       ; work         ;
;                |full_adder:gen_block[25].fa|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[25].fa                       ; work         ;
;                |full_adder:gen_block[26].fa|           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[26].fa                       ; work         ;
;                |full_adder:gen_block[27].fa|           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[27].fa                       ; work         ;
;                |full_adder:gen_block[28].fa|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[28].fa                       ; work         ;
;                |full_adder:gen_block[29].fa|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[29].fa                       ; work         ;
;                |full_adder:gen_block[2].fa|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[2].fa                        ; work         ;
;                |full_adder:gen_block[30].fa|           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[30].fa                       ; work         ;
;                |full_adder:gen_block[3].fa|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[3].fa                        ; work         ;
;                |full_adder:gen_block[4].fa|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[4].fa                        ; work         ;
;                |full_adder:gen_block[5].fa|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[5].fa                        ; work         ;
;                |full_adder:gen_block[6].fa|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[6].fa                        ; work         ;
;                |full_adder:gen_block[7].fa|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[7].fa                        ; work         ;
;                |full_adder:gen_block[8].fa|            ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[8].fa                        ; work         ;
;                |full_adder:gen_block[9].fa|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[9].fa                        ; work         ;
;             |and_32bit:and_unit|                       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|and_32bit:and_unit                                               ; work         ;
;             |or_32bit:or_unit|                         ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 1 (1)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|or_32bit:or_unit                                                 ; work         ;
;             |sll:sll_unit|                             ; 98 (98)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (97)      ; 0 (0)             ; 1 (1)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sll:sll_unit                                                     ; work         ;
;             |slr:slr_unit|                             ; 112 (112)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (109)    ; 0 (0)             ; 3 (3)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit                                                     ; work         ;
;             |slt:slt_unit|                             ; 34 (6)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (6)       ; 0 (0)             ; 1 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit                                                     ; work         ;
;                |adder:subtractor_unit|                 ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 1 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit                               ; work         ;
;                   |full_adder:gen_block[13].fa|        ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[13].fa   ; work         ;
;                   |full_adder:gen_block[14].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[14].fa   ; work         ;
;                   |full_adder:gen_block[16].fa|        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[16].fa   ; work         ;
;                   |full_adder:gen_block[18].fa|        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[18].fa   ; work         ;
;                   |full_adder:gen_block[19].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[19].fa   ; work         ;
;                   |full_adder:gen_block[20].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[20].fa   ; work         ;
;                   |full_adder:gen_block[21].fa|        ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[21].fa   ; work         ;
;                   |full_adder:gen_block[22].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[22].fa   ; work         ;
;                   |full_adder:gen_block[23].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[23].fa   ; work         ;
;                   |full_adder:gen_block[24].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[24].fa   ; work         ;
;                   |full_adder:gen_block[26].fa|        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[26].fa   ; work         ;
;                   |full_adder:gen_block[27].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[27].fa   ; work         ;
;                   |full_adder:gen_block[28].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[28].fa   ; work         ;
;                   |full_adder:gen_block[30].fa|        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[30].fa   ; work         ;
;             |sra:sra_unit|                             ; 94 (94)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (94)      ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sra:sra_unit                                                     ; work         ;
;             |subtractor:sub_unit|                      ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 0 (0)             ; 1 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit                                              ; work         ;
;                |adder:adder_inst|                      ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 0 (0)             ; 1 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst                             ; work         ;
;                   |full_adder:gen_block[10].fa|        ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[10].fa ; work         ;
;                   |full_adder:gen_block[11].fa|        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[11].fa ; work         ;
;                   |full_adder:gen_block[13].fa|        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[13].fa ; work         ;
;                   |full_adder:gen_block[14].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[14].fa ; work         ;
;                   |full_adder:gen_block[15].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[15].fa ; work         ;
;                   |full_adder:gen_block[16].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[16].fa ; work         ;
;                   |full_adder:gen_block[17].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[17].fa ; work         ;
;                   |full_adder:gen_block[18].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[18].fa ; work         ;
;                   |full_adder:gen_block[19].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[19].fa ; work         ;
;                   |full_adder:gen_block[1].fa|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[1].fa  ; work         ;
;                   |full_adder:gen_block[20].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[20].fa ; work         ;
;                   |full_adder:gen_block[21].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[21].fa ; work         ;
;                   |full_adder:gen_block[22].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[22].fa ; work         ;
;                   |full_adder:gen_block[23].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[23].fa ; work         ;
;                   |full_adder:gen_block[25].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[25].fa ; work         ;
;                   |full_adder:gen_block[26].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[26].fa ; work         ;
;                   |full_adder:gen_block[27].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[27].fa ; work         ;
;                   |full_adder:gen_block[29].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[29].fa ; work         ;
;                   |full_adder:gen_block[2].fa|         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[2].fa  ; work         ;
;                   |full_adder:gen_block[30].fa|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[30].fa ; work         ;
;                   |full_adder:gen_block[3].fa|         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[3].fa  ; work         ;
;                   |full_adder:gen_block[4].fa|         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[4].fa  ; work         ;
;                   |full_adder:gen_block[5].fa|         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[5].fa  ; work         ;
;                   |full_adder:gen_block[6].fa|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[6].fa  ; work         ;
;                   |full_adder:gen_block[7].fa|         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[7].fa  ; work         ;
;                   |full_adder:gen_block[8].fa|         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[8].fa  ; work         ;
;                   |full_adder:gen_block[9].fa|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[9].fa  ; work         ;
;             |xor_32bit:xor_unit|                       ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|xor_32bit:xor_unit                                               ; work         ;
;          |mux_2to1:mux_op_a_sel|                       ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 5 (5)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel                                                          ; work         ;
;          |mux_2to1:mux_op_b_sel|                       ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 5 (5)            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel                                                          ; work         ;
;       |ID_buf:ID_buf_block|                            ; 175 (175)   ; 148 (148)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 1 (1)             ; 152 (152)        ; |wrapper|non_forwarding:dut|ID_buf:ID_buf_block                                                                                    ; work         ;
;       |ID_stage:ID_stage_block|                        ; 2096 (0)    ; 992 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1090 (0)     ; 601 (0)           ; 405 (0)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block                                                                                ; work         ;
;          |BRC:BRC_block|                               ; 51 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (12)      ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block                                                                  ; work         ;
;             |cla_32bit:sub_block|                      ; 39 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block                                              ; work         ;
;                |cla_4bit:cla_loop[1].cla|              ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[1].cla                     ; work         ;
;                |cla_4bit:cla_loop[3].cla|              ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[3].cla                     ; work         ;
;                |cla_4bit:cla_loop[5].cla|              ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[5].cla                     ; work         ;
;                |cla_4bit:cla_loop[6].cla|              ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[6].cla                     ; work         ;
;                |cla_4bit:cla_loop[7].cla|              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[7].cla                     ; work         ;
;          |controlunit:controlunit|                     ; 39 (39)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 12 (12)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|controlunit:controlunit                                                        ; work         ;
;          |immGen:immGen_block|                         ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 2 (2)            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|immGen:immGen_block                                                            ; work         ;
;          |regfile:regfile_block|                       ; 1982 (0)    ; 992 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 989 (0)      ; 601 (0)           ; 392 (0)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block                                                          ; work         ;
;             |MUX2:rdaddr_en|                           ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX2:rdaddr_en                                           ; work         ;
;             |MUX:muxA|                                 ; 660 (660)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 462 (462)    ; 0 (0)             ; 198 (198)        ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA                                                 ; work         ;
;             |MUX:muxB|                                 ; 660 (660)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 483 (483)    ; 0 (0)             ; 177 (177)        ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB                                                 ; work         ;
;             |decoder_5to32:decoder5_32|                ; 47 (47)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 7 (7)            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32                                ; work         ;
;             |register:register_loop[10].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 11 (11)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst                 ; work         ;
;             |register:register_loop[11].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 13 (13)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst                 ; work         ;
;             |register:register_loop[12].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 7 (7)            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst                 ; work         ;
;             |register:register_loop[13].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 29 (29)           ; 3 (3)            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst                 ; work         ;
;             |register:register_loop[14].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 26 (26)           ; 6 (6)            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst                 ; work         ;
;             |register:register_loop[15].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 12 (12)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst                 ; work         ;
;             |register:register_loop[16].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 21 (21)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst                 ; work         ;
;             |register:register_loop[17].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 18 (18)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst                 ; work         ;
;             |register:register_loop[18].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 14 (14)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst                 ; work         ;
;             |register:register_loop[19].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 15 (15)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst                 ; work         ;
;             |register:register_loop[1].register_inst|  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 12 (12)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst                  ; work         ;
;             |register:register_loop[20].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 21 (21)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst                 ; work         ;
;             |register:register_loop[21].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 15 (15)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst                 ; work         ;
;             |register:register_loop[22].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 13 (13)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst                 ; work         ;
;             |register:register_loop[23].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 11 (11)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst                 ; work         ;
;             |register:register_loop[24].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 16 (16)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst                 ; work         ;
;             |register:register_loop[25].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 10 (10)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst                 ; work         ;
;             |register:register_loop[26].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 28 (28)           ; 4 (4)            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst                 ; work         ;
;             |register:register_loop[27].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 11 (11)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst                 ; work         ;
;             |register:register_loop[28].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 14 (14)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst                 ; work         ;
;             |register:register_loop[29].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 17 (17)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst                 ; work         ;
;             |register:register_loop[2].register_inst|  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 14 (14)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst                  ; work         ;
;             |register:register_loop[30].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 13 (13)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst                 ; work         ;
;             |register:register_loop[31].register_inst| ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 14 (14)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst                 ; work         ;
;             |register:register_loop[3].register_inst|  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 12 (12)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst                  ; work         ;
;             |register:register_loop[4].register_inst|  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 13 (13)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst                  ; work         ;
;             |register:register_loop[5].register_inst|  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 9 (9)            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst                  ; work         ;
;             |register:register_loop[6].register_inst|  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 13 (13)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst                  ; work         ;
;             |register:register_loop[7].register_inst|  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 14 (14)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst                  ; work         ;
;             |register:register_loop[8].register_inst|  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 11 (11)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst                  ; work         ;
;             |register:register_loop[9].register_inst|  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 14 (14)          ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst                  ; work         ;
;       |IF_buf:IF_buf_block|                            ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (0)            ; 11 (1)           ; |wrapper|non_forwarding:dut|IF_buf:IF_buf_block                                                                                    ; work         ;
;          |register_nor:pc_delay|                       ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 11 (11)          ; |wrapper|non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay                                                              ; work         ;
;       |IF_stage:IF_block|                              ; 61 (0)      ; 33 (0)                    ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 38 (0)           ; |wrapper|non_forwarding:dut|IF_stage:IF_block                                                                                      ; work         ;
;          |imem:imem_block|                             ; 29 (29)     ; 1 (1)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 6 (6)            ; |wrapper|non_forwarding:dut|IF_stage:IF_block|imem:imem_block                                                                      ; work         ;
;             |altsyncram:mem_rtl_0|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0                                                 ; work         ;
;                |altsyncram_pu71:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated                  ; work         ;
;          |pc_reg:pc_reg_block|                         ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |wrapper|non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block                                                                  ; work         ;
;       |MA_stage:MA_stage_block|                        ; 4766 (122)  ; 3517 (104)                ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1232 (19)    ; 1648 (17)         ; 1886 (64)        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block                                                                                ; work         ;
;          |LSU:lsu_block|                               ; 4666 (0)    ; 3413 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1213 (0)     ; 1631 (0)          ; 1822 (0)         ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block                                                                  ; work         ;
;             |decode_buf:sel_buf|                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|decode_buf:sel_buf                                               ; work         ;
;             |dmem:dmem_bank|                           ; 4169 (4169) ; 3232 (3232)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 935 (935)    ; 1557 (1557)       ; 1677 (1677)      ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank                                                   ; work         ;
;             |input_bank:input_buff|                    ; 42 (16)     ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (14)      ; 7 (0)             ; 16 (5)           ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff                                            ; work         ;
;                |mux_4to1:mux|                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|mux_4to1:mux                               ; work         ;
;                |register_nor:buttons_buf|              ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf                   ; work         ;
;                |register_nor:swiches_buf|              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 10 (10)          ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf                   ; work         ;
;             |out_mux:mux_out_data|                     ; 550 (4)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 206 (2)      ; 0 (0)             ; 344 (2)          ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data                                             ; work         ;
;                |mux_4to1:mux_|                         ; 546 (546)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 204 (204)    ; 0 (0)             ; 342 (342)        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data|mux_4to1:mux_                               ; work         ;
;             |output_bank:output_buf|                   ; 229 (229)   ; 160 (160)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 67 (67)           ; 110 (110)        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf                                           ; work         ;
;       |WB_stage:WB_stage_block|                        ; 94 (90)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 59 (55)          ; |wrapper|non_forwarding:dut|WB_stage:WB_stage_block                                                                                ; work         ;
;          |mux_4to1:mux_wb_data|                        ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |wrapper|non_forwarding:dut|WB_stage:WB_stage_block|mux_4to1:mux_wb_data                                                           ; work         ;
;       |hazard_detect:hazard_detect_inst|               ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 12 (12)          ; |wrapper|non_forwarding:dut|hazard_detect:hazard_detect_inst                                                                       ; work         ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------+
; Delay Chain Summary                                                               ;
+----------+----------+---------------+---------------+-----------------------+-----+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------+----------+---------------+---------------+-----------------------+-----+
; LEDR[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[10] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[11] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[12] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[13] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[14] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[15] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[16] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[17] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; CLOCK_50 ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[17]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SW[16]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SW[0]    ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; KEY[0]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SW[8]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[15]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SW[7]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; KEY[3]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SW[3]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[11]   ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[12]   ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[4]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[14]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; KEY[2]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SW[2]    ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[10]   ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; KEY[1]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SW[1]    ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[9]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[13]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SW[6]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[5]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
+----------+----------+---------------+---------------+-----------------------+-----+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK_50                                                                                                               ;                   ;         ;
; SW[17]                                                                                                                 ;                   ;         ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[0]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][0]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][1]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][2]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][3]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][4]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][5]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][6]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][8]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][9]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][10]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][11]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][12]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][13]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][14]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][16]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][17]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][18]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][19]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][20]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][21]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][22]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][24]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][25]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][26]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][27]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][28]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][29]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][30]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][0]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][1]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][2]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][3]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][4]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][5]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][6]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][8]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][9]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][10]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][11]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][12]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][13]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][14]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][16]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][17]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][18]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][19]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][20]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][21]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][22]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][24]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][25]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][26]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][27]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][28]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][29]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][30]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[0]                    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[1]                    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[2]                    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[3]                    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[4]                    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[5]                    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[6]                    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[7]                    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[8]                    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[0]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[1]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[2]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[3]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[4]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[5]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[6]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[7]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[8]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[9]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[10]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[11]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[12]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[13]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[14]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[15]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[16]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[17]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_wren                                                               ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_alu_op[0]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_alu_op[1]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_alu_op[2]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[0]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_op_a_sel                                                              ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_alu_op[3]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[11]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_mem_wren                                                              ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[31]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_mem_rden                                                              ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_wb_sel[1]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_wb_sel[0]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[2]                                                  ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[3]                                                  ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[4]                                                  ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[5]                                                  ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[6]                                                  ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[7]                                                  ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[8]                                                  ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[9]                                                  ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[10]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[11]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[12]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[26]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[18]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[22]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[14]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[30]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[20]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[28]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[24]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[16]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[31]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[19]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[27]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[23]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[15]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[21]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[13]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[29]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[17]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[25]                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[1]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[4]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[3]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[12]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[13]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[14]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[15]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[16]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[17]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[18]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[19]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[25]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[26]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[27]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[28]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[29]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[30]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[0]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[10]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[14]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[12]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[8]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[16]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[11]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[7]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[15]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[13]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[9]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_mem_wren                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[13]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[10]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[9]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[15]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[14]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[12]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[8]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[11]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|write_en~0                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[3]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[2]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_funct3[2]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_funct3[1]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_funct3[0]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[1]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[0]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[5]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[4]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[1]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[2]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[3]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[4]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[5]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[6]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[7]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[8]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[9]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[10]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[11]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[12]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[13]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[14]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[15]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[16]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[17]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[18]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[19]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[20]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[21]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[22]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[24]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[25]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[26]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[27]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[28]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[29]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[30]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[0]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[26]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[26]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[18]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[18]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[3]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_op_b_sel                                                              ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[4]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[30]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[30]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[14]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[14]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[22]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[22]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[2]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[24]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[24]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[16]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[16]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[28]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[28]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[20]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[20]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[1]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[31]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[31]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[23]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[23]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[15]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[15]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[27]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[27]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[19]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[19]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[29]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[29]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[13]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[13]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[21]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[21]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[25]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[25]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[17]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[17]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[12]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[12]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[12]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[11]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[11]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[10]                                                                ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[10]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[10]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[10]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[9]                                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[9]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[9]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[9]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[8]                                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[8]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[8]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[8]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[7]                                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[7]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[7]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[7]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[6]                                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[6]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[5]                                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[5]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[4]                                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[4]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[3]                                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[3]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[2]                                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[2]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[1]                                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[1]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[0]                                                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[0]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[5]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[5]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[6]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[6]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[11]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[13]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[15]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[14]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_funct3[2]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_funct3[1]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_funct3[0]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[30]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[26]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[21]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[21]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[20]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[20]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[19]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[18]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[16]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[17]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[22]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[22]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[23]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[23]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[24]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[24]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[25]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[27]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[28]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[29]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[31]                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[0]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[0]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[0]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[0]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[0]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[0]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[0]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[0]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[0]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[0]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[0]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[3]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[2]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[1]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_addr[0]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_addr[4]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_addr[3]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_addr[2]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_addr[1]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren                                                          ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[4]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[2]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[26]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[26]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[26]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[26]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[26]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[26]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[26]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[26]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[26]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[26] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[18]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[18]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[18]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[18]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[18]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[18]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[18]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[18]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[18]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[18] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[3]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[3]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[3]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[3]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[3]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[3]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[3]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[3]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[3]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[3]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[4]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[4]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[4]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[4]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[4]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[4]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[4]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[4]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[4]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[4]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[30]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[30]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[30]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[30]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[30]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[30]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[30]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[30]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[30]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[30] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[14]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[14]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[14]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[14]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[14]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[14]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[14]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[14]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[14]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[14] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[22]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[22]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[22]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[22]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[22]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[22]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[22]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[22]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[22]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[22] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[2]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[2]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[2]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[2]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[2]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[2]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[2]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[2]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[2]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[2]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[24]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[24]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[24]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[24]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[24]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[24]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[24]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[24]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[24]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[24] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[16]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[16]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[16]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[16]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[16]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[16]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[16]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[16]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[16]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[16] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[28]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[28]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[28]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[28]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[28]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[28]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[28]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[28]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[28]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[28] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[20]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[20]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[20]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[20]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[20]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[20]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[20]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[20]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[20]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[20] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[1]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[1]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[1]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[1]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[1]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[1]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[1]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[1]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[1]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[1]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[31]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[31]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[31]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[31]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[31]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[31]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[31]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[31]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[31]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[31] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[23]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[23]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[23]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[23]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[23]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[23]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[23]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[23]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[23]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[23] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[15]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[15]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[15]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[15]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[15]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[15]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[15]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[15]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[15]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[15] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[27]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[27]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[27]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[27]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[27]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[27]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[27]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[27]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[27]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[27] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[19]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[19]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[19]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[19]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[19]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[19]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[19]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[19]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[19]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[19] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[29]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[29]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[29]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[29]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[29]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[29]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[29]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[29]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[29]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[29] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[13]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[13]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[13]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[13]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[13]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[13]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[13]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[13]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[13]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[13] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[21]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[21]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[21]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[21]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[21]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[21]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[21]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[21]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[21]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[21] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[25]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[25]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[25]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[25]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[25]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[25]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[25]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[25]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[25]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[25] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[17]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[17]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[17]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[17]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[17]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[17]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[17]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[17]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[17]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[17] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[12]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[12]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[12]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[12]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[12]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[12]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[12]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[12]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[12]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[12] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[11]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[11]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[11]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[11]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[11]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[11]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[11]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[11]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[11]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[11] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[10]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[10]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[10]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[10]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[10]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[10]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[10]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[10]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[10]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[10] ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[9]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[9]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[9]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[9]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[9]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[9]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[9]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[9]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[9]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[9]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[8]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[8]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[8]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[8]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[8]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[8]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[8]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[8]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[8]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[8]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[7]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[7]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[7]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[7]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[7]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[7]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[7]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[7]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[7]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[7]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[6]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[6]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[6]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[6]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[6]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[6]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[6]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[6]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[6]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[6]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst|Q[5]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst|Q[5]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst|Q[5]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst|Q[5]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst|Q[5]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst|Q[5]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst|Q[5]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst|Q[5]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst|Q[5]   ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst|Q[5]  ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_wb_sel[0]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[0]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_wb_sel[1]                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[0]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_buf:IF_buf_block|comb~0                                                                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[26]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[25]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[24]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[23]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[22]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[21]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[20]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[19]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[18]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[17]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[16]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[15]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[14]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[13]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[12]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[11]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[10]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[9]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[8]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[7]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[6]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[5]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[4]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[3]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[2]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[26]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[26]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[18]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[18]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[3]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[3]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[4]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[4]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[30]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[29]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[28]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[27]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[30]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[30]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[14]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[22]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[22]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[2]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[24]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[24]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[16]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[28]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[28]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[20]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[20]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[1]                                                             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[1]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[1]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_pc[31]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[31]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[31]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[23]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[23]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[15]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[27]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[27]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[19]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[19]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[29]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[29]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[13]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[21]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[21]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[25]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[25]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[17]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[17]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[12]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[11]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[10]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[9]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[8]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[7]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[6]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[6]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[5]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_alu_data[5]                                                       ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[1]                                                  ; 1                 ; 6       ;
;      - non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[0]                                                  ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_wb_sel[0]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[0]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_mem_rden                                                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|read_en~0                        ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[7]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[6]                                                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[16]   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[0]    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf|Q[0]    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[8]    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][0]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][0]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][0]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][0]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][0]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][0]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][0]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][0]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][0]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][0]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][0]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][16]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][16]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][16]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][16]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][16]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][16]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][16]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][16]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][16]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][16]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][16]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][8]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][8]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][8]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][8]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][8]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][8]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][8]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][8]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][8]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][8]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][8]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][24]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][24]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][24]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][24]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][24]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][24]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][24]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][24]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][24]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][24]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][24]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[0]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[8]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[16]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[16]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[24]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[24]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[24]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_wb_sel[1]                                                        ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[26]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[25]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[24]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[23]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[22]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[21]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[20]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[19]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[18]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[17]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[16]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[15]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[14]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[13]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[12]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[11]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[10]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[9]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[8]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[7]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[6]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[5]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[4]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[3]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[2]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[15]   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[7]    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][23]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[23]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][23]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[23]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[23]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][15]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][15]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[15]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[15]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][7]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][7]             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[7]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[31]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][31]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][31]            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[31]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[31]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][26]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][26]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][26]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][26]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][26]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][26]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][26]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][26]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][26]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][26]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][26]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[22]~20                                                    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][15]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][15]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][15]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][15]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][15]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][15]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][15]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][15]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][15]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][15]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][15]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][23]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][23]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][23]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][23]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][23]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][23]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][23]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][23]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][23]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][23]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][23]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][7]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][7]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][7]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][7]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][7]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][7]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][7]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][7]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][7]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][7]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][7]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][31]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][31]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][31]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][31]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][31]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][31]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][31]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][31]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][31]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][31]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][31]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[26]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[26]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[26]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[26]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][18]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][18]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][18]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][18]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][18]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][18]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][18]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][18]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][18]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][18]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][18]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[18]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[18]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[18]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[18]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf|Q[3]    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[3]    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][19]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][19]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][19]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][19]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][19]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][19]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][19]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][19]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][19]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][19]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][19]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][27]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][27]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][27]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][27]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][27]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][27]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][27]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][27]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][27]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][27]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][27]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][11]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][11]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][11]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][11]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][11]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][11]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][11]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][11]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][11]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][11]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][11]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][3]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][3]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][3]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][3]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][3]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][3]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][3]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][3]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][3]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][3]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][3]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[27]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[27]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[27]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[19]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[19]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[19]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[3]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[11]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[11]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[11]   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data|mux_4to1:mux_|Mux30~0             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][20]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][20]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][20]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][20]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][20]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][20]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][20]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][20]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][20]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][20]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][20]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][28]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][28]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][28]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][28]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][28]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][28]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][28]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][28]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][28]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][28]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][28]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][12]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][12]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][12]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][12]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][12]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][12]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][12]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][12]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][12]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][12]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][12]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][4]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][4]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][4]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][4]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][4]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][4]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][4]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][4]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][4]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][4]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][4]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[28]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[28]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[28]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[20]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[20]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[20]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[4]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[12]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[12]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[12]   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[4]    ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[30]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[29]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[28]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[27]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][30]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][30]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][30]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][30]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][30]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][30]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][30]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][30]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][30]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][30]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][30]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[30]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[30]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[30]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[30]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[14]   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[14]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[14]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][14]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][14]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][14]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][14]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][14]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][14]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][14]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][14]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][14]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][14]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][14]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][22]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][22]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][22]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][22]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][22]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][22]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][22]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][22]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][22]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][22]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][22]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[22]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[22]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[22]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[22]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf|Q[2]    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[2]    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][10]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][10]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][10]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][10]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][10]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][10]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][10]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][10]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][10]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][10]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][10]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][2]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][2]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][2]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][2]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][2]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][2]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][2]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][2]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][2]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][2]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][2]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[2]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[10]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[10]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[10]   ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[24]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[16]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[28]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[20]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[1]                                                            ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf|Q[1]    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[1]    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][17]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][17]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][17]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][17]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][17]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][17]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][17]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][17]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][17]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][17]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][17]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][25]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][25]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][25]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][25]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][25]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][25]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][25]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][25]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][25]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][25]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][25]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][9]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][9]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][9]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][9]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][9]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][9]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][9]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][9]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][9]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][9]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][9]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][1]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][1]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][1]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][1]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][1]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][1]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][1]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][1]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][1]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][1]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][1]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[25]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[25]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[25]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[17]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[17]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[1]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[9]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[9]                    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[9]    ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_pc[31]                                                           ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[31]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[23]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[27]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[19]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][29]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][29]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][29]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][29]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][29]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][29]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][29]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][29]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][29]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][29]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][29]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[29]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[29]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[29]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[29]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[13]   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[13]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[13]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][13]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][13]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][13]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][13]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][13]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][13]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][13]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][13]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][13]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][13]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][13]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][21]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][21]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][21]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][21]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][21]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][21]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][21]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][21]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][21]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][21]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][21]                       ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[21]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[21]                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[21]                   ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[21]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[25]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[17]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][6]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][6]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][6]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][6]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][6]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][6]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][6]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][6]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][6]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][6]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][6]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[6]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[6]    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][5]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][5]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][5]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][5]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][5]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][5]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][5]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][5]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][5]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][5]                         ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][5]                        ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[5]                      ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[5]    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][0]~196                    ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][16]~300                   ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][24]~455                   ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[23]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[31]                                                     ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|read_en                                 ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|rdata[0]~11                             ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|input_buffer_out[16]~15          ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|input_buffer_out[15]~16          ; 1                 ; 6       ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|rdata[7]~12                             ; 1                 ; 6       ;
; SW[16]                                                                                                                 ;                   ;         ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[16]   ; 1                 ; 6       ;
; SW[0]                                                                                                                  ;                   ;         ;
; KEY[0]                                                                                                                 ;                   ;         ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf|Q[0]    ; 1                 ; 6       ;
; SW[8]                                                                                                                  ;                   ;         ;
; SW[15]                                                                                                                 ;                   ;         ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[15]   ; 1                 ; 6       ;
; SW[7]                                                                                                                  ;                   ;         ;
; KEY[3]                                                                                                                 ;                   ;         ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf|Q[3]    ; 0                 ; 6       ;
; SW[3]                                                                                                                  ;                   ;         ;
; SW[11]                                                                                                                 ;                   ;         ;
; SW[12]                                                                                                                 ;                   ;         ;
; SW[4]                                                                                                                  ;                   ;         ;
; SW[14]                                                                                                                 ;                   ;         ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[14]   ; 0                 ; 6       ;
; KEY[2]                                                                                                                 ;                   ;         ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf|Q[2]    ; 0                 ; 6       ;
; SW[2]                                                                                                                  ;                   ;         ;
; SW[10]                                                                                                                 ;                   ;         ;
; KEY[1]                                                                                                                 ;                   ;         ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf|Q[1]    ; 0                 ; 6       ;
; SW[1]                                                                                                                  ;                   ;         ;
; SW[9]                                                                                                                  ;                   ;         ;
; SW[13]                                                                                                                 ;                   ;         ;
;      - non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[13]   ; 1                 ; 6       ;
; SW[6]                                                                                                                  ;                   ;         ;
; SW[5]                                                                                                                  ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                    ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                ; PIN_N2             ; 4847    ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; SW[17]                                                                                                  ; PIN_V2             ; 4779    ; Async. clear ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                        ; LCFF_X31_Y18_N5    ; 141     ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[17]~44                                              ; LCCOMB_X40_Y15_N8  ; 8       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[28]~46                                              ; LCCOMB_X40_Y16_N30 ; 6       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]~38                                               ; LCCOMB_X38_Y18_N16 ; 4       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]~39                                               ; LCCOMB_X41_Y17_N28 ; 4       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~13  ; LCCOMB_X36_Y25_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~15  ; LCCOMB_X36_Y25_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~17  ; LCCOMB_X36_Y25_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~19  ; LCCOMB_X36_Y25_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~21  ; LCCOMB_X36_Y25_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~23  ; LCCOMB_X36_Y25_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~25  ; LCCOMB_X36_Y25_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~27  ; LCCOMB_X33_Y22_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~29  ; LCCOMB_X36_Y23_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~31  ; LCCOMB_X33_Y22_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~33  ; LCCOMB_X34_Y19_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~35  ; LCCOMB_X33_Y22_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~37  ; LCCOMB_X36_Y23_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~39  ; LCCOMB_X29_Y25_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~41  ; LCCOMB_X36_Y23_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~42  ; LCCOMB_X37_Y25_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~43  ; LCCOMB_X36_Y25_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~44  ; LCCOMB_X36_Y25_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~45  ; LCCOMB_X36_Y25_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~46  ; LCCOMB_X36_Y23_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~47  ; LCCOMB_X37_Y23_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~48  ; LCCOMB_X36_Y23_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~49  ; LCCOMB_X37_Y25_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~50  ; LCCOMB_X36_Y25_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~51  ; LCCOMB_X37_Y23_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~52  ; LCCOMB_X36_Y25_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~53  ; LCCOMB_X37_Y24_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~54  ; LCCOMB_X36_Y25_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~55  ; LCCOMB_X37_Y25_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~56  ; LCCOMB_X36_Y25_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~57  ; LCCOMB_X37_Y23_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|IF_buf:IF_buf_block|comb~0                                                           ; LCCOMB_X35_Y19_N30 ; 33      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~13                                             ; LCCOMB_X41_Y17_N22 ; 27      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][0]~278             ; LCCOMB_X20_Y20_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][16]~339            ; LCCOMB_X40_Y22_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][24]~496            ; LCCOMB_X23_Y18_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][8]~433             ; LCCOMB_X20_Y20_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][0]~215           ; LCCOMB_X21_Y16_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][16]~301          ; LCCOMB_X43_Y15_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][24]~456          ; LCCOMB_X43_Y15_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][8]~354           ; LCCOMB_X16_Y16_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][0]~245            ; LCCOMB_X14_Y20_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][16]~326           ; LCCOMB_X19_Y17_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][24]~486           ; LCCOMB_X18_Y13_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][8]~397            ; LCCOMB_X15_Y13_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][0]~236            ; LCCOMB_X16_Y13_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][16]~530           ; LCCOMB_X45_Y16_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][24]~601           ; LCCOMB_X45_Y16_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][8]~445            ; LCCOMB_X16_Y13_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][0]~294            ; LCCOMB_X21_Y20_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][16]~348           ; LCCOMB_X21_Y20_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][24]~499           ; LCCOMB_X24_Y13_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][8]~437            ; LCCOMB_X14_Y20_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][0]~292            ; LCCOMB_X18_Y18_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][16]~554           ; LCCOMB_X45_Y20_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][24]~583           ; LCCOMB_X18_Y18_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][8]~421            ; LCCOMB_X18_Y18_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][0]~293            ; LCCOMB_X14_Y20_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][16]~345           ; LCCOMB_X40_Y21_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][24]~492           ; LCCOMB_X17_Y13_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][8]~405            ; LCCOMB_X14_Y20_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][0]~295            ; LCCOMB_X19_Y21_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][16]~351           ; LCCOMB_X40_Y21_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][24]~506           ; LCCOMB_X17_Y13_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][8]~453            ; LCCOMB_X17_Y13_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][0]~270            ; LCCOMB_X18_Y21_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][16]~338           ; LCCOMB_X18_Y21_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][24]~495           ; LCCOMB_X22_Y13_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][8]~432            ; LCCOMB_X14_Y20_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][0]~269            ; LCCOMB_X18_Y21_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][16]~545           ; LCCOMB_X18_Y21_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][24]~579           ; LCCOMB_X18_Y14_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][8]~416            ; LCCOMB_X12_Y20_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][0]~268            ; LCCOMB_X15_Y20_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][16]~336           ; LCCOMB_X40_Y22_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][24]~488           ; LCCOMB_X22_Y13_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][8]~400            ; LCCOMB_X14_Y20_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][0]~271            ; LCCOMB_X15_Y20_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][16]~549           ; LCCOMB_X42_Y21_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][24]~603           ; LCCOMB_X18_Y13_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][8]~448            ; LCCOMB_X12_Y20_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][0]~276             ; LCCOMB_X19_Y18_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][16]~546            ; LCCOMB_X43_Y18_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][24]~580            ; LCCOMB_X18_Y14_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][8]~417             ; LCCOMB_X18_Y16_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][0]~254            ; LCCOMB_X19_Y21_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][16]~536           ; LCCOMB_X42_Y18_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][24]~592           ; LCCOMB_X23_Y13_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][8]~427            ; LCCOMB_X19_Y18_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][0]~253            ; LCCOMB_X15_Y20_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][16]~532           ; LCCOMB_X41_Y20_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][24]~575           ; LCCOMB_X16_Y15_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][8]~411            ; LCCOMB_X14_Y20_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][0]~252            ; LCCOMB_X12_Y18_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][16]~332           ; LCCOMB_X41_Y20_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][24]~482           ; LCCOMB_X18_Y13_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][8]~391            ; LCCOMB_X12_Y18_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][0]~255            ; LCCOMB_X15_Y20_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][16]~539           ; LCCOMB_X45_Y20_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][24]~598           ; LCCOMB_X18_Y13_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][8]~439            ; LCCOMB_X14_Y20_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][0]~244            ; LCCOMB_X19_Y20_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][16]~527           ; LCCOMB_X45_Y16_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][24]~589           ; LCCOMB_X23_Y13_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][8]~424            ; LCCOMB_X17_Y13_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][0]~237            ; LCCOMB_X14_Y21_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][16]~523           ; LCCOMB_X45_Y20_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][24]~572           ; LCCOMB_X18_Y13_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][8]~408            ; LCCOMB_X15_Y13_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][0]~247            ; LCCOMB_X14_Y21_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][16]~324           ; LCCOMB_X40_Y22_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][24]~485           ; LCCOMB_X22_Y13_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][8]~396            ; LCCOMB_X12_Y17_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][0]~239            ; LCCOMB_X16_Y13_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][16]~328           ; LCCOMB_X45_Y16_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][24]~502           ; LCCOMB_X16_Y13_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][8]~444            ; LCCOMB_X16_Y13_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][0]~290            ; LCCOMB_X21_Y20_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][16]~347           ; LCCOMB_X21_Y20_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][24]~498           ; LCCOMB_X22_Y13_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][8]~435            ; LCCOMB_X18_Y16_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][0]~288            ; LCCOMB_X12_Y18_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][16]~553           ; LCCOMB_X45_Y20_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][24]~582           ; LCCOMB_X18_Y18_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][8]~419            ; LCCOMB_X12_Y18_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][0]~277             ; LCCOMB_X15_Y20_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][16]~337            ; LCCOMB_X41_Y20_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][24]~489            ; LCCOMB_X18_Y14_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][8]~401             ; LCCOMB_X12_Y17_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][0]~289            ; LCCOMB_X20_Y20_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][16]~343           ; LCCOMB_X41_Y20_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][24]~490           ; LCCOMB_X22_Y13_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][8]~403            ; LCCOMB_X12_Y17_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][0]~291            ; LCCOMB_X18_Y21_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][16]~349           ; LCCOMB_X18_Y21_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][24]~504           ; LCCOMB_X16_Y16_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][8]~451            ; LCCOMB_X16_Y16_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][0]~274            ; LCCOMB_X21_Y17_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][16]~548           ; LCCOMB_X42_Y18_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][24]~595           ; LCCOMB_X18_Y14_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][8]~431            ; LCCOMB_X21_Y16_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][0]~272            ; LCCOMB_X17_Y18_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][16]~544           ; LCCOMB_X42_Y18_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][24]~578           ; LCCOMB_X18_Y14_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][8]~415            ; LCCOMB_X17_Y18_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][0]~273            ; LCCOMB_X21_Y16_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][16]~542           ; LCCOMB_X42_Y18_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][24]~586           ; LCCOMB_X18_Y14_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][8]~399            ; LCCOMB_X21_Y16_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][0]~275            ; LCCOMB_X17_Y18_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][16]~550           ; LCCOMB_X42_Y18_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][24]~602           ; LCCOMB_X18_Y14_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][8]~447            ; LCCOMB_X17_Y18_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][0]~258            ; LCCOMB_X19_Y20_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][16]~334           ; LCCOMB_X19_Y20_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][24]~494           ; LCCOMB_X19_Y17_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][8]~428            ; LCCOMB_X19_Y20_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][0]~256            ; LCCOMB_X19_Y20_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][16]~531           ; LCCOMB_X42_Y17_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][24]~576           ; LCCOMB_X16_Y15_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][8]~412            ; LCCOMB_X20_Y19_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][0]~257            ; LCCOMB_X21_Y20_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][16]~534           ; LCCOMB_X42_Y17_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][24]~584           ; LCCOMB_X16_Y15_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][8]~392            ; LCCOMB_X12_Y18_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][0]~259            ; LCCOMB_X20_Y18_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][16]~540           ; LCCOMB_X42_Y12_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][24]~599           ; LCCOMB_X16_Y15_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][8]~440            ; LCCOMB_X19_Y18_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][0]~279             ; LCCOMB_X15_Y20_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][16]~551            ; LCCOMB_X41_Y20_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][24]~604            ; LCCOMB_X18_Y14_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][8]~449             ; LCCOMB_X12_Y17_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][0]~242            ; LCCOMB_X20_Y18_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][16]~526           ; LCCOMB_X42_Y18_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][24]~588           ; LCCOMB_X23_Y13_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][8]~423            ; LCCOMB_X17_Y18_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][0]~250            ; LCCOMB_X18_Y13_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][16]~522           ; LCCOMB_X45_Y20_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][24]~571           ; LCCOMB_X15_Y13_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][8]~407            ; LCCOMB_X15_Y13_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][0]~241            ; LCCOMB_X22_Y17_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][16]~325           ; LCCOMB_X22_Y19_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][24]~484           ; LCCOMB_X19_Y11_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][8]~395            ; LCCOMB_X15_Y13_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][0]~248            ; LCCOMB_X17_Y18_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][16]~329           ; LCCOMB_X21_Y19_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][24]~501           ; LCCOMB_X17_Y13_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][8]~443            ; LCCOMB_X17_Y13_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][0]~286            ; LCCOMB_X19_Y20_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][16]~555           ; LCCOMB_X45_Y18_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][24]~596           ; LCCOMB_X18_Y14_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][8]~436            ; LCCOMB_X19_Y20_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][0]~284            ; LCCOMB_X14_Y21_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][16]~341           ; LCCOMB_X19_Y21_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][24]~480           ; LCCOMB_X15_Y12_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][8]~420            ; LCCOMB_X15_Y13_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][0]~285            ; LCCOMB_X19_Y20_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][16]~344           ; LCCOMB_X44_Y21_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][24]~491           ; LCCOMB_X19_Y11_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][8]~404            ; LCCOMB_X12_Y18_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][0]~287            ; LCCOMB_X19_Y21_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][16]~350           ; LCCOMB_X19_Y21_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][24]~505           ; LCCOMB_X17_Y13_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][8]~452            ; LCCOMB_X16_Y16_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][0]~282            ; LCCOMB_X18_Y18_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][16]~340           ; LCCOMB_X22_Y19_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][24]~497           ; LCCOMB_X22_Y13_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][8]~434            ; LCCOMB_X18_Y18_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][0]~281            ; LCCOMB_X18_Y21_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][16]~547           ; LCCOMB_X42_Y21_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][24]~581           ; LCCOMB_X18_Y13_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][8]~418            ; LCCOMB_X17_Y18_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][0]~262             ; LCCOMB_X21_Y20_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][16]~537            ; LCCOMB_X45_Y16_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][24]~593            ; LCCOMB_X23_Y13_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][8]~429             ; LCCOMB_X12_Y18_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][0]~280            ; LCCOMB_X18_Y21_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][16]~543           ; LCCOMB_X40_Y22_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][24]~587           ; LCCOMB_X18_Y13_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][8]~402            ; LCCOMB_X14_Y21_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][0]~283            ; LCCOMB_X18_Y21_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][16]~552           ; LCCOMB_X42_Y21_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][24]~605           ; LCCOMB_X18_Y13_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][8]~450            ; LCCOMB_X14_Y21_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][0]~266            ; LCCOMB_X19_Y18_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][16]~538           ; LCCOMB_X22_Y19_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][24]~594           ; LCCOMB_X22_Y13_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][8]~430            ; LCCOMB_X19_Y18_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][0]~265            ; LCCOMB_X15_Y20_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][16]~533           ; LCCOMB_X42_Y18_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][24]~577           ; LCCOMB_X16_Y15_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][8]~414            ; LCCOMB_X14_Y20_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][0]~264            ; LCCOMB_X20_Y20_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][16]~535           ; LCCOMB_X42_Y18_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][24]~585           ; LCCOMB_X16_Y15_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][8]~394            ; LCCOMB_X20_Y20_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][0]~267            ; LCCOMB_X20_Y20_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][16]~541           ; LCCOMB_X45_Y20_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][24]~600           ; LCCOMB_X16_Y15_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][8]~442            ; LCCOMB_X14_Y20_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][0]~240            ; LCCOMB_X21_Y16_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][16]~529           ; LCCOMB_X45_Y18_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][24]~591           ; LCCOMB_X23_Y13_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][8]~426            ; LCCOMB_X21_Y16_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][0]~249            ; LCCOMB_X16_Y16_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][16]~525           ; LCCOMB_X42_Y18_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][24]~574           ; LCCOMB_X15_Y13_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][8]~410            ; LCCOMB_X15_Y13_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][0]~243            ; LCCOMB_X19_Y18_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][16]~327           ; LCCOMB_X21_Y19_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][24]~487           ; LCCOMB_X19_Y13_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][8]~398            ; LCCOMB_X20_Y18_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][0]~251            ; LCCOMB_X14_Y21_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][16]~330           ; LCCOMB_X47_Y19_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][24]~503           ; LCCOMB_X16_Y13_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][8]~446            ; LCCOMB_X16_Y13_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][0]~260             ; LCCOMB_X12_Y19_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][16]~331            ; LCCOMB_X22_Y19_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][24]~479            ; LCCOMB_X17_Y11_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][8]~413             ; LCCOMB_X12_Y19_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][0]~298            ; LCCOMB_X21_Y20_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][16]~556           ; LCCOMB_X45_Y18_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][24]~597           ; LCCOMB_X18_Y14_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][8]~438            ; LCCOMB_X19_Y20_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][0]~296            ; LCCOMB_X19_Y21_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][16]~342           ; LCCOMB_X42_Y21_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][24]~481           ; LCCOMB_X16_Y13_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][8]~422            ; LCCOMB_X16_Y13_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][0]~297            ; LCCOMB_X20_Y20_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][16]~346           ; LCCOMB_X44_Y21_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][24]~493           ; LCCOMB_X19_Y17_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][8]~406            ; LCCOMB_X19_Y17_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][0]~299            ; LCCOMB_X20_Y20_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][16]~352           ; LCCOMB_X44_Y21_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][24]~507           ; LCCOMB_X16_Y9_N14  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][8]~454            ; LCCOMB_X16_Y13_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][0]~209            ; LCCOMB_X21_Y17_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][16]~320           ; LCCOMB_X43_Y18_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][24]~475           ; LCCOMB_X44_Y14_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][8]~385            ; LCCOMB_X21_Y17_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][0]~205            ; LCCOMB_X21_Y17_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][16]~319           ; LCCOMB_X43_Y18_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][24]~474           ; LCCOMB_X43_Y11_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][8]~381            ; LCCOMB_X21_Y17_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][0]~201            ; LCCOMB_X21_Y16_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][16]~316           ; LCCOMB_X44_Y17_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][24]~471           ; LCCOMB_X44_Y17_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][8]~377            ; LCCOMB_X21_Y17_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][0]~213            ; LCCOMB_X19_Y17_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][16]~322           ; LCCOMB_X43_Y18_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][24]~477           ; LCCOMB_X44_Y15_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][8]~389            ; LCCOMB_X19_Y17_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][0]~207            ; LCCOMB_X20_Y20_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][16]~519           ; LCCOMB_X45_Y16_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][24]~568           ; LCCOMB_X43_Y15_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][8]~384            ; LCCOMB_X20_Y20_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][0]~203            ; LCCOMB_X19_Y18_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][16]~318           ; LCCOMB_X45_Y16_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][24]~473           ; LCCOMB_X45_Y16_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][8]~380            ; LCCOMB_X19_Y18_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][0]~261             ; LCCOMB_X21_Y20_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][16]~333            ; LCCOMB_X21_Y20_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][24]~483            ; LCCOMB_X18_Y18_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][8]~393             ; LCCOMB_X18_Y18_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][0]~200            ; LCCOMB_X20_Y19_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][16]~314           ; LCCOMB_X43_Y12_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][24]~469           ; LCCOMB_X43_Y12_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][8]~375            ; LCCOMB_X20_Y19_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][0]~212            ; LCCOMB_X20_Y18_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][16]~520           ; LCCOMB_X42_Y12_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][24]~569           ; LCCOMB_X42_Y12_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][8]~387            ; LCCOMB_X19_Y18_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][0]~208            ; LCCOMB_X19_Y18_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][16]~518           ; LCCOMB_X43_Y15_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][24]~567           ; LCCOMB_X43_Y15_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][8]~383            ; LCCOMB_X19_Y18_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][0]~204            ; LCCOMB_X17_Y18_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][16]~516           ; LCCOMB_X43_Y15_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][24]~565           ; LCCOMB_X43_Y15_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][8]~379            ; LCCOMB_X17_Y18_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][0]~199            ; LCCOMB_X19_Y17_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][16]~315           ; LCCOMB_X44_Y15_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][24]~470           ; LCCOMB_X44_Y15_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][8]~376            ; LCCOMB_X19_Y17_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][0]~211            ; LCCOMB_X18_Y15_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][16]~521           ; LCCOMB_X45_Y16_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][24]~570           ; LCCOMB_X45_Y16_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][8]~388            ; LCCOMB_X17_Y13_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][0]~210            ; LCCOMB_X19_Y17_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][16]~321           ; LCCOMB_X19_Y17_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][24]~476           ; LCCOMB_X19_Y17_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][8]~386            ; LCCOMB_X19_Y20_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][0]~206            ; LCCOMB_X19_Y17_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][16]~517           ; LCCOMB_X45_Y16_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][24]~566           ; LCCOMB_X45_Y16_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][8]~382            ; LCCOMB_X18_Y18_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][0]~202            ; LCCOMB_X20_Y19_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][16]~317           ; LCCOMB_X47_Y14_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][24]~472           ; LCCOMB_X47_Y14_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][8]~378            ; LCCOMB_X20_Y19_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][0]~214            ; LCCOMB_X20_Y15_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][16]~323           ; LCCOMB_X44_Y15_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][24]~478           ; LCCOMB_X44_Y15_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][8]~390            ; LCCOMB_X20_Y18_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][0]~263             ; LCCOMB_X19_Y18_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][16]~335            ; LCCOMB_X42_Y12_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][24]~500            ; LCCOMB_X17_Y11_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][8]~441             ; LCCOMB_X19_Y18_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][0]~230            ; LCCOMB_X23_Y13_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][16]~308           ; LCCOMB_X22_Y13_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][24]~463           ; LCCOMB_X23_Y13_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][8]~369            ; LCCOMB_X23_Y13_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][0]~228            ; LCCOMB_X20_Y17_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][16]~303           ; LCCOMB_X43_Y15_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][24]~458           ; LCCOMB_X43_Y15_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][8]~361            ; LCCOMB_X20_Y17_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][0]~229            ; LCCOMB_X22_Y17_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][16]~306           ; LCCOMB_X45_Y14_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][24]~461           ; LCCOMB_X45_Y14_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][8]~365            ; LCCOMB_X22_Y17_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][0]~231            ; LCCOMB_X42_Y14_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][16]~312           ; LCCOMB_X45_Y14_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][24]~467           ; LCCOMB_X43_Y12_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][8]~373            ; LCCOMB_X43_Y14_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][0]~222            ; LCCOMB_X20_Y17_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][16]~515           ; LCCOMB_X44_Y17_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][24]~564           ; LCCOMB_X43_Y15_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][8]~368            ; LCCOMB_X20_Y17_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][0]~221            ; LCCOMB_X20_Y17_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][16]~302           ; LCCOMB_X42_Y17_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][24]~457           ; LCCOMB_X44_Y17_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][8]~360            ; LCCOMB_X20_Y17_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][0]~220            ; LCCOMB_X18_Y13_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][16]~304           ; LCCOMB_X45_Y14_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][24]~459           ; LCCOMB_X45_Y14_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][8]~363            ; LCCOMB_X18_Y16_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][0]~223            ; LCCOMB_X21_Y16_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][16]~310           ; LCCOMB_X44_Y17_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][24]~465           ; LCCOMB_X43_Y12_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][8]~371            ; LCCOMB_X15_Y18_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][0]~226            ; LCCOMB_X19_Y20_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][16]~514           ; LCCOMB_X44_Y17_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][24]~563           ; LCCOMB_X44_Y17_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][8]~367            ; LCCOMB_X19_Y20_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][0]~224            ; LCCOMB_X20_Y17_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][16]~512           ; LCCOMB_X43_Y15_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][24]~561           ; LCCOMB_X43_Y15_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][8]~359            ; LCCOMB_X19_Y17_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][0]~246             ; LCCOMB_X21_Y20_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][16]~528            ; LCCOMB_X45_Y16_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][24]~590            ; LCCOMB_X23_Y13_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][8]~425             ; LCCOMB_X23_Y13_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][0]~225            ; LCCOMB_X18_Y13_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][16]~305           ; LCCOMB_X45_Y13_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][24]~460           ; LCCOMB_X45_Y13_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][8]~364            ; LCCOMB_X18_Y13_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][0]~227            ; LCCOMB_X42_Y14_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][16]~311           ; LCCOMB_X46_Y15_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][24]~466           ; LCCOMB_X46_Y12_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][8]~372            ; LCCOMB_X42_Y14_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][0]~234            ; LCCOMB_X42_Y14_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][16]~309           ; LCCOMB_X44_Y15_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][24]~464           ; LCCOMB_X46_Y12_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][8]~370            ; LCCOMB_X42_Y14_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][0]~233            ; LCCOMB_X20_Y19_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][16]~513           ; LCCOMB_X43_Y15_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][24]~562           ; LCCOMB_X44_Y17_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][8]~362            ; LCCOMB_X20_Y19_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][0]~232            ; LCCOMB_X22_Y17_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][16]~307           ; LCCOMB_X45_Y14_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][24]~462           ; LCCOMB_X45_Y14_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][8]~366            ; LCCOMB_X22_Y17_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][0]~235            ; LCCOMB_X21_Y17_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][16]~313           ; LCCOMB_X44_Y15_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][24]~468           ; LCCOMB_X44_Y15_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][8]~374            ; LCCOMB_X15_Y18_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][0]~218            ; LCCOMB_X22_Y17_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][16]~510           ; LCCOMB_X44_Y16_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][24]~559           ; LCCOMB_X42_Y9_N6   ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][8]~357            ; LCCOMB_X22_Y17_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][0]~217            ; LCCOMB_X22_Y17_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][16]~508           ; LCCOMB_X44_Y16_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][24]~557           ; LCCOMB_X42_Y9_N4   ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][8]~355            ; LCCOMB_X16_Y16_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][0]~216            ; LCCOMB_X20_Y17_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][16]~509           ; LCCOMB_X43_Y17_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][24]~558           ; LCCOMB_X43_Y9_N26  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][8]~356            ; LCCOMB_X20_Y17_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][0]~219            ; LCCOMB_X20_Y17_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][16]~511           ; LCCOMB_X43_Y17_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][24]~560           ; LCCOMB_X42_Y12_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][8]~358            ; LCCOMB_X20_Y17_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][0]~238             ; LCCOMB_X16_Y13_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][16]~524            ; LCCOMB_X45_Y18_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][24]~573            ; LCCOMB_X18_Y13_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][8]~409             ; LCCOMB_X15_Y13_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data|op_en                     ; LCCOMB_X31_Y11_N24 ; 8       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[0]~8          ; LCCOMB_X20_Y12_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[16]~10        ; LCCOMB_X28_Y12_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[24]~11        ; LCCOMB_X28_Y12_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[8]~9          ; LCCOMB_X20_Y12_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[0]~9            ; LCCOMB_X20_Y12_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[16]~11          ; LCCOMB_X28_Y12_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[24]~12          ; LCCOMB_X28_Y12_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[8]~10           ; LCCOMB_X20_Y12_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[0]~5            ; LCCOMB_X27_Y12_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[16]~7           ; LCCOMB_X28_Y12_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[24]~8           ; LCCOMB_X28_Y12_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[8]~6            ; LCCOMB_X23_Y12_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][0]~3   ; LCCOMB_X20_Y12_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][16]~5  ; LCCOMB_X31_Y12_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][24]~6  ; LCCOMB_X31_Y12_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][8]~4   ; LCCOMB_X20_Y12_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][0]~7   ; LCCOMB_X20_Y12_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][16]~9  ; LCCOMB_X28_Y12_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][24]~10 ; LCCOMB_X31_Y12_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][8]~8   ; LCCOMB_X20_Y12_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[14]~33                                            ; LCCOMB_X28_Y11_N2  ; 7       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]~35                                             ; LCCOMB_X31_Y11_N20 ; 12      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|hazard_detect:hazard_detect_inst|always0~29                                          ; LCCOMB_X35_Y19_N0  ; 190     ; Clock enable ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|hazard_detect:hazard_detect_inst|ex_reset_no~0                                       ; LCCOMB_X35_Y15_N16 ; 20      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; non_forwarding:dut|hazard_detect:hazard_detect_inst|id_reset_no~0                                       ; LCCOMB_X38_Y19_N26 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                         ;
+----------+----------+---------+----------------------+------------------+---------------------------+
; Name     ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------+----------+---------+----------------------+------------------+---------------------------+
; CLOCK_50 ; PIN_N2   ; 4847    ; Global Clock         ; GCLK2            ; --                        ;
+----------+----------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                             ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+
; SW[17]                                                                                                                           ; 4779    ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[3]                                                                       ; 630     ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[6]                                                                       ; 589     ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[2]                                                                       ; 587     ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[7]                                                                       ; 566     ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[5]                                                                       ; 562     ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[4]                                                                       ; 556     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][11]~197                                     ; 202     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][0]~196                                     ; 202     ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~8                                                                       ; 196     ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~7                                                                       ; 196     ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~6                                                                       ; 196     ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~5                                                                       ; 196     ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~4                                                                       ; 196     ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~3                                                                       ; 196     ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~1                                                                       ; 196     ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~2                                                                       ; 195     ;
; non_forwarding:dut|hazard_detect:hazard_detect_inst|always0~29                                                                   ; 190     ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_br_sel                                                                                 ; 141     ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[7]                                                                       ; 109     ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[6]                                                                       ; 109     ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[5]                                                                       ; 109     ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[4]                                                                       ; 109     ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[3]                                                                       ; 109     ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[2]                                                                       ; 109     ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[1]                                                                       ; 109     ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rs2_data[0]                                                                       ; 109     ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[1]~3                                                          ; 107     ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[2]~2                                                          ; 107     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux104~0                                         ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux112~0                                         ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux137~0                                         ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux138~0                                         ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux139~0                                         ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux140~0                                         ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux141~0                                         ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux142~0                                         ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux143~0                                         ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux145~0                                         ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux146~0                                         ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux147~0                                         ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux148~0                                         ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux149~0                                         ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux86~0                                          ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux87~0                                          ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux88~0                                          ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux89~0                                          ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux90~0                                          ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux91~0                                          ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux92~0                                          ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux93~0                                          ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux94~0                                          ; 106     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux95~0                                          ; 106     ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[4]~1                                                          ; 104     ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[3]~0                                                          ; 102     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][24]~455                                    ; 101     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][8]~353                                    ; 101     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][16]~300                                    ; 101     ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][0]~198                                     ; 101     ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~0                                                                       ; 94      ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_b_sel                                                                               ; 73      ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_wb_sel[0]                                                                          ; 64      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[0]~4                                                          ; 60      ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_funct3[1]                                                                         ; 59      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux28~3                                                ; 58      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux17~1                                                ; 58      ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_op_a_sel                                                                               ; 58      ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_alu_op[0]                                                                              ; 57      ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_alu_op[2]                                                                              ; 54      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~76                                              ; 51      ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|Mux27~1                                                                 ; 51      ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|Mux27~0                                                                 ; 51      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux28~4                                                ; 48      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux17~0                                                ; 48      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux22~0                                          ; 47      ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[8]                                                                       ; 44      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[31]~9                                                         ; 40      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux28~2                                                ; 37      ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_wren                                                                            ; 37      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux17~3                                                ; 37      ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_alu_op[3]                                                                              ; 37      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~130                                             ; 36      ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|Mux27~2                                                                 ; 36      ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_addr[4]                                                                         ; 34      ;
; non_forwarding:dut|IF_buf:IF_buf_block|comb~0                                                                                    ; 33      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~57                           ; 32      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~118                                             ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~56                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~55                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~54                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~53                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~52                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~51                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~50                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~49                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~48                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~47                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~46                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~45                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~44                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~43                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~42                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~41                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~39                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~37                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~35                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~33                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~31                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~29                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~27                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~25                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~23                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~21                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~19                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~17                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~15                           ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32|Decoder0~13                           ; 32      ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_wb_sel[1]                                                                          ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux28~1                                                ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux28~0                                                ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux17~4                                                ; 32      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux17~2                                                ; 32      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~122                                             ; 31      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Mux16~1                                                  ; 31      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Mux16~0                                                  ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~59                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~57                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~55                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~53                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~51                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~49                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~47                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~45                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~43                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~41                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~39                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~37                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~35                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~33                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~31                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~29                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~27                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~25                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|mux_4to1:mux_wb_data|Mux30~1                                                          ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~23                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~21                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~19                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~17                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~15                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~13                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~11                                                                               ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~9                                                                                ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~7                                                                                ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~5                                                                                ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~3                                                                                ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|Add0~1                                                                                ; 31      ;
; non_forwarding:dut|WB_stage:WB_stage_block|mux_4to1:mux_wb_data|Mux31~1                                                          ; 31      ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|Mux29~0                                                                 ; 29      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~71                                              ; 28      ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~13                                                                      ; 27      ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_funct3[0]                                                                         ; 27      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~79                                              ; 26      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Mux16~2                                                  ; 26      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux10~0                                          ; 25      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~72                                              ; 25      ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a6            ; 25      ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[22]~34                                                                     ; 24      ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[22]~18                                                                     ; 24      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|decode_buf:sel_buf|sram_buf_en~0                                        ; 24      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|input_buffer_out[7]~4                             ; 23      ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a2            ; 22      ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a3            ; 22      ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a5            ; 21      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~78                                              ; 20      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|mux_4to1:mux|Mux15~0                              ; 20      ;
; non_forwarding:dut|ID_stage:ID_stage_block|controlunit:controlunit|Decoder1~0                                                    ; 20      ;
; non_forwarding:dut|hazard_detect:hazard_detect_inst|ex_reset_no~0                                                                ; 20      ;
; non_forwarding:dut|ID_stage:ID_stage_block|immGen:immGen_block|Selector9~3                                                       ; 19      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~110                                             ; 19      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~81                                              ; 19      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux32~1                                          ; 19      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~75                                              ; 19      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~128                                             ; 18      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~101                                             ; 18      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~86                                              ; 18      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[29]~14                                                        ; 18      ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[1]                                                                       ; 18      ;
; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[12]                                                                  ; 18      ;
; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[11]                                                                  ; 18      ;
; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[10]                                                                  ; 18      ;
; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[9]                                                                   ; 18      ;
; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[8]                                                                   ; 18      ;
; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[7]                                                                   ; 18      ;
; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[6]                                                                   ; 18      ;
; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[5]                                                                   ; 18      ;
; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[4]                                                                   ; 18      ;
; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[3]                                                                   ; 18      ;
; non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block|pc[2]                                                                   ; 18      ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a4            ; 18      ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sra:sra_unit|stage1[17]~4                                               ; 17      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~135                                             ; 17      ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[22]~19                                                                     ; 17      ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[0]                                                                       ; 17      ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[22]~20                                                                     ; 16      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~74                                              ; 16      ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~11                                                                      ; 16      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[23]~10                                                        ; 16      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX2:rdaddr_en|out[3]~3                                         ; 15      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX2:rdaddr_en|out[2]~2                                         ; 15      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX2:rdaddr_en|out[1]~1                                         ; 15      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX2:rdaddr_en|out[0]~0                                         ; 15      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~82                                              ; 15      ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[22]~22                                                                     ; 15      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Mux54~0                                                  ; 15      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|input_buffer_out[18]~8                            ; 15      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[25]~17                                                        ; 15      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[27]~12                                                        ; 15      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[28]~7                                                         ; 15      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[30]~2                                                         ; 15      ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_funct3[2]                                                                         ; 15      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|LessThan0~0                                              ; 14      ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]~27                                                                      ; 14      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[3]~28                                                         ; 14      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[7]~24                                                         ; 14      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[21]~16                                                        ; 14      ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]~28                                                                      ; 13      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[2]~29                                                         ; 13      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[17]~18                                                        ; 13      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[19]~13                                                        ; 13      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[15]~11                                                        ; 13      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[24]~5                                                         ; 13      ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]~35                                                                      ; 12      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|always6~2                                        ; 12      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~121                                             ; 12      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~116                                             ; 12      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~98                                              ; 12      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Mux2~1                                                   ; 12      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[6]~25                                                         ; 12      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[20]~8                                                         ; 12      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[14]~3                                                         ; 12      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[18]~1                                                         ; 12      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[26]~0                                                         ; 12      ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a22           ; 12      ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage3[10]~47                                              ; 11      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[0]~31                                                         ; 11      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[1]~30                                                         ; 11      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[5]~26                                                         ; 11      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[8]~23                                                         ; 11      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[9]~22                                                         ; 11      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[12]~19                                                        ; 11      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[13]~15                                                        ; 11      ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a1            ; 11      ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a0            ; 11      ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a21           ; 11      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~106                                             ; 10      ;
; non_forwarding:dut|ID_stage:ID_stage_block|immGen:immGen_block|Selector23~16                                                     ; 10      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[4]~27                                                         ; 10      ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[11]~20                                                        ; 10      ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a17           ; 10      ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_alu_op[1]                                                                              ; 10      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~80                                              ; 9       ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]~24                                                                      ; 9       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sll:sll_unit|stage3[28]~16                                              ; 9       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[10]~21                                                        ; 9       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[16]~6                                                         ; 9       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel|y[22]~4                                                         ; 9       ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a31           ; 9       ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a14           ; 9       ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a16           ; 9       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[24]~11                                 ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[24]~12                                   ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[16]~10                                 ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[16]~11                                   ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[8]~10                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[0]~9                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][24]~605                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][24]~604                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][24]~603                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][24]~602                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][24]~601                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][24]~600                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][24]~599                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][24]~598                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][24]~597                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][24]~596                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][24]~595                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][24]~594                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][24]~593                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][24]~592                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][24]~591                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][24]~590                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][24]~589                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][24]~588                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][24]~587                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][24]~586                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][24]~585                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][24]~584                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][24]~583                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][24]~582                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][24]~581                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][24]~580                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][24]~579                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][24]~578                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][24]~577                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][24]~576                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][24]~575                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][24]~574                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][24]~573                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][24]~572                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][24]~571                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][24]~570                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][24]~569                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][24]~568                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][24]~567                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][24]~566                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][24]~565                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][24]~564                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][24]~563                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][24]~562                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][24]~561                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][24]~560                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][24]~559                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][24]~558                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][24]~557                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][16]~556                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][16]~555                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][16]~554                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][16]~553                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][16]~552                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][16]~551                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][16]~550                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][16]~549                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][16]~548                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][16]~547                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][16]~546                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][16]~545                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][16]~544                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][16]~543                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][16]~542                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][16]~541                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][16]~540                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][16]~539                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][16]~538                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][16]~537                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][16]~536                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][16]~535                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][16]~534                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][16]~533                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][16]~532                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][16]~531                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][16]~530                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][16]~529                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][16]~528                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][16]~527                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][16]~526                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][16]~525                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][16]~524                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][16]~523                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][16]~522                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][16]~521                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][16]~520                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][16]~519                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][16]~518                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][16]~517                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][16]~516                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][16]~515                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][16]~514                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][16]~513                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][16]~512                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][16]~511                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][16]~510                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][16]~509                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][16]~508                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[8]~9                                   ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|green_reg[0]~8                                   ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[24]~8                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][24]~507                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][24]~506                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][24]~505                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][24]~504                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][24]~503                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][24]~502                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][24]~501                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][24]~500                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][24]~499                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][24]~498                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][24]~497                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][24]~496                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][24]~495                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][24]~494                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][24]~493                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][24]~492                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][24]~491                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][24]~490                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][24]~489                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][24]~488                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][24]~487                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][24]~486                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][24]~485                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][24]~484                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][24]~483                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][24]~482                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][24]~481                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][24]~480                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][24]~479                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][24]~478                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][24]~477                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][24]~476                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][24]~475                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][24]~474                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][24]~473                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][24]~472                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][24]~471                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][24]~470                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][24]~469                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][24]~468                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][24]~467                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][24]~466                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][24]~465                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][24]~464                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][24]~463                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][24]~462                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][24]~461                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][24]~460                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][24]~459                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][24]~458                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][24]~457                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][24]~456                                   ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][8]~454                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][8]~453                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][8]~452                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][8]~451                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][8]~450                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][8]~449                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][8]~448                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][8]~447                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][8]~446                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][8]~445                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][8]~444                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][8]~443                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][8]~442                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][8]~441                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][8]~440                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][8]~439                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][8]~438                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][8]~437                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][8]~436                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][8]~435                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][8]~434                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][8]~433                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][8]~432                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][8]~431                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][8]~430                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][8]~429                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][8]~428                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][8]~427                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][8]~426                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][8]~425                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][8]~424                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][8]~423                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][8]~422                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][8]~421                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][8]~420                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][8]~419                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][8]~418                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][8]~417                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][8]~416                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][8]~415                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][8]~414                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][8]~413                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][8]~412                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][8]~411                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][8]~410                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][8]~409                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][8]~408                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][8]~407                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][8]~406                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][8]~405                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][8]~404                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][8]~403                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][8]~402                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][8]~401                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][8]~400                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][8]~399                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][8]~398                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][8]~397                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][8]~396                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][8]~395                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][8]~394                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][8]~393                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][8]~392                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][8]~391                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][8]~390                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][8]~389                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][8]~388                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][8]~387                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][8]~386                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][8]~385                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][8]~384                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][8]~383                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][8]~382                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][8]~381                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][8]~380                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][8]~379                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][8]~378                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][8]~377                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][8]~376                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][8]~375                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][8]~374                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][8]~373                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][8]~372                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][8]~371                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][8]~370                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][8]~369                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][8]~368                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][8]~367                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][8]~366                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][8]~365                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][8]~364                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][8]~363                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][8]~362                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][8]~361                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][8]~360                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][8]~359                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][8]~358                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][8]~357                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][8]~356                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][8]~355                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][8]~354                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][16]~352                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][16]~351                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][16]~350                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][16]~349                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][16]~348                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][16]~347                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][16]~346                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][16]~345                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][16]~344                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][16]~343                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][16]~342                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][16]~341                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][16]~340                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][16]~339                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][16]~338                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][16]~337                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][16]~336                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][16]~335                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][16]~334                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][16]~333                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][16]~332                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][16]~331                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][16]~330                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][16]~329                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][16]~328                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][16]~327                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][16]~326                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][16]~325                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][16]~324                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][16]~323                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][16]~322                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][16]~321                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][16]~320                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][16]~319                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][16]~318                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][16]~317                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][16]~316                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][16]~315                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][16]~314                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][16]~313                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][16]~312                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][16]~311                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][16]~310                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][16]~309                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][16]~308                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][16]~307                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][16]~306                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][16]~305                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][16]~304                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][16]~303                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][16]~302                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][16]~301                                   ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][0]~299                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][0]~298                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][0]~297                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][0]~296                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][0]~295                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][0]~294                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][0]~293                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][0]~292                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][0]~291                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][0]~290                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][0]~289                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][0]~288                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][0]~287                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][0]~286                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][0]~285                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][0]~284                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][0]~283                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][0]~282                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][0]~281                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][0]~280                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][0]~279                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][0]~278                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][0]~277                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][0]~276                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][0]~275                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][0]~274                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][0]~273                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][0]~272                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][0]~271                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][0]~270                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][0]~269                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][0]~268                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][0]~267                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][0]~266                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][0]~265                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][0]~264                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][0]~263                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][0]~262                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][0]~261                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][0]~260                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][0]~259                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][0]~258                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][0]~257                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][0]~256                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][0]~255                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][0]~254                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][0]~253                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][0]~252                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][0]~251                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][0]~250                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][0]~249                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][0]~248                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][0]~247                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][0]~246                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][0]~245                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][0]~244                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][0]~243                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][0]~242                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][0]~241                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][0]~240                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][0]~239                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][0]~238                                      ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][0]~237                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][0]~236                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][0]~235                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][0]~234                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][0]~233                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][0]~232                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][0]~231                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][0]~230                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][0]~229                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][0]~228                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][0]~227                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][0]~226                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][0]~225                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][0]~224                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][0]~223                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][0]~222                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][0]~221                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][0]~220                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][0]~219                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][0]~218                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][0]~217                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][0]~216                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][0]~215                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][0]~214                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][0]~213                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][0]~212                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][0]~211                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][0]~210                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][0]~209                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][0]~208                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][0]~207                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][0]~206                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][0]~205                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][0]~204                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][0]~203                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][0]~202                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][0]~201                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][0]~200                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][0]~199                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|Mux0~1                                            ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data|mux_4to1:mux_|Mux5~0                               ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux54~0                                          ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data|op_en                                              ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|read_en~0                                         ; 8       ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_mem_rden                                                                          ; 8       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[17]~44                                                                       ; 8       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[17]~42                                                                       ; 8       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[29]~25                                                        ; 8       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[25]~22                                                        ; 8       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[19]~16                                                        ; 8       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[15]~12                                                        ; 8       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[9]~6                                                          ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][24]~10                          ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][16]~9                           ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][8]~8                            ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[1][0]~7                            ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][24]~6                           ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][16]~5                           ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][8]~4                            ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][0]~3                            ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][24]~2                           ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[16]~7                                    ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[8]~6                                     ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[0]~5                                     ; 8       ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a12           ; 8       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~90                                              ; 7       ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[14]~33                                                                     ; 7       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data|mux_4to1:mux_|Mux21~0                              ; 7       ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]~29                                                                      ; 7       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][12]~11                          ; 7       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[23]~20                                                        ; 7       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[17]~18                                                        ; 7       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[13]                                                                           ; 7       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[11]~10                                                        ; 7       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[6]~9                                                          ; 7       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[5]~8                                                          ; 7       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[12]~5                                                         ; 7       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[3]                                                                            ; 7       ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[11]                                                                      ; 7       ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a13           ; 7       ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a20           ; 7       ;
; non_forwarding:dut|ID_stage:ID_stage_block|immGen:immGen_block|Selector23~17                                                     ; 6       ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]~36                                                                      ; 6       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[23]~9                                    ; 6       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~77                                              ; 6       ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]~31                                                                      ; 6       ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]~30                                                                      ; 6       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[21]~27                                                        ; 6       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|read_en                                          ; 6       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|flag_en~0                                         ; 6       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[28]~46                                                                       ; 6       ;
; non_forwarding:dut|ID_stage:ID_stage_block|immGen:immGen_block|WideOr2~7                                                         ; 6       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[27]~23                                                        ; 6       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[18]                                                                           ; 6       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[20]~15                                                        ; 6       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[26]                                                                           ; 6       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[30]                                                                           ; 6       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[14]~13                                                        ; 6       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[7]                                                                            ; 6       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[8]~7                                                          ; 6       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[10]                                                                           ; 6       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[4]                                                                            ; 6       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[28]~8                                    ; 6       ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[14]~17                                                                     ; 6       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[13]                                                                          ; 6       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[3]                                                                           ; 6       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~92                                              ; 5       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux0~19                                                ; 5       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux18~19                                               ; 5       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux18~19                                               ; 5       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux0~19                                                ; 5       ;
; non_forwarding:dut|ID_stage:ID_stage_block|controlunit:controlunit|WideOr11~0                                                    ; 5       ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_addr[1]                                                                         ; 5       ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_addr[2]                                                                         ; 5       ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_addr[3]                                                                         ; 5       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[31]~26                                                        ; 5       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[28]~24                                                        ; 5       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[24]~21                                                        ; 5       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[22]~19                                                        ; 5       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sll:sll_unit|stage4[1]~18                                               ; 5       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sll:sll_unit|stage4[2]~15                                               ; 5       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[7]                                                                           ; 5       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[10]                                                                          ; 5       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[16]                                                                                 ; 5       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[22]                                                                                 ; 5       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][12]~1                           ; 5       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[7]~4                                     ; 5       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~70                                              ; 5       ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[14]                                                                      ; 5       ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_mem_wren                                                                          ; 5       ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a23           ; 5       ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ram_block1a24           ; 5       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[18]                                                                          ; 5       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[26]                                                                          ; 5       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[30]                                                                          ; 5       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[4]                                                                           ; 5       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~199                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~198                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~196                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~193                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~192                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~188                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~187                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~186                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~185                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~184                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~181                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~180                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~179                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~178                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~177                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~176                                             ; 4       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate~64                                                                           ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage4[24]~49                                              ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~175                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~173                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~172                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~171                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~169                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~168                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~166                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~164                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~163                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~161                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~151                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~145                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~143                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~141                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~134                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~131                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~126                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~124                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~115                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~113                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~112                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~111                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~109                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~107                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~104                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~102                                             ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~97                                              ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~95                                              ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~94                                              ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~85                                              ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Decoder1~83                                              ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data|mux_4to1:mux_|Mux30~0                              ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]~32                                                                      ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]~25                                                                      ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]~23                                                                      ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sra:sra_unit|stage4[20]~36                                              ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Mux3~66                                                  ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux16~2                                          ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|Mux0~0                                            ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[15]                    ; 4       ;
; non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[3].cla|C[2]~3                     ; 4       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux2~19                                                ; 4       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux1~19                                                ; 4       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux2~19                                                ; 4       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux1~19                                                ; 4       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]~39                                                                        ; 4       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]~38                                                                        ; 4       ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~10                                                                      ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[1]                                                                        ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[2]                                                                        ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[3]                                                                        ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[4]                                                                        ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_rd_addr[0]                                                                         ; 4       ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~9                                                                       ; 4       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[1]                                                                             ; 4       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[2]                                                                             ; 4       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[3]                                                                             ; 4       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[4]                                                                             ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sll:sll_unit|stage4[5]~19                                               ; 4       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[21]                                                                           ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage2[4]~11                                               ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage2[4]~10                                               ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[7]~14                                                         ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage2[8]~7                                                ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage1[9]~6                                                ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sll:sll_unit|stage4[9]~5                                                ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sll:sll_unit|stage4[11]~3                                               ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage1[10]~4                                               ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sll:sll_unit|stage4[13]~0                                               ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sra:sra_unit|stage2[13]~5                                               ; 4       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[20]                                                                                 ; 4       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[16]                                                                           ; 4       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs1_data[22]                                                                           ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sra:sra_unit|stage2[14]~4                                               ; 4       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|write_en~0                                       ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[12]                                                                      ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[15]                                                                      ; 4       ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_alu_data[13]                                                                      ; 4       ;
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem~27                                                                      ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|xor_32bit:xor_unit|result[16]~27                                        ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|and_32bit:and_unit|result[16]                                           ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|and_32bit:and_unit|result[22]                                           ; 3       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|read_en                                                  ; 3       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data|op_en~4                                            ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|and_32bit:and_unit|result[4]                                            ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage3[24]~46                                              ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[28].fa|cout~0                       ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|xor_32bit:xor_unit|result[30]~23                                        ; 3       ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data|mux_4to1:mux_|Mux27~0                              ; 3       ;
; non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]~26                                                                      ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|xor_32bit:xor_unit|result[18]~22                                        ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sra:sra_unit|stage4[18]~33                                              ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[24].fa|cout~0                       ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[20].fa|cout~2                       ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[20].fa|cout~0                       ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|xor_32bit:xor_unit|result[26]~21                                        ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|and_32bit:and_unit|result[26]                                           ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[3].cla|C[2]~1                     ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[3].cla|C[2]~0                     ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux3~19                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux4~19                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux6~19                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux7~19                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux8~19                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux9~19                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux14~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux15~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux13~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux12~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux11~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux10~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux5~19                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux17~24                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux16~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux20~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux25~21                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux25~5                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux26~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux31~21                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux31~5                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux30~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux29~21                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux29~5                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux28~24                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux27~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux26~21                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux26~5                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux25~21                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux25~5                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux24~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux24~21                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux24~5                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux23~21                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux23~5                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux23~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux22~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux22~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux21~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux21~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux20~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux19~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux19~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux14~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux6~19                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux10~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux12~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux4~19                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux16~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux8~19                                                ; 3       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[17]~40                                                                       ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux30~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux11~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux3~19                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux15~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux7~19                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux29~21                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux29~5                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux9~19                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux17~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux27~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux28~21                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux28~5                                                ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux13~19                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux5~19                                                ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_addr[0]                                                                        ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|MEM_rd_wren                                                                           ; 3       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rd_addr[0]                                                                             ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux31~21                                               ; 3       ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux31~5                                                ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[28].fa|cout~0   ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[24].fa|cout~0   ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[22].fa|cout~0   ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[18].fa|cout~2   ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[16].fa|cout~2   ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel|y[16]~17                                                        ; 3       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[16]                                                                           ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[18].fa|cout~0   ; 3       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[20]                                                                           ; 3       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[21]                                                                          ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage3[2]~40                                               ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage3[3]~36                                               ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage2[7]~16                                               ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage2[5]~14                                               ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage2[6]~9                                                ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[14].fa|cout~0                       ; 3       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_rs2_data[14]                                                                           ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[13].fa|cout~3   ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[13].fa|cout~0   ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage3[17]~25                                              ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|xor_32bit:xor_unit|result[10]~20                                        ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage1[11]~5                                               ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage2[12]~5                                               ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[11].fa|cout~0                       ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[8].fa|cout~2                        ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[5].fa|cout~0                        ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[2].fa|cout~0                        ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|and_32bit:and_unit|result[10]                                           ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[10].fa|cout~3 ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[7].fa|cout~2  ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[4].fa|cout~0  ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[1].fa|cout~0  ; 3       ;
; non_forwarding:dut|ID_buf:ID_buf_block|EX_pc[5]                                                                                  ; 3       ;
; non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[7].fa|cout~0  ; 3       ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                                        ; Location                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+---------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 2048         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 2048                        ; 32                          ; --                          ; --                          ; 65536               ; 16   ; db/non_forwarding.ram0_imem_37c714.hdl.mif ; M4K_X26_Y18, M4K_X26_Y19, M4K_X26_Y21, M4K_X26_Y20, M4K_X26_Y22, M4K_X52_Y15, M4K_X26_Y16, M4K_X52_Y16, M4K_X52_Y17, M4K_X52_Y19, M4K_X52_Y22, M4K_X26_Y17, M4K_X52_Y20, M4K_X52_Y18, M4K_X52_Y21, M4K_X26_Y15 ; Don't care           ; Don't care      ; Don't care      ;
+---------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Other Routing Usage Summary                            ;
+-----------------------------+--------------------------+
; Other Routing Resource Type ; Usage                    ;
+-----------------------------+--------------------------+
; Block interconnects         ; 13,754 / 94,460 ( 15 % ) ;
; C16 interconnects           ; 130 / 3,315 ( 4 % )      ;
; C4 interconnects            ; 6,885 / 60,840 ( 11 % )  ;
; Direct links                ; 1,860 / 94,460 ( 2 % )   ;
; Global clocks               ; 1 / 16 ( 6 % )           ;
; Local interconnects         ; 3,128 / 33,216 ( 9 % )   ;
; R24 interconnects           ; 309 / 3,091 ( 10 % )     ;
; R4 interconnects            ; 7,476 / 81,294 ( 9 % )   ;
+-----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.39) ; Number of LABs  (Total = 597) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 17                            ;
; 2                                           ; 10                            ;
; 3                                           ; 14                            ;
; 4                                           ; 10                            ;
; 5                                           ; 11                            ;
; 6                                           ; 7                             ;
; 7                                           ; 7                             ;
; 8                                           ; 9                             ;
; 9                                           ; 13                            ;
; 10                                          ; 10                            ;
; 11                                          ; 12                            ;
; 12                                          ; 21                            ;
; 13                                          ; 28                            ;
; 14                                          ; 42                            ;
; 15                                          ; 70                            ;
; 16                                          ; 316                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.60) ; Number of LABs  (Total = 597) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 527                           ;
; 1 Clock                            ; 540                           ;
; 1 Clock enable                     ; 79                            ;
; 1 Sync. clear                      ; 9                             ;
; 1 Sync. load                       ; 7                             ;
; 2 Async. clears                    ; 6                             ;
; 2 Clock enables                    ; 384                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.99) ; Number of LABs  (Total = 597) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 11                            ;
; 2                                            ; 8                             ;
; 3                                            ; 8                             ;
; 4                                            ; 10                            ;
; 5                                            ; 7                             ;
; 6                                            ; 10                            ;
; 7                                            ; 8                             ;
; 8                                            ; 5                             ;
; 9                                            ; 9                             ;
; 10                                           ; 5                             ;
; 11                                           ; 11                            ;
; 12                                           ; 10                            ;
; 13                                           ; 10                            ;
; 14                                           ; 17                            ;
; 15                                           ; 22                            ;
; 16                                           ; 35                            ;
; 17                                           ; 28                            ;
; 18                                           ; 32                            ;
; 19                                           ; 30                            ;
; 20                                           ; 31                            ;
; 21                                           ; 31                            ;
; 22                                           ; 32                            ;
; 23                                           ; 42                            ;
; 24                                           ; 39                            ;
; 25                                           ; 38                            ;
; 26                                           ; 39                            ;
; 27                                           ; 27                            ;
; 28                                           ; 15                            ;
; 29                                           ; 12                            ;
; 30                                           ; 8                             ;
; 31                                           ; 1                             ;
; 32                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.94) ; Number of LABs  (Total = 597) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 19                            ;
; 2                                               ; 18                            ;
; 3                                               ; 23                            ;
; 4                                               ; 18                            ;
; 5                                               ; 29                            ;
; 6                                               ; 28                            ;
; 7                                               ; 24                            ;
; 8                                               ; 41                            ;
; 9                                               ; 65                            ;
; 10                                              ; 48                            ;
; 11                                              ; 60                            ;
; 12                                              ; 63                            ;
; 13                                              ; 47                            ;
; 14                                              ; 37                            ;
; 15                                              ; 24                            ;
; 16                                              ; 21                            ;
; 17                                              ; 4                             ;
; 18                                              ; 8                             ;
; 19                                              ; 9                             ;
; 20                                              ; 5                             ;
; 21                                              ; 1                             ;
; 22                                              ; 2                             ;
; 23                                              ; 0                             ;
; 24                                              ; 2                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 22.34) ; Number of LABs  (Total = 597) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 3                             ;
; 4                                            ; 13                            ;
; 5                                            ; 2                             ;
; 6                                            ; 7                             ;
; 7                                            ; 13                            ;
; 8                                            ; 3                             ;
; 9                                            ; 6                             ;
; 10                                           ; 4                             ;
; 11                                           ; 7                             ;
; 12                                           ; 11                            ;
; 13                                           ; 8                             ;
; 14                                           ; 13                            ;
; 15                                           ; 19                            ;
; 16                                           ; 14                            ;
; 17                                           ; 16                            ;
; 18                                           ; 14                            ;
; 19                                           ; 24                            ;
; 20                                           ; 20                            ;
; 21                                           ; 29                            ;
; 22                                           ; 23                            ;
; 23                                           ; 28                            ;
; 24                                           ; 35                            ;
; 25                                           ; 30                            ;
; 26                                           ; 37                            ;
; 27                                           ; 30                            ;
; 28                                           ; 44                            ;
; 29                                           ; 39                            ;
; 30                                           ; 52                            ;
; 31                                           ; 51                            ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C35F672C6 for design "non_forwarding"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'non_forwarding.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK0_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK1_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:25
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23
Info (170194): Fitter routing operations ending: elapsed time is 00:00:17
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 8.83 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 83 output pins without output pin load capacitance assignment
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file D:/CTMT/non_forwarding_fpga/15_kit/output_files/non_forwarding.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 326 warnings
    Info: Peak virtual memory: 4981 megabytes
    Info: Processing ended: Sat Dec 14 11:10:06 2024
    Info: Elapsed time: 00:01:07
    Info: Total CPU time (on all processors): 00:01:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/CTMT/non_forwarding_fpga/15_kit/output_files/non_forwarding.fit.smsg.


