INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 22 11:13:45 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : golden_ratio
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.940ns  (required time - arrival time)
  Source:                 subf0/operator/roundingAdder/X_1_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mulf0/ip/SignificandMultiplication/tile_1_mult/Mint/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 2.146ns (29.503%)  route 5.128ns (70.497%))
  Logic Levels:           25  (CARRY4=13 LUT3=1 LUT4=1 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 6.501 - 5.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3203, unset)         1.566     1.566    subf0/operator/roundingAdder/clk
    SLICE_X39Y28         FDRE                                         r  subf0/operator/roundingAdder/X_1_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.204     1.770 r  subf0/operator/roundingAdder/X_1_d1_reg[1]/Q
                         net (fo=2, routed)           0.328     2.098    subf0/operator/roundingAdder/X_1_d1_reg_n_0_[1]
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.391     2.489 r  subf0/operator/roundingAdder/ltOp_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.489    subf0/operator/roundingAdder/ltOp_carry_i_20_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.542 r  subf0/operator/roundingAdder/ltOp_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.542    subf0/operator/roundingAdder/ltOp_carry_i_19_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.595 r  subf0/operator/roundingAdder/ltOp_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.595    subf0/operator/roundingAdder/ltOp_carry_i_18_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.648 r  subf0/operator/roundingAdder/ltOp_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.648    subf0/operator/roundingAdder/ltOp_carry__0_i_16_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.701 r  subf0/operator/roundingAdder/ltOp_carry__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.701    subf0/operator/roundingAdder/ltOp_carry__0_i_15_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.754 r  subf0/operator/roundingAdder/ltOp_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.754    subf0/operator/roundingAdder/ltOp_carry__1_i_10_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.807 r  subf0/operator/roundingAdder/ltOp_carry__1_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     2.807    subf0/operator/roundingAdder/ltOp_carry__1_i_8__1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.860 r  subf0/operator/roundingAdder/ltOp_carry__2_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     2.860    subf0/operator/roundingAdder/ltOp_carry__2_i_8__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.026 f  subf0/operator/roundingAdder/ltOp_carry__1_i_18/O[1]
                         net (fo=3, routed)           0.260     3.286    subf0/operator/roundingAdder/RoundedExpFrac[33]
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.123     3.409 r  subf0/operator/roundingAdder/ltOp_carry__1_i_7__1/O
                         net (fo=39, routed)          0.282     3.690    subf0/operator/roundingAdder/nfloat2ieee/eqOp__0
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.043     3.733 f  subf0/operator/roundingAdder/out0_valid_INST_0_i_13/O
                         net (fo=2, routed)           0.536     4.269    subf0/operator/roundingAdder/out0_valid_INST_0_i_13_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.043     4.312 r  subf0/operator/roundingAdder/ltOp_carry_i_8__1_comp/O
                         net (fo=17, routed)          0.398     4.710    subf0/operator/roundingAdder/ltOp_carry_i_8__1_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I2_O)        0.043     4.753 r  subf0/operator/roundingAdder/ltOp_carry_i_6__1/O
                         net (fo=1, routed)           0.000     4.753    cmpf0/operator/operator/ExpFracCmp/S[1]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.009 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.009    cmpf0/operator/operator/ExpFracCmp/ltOp_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.063 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.063    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.117 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.117    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.171 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.313     5.484    subf0/operator/roundingAdder/outputValid_reg_3[0]
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.043     5.527 r  subf0/operator/roundingAdder/out0_valid_INST_0_i_10/O
                         net (fo=29, routed)          0.247     5.774    buffer8/control/cmpf0_result
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.043     5.817 r  buffer8/control/x0_ready_INST_0_i_5/O
                         net (fo=7, routed)           0.306     6.124    fork0/generateBlocks[2].regblock/fullReg_reg_2
    SLICE_X41Y38         LUT6 (Prop_lut6_I4_O)        0.043     6.167 r  fork0/generateBlocks[2].regblock/x0_ready_INST_0_i_2/O
                         net (fo=15, routed)          0.364     6.530    buffer14/fifo/control/buf_outs_valid
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.043     6.573 r  buffer14/fifo/control/fullReg_i_3__0_comp/O
                         net (fo=47, routed)          0.563     7.136    buffer14/fifo/control/transmitValue_reg_5
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.043     7.179 f  buffer14/fifo/control/dataReg[24]_i_1__2/O
                         net (fo=2, routed)           0.189     7.368    buffer9/control/outs_reg[31][24]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.043     7.411 f  buffer9/control/outs[24]_i_1__0/O
                         net (fo=4, routed)           0.547     7.958    buffer9/control/D[24]
    SLICE_X42Y42         LUT6 (Prop_lut6_I5_O)        0.043     8.001 r  buffer9/control/Mint_i_42_comp/O
                         net (fo=24, routed)          0.474     8.475    buffer9/control/mulf0/ieee2nfloat_rhs/eqOp1_in
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.043     8.518 r  buffer9/control/Mint_i_21__0/O
                         net (fo=2, routed)           0.322     8.840    mulf0/ip/SignificandMultiplication/tile_1_mult/A[19]
    DSP48_X2Y17          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_1_mult/Mint/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=3203, unset)         1.501     6.501    mulf0/ip/SignificandMultiplication/tile_1_mult/clk
    DSP48_X2Y17          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_1_mult/Mint/CLK
                         clock pessimism              0.090     6.591    
                         clock uncertainty           -0.035     6.555    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -2.655     3.900    mulf0/ip/SignificandMultiplication/tile_1_mult/Mint
  -------------------------------------------------------------------
                         required time                          3.900    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                 -4.940    




