
/home/osboxes/gap_sdk/examples/pmsis/helloworld/BUILD/GAP8/GCC_RISCV/test:     file format elf32-littleriscv

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .data_tiny_fc 00000390  00000004  1b000004  00001004  2**2  CONTENTS, ALLOC, LOAD, DATA
  1 .stack        00001038  1b000398  1b000398  00001398  2**3  CONTENTS, ALLOC, LOAD, DATA
  2 .vectors      000000a0  1c000000  1c000000  00003000  2**0  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         000042b4  1c0000a0  1c0000a0  000030a0  2**1  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .init_array   00000040  1c004354  1c004354  00007354  2**2  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   0000000c  1c004394  1c004394  00007394  2**2  CONTENTS, ALLOC, LOAD, DATA
  6 .init         00000000  1c0043a0  1c0043a0  00008020  2**0  CONTENTS, ALLOC, LOAD, CODE
  7 .fini         00000000  1c0043a0  1c0043a0  00008020  2**0  CONTENTS, ALLOC, LOAD, CODE
  8 .preinit_array 00000000  1c0043a0  1c0043a0  00008020  2**0  CONTENTS, ALLOC, LOAD, DATA
  9 .boot         00000000  1c0043a0  1c0043a0  00008020  2**0  CONTENTS
 10 .got          00000000  1c0043a0  1c0043a0  00008020  2**0  CONTENTS, ALLOC, LOAD, DATA
 11 .shbss        00000000  1c0043a0  1c0043a0  00008020  2**0  CONTENTS
 12 .gnu.offload_funcs 00000000  1c0043a0  1c0043a0  00008020  2**0  CONTENTS
 13 .gnu.offload_vars 00000000  1c0043a0  1c0043a0  00008020  2**0  CONTENTS
 14 .rodata       0000040c  1c0043a0  1c0043a0  000073a0  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
 15 .data         000001e4  1c0047ac  1c0047ac  000077ac  2**2  CONTENTS, ALLOC, LOAD, DATA
 16 .bss          000001cc  1c004990  1c004990  00007990  2**2  ALLOC
 17 .data_tiny_l1 00000018  00000004  1c004b5c  00008004  2**2  CONTENTS, ALLOC, LOAD, DATA
 18 .l1cluster_g  00000004  1000001c  1c004b74  0000801c  2**2  CONTENTS, ALLOC, LOAD, DATA
 19 .bss_l1       00000000  10000020  10000020  00008020  2**0  CONTENTS
 20 .comment      0000001a  00000000  00000000  00008020  2**0  CONTENTS, READONLY
 21 .Pulp_Chip.Info 0000004e  00000000  00000000  0000803a  2**0  CONTENTS, READONLY
 22 .debug_frame  00003ce8  00000000  00000000  00008088  2**2  CONTENTS, READONLY, DEBUGGING
 23 .debug_info   0004ffda  00000000  00000000  0000bd70  2**0  CONTENTS, READONLY, DEBUGGING
 24 .debug_abbrev 00008995  00000000  00000000  0005bd4a  2**0  CONTENTS, READONLY, DEBUGGING
 25 .debug_loc    00014f33  00000000  00000000  000646df  2**0  CONTENTS, READONLY, DEBUGGING
 26 .debug_aranges 00000f60  00000000  00000000  00079618  2**3  CONTENTS, READONLY, DEBUGGING
 27 .debug_ranges 00003000  00000000  00000000  0007a578  2**3  CONTENTS, READONLY, DEBUGGING
 28 .debug_line   00016ef8  00000000  00000000  0007d578  2**0  CONTENTS, READONLY, DEBUGGING
 29 .debug_str    00008a73  00000000  00000000  00094470  2**0  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
00000004 l    d  .data_tiny_fc	00000000 .data_tiny_fc
1b000398 l    d  .stack	00000000 .stack
1c000000 l    d  .vectors	00000000 .vectors
1c0000a0 l    d  .text	00000000 .text
1c004354 l    d  .init_array	00000000 .init_array
1c004394 l    d  .fini_array	00000000 .fini_array
1c0043a0 l    d  .init	00000000 .init
1c0043a0 l    d  .fini	00000000 .fini
1c0043a0 l    d  .preinit_array	00000000 .preinit_array
1c0043a0 l    d  .boot	00000000 .boot
1c0043a0 l    d  .got	00000000 .got
1c0043a0 l    d  .shbss	00000000 .shbss
1c0043a0 l    d  .gnu.offload_funcs	00000000 .gnu.offload_funcs
1c0043a0 l    d  .gnu.offload_vars	00000000 .gnu.offload_vars
1c0043a0 l    d  .rodata	00000000 .rodata
1c0047ac l    d  .data	00000000 .data
1c004990 l    d  .bss	00000000 .bss
00000004 l    d  .data_tiny_l1	00000000 .data_tiny_l1
1000001c l    d  .l1cluster_g	00000000 .l1cluster_g
10000020 l    d  .bss_l1	00000000 .bss_l1
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .Pulp_Chip.Info	00000000 .Pulp_Chip.Info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    df *ABS*	00000000 bridge.c
1c0014a0 l     F .text	0000001c __rt_event_enqueue
1c0014bc l     F .text	00000020 __rt_bridge_check_bridge_req.part.5
1c0014dc l     F .text	00000046 __rt_bridge_wait
00000004 l     O .data_tiny_fc	00000004 __rt_bridge_flash_handle
00000008 l     O .data_tiny_fc	00000004 __rt_bridge_flash_type
0000000c l     O .data_tiny_fc	00000004 __rt_bridge_flash_itf
00000010 l     O .data_tiny_fc	00000004 __rt_bridge_flash_cs
00000014 l     O .data_tiny_fc	00000004 __rt_bridge_eeprom_handle
00000000 l    df *ABS*	00000000 events.c
00000000 l    df *ABS*	00000000 periph-v2.c
00000000 l    df *ABS*	00000000 hyperram-v1.c
1c002a3a l     F .text	0000002e __rt_hyper_init
1c004af0 l     O .bss	00000004 __pi_hyper_cluster_reqs_first
1c004af4 l     O .bss	00000004 __rt_hyper_open_count
00000000 l    df *ABS*	00000000 pwm.c
00000000 l    df *ABS*	00000000 rtc.c
00000000 l    df *ABS*	00000000 conf.c
00000000 l    df *ABS*	00000000 debug.c
00000000 l    df *ABS*	00000000 utils.c
1c0012c0 l     F .text	0000007c __rt_fc_cluster_lock_req
1b000ba0 l     O .stack	00000018 cbsys_first
00000000 l    df *ABS*	00000000 himax.c
00000000 l    df *ABS*	00000000 io.c
1c002c00 l     F .text	0000000e __rt_io_end_of_flush
1c002c0e l     F .text	00000050 __rt_io_uart_wait_req
1c002c5e l     F .text	00000040 __rt_do_putc_host
1c002c9e l     F .text	0000005e __rt_io_start
1c002cfc l     F .text	00000024 rt_event_execute.isra.4.constprop.12
1c002d20 l     F .text	00000070 __rt_io_lock
1c002d90 l     F .text	00000032 __rt_putc_host_cluster_req
1c002dc2 l     F .text	00000070 __rt_io_unlock
1c002e32 l     F .text	000000ce __rt_io_uart_flush.constprop.11
1c002f00 l     F .text	0000008c __rt_io_uart_wait_pending
1c002f8c l     F .text	00000026 __rt_io_stop
1c003072 l     F .text	000000a8 tfp_putc.isra.9
1c004a54 l     O .bss	00000080 __rt_io_event
1b000bbc l     O .stack	00000010 __rt_io_fc_lock
1c004910 l     O .data	00000080 __rt_putc_host_buffer
1c004b04 l     O .bss	00000004 __rt_io_event_current
1c004b08 l     O .bss	00000004 __rt_io_pending_flush
1c004b0c l     O .bss	00000004 __rt_putc_host_buffer_index
1c004b10 l     O .bss	00000004 _rt_io_uart
00000000 l    df *ABS*	00000000 crt0.o
1c000094 l       .vectors	00000000 __rt_no_irq_handler
00000000 l    df *ABS*	00000000 sched.o
1c000132 l       .text	00000000 __rt_handle_special_event
1c00012c l       .text	00000000 __rt_no_first
1c00012e l       .text	00000000 __rt_common
1c000130 l       .text	00000000 enqueue_end
1c000192 l       .text	00000000 __rt_remote_enqueue_event_loop_cluster
1c0001ce l       .text	00000000 __rt_remote_enqueue_event_loop_cluster_continue
1c0001b8 l       .text	00000000 __rt_cluster_pool_update_end
1c0001a0 l       .text	00000000 __rt_cluster_pool_update_loop
1c0001a8 l       .text	00000000 __rt_cluster_pool_update_loop_end
1c0001b0 l       .text	00000000 __rt_cluster_pool_update_no_current
1c0001ec l       .text	00000000 __rt_remote_enqueue_event_loop_next_cluster
00000000 l    df *ABS*	00000000 vectors.o
1c000266 l       .text	00000000 __rt_call_c_function
00000000 l    df *ABS*	00000000 udma-v2.o
1c000356 l       .text	00000000 __rt_udma_no_copy
1c00031e l       .text	00000000 repeat_transfer
1c00036e l       .text	00000000 handle_special_end
1c0002ca l       .text	00000000 resume_after_special_end
1c000308 l       .text	00000000 checkTask
1c0002de l       .text	00000000 __rt_udma_call_enqueue_callback_resume
1c000304 l       .text	00000000 transfer_resume
1c0002fc l       .text	00000000 hyper
1c0002fc l       .text	00000000 fc_tcdm
1c0002fc l       .text	00000000 dual
1c00031e l       .text	00000000 dmaCmd
1c000346 l       .text	00000000 not_last
1c0003b6 l       .text	00000000 i2c_step1
1c0003d2 l       .text	00000000 i2c_step2
1c000378 l       .text	00000000 spim_step3
1c000394 l       .text	00000000 spim_step2
00000000 l    df *ABS*	00000000 soc_event_eu.o
1c000426 l       .text	00000000 __rt_fc_socevents_not_hyper_rx
1c00042c l       .text	00000000 __rt_fc_socevents_not_hyper_tx
1c000446 l       .text	00000000 __rt_soc_evt_no_udma_channel
1c0004b4 l       .text	00000000 rtc_event_handler
1c000472 l       .text	00000000 __rt_soc_evt_pwm
1c000486 l       .text	00000000 __rt_soc_evt_store
1c00049a l       .text	00000000 socevents_set
00000000 l    df *ABS*	00000000 gpio.o
1c0004f4 l       .text	00000000 __rt_gpio_handler_end
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 helloworld.c
1c000b62 l     F .text	0000001e core_id
1c000b80 l     F .text	00000020 cluster_id
1c000ba0 l     F .text	00000016 hal_core_id
1c000bb6 l     F .text	00000016 hal_cluster_id
1c000bcc l     F .text	00000020 eu_bar_addr
1c000bec l     F .text	00000022 eu_bar_trig_wait_clr
1c000c0e l     F .text	00000032 eu_bar_setup_mask
1c000c40 l     F .text	00000028 eu_bar_setup
1c000c68 l     F .text	0000001e eu_dispatch_push
1c000c86 l     F .text	0000001e eu_dispatch_team_config
1c000ca4 l     F .text	00000016 pi_core_id
1c000de0 l     F .text	00000016 rt_core_id
1c000cba l     F .text	00000016 pi_cluster_id
1c000dca l     F .text	00000016 rt_cluster_id
1c000cd0 l     F .text	00000016 pi_cl_cluster_nb_cores
1c000df6 l     F .text	00000010 rt_nb_pe
1c000ce6 l     F .text	00000024 __rt_team_barrier_config
1c000d0a l     F .text	00000032 __rt_team_config
1c000d3c l     F .text	0000002c pi_cl_team_fork
1c000d68 l     F .text	00000046 rt_team_fork
1c000dae l     F .text	0000001c __rt_team_barrier
1c000e06 l     F .text	0000001e pmsis_kickoff
1c000e24 l     F .text	00000014 pmsis_exit
00000000 l    df *ABS*	00000000 init.c
1c001018 l     F .text	00000026 cluster_start
1c004358 l     O .init_array	00000004 ctor_list
1c004398 l     O .fini_array	00000004 dtor_list
00000000 l    df *ABS*	00000000 irq.c
00000000 l    df *ABS*	00000000 alloc.c
00000000 l    df *ABS*	00000000 time.c
1c001a78 l     F .text	00000018 __rt_time_poweroff
1c001a90 l     F .text	00000018 __rt_time_poweron
1c004ae8 l     O .bss	00000004 timer_count
00000000 l    df *ABS*	00000000 time_irq.c
00000000 l    df *ABS*	00000000 freq.c
00000000 l    df *ABS*	00000000 pmu_driver.c
1c001f18 l     F .text	0000002c SetFllMultDivFactors
1c001f44 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c0048c4 l     O .data	00000007 SystemStateToSCUFastSeq
1c0048dc l     O .data	00000003 ToHWDCDC_Pos
1c0048ec l     O .data	00000004 RetPMUStateToPMUState
00000000 l    df *ABS*	00000000 cluster.c
1c002412 l     F .text	00000062 __rt_init_cluster_data
1c002474 l     F .text	00000064 __rt_cluster_init
1c0024d8 l     F .text	00000116 __rt_cluster_mount_step
00000000 l    df *ABS*	00000000 pulpos_emu.c
1c0027a4 l     F .text	0000003c __rt_cluster_pulpos_emu_init
1c004990 l     O .bss	0000002c __rt_pulpos_emu_global_cluster_task
1c004aec l     O .bss	00000004 __rt_fc_cluster_device
00000000 l    df *ABS*	00000000 cluster_call.c
00000000 l    df *ABS*	00000000 pads-v1.c
00000000 l    df *ABS*	00000000 gpio-v2.c
1c0049bc l     O .bss	00000098 __rt_gpio
00000000 l    df *ABS*	00000000 i2s-v1.c
1c002ae8 l     F .text	00000034 __rt_i2s_resume
1c002b1c l     F .text	00000028 __rt_i2s_setfreq_after
1c002b44 l     F .text	0000002c __rt_i2s_setfreq_before
1c004af8 l     O .bss	00000004 __rt_i2s_first
00000000 l    df *ABS*	00000000 i2c-v2.c
1c0048f0 l     O .data	00000020 __rt_i2c
00000000 l    df *ABS*	00000000 spim-v2.c
1c004afc l     O .bss	00000008 __rt_spim_open_count
00000000 l    df *ABS*	00000000 semihost.c
1c003270 l     F .text	0000000e __internal_semihost
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 prf.c
1c0032b4 l     F .text	00000092 _to_x
1c003346 l     F .text	00000020 _rlrshift
1c003366 l     F .text	00000044 _ldiv5
1c0033aa l     F .text	00000034 _get_digit
00000000 l    df *ABS*	00000000 uart.c
1c003eba l     F .text	00000024 __rt_uart_setup.isra.5
1c003ede l     F .text	00000020 __rt_uart_setfreq_after
1c003efe l     F .text	00000042 __rt_uart_wait_tx_done.isra.6
1c003f40 l     F .text	0000002a __rt_uart_setfreq_before
1c003f6a l     F .text	00000042 __rt_uart_cluster_req
1c003fac l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c004ad4 l     O .bss	00000010 __rt_uart
00000000 l    df *ABS*	00000000 pe-eu-v3.o
1c004262 l       .text	00000000 __rt_slave_start
1c0041b8 l       .text	00000000 __rt_master_event
1c0041cc l       .text	00000000 __rt_master_loop
1c0041bc l       .text	00000000 __rt_push_event_to_fc_retry
1c004254 l       .text	00000000 __rt_push_event_to_fc_wait
1c004246 l       .text	00000000 __rt_master_sleep
1c0041d4 l       .text	00000000 __rt_master_loop_update_next
1c004228 l       .text	00000000 __rt_no_stack_check
1c004234 l       .text	00000000 __rt_master_no_slave_barrier
1c004244 l       .text	00000000 __rt_master_loop_no_slave
1c004280 l       .text	00000000 __rt_fork_return
1c004284 l       .text	00000000 __rt_wait_for_dispatch
1c00429a l       .text	00000000 __rt_other_entry
1c004294 l       .text	00000000 __rt_fork_entry
1c0042c2 l       .text	00000000 __rt_no_stack_check_end
1c004334 l       .text	00000000 __rt_dma_2d_done
1c0042f2 l       .text	00000000 __rt_dma_2d_redo
1c0042fa l       .text	00000000 __rt_dma_2d_not_last
1c00431c l       .text	00000000 __rt_dma_2d_exit
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 g       *ABS*	00000000 __rt_debug_init_config_trace
00000350 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_stride
1c001432 g     F .text	00000038 __rt_fc_cluster_lock
1c00212e g     F .text	0000011c InitOneFll
00000000 g       *ABS*	00000000 __RT_DEBUG_CONFIG
1c004b30 g     O .bss	00000004 __rt_cluster_tasks
1c0015fc g     F .text	00000020 __rt_bridge_send_notif
1c001756 g     F .text	00000074 rt_event_alloc
00000338 g     O .data_tiny_fc	00000001 __rt_hyper_pending_emu_do_memcpy
1c00182a g     F .text	00000064 __rt_event_execute
1c00126e g     F .text	00000052 __rt_irq_init
1c001902 g     F .text	00000048 rt_user_alloc
00000310 g     O .data_tiny_fc	00000004 __rt_hyper_pending_hyper_addr
1c0025f4 g     F .text	000000d4 pi_cluster_open
1c00328a g     F .text	0000002a printf
ffffffff g       *ABS*	00000000 pulp__L2
1c001a0e g     F .text	0000006a __rt_allocs_init
1c004b14 g     O .bss	00000004 __rt_alloc_l1
1c0025ee g     F .text	00000006 pi_cluster_conf_init
ffffffff g       *ABS*	00000000 pulp__PE
1c0011d0 g     F .text	0000004c rt_irq_set_handler
00000314 g     O .data_tiny_fc	00000004 __rt_hyper_pending_addr
00000308 g     O .data_tiny_fc	00000004 __rt_hyper_udma_handle
1c00230c g     F .text	00000040 InitFlls
00000018 g     O .data_tiny_fc	00000004 __rt_first_free
00000001 g       *ABS*	00000000 __ACTIVE_FC
00000400 g       *ABS*	00000000 __rt_cl_slave_stack_size
1c001eda g     F .text	0000003e __rt_freq_init
1c00103e g     F .text	00000166 __rt_init
00000001 g       *ABS*	00000000 __FC
1c0023f8 g     F .text	00000012 __rt_fll_init
1b0013d0 g       .stack	00000000 __fc_tcdm_end
1c0016e2 g     F .text	00000034 __rt_bridge_init
00000018 g     O .data_tiny_l1	00000004 __rt_cluster_nb_active_pe
0000032c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_hyper_addr
1c002bca g     F .text	00000012 __rt_i2c_init
1c004354 g       .text	00000000 _etext
0000030c g     O .data_tiny_fc	00000004 __rt_hyper_pending_base
1c0047ac g       .data	00000000 sdata
00000001 g       *ABS*	00000000 __rt_nb_cluster
00000390 g     O .data_tiny_fc	00000004 __rtc_handler
1c001996 g     F .text	0000002e rt_alloc
1c003e94 g     F .text	00000026 __rt_uart_cluster_req_done
1c0011a4 g     F .text	00000028 __rt_deinit
1b000bb8 g     O .stack	00000001 camera_isAwaked
1c00010e g       .text	00000000 __rt_event_enqueue
1c001b22 g     F .text	0000001e rt_time_wait_us
1c0004ec g       .text	00000000 __rt_gpio_handler
1c000246 g       .text	00000000 __rt_illegal_instr
1c0019e6 g     F .text	00000028 __rt_alloc_init_l1_for_fc
1c002a30 g     F .text	0000000a __rt_padframe_init
1c0043a0 g       .fini_array	00000000 __DTOR_END__
0000020c g       *ABS*	00000000 __cluster_text_size
1c00311a g     F .text	00000028 puts
1c0047dc  w    O .data	00000018 __rt_padframe_profiles
00000330 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_addr
00000344 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks_last
1c0017e4 g     F .text	00000022 rt_event_get_blocking
1c004990 g       .bss	00000000 _bss_start
1c004990 g       .data	00000000 edata
1c0019c4 g     F .text	00000022 __rt_alloc_init_l1
1c0048bc  w    O .data	00000004 __rt_iodev_uart_baudrate
1c000174 g       .text	00000000 __rt_remote_enqueue_event
1c0048cc g     O .data	00000010 PMUState
1c0047ac g       .data	00000000 _sdata
10000020 g       .l1cluster_g	00000000 __l1_end
1c001cac g     F .text	00000130 rt_periph_copy
1c00303a g     F .text	00000038 __rt_putc_uart
1b000398 g     O .stack	00000800 __rt_fc_stack
00000010 g     O .data_tiny_l1	00000004 __rt_dma_last_pending
1c00013c g       .text	00000000 __rt_bridge_enqueue_event
1c0033de g     F .text	00000ab6 _prf
10000020 g       .l1cluster_g	00000000 _libgomp_start
1c000834 g     F .text	0000032e .hidden __umoddi3
1c001bcc g     F .text	000000e0 __rt_timer_handler
1c004b18 g     O .bss	00000004 __rt_alloc_l2
1b0013d0 g       .stack	00000000 stack
1c0004f8 g     F .text	0000033c .hidden __udivdi3
1c000eb0 g     F .text	0000013e helloworld
1c0031f6 g     F .text	00000008 abort
1c0017ca g     F .text	0000001a rt_event_get
1c004b24 g     O .bss	00000008 __rt_freq_domains
0000001c g       *ABS*	00000000 _l1_preload_size
1c00010c g       .text	00000000 _init
1c004b5c g       .bss	00000000 _bss_end
1c0047bc  w    O .data	00000010 __rt_padframe_hyper
1c0015de g     F .text	0000001e __rt_bridge_set_available
1c0042c4 g       .text	00000000 __rt_dma_2d
1c004148 g       .text	00000000 __rt_pe_start
1c004b20 g     O .bss	00000004 first_delayed
0000038c g     O .data_tiny_fc	00000004 __rt_rtc_init_done
00000008 g       *ABS*	00000000 __NB_ACTIVE_PE
1c0029c0 g     F .text	00000048 pi_cluster_send_task_to_cl
1c00224a g     F .text	000000c2 __rt_pmu_cluster_power_up
1b000bd0 g       .stack	00000000 stack_start
00000004 g     O .data_tiny_l1	0000000c __rt_cluster_pool
1c000e38 g     F .text	00000036 cluster_helloworld
00010000 g       *ABS*	00000000 __L1Cl
1c003fe2 g     F .text	00000088 __rt_uart_open
1c0013aa g     F .text	00000022 __rt_utils_init
1c0028c6 g     F .text	000000fa pi_cluster_send_task_to_cl_async
1c0047ac  w    O .data	00000010 __rt_padframe_default
1c003142 g     F .text	00000018 fputc_locked
1c00406a g     F .text	0000004c rt_uart_close
1c00194a g     F .text	0000004c rt_user_free
1c004354 g       .init_array	00000000 __CTOR_LIST__
1c001ddc g     F .text	00000056 __rt_periph_wait_event
1c001e90 g     F .text	0000004a rt_freq_set_and_get
1c00327e g     F .text	00000006 semihost_write0
1c00121c  w    F .text	00000002 illegal_insn_handler_c
0000033c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_task
1c0026f8 g     F .text	00000070 __rt_cluster_push_fc_event
00000320 g     O .data_tiny_fc	00000004 __rt_hyper_end_task
1c004148 g       .text	00000000 __cluster_text_start
1c000080 g       .vectors	00000000 _start
1c0018e2 g     F .text	00000020 rt_user_alloc_init
00000000 g       *ABS*	00000000 __rt_config
00000334 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size
1c004b5c g       .bss	00000000 _l1_preload_start_inL2
1c0013cc g     F .text	00000032 __rt_fc_lock
10000020 g       .l1cluster_g	00000000 __l1_heap_start
1c00173e g     F .text	00000018 __rt_wait_event_prepare_blocking
1c001522 g     F .text	00000072 __rt_bridge_handle_notif
1c00045e g       .text	00000000 __rt_soc_evt_no_udma
1000001c g     O .l1cluster_g	00000004 __rt_cluster_fc_task_lock
00000340 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks
1c001806 g     F .text	00000024 rt_event_push
1c00161c g     F .text	0000001e __rt_bridge_clear_notif
00000014 g     O .data_tiny_l1	00000004 __rt_dma_first_pending
1c0047f4 g     O .data	000000c0 __hal_debug_struct
1c001b40 g     F .text	0000008c __rt_time_init
00080000 g       *ABS*	00000000 __L2
00000008 g       *ABS*	00000000 __rt_nb_pe
1c0000a0 g       .text	00000000 _entry
1c00188e g     F .text	0000002a __rt_wait_event
1c00234c g     F .text	000000ac __rt_pmu_init
1c00121e g     F .text	00000050 __rt_handle_illegal_instr
1c002fb2 g     F .text	00000010 memset
1c000fee g     F .text	0000002a main
1c00240a g     F .text	00000002 __rt_fll_deinit
1c0004a4 g       .text	00000000 udma_event_handler_end
1c004b1c g     O .bss	00000004 __rt_alloc_fc_tcdm
1c002bc0 g     F .text	0000000a __rt_himax_init
1c00146a g     F .text	00000036 __rt_fc_cluster_unlock
00000318 g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat
1c0031fe g     F .text	00000072 __rt_io_init
1c0047cc  w    O .data	00000010 __rt_padframe_hyper_gpio
00000000 g       *ABS*	00000000 __FETCH_ALL
1c0048b4  w    O .data	00000004 __rt_platform
1c004394 g       .init_array	00000000 __CTOR_END__
1c003284 g     F .text	00000006 semihost_exit
1c004394 g       .fini_array	00000000 __DTOR_LIST__
1c001716 g     F .text	00000028 __rt_event_init
000002e0 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback_arg
1c0004c8 g       .text	00000000 pwm_event_handler
00000348 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size_2d
1c00315a g     F .text	00000028 _prf_locked
00000000 g       *ABS*	00000000 __USE_UART
1c001ff6 g     F .text	00000138 SetFllFrequency
1c00240c g     F .text	00000002 __rt_flls_constructor
1c001aa8 g     F .text	0000007a rt_event_push_delayed
1c00010c g       .text	00000000 _fini
1c0018b8 g     F .text	00000018 rt_event_wait
1c000090 g       .vectors	00000000 __rt_debug_struct_ptr
1c004454 g     O .rodata	00000100 .hidden __clz_tab
00000328 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_channel
1c0042a0 g       .text	00000000 __rt_set_slave_stack
1c0048c0  w    O .data	00000004 __rt_fc_stack_size
1c0003f4 g       .text	00000000 __rt_fc_socevents_handler
000002b8 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback
00000358 g     O .data_tiny_fc	00000034 dev_rtc
1c000200 g       .text	00000000 __rt_call_external_c_function
1c0013fe g     F .text	00000034 __rt_fc_unlock
00000004 g       .data_tiny_l1	00000000 _l1_preload_start
1c002a68 g     F .text	00000080 __pi_gpio_handler
000002b0 g     O .data_tiny_fc	00000008 __rt_socevents_status
1c00163a g     F .text	0000003a __rt_bridge_printf_flush
1c0048b8  w    O .data	00000004 __rt_iodev
0000001c g     O .data_tiny_fc	00000014 __rt_sched
1c000000 g       .vectors	00000000 __irq_vector_base
1c004990 g       .data	00000000 _edata
00000000 g       *ABS*	00000000 __ZERO
1c001e32 g     F .text	0000005e __rt_periph_init
1c002bee g     F .text	00000012 __rt_spim_init
1c001594 g     F .text	0000004a __rt_bridge_check_connection
1c0027e0 g     F .text	00000090 rt_cluster_call
00000800 g       *ABS*	00000000 __rt_stack_size
1c0011cc g     F .text	00000004 pi_open_from_conf
ffffffff g       *ABS*	00000000 pulp__FC
1c002b70 g     F .text	00000050 __rt_i2s_init
00000003 g       *ABS*	00000000 __rt_debug_init_config
1c004b34 g     O .bss	00000028 __rt_fc_cluster_data
1c003182 g     F .text	00000074 exit
1c0018d0 g     F .text	00000012 __rt_event_sched_init
0000034c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_length
1c0002b4 g       .text	00000000 udma_event_handler
1c0026c8 g     F .text	00000030 pi_cluster_close
00000354 g     O .data_tiny_fc	00000004 pwmEventsStatus
1c00137a g     F .text	00000030 __rt_cbsys_exec
0000ffe0 g       .l1cluster_g	00000000 __l1_heap_size
1c001f6a g     F .text	0000008c __rt_pmu_cluster_power_down
0000031c g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat_size
1b000b98 g     O .stack	00000004 __rt_debug_config_trace
1c004ae4  w    O .bss	00000004 __rt_iodev_uart_channel
1c0000a0 g       .text	00000000 _stext
1c0048e0 g     O .data	00000004 PMURetentionState
ffffffff g       *ABS*	00000000 pulp__L1CL
1c002a08 g     F .text	00000028 rt_padframe_set
1c004b2c g     O .bss	00000004 __rt_wakeup_use_fast
00000400 g       *ABS*	00000000 __rt_cl_master_stack_size
1c002fc2 g     F .text	0000001a strchr
1c001674 g     F .text	0000006e __rt_bridge_req_shutdown
1c003fd2 g     F .text	00000010 rt_uart_conf_init
1c004354 g       .text	00000000 __cluster_text_end
1c0040ea g     F .text	0000005c __rt_uart_init
1c004b78 g       *ABS*	00000000 __l2_end
1c002870 g     F .text	00000056 rt_cluster_mount
1c002bdc g     F .text	00000012 __rt_rtc_init
1c0040b6 g     F .text	00000034 rt_uart_cluster_write
1c000098 g       .vectors	00000000 __rt_semihosting_call
1b000b9c g     O .stack	00000004 __rt_debug_config
1c00240e g     F .text	00000004 __rt_fll_set_freq
1c00133c g     F .text	0000003e __rt_cbsys_add
1c002768 g     F .text	0000003c __rt_cluster_new
1c002fdc g     F .text	0000005e __rt_putc_debug_bridge
1c004354 g       .text	00000000 _endtext
00000324 g     O .data_tiny_fc	00000004 __rt_hyper_current_task
ffffffff g       *ABS*	00000000 pulp__L1FC
1c000e6e g     F .text	00000042 cluster_delegate
1c0048e4 g     O .data	00000008 FllsFrequency
00000030 g     O .data_tiny_fc	00000280 periph_channels



Disassembly of section .vectors:

1c000000 <__irq_vector_base>:


#ifdef ARCHI_CORE_HAS_1_10
  j __rt_illegal_instr
#else
  j __rt_no_irq_handler
1c000000:	0940006f          	j	1c000094 <__rt_no_irq_handler>
#endif

  j __rt_no_irq_handler
1c000004:	0900006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000008:	08c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00000c:	0880006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000010:	0840006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000014:	0800006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000018:	07c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00001c:	0780006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000020:	0740006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000024:	0700006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000028:	06c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00002c:	0680006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000030:	0640006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000034:	0600006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000038:	05c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00003c:	0580006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000040:	0540006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000044:	0500006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000048:	04c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00004c:	0480006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000050:	0440006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000054:	0400006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000058:	03c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00005c:	0380006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000060:	0340006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000064:	0300006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000068:	02c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00006c:	0280006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000070:	0240006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000074:	0200006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000078:	01c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00007c:	0180006f          	j	1c000094 <__rt_no_irq_handler>

1c000080 <_start>:


  .org 0x80
  .global _start
_start:
  jal x0, _entry
1c000080:	0200006f          	j	1c0000a0 <_entry>


#ifndef __RT_MODE_BARE

  jal x0, __rt_illegal_instr
1c000084:	1c20006f          	j	1c000246 <__rt_illegal_instr>
	...

1c000090 <__rt_debug_struct_ptr>:
1c000090:	47f4                	lw	a3,76(a5)
1c000092:	1c00                	addi	s0,sp,560

1c000094 <__rt_no_irq_handler>:
  .word __hal_debug_struct

#endif

__rt_no_irq_handler:
  j __rt_no_irq_handler
1c000094:	0000006f          	j	1c000094 <__rt_no_irq_handler>

1c000098 <__rt_semihosting_call>:

#endif

  .global __rt_semihosting_call
__rt_semihosting_call:
  ebreak
1c000098:	00100073          	ebreak
  jr          ra
1c00009c:	00008067          	ret

Disassembly of section .text:

1c0000a0 <_entry>:
  csrw    0x7A1, x0
1c0000a0:	7a101073          	csrw	pcmr,zero
  csrr    a0, 0xF14
1c0000a4:	f1402573          	csrr	a0,mhartid
  andi    a1, a0, 0x1f
1c0000a8:	01f57593          	andi	a1,a0,31
  srli    a0, a0, 5
1c0000ac:	8115                	srli	a0,a0,0x5
  li      a2, ARCHI_FC_CID
1c0000ae:	02000613          	li	a2,32
  bne     a0, a2, __rt_pe_start
1c0000b2:	00c50463          	beq	a0,a2,1c0000ba <_entry+0x1a>
1c0000b6:	0920406f          	j	1c004148 <__cluster_text_start>
  la      t0, _bss_start
1c0000ba:	00005297          	auipc	t0,0x5
1c0000be:	8d628293          	addi	t0,t0,-1834 # 1c004990 <_edata>
  la      t1, _bss_end
1c0000c2:	00005317          	auipc	t1,0x5
1c0000c6:	a9a30313          	addi	t1,t1,-1382 # 1c004b5c <_bss_end>
  sw      zero,0(t0)
1c0000ca:	0002a023          	sw	zero,0(t0)
  addi    t0, t0, 4
1c0000ce:	0291                	addi	t0,t0,4
  bltu    t0, t1, 1b
1c0000d0:	fe62ede3          	bltu	t0,t1,1c0000ca <_entry+0x2a>
  la   a0, __rt_fc_stack_size
1c0000d4:	00004517          	auipc	a0,0x4
1c0000d8:	7ec50513          	addi	a0,a0,2028 # 1c0048c0 <__rt_fc_stack_size>
  lw   a0, 0(a0)
1c0000dc:	4108                	lw	a0,0(a0)
  la   x2, __rt_fc_stack
1c0000de:	ff000117          	auipc	sp,0xff000
1c0000e2:	2ba10113          	addi	sp,sp,698 # 1b000398 <__rt_fc_stack>
  add  x2, x2, a0
1c0000e6:	912a                	add	sp,sp,a0
  jal  x1, __rt_init
1c0000e8:	757000ef          	jal	ra,1c00103e <__rt_init>
  addi  a0, x0, 0
1c0000ec:	00000513          	li	a0,0
  addi  a1, x0, 0
1c0000f0:	00000593          	li	a1,0
  la    t2, main
1c0000f4:	00001397          	auipc	t2,0x1
1c0000f8:	efa38393          	addi	t2,t2,-262 # 1c000fee <main>
  jalr  x1, t2
1c0000fc:	000380e7          	jalr	t2
  mv    s0, a0
1c000100:	842a                	mv	s0,a0
  jal  x1, __rt_deinit
1c000102:	0a2010ef          	jal	ra,1c0011a4 <__rt_deinit>
  mv   a0, s0
1c000106:	8522                	mv	a0,s0
  jal  x1, exit
1c000108:	07a030ef          	jal	ra,1c003182 <exit>

1c00010c <_fini>:
  ret
1c00010c:	8082                	ret

1c00010e <__rt_event_enqueue>:
  //   x10/a0: temporary register
  //   x11/a1: the event
  //   x12/a2: temporary register

  // First check if it is a normal event
  andi    x10, x11, 0x3
1c00010e:	0035f513          	andi	a0,a1,3
  bne     x10, x0, __rt_handle_special_event
1c000112:	02051063          	bnez	a0,1c000132 <__rt_handle_special_event>

  // Enqueue normal event
  la      x10, __rt_sched
1c000116:	e4000517          	auipc	a0,0xe4000
1c00011a:	f0650513          	addi	a0,a0,-250 # 1c <_l1_preload_size>
  sw      x0, RT_EVENT_T_NEXT(x11)
1c00011e:	0005a023          	sw	zero,0(a1)
  lw      x12, RT_SCHED_T_FIRST(x10)
1c000122:	4110                	lw	a2,0(a0)
  beqz    x12, __rt_no_first
1c000124:	c601                	beqz	a2,1c00012c <__rt_no_first>
  lw      x12, RT_SCHED_T_LAST(x10)
1c000126:	4150                	lw	a2,4(a0)
  sw      x11, RT_EVENT_T_NEXT(x12)
1c000128:	c20c                	sw	a1,0(a2)
  j       __rt_common
1c00012a:	a011                	j	1c00012e <__rt_common>

1c00012c <__rt_no_first>:

__rt_no_first:
  sw      x11, RT_SCHED_T_FIRST(x10)
1c00012c:	c10c                	sw	a1,0(a0)

1c00012e <__rt_common>:

__rt_common:
  sw      x11, RT_SCHED_T_LAST(x10)
1c00012e:	c14c                	sw	a1,4(a0)

1c000130 <enqueue_end>:

enqueue_end:
  jr          x9
1c000130:	8482                	jr	s1

1c000132 <__rt_handle_special_event>:

__rt_handle_special_event:
  li      x10, ~0x3
1c000132:	5571                	li	a0,-4
  and     x11, x11, x10
1c000134:	8de9                	and	a1,a1,a0
  lw      x12, PI_CALLBACK_T_ENTRY(x11)
1c000136:	41d0                	lw	a2,4(a1)
  lw      x10, PI_CALLBACK_T_ARG(x11)
1c000138:	4588                	lw	a0,8(a1)
  j       __rt_call_external_c_function
1c00013a:	a0d9                	j	1c000200 <__rt_call_external_c_function>

1c00013c <__rt_bridge_enqueue_event>:
    // to enqueue an event to the FC scheduler.

    .global __rt_bridge_enqueue_event
__rt_bridge_enqueue_event:

    sw  x8, -4(sp)
1c00013c:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c000140:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c000144:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c000148:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c00014c:	fec12623          	sw	a2,-20(sp)

    // Everything is done from C code
    la      x12, __rt_bridge_handle_notif
1c000150:	00001617          	auipc	a2,0x1
1c000154:	3d260613          	addi	a2,a2,978 # 1c001522 <__rt_bridge_handle_notif>
    jal     x9, __rt_call_external_c_function
1c000158:	0a8004ef          	jal	s1,1c000200 <__rt_call_external_c_function>

    lw  x8, -4(sp)
1c00015c:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c000160:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c000164:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c000168:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c00016c:	fec12603          	lw	a2,-20(sp)

    mret
1c000170:	30200073          	mret

1c000174 <__rt_remote_enqueue_event>:
    // The FC must get it and push it to the scheduler

    .global __rt_remote_enqueue_event
__rt_remote_enqueue_event:

    sw  x8, -4(sp)
1c000174:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c000178:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c00017c:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c000180:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c000184:	fec12623          	sw	a2,-20(sp)

#ifndef ARCHI_NB_CLUSTER
    li   x8, 1
1c000188:	4405                	li	s0,1
#else
    li   x8, ARCHI_NB_CLUSTER
#endif
    la   x9, __rt_fc_cluster_data
1c00018a:	00005497          	auipc	s1,0x5
1c00018e:	9aa48493          	addi	s1,s1,-1622 # 1c004b34 <__rt_fc_cluster_data>

1c000192 <__rt_remote_enqueue_event_loop_cluster>:

    // Loop over the clusters to see if there is an event to push
__rt_remote_enqueue_event_loop_cluster:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c000192:	40cc                	lw	a1,4(s1)
    beq  a1, x0, __rt_remote_enqueue_event_loop_cluster_continue
1c000194:	02058d63          	beqz	a1,1c0001ce <__rt_remote_enqueue_event_loop_cluster_continue>

    // Everytime a task is finished, first check if we can update the queue head
    // as it is not updated by cluster side to avoid race conditions.
    // At least this task won t be there anymore after we update, and maybe even
    // more tasks, which is not an issue, as we compare against the head.
    lw   a1, RT_FC_CLUSTER_DATA_T_CLUSTER_POOL(x9)
1c000198:	48cc                	lw	a1,20(s1)
    lw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c00019a:	41c8                	lw	a0,4(a1)

    beq  a0, x0, __rt_cluster_pool_update_end
1c00019c:	00050e63          	beqz	a0,1c0001b8 <__rt_cluster_pool_update_end>

1c0001a0 <__rt_cluster_pool_update_loop>:

__rt_cluster_pool_update_loop:
    lw    a2, RT_CLUSTER_TASK_PENDING(a0)
1c0001a0:	5150                	lw	a2,36(a0)
    bnez  a2, __rt_cluster_pool_update_loop_end
1c0001a2:	e219                	bnez	a2,1c0001a8 <__rt_cluster_pool_update_loop_end>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c0001a4:	5108                	lw	a0,32(a0)
    bnez a0, __rt_cluster_pool_update_loop
1c0001a6:	fd6d                	bnez	a0,1c0001a0 <__rt_cluster_pool_update_loop>

1c0001a8 <__rt_cluster_pool_update_loop_end>:


__rt_cluster_pool_update_loop_end:
    
    beqz a0, __rt_cluster_pool_update_no_current
1c0001a8:	c501                	beqz	a0,1c0001b0 <__rt_cluster_pool_update_no_current>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c0001aa:	5108                	lw	a0,32(a0)
    sw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c0001ac:	c1c8                	sw	a0,4(a1)

    j    __rt_cluster_pool_update_end
1c0001ae:	a029                	j	1c0001b8 <__rt_cluster_pool_update_end>

1c0001b0 <__rt_cluster_pool_update_no_current>:

__rt_cluster_pool_update_no_current:

    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c0001b0:	0005a223          	sw	zero,4(a1)
    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_LAST_FC(a1)
1c0001b4:	0005a423          	sw	zero,8(a1)

1c0001b8 <__rt_cluster_pool_update_end>:




__rt_cluster_pool_update_end:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c0001b8:	40cc                	lw	a1,4(s1)

    lw   a2, RT_FC_CLUSTER_DATA_T_TRIG_ADDR(x9)
1c0001ba:	4890                	lw	a2,16(s1)
    sw   x0, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c0001bc:	0004a223          	sw	zero,4(s1)

    sw   x0, 0(a2)
1c0001c0:	00062023          	sw	zero,0(a2)

    la   x9, __rt_remote_enqueue_event_loop_cluster_continue
1c0001c4:	00000497          	auipc	s1,0x0
1c0001c8:	00a48493          	addi	s1,s1,10 # 1c0001ce <__rt_remote_enqueue_event_loop_cluster_continue>
    j    __rt_event_enqueue
1c0001cc:	b789                	j	1c00010e <__rt_event_enqueue>

1c0001ce <__rt_remote_enqueue_event_loop_cluster_continue>:

__rt_remote_enqueue_event_loop_cluster_continue:
    addi x8, x8, -1
1c0001ce:	147d                	addi	s0,s0,-1
    bgt  x8, x0, __rt_remote_enqueue_event_loop_next_cluster
1c0001d0:	00804e63          	bgtz	s0,1c0001ec <__rt_remote_enqueue_event_loop_next_cluster>



    lw  x8, -4(sp)
1c0001d4:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c0001d8:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c0001dc:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c0001e0:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c0001e4:	fec12603          	lw	a2,-20(sp)

    mret
1c0001e8:	30200073          	mret

1c0001ec <__rt_remote_enqueue_event_loop_next_cluster>:

__rt_remote_enqueue_event_loop_next_cluster:
    la   x9, __rt_fc_cluster_data
1c0001ec:	00005497          	auipc	s1,0x5
1c0001f0:	94848493          	addi	s1,s1,-1720 # 1c004b34 <__rt_fc_cluster_data>
    li   a1, RT_FC_CLUSTER_DATA_T_SIZEOF
1c0001f4:	02800593          	li	a1,40
    mul  a1, x8, a1
1c0001f8:	02b405b3          	mul	a1,s0,a1
    add  x9, x9, a1
1c0001fc:	94ae                	add	s1,s1,a1
    j __rt_remote_enqueue_event_loop_cluster
1c0001fe:	bf51                	j	1c000192 <__rt_remote_enqueue_event_loop_cluster>

1c000200 <__rt_call_external_c_function>:
#endif

  .global __rt_call_external_c_function
__rt_call_external_c_function:

    add  sp, sp, -128
1c000200:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c000202:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c000204:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c000206:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c000208:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c00020a:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c00020c:	ca1e                	sw	t2,20(sp)
    sw   a3, 0x24(sp)
1c00020e:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c000210:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c000212:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c000214:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c000216:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c000218:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c00021a:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c00021c:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c00021e:	c6fe                	sw	t6,76(sp)

    jalr ra, a2
1c000220:	000600e7          	jalr	a2

    lw   ra, 0x00(sp)
1c000224:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c000226:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c000228:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c00022a:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c00022c:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c00022e:	43d2                	lw	t2,20(sp)
    lw   a3, 0x24(sp)
1c000230:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c000232:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c000234:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c000236:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c000238:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c00023a:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c00023c:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c00023e:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c000240:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c000242:	6109                	addi	sp,sp,128

    jr   x9
1c000244:	8482                	jr	s1

1c000246 <__rt_illegal_instr>:

  .section .text
  
    .global __rt_illegal_instr
__rt_illegal_instr:
    sw   ra, -4(sp)
1c000246:	fe112e23          	sw	ra,-4(sp)
    sw   a0, -8(sp)
1c00024a:	fea12c23          	sw	a0,-8(sp)
    la   a0, __rt_handle_illegal_instr
1c00024e:	00001517          	auipc	a0,0x1
1c000252:	fd050513          	addi	a0,a0,-48 # 1c00121e <__rt_handle_illegal_instr>
    jal  ra, __rt_call_c_function
1c000256:	010000ef          	jal	ra,1c000266 <__rt_call_c_function>
    lw   ra, -4(sp)
1c00025a:	ffc12083          	lw	ra,-4(sp)
    lw   a0, -8(sp)
1c00025e:	ff812503          	lw	a0,-8(sp)
#if PULP_CORE == CORE_RISCV_V4
    mret
1c000262:	30200073          	mret

1c000266 <__rt_call_c_function>:
#endif


__rt_call_c_function:

    add  sp, sp, -128
1c000266:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c000268:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c00026a:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c00026c:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c00026e:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c000270:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c000272:	ca1e                	sw	t2,20(sp)
    sw   a1, 0x1C(sp)
1c000274:	ce2e                	sw	a1,28(sp)
    sw   a2, 0x20(sp)
1c000276:	d032                	sw	a2,32(sp)
    sw   a3, 0x24(sp)
1c000278:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c00027a:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c00027c:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c00027e:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c000280:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c000282:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c000284:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c000286:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c000288:	c6fe                	sw	t6,76(sp)

    jalr ra, a0
1c00028a:	000500e7          	jalr	a0

    lw   ra, 0x00(sp)
1c00028e:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c000290:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c000292:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c000294:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c000296:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c000298:	43d2                	lw	t2,20(sp)
    lw   a1, 0x1C(sp)
1c00029a:	45f2                	lw	a1,28(sp)
    lw   a2, 0x20(sp)
1c00029c:	5602                	lw	a2,32(sp)
    lw   a3, 0x24(sp)
1c00029e:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c0002a0:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c0002a2:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c0002a4:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c0002a6:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c0002a8:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c0002aa:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c0002ac:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c0002ae:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c0002b0:	6109                	addi	sp,sp,128

    jr   ra
1c0002b2:	8082                	ret

1c0002b4 <udma_event_handler>:

  .global udma_event_handler
udma_event_handler:

  // Dequeue the transfer which have just finished and mark it as done
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0002b4:	4080                	lw	s0,0(s1)
  lw   x11, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)   // This is used later on, just put here to fill the slot
1c0002b6:	448c                	lw	a1,8(s1)
  beq  x8, x0, __rt_udma_no_copy                       // Special case where there is no copy, just register the event in the bitfield
1c0002b8:	08040f63          	beqz	s0,1c000356 <__rt_udma_no_copy>
  lw   x12, RT_PERIPH_COPY_T_REPEAT(x8)
1c0002bc:	4c50                	lw	a2,28(s0)
  lw   x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0002be:	4848                	lw	a0,20(s0)
  bne  x12, x0, repeat_transfer
1c0002c0:	04061f63          	bnez	a2,1c00031e <dmaCmd>
  sw   x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0002c4:	c088                	sw	a0,0(s1)
  
  // Handle any special end-of-transfer control
  lw       x10, RT_PERIPH_COPY_T_CTRL(x8)
1c0002c6:	4448                	lw	a0,12(s0)
  bnez     x10, handle_special_end
1c0002c8:	e15d                	bnez	a0,1c00036e <handle_special_end>

1c0002ca <resume_after_special_end>:
resume_after_special_end:


  // Now check if there are some transfers enqueued in the SW FIFO to be enqueued to the UDMA
  beq x11, x0, checkTask
1c0002ca:	02058f63          	beqz	a1,1c000308 <checkTask>

  // x9 contains the pointer to the channel and x11 the first copy

  // Update the FIFO pointers and just copy from node to UDMA
  lw  x12, RT_PERIPH_COPY_T_ENQUEUE_CALLBACK(x11)
1c0002ce:	4990                	lw	a2,16(a1)
  lw  x10, RT_PERIPH_COPY_T_NEXT(x11)
1c0002d0:	49c8                	lw	a0,20(a1)
  beqz x12, __rt_udma_call_enqueue_callback_resume
1c0002d2:	c611                	beqz	a2,1c0002de <__rt_udma_call_enqueue_callback_resume>

  la  x9, __rt_udma_call_enqueue_callback_resume
1c0002d4:	00000497          	auipc	s1,0x0
1c0002d8:	00a48493          	addi	s1,s1,10 # 1c0002de <__rt_udma_call_enqueue_callback_resume>
  jr  x12
1c0002dc:	8602                	jr	a2

1c0002de <__rt_udma_call_enqueue_callback_resume>:

__rt_udma_call_enqueue_callback_resume:
  lw  x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0002de:	44d0                	lw	a2,12(s1)
  sw  x10, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)
1c0002e0:	c488                	sw	a0,8(s1)
  lw  x10, RT_PERIPH_COPY_T_ADDR(x11)
1c0002e2:	4188                	lw	a0,0(a1)
  lw  x9, RT_PERIPH_COPY_T_SIZE(x11)
1c0002e4:	41c4                	lw	s1,4(a1)
  sw  x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0002e6:	c208                	sw	a0,0(a2)
  sw  x9, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0002e8:	c244                	sw	s1,4(a2)

  lw  x9, RT_PERIPH_COPY_T_CTRL(x11)
1c0002ea:	45c4                	lw	s1,12(a1)
  andi x9, x9, (1<<RT_PERIPH_COPY_CTRL_TYPE_WIDTH)-1
1c0002ec:	88bd                	andi	s1,s1,15
  li  x10, RT_PERIPH_COPY_SPECIAL_ENQUEUE_THRESHOLD
1c0002ee:	4515                	li	a0,5
  blt x9, x10, transfer_resume
1c0002f0:	00a4ca63          	blt	s1,a0,1c000304 <transfer_resume>
  li          x10, RT_PERIPH_COPY_HYPER
  beq         x9, x10, hyper
  li          x10, RT_PERIPH_COPY_FC_TCDM
  beq         x9, x10, fc_tcdm
#else
  p.beqimm      x9, RT_PERIPH_COPY_HYPER, hyper
1c0002f4:	0064a463          	p.beqimm	s1,6,1c0002fc <dual>
  p.beqimm      x9, RT_PERIPH_COPY_FC_TCDM, fc_tcdm
1c0002f8:	0074a263          	p.beqimm	s1,7,1c0002fc <dual>

1c0002fc <dual>:
#ifdef RV_ISA_RV32
  li    x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and   x9, x12, x10
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
#else
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
1c0002fc:	51c8                	lw	a0,36(a1)
  p.bclr  x9, x12, 0, UDMA_CHANNEL_SIZE_LOG2
1c0002fe:	c04634b3          	p.bclr	s1,a2,0,4
#endif
  sw    x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c000302:	d088                	sw	a0,32(s1)

1c000304 <transfer_resume>:
#endif

transfer_resume:
  lw  x10, RT_PERIPH_COPY_T_CFG(x11)
1c000304:	4588                	lw	a0,8(a1)
  sw  x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c000306:	c608                	sw	a0,8(a2)

1c000308 <checkTask>:

checkTask:

  // Check if we have a DMA transfer from L2 to L1   
  //lw          x10, RT_PERIPH_COPY_T_DMACMD(x8)           // Not null if we must transfer
  lw          x11, RT_PERIPH_COPY_T_EVENT(x8)             // Read this in advance to fill the slot, it is used later on in case there is no DMA command
1c000308:	4c0c                	lw	a1,24(s0)

  //bne         x10, zero, dmaCmd
  la          x9, udma_event_handler_end
1c00030a:	00000497          	auipc	s1,0x0
1c00030e:	19a48493          	addi	s1,s1,410 # 1c0004a4 <udma_event_handler_end>
  bne         x11, zero, __rt_event_enqueue
1c000312:	00058463          	beqz	a1,1c00031a <checkTask+0x12>
1c000316:	df9ff06f          	j	1c00010e <__rt_event_enqueue>

  // Loop again in case there are still events in the FIFO
  j udma_event_handler_end
1c00031a:	18a0006f          	j	1c0004a4 <udma_event_handler_end>

1c00031e <dmaCmd>:
//   x12 : number of bytes to repeat
repeat_transfer:

#ifdef ARCHI_UDMA_HAS_HYPER

  lw      x11, RT_PERIPH_CHANNEL_T_BASE(x9)
1c00031e:	44cc                	lw	a1,12(s1)
#ifdef RV_ISA_RV32
  li      x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and     x9, x11, x10
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
#else
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c000320:	5048                	lw	a0,36(s0)
  p.bclr  x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c000322:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add     x10, x10, x12
1c000326:	9532                	add	a0,a0,a2
  sw      x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c000328:	d088                	sw	a0,32(s1)
  sw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c00032a:	d048                	sw	a0,36(s0)

  lw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c00032c:	4008                	lw	a0,0(s0)
  lw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c00032e:	5004                	lw	s1,32(s0)
  add     x10, x10, x12
1c000330:	9532                	add	a0,a0,a2
  sub     x9, x9, x12
1c000332:	8c91                	sub	s1,s1,a2
  blt     x12, x9, not_last
1c000334:	00964963          	blt	a2,s1,1c000346 <not_last>
  mv      x12, x9
1c000338:	8626                	mv	a2,s1
  sw      x0, RT_PERIPH_COPY_T_REPEAT(x8)
1c00033a:	00042e23          	sw	zero,28(s0)
  beq     x12, x0, udma_event_handler_end
1c00033e:	00061463          	bnez	a2,1c000346 <not_last>
1c000342:	1620006f          	j	1c0004a4 <udma_event_handler_end>

1c000346 <not_last>:

not_last:
  sw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c000346:	c008                	sw	a0,0(s0)
  sw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c000348:	d004                	sw	s1,32(s0)
  sw      x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c00034a:	c188                	sw	a0,0(a1)
  sw      x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c00034c:	c1d0                	sw	a2,4(a1)

  li      x10, UDMA_CHANNEL_CFG_EN
1c00034e:	4541                	li	a0,16
  sw      x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c000350:	c588                	sw	a0,8(a1)

#endif

  j           udma_event_handler_end
1c000352:	1520006f          	j	1c0004a4 <udma_event_handler_end>

1c000356 <__rt_udma_no_copy>:




__rt_udma_no_copy:
  la      x9, __rt_socevents_status
1c000356:	e4000497          	auipc	s1,0xe4000
1c00035a:	f5a48493          	addi	s1,s1,-166 # 2b0 <__rt_socevents_status>
  lw      x8, 0(x9)
1c00035e:	4080                	lw	s0,0(s1)
  li      x11, 1
1c000360:	4585                	li	a1,1
  sll     x10, x11, x10
1c000362:	00a59533          	sll	a0,a1,a0
  or      x8, x8, x10
1c000366:	8c49                	or	s0,s0,a0
  sw      x8, 0(x9)
1c000368:	c080                	sw	s0,0(s1)
  j udma_event_handler_end
1c00036a:	13a0006f          	j	1c0004a4 <udma_event_handler_end>

1c00036e <handle_special_end>:
  li          x12, RT_PERIPH_COPY_I2C_STEP1
  beq         x10, x12, i2c_step1
  li          x12, RT_PERIPH_COPY_I2C_STEP2
  beq         x10, x12, i2c_step2
#else
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP1, i2c_step1  
1c00036e:	04352463          	p.beqimm	a0,3,1c0003b6 <i2c_step1>
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP2, i2c_step2
1c000372:	06452063          	p.beqimm	a0,4,1c0003d2 <i2c_step2>
#endif

  j           resume_after_special_end
1c000376:	bf91                	j	1c0002ca <resume_after_special_end>

1c000378 <spim_step3>:


spim_step3:
  // The current copy was enqueued to configure spi, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c000378:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c00037a:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00037c:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c00037e:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000380:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c000382:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL2(x8)
1c000384:	5448                	lw	a0,44(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c000386:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c000388:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c00038a:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c00038c:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c00038e:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c000390:	1140006f          	j	1c0004a4 <udma_event_handler_end>

1c000394 <spim_step2>:

spim_step2:
  // Now that the user data has been pushed, we must push an EOT command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c000394:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000398:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c00039a:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00039c:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c00039e:	4060                	lw	s0,68(s0)
  li          x12, SPI_CMD_EOT(0)
1c0003a0:	90000637          	lui	a2,0x90000
  sw          x12, 0(x8)
1c0003a4:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003a6:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0003a8:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 4
1c0003aa:	4511                	li	a0,4
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0003ac:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c0003ae:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0003b0:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0003b2:	0f20006f          	j	1c0004a4 <udma_event_handler_end>

1c0003b6 <i2c_step1>:
 */

i2c_step1:
  // The current copy was enqueued to configure i2c, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c0003b6:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c0003b8:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003ba:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0003bc:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003be:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003c0:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_ADDR(x8)
1c0003c2:	4008                	lw	a0,0(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0003c4:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c0003c6:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0003c8:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c0003ca:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0003cc:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0003ce:	0d60006f          	j	1c0004a4 <udma_event_handler_end>

1c0003d2 <i2c_step2>:

i2c_step2:
  // Now that the user data has been pushed, we must push a STOP command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c0003d2:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003d6:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0003d8:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003da:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c0003dc:	4060                	lw	s0,68(s0)
  li          x12, I2C_CMD_STOP
1c0003de:	02000613          	li	a2,32
  sw          x12, 0(x8)
1c0003e2:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003e4:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0003e6:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 1
1c0003e8:	4505                	li	a0,1
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0003ea:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c0003ec:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0003ee:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0003f0:	0b40006f          	j	1c0004a4 <udma_event_handler_end>

1c0003f4 <__rt_fc_socevents_handler>:

  .global __rt_fc_socevents_handler
  .extern pwm_event_handler
__rt_fc_socevents_handler:
// The stack is first adjusted to have stack-based load/store compressed
  add sp, sp, -128
1c0003f4:	7119                	addi	sp,sp,-128
  sw  x8, 0(sp)
1c0003f6:	c022                	sw	s0,0(sp)
  sw  x9, 4(sp)
1c0003f8:	c226                	sw	s1,4(sp)
  sw  x10, 8(sp)
1c0003fa:	c42a                	sw	a0,8(sp)
  sw  x11, 12(sp)
1c0003fc:	c62e                	sw	a1,12(sp)
  sw  x12, 16(sp)
1c0003fe:	c832                	sw	a2,16(sp)


  // Pop one element from the FIFO
  li  x8, ARCHI_EU_ADDR + EU_SOC_EVENTS_AREA_OFFSET + EU_SOC_EVENTS_CURRENT_EVENT
1c000400:	00201437          	lui	s0,0x201
1c000404:	f0040413          	addi	s0,s0,-256 # 200f00 <__L2+0x180f00>
  lw  x8, 0(x8)
1c000408:	4000                	lw	s0,0(s0)

  // Now that we popped the element, we can clear the soc event FIFO event as the FIFO is generating
  // an event as soon as the FIFO is not empty
  li  x9, 1<<PULP_SOC_EVENTS_EVENT
1c00040a:	080004b7          	lui	s1,0x8000
  li  x10, ARCHI_EU_DEMUX_ADDR + EU_CORE_BUFFER_CLEAR
1c00040e:	00204537          	lui	a0,0x204
1c000412:	02850513          	addi	a0,a0,40 # 204028 <__L2+0x184028>
  sw  x9, 0(x10)
1c000416:	c104                	sw	s1,0(a0)

#ifdef ARCHI_UDMA_HAS_HYPER
  // Due to a HW bug in the core on Gap, we have to load this value early
  lw    x12, %tiny(__rt_hyper_udma_handle)(x0)
1c000418:	30802603          	lw	a2,776(zero) # 308 <__rt_hyper_udma_handle>
#endif

  // Extract ID part
  p.extractu x10, x8, EU_SOC_EVENTS_EVENT_MASK_BITS-1, EU_SOC_EVENTS_EVENT_MASK_OFFSET
1c00041c:	ce041533          	p.extractu	a0,s0,7,0

#ifdef ARCHI_UDMA_HAS_HYPER
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0)), __rt_fc_socevents_not_hyper_rx
1c000420:	00653363          	p.bneimm	a0,6,1c000426 <__rt_fc_socevents_not_hyper_rx>
  jr x12
1c000424:	8602                	jr	a2

1c000426 <__rt_fc_socevents_not_hyper_rx>:

__rt_fc_socevents_not_hyper_rx:
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0))+1, __rt_fc_socevents_not_hyper_tx
1c000426:	00753363          	p.bneimm	a0,7,1c00042c <__rt_fc_socevents_not_hyper_tx>
  jr x12
1c00042a:	8602                	jr	a2

1c00042c <__rt_fc_socevents_not_hyper_tx>:
#endif

__rt_fc_socevents_not_hyper_tx:

  // UDMA CHANNEL EVENTS
  li x9, ARCHI_SOC_EVENT_UDMA_NB_EVT
1c00042c:	44cd                	li	s1,19
  bge x10, x9, __rt_soc_evt_no_udma_channel
1c00042e:	00955c63          	ble	s1,a0,1c000446 <__rt_soc_evt_no_udma_channel>
  andi   x8, x10, 1
  srli   x10, x10, 1
  or     x10, x10, x8
#endif

  la     x8, periph_channels
1c000432:	e4000417          	auipc	s0,0xe4000
1c000436:	bfe40413          	addi	s0,s0,-1026 # 30 <periph_channels>
  slli   x9, x10, RT_PERIPH_CHANNEL_T_SIZEOF_LOG2
1c00043a:	00551493          	slli	s1,a0,0x5
  add    x9, x9, x8
1c00043e:	94a2                	add	s1,s1,s0

  lw   x11, RT_PERIPH_CHANNEL_T_CALLBACK(x9)
1c000440:	4ccc                	lw	a1,28(s1)
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000442:	4080                	lw	s0,0(s1)

  jr   x11
1c000444:	8582                	jr	a1

1c000446 <__rt_soc_evt_no_udma_channel>:


__rt_soc_evt_no_udma_channel:

  li x9, ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT + ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT
1c000446:	44f9                	li	s1,30
  bge x10, x9, __rt_soc_evt_no_udma
1c000448:	00955b63          	ble	s1,a0,1c00045e <__rt_soc_evt_no_udma>

  addi x8, x10, -ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT
1c00044c:	fec50413          	addi	s0,a0,-20
  slli x11, x8, 2
1c000450:	00241593          	slli	a1,s0,0x2
  lw   x12, %tiny(__rt_udma_extra_callback)(x11)
1c000454:	2b85a603          	lw	a2,696(a1)
  lw   x11, %tiny(__rt_udma_extra_callback_arg)(x11)
1c000458:	2e05a583          	lw	a1,736(a1)

  jr   x12
1c00045c:	8602                	jr	a2

1c00045e <__rt_soc_evt_no_udma>:

  .global __rt_soc_evt_no_udma
__rt_soc_evt_no_udma:
#ifdef RT_CONFIG_GPIO_ENABLED
  // GPIO EVENT
  li      x9, ARCHI_SOC_EVENT_GPIO
1c00045e:	02a00493          	li	s1,42
  beq     x10, x9, __rt_gpio_handler
1c000462:	00951463          	bne	a0,s1,1c00046a <__rt_soc_evt_no_udma+0xc>
1c000466:	0860006f          	j	1c0004ec <__rt_gpio_handler>
#endif

  li      x9, ARCHI_SOC_EVENT_RTC_IRQ
1c00046a:	02c00493          	li	s1,44
  beq     x9, x10, rtc_event_handler
1c00046e:	04a48363          	beq	s1,a0,1c0004b4 <rtc_event_handler>

1c000472 <__rt_soc_evt_pwm>:


// pwm event handler
//x9 : nb of event that will be used by handler
__rt_soc_evt_pwm:
  li x11, ARCHI_SOC_EVENT_ADV_TIMER_NB_EVT-1 // 3
1c000472:	458d                	li	a1,3
  addi x9, x11, ARCHI_SOC_EVENT_ADV_TIMER_FIRST_EVT //3+38=41
1c000474:	02658493          	addi	s1,a1,38
  sub x9, x9, x10 // 41 - 56
1c000478:	8c89                	sub	s1,s1,a0
  bgt x9, x11, __rt_soc_evt_store // if > 3 not for pwm
1c00047a:	0095c663          	blt	a1,s1,1c000486 <__rt_soc_evt_store>
  blt x9, x0,  __rt_soc_evt_store // if > 3 not for pwm
1c00047e:	0004c463          	bltz	s1,1c000486 <__rt_soc_evt_store>
  j pwm_event_handler
1c000482:	0460006f          	j	1c0004c8 <pwm_event_handler>

1c000486 <__rt_soc_evt_store>:


__rt_soc_evt_store:
  // If the event is not handled, store it in the soc event status mask
  la      x9, __rt_socevents_status
1c000486:	e4000497          	auipc	s1,0xe4000
1c00048a:	e2a48493          	addi	s1,s1,-470 # 2b0 <__rt_socevents_status>
  li      x11, 32
1c00048e:	02000593          	li	a1,32
  blt     x10, x11, socevents_set
1c000492:	00b54463          	blt	a0,a1,1c00049a <socevents_set>
  addi    x9, x9, 4
1c000496:	0491                	addi	s1,s1,4
  addi    x10, x10, -32
1c000498:	1501                	addi	a0,a0,-32

1c00049a <socevents_set>:

socevents_set:
  lw      x11, 0(x9)
1c00049a:	408c                	lw	a1,0(s1)
  p.bsetr x12, x11, x10
1c00049c:	80a5c633          	p.bsetr	a2,a1,a0
  sw      x12, 0(x9)
1c0004a0:	c090                	sw	a2,0(s1)
  j       udma_event_handler_end
1c0004a2:	a009                	j	1c0004a4 <udma_event_handler_end>

1c0004a4 <udma_event_handler_end>:

  .global udma_event_handler_end
udma_event_handler_end:
  lw  x8, 0(sp)
1c0004a4:	4402                	lw	s0,0(sp)
  lw  x9, 4(sp)
1c0004a6:	4492                	lw	s1,4(sp)
  lw  x10, 8(sp)
1c0004a8:	4522                	lw	a0,8(sp)
  lw  x11, 12(sp)
1c0004aa:	45b2                	lw	a1,12(sp)
  lw  x12, 16(sp)
1c0004ac:	4642                	lw	a2,16(sp)
  add sp, sp, 128
1c0004ae:	6109                	addi	sp,sp,128
  mret
1c0004b0:	30200073          	mret

1c0004b4 <rtc_event_handler>:


rtc_event_handler:
  lw    x11, __rtc_handler
1c0004b4:	e4000597          	auipc	a1,0xe4000
1c0004b8:	edc5a583          	lw	a1,-292(a1) # 390 <__rtc_handler>
  la    x9, udma_event_handler_end
1c0004bc:	00000497          	auipc	s1,0x0
1c0004c0:	fe848493          	addi	s1,s1,-24 # 1c0004a4 <udma_event_handler_end>
  j   __rt_event_enqueue
1c0004c4:	c4bff06f          	j	1c00010e <__rt_event_enqueue>

1c0004c8 <pwm_event_handler>:
#include "archi/eu/eu_v3.h"

  .global pwm_event_handler
  .extern pwmEventsStatus
pwm_event_handler:
  la   x10, pwmEventsStatus
1c0004c8:	e4000517          	auipc	a0,0xe4000
1c0004cc:	e8c50513          	addi	a0,a0,-372 # 354 <pwmEventsStatus>
  addi  x11, x0, 1
1c0004d0:	00100593          	li	a1,1
  lw   x8, 0(x10)
1c0004d4:	4100                	lw	s0,0(a0)
  p.insertr x8, x11, x9
1c0004d6:	8095a433          	p.insertr	s0,a1,s1
  sw   x8, 0(x10)
1c0004da:	c100                	sw	s0,0(a0)

  // continue with sw event raising
  li   x9, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (PLP_RT_NOTIF_EVENT << 2)
1c0004dc:	002044b7          	lui	s1,0x204
1c0004e0:	10c48493          	addi	s1,s1,268 # 20410c <__L2+0x18410c>
  li   x10, -1
1c0004e4:	557d                	li	a0,-1
  sw   x10, 0(x9)
1c0004e6:	c088                	sw	a0,0(s1)

  j udma_event_handler_end
1c0004e8:	fbdff06f          	j	1c0004a4 <udma_event_handler_end>

1c0004ec <__rt_gpio_handler>:
  bnez     x8, __rt_gpio_ff1_loop
#endif

#else
  .extern __pi_gpio_handler
  sw  ra, 20(sp)
1c0004ec:	ca06                	sw	ra,20(sp)
  jal ra, __pi_gpio_handler
1c0004ee:	57a020ef          	jal	ra,1c002a68 <__pi_gpio_handler>
  lw  ra, 20(sp)
1c0004f2:	40d2                	lw	ra,20(sp)

1c0004f4 <__rt_gpio_handler_end>:

  mret

#else

  j udma_event_handler_end
1c0004f4:	fb1ff06f          	j	1c0004a4 <udma_event_handler_end>

1c0004f8 <__udivdi3>:
1c0004f8:	87b2                	mv	a5,a2
1c0004fa:	8736                	mv	a4,a3
1c0004fc:	88aa                	mv	a7,a0
1c0004fe:	882e                	mv	a6,a1
1c000500:	1e069d63          	bnez	a3,1c0006fa <__udivdi3+0x202>
1c000504:	1c004337          	lui	t1,0x1c004
1c000508:	45430313          	addi	t1,t1,1108 # 1c004454 <__clz_tab>
1c00050c:	0ac5fd63          	bleu	a2,a1,1c0005c6 <__udivdi3+0xce>
1c000510:	6741                	lui	a4,0x10
1c000512:	0ae67363          	bleu	a4,a2,1c0005b8 <__udivdi3+0xc0>
1c000516:	0ff00693          	li	a3,255
1c00051a:	00c6b6b3          	sltu	a3,a3,a2
1c00051e:	068e                	slli	a3,a3,0x3
1c000520:	00d65733          	srl	a4,a2,a3
1c000524:	933a                	add	t1,t1,a4
1c000526:	00034703          	lbu	a4,0(t1)
1c00052a:	02000313          	li	t1,32
1c00052e:	96ba                	add	a3,a3,a4
1c000530:	40d30333          	sub	t1,t1,a3
1c000534:	00030c63          	beqz	t1,1c00054c <__udivdi3+0x54>
1c000538:	00659733          	sll	a4,a1,t1
1c00053c:	00d556b3          	srl	a3,a0,a3
1c000540:	006617b3          	sll	a5,a2,t1
1c000544:	00e6e833          	or	a6,a3,a4
1c000548:	006518b3          	sll	a7,a0,t1
1c00054c:	0107d513          	srli	a0,a5,0x10
1c000550:	02a85733          	divu	a4,a6,a0
1c000554:	1007d5b3          	p.exthz	a1,a5
1c000558:	0108d693          	srli	a3,a7,0x10
1c00055c:	02a87633          	remu	a2,a6,a0
1c000560:	02e58833          	mul	a6,a1,a4
1c000564:	0642                	slli	a2,a2,0x10
1c000566:	8ed1                	or	a3,a3,a2
1c000568:	863a                	mv	a2,a4
1c00056a:	0106fc63          	bleu	a6,a3,1c000582 <__udivdi3+0x8a>
1c00056e:	96be                	add	a3,a3,a5
1c000570:	fff70613          	addi	a2,a4,-1 # ffff <__l1_heap_size+0x1f>
1c000574:	00f6e763          	bltu	a3,a5,1c000582 <__udivdi3+0x8a>
1c000578:	0106f563          	bleu	a6,a3,1c000582 <__udivdi3+0x8a>
1c00057c:	ffe70613          	addi	a2,a4,-2
1c000580:	96be                	add	a3,a3,a5
1c000582:	410686b3          	sub	a3,a3,a6
1c000586:	02a6f833          	remu	a6,a3,a0
1c00058a:	02a6d6b3          	divu	a3,a3,a0
1c00058e:	df0828b3          	p.insert	a7,a6,15,16
1c000592:	02d58733          	mul	a4,a1,a3
1c000596:	8536                	mv	a0,a3
1c000598:	00e8fb63          	bleu	a4,a7,1c0005ae <__udivdi3+0xb6>
1c00059c:	98be                	add	a7,a7,a5
1c00059e:	fff68513          	addi	a0,a3,-1
1c0005a2:	00f8e663          	bltu	a7,a5,1c0005ae <__udivdi3+0xb6>
1c0005a6:	00e8f463          	bleu	a4,a7,1c0005ae <__udivdi3+0xb6>
1c0005aa:	ffe68513          	addi	a0,a3,-2
1c0005ae:	01061793          	slli	a5,a2,0x10
1c0005b2:	8fc9                	or	a5,a5,a0
1c0005b4:	4801                	li	a6,0
1c0005b6:	a06d                	j	1c000660 <__udivdi3+0x168>
1c0005b8:	01000737          	lui	a4,0x1000
1c0005bc:	46c1                	li	a3,16
1c0005be:	f6e661e3          	bltu	a2,a4,1c000520 <__udivdi3+0x28>
1c0005c2:	46e1                	li	a3,24
1c0005c4:	bfb1                	j	1c000520 <__udivdi3+0x28>
1c0005c6:	e601                	bnez	a2,1c0005ce <__udivdi3+0xd6>
1c0005c8:	4685                	li	a3,1
1c0005ca:	02c6d7b3          	divu	a5,a3,a2
1c0005ce:	66c1                	lui	a3,0x10
1c0005d0:	08d7fb63          	bleu	a3,a5,1c000666 <__udivdi3+0x16e>
1c0005d4:	0ff00693          	li	a3,255
1c0005d8:	00f6f363          	bleu	a5,a3,1c0005de <__udivdi3+0xe6>
1c0005dc:	4721                	li	a4,8
1c0005de:	00e7d6b3          	srl	a3,a5,a4
1c0005e2:	9336                	add	t1,t1,a3
1c0005e4:	00034683          	lbu	a3,0(t1)
1c0005e8:	02000613          	li	a2,32
1c0005ec:	96ba                	add	a3,a3,a4
1c0005ee:	8e15                	sub	a2,a2,a3
1c0005f0:	e251                	bnez	a2,1c000674 <__udivdi3+0x17c>
1c0005f2:	40f58733          	sub	a4,a1,a5
1c0005f6:	4805                	li	a6,1
1c0005f8:	0107d513          	srli	a0,a5,0x10
1c0005fc:	1007d5b3          	p.exthz	a1,a5
1c000600:	0108d693          	srli	a3,a7,0x10
1c000604:	02a77633          	remu	a2,a4,a0
1c000608:	02a75733          	divu	a4,a4,a0
1c00060c:	0642                	slli	a2,a2,0x10
1c00060e:	8ed1                	or	a3,a3,a2
1c000610:	02e58333          	mul	t1,a1,a4
1c000614:	863a                	mv	a2,a4
1c000616:	0066fc63          	bleu	t1,a3,1c00062e <__udivdi3+0x136>
1c00061a:	96be                	add	a3,a3,a5
1c00061c:	fff70613          	addi	a2,a4,-1 # ffffff <__L2+0xf7ffff>
1c000620:	00f6e763          	bltu	a3,a5,1c00062e <__udivdi3+0x136>
1c000624:	0066f563          	bleu	t1,a3,1c00062e <__udivdi3+0x136>
1c000628:	ffe70613          	addi	a2,a4,-2
1c00062c:	96be                	add	a3,a3,a5
1c00062e:	406686b3          	sub	a3,a3,t1
1c000632:	02a6f333          	remu	t1,a3,a0
1c000636:	02a6d6b3          	divu	a3,a3,a0
1c00063a:	df0328b3          	p.insert	a7,t1,15,16
1c00063e:	02d58733          	mul	a4,a1,a3
1c000642:	8536                	mv	a0,a3
1c000644:	00e8fb63          	bleu	a4,a7,1c00065a <__udivdi3+0x162>
1c000648:	98be                	add	a7,a7,a5
1c00064a:	fff68513          	addi	a0,a3,-1 # ffff <__l1_heap_size+0x1f>
1c00064e:	00f8e663          	bltu	a7,a5,1c00065a <__udivdi3+0x162>
1c000652:	00e8f463          	bleu	a4,a7,1c00065a <__udivdi3+0x162>
1c000656:	ffe68513          	addi	a0,a3,-2
1c00065a:	01061793          	slli	a5,a2,0x10
1c00065e:	8fc9                	or	a5,a5,a0
1c000660:	853e                	mv	a0,a5
1c000662:	85c2                	mv	a1,a6
1c000664:	8082                	ret
1c000666:	010006b7          	lui	a3,0x1000
1c00066a:	4741                	li	a4,16
1c00066c:	f6d7e9e3          	bltu	a5,a3,1c0005de <__udivdi3+0xe6>
1c000670:	4761                	li	a4,24
1c000672:	b7b5                	j	1c0005de <__udivdi3+0xe6>
1c000674:	00c797b3          	sll	a5,a5,a2
1c000678:	00d5d333          	srl	t1,a1,a3
1c00067c:	0107de13          	srli	t3,a5,0x10
1c000680:	00c59733          	sll	a4,a1,a2
1c000684:	00c518b3          	sll	a7,a0,a2
1c000688:	00d555b3          	srl	a1,a0,a3
1c00068c:	03c35533          	divu	a0,t1,t3
1c000690:	8dd9                	or	a1,a1,a4
1c000692:	1007d733          	p.exthz	a4,a5
1c000696:	0105d693          	srli	a3,a1,0x10
1c00069a:	03c37633          	remu	a2,t1,t3
1c00069e:	882a                	mv	a6,a0
1c0006a0:	02a70333          	mul	t1,a4,a0
1c0006a4:	0642                	slli	a2,a2,0x10
1c0006a6:	8ed1                	or	a3,a3,a2
1c0006a8:	0066fc63          	bleu	t1,a3,1c0006c0 <__udivdi3+0x1c8>
1c0006ac:	96be                	add	a3,a3,a5
1c0006ae:	fff50813          	addi	a6,a0,-1
1c0006b2:	00f6e763          	bltu	a3,a5,1c0006c0 <__udivdi3+0x1c8>
1c0006b6:	0066f563          	bleu	t1,a3,1c0006c0 <__udivdi3+0x1c8>
1c0006ba:	ffe50813          	addi	a6,a0,-2
1c0006be:	96be                	add	a3,a3,a5
1c0006c0:	406686b3          	sub	a3,a3,t1
1c0006c4:	03c6f633          	remu	a2,a3,t3
1c0006c8:	03c6d6b3          	divu	a3,a3,t3
1c0006cc:	df0625b3          	p.insert	a1,a2,15,16
1c0006d0:	02d70733          	mul	a4,a4,a3
1c0006d4:	8636                	mv	a2,a3
1c0006d6:	00e5fc63          	bleu	a4,a1,1c0006ee <__udivdi3+0x1f6>
1c0006da:	95be                	add	a1,a1,a5
1c0006dc:	fff68613          	addi	a2,a3,-1 # ffffff <__L2+0xf7ffff>
1c0006e0:	00f5e763          	bltu	a1,a5,1c0006ee <__udivdi3+0x1f6>
1c0006e4:	00e5f563          	bleu	a4,a1,1c0006ee <__udivdi3+0x1f6>
1c0006e8:	ffe68613          	addi	a2,a3,-2
1c0006ec:	95be                	add	a1,a1,a5
1c0006ee:	0842                	slli	a6,a6,0x10
1c0006f0:	40e58733          	sub	a4,a1,a4
1c0006f4:	00c86833          	or	a6,a6,a2
1c0006f8:	b701                	j	1c0005f8 <__udivdi3+0x100>
1c0006fa:	12d5ea63          	bltu	a1,a3,1c00082e <__udivdi3+0x336>
1c0006fe:	67c1                	lui	a5,0x10
1c000700:	02f6fd63          	bleu	a5,a3,1c00073a <__udivdi3+0x242>
1c000704:	0ff00793          	li	a5,255
1c000708:	00d7b8b3          	sltu	a7,a5,a3
1c00070c:	088e                	slli	a7,a7,0x3
1c00070e:	1c004737          	lui	a4,0x1c004
1c000712:	0116d7b3          	srl	a5,a3,a7
1c000716:	45470713          	addi	a4,a4,1108 # 1c004454 <__clz_tab>
1c00071a:	97ba                	add	a5,a5,a4
1c00071c:	0007c783          	lbu	a5,0(a5) # 10000 <__L1Cl>
1c000720:	02000813          	li	a6,32
1c000724:	97c6                	add	a5,a5,a7
1c000726:	40f80833          	sub	a6,a6,a5
1c00072a:	00081f63          	bnez	a6,1c000748 <__udivdi3+0x250>
1c00072e:	4785                	li	a5,1
1c000730:	f2b6e8e3          	bltu	a3,a1,1c000660 <__udivdi3+0x168>
1c000734:	04a637b3          	p.sletu	a5,a2,a0
1c000738:	b725                	j	1c000660 <__udivdi3+0x168>
1c00073a:	010007b7          	lui	a5,0x1000
1c00073e:	48c1                	li	a7,16
1c000740:	fcf6e7e3          	bltu	a3,a5,1c00070e <__udivdi3+0x216>
1c000744:	48e1                	li	a7,24
1c000746:	b7e1                	j	1c00070e <__udivdi3+0x216>
1c000748:	00f658b3          	srl	a7,a2,a5
1c00074c:	010696b3          	sll	a3,a3,a6
1c000750:	00d8e6b3          	or	a3,a7,a3
1c000754:	00f5d333          	srl	t1,a1,a5
1c000758:	0106de13          	srli	t3,a3,0x10
1c00075c:	00f55733          	srl	a4,a0,a5
1c000760:	03c377b3          	remu	a5,t1,t3
1c000764:	1006d8b3          	p.exthz	a7,a3
1c000768:	010595b3          	sll	a1,a1,a6
1c00076c:	8f4d                	or	a4,a4,a1
1c00076e:	01075593          	srli	a1,a4,0x10
1c000772:	01061633          	sll	a2,a2,a6
1c000776:	03c35333          	divu	t1,t1,t3
1c00077a:	07c2                	slli	a5,a5,0x10
1c00077c:	8ddd                	or	a1,a1,a5
1c00077e:	02688eb3          	mul	t4,a7,t1
1c000782:	879a                	mv	a5,t1
1c000784:	01d5fc63          	bleu	t4,a1,1c00079c <__udivdi3+0x2a4>
1c000788:	95b6                	add	a1,a1,a3
1c00078a:	fff30793          	addi	a5,t1,-1
1c00078e:	00d5e763          	bltu	a1,a3,1c00079c <__udivdi3+0x2a4>
1c000792:	01d5f563          	bleu	t4,a1,1c00079c <__udivdi3+0x2a4>
1c000796:	ffe30793          	addi	a5,t1,-2
1c00079a:	95b6                	add	a1,a1,a3
1c00079c:	41d585b3          	sub	a1,a1,t4
1c0007a0:	03c5f333          	remu	t1,a1,t3
1c0007a4:	03c5d5b3          	divu	a1,a1,t3
1c0007a8:	df032733          	p.insert	a4,t1,15,16
1c0007ac:	02b888b3          	mul	a7,a7,a1
1c0007b0:	832e                	mv	t1,a1
1c0007b2:	01177c63          	bleu	a7,a4,1c0007ca <__udivdi3+0x2d2>
1c0007b6:	9736                	add	a4,a4,a3
1c0007b8:	fff58313          	addi	t1,a1,-1
1c0007bc:	00d76763          	bltu	a4,a3,1c0007ca <__udivdi3+0x2d2>
1c0007c0:	01177563          	bleu	a7,a4,1c0007ca <__udivdi3+0x2d2>
1c0007c4:	ffe58313          	addi	t1,a1,-2
1c0007c8:	9736                	add	a4,a4,a3
1c0007ca:	07c2                	slli	a5,a5,0x10
1c0007cc:	6e41                	lui	t3,0x10
1c0007ce:	0067e7b3          	or	a5,a5,t1
1c0007d2:	fffe0593          	addi	a1,t3,-1 # ffff <__l1_heap_size+0x1f>
1c0007d6:	00b7f6b3          	and	a3,a5,a1
1c0007da:	41170733          	sub	a4,a4,a7
1c0007de:	8df1                	and	a1,a1,a2
1c0007e0:	0107d893          	srli	a7,a5,0x10
1c0007e4:	02b68333          	mul	t1,a3,a1
1c0007e8:	8241                	srli	a2,a2,0x10
1c0007ea:	02b885b3          	mul	a1,a7,a1
1c0007ee:	8eae                	mv	t4,a1
1c0007f0:	42c68eb3          	p.mac	t4,a3,a2
1c0007f4:	01035693          	srli	a3,t1,0x10
1c0007f8:	96f6                	add	a3,a3,t4
1c0007fa:	02c888b3          	mul	a7,a7,a2
1c0007fe:	00b6f363          	bleu	a1,a3,1c000804 <__udivdi3+0x30c>
1c000802:	98f2                	add	a7,a7,t3
1c000804:	0106d613          	srli	a2,a3,0x10
1c000808:	98b2                	add	a7,a7,a2
1c00080a:	03176063          	bltu	a4,a7,1c00082a <__udivdi3+0x332>
1c00080e:	db1713e3          	bne	a4,a7,1c0005b4 <__udivdi3+0xbc>
1c000812:	6741                	lui	a4,0x10
1c000814:	177d                	addi	a4,a4,-1
1c000816:	8ef9                	and	a3,a3,a4
1c000818:	06c2                	slli	a3,a3,0x10
1c00081a:	00e37333          	and	t1,t1,a4
1c00081e:	01051533          	sll	a0,a0,a6
1c000822:	969a                	add	a3,a3,t1
1c000824:	4801                	li	a6,0
1c000826:	e2d57de3          	bleu	a3,a0,1c000660 <__udivdi3+0x168>
1c00082a:	17fd                	addi	a5,a5,-1
1c00082c:	b361                	j	1c0005b4 <__udivdi3+0xbc>
1c00082e:	4801                	li	a6,0
1c000830:	4781                	li	a5,0
1c000832:	b53d                	j	1c000660 <__udivdi3+0x168>

1c000834 <__umoddi3>:
1c000834:	88b2                	mv	a7,a2
1c000836:	8736                	mv	a4,a3
1c000838:	87aa                	mv	a5,a0
1c00083a:	882e                	mv	a6,a1
1c00083c:	1a069963          	bnez	a3,1c0009ee <__umoddi3+0x1ba>
1c000840:	1c0046b7          	lui	a3,0x1c004
1c000844:	45468693          	addi	a3,a3,1108 # 1c004454 <__clz_tab>
1c000848:	0ac5f463          	bleu	a2,a1,1c0008f0 <__umoddi3+0xbc>
1c00084c:	6341                	lui	t1,0x10
1c00084e:	08667a63          	bleu	t1,a2,1c0008e2 <__umoddi3+0xae>
1c000852:	0ff00313          	li	t1,255
1c000856:	00c37363          	bleu	a2,t1,1c00085c <__umoddi3+0x28>
1c00085a:	4721                	li	a4,8
1c00085c:	00e65333          	srl	t1,a2,a4
1c000860:	969a                	add	a3,a3,t1
1c000862:	0006c683          	lbu	a3,0(a3)
1c000866:	02000313          	li	t1,32
1c00086a:	9736                	add	a4,a4,a3
1c00086c:	40e30333          	sub	t1,t1,a4
1c000870:	00030c63          	beqz	t1,1c000888 <__umoddi3+0x54>
1c000874:	006595b3          	sll	a1,a1,t1
1c000878:	00e55733          	srl	a4,a0,a4
1c00087c:	006618b3          	sll	a7,a2,t1
1c000880:	00b76833          	or	a6,a4,a1
1c000884:	006517b3          	sll	a5,a0,t1
1c000888:	0108d613          	srli	a2,a7,0x10
1c00088c:	02c87733          	remu	a4,a6,a2
1c000890:	1008d533          	p.exthz	a0,a7
1c000894:	0107d693          	srli	a3,a5,0x10
1c000898:	02c85833          	divu	a6,a6,a2
1c00089c:	0742                	slli	a4,a4,0x10
1c00089e:	8ed9                	or	a3,a3,a4
1c0008a0:	03050833          	mul	a6,a0,a6
1c0008a4:	0106f863          	bleu	a6,a3,1c0008b4 <__umoddi3+0x80>
1c0008a8:	96c6                	add	a3,a3,a7
1c0008aa:	0116e563          	bltu	a3,a7,1c0008b4 <__umoddi3+0x80>
1c0008ae:	0106f363          	bleu	a6,a3,1c0008b4 <__umoddi3+0x80>
1c0008b2:	96c6                	add	a3,a3,a7
1c0008b4:	410686b3          	sub	a3,a3,a6
1c0008b8:	02c6f733          	remu	a4,a3,a2
1c0008bc:	02c6d6b3          	divu	a3,a3,a2
1c0008c0:	df0727b3          	p.insert	a5,a4,15,16
1c0008c4:	02d506b3          	mul	a3,a0,a3
1c0008c8:	00d7f863          	bleu	a3,a5,1c0008d8 <__umoddi3+0xa4>
1c0008cc:	97c6                	add	a5,a5,a7
1c0008ce:	0117e563          	bltu	a5,a7,1c0008d8 <__umoddi3+0xa4>
1c0008d2:	00d7f363          	bleu	a3,a5,1c0008d8 <__umoddi3+0xa4>
1c0008d6:	97c6                	add	a5,a5,a7
1c0008d8:	8f95                	sub	a5,a5,a3
1c0008da:	0067d533          	srl	a0,a5,t1
1c0008de:	4581                	li	a1,0
1c0008e0:	8082                	ret
1c0008e2:	01000337          	lui	t1,0x1000
1c0008e6:	4741                	li	a4,16
1c0008e8:	f6666ae3          	bltu	a2,t1,1c00085c <__umoddi3+0x28>
1c0008ec:	4761                	li	a4,24
1c0008ee:	b7bd                	j	1c00085c <__umoddi3+0x28>
1c0008f0:	e601                	bnez	a2,1c0008f8 <__umoddi3+0xc4>
1c0008f2:	4605                	li	a2,1
1c0008f4:	031658b3          	divu	a7,a2,a7
1c0008f8:	6641                	lui	a2,0x10
1c0008fa:	06c8ff63          	bleu	a2,a7,1c000978 <__umoddi3+0x144>
1c0008fe:	0ff00613          	li	a2,255
1c000902:	01167363          	bleu	a7,a2,1c000908 <__umoddi3+0xd4>
1c000906:	4721                	li	a4,8
1c000908:	00e8d633          	srl	a2,a7,a4
1c00090c:	96b2                	add	a3,a3,a2
1c00090e:	0006c603          	lbu	a2,0(a3)
1c000912:	02000313          	li	t1,32
1c000916:	963a                	add	a2,a2,a4
1c000918:	40c30333          	sub	t1,t1,a2
1c00091c:	06031563          	bnez	t1,1c000986 <__umoddi3+0x152>
1c000920:	411585b3          	sub	a1,a1,a7
1c000924:	0108d713          	srli	a4,a7,0x10
1c000928:	1008d533          	p.exthz	a0,a7
1c00092c:	0107d613          	srli	a2,a5,0x10
1c000930:	02e5f6b3          	remu	a3,a1,a4
1c000934:	02e5d5b3          	divu	a1,a1,a4
1c000938:	06c2                	slli	a3,a3,0x10
1c00093a:	8ed1                	or	a3,a3,a2
1c00093c:	02b505b3          	mul	a1,a0,a1
1c000940:	00b6f863          	bleu	a1,a3,1c000950 <__umoddi3+0x11c>
1c000944:	96c6                	add	a3,a3,a7
1c000946:	0116e563          	bltu	a3,a7,1c000950 <__umoddi3+0x11c>
1c00094a:	00b6f363          	bleu	a1,a3,1c000950 <__umoddi3+0x11c>
1c00094e:	96c6                	add	a3,a3,a7
1c000950:	40b685b3          	sub	a1,a3,a1
1c000954:	02e5f6b3          	remu	a3,a1,a4
1c000958:	02e5d5b3          	divu	a1,a1,a4
1c00095c:	df06a7b3          	p.insert	a5,a3,15,16
1c000960:	02b505b3          	mul	a1,a0,a1
1c000964:	00b7f863          	bleu	a1,a5,1c000974 <__umoddi3+0x140>
1c000968:	97c6                	add	a5,a5,a7
1c00096a:	0117e563          	bltu	a5,a7,1c000974 <__umoddi3+0x140>
1c00096e:	00b7f363          	bleu	a1,a5,1c000974 <__umoddi3+0x140>
1c000972:	97c6                	add	a5,a5,a7
1c000974:	8f8d                	sub	a5,a5,a1
1c000976:	b795                	j	1c0008da <__umoddi3+0xa6>
1c000978:	01000637          	lui	a2,0x1000
1c00097c:	4741                	li	a4,16
1c00097e:	f8c8e5e3          	bltu	a7,a2,1c000908 <__umoddi3+0xd4>
1c000982:	4761                	li	a4,24
1c000984:	b751                	j	1c000908 <__umoddi3+0xd4>
1c000986:	006898b3          	sll	a7,a7,t1
1c00098a:	00c5d733          	srl	a4,a1,a2
1c00098e:	006517b3          	sll	a5,a0,t1
1c000992:	00c55633          	srl	a2,a0,a2
1c000996:	006595b3          	sll	a1,a1,t1
1c00099a:	0108d513          	srli	a0,a7,0x10
1c00099e:	8dd1                	or	a1,a1,a2
1c0009a0:	02a77633          	remu	a2,a4,a0
1c0009a4:	1008d833          	p.exthz	a6,a7
1c0009a8:	0105d693          	srli	a3,a1,0x10
1c0009ac:	02a75733          	divu	a4,a4,a0
1c0009b0:	0642                	slli	a2,a2,0x10
1c0009b2:	8ed1                	or	a3,a3,a2
1c0009b4:	02e80733          	mul	a4,a6,a4
1c0009b8:	00e6f863          	bleu	a4,a3,1c0009c8 <__umoddi3+0x194>
1c0009bc:	96c6                	add	a3,a3,a7
1c0009be:	0116e563          	bltu	a3,a7,1c0009c8 <__umoddi3+0x194>
1c0009c2:	00e6f363          	bleu	a4,a3,1c0009c8 <__umoddi3+0x194>
1c0009c6:	96c6                	add	a3,a3,a7
1c0009c8:	8e99                	sub	a3,a3,a4
1c0009ca:	02a6f733          	remu	a4,a3,a0
1c0009ce:	02a6d6b3          	divu	a3,a3,a0
1c0009d2:	df0725b3          	p.insert	a1,a4,15,16
1c0009d6:	02d806b3          	mul	a3,a6,a3
1c0009da:	00d5f863          	bleu	a3,a1,1c0009ea <__umoddi3+0x1b6>
1c0009de:	95c6                	add	a1,a1,a7
1c0009e0:	0115e563          	bltu	a1,a7,1c0009ea <__umoddi3+0x1b6>
1c0009e4:	00d5f363          	bleu	a3,a1,1c0009ea <__umoddi3+0x1b6>
1c0009e8:	95c6                	add	a1,a1,a7
1c0009ea:	8d95                	sub	a1,a1,a3
1c0009ec:	bf25                	j	1c000924 <__umoddi3+0xf0>
1c0009ee:	eed5e9e3          	bltu	a1,a3,1c0008e0 <__umoddi3+0xac>
1c0009f2:	6741                	lui	a4,0x10
1c0009f4:	04e6f563          	bleu	a4,a3,1c000a3e <__umoddi3+0x20a>
1c0009f8:	0ff00e93          	li	t4,255
1c0009fc:	00deb733          	sltu	a4,t4,a3
1c000a00:	070e                	slli	a4,a4,0x3
1c000a02:	1c004337          	lui	t1,0x1c004
1c000a06:	00e6d8b3          	srl	a7,a3,a4
1c000a0a:	45430313          	addi	t1,t1,1108 # 1c004454 <__clz_tab>
1c000a0e:	989a                	add	a7,a7,t1
1c000a10:	0008ce83          	lbu	t4,0(a7)
1c000a14:	02000e13          	li	t3,32
1c000a18:	9eba                	add	t4,t4,a4
1c000a1a:	41de0e33          	sub	t3,t3,t4
1c000a1e:	020e1763          	bnez	t3,1c000a4c <__umoddi3+0x218>
1c000a22:	00b6e463          	bltu	a3,a1,1c000a2a <__umoddi3+0x1f6>
1c000a26:	00c56963          	bltu	a0,a2,1c000a38 <__umoddi3+0x204>
1c000a2a:	40c507b3          	sub	a5,a0,a2
1c000a2e:	8d95                	sub	a1,a1,a3
1c000a30:	00f53533          	sltu	a0,a0,a5
1c000a34:	40a58833          	sub	a6,a1,a0
1c000a38:	853e                	mv	a0,a5
1c000a3a:	85c2                	mv	a1,a6
1c000a3c:	b555                	j	1c0008e0 <__umoddi3+0xac>
1c000a3e:	010008b7          	lui	a7,0x1000
1c000a42:	4741                	li	a4,16
1c000a44:	fb16efe3          	bltu	a3,a7,1c000a02 <__umoddi3+0x1ce>
1c000a48:	4761                	li	a4,24
1c000a4a:	bf65                	j	1c000a02 <__umoddi3+0x1ce>
1c000a4c:	01d65733          	srl	a4,a2,t4
1c000a50:	01c696b3          	sll	a3,a3,t3
1c000a54:	8ed9                	or	a3,a3,a4
1c000a56:	01d5d7b3          	srl	a5,a1,t4
1c000a5a:	0106d813          	srli	a6,a3,0x10
1c000a5e:	0307f333          	remu	t1,a5,a6
1c000a62:	1006d733          	p.exthz	a4,a3
1c000a66:	01d558b3          	srl	a7,a0,t4
1c000a6a:	01c595b3          	sll	a1,a1,t3
1c000a6e:	00b8e5b3          	or	a1,a7,a1
1c000a72:	0105d893          	srli	a7,a1,0x10
1c000a76:	01c61633          	sll	a2,a2,t3
1c000a7a:	01c51533          	sll	a0,a0,t3
1c000a7e:	0307d7b3          	divu	a5,a5,a6
1c000a82:	0342                	slli	t1,t1,0x10
1c000a84:	011368b3          	or	a7,t1,a7
1c000a88:	02f70f33          	mul	t5,a4,a5
1c000a8c:	833e                	mv	t1,a5
1c000a8e:	01e8fc63          	bleu	t5,a7,1c000aa6 <__umoddi3+0x272>
1c000a92:	98b6                	add	a7,a7,a3
1c000a94:	fff78313          	addi	t1,a5,-1 # ffffff <__L2+0xf7ffff>
1c000a98:	00d8e763          	bltu	a7,a3,1c000aa6 <__umoddi3+0x272>
1c000a9c:	01e8f563          	bleu	t5,a7,1c000aa6 <__umoddi3+0x272>
1c000aa0:	ffe78313          	addi	t1,a5,-2
1c000aa4:	98b6                	add	a7,a7,a3
1c000aa6:	41e888b3          	sub	a7,a7,t5
1c000aaa:	0308f7b3          	remu	a5,a7,a6
1c000aae:	0308d8b3          	divu	a7,a7,a6
1c000ab2:	df07a5b3          	p.insert	a1,a5,15,16
1c000ab6:	03170733          	mul	a4,a4,a7
1c000aba:	87c6                	mv	a5,a7
1c000abc:	00e5fc63          	bleu	a4,a1,1c000ad4 <__umoddi3+0x2a0>
1c000ac0:	95b6                	add	a1,a1,a3
1c000ac2:	fff88793          	addi	a5,a7,-1 # ffffff <__L2+0xf7ffff>
1c000ac6:	00d5e763          	bltu	a1,a3,1c000ad4 <__umoddi3+0x2a0>
1c000aca:	00e5f563          	bleu	a4,a1,1c000ad4 <__umoddi3+0x2a0>
1c000ace:	ffe88793          	addi	a5,a7,-2
1c000ad2:	95b6                	add	a1,a1,a3
1c000ad4:	0342                	slli	t1,t1,0x10
1c000ad6:	6f41                	lui	t5,0x10
1c000ad8:	00f36333          	or	t1,t1,a5
1c000adc:	ffff0793          	addi	a5,t5,-1 # ffff <__l1_heap_size+0x1f>
1c000ae0:	00f37833          	and	a6,t1,a5
1c000ae4:	01035313          	srli	t1,t1,0x10
1c000ae8:	8ff1                	and	a5,a5,a2
1c000aea:	02f808b3          	mul	a7,a6,a5
1c000aee:	8d99                	sub	a1,a1,a4
1c000af0:	01065713          	srli	a4,a2,0x10
1c000af4:	02f307b3          	mul	a5,t1,a5
1c000af8:	8fbe                	mv	t6,a5
1c000afa:	42e80fb3          	p.mac	t6,a6,a4
1c000afe:	0108d813          	srli	a6,a7,0x10
1c000b02:	987e                	add	a6,a6,t6
1c000b04:	02e30333          	mul	t1,t1,a4
1c000b08:	00f87363          	bleu	a5,a6,1c000b0e <__umoddi3+0x2da>
1c000b0c:	937a                	add	t1,t1,t5
1c000b0e:	01085713          	srli	a4,a6,0x10
1c000b12:	933a                	add	t1,t1,a4
1c000b14:	6741                	lui	a4,0x10
1c000b16:	177d                	addi	a4,a4,-1
1c000b18:	00e87833          	and	a6,a6,a4
1c000b1c:	0842                	slli	a6,a6,0x10
1c000b1e:	00e8f733          	and	a4,a7,a4
1c000b22:	9742                	add	a4,a4,a6
1c000b24:	0065e663          	bltu	a1,t1,1c000b30 <__umoddi3+0x2fc>
1c000b28:	00659d63          	bne	a1,t1,1c000b42 <__umoddi3+0x30e>
1c000b2c:	00e57b63          	bleu	a4,a0,1c000b42 <__umoddi3+0x30e>
1c000b30:	40c70633          	sub	a2,a4,a2
1c000b34:	00c73733          	sltu	a4,a4,a2
1c000b38:	40d30333          	sub	t1,t1,a3
1c000b3c:	40e30333          	sub	t1,t1,a4
1c000b40:	8732                	mv	a4,a2
1c000b42:	40e50733          	sub	a4,a0,a4
1c000b46:	00e53533          	sltu	a0,a0,a4
1c000b4a:	406585b3          	sub	a1,a1,t1
1c000b4e:	8d89                	sub	a1,a1,a0
1c000b50:	01d597b3          	sll	a5,a1,t4
1c000b54:	01c75733          	srl	a4,a4,t3
1c000b58:	00e7e533          	or	a0,a5,a4
1c000b5c:	01c5d5b3          	srl	a1,a1,t3
1c000b60:	b341                	j	1c0008e0 <__umoddi3+0xac>

1c000b62 <core_id>:
1c000b62:	1101                	addi	sp,sp,-32
1c000b64:	ce22                	sw	s0,28(sp)
1c000b66:	1000                	addi	s0,sp,32
1c000b68:	014027f3          	csrr	a5,uhartid
1c000b6c:	fef42623          	sw	a5,-20(s0)
1c000b70:	fec42783          	lw	a5,-20(s0)
1c000b74:	f457b7b3          	p.bclr	a5,a5,26,5
1c000b78:	853e                	mv	a0,a5
1c000b7a:	4472                	lw	s0,28(sp)
1c000b7c:	6105                	addi	sp,sp,32
1c000b7e:	8082                	ret

1c000b80 <cluster_id>:
1c000b80:	1101                	addi	sp,sp,-32
1c000b82:	ce22                	sw	s0,28(sp)
1c000b84:	1000                	addi	s0,sp,32
1c000b86:	014027f3          	csrr	a5,uhartid
1c000b8a:	fef42623          	sw	a5,-20(s0)
1c000b8e:	fec42783          	lw	a5,-20(s0)
1c000b92:	8795                	srai	a5,a5,0x5
1c000b94:	f267b7b3          	p.bclr	a5,a5,25,6
1c000b98:	853e                	mv	a0,a5
1c000b9a:	4472                	lw	s0,28(sp)
1c000b9c:	6105                	addi	sp,sp,32
1c000b9e:	8082                	ret

1c000ba0 <hal_core_id>:
1c000ba0:	1141                	addi	sp,sp,-16
1c000ba2:	c606                	sw	ra,12(sp)
1c000ba4:	c422                	sw	s0,8(sp)
1c000ba6:	0800                	addi	s0,sp,16
1c000ba8:	3f6d                	jal	1c000b62 <core_id>
1c000baa:	87aa                	mv	a5,a0
1c000bac:	853e                	mv	a0,a5
1c000bae:	40b2                	lw	ra,12(sp)
1c000bb0:	4422                	lw	s0,8(sp)
1c000bb2:	0141                	addi	sp,sp,16
1c000bb4:	8082                	ret

1c000bb6 <hal_cluster_id>:
1c000bb6:	1141                	addi	sp,sp,-16
1c000bb8:	c606                	sw	ra,12(sp)
1c000bba:	c422                	sw	s0,8(sp)
1c000bbc:	0800                	addi	s0,sp,16
1c000bbe:	37c9                	jal	1c000b80 <cluster_id>
1c000bc0:	87aa                	mv	a5,a0
1c000bc2:	853e                	mv	a0,a5
1c000bc4:	40b2                	lw	ra,12(sp)
1c000bc6:	4422                	lw	s0,8(sp)
1c000bc8:	0141                	addi	sp,sp,16
1c000bca:	8082                	ret

1c000bcc <eu_bar_addr>:
1c000bcc:	1101                	addi	sp,sp,-32
1c000bce:	ce22                	sw	s0,28(sp)
1c000bd0:	1000                	addi	s0,sp,32
1c000bd2:	fea42623          	sw	a0,-20(s0)
1c000bd6:	fec42703          	lw	a4,-20(s0)
1c000bda:	67c1                	lui	a5,0x10
1c000bdc:	21078793          	addi	a5,a5,528 # 10210 <__L1Cl+0x210>
1c000be0:	97ba                	add	a5,a5,a4
1c000be2:	0796                	slli	a5,a5,0x5
1c000be4:	853e                	mv	a0,a5
1c000be6:	4472                	lw	s0,28(sp)
1c000be8:	6105                	addi	sp,sp,32
1c000bea:	8082                	ret

1c000bec <eu_bar_trig_wait_clr>:
1c000bec:	7179                	addi	sp,sp,-48
1c000bee:	d622                	sw	s0,44(sp)
1c000bf0:	1800                	addi	s0,sp,48
1c000bf2:	fca42e23          	sw	a0,-36(s0)
1c000bf6:	fdc42703          	lw	a4,-36(s0)
1c000bfa:	01c76783          	p.elw	a5,28(a4) # 1001c <__L1Cl+0x1c>
1c000bfe:	fef42623          	sw	a5,-20(s0)
1c000c02:	fec42783          	lw	a5,-20(s0)
1c000c06:	853e                	mv	a0,a5
1c000c08:	5432                	lw	s0,44(sp)
1c000c0a:	6145                	addi	sp,sp,48
1c000c0c:	8082                	ret

1c000c0e <eu_bar_setup_mask>:
1c000c0e:	1101                	addi	sp,sp,-32
1c000c10:	ce22                	sw	s0,28(sp)
1c000c12:	1000                	addi	s0,sp,32
1c000c14:	fea42623          	sw	a0,-20(s0)
1c000c18:	feb42423          	sw	a1,-24(s0)
1c000c1c:	fec42223          	sw	a2,-28(s0)
1c000c20:	fe842783          	lw	a5,-24(s0)
1c000c24:	fec42703          	lw	a4,-20(s0)
1c000c28:	00f72023          	sw	a5,0(a4)
1c000c2c:	fe442783          	lw	a5,-28(s0)
1c000c30:	fec42703          	lw	a4,-20(s0)
1c000c34:	00f72623          	sw	a5,12(a4)
1c000c38:	0001                	nop
1c000c3a:	4472                	lw	s0,28(sp)
1c000c3c:	6105                	addi	sp,sp,32
1c000c3e:	8082                	ret

1c000c40 <eu_bar_setup>:
1c000c40:	1101                	addi	sp,sp,-32
1c000c42:	ce06                	sw	ra,28(sp)
1c000c44:	cc22                	sw	s0,24(sp)
1c000c46:	1000                	addi	s0,sp,32
1c000c48:	fea42623          	sw	a0,-20(s0)
1c000c4c:	feb42423          	sw	a1,-24(s0)
1c000c50:	fe842603          	lw	a2,-24(s0)
1c000c54:	fe842583          	lw	a1,-24(s0)
1c000c58:	fec42503          	lw	a0,-20(s0)
1c000c5c:	3f4d                	jal	1c000c0e <eu_bar_setup_mask>
1c000c5e:	0001                	nop
1c000c60:	40f2                	lw	ra,28(sp)
1c000c62:	4462                	lw	s0,24(sp)
1c000c64:	6105                	addi	sp,sp,32
1c000c66:	8082                	ret

1c000c68 <eu_dispatch_push>:
1c000c68:	1101                	addi	sp,sp,-32
1c000c6a:	ce22                	sw	s0,28(sp)
1c000c6c:	1000                	addi	s0,sp,32
1c000c6e:	fea42623          	sw	a0,-20(s0)
1c000c72:	fec42783          	lw	a5,-20(s0)
1c000c76:	00204737          	lui	a4,0x204
1c000c7a:	08f72023          	sw	a5,128(a4) # 204080 <__L2+0x184080>
1c000c7e:	0001                	nop
1c000c80:	4472                	lw	s0,28(sp)
1c000c82:	6105                	addi	sp,sp,32
1c000c84:	8082                	ret

1c000c86 <eu_dispatch_team_config>:
1c000c86:	1101                	addi	sp,sp,-32
1c000c88:	ce22                	sw	s0,28(sp)
1c000c8a:	1000                	addi	s0,sp,32
1c000c8c:	fea42623          	sw	a0,-20(s0)
1c000c90:	fec42783          	lw	a5,-20(s0)
1c000c94:	00204737          	lui	a4,0x204
1c000c98:	08f72223          	sw	a5,132(a4) # 204084 <__L2+0x184084>
1c000c9c:	0001                	nop
1c000c9e:	4472                	lw	s0,28(sp)
1c000ca0:	6105                	addi	sp,sp,32
1c000ca2:	8082                	ret

1c000ca4 <pi_core_id>:
1c000ca4:	1141                	addi	sp,sp,-16
1c000ca6:	c606                	sw	ra,12(sp)
1c000ca8:	c422                	sw	s0,8(sp)
1c000caa:	0800                	addi	s0,sp,16
1c000cac:	2a15                	jal	1c000de0 <rt_core_id>
1c000cae:	87aa                	mv	a5,a0
1c000cb0:	853e                	mv	a0,a5
1c000cb2:	40b2                	lw	ra,12(sp)
1c000cb4:	4422                	lw	s0,8(sp)
1c000cb6:	0141                	addi	sp,sp,16
1c000cb8:	8082                	ret

1c000cba <pi_cluster_id>:
1c000cba:	1141                	addi	sp,sp,-16
1c000cbc:	c606                	sw	ra,12(sp)
1c000cbe:	c422                	sw	s0,8(sp)
1c000cc0:	0800                	addi	s0,sp,16
1c000cc2:	2221                	jal	1c000dca <rt_cluster_id>
1c000cc4:	87aa                	mv	a5,a0
1c000cc6:	853e                	mv	a0,a5
1c000cc8:	40b2                	lw	ra,12(sp)
1c000cca:	4422                	lw	s0,8(sp)
1c000ccc:	0141                	addi	sp,sp,16
1c000cce:	8082                	ret

1c000cd0 <pi_cl_cluster_nb_cores>:
1c000cd0:	1141                	addi	sp,sp,-16
1c000cd2:	c606                	sw	ra,12(sp)
1c000cd4:	c422                	sw	s0,8(sp)
1c000cd6:	0800                	addi	s0,sp,16
1c000cd8:	2a39                	jal	1c000df6 <rt_nb_pe>
1c000cda:	87aa                	mv	a5,a0
1c000cdc:	853e                	mv	a0,a5
1c000cde:	40b2                	lw	ra,12(sp)
1c000ce0:	4422                	lw	s0,8(sp)
1c000ce2:	0141                	addi	sp,sp,16
1c000ce4:	8082                	ret

1c000ce6 <__rt_team_barrier_config>:
1c000ce6:	1101                	addi	sp,sp,-32
1c000ce8:	ce06                	sw	ra,28(sp)
1c000cea:	cc22                	sw	s0,24(sp)
1c000cec:	1000                	addi	s0,sp,32
1c000cee:	fea42623          	sw	a0,-20(s0)
1c000cf2:	4501                	li	a0,0
1c000cf4:	3de1                	jal	1c000bcc <eu_bar_addr>
1c000cf6:	87aa                	mv	a5,a0
1c000cf8:	fec42583          	lw	a1,-20(s0)
1c000cfc:	853e                	mv	a0,a5
1c000cfe:	3789                	jal	1c000c40 <eu_bar_setup>
1c000d00:	0001                	nop
1c000d02:	40f2                	lw	ra,28(sp)
1c000d04:	4462                	lw	s0,24(sp)
1c000d06:	6105                	addi	sp,sp,32
1c000d08:	8082                	ret

1c000d0a <__rt_team_config>:
1c000d0a:	7179                	addi	sp,sp,-48
1c000d0c:	d606                	sw	ra,44(sp)
1c000d0e:	d422                	sw	s0,40(sp)
1c000d10:	1800                	addi	s0,sp,48
1c000d12:	fca42e23          	sw	a0,-36(s0)
1c000d16:	4705                	li	a4,1
1c000d18:	fdc42783          	lw	a5,-36(s0)
1c000d1c:	00f717b3          	sll	a5,a4,a5
1c000d20:	17fd                	addi	a5,a5,-1
1c000d22:	fef42623          	sw	a5,-20(s0)
1c000d26:	fec42503          	lw	a0,-20(s0)
1c000d2a:	3fb1                	jal	1c000c86 <eu_dispatch_team_config>
1c000d2c:	fec42503          	lw	a0,-20(s0)
1c000d30:	3f5d                	jal	1c000ce6 <__rt_team_barrier_config>
1c000d32:	0001                	nop
1c000d34:	50b2                	lw	ra,44(sp)
1c000d36:	5422                	lw	s0,40(sp)
1c000d38:	6145                	addi	sp,sp,48
1c000d3a:	8082                	ret

1c000d3c <pi_cl_team_fork>:
1c000d3c:	1101                	addi	sp,sp,-32
1c000d3e:	ce06                	sw	ra,28(sp)
1c000d40:	cc22                	sw	s0,24(sp)
1c000d42:	1000                	addi	s0,sp,32
1c000d44:	fea42623          	sw	a0,-20(s0)
1c000d48:	feb42423          	sw	a1,-24(s0)
1c000d4c:	fec42223          	sw	a2,-28(s0)
1c000d50:	fe442603          	lw	a2,-28(s0)
1c000d54:	fe842583          	lw	a1,-24(s0)
1c000d58:	fec42503          	lw	a0,-20(s0)
1c000d5c:	2031                	jal	1c000d68 <rt_team_fork>
1c000d5e:	0001                	nop
1c000d60:	40f2                	lw	ra,28(sp)
1c000d62:	4462                	lw	s0,24(sp)
1c000d64:	6105                	addi	sp,sp,32
1c000d66:	8082                	ret

1c000d68 <rt_team_fork>:
1c000d68:	1101                	addi	sp,sp,-32
1c000d6a:	ce06                	sw	ra,28(sp)
1c000d6c:	cc22                	sw	s0,24(sp)
1c000d6e:	1000                	addi	s0,sp,32
1c000d70:	fea42623          	sw	a0,-20(s0)
1c000d74:	feb42423          	sw	a1,-24(s0)
1c000d78:	fec42223          	sw	a2,-28(s0)
1c000d7c:	fec42783          	lw	a5,-20(s0)
1c000d80:	c781                	beqz	a5,1c000d88 <rt_team_fork+0x20>
1c000d82:	fec42503          	lw	a0,-20(s0)
1c000d86:	3751                	jal	1c000d0a <__rt_team_config>
1c000d88:	fe842783          	lw	a5,-24(s0)
1c000d8c:	853e                	mv	a0,a5
1c000d8e:	3de9                	jal	1c000c68 <eu_dispatch_push>
1c000d90:	fe442783          	lw	a5,-28(s0)
1c000d94:	853e                	mv	a0,a5
1c000d96:	3dc9                	jal	1c000c68 <eu_dispatch_push>
1c000d98:	fe842783          	lw	a5,-24(s0)
1c000d9c:	fe442503          	lw	a0,-28(s0)
1c000da0:	9782                	jalr	a5
1c000da2:	2031                	jal	1c000dae <__rt_team_barrier>
1c000da4:	0001                	nop
1c000da6:	40f2                	lw	ra,28(sp)
1c000da8:	4462                	lw	s0,24(sp)
1c000daa:	6105                	addi	sp,sp,32
1c000dac:	8082                	ret

1c000dae <__rt_team_barrier>:
1c000dae:	1141                	addi	sp,sp,-16
1c000db0:	c606                	sw	ra,12(sp)
1c000db2:	c422                	sw	s0,8(sp)
1c000db4:	0800                	addi	s0,sp,16
1c000db6:	4501                	li	a0,0
1c000db8:	3d11                	jal	1c000bcc <eu_bar_addr>
1c000dba:	87aa                	mv	a5,a0
1c000dbc:	853e                	mv	a0,a5
1c000dbe:	353d                	jal	1c000bec <eu_bar_trig_wait_clr>
1c000dc0:	0001                	nop
1c000dc2:	40b2                	lw	ra,12(sp)
1c000dc4:	4422                	lw	s0,8(sp)
1c000dc6:	0141                	addi	sp,sp,16
1c000dc8:	8082                	ret

1c000dca <rt_cluster_id>:
1c000dca:	1141                	addi	sp,sp,-16
1c000dcc:	c606                	sw	ra,12(sp)
1c000dce:	c422                	sw	s0,8(sp)
1c000dd0:	0800                	addi	s0,sp,16
1c000dd2:	33d5                	jal	1c000bb6 <hal_cluster_id>
1c000dd4:	87aa                	mv	a5,a0
1c000dd6:	853e                	mv	a0,a5
1c000dd8:	40b2                	lw	ra,12(sp)
1c000dda:	4422                	lw	s0,8(sp)
1c000ddc:	0141                	addi	sp,sp,16
1c000dde:	8082                	ret

1c000de0 <rt_core_id>:
1c000de0:	1141                	addi	sp,sp,-16
1c000de2:	c606                	sw	ra,12(sp)
1c000de4:	c422                	sw	s0,8(sp)
1c000de6:	0800                	addi	s0,sp,16
1c000de8:	3b65                	jal	1c000ba0 <hal_core_id>
1c000dea:	87aa                	mv	a5,a0
1c000dec:	853e                	mv	a0,a5
1c000dee:	40b2                	lw	ra,12(sp)
1c000df0:	4422                	lw	s0,8(sp)
1c000df2:	0141                	addi	sp,sp,16
1c000df4:	8082                	ret

1c000df6 <rt_nb_pe>:
1c000df6:	1141                	addi	sp,sp,-16
1c000df8:	c622                	sw	s0,12(sp)
1c000dfa:	0800                	addi	s0,sp,16
1c000dfc:	47a1                	li	a5,8
1c000dfe:	853e                	mv	a0,a5
1c000e00:	4432                	lw	s0,12(sp)
1c000e02:	0141                	addi	sp,sp,16
1c000e04:	8082                	ret

1c000e06 <pmsis_kickoff>:
1c000e06:	1101                	addi	sp,sp,-32
1c000e08:	ce06                	sw	ra,28(sp)
1c000e0a:	cc22                	sw	s0,24(sp)
1c000e0c:	1000                	addi	s0,sp,32
1c000e0e:	fea42623          	sw	a0,-20(s0)
1c000e12:	fec42783          	lw	a5,-20(s0)
1c000e16:	9782                	jalr	a5
1c000e18:	57fd                	li	a5,-1
1c000e1a:	853e                	mv	a0,a5
1c000e1c:	40f2                	lw	ra,28(sp)
1c000e1e:	4462                	lw	s0,24(sp)
1c000e20:	6105                	addi	sp,sp,32
1c000e22:	8082                	ret

1c000e24 <pmsis_exit>:
1c000e24:	1101                	addi	sp,sp,-32
1c000e26:	ce06                	sw	ra,28(sp)
1c000e28:	cc22                	sw	s0,24(sp)
1c000e2a:	1000                	addi	s0,sp,32
1c000e2c:	fea42623          	sw	a0,-20(s0)
1c000e30:	fec42503          	lw	a0,-20(s0)
1c000e34:	34e020ef          	jal	ra,1c003182 <exit>

1c000e38 <cluster_helloworld>:
1c000e38:	7179                	addi	sp,sp,-48
1c000e3a:	d606                	sw	ra,44(sp)
1c000e3c:	d422                	sw	s0,40(sp)
1c000e3e:	1800                	addi	s0,sp,48
1c000e40:	fca42e23          	sw	a0,-36(s0)
1c000e44:	3585                	jal	1c000ca4 <pi_core_id>
1c000e46:	fea42623          	sw	a0,-20(s0)
1c000e4a:	3d85                	jal	1c000cba <pi_cluster_id>
1c000e4c:	fea42423          	sw	a0,-24(s0)
1c000e50:	fec42603          	lw	a2,-20(s0)
1c000e54:	fe842583          	lw	a1,-24(s0)
1c000e58:	1c0047b7          	lui	a5,0x1c004
1c000e5c:	3a078513          	addi	a0,a5,928 # 1c0043a0 <__DTOR_END__>
1c000e60:	42a020ef          	jal	ra,1c00328a <printf>
1c000e64:	0001                	nop
1c000e66:	50b2                	lw	ra,44(sp)
1c000e68:	5422                	lw	s0,40(sp)
1c000e6a:	6145                	addi	sp,sp,48
1c000e6c:	8082                	ret

1c000e6e <cluster_delegate>:
1c000e6e:	1101                	addi	sp,sp,-32
1c000e70:	ce06                	sw	ra,28(sp)
1c000e72:	cc22                	sw	s0,24(sp)
1c000e74:	1000                	addi	s0,sp,32
1c000e76:	fea42623          	sw	a0,-20(s0)
1c000e7a:	1c0047b7          	lui	a5,0x1c004
1c000e7e:	3b878513          	addi	a0,a5,952 # 1c0043b8 <__DTOR_END__+0x18>
1c000e82:	298020ef          	jal	ra,1c00311a <puts>
1c000e86:	35a9                	jal	1c000cd0 <pi_cl_cluster_nb_cores>
1c000e88:	872a                	mv	a4,a0
1c000e8a:	fec42603          	lw	a2,-20(s0)
1c000e8e:	1c0017b7          	lui	a5,0x1c001
1c000e92:	e3878593          	addi	a1,a5,-456 # 1c000e38 <cluster_helloworld>
1c000e96:	853a                	mv	a0,a4
1c000e98:	3555                	jal	1c000d3c <pi_cl_team_fork>
1c000e9a:	1c0047b7          	lui	a5,0x1c004
1c000e9e:	3d478513          	addi	a0,a5,980 # 1c0043d4 <__DTOR_END__+0x34>
1c000ea2:	278020ef          	jal	ra,1c00311a <puts>
1c000ea6:	0001                	nop
1c000ea8:	40f2                	lw	ra,28(sp)
1c000eaa:	4462                	lw	s0,24(sp)
1c000eac:	6105                	addi	sp,sp,32
1c000eae:	8082                	ret

1c000eb0 <helloworld>:
1c000eb0:	7159                	addi	sp,sp,-112
1c000eb2:	d686                	sw	ra,108(sp)
1c000eb4:	d4a2                	sw	s0,104(sp)
1c000eb6:	1880                	addi	s0,sp,112
1c000eb8:	1c0047b7          	lui	a5,0x1c004
1c000ebc:	3f078513          	addi	a0,a5,1008 # 1c0043f0 <__DTOR_END__+0x50>
1c000ec0:	25a020ef          	jal	ra,1c00311a <puts>
1c000ec4:	fe042623          	sw	zero,-20(s0)
1c000ec8:	3bf1                	jal	1c000ca4 <pi_core_id>
1c000eca:	fea42423          	sw	a0,-24(s0)
1c000ece:	33f5                	jal	1c000cba <pi_cluster_id>
1c000ed0:	fea42223          	sw	a0,-28(s0)
1c000ed4:	fe842603          	lw	a2,-24(s0)
1c000ed8:	fe442583          	lw	a1,-28(s0)
1c000edc:	1c0047b7          	lui	a5,0x1c004
1c000ee0:	3a078513          	addi	a0,a5,928 # 1c0043a0 <__DTOR_END__>
1c000ee4:	3a6020ef          	jal	ra,1c00328a <printf>
1c000ee8:	fd840793          	addi	a5,s0,-40
1c000eec:	0007a023          	sw	zero,0(a5)
1c000ef0:	0791                	addi	a5,a5,4
1c000ef2:	0007a023          	sw	zero,0(a5)
1c000ef6:	0791                	addi	a5,a5,4
1c000ef8:	0007a023          	sw	zero,0(a5)
1c000efc:	0791                	addi	a5,a5,4
1c000efe:	fc040793          	addi	a5,s0,-64
1c000f02:	0007a023          	sw	zero,0(a5)
1c000f06:	0791                	addi	a5,a5,4
1c000f08:	0007a023          	sw	zero,0(a5)
1c000f0c:	0791                	addi	a5,a5,4
1c000f0e:	0007a023          	sw	zero,0(a5)
1c000f12:	0791                	addi	a5,a5,4
1c000f14:	0007a023          	sw	zero,0(a5)
1c000f18:	0791                	addi	a5,a5,4
1c000f1a:	0007a023          	sw	zero,0(a5)
1c000f1e:	0791                	addi	a5,a5,4
1c000f20:	0007a023          	sw	zero,0(a5)
1c000f24:	0791                	addi	a5,a5,4
1c000f26:	fc040793          	addi	a5,s0,-64
1c000f2a:	853e                	mv	a0,a5
1c000f2c:	6c2010ef          	jal	ra,1c0025ee <pi_cluster_conf_init>
1c000f30:	fc042223          	sw	zero,-60(s0)
1c000f34:	fc040713          	addi	a4,s0,-64
1c000f38:	fd840793          	addi	a5,s0,-40
1c000f3c:	85ba                	mv	a1,a4
1c000f3e:	853e                	mv	a0,a5
1c000f40:	2471                	jal	1c0011cc <pi_open_from_conf>
1c000f42:	fd840793          	addi	a5,s0,-40
1c000f46:	853e                	mv	a0,a5
1c000f48:	6ac010ef          	jal	ra,1c0025f4 <pi_cluster_open>
1c000f4c:	87aa                	mv	a5,a0
1c000f4e:	cb89                	beqz	a5,1c000f60 <helloworld+0xb0>
1c000f50:	1c0047b7          	lui	a5,0x1c004
1c000f54:	40c78513          	addi	a0,a5,1036 # 1c00440c <__DTOR_END__+0x6c>
1c000f58:	1c2020ef          	jal	ra,1c00311a <puts>
1c000f5c:	557d                	li	a0,-1
1c000f5e:	35d9                	jal	1c000e24 <pmsis_exit>
1c000f60:	f9440793          	addi	a5,s0,-108
1c000f64:	0007a023          	sw	zero,0(a5)
1c000f68:	0791                	addi	a5,a5,4
1c000f6a:	0007a023          	sw	zero,0(a5)
1c000f6e:	0791                	addi	a5,a5,4
1c000f70:	0007a023          	sw	zero,0(a5)
1c000f74:	0791                	addi	a5,a5,4
1c000f76:	0007a023          	sw	zero,0(a5)
1c000f7a:	0791                	addi	a5,a5,4
1c000f7c:	0007a023          	sw	zero,0(a5)
1c000f80:	0791                	addi	a5,a5,4
1c000f82:	0007a023          	sw	zero,0(a5)
1c000f86:	0791                	addi	a5,a5,4
1c000f88:	0007a023          	sw	zero,0(a5)
1c000f8c:	0791                	addi	a5,a5,4
1c000f8e:	0007a023          	sw	zero,0(a5)
1c000f92:	0791                	addi	a5,a5,4
1c000f94:	0007a023          	sw	zero,0(a5)
1c000f98:	0791                	addi	a5,a5,4
1c000f9a:	0007a023          	sw	zero,0(a5)
1c000f9e:	0791                	addi	a5,a5,4
1c000fa0:	0007a023          	sw	zero,0(a5)
1c000fa4:	0791                	addi	a5,a5,4
1c000fa6:	1c0017b7          	lui	a5,0x1c001
1c000faa:	e6e78793          	addi	a5,a5,-402 # 1c000e6e <cluster_delegate>
1c000fae:	f8f42a23          	sw	a5,-108(s0)
1c000fb2:	f8042c23          	sw	zero,-104(s0)
1c000fb6:	f9440713          	addi	a4,s0,-108
1c000fba:	fd840793          	addi	a5,s0,-40
1c000fbe:	85ba                	mv	a1,a4
1c000fc0:	853e                	mv	a0,a5
1c000fc2:	1ff010ef          	jal	ra,1c0029c0 <pi_cluster_send_task_to_cl>
1c000fc6:	fd840793          	addi	a5,s0,-40
1c000fca:	853e                	mv	a0,a5
1c000fcc:	6fc010ef          	jal	ra,1c0026c8 <pi_cluster_close>
1c000fd0:	1c0047b7          	lui	a5,0x1c004
1c000fd4:	42478513          	addi	a0,a5,1060 # 1c004424 <__DTOR_END__+0x84>
1c000fd8:	142020ef          	jal	ra,1c00311a <puts>
1c000fdc:	fec42783          	lw	a5,-20(s0)
1c000fe0:	853e                	mv	a0,a5
1c000fe2:	3589                	jal	1c000e24 <pmsis_exit>
1c000fe4:	0001                	nop
1c000fe6:	50b6                	lw	ra,108(sp)
1c000fe8:	5426                	lw	s0,104(sp)
1c000fea:	6165                	addi	sp,sp,112
1c000fec:	8082                	ret

1c000fee <main>:
1c000fee:	1141                	addi	sp,sp,-16
1c000ff0:	c606                	sw	ra,12(sp)
1c000ff2:	c422                	sw	s0,8(sp)
1c000ff4:	0800                	addi	s0,sp,16
1c000ff6:	1c0047b7          	lui	a5,0x1c004
1c000ffa:	43478513          	addi	a0,a5,1076 # 1c004434 <__DTOR_END__+0x94>
1c000ffe:	11c020ef          	jal	ra,1c00311a <puts>
1c001002:	1c0017b7          	lui	a5,0x1c001
1c001006:	eb078513          	addi	a0,a5,-336 # 1c000eb0 <helloworld>
1c00100a:	3bf5                	jal	1c000e06 <pmsis_kickoff>
1c00100c:	87aa                	mv	a5,a0
1c00100e:	853e                	mv	a0,a5
1c001010:	40b2                	lw	ra,12(sp)
1c001012:	4422                	lw	s0,8(sp)
1c001014:	0141                	addi	sp,sp,16
1c001016:	8082                	ret

1c001018 <cluster_start>:
  This is useful when the mask must be updated before waiting for a specific event without modifying the other events (this saves a few instructions)
  \param evtMask Bit mask used to update the event mask. There is 1 bit per event, 1 means the corresponding bit is set in the event mask.
  */
static inline void eu_evt_maskSet(unsigned int evtMask)
{
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c001018:	002047b7          	lui	a5,0x204
1c00101c:	00070737          	lui	a4,0x70
1c001020:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
  IP_WRITE_PTR(base, EU_DISPATCH_FIFO_ACCESS, value);
}

static inline void eu_dispatch_team_config(unsigned value)
{
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c001024:	0ff00713          	li	a4,255
1c001028:	002046b7          	lui	a3,0x204
1c00102c:	08e6a223          	sw	a4,132(a3) # 204084 <__L2+0x184084>
  IP_WRITE(barAddr, EU_HW_BARR_TRIGGER_MASK, coreMask);
1c001030:	20078793          	addi	a5,a5,512
1c001034:	00e7a023          	sw	a4,0(a5)
  IP_WRITE(barAddr, EU_HW_BARR_TARGET_MASK, targetMask);
1c001038:	00e7a623          	sw	a4,12(a5)
    __rt_team_config(rt_nb_active_pe());
  }

#endif

}
1c00103c:	8082                	ret

1c00103e <__rt_init>:
{
1c00103e:	1101                	addi	sp,sp,-32
static inline void hal_pmu_bypass_set(unsigned int Value) {
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
}

static inline unsigned int hal_pmu_bypass_get() {
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET);
1c001040:	1a104737          	lui	a4,0x1a104
1c001044:	ce06                	sw	ra,28(sp)
1c001046:	cc22                	sw	s0,24(sp)
1c001048:	ca26                	sw	s1,20(sp)
1c00104a:	07072783          	lw	a5,112(a4) # 1a104070 <__l1_end+0xa104050>
  hal_pmu_bypass_set (ARCHI_REG_FIELD_SET (hal_pmu_bypass_get (), 1, 11, 1) );
1c00104e:	c0b7c7b3          	p.bset	a5,a5,0,11
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c001052:	06f72823          	sw	a5,112(a4)
  __rt_bridge_set_available();
1c001056:	2361                	jal	1c0015de <__rt_bridge_set_available>
  cpu_stack_check_enable((int)__rt_fc_stack, (int)__rt_fc_stack + __rt_fc_stack_size);
1c001058:	1b0007b7          	lui	a5,0x1b000
1c00105c:	39878793          	addi	a5,a5,920 # 1b000398 <__rt_fc_stack>
 * Stack checking
 */

static inline void cpu_stack_check_enable(unsigned int base, unsigned int end)
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c001060:	7d005073          	csrwi	0x7d0,0
  asm volatile ("csrw  0x7D1, %0" :: "r" (base));
1c001064:	7d179073          	csrw	0x7d1,a5
1c001068:	1c005737          	lui	a4,0x1c005
1c00106c:	8c072703          	lw	a4,-1856(a4) # 1c0048c0 <__rt_fc_stack_size>
1c001070:	97ba                	add	a5,a5,a4
  asm volatile ("csrw  0x7D2, %0" :: "r" (end));
1c001072:	7d279073          	csrw	0x7d2,a5
  asm volatile ("csrwi 0x7D0, 1" :: );
1c001076:	7d00d073          	csrwi	0x7d0,1
  __rt_irq_init();
1c00107a:	2ad5                	jal	1c00126e <__rt_irq_init>

#include "archi/pulp.h"
#include "archi/soc_eu/soc_eu_v1.h"

static inline void soc_eu_eventMask_set(unsigned int reg, unsigned int value) {
  ARCHI_WRITE(ARCHI_SOC_EU_ADDR, reg, value);
1c00107c:	54fd                	li	s1,-1
1c00107e:	1a1067b7          	lui	a5,0x1a106
1c001082:	0097a223          	sw	s1,4(a5) # 1a106004 <__l1_end+0xa105fe4>
1c001086:	0097a423          	sw	s1,8(a5)
  rt_irq_set_handler(ARCHI_FC_EVT_SOC_EVT, __rt_fc_socevents_handler);
1c00108a:	1c0005b7          	lui	a1,0x1c000
1c00108e:	3f458593          	addi	a1,a1,1012 # 1c0003f4 <__rt_fc_socevents_handler>
1c001092:	456d                	li	a0,27
1c001094:	2a35                	jal	1c0011d0 <rt_irq_set_handler>
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c001096:	080007b7          	lui	a5,0x8000
1c00109a:	00204737          	lui	a4,0x204
1c00109e:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c0010a2:	00f72423          	sw	a5,8(a4)
  __rt_pmu_init();
1c0010a6:	2a6010ef          	jal	ra,1c00234c <__rt_pmu_init>
  __rt_freq_init();
1c0010aa:	631000ef          	jal	ra,1c001eda <__rt_freq_init>
1c0010ae:	002017b7          	lui	a5,0x201
1c0010b2:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
}

static inline void icache_enable(unsigned int base)
{
  pulp_write32(base, 0xFFFFFFFF);
1c0010b6:	c384                	sw	s1,0(a5)
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0010b8:	01402473          	csrr	s0,uhartid
1c0010bc:	1c0044b7          	lui	s1,0x1c004
  return (hart_id >> 5) & 0x3f;
1c0010c0:	8415                	srai	s0,s0,0x5
  __rt_utils_init();
1c0010c2:	24e5                	jal	1c0013aa <__rt_utils_init>
1c0010c4:	f2643433          	p.bclr	s0,s0,25,6
  __rt_allocs_init();
1c0010c8:	147000ef          	jal	ra,1c001a0e <__rt_allocs_init>
1c0010cc:	35c48493          	addi	s1,s1,860 # 1c00435c <ctor_list+0x4>
  __rt_event_sched_init();
1c0010d0:	001000ef          	jal	ra,1c0018d0 <__rt_event_sched_init>
  __rt_padframe_init();
1c0010d4:	15d010ef          	jal	ra,1c002a30 <__rt_padframe_init>
  for(fpp = ctor_list+1;  *fpp != 0;  ++fpp) {
1c0010d8:	0044a78b          	p.lw	a5,4(s1!)
1c0010dc:	ebad                	bnez	a5,1c00114e <__rt_init+0x110>
  return __builtin_pulp_read_then_spr_bit_set(reg, val);
1c0010de:	300467f3          	csrrsi	a5,mstatus,8
  if (__rt_cbsys_exec(RT_CBSYS_START)) goto error;
1c0010e2:	4501                	li	a0,0
1c0010e4:	2c59                	jal	1c00137a <__rt_cbsys_exec>
1c0010e6:	e539                	bnez	a0,1c001134 <__rt_init+0xf6>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0010e8:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c0010ec:	8795                	srai	a5,a5,0x5
1c0010ee:	f267b7b3          	p.bclr	a5,a5,25,6
        exit(retval);
      }
    }
    else
      return cluster_master_start(NULL);
  } else if (!rt_is_fc()) {
1c0010f2:	02000713          	li	a4,32
1c0010f6:	0ae78263          	beq	a5,a4,1c00119a <__rt_init+0x15c>
    rt_cluster_mount(1, cid, 0, NULL);
1c0010fa:	4681                	li	a3,0
1c0010fc:	4601                	li	a2,0
1c0010fe:	4581                	li	a1,0
1c001100:	4505                	li	a0,1
  if (rt_cluster_id() != cid)
1c001102:	cba1                	beqz	a5,1c001152 <__rt_init+0x114>
    rt_cluster_mount(1, cid, 0, NULL);
1c001104:	76c010ef          	jal	ra,1c002870 <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*rt_nb_active_pe());
1c001108:	6591                	lui	a1,0x4
1c00110a:	4509                	li	a0,2
1c00110c:	08b000ef          	jal	ra,1c001996 <rt_alloc>
1c001110:	872a                	mv	a4,a0
    if (stacks == NULL) return -1;
1c001112:	c10d                	beqz	a0,1c001134 <__rt_init+0xf6>
    if (rt_cluster_call(NULL, cid, cluster_start, NULL, stacks, 0x800, 0x800, rt_nb_active_pe(), event)) return -1;
1c001114:	6805                	lui	a6,0x1
1c001116:	80080813          	addi	a6,a6,-2048 # 800 <__rt_stack_size>
1c00111a:	1c001637          	lui	a2,0x1c001
1c00111e:	c002                	sw	zero,0(sp)
1c001120:	48a1                	li	a7,8
1c001122:	87c2                	mv	a5,a6
1c001124:	4681                	li	a3,0
1c001126:	01860613          	addi	a2,a2,24 # 1c001018 <cluster_start>
1c00112a:	4581                	li	a1,0
1c00112c:	4501                	li	a0,0
1c00112e:	6b2010ef          	jal	ra,1c0027e0 <rt_cluster_call>
1c001132:	c525                	beqz	a0,1c00119a <__rt_init+0x15c>
  rt_fatal("There was an error during runtime initialization\n");
1c001134:	1c004537          	lui	a0,0x1c004
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001138:	01402673          	csrr	a2,uhartid
1c00113c:	85a2                	mv	a1,s0
1c00113e:	f4563633          	p.bclr	a2,a2,26,5
1c001142:	55450513          	addi	a0,a0,1364 # 1c004554 <__clz_tab+0x100>
1c001146:	144020ef          	jal	ra,1c00328a <printf>
1c00114a:	0ac020ef          	jal	ra,1c0031f6 <abort>
    (**fpp)();
1c00114e:	9782                	jalr	a5
1c001150:	b761                	j	1c0010d8 <__rt_init+0x9a>
    rt_cluster_mount(1, cid, 0, NULL);
1c001152:	71e010ef          	jal	ra,1c002870 <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*(rt_nb_active_pe()-1));
1c001156:	6591                	lui	a1,0x4
1c001158:	80058593          	addi	a1,a1,-2048 # 3800 <__rt_stack_size+0x3000>
1c00115c:	4509                	li	a0,2
1c00115e:	039000ef          	jal	ra,1c001996 <rt_alloc>
    if (stacks == NULL) return -1;
1c001162:	d969                	beqz	a0,1c001134 <__rt_init+0xf6>
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c001164:	00204737          	lui	a4,0x204
1c001168:	0ff00793          	li	a5,255
1c00116c:	08f72223          	sw	a5,132(a4) # 204084 <__L2+0x184084>
    eu_dispatch_push((unsigned int)__rt_set_slave_stack | 1);
1c001170:	1c0047b7          	lui	a5,0x1c004
1c001174:	2a078793          	addi	a5,a5,672 # 1c0042a0 <__rt_set_slave_stack>
1c001178:	c007c7b3          	p.bset	a5,a5,0,0
  IP_WRITE_PTR(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS, value);
1c00117c:	08f72023          	sw	a5,128(a4)
1c001180:	6785                	lui	a5,0x1
1c001182:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c001186:	08f72023          	sw	a5,128(a4)
1c00118a:	08a72023          	sw	a0,128(a4)
}
1c00118e:	4462                	lw	s0,24(sp)
1c001190:	40f2                	lw	ra,28(sp)
1c001192:	44d2                	lw	s1,20(sp)
    cluster_start(NULL);
1c001194:	4501                	li	a0,0
}
1c001196:	6105                	addi	sp,sp,32
    cluster_start(NULL);
1c001198:	b541                	j	1c001018 <cluster_start>
}
1c00119a:	40f2                	lw	ra,28(sp)
1c00119c:	4462                	lw	s0,24(sp)
1c00119e:	44d2                	lw	s1,20(sp)
1c0011a0:	6105                	addi	sp,sp,32
1c0011a2:	8082                	ret

1c0011a4 <__rt_deinit>:
{
1c0011a4:	1141                	addi	sp,sp,-16
1c0011a6:	c606                	sw	ra,12(sp)
1c0011a8:	c422                	sw	s0,8(sp)
}

static inline void cpu_stack_check_disable()
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c0011aa:	7d005073          	csrwi	0x7d0,0
  __rt_cbsys_exec(RT_CBSYS_STOP);
1c0011ae:	4505                	li	a0,1
1c0011b0:	1c004437          	lui	s0,0x1c004
1c0011b4:	22d9                	jal	1c00137a <__rt_cbsys_exec>
1c0011b6:	39c40413          	addi	s0,s0,924 # 1c00439c <dtor_list+0x4>
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c0011ba:	0044278b          	p.lw	a5,4(s0!)
1c0011be:	e789                	bnez	a5,1c0011c8 <__rt_deinit+0x24>
}
1c0011c0:	40b2                	lw	ra,12(sp)
1c0011c2:	4422                	lw	s0,8(sp)
1c0011c4:	0141                	addi	sp,sp,16
1c0011c6:	8082                	ret
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c0011c8:	9782                	jalr	a5
1c0011ca:	bfc5                	j	1c0011ba <__rt_deinit+0x16>

1c0011cc <pi_open_from_conf>:
#endif


void pi_open_from_conf(struct pi_device *device, void *conf)
{
  device->config = conf;
1c0011cc:	c14c                	sw	a1,4(a0)
}
1c0011ce:	8082                	ret

1c0011d0 <rt_irq_set_handler>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0011d0:	014027f3          	csrr	a5,uhartid
  return hal_spr_read(0x305) & ~1;
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
  return ARCHI_L2_ADDR;
#else
  if (rt_is_fc()) {
1c0011d4:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c0011d8:	ca5797b3          	p.extractu	a5,a5,5,5
1c0011dc:	02e79c63          	bne	a5,a4,1c001214 <rt_irq_set_handler+0x44>
#if defined(ARCHI_CORE_HAS_SECURITY) && !defined(ARCHI_CORE_HAS_1_10)
    return __builtin_pulp_spr_read(SR_MTVEC);
1c0011e0:	30502773          	csrr	a4,mtvec
  irq -= 16;
#endif

  unsigned int base = __rt_get_fc_vector_base();

  unsigned int jmpAddr = base + 0x4 * irq;
1c0011e4:	050a                	slli	a0,a0,0x2
  unsigned int S = ((unsigned int) ItHandler - (ItBaseAddr+ItIndex*4));
1c0011e6:	8d89                	sub	a1,a1,a0
1c0011e8:	8d99                	sub	a1,a1,a4
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 20),  1, 31);
1c0011ea:	c14586b3          	p.extract	a3,a1,0,20
1c0011ee:	06f00793          	li	a5,111
1c0011f2:	c1f6a7b3          	p.insert	a5,a3,0,31
  R = __BITINSERT(R, __BITEXTRACT(S, 10,  1), 10, 21);
1c0011f6:	d21586b3          	p.extract	a3,a1,9,1
1c0011fa:	d356a7b3          	p.insert	a5,a3,9,21
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 11),  1, 20);
1c0011fe:	c0b586b3          	p.extract	a3,a1,0,11
1c001202:	c146a7b3          	p.insert	a5,a3,0,20
  R = __BITINSERT(R, __BITEXTRACT(S,  8, 12),  8, 12);
1c001206:	cec585b3          	p.extract	a1,a1,7,12
1c00120a:	cec5a7b3          	p.insert	a5,a1,7,12

  *(volatile unsigned int *)jmpAddr = __rt_get_itvec(base, irq, (unsigned int)handler);
1c00120e:	00f56723          	p.sw	a5,a4(a0)

#if defined(PLP_FC_HAS_ICACHE)
  flush_all_icache_banks_common(plp_icache_fc_base());
#endif

}
1c001212:	8082                	ret
static inline void plp_ctrl_core_bootaddr_set_remote(int cid, int core, unsigned int bootAddr) {
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
}

static inline unsigned int plp_ctrl_bootaddr_get() {
  return pulp_read32(ARCHI_CLUSTER_CTRL_ADDR + 0x40);
1c001214:	002007b7          	lui	a5,0x200
1c001218:	43b8                	lw	a4,64(a5)
1c00121a:	b7e9                	j	1c0011e4 <rt_irq_set_handler+0x14>

1c00121c <illegal_insn_handler_c>:
#include <stdlib.h>

void __attribute__((weak)) illegal_insn_handler_c()
{

}
1c00121c:	8082                	ret

1c00121e <__rt_handle_illegal_instr>:


extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config;
extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config_trace;

static inline unsigned int rt_debug_config() { return __rt_debug_config; }
1c00121e:	1b0017b7          	lui	a5,0x1b001

static inline unsigned int rt_debug_config_trace() { return __rt_debug_config_trace; }

static inline int rt_debug_config_warnings() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WARNING_BIT, 1);
1c001222:	b9c7a703          	lw	a4,-1124(a5) # 1b000b9c <__rt_debug_config>

void __rt_handle_illegal_instr()
{
1c001226:	1141                	addi	sp,sp,-16
1c001228:	c422                	sw	s0,8(sp)
1c00122a:	c606                	sw	ra,12(sp)
1c00122c:	fc173733          	p.bclr	a4,a4,30,1
1c001230:	843e                	mv	s0,a5
#ifdef __riscv__
  unsigned int mepc = hal_mepc_read();
  rt_warning("Reached illegal instruction (PC: 0x%x, opcode: 0x%x\n", mepc, *(int *)mepc);
1c001232:	c315                	beqz	a4,1c001256 <__rt_handle_illegal_instr+0x38>
1c001234:	341026f3          	csrr	a3,mepc
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001238:	01402673          	csrr	a2,uhartid
1c00123c:	1c004537          	lui	a0,0x1c004
1c001240:	4298                	lw	a4,0(a3)
  return (hart_id >> 5) & 0x3f;
1c001242:	40565593          	srai	a1,a2,0x5
1c001246:	f265b5b3          	p.bclr	a1,a1,25,6
1c00124a:	f4563633          	p.bclr	a2,a2,26,5
1c00124e:	5ac50513          	addi	a0,a0,1452 # 1c0045ac <__clz_tab+0x158>
1c001252:	038020ef          	jal	ra,1c00328a <printf>
}

static inline int rt_debug_config_werror() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WERROR_BIT, 1);
1c001256:	b9c42783          	lw	a5,-1124(s0)
1c00125a:	c01797b3          	p.extractu	a5,a5,0,1
1c00125e:	c399                	beqz	a5,1c001264 <__rt_handle_illegal_instr+0x46>
1c001260:	797010ef          	jal	ra,1c0031f6 <abort>
  illegal_insn_handler_c();
#endif
}
1c001264:	4422                	lw	s0,8(sp)
1c001266:	40b2                	lw	ra,12(sp)
1c001268:	0141                	addi	sp,sp,16
  illegal_insn_handler_c();
1c00126a:	fb3ff06f          	j	1c00121c <illegal_insn_handler_c>

1c00126e <__rt_irq_init>:
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_IRQ_AND, irqMask);
1c00126e:	57fd                	li	a5,-1
1c001270:	00204737          	lui	a4,0x204
1c001274:	00f72823          	sw	a5,16(a4) # 204010 <__L2+0x184010>
  else eu_irq_maskClr(mask);
#elif defined(ITC_VERSION)
  hal_itc_enable_clr(mask);
#elif defined(EU_VERSION)
  eu_irq_maskClr(mask);
  if (hal_is_fc()) eu_evt_maskClr(mask);
1c001278:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00127c:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c001280:	ca5797b3          	p.extractu	a5,a5,5,5
1c001284:	00e79763          	bne	a5,a4,1c001292 <__rt_irq_init+0x24>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c001288:	57fd                	li	a5,-1
1c00128a:	00204737          	lui	a4,0x204
1c00128e:	00f72223          	sw	a5,4(a4) # 204004 <__L2+0x184004>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001292:	014027f3          	csrr	a5,uhartid
#if defined(ARCHI_CORE_RISCV_ITC)
  hal_spr_write(0x305, base);
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
#else
  if (rt_is_fc()) {
1c001296:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c00129a:	ca5797b3          	p.extractu	a5,a5,5,5
1c00129e:	00e79963          	bne	a5,a4,1c0012b0 <__rt_irq_init+0x42>
#if defined(ARCHI_CORE_HAS_SECURITY)
    __builtin_pulp_spr_write(SR_MTVEC, base);
1c0012a2:	1c0007b7          	lui	a5,0x1c000
1c0012a6:	00078793          	mv	a5,a5
1c0012aa:	30579073          	csrw	mtvec,a5
1c0012ae:	8082                	ret
  pulp_write32(ARCHI_CLUSTER_CTRL_ADDR + 0x40, bootAddr);
1c0012b0:	1c0007b7          	lui	a5,0x1c000
1c0012b4:	00200737          	lui	a4,0x200
1c0012b8:	00078793          	mv	a5,a5
1c0012bc:	c33c                	sw	a5,64(a4)
  rt_irq_mask_clr(-1);

  // As the FC code may not be at the beginning of the L2, set the
  // vector base to get proper interrupt handlers
  __rt_set_fc_vector_base((int)rt_irq_vector_base());
}
1c0012be:	8082                	ret

1c0012c0 <__rt_fc_cluster_lock_req>:
      rt_free(RT_ALLOC_FC_RET_DATA, (void *)cbsys, sizeof(rt_cbsys_t));     
      return;
    }

    prev = cbsys;
    cbsys = cbsys->next;
1c0012c0:	300476f3          	csrrci	a3,mstatus,8
1c0012c4:	08a54703          	lbu	a4,138(a0)
1c0012c8:	411c                	lw	a5,0(a0)
1c0012ca:	c321                	beqz	a4,1c00130a <__rt_fc_cluster_lock_req+0x4a>
1c0012cc:	4398                	lw	a4,0(a5)
1c0012ce:	cf09                	beqz	a4,1c0012e8 <__rt_fc_cluster_lock_req+0x28>
1c0012d0:	43d8                	lw	a4,4(a5)
1c0012d2:	cb09                	beqz	a4,1c0012e4 <__rt_fc_cluster_lock_req+0x24>
1c0012d4:	4798                	lw	a4,8(a5)
1c0012d6:	c348                	sw	a0,4(a4)
1c0012d8:	c788                	sw	a0,8(a5)
1c0012da:	00052223          	sw	zero,4(a0)
1c0012de:	30069073          	csrw	mstatus,a3
1c0012e2:	8082                	ret
1c0012e4:	c3c8                	sw	a0,4(a5)
1c0012e6:	bfcd                	j	1c0012d8 <__rt_fc_cluster_lock_req+0x18>
1c0012e8:	4705                	li	a4,1
1c0012ea:	08e50423          	sb	a4,136(a0)
1c0012ee:	4705                	li	a4,1
1c0012f0:	c398                	sw	a4,0(a5)
1c0012f2:	08954783          	lbu	a5,137(a0)
1c0012f6:	00201737          	lui	a4,0x201
1c0012fa:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c0012fe:	04078793          	addi	a5,a5,64 # 1c000040 <__irq_vector_base+0x40>
1c001302:	07da                	slli	a5,a5,0x16
1c001304:	0007e723          	p.sw	zero,a4(a5)
1c001308:	bfd9                	j	1c0012de <__rt_fc_cluster_lock_req+0x1e>
1c00130a:	43d8                	lw	a4,4(a5)
1c00130c:	e719                	bnez	a4,1c00131a <__rt_fc_cluster_lock_req+0x5a>
1c00130e:	0007a023          	sw	zero,0(a5)
1c001312:	4785                	li	a5,1
1c001314:	08f50423          	sb	a5,136(a0)
1c001318:	bfe9                	j	1c0012f2 <__rt_fc_cluster_lock_req+0x32>
1c00131a:	4350                	lw	a2,4(a4)
1c00131c:	c3d0                	sw	a2,4(a5)
1c00131e:	4785                	li	a5,1
1c001320:	08f70423          	sb	a5,136(a4)
1c001324:	08974783          	lbu	a5,137(a4)
1c001328:	00201737          	lui	a4,0x201
1c00132c:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c001330:	04078793          	addi	a5,a5,64
1c001334:	07da                	slli	a5,a5,0x16
1c001336:	0007e723          	p.sw	zero,a4(a5)
1c00133a:	bfe1                	j	1c001312 <__rt_fc_cluster_lock_req+0x52>

1c00133c <__rt_cbsys_add>:
  }
}

int __rt_cbsys_add(__rt_cbsys_e cbsys_id, int (*cb)(void *), void *cb_arg)
{
1c00133c:	1101                	addi	sp,sp,-32
1c00133e:	cc22                	sw	s0,24(sp)
1c001340:	ca26                	sw	s1,20(sp)
1c001342:	842a                	mv	s0,a0
1c001344:	84ae                	mv	s1,a1
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c001346:	4501                	li	a0,0
1c001348:	45b1                	li	a1,12
1c00134a:	c632                	sw	a2,12(sp)
{
1c00134c:	ce06                	sw	ra,28(sp)
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c00134e:	25a1                	jal	1c001996 <rt_alloc>
  if (cbsys == NULL) return -1;
1c001350:	4632                	lw	a2,12(sp)
1c001352:	c115                	beqz	a0,1c001376 <__rt_cbsys_add+0x3a>

  cbsys->callback = cb;
  cbsys->arg = cb_arg;
  cbsys->next = cbsys_first[cbsys_id];
1c001354:	1b0017b7          	lui	a5,0x1b001
1c001358:	040a                	slli	s0,s0,0x2
1c00135a:	ba078793          	addi	a5,a5,-1120 # 1b000ba0 <cbsys_first>
1c00135e:	97a2                	add	a5,a5,s0
1c001360:	4398                	lw	a4,0(a5)
  cbsys->callback = cb;
1c001362:	c104                	sw	s1,0(a0)
  cbsys->arg = cb_arg;
1c001364:	c150                	sw	a2,4(a0)
  cbsys->next = cbsys_first[cbsys_id];
1c001366:	c518                	sw	a4,8(a0)
  cbsys_first[cbsys_id] = cbsys;
1c001368:	c388                	sw	a0,0(a5)

  return 0;
1c00136a:	4501                	li	a0,0
}
1c00136c:	40f2                	lw	ra,28(sp)
1c00136e:	4462                	lw	s0,24(sp)
1c001370:	44d2                	lw	s1,20(sp)
1c001372:	6105                	addi	sp,sp,32
1c001374:	8082                	ret
  if (cbsys == NULL) return -1;
1c001376:	557d                	li	a0,-1
1c001378:	bfd5                	j	1c00136c <__rt_cbsys_add+0x30>

1c00137a <__rt_cbsys_exec>:


int __rt_cbsys_exec(__rt_cbsys_e cbsys_id)
{
1c00137a:	1141                	addi	sp,sp,-16
1c00137c:	c422                	sw	s0,8(sp)
  rt_cbsys_t *cbsys = cbsys_first[cbsys_id];
1c00137e:	1b001437          	lui	s0,0x1b001
1c001382:	050a                	slli	a0,a0,0x2
1c001384:	ba040413          	addi	s0,s0,-1120 # 1b000ba0 <cbsys_first>
1c001388:	20a47403          	p.lw	s0,a0(s0)
{
1c00138c:	c606                	sw	ra,12(sp)
  while (cbsys)
1c00138e:	e411                	bnez	s0,1c00139a <__rt_cbsys_exec+0x20>
  {
    if (cbsys->callback(cbsys->arg)) return -1;
    cbsys = cbsys->next;
  }

  return 0;
1c001390:	4501                	li	a0,0
}
1c001392:	40b2                	lw	ra,12(sp)
1c001394:	4422                	lw	s0,8(sp)
1c001396:	0141                	addi	sp,sp,16
1c001398:	8082                	ret
    if (cbsys->callback(cbsys->arg)) return -1;
1c00139a:	401c                	lw	a5,0(s0)
1c00139c:	4048                	lw	a0,4(s0)
1c00139e:	9782                	jalr	a5
1c0013a0:	e119                	bnez	a0,1c0013a6 <__rt_cbsys_exec+0x2c>
    cbsys = cbsys->next;
1c0013a2:	4400                	lw	s0,8(s0)
1c0013a4:	b7ed                	j	1c00138e <__rt_cbsys_exec+0x14>
    if (cbsys->callback(cbsys->arg)) return -1;
1c0013a6:	557d                	li	a0,-1
1c0013a8:	b7ed                	j	1c001392 <__rt_cbsys_exec+0x18>

1c0013aa <__rt_utils_init>:

RT_FC_BOOT_CODE void __rt_utils_init()
{
  for (int i=0; i<RT_CBSYS_NB; i++)
  {
    cbsys_first[i] = NULL;
1c0013aa:	1b0017b7          	lui	a5,0x1b001
1c0013ae:	ba078793          	addi	a5,a5,-1120 # 1b000ba0 <cbsys_first>
1c0013b2:	0007a023          	sw	zero,0(a5)
1c0013b6:	0007a223          	sw	zero,4(a5)
1c0013ba:	0007a423          	sw	zero,8(a5)
1c0013be:	0007a623          	sw	zero,12(a5)
1c0013c2:	0007a823          	sw	zero,16(a5)
1c0013c6:	0007aa23          	sw	zero,20(a5)
  }
}
1c0013ca:	8082                	ret

1c0013cc <__rt_fc_lock>:

void __rt_fc_lock(rt_fc_lock_t *lock)
{
1c0013cc:	1141                	addi	sp,sp,-16
1c0013ce:	c422                	sw	s0,8(sp)
1c0013d0:	842a                	mv	s0,a0
1c0013d2:	c606                	sw	ra,12(sp)
1c0013d4:	c226                	sw	s1,4(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0013d6:	300474f3          	csrrci	s1,mstatus,8
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  while(lock->locked)
1c0013da:	401c                	lw	a5,0(s0)
1c0013dc:	eb91                	bnez	a5,1c0013f0 <__rt_fc_lock+0x24>
  {
    //lock->fc_wait = __rt_thread_current;
    __rt_event_execute(rt_event_internal_sched(), 1);
  }
  lock->locked = 1;
1c0013de:	4785                	li	a5,1
1c0013e0:	c01c                	sw	a5,0(s0)
  __builtin_pulp_spr_write(reg, val);
1c0013e2:	30049073          	csrw	mstatus,s1
  while (rt_tas_lock_32((uint32_t)&lock->lock) == -1)
  {

  }
#endif
}
1c0013e6:	40b2                	lw	ra,12(sp)
1c0013e8:	4422                	lw	s0,8(sp)
1c0013ea:	4492                	lw	s1,4(sp)
1c0013ec:	0141                	addi	sp,sp,16
1c0013ee:	8082                	ret
    __rt_event_execute(rt_event_internal_sched(), 1);
1c0013f0:	4585                	li	a1,1
1c0013f2:	e3fff517          	auipc	a0,0xe3fff
1c0013f6:	c2a50513          	addi	a0,a0,-982 # 1c <_l1_preload_size>
1c0013fa:	2905                	jal	1c00182a <__rt_event_execute>
1c0013fc:	bff9                	j	1c0013da <__rt_fc_lock+0xe>

1c0013fe <__rt_fc_unlock>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0013fe:	300476f3          	csrrci	a3,mstatus,8

static int __rt_fc_unlock_to_cluster(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_CLUSTER)
  if (lock->waiting) {
1c001402:	415c                	lw	a5,4(a0)
1c001404:	e791                	bnez	a5,1c001410 <__rt_fc_unlock+0x12>
{
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  if (!__rt_fc_unlock_to_cluster(lock))
  {
    lock->locked = 0;    
1c001406:	00052023          	sw	zero,0(a0)
  __builtin_pulp_spr_write(reg, val);
1c00140a:	30069073          	csrw	mstatus,a3
  }
  rt_irq_restore(irq);
#else
  rt_tas_unlock_32((uint32_t)&lock->lock, 0);
#endif
}
1c00140e:	8082                	ret
    lock->waiting = req->next;
1c001410:	43d8                	lw	a4,4(a5)
1c001412:	c158                	sw	a4,4(a0)
    req->done = 1;
1c001414:	4705                	li	a4,1
1c001416:	08e78423          	sb	a4,136(a5)
    __rt_cluster_notif_req_done(req->cid);
1c00141a:	0897c783          	lbu	a5,137(a5)
  pulp_write32(evtAddr, coreSet);
1c00141e:	00201737          	lui	a4,0x201
1c001422:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c001426:	04078793          	addi	a5,a5,64
1c00142a:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c00142c:	0007e723          	p.sw	zero,a4(a5)
1c001430:	bfe9                	j	1c00140a <__rt_fc_unlock+0xc>

1c001432 <__rt_fc_cluster_lock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001432:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c001436:	8795                	srai	a5,a5,0x5
1c001438:	f267b7b3          	p.bclr	a5,a5,25,6
#if defined(ARCHI_HAS_FC)

void __rt_fc_cluster_lock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c00143c:	08f584a3          	sb	a5,137(a1)
  req->done = 0;
  req->req_lock = 1;
1c001440:	4785                	li	a5,1
1c001442:	08f58523          	sb	a5,138(a1)
}

static inline rt_event_t *__rt_init_event(rt_event_t *event, rt_event_sched_t *sched, void (*callback)(void *), void *arg)
{
  __rt_event_min_init(event);
  event->arg[0] = (uintptr_t)callback;
1c001446:	1c0017b7          	lui	a5,0x1c001
1c00144a:	2c078793          	addi	a5,a5,704 # 1c0012c0 <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c00144e:	c188                	sw	a0,0(a1)
  req->done = 0;
1c001450:	08058423          	sb	zero,136(a1)
  event->implem.pending = 0;
1c001454:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c001458:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c00145c:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c00145e:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c001460:	05a1                	addi	a1,a1,8

// This function will push an event from cluster to FC and the event callback
// will be executed directly from within the interrupt handler
static inline void __rt_cluster_push_fc_irq_event(rt_event_t *event)
{
  __rt_cluster_push_fc_event((rt_event_t *)(((unsigned int)event) | 0x1));
1c001462:	c005c533          	p.bset	a0,a1,0,0
1c001466:	2920106f          	j	1c0026f8 <__rt_cluster_push_fc_event>

1c00146a <__rt_fc_cluster_unlock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00146a:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c00146e:	8795                	srai	a5,a5,0x5
1c001470:	f267b7b3          	p.bclr	a5,a5,25,6
}

void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c001474:	08f584a3          	sb	a5,137(a1)
  event->arg[0] = (uintptr_t)callback;
1c001478:	1c0017b7          	lui	a5,0x1c001
1c00147c:	2c078793          	addi	a5,a5,704 # 1c0012c0 <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c001480:	c188                	sw	a0,0(a1)
  req->done = 0;
1c001482:	08058423          	sb	zero,136(a1)
  req->req_lock = 0;
1c001486:	08058523          	sb	zero,138(a1)
  event->implem.pending = 0;
1c00148a:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c00148e:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c001492:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c001494:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c001496:	05a1                	addi	a1,a1,8
1c001498:	c005c533          	p.bset	a0,a1,0,0
1c00149c:	25c0106f          	j	1c0026f8 <__rt_cluster_push_fc_event>

1c0014a0 <__rt_event_enqueue>:

    __rt_wait_event_check(event, call_event);
  }

  rt_irq_restore(irq);
}
1c0014a0:	01c02783          	lw	a5,28(zero) # 1c <_l1_preload_size>
1c0014a4:	00052023          	sw	zero,0(a0)
1c0014a8:	c799                	beqz	a5,1c0014b6 <__rt_event_enqueue+0x16>
1c0014aa:	02002783          	lw	a5,32(zero) # 20 <_l1_preload_size+0x4>
1c0014ae:	c388                	sw	a0,0(a5)
1c0014b0:	02a02023          	sw	a0,32(zero) # 20 <_l1_preload_size+0x4>
1c0014b4:	8082                	ret
1c0014b6:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c0014ba:	bfdd                	j	1c0014b0 <__rt_event_enqueue+0x10>

1c0014bc <__rt_bridge_check_bridge_req.part.5>:
1c0014bc:	1c004737          	lui	a4,0x1c004
1c0014c0:	7f470793          	addi	a5,a4,2036 # 1c0047f4 <__hal_debug_struct>
1c0014c4:	0a47a783          	lw	a5,164(a5)
1c0014c8:	7f470713          	addi	a4,a4,2036
1c0014cc:	c789                	beqz	a5,1c0014d6 <__rt_bridge_check_bridge_req.part.5+0x1a>
1c0014ce:	4f94                	lw	a3,24(a5)
1c0014d0:	e681                	bnez	a3,1c0014d8 <__rt_bridge_check_bridge_req.part.5+0x1c>
1c0014d2:	0af72623          	sw	a5,172(a4)
1c0014d6:	8082                	ret
1c0014d8:	479c                	lw	a5,8(a5)
1c0014da:	bfcd                	j	1c0014cc <__rt_bridge_check_bridge_req.part.5+0x10>

1c0014dc <__rt_bridge_wait>:
1c0014dc:	014027f3          	csrr	a5,uhartid
1c0014e0:	02000713          	li	a4,32
1c0014e4:	ca5797b3          	p.extractu	a5,a5,5,5
1c0014e8:	02e79c63          	bne	a5,a4,1c001520 <__rt_bridge_wait+0x44>
1c0014ec:	1141                	addi	sp,sp,-16
1c0014ee:	c422                	sw	s0,8(sp)
1c0014f0:	1a106437          	lui	s0,0x1a106
1c0014f4:	c606                	sw	ra,12(sp)
1c0014f6:	00442783          	lw	a5,4(s0) # 1a106004 <__l1_end+0xa105fe4>
1c0014fa:	c187b7b3          	p.bclr	a5,a5,0,24
1c0014fe:	00f42223          	sw	a5,4(s0)
1c001502:	4585                	li	a1,1
1c001504:	03800513          	li	a0,56
1c001508:	0d5000ef          	jal	ra,1c001ddc <__rt_periph_wait_event>
1c00150c:	00442783          	lw	a5,4(s0)
1c001510:	c187c7b3          	p.bset	a5,a5,0,24
1c001514:	00f42223          	sw	a5,4(s0)
1c001518:	40b2                	lw	ra,12(sp)
1c00151a:	4422                	lw	s0,8(sp)
1c00151c:	0141                	addi	sp,sp,16
1c00151e:	8082                	ret
1c001520:	8082                	ret

1c001522 <__rt_bridge_handle_notif>:
1c001522:	1141                	addi	sp,sp,-16
1c001524:	c422                	sw	s0,8(sp)
1c001526:	1c004437          	lui	s0,0x1c004
1c00152a:	7f440793          	addi	a5,s0,2036 # 1c0047f4 <__hal_debug_struct>
1c00152e:	0a47a783          	lw	a5,164(a5)
1c001532:	c606                	sw	ra,12(sp)
1c001534:	c226                	sw	s1,4(sp)
1c001536:	c04a                	sw	s2,0(sp)
1c001538:	7f440413          	addi	s0,s0,2036
1c00153c:	c399                	beqz	a5,1c001542 <__rt_bridge_handle_notif+0x20>
1c00153e:	4bd8                	lw	a4,20(a5)
1c001540:	e30d                	bnez	a4,1c001562 <__rt_bridge_handle_notif+0x40>
1c001542:	0b442783          	lw	a5,180(s0)
1c001546:	c789                	beqz	a5,1c001550 <__rt_bridge_handle_notif+0x2e>
1c001548:	43a8                	lw	a0,64(a5)
1c00154a:	0a042a23          	sw	zero,180(s0)
1c00154e:	3f89                	jal	1c0014a0 <__rt_event_enqueue>
1c001550:	0ac42783          	lw	a5,172(s0)
1c001554:	eb95                	bnez	a5,1c001588 <__rt_bridge_handle_notif+0x66>
1c001556:	4422                	lw	s0,8(sp)
1c001558:	40b2                	lw	ra,12(sp)
1c00155a:	4492                	lw	s1,4(sp)
1c00155c:	4902                	lw	s2,0(sp)
1c00155e:	0141                	addi	sp,sp,16
1c001560:	bfb1                	j	1c0014bc <__rt_bridge_check_bridge_req.part.5>
1c001562:	4784                	lw	s1,8(a5)
1c001564:	4fd8                	lw	a4,28(a5)
1c001566:	0a942223          	sw	s1,164(s0)
1c00156a:	cb01                	beqz	a4,1c00157a <__rt_bridge_handle_notif+0x58>
1c00156c:	0b042703          	lw	a4,176(s0)
1c001570:	c798                	sw	a4,8(a5)
1c001572:	0af42823          	sw	a5,176(s0)
1c001576:	87a6                	mv	a5,s1
1c001578:	b7d1                	j	1c00153c <__rt_bridge_handle_notif+0x1a>
1c00157a:	43a8                	lw	a0,64(a5)
1c00157c:	30047973          	csrrci	s2,mstatus,8
1c001580:	3705                	jal	1c0014a0 <__rt_event_enqueue>
1c001582:	30091073          	csrw	mstatus,s2
1c001586:	bfc5                	j	1c001576 <__rt_bridge_handle_notif+0x54>
1c001588:	40b2                	lw	ra,12(sp)
1c00158a:	4422                	lw	s0,8(sp)
1c00158c:	4492                	lw	s1,4(sp)
1c00158e:	4902                	lw	s2,0(sp)
1c001590:	0141                	addi	sp,sp,16
1c001592:	8082                	ret

1c001594 <__rt_bridge_check_connection>:
1c001594:	1c0046b7          	lui	a3,0x1c004
1c001598:	7f468693          	addi	a3,a3,2036 # 1c0047f4 <__hal_debug_struct>
1c00159c:	469c                	lw	a5,8(a3)
1c00159e:	ef9d                	bnez	a5,1c0015dc <__rt_bridge_check_connection+0x48>
1c0015a0:	1a1047b7          	lui	a5,0x1a104
1c0015a4:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104054>
1c0015a8:	4398                	lw	a4,0(a5)
1c0015aa:	8325                	srli	a4,a4,0x9
1c0015ac:	f8373733          	p.bclr	a4,a4,28,3
1c0015b0:	02773663          	p.bneimm	a4,7,1c0015dc <__rt_bridge_check_connection+0x48>
1c0015b4:	1141                	addi	sp,sp,-16
1c0015b6:	c422                	sw	s0,8(sp)
1c0015b8:	c606                	sw	ra,12(sp)
1c0015ba:	4705                	li	a4,1
1c0015bc:	c698                	sw	a4,8(a3)
1c0015be:	4709                	li	a4,2
1c0015c0:	c398                	sw	a4,0(a5)
1c0015c2:	843e                	mv	s0,a5
1c0015c4:	401c                	lw	a5,0(s0)
1c0015c6:	83a5                	srli	a5,a5,0x9
1c0015c8:	f837b7b3          	p.bclr	a5,a5,28,3
1c0015cc:	0077a663          	p.beqimm	a5,7,1c0015d8 <__rt_bridge_check_connection+0x44>
1c0015d0:	40b2                	lw	ra,12(sp)
1c0015d2:	4422                	lw	s0,8(sp)
1c0015d4:	0141                	addi	sp,sp,16
1c0015d6:	8082                	ret
1c0015d8:	3711                	jal	1c0014dc <__rt_bridge_wait>
1c0015da:	b7ed                	j	1c0015c4 <__rt_bridge_check_connection+0x30>
1c0015dc:	8082                	ret

1c0015de <__rt_bridge_set_available>:
1c0015de:	1c0047b7          	lui	a5,0x1c004
1c0015e2:	7f478793          	addi	a5,a5,2036 # 1c0047f4 <__hal_debug_struct>
1c0015e6:	4798                	lw	a4,8(a5)
1c0015e8:	1a1047b7          	lui	a5,0x1a104
1c0015ec:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104054>
1c0015f0:	e701                	bnez	a4,1c0015f8 <__rt_bridge_set_available+0x1a>
1c0015f2:	4721                	li	a4,8
1c0015f4:	c398                	sw	a4,0(a5)
1c0015f6:	8082                	ret
1c0015f8:	4709                	li	a4,2
1c0015fa:	bfed                	j	1c0015f4 <__rt_bridge_set_available+0x16>

1c0015fc <__rt_bridge_send_notif>:
1c0015fc:	1141                	addi	sp,sp,-16
1c0015fe:	c606                	sw	ra,12(sp)
1c001600:	3f51                	jal	1c001594 <__rt_bridge_check_connection>
1c001602:	1c0047b7          	lui	a5,0x1c004
1c001606:	7f478793          	addi	a5,a5,2036 # 1c0047f4 <__hal_debug_struct>
1c00160a:	479c                	lw	a5,8(a5)
1c00160c:	c789                	beqz	a5,1c001616 <__rt_bridge_send_notif+0x1a>
1c00160e:	1a1047b7          	lui	a5,0x1a104
1c001612:	4719                	li	a4,6
1c001614:	dbf8                	sw	a4,116(a5)
1c001616:	40b2                	lw	ra,12(sp)
1c001618:	0141                	addi	sp,sp,16
1c00161a:	8082                	ret

1c00161c <__rt_bridge_clear_notif>:
  #endif
  }
}

void __rt_bridge_clear_notif()
{
1c00161c:	1141                	addi	sp,sp,-16
1c00161e:	c606                	sw	ra,12(sp)
  hal_debug_struct_t *debug_struct = hal_debug_struct_get();

  __rt_bridge_check_connection();
1c001620:	3f95                	jal	1c001594 <__rt_bridge_check_connection>

  if (debug_struct->bridge.connected)
1c001622:	1c0047b7          	lui	a5,0x1c004
1c001626:	7f478793          	addi	a5,a5,2036 # 1c0047f4 <__hal_debug_struct>
1c00162a:	479c                	lw	a5,8(a5)
1c00162c:	c781                	beqz	a5,1c001634 <__rt_bridge_clear_notif+0x18>
  {
    __rt_bridge_set_available();
  }
}
1c00162e:	40b2                	lw	ra,12(sp)
1c001630:	0141                	addi	sp,sp,16
    __rt_bridge_set_available();
1c001632:	b775                	j	1c0015de <__rt_bridge_set_available>
}
1c001634:	40b2                	lw	ra,12(sp)
1c001636:	0141                	addi	sp,sp,16
1c001638:	8082                	ret

1c00163a <__rt_bridge_printf_flush>:
{
1c00163a:	1141                	addi	sp,sp,-16
1c00163c:	c422                	sw	s0,8(sp)
1c00163e:	c606                	sw	ra,12(sp)
  if (debug_struct->bridge.connected)
1c001640:	1c004437          	lui	s0,0x1c004
  __rt_bridge_check_connection();
1c001644:	3f81                	jal	1c001594 <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c001646:	7f440793          	addi	a5,s0,2036 # 1c0047f4 <__hal_debug_struct>
1c00164a:	479c                	lw	a5,8(a5)
1c00164c:	c385                	beqz	a5,1c00166c <__rt_bridge_printf_flush+0x32>
1c00164e:	7f440413          	addi	s0,s0,2036
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
}

static inline int hal_debug_is_busy(hal_debug_struct_t *debug_struct)
{
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c001652:	485c                	lw	a5,20(s0)
    if (hal_debug_is_busy(hal_debug_struct_get()) || !hal_debug_is_empty(hal_debug_struct_get()))
1c001654:	e399                	bnez	a5,1c00165a <__rt_bridge_printf_flush+0x20>
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
1c001656:	4c1c                	lw	a5,24(s0)
1c001658:	cb91                	beqz	a5,1c00166c <__rt_bridge_printf_flush+0x32>
      __rt_bridge_send_notif();
1c00165a:	374d                	jal	1c0015fc <__rt_bridge_send_notif>
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c00165c:	485c                	lw	a5,20(s0)
      while(hal_debug_is_busy(hal_debug_struct_get()))
1c00165e:	e789                	bnez	a5,1c001668 <__rt_bridge_printf_flush+0x2e>
}
1c001660:	4422                	lw	s0,8(sp)
1c001662:	40b2                	lw	ra,12(sp)
1c001664:	0141                	addi	sp,sp,16
      __rt_bridge_clear_notif();
1c001666:	bf5d                	j	1c00161c <__rt_bridge_clear_notif>
        __rt_bridge_wait();
1c001668:	3d95                	jal	1c0014dc <__rt_bridge_wait>
1c00166a:	bfcd                	j	1c00165c <__rt_bridge_printf_flush+0x22>
}
1c00166c:	40b2                	lw	ra,12(sp)
1c00166e:	4422                	lw	s0,8(sp)
1c001670:	0141                	addi	sp,sp,16
1c001672:	8082                	ret

1c001674 <__rt_bridge_req_shutdown>:
{
1c001674:	1141                	addi	sp,sp,-16
1c001676:	c606                	sw	ra,12(sp)
1c001678:	c422                	sw	s0,8(sp)
  __rt_bridge_check_connection();
1c00167a:	3f29                	jal	1c001594 <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c00167c:	1c0047b7          	lui	a5,0x1c004
1c001680:	7f478793          	addi	a5,a5,2036 # 1c0047f4 <__hal_debug_struct>
1c001684:	479c                	lw	a5,8(a5)
1c001686:	c7a1                	beqz	a5,1c0016ce <__rt_bridge_req_shutdown+0x5a>




static inline unsigned int apb_soc_jtag_reg_read() {
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c001688:	1a104437          	lui	s0,0x1a104
    __rt_bridge_printf_flush();
1c00168c:	377d                	jal	1c00163a <__rt_bridge_printf_flush>
1c00168e:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c001692:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c001694:	83a5                	srli	a5,a5,0x9
1c001696:	f837b7b3          	p.bclr	a5,a5,28,3
1c00169a:	0277ae63          	p.beqimm	a5,7,1c0016d6 <__rt_bridge_req_shutdown+0x62>
}

static inline void apb_soc_jtag_reg_write(unsigned int value) {
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c00169e:	4791                	li	a5,4
1c0016a0:	c01c                	sw	a5,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c0016a2:	1a104437          	lui	s0,0x1a104
1c0016a6:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c0016aa:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) != 7)
1c0016ac:	83a5                	srli	a5,a5,0x9
1c0016ae:	f837b7b3          	p.bclr	a5,a5,28,3
1c0016b2:	0277b463          	p.bneimm	a5,7,1c0016da <__rt_bridge_req_shutdown+0x66>
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c0016b6:	00042023          	sw	zero,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c0016ba:	1a104437          	lui	s0,0x1a104
1c0016be:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c0016c2:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c0016c4:	83a5                	srli	a5,a5,0x9
1c0016c6:	f837b7b3          	p.bclr	a5,a5,28,3
1c0016ca:	0077aa63          	p.beqimm	a5,7,1c0016de <__rt_bridge_req_shutdown+0x6a>
}
1c0016ce:	40b2                	lw	ra,12(sp)
1c0016d0:	4422                	lw	s0,8(sp)
1c0016d2:	0141                	addi	sp,sp,16
1c0016d4:	8082                	ret
      __rt_bridge_wait();
1c0016d6:	3519                	jal	1c0014dc <__rt_bridge_wait>
1c0016d8:	bf6d                	j	1c001692 <__rt_bridge_req_shutdown+0x1e>
      __rt_bridge_wait();
1c0016da:	3509                	jal	1c0014dc <__rt_bridge_wait>
1c0016dc:	b7f9                	j	1c0016aa <__rt_bridge_req_shutdown+0x36>
      __rt_bridge_wait();
1c0016de:	3bfd                	jal	1c0014dc <__rt_bridge_wait>
1c0016e0:	b7cd                	j	1c0016c2 <__rt_bridge_req_shutdown+0x4e>

1c0016e2 <__rt_bridge_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_bridge_init()
{
  hal_bridge_t *bridge = hal_bridge_get();
  
  bridge->first_req = 0;
1c0016e2:	1c0047b7          	lui	a5,0x1c004
  bridge->notif_req_addr = ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET;
  bridge->notif_req_value = 1<<RT_BRIDGE_ENQUEUE_EVENT;
#else
#if defined(EU_VERSION) && EU_VERSION >= 3
#if defined(ARCHI_HAS_FC)
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c0016e6:	1b201737          	lui	a4,0x1b201
  bridge->first_req = 0;
1c0016ea:	7f478793          	addi	a5,a5,2036 # 1c0047f4 <__hal_debug_struct>
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c0016ee:	e1070713          	addi	a4,a4,-496 # 1b200e10 <__fc_tcdm_end+0x1ffa40>
1c0016f2:	0ae7ac23          	sw	a4,184(a5)
  bridge->notif_req_value = 1;
1c0016f6:	4705                	li	a4,1
  bridge->first_req = 0;
1c0016f8:	0a07a223          	sw	zero,164(a5)
  bridge->first_bridge_req = 0;
1c0016fc:	0a07a623          	sw	zero,172(a5)
  bridge->target_req = 0;
1c001700:	0a07aa23          	sw	zero,180(a5)
  bridge->notif_req_value = 1;
1c001704:	0ae7ae23          	sw	a4,188(a5)
#endif
#endif
#endif

  __rt_bridge_eeprom_handle = NULL;
1c001708:	00400793          	li	a5,4
1c00170c:	0007a823          	sw	zero,16(a5)
  __rt_bridge_flash_handle = NULL;
1c001710:	0007a023          	sw	zero,0(a5)
}
1c001714:	8082                	ret

1c001716 <__rt_event_init>:
{
  __rt_event_execute(sched, 0);
  rt_wait_for_interrupt();
  rt_irq_enable();
  rt_irq_disable();
}
1c001716:	1141                	addi	sp,sp,-16
1c001718:	c422                	sw	s0,8(sp)
1c00171a:	c606                	sw	ra,12(sp)
1c00171c:	842a                	mv	s0,a0
1c00171e:	02052223          	sw	zero,36(a0)
1c001722:	02052423          	sw	zero,40(a0)
1c001726:	45c1                	li	a1,16
1c001728:	4501                	li	a0,0
1c00172a:	24b5                	jal	1c001996 <rt_alloc>
1c00172c:	dc68                	sw	a0,124(s0)
1c00172e:	02042a23          	sw	zero,52(s0)
1c001732:	00042223          	sw	zero,4(s0)
1c001736:	40b2                	lw	ra,12(sp)
1c001738:	4422                	lw	s0,8(sp)
1c00173a:	0141                	addi	sp,sp,16
1c00173c:	8082                	ret

1c00173e <__rt_wait_event_prepare_blocking>:
1c00173e:	01800793          	li	a5,24
1c001742:	4388                	lw	a0,0(a5)
1c001744:	4118                	lw	a4,0(a0)
1c001746:	02052423          	sw	zero,40(a0)
1c00174a:	00052223          	sw	zero,4(a0)
1c00174e:	c398                	sw	a4,0(a5)
1c001750:	4785                	li	a5,1
1c001752:	d15c                	sw	a5,36(a0)
1c001754:	8082                	ret

1c001756 <rt_event_alloc>:
1c001756:	1101                	addi	sp,sp,-32
1c001758:	c64e                	sw	s3,12(sp)
1c00175a:	89ae                	mv	s3,a1
1c00175c:	ce06                	sw	ra,28(sp)
1c00175e:	cc22                	sw	s0,24(sp)
1c001760:	ca26                	sw	s1,20(sp)
1c001762:	c84a                	sw	s2,16(sp)
1c001764:	c452                	sw	s4,8(sp)
1c001766:	c256                	sw	s5,4(sp)
1c001768:	30047a73          	csrrci	s4,mstatus,8
1c00176c:	014027f3          	csrr	a5,uhartid
1c001770:	8795                	srai	a5,a5,0x5
1c001772:	f267b7b3          	p.bclr	a5,a5,25,6
1c001776:	02000713          	li	a4,32
1c00177a:	00278513          	addi	a0,a5,2
1c00177e:	00e79363          	bne	a5,a4,1c001784 <rt_event_alloc+0x2e>
1c001782:	4505                	li	a0,1
1c001784:	00799593          	slli	a1,s3,0x7
1c001788:	2439                	jal	1c001996 <rt_alloc>
1c00178a:	842a                	mv	s0,a0
1c00178c:	557d                	li	a0,-1
1c00178e:	c819                	beqz	s0,1c0017a4 <rt_event_alloc+0x4e>
1c001790:	01800493          	li	s1,24
1c001794:	4901                	li	s2,0
1c001796:	00448a93          	addi	s5,s1,4
1c00179a:	01394e63          	blt	s2,s3,1c0017b6 <rt_event_alloc+0x60>
1c00179e:	300a1073          	csrw	mstatus,s4
1c0017a2:	4501                	li	a0,0
1c0017a4:	40f2                	lw	ra,28(sp)
1c0017a6:	4462                	lw	s0,24(sp)
1c0017a8:	44d2                	lw	s1,20(sp)
1c0017aa:	4942                	lw	s2,16(sp)
1c0017ac:	49b2                	lw	s3,12(sp)
1c0017ae:	4a22                	lw	s4,8(sp)
1c0017b0:	4a92                	lw	s5,4(sp)
1c0017b2:	6105                	addi	sp,sp,32
1c0017b4:	8082                	ret
1c0017b6:	8522                	mv	a0,s0
1c0017b8:	85d6                	mv	a1,s5
1c0017ba:	3fb1                	jal	1c001716 <__rt_event_init>
1c0017bc:	409c                	lw	a5,0(s1)
1c0017be:	0905                	addi	s2,s2,1
1c0017c0:	c01c                	sw	a5,0(s0)
1c0017c2:	c080                	sw	s0,0(s1)
1c0017c4:	08040413          	addi	s0,s0,128
1c0017c8:	bfc9                	j	1c00179a <rt_event_alloc+0x44>

1c0017ca <rt_event_get>:
1c0017ca:	30047773          	csrrci	a4,mstatus,8
1c0017ce:	01800793          	li	a5,24
1c0017d2:	4388                	lw	a0,0(a5)
1c0017d4:	c509                	beqz	a0,1c0017de <rt_event_get+0x14>
1c0017d6:	4114                	lw	a3,0(a0)
1c0017d8:	c14c                	sw	a1,4(a0)
1c0017da:	c510                	sw	a2,8(a0)
1c0017dc:	c394                	sw	a3,0(a5)
1c0017de:	30071073          	csrw	mstatus,a4
1c0017e2:	8082                	ret

1c0017e4 <rt_event_get_blocking>:
1c0017e4:	30047773          	csrrci	a4,mstatus,8
1c0017e8:	01800793          	li	a5,24
1c0017ec:	4388                	lw	a0,0(a5)
1c0017ee:	c909                	beqz	a0,1c001800 <rt_event_get_blocking+0x1c>
1c0017f0:	4114                	lw	a3,0(a0)
1c0017f2:	00052223          	sw	zero,4(a0)
1c0017f6:	00052423          	sw	zero,8(a0)
1c0017fa:	c394                	sw	a3,0(a5)
1c0017fc:	4785                	li	a5,1
1c0017fe:	d15c                	sw	a5,36(a0)
1c001800:	30071073          	csrw	mstatus,a4
1c001804:	8082                	ret

1c001806 <rt_event_push>:
1c001806:	30047773          	csrrci	a4,mstatus,8
1c00180a:	01800693          	li	a3,24
1c00180e:	42d4                	lw	a3,4(a3)
1c001810:	00052023          	sw	zero,0(a0)
1c001814:	01800793          	li	a5,24
1c001818:	e691                	bnez	a3,1c001824 <rt_event_push+0x1e>
1c00181a:	c3c8                	sw	a0,4(a5)
1c00181c:	c788                	sw	a0,8(a5)
1c00181e:	30071073          	csrw	mstatus,a4
1c001822:	8082                	ret
1c001824:	4794                	lw	a3,8(a5)
1c001826:	c288                	sw	a0,0(a3)
1c001828:	bfd5                	j	1c00181c <rt_event_push+0x16>

1c00182a <__rt_event_execute>:
1c00182a:	1141                	addi	sp,sp,-16
1c00182c:	c422                	sw	s0,8(sp)
1c00182e:	01800793          	li	a5,24
1c001832:	43dc                	lw	a5,4(a5)
1c001834:	c606                	sw	ra,12(sp)
1c001836:	c226                	sw	s1,4(sp)
1c001838:	01800413          	li	s0,24
1c00183c:	ef81                	bnez	a5,1c001854 <__rt_event_execute+0x2a>
1c00183e:	c1b9                	beqz	a1,1c001884 <__rt_event_execute+0x5a>
1c001840:	002047b7          	lui	a5,0x204
1c001844:	0387e703          	p.elw	a4,56(a5) # 204038 <__L2+0x184038>
1c001848:	300467f3          	csrrsi	a5,mstatus,8
1c00184c:	300477f3          	csrrci	a5,mstatus,8
1c001850:	405c                	lw	a5,4(s0)
1c001852:	cb8d                	beqz	a5,1c001884 <__rt_event_execute+0x5a>
1c001854:	4485                	li	s1,1
1c001856:	4398                	lw	a4,0(a5)
1c001858:	5794                	lw	a3,40(a5)
1c00185a:	00978a23          	sb	s1,20(a5)
1c00185e:	c058                	sw	a4,4(s0)
1c001860:	4788                	lw	a0,8(a5)
1c001862:	43d8                	lw	a4,4(a5)
1c001864:	e691                	bnez	a3,1c001870 <__rt_event_execute+0x46>
1c001866:	53d4                	lw	a3,36(a5)
1c001868:	e681                	bnez	a3,1c001870 <__rt_event_execute+0x46>
1c00186a:	4014                	lw	a3,0(s0)
1c00186c:	c394                	sw	a3,0(a5)
1c00186e:	c01c                	sw	a5,0(s0)
1c001870:	0207a223          	sw	zero,36(a5)
1c001874:	c711                	beqz	a4,1c001880 <__rt_event_execute+0x56>
1c001876:	300467f3          	csrrsi	a5,mstatus,8
1c00187a:	9702                	jalr	a4
1c00187c:	300477f3          	csrrci	a5,mstatus,8
1c001880:	405c                	lw	a5,4(s0)
1c001882:	fbf1                	bnez	a5,1c001856 <__rt_event_execute+0x2c>
1c001884:	40b2                	lw	ra,12(sp)
1c001886:	4422                	lw	s0,8(sp)
1c001888:	4492                	lw	s1,4(sp)
1c00188a:	0141                	addi	sp,sp,16
1c00188c:	8082                	ret

1c00188e <__rt_wait_event>:
  } while(event);

}

void __rt_wait_event(rt_event_t *event)
{
1c00188e:	1141                	addi	sp,sp,-16
1c001890:	c422                	sw	s0,8(sp)
1c001892:	c606                	sw	ra,12(sp)
1c001894:	842a                	mv	s0,a0
  while (event->implem.pending || event->implem.saved_pending) {
1c001896:	505c                	lw	a5,36(s0)
1c001898:	ef81                	bnez	a5,1c0018b0 <__rt_wait_event+0x22>
1c00189a:	585c                	lw	a5,52(s0)
1c00189c:	eb91                	bnez	a5,1c0018b0 <__rt_wait_event+0x22>
    __rt_event_execute(NULL, 1);
  }

  event->next = __rt_first_free;
1c00189e:	01800793          	li	a5,24
1c0018a2:	4398                	lw	a4,0(a5)
  __rt_first_free = event;
}
1c0018a4:	40b2                	lw	ra,12(sp)
  event->next = __rt_first_free;
1c0018a6:	c018                	sw	a4,0(s0)
  __rt_first_free = event;
1c0018a8:	c380                	sw	s0,0(a5)
}
1c0018aa:	4422                	lw	s0,8(sp)
1c0018ac:	0141                	addi	sp,sp,16
1c0018ae:	8082                	ret
    __rt_event_execute(NULL, 1);
1c0018b0:	4585                	li	a1,1
1c0018b2:	4501                	li	a0,0
1c0018b4:	3f9d                	jal	1c00182a <__rt_event_execute>
1c0018b6:	b7c5                	j	1c001896 <__rt_wait_event+0x8>

1c0018b8 <rt_event_wait>:

void rt_event_wait(rt_event_t *event)
{
1c0018b8:	1141                	addi	sp,sp,-16
1c0018ba:	c606                	sw	ra,12(sp)
1c0018bc:	c422                	sw	s0,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0018be:	30047473          	csrrci	s0,mstatus,8
  int irq = rt_irq_disable();
__rt_wait_event(event);
1c0018c2:	37f1                	jal	1c00188e <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c0018c4:	30041073          	csrw	mstatus,s0
  rt_irq_restore(irq);
}
1c0018c8:	40b2                	lw	ra,12(sp)
1c0018ca:	4422                	lw	s0,8(sp)
1c0018cc:	0141                	addi	sp,sp,16
1c0018ce:	8082                	ret

1c0018d0 <__rt_event_sched_init>:

void __rt_event_sched_init()
{
  __rt_first_free = NULL;
1c0018d0:	01800513          	li	a0,24
1c0018d4:	00052023          	sw	zero,0(a0)
  sched->first = NULL;
1c0018d8:	00052223          	sw	zero,4(a0)
  rt_event_sched_init(&__rt_sched);
  // Push one event ot the runtime scheduler as some runtime services need
  // one event.
  rt_event_alloc(&__rt_sched, 1);
1c0018dc:	4585                	li	a1,1
1c0018de:	0511                	addi	a0,a0,4
1c0018e0:	bd9d                	j	1c001756 <rt_event_alloc>

1c0018e2 <rt_user_alloc_init>:
      flags++;
      if (flags == 3) flags = 0;
    }
    return NULL;
#else
    return rt_user_alloc_align(rt_alloc_l2(), size, align);
1c0018e2:	00758793          	addi	a5,a1,7
1c0018e6:	c407b7b3          	p.bclr	a5,a5,2,0
1c0018ea:	40b785b3          	sub	a1,a5,a1
1c0018ee:	c11c                	sw	a5,0(a0)
1c0018f0:	8e0d                	sub	a2,a2,a1
1c0018f2:	00c05763          	blez	a2,1c001900 <rt_user_alloc_init+0x1e>
1c0018f6:	c4063633          	p.bclr	a2,a2,2,0
1c0018fa:	c390                	sw	a2,0(a5)
1c0018fc:	0007a223          	sw	zero,4(a5)
1c001900:	8082                	ret

1c001902 <rt_user_alloc>:
1c001902:	411c                	lw	a5,0(a0)
1c001904:	059d                	addi	a1,a1,7
1c001906:	c405b5b3          	p.bclr	a1,a1,2,0
1c00190a:	4701                	li	a4,0
1c00190c:	cb89                	beqz	a5,1c00191e <rt_user_alloc+0x1c>
1c00190e:	4394                	lw	a3,0(a5)
1c001910:	43d0                	lw	a2,4(a5)
1c001912:	00b6c863          	blt	a3,a1,1c001922 <rt_user_alloc+0x20>
1c001916:	00b69b63          	bne	a3,a1,1c00192c <rt_user_alloc+0x2a>
1c00191a:	c719                	beqz	a4,1c001928 <rt_user_alloc+0x26>
1c00191c:	c350                	sw	a2,4(a4)
1c00191e:	853e                	mv	a0,a5
1c001920:	8082                	ret
1c001922:	873e                	mv	a4,a5
1c001924:	87b2                	mv	a5,a2
1c001926:	b7dd                	j	1c00190c <rt_user_alloc+0xa>
1c001928:	c110                	sw	a2,0(a0)
1c00192a:	bfd5                	j	1c00191e <rt_user_alloc+0x1c>
1c00192c:	00b78833          	add	a6,a5,a1
1c001930:	40b685b3          	sub	a1,a3,a1
1c001934:	00b82023          	sw	a1,0(a6)
1c001938:	00c82223          	sw	a2,4(a6)
1c00193c:	c701                	beqz	a4,1c001944 <rt_user_alloc+0x42>
1c00193e:	01072223          	sw	a6,4(a4)
1c001942:	bff1                	j	1c00191e <rt_user_alloc+0x1c>
1c001944:	01052023          	sw	a6,0(a0)
1c001948:	bfd9                	j	1c00191e <rt_user_alloc+0x1c>

1c00194a <rt_user_free>:
1c00194a:	411c                	lw	a5,0(a0)
1c00194c:	061d                	addi	a2,a2,7
1c00194e:	c4063633          	p.bclr	a2,a2,2,0
1c001952:	4701                	li	a4,0
1c001954:	c399                	beqz	a5,1c00195a <rt_user_free+0x10>
1c001956:	02b7e763          	bltu	a5,a1,1c001984 <rt_user_free+0x3a>
1c00195a:	00c586b3          	add	a3,a1,a2
1c00195e:	02d79663          	bne	a5,a3,1c00198a <rt_user_free+0x40>
1c001962:	4394                	lw	a3,0(a5)
1c001964:	43dc                	lw	a5,4(a5)
1c001966:	9636                	add	a2,a2,a3
1c001968:	c190                	sw	a2,0(a1)
1c00196a:	c1dc                	sw	a5,4(a1)
1c00196c:	c31d                	beqz	a4,1c001992 <rt_user_free+0x48>
1c00196e:	4314                	lw	a3,0(a4)
1c001970:	00d707b3          	add	a5,a4,a3
1c001974:	00f59d63          	bne	a1,a5,1c00198e <rt_user_free+0x44>
1c001978:	419c                	lw	a5,0(a1)
1c00197a:	97b6                	add	a5,a5,a3
1c00197c:	c31c                	sw	a5,0(a4)
1c00197e:	41dc                	lw	a5,4(a1)
1c001980:	c35c                	sw	a5,4(a4)
1c001982:	8082                	ret
1c001984:	873e                	mv	a4,a5
1c001986:	43dc                	lw	a5,4(a5)
1c001988:	b7f1                	j	1c001954 <rt_user_free+0xa>
1c00198a:	c190                	sw	a2,0(a1)
1c00198c:	bff9                	j	1c00196a <rt_user_free+0x20>
1c00198e:	c34c                	sw	a1,4(a4)
1c001990:	8082                	ret
1c001992:	c10c                	sw	a1,0(a0)
1c001994:	8082                	ret

1c001996 <rt_alloc>:
1c001996:	4785                	li	a5,1
1c001998:	00a7fa63          	bleu	a0,a5,1c0019ac <rt_alloc+0x16>
1c00199c:	1c0057b7          	lui	a5,0x1c005
1c0019a0:	b147a783          	lw	a5,-1260(a5) # 1c004b14 <__rt_alloc_l1>
1c0019a4:	1579                	addi	a0,a0,-2
1c0019a6:	050a                	slli	a0,a0,0x2
1c0019a8:	953e                	add	a0,a0,a5
1c0019aa:	bfa1                	j	1c001902 <rt_user_alloc>
1c0019ac:	00153763          	p.bneimm	a0,1,1c0019ba <rt_alloc+0x24>
1c0019b0:	1c005537          	lui	a0,0x1c005
1c0019b4:	b1c50513          	addi	a0,a0,-1252 # 1c004b1c <__rt_alloc_fc_tcdm>
1c0019b8:	bfcd                	j	1c0019aa <rt_alloc+0x14>
1c0019ba:	1c005537          	lui	a0,0x1c005
1c0019be:	b1850513          	addi	a0,a0,-1256 # 1c004b18 <__rt_alloc_l2>
1c0019c2:	b7e5                	j	1c0019aa <rt_alloc+0x14>

1c0019c4 <__rt_alloc_init_l1>:
#if defined(ARCHI_HAS_L1)
void __rt_alloc_init_l1(int cid)
{
  // TODO support multu cluster
  rt_trace(RT_TRACE_INIT, "Initializing L1 allocator (cluster: %d, base: 0x%8x, size: 0x%8x)\n", cid, (int)rt_l1_base(cid), rt_l1_size(cid));
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid), rt_l1_size(cid));
1c0019c4:	1c0057b7          	lui	a5,0x1c005
1c0019c8:	b147a703          	lw	a4,-1260(a5) # 1c004b14 <__rt_alloc_l1>
1c0019cc:	100007b7          	lui	a5,0x10000
  return ((char *)&__l1_heap_start) + cid * ARCHI_CLUSTER_SIZE;
1c0019d0:	01651593          	slli	a1,a0,0x16
1c0019d4:	6641                	lui	a2,0x10
1c0019d6:	050a                	slli	a0,a0,0x2
1c0019d8:	02078793          	addi	a5,a5,32 # 10000020 <__l1_end>
1c0019dc:	fe060613          	addi	a2,a2,-32 # ffe0 <__l1_heap_size>
1c0019e0:	95be                	add	a1,a1,a5
1c0019e2:	953a                	add	a0,a0,a4
1c0019e4:	bdfd                	j	1c0018e2 <rt_user_alloc_init>

1c0019e6 <__rt_alloc_init_l1_for_fc>:
1c0019e6:	100005b7          	lui	a1,0x10000
1c0019ea:	01651793          	slli	a5,a0,0x16
1c0019ee:	02058593          	addi	a1,a1,32 # 10000020 <__l1_end>
1c0019f2:	00b78733          	add	a4,a5,a1

  int size = sizeof(rt_alloc_t)*rt_nb_cluster();
  __rt_alloc_l1 = (rt_alloc_t *)rt_l1_base(cid);

  rt_trace(RT_TRACE_INIT, "Initializing L1 allocator (cluster: %d, base: 0x%8x, size: 0x%8x)\n", cid, (int)rt_l1_base(cid)+size, rt_l1_size(cid)-size);
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid)+size, rt_l1_size(cid)-size);
1c0019f6:	050a                	slli	a0,a0,0x2
1c0019f8:	0791                	addi	a5,a5,4
1c0019fa:	6641                	lui	a2,0x10
  __rt_alloc_l1 = (rt_alloc_t *)rt_l1_base(cid);
1c0019fc:	1c0056b7          	lui	a3,0x1c005
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid)+size, rt_l1_size(cid)-size);
1c001a00:	fdc60613          	addi	a2,a2,-36 # ffdc <__rt_stack_size+0xf7dc>
1c001a04:	95be                	add	a1,a1,a5
1c001a06:	953a                	add	a0,a0,a4
  __rt_alloc_l1 = (rt_alloc_t *)rt_l1_base(cid);
1c001a08:	b0e6aa23          	sw	a4,-1260(a3) # 1c004b14 <__rt_alloc_l1>
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid)+size, rt_l1_size(cid)-size);
1c001a0c:	bdd9                	j	1c0018e2 <rt_user_alloc_init>

1c001a0e <__rt_allocs_init>:
static inline int rt_l2_size() { return ARCHI_L2_ADDR + ARCHI_L2_SIZE - (int)&__l2_end; }
1c001a0e:	1c0055b7          	lui	a1,0x1c005
1c001a12:	b7858793          	addi	a5,a1,-1160 # 1c004b78 <__l2_end>
  __rt_alloc_l2[2].first_bank_addr = ARCHI_L2_SHARED_ADDR;
  __rt_alloc_account_free(&__rt_alloc_l2[2], rt_l2_shared_base() - sizeof(rt_alloc_chunk_t), rt_l2_shared_size() + sizeof(rt_alloc_chunk_t));
#endif
#else
  rt_trace(RT_TRACE_INIT, "Initializing L2 allocator (base: 0x%8x, size: 0x%8x)\n", (int)rt_l2_base(), rt_l2_size());
  rt_user_alloc_init(&__rt_alloc_l2[0], rt_l2_base(), rt_l2_size());
1c001a16:	1c080637          	lui	a2,0x1c080
1c001a1a:	1c005537          	lui	a0,0x1c005
{
1c001a1e:	1141                	addi	sp,sp,-16
  rt_user_alloc_init(&__rt_alloc_l2[0], rt_l2_base(), rt_l2_size());
1c001a20:	8e1d                	sub	a2,a2,a5
1c001a22:	b7858593          	addi	a1,a1,-1160
1c001a26:	b1850513          	addi	a0,a0,-1256 # 1c004b18 <__rt_alloc_l2>
{
1c001a2a:	c606                	sw	ra,12(sp)
1c001a2c:	c422                	sw	s0,8(sp)
  rt_user_alloc_init(&__rt_alloc_l2[0], rt_l2_base(), rt_l2_size());
1c001a2e:	3d55                	jal	1c0018e2 <rt_user_alloc_init>
  return ARCHI_FC_TCDM_ADDR + ARCHI_FC_TCDM_SIZE - (int)&__fc_tcdm_end;
1c001a30:	1b0015b7          	lui	a1,0x1b001
1c001a34:	3d058793          	addi	a5,a1,976 # 1b0013d0 <__fc_tcdm_end>
#endif
#endif

#if defined(ARCHI_HAS_FC_TCDM)
  rt_trace(RT_TRACE_INIT, "Initializing FC TCDM allocator (base: 0x%8x, size: 0x%8x)\n", (int)rt_fc_tcdm_base(), rt_fc_tcdm_size());
  rt_user_alloc_init(&__rt_alloc_fc_tcdm, rt_fc_tcdm_base(), rt_fc_tcdm_size());
1c001a38:	1b004637          	lui	a2,0x1b004
1c001a3c:	1c005437          	lui	s0,0x1c005
1c001a40:	8e1d                	sub	a2,a2,a5
1c001a42:	3d058593          	addi	a1,a1,976
1c001a46:	b1c40513          	addi	a0,s0,-1252 # 1c004b1c <__rt_alloc_fc_tcdm>
1c001a4a:	3d61                	jal	1c0018e2 <rt_user_alloc_init>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001a4c:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c001a50:	ca5797b3          	p.extractu	a5,a5,5,5
#endif

#if defined(ARCHI_HAS_L1)
  // If the FC is running on cluster 0, initialize now the L1 allocator
  // as it is used for FC data
  if (rt_cluster_id() == 0)
1c001a54:	e791                	bnez	a5,1c001a60 <__rt_allocs_init+0x52>
  else
  {
    __rt_alloc_l1 = rt_alloc(__RT_ALLOC_FC_DATA, sizeof(rt_alloc_t)*rt_nb_cluster());
  }
#endif
}
1c001a56:	4422                	lw	s0,8(sp)
1c001a58:	40b2                	lw	ra,12(sp)
    __rt_alloc_init_l1_for_fc(0);
1c001a5a:	4501                	li	a0,0
}
1c001a5c:	0141                	addi	sp,sp,16
    __rt_alloc_init_l1_for_fc(0);
1c001a5e:	b761                	j	1c0019e6 <__rt_alloc_init_l1_for_fc>
  if (flags == RT_ALLOC_FC_DATA) return rt_user_alloc(rt_alloc_fc_tcdm(), size);
1c001a60:	b1c40513          	addi	a0,s0,-1252
1c001a64:	4591                	li	a1,4
1c001a66:	3d71                	jal	1c001902 <rt_user_alloc>
}
1c001a68:	40b2                	lw	ra,12(sp)
1c001a6a:	4422                	lw	s0,8(sp)
    __rt_alloc_l1 = rt_alloc(__RT_ALLOC_FC_DATA, sizeof(rt_alloc_t)*rt_nb_cluster());
1c001a6c:	1c0057b7          	lui	a5,0x1c005
1c001a70:	b0a7aa23          	sw	a0,-1260(a5) # 1c004b14 <__rt_alloc_l1>
}
1c001a74:	0141                	addi	sp,sp,16
1c001a76:	8082                	ret

1c001a78 <__rt_time_poweroff>:
  rt_event_wait(event);
}

void pi_time_wait_us(int time_us)
{
  rt_time_wait_us(time_us);
1c001a78:	002007b7          	lui	a5,0x200
1c001a7c:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c001a80:	0087a783          	lw	a5,8(a5)
1c001a84:	1c005737          	lui	a4,0x1c005
1c001a88:	aef72423          	sw	a5,-1304(a4) # 1c004ae8 <timer_count>
1c001a8c:	4501                	li	a0,0
1c001a8e:	8082                	ret

1c001a90 <__rt_time_poweron>:
1c001a90:	1c0057b7          	lui	a5,0x1c005
1c001a94:	ae87a703          	lw	a4,-1304(a5) # 1c004ae8 <timer_count>
1c001a98:	002007b7          	lui	a5,0x200
1c001a9c:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c001aa0:	00e7a423          	sw	a4,8(a5)
1c001aa4:	4501                	li	a0,0
1c001aa6:	8082                	ret

1c001aa8 <rt_event_push_delayed>:
1c001aa8:	30047373          	csrrci	t1,mstatus,8
1c001aac:	1c005637          	lui	a2,0x1c005
1c001ab0:	b2062703          	lw	a4,-1248(a2) # 1c004b20 <first_delayed>
1c001ab4:	002007b7          	lui	a5,0x200
1c001ab8:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c001abc:	0087a783          	lw	a5,8(a5)
1c001ac0:	46f9                	li	a3,30
1c001ac2:	0405e5b3          	p.max	a1,a1,zero
1c001ac6:	02d5c5b3          	div	a1,a1,a3
1c001aca:	800006b7          	lui	a3,0x80000
1c001ace:	fff6c693          	not	a3,a3
1c001ad2:	00d7f833          	and	a6,a5,a3
1c001ad6:	0585                	addi	a1,a1,1
1c001ad8:	97ae                	add	a5,a5,a1
1c001ada:	dd1c                	sw	a5,56(a0)
1c001adc:	982e                	add	a6,a6,a1
1c001ade:	4781                	li	a5,0
1c001ae0:	c719                	beqz	a4,1c001aee <rt_event_push_delayed+0x46>
1c001ae2:	03872883          	lw	a7,56(a4)
1c001ae6:	00d8f8b3          	and	a7,a7,a3
1c001aea:	0108e863          	bltu	a7,a6,1c001afa <rt_event_push_delayed+0x52>
1c001aee:	cb89                	beqz	a5,1c001b00 <rt_event_push_delayed+0x58>
1c001af0:	cfc8                	sw	a0,28(a5)
1c001af2:	cd58                	sw	a4,28(a0)
1c001af4:	30031073          	csrw	mstatus,t1
1c001af8:	8082                	ret
1c001afa:	87ba                	mv	a5,a4
1c001afc:	4f58                	lw	a4,28(a4)
1c001afe:	b7cd                	j	1c001ae0 <rt_event_push_delayed+0x38>
1c001b00:	002007b7          	lui	a5,0x200
1c001b04:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c001b08:	b2a62023          	sw	a0,-1248(a2)
1c001b0c:	cd58                	sw	a4,28(a0)
1c001b0e:	0087a703          	lw	a4,8(a5)
1c001b12:	95ba                	add	a1,a1,a4
1c001b14:	00b7a823          	sw	a1,16(a5)
1c001b18:	08500713          	li	a4,133
1c001b1c:	00e7a023          	sw	a4,0(a5)
1c001b20:	bfd1                	j	1c001af4 <rt_event_push_delayed+0x4c>

1c001b22 <rt_time_wait_us>:
1c001b22:	1101                	addi	sp,sp,-32
1c001b24:	85aa                	mv	a1,a0
1c001b26:	4501                	li	a0,0
1c001b28:	ce06                	sw	ra,28(sp)
1c001b2a:	cc22                	sw	s0,24(sp)
1c001b2c:	c62e                	sw	a1,12(sp)
1c001b2e:	395d                	jal	1c0017e4 <rt_event_get_blocking>
1c001b30:	45b2                	lw	a1,12(sp)
1c001b32:	842a                	mv	s0,a0
1c001b34:	3f95                	jal	1c001aa8 <rt_event_push_delayed>
1c001b36:	8522                	mv	a0,s0
1c001b38:	4462                	lw	s0,24(sp)
1c001b3a:	40f2                	lw	ra,28(sp)
1c001b3c:	6105                	addi	sp,sp,32
1c001b3e:	bbad                	j	1c0018b8 <rt_event_wait>

1c001b40 <__rt_time_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_time_init()
{
  int err = 0;

  first_delayed = NULL;
1c001b40:	1c0057b7          	lui	a5,0x1c005
1c001b44:	b207a023          	sw	zero,-1248(a5) # 1c004b20 <first_delayed>
//

#ifndef LANGUAGE_ASSEMBLY

static inline uint32_t timer_cfg_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CFG_LO_OFFSET); }
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c001b48:	002007b7          	lui	a5,0x200
{
1c001b4c:	1141                	addi	sp,sp,-16
1c001b4e:	08300713          	li	a4,131
1c001b52:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c001b56:	c606                	sw	ra,12(sp)
1c001b58:	c422                	sw	s0,8(sp)
1c001b5a:	00e7a023          	sw	a4,0(a5)
    TIMER_CFG_LO_RESET(1)  |
    TIMER_CFG_LO_CCFG(1)
  );

#if defined(ARCHI_HAS_FC)
  rt_irq_set_handler(ARCHI_FC_EVT_TIMER0_HI, __rt_timer_handler);
1c001b5e:	1c0025b7          	lui	a1,0x1c002
1c001b62:	bcc58593          	addi	a1,a1,-1076 # 1c001bcc <__rt_timer_handler>
1c001b66:	452d                	li	a0,11
1c001b68:	e68ff0ef          	jal	ra,1c0011d0 <rt_irq_set_handler>
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c001b6c:	6785                	lui	a5,0x1
1c001b6e:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c001b72:	00204737          	lui	a4,0x204
1c001b76:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c001b7a:	00f72423          	sw	a5,8(a4)
#else
  rt_irq_set_handler(ARCHI_EVT_TIMER0_HI, __rt_timer_handler);
  rt_irq_mask_set(1<<ARCHI_EVT_TIMER0_HI);
#endif

  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c001b7e:	1c0025b7          	lui	a1,0x1c002
1c001b82:	4601                	li	a2,0
1c001b84:	a7858593          	addi	a1,a1,-1416 # 1c001a78 <__rt_time_poweroff>
1c001b88:	4509                	li	a0,2
1c001b8a:	fb2ff0ef          	jal	ra,1c00133c <__rt_cbsys_add>
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c001b8e:	1c0025b7          	lui	a1,0x1c002
  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c001b92:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c001b94:	4601                	li	a2,0
1c001b96:	a9058593          	addi	a1,a1,-1392 # 1c001a90 <__rt_time_poweron>
1c001b9a:	450d                	li	a0,3
1c001b9c:	fa0ff0ef          	jal	ra,1c00133c <__rt_cbsys_add>
1c001ba0:	8d41                	or	a0,a0,s0

  if (err) rt_fatal("Unable to initialize time driver\n");
1c001ba2:	c10d                	beqz	a0,1c001bc4 <__rt_time_init+0x84>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001ba4:	01402673          	csrr	a2,uhartid
1c001ba8:	1c004537          	lui	a0,0x1c004
  return (hart_id >> 5) & 0x3f;
1c001bac:	40565593          	srai	a1,a2,0x5
1c001bb0:	f265b5b3          	p.bclr	a1,a1,25,6
1c001bb4:	f4563633          	p.bclr	a2,a2,26,5
1c001bb8:	60850513          	addi	a0,a0,1544 # 1c004608 <__clz_tab+0x1b4>
1c001bbc:	6ce010ef          	jal	ra,1c00328a <printf>
1c001bc0:	636010ef          	jal	ra,1c0031f6 <abort>
}
1c001bc4:	40b2                	lw	ra,12(sp)
1c001bc6:	4422                	lw	s0,8(sp)
1c001bc8:	0141                	addi	sp,sp,16
1c001bca:	8082                	ret

1c001bcc <__rt_timer_handler>:
#if defined(__LLVM__)
void __rt_timer_handler()
#else
void __attribute__((interrupt)) __rt_timer_handler()
#endif
{
1c001bcc:	7179                	addi	sp,sp,-48
1c001bce:	ce36                	sw	a3,28(sp)
  rt_event_t *event = first_delayed;
1c001bd0:	1c0056b7          	lui	a3,0x1c005
{
1c001bd4:	ca3e                	sw	a5,20(sp)
  rt_event_t *event = first_delayed;
1c001bd6:	b206a783          	lw	a5,-1248(a3) # 1c004b20 <first_delayed>
{
1c001bda:	cc3a                	sw	a4,24(sp)

static inline uint32_t timer_cfg_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_CFG_HI_OFFSET); }
static inline void timer_cfg_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_HI_OFFSET, value); }

static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c001bdc:	00200737          	lui	a4,0x200
1c001be0:	40470713          	addi	a4,a4,1028 # 200404 <__L2+0x180404>
1c001be4:	d61a                	sw	t1,44(sp)
1c001be6:	d42a                	sw	a0,40(sp)
1c001be8:	d22e                	sw	a1,36(sp)
1c001bea:	d032                	sw	a2,32(sp)
1c001bec:	c842                	sw	a6,16(sp)
1c001bee:	c646                	sw	a7,12(sp)
1c001bf0:	00872703          	lw	a4,8(a4)
1c001bf4:	01c02583          	lw	a1,28(zero) # 1c <_l1_preload_size>
1c001bf8:	02002603          	lw	a2,32(zero) # 20 <_l1_preload_size+0x4>

  uint32_t current_time = timer_count_get(timer_base_fc(0, 1));

  // First dequeue and push to their scheduler all events with the same number of
  // ticks as they were waiting for the same time.
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c001bfc:	800008b7          	lui	a7,0x80000
1c001c00:	4501                	li	a0,0
1c001c02:	4801                	li	a6,0
1c001c04:	ffe8c893          	xori	a7,a7,-2
1c001c08:	e3b5                	bnez	a5,1c001c6c <__rt_timer_handler+0xa0>
1c001c0a:	00080463          	beqz	a6,1c001c12 <__rt_timer_handler+0x46>
1c001c0e:	00b02e23          	sw	a1,28(zero) # 1c <_l1_preload_size>
1c001c12:	c119                	beqz	a0,1c001c18 <__rt_timer_handler+0x4c>
1c001c14:	02c02023          	sw	a2,32(zero) # 20 <_l1_preload_size+0x4>
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c001c18:	002007b7          	lui	a5,0x200
1c001c1c:	08100713          	li	a4,129
1c001c20:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
    event = next;
  }

  // Update the wait list with the next waiting event which has a different number
  // of ticks
  first_delayed = event;
1c001c24:	b206a023          	sw	zero,-1248(a3)
1c001c28:	00e7a023          	sw	a4,0(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_BUFFER_CLEAR, evtMask);
1c001c2c:	6785                	lui	a5,0x1
1c001c2e:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c001c32:	00204737          	lui	a4,0x204
1c001c36:	02f72423          	sw	a5,40(a4) # 204028 <__L2+0x184028>
    rt_irq_clr(1 << ARCHI_FC_EVT_TIMER0_HI);
#else
    rt_irq_clr(1 << ARCHI_EVT_TIMER0_HI);
#endif
  }
}
1c001c3a:	5332                	lw	t1,44(sp)
1c001c3c:	5522                	lw	a0,40(sp)
1c001c3e:	5592                	lw	a1,36(sp)
1c001c40:	5602                	lw	a2,32(sp)
1c001c42:	46f2                	lw	a3,28(sp)
1c001c44:	4762                	lw	a4,24(sp)
1c001c46:	47d2                	lw	a5,20(sp)
1c001c48:	4842                	lw	a6,16(sp)
1c001c4a:	48b2                	lw	a7,12(sp)
1c001c4c:	6145                	addi	sp,sp,48
1c001c4e:	30200073          	mret
  rt_irq_restore(irq);
}

static inline __attribute__((always_inline)) void __rt_enqueue_event_to_sched(rt_event_sched_t *sched, rt_event_t *event)
{
  event->next = NULL;
1c001c52:	0007a023          	sw	zero,0(a5)
    rt_event_t *next = event->implem.next;
1c001c56:	01c7a303          	lw	t1,28(a5)
  if (sched->first == NULL) {
1c001c5a:	c591                	beqz	a1,1c001c66 <__rt_timer_handler+0x9a>
    sched->first = event;
  } else {
    sched->last->next = event;
1c001c5c:	c21c                	sw	a5,0(a2)
    event = next;
1c001c5e:	863e                	mv	a2,a5
1c001c60:	4505                	li	a0,1
1c001c62:	879a                	mv	a5,t1
1c001c64:	b755                	j	1c001c08 <__rt_timer_handler+0x3c>
  if (sched->first == NULL) {
1c001c66:	85be                	mv	a1,a5
1c001c68:	4805                	li	a6,1
1c001c6a:	bfd5                	j	1c001c5e <__rt_timer_handler+0x92>
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c001c6c:	0387a303          	lw	t1,56(a5)
1c001c70:	40670333          	sub	t1,a4,t1
1c001c74:	fc68ffe3          	bleu	t1,a7,1c001c52 <__rt_timer_handler+0x86>
1c001c78:	00080463          	beqz	a6,1c001c80 <__rt_timer_handler+0xb4>
1c001c7c:	00b02e23          	sw	a1,28(zero) # 1c <_l1_preload_size>
1c001c80:	c119                	beqz	a0,1c001c86 <__rt_timer_handler+0xba>
1c001c82:	02c02023          	sw	a2,32(zero) # 20 <_l1_preload_size+0x4>
  first_delayed = event;
1c001c86:	b2f6a023          	sw	a5,-1248(a3)
static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c001c8a:	002006b7          	lui	a3,0x200
1c001c8e:	40468693          	addi	a3,a3,1028 # 200404 <__L2+0x180404>
1c001c92:	0086a603          	lw	a2,8(a3)
      first_delayed->implem.time - current_time
1c001c96:	5f9c                	lw	a5,56(a5)
1c001c98:	40e78733          	sub	a4,a5,a4
1c001c9c:	9732                	add	a4,a4,a2

static inline uint32_t timer_cnt_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_HI_OFFSET); }
static inline void timer_cnt_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CNT_HI_OFFSET, value); }

static inline uint32_t timer_cmp_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CMP_LO_OFFSET); }
static inline void timer_cmp_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CMP_LO_OFFSET, value); }
1c001c9e:	00e6a823          	sw	a4,16(a3)
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c001ca2:	08500793          	li	a5,133
1c001ca6:	00f6a023          	sw	a5,0(a3)
}
1c001caa:	bf41                	j	1c001c3a <__rt_timer_handler+0x6e>

1c001cac <rt_periph_copy>:
  }

  __rt_socevents_status[index] &= ~(1<<event);

  rt_irq_restore(irq);
}
1c001cac:	7179                	addi	sp,sp,-48
1c001cae:	d422                	sw	s0,40(sp)
1c001cb0:	842a                	mv	s0,a0
1c001cb2:	d606                	sw	ra,44(sp)
1c001cb4:	d226                	sw	s1,36(sp)
1c001cb6:	d04a                	sw	s2,32(sp)
1c001cb8:	30047973          	csrrci	s2,mstatus,8
1c001cbc:	4015d493          	srai	s1,a1,0x1
1c001cc0:	1a102537          	lui	a0,0x1a102
1c001cc4:	049e                	slli	s1,s1,0x7
1c001cc6:	94aa                	add	s1,s1,a0
1c001cc8:	00459513          	slli	a0,a1,0x4
1c001ccc:	8941                	andi	a0,a0,16
1c001cce:	94aa                	add	s1,s1,a0
1c001cd0:	853e                	mv	a0,a5
1c001cd2:	ef81                	bnez	a5,1c001cea <rt_periph_copy+0x3e>
1c001cd4:	ce2e                	sw	a1,28(sp)
1c001cd6:	cc32                	sw	a2,24(sp)
1c001cd8:	ca36                	sw	a3,20(sp)
1c001cda:	c83a                	sw	a4,16(sp)
1c001cdc:	c63e                	sw	a5,12(sp)
1c001cde:	3485                	jal	1c00173e <__rt_wait_event_prepare_blocking>
1c001ce0:	47b2                	lw	a5,12(sp)
1c001ce2:	4742                	lw	a4,16(sp)
1c001ce4:	46d2                	lw	a3,20(sp)
1c001ce6:	4662                	lw	a2,24(sp)
1c001ce8:	45f2                	lw	a1,28(sp)
1c001cea:	e419                	bnez	s0,1c001cf8 <rt_periph_copy+0x4c>
1c001cec:	03850413          	addi	s0,a0,56 # 1a102038 <__l1_end+0xa102018>
1c001cf0:	04052223          	sw	zero,68(a0)
1c001cf4:	04052a23          	sw	zero,84(a0)
1c001cf8:	00c42803          	lw	a6,12(s0)
1c001cfc:	c054                	sw	a3,4(s0)
1c001cfe:	cc08                	sw	a0,24(s0)
1c001d00:	f6483833          	p.bclr	a6,a6,27,4
1c001d04:	4891                	li	a7,4
1c001d06:	c0474733          	p.bset	a4,a4,0,4
1c001d0a:	0908e063          	bltu	a7,a6,1c001d8a <rt_periph_copy+0xde>
1c001d0e:	03000893          	li	a7,48
1c001d12:	0596                	slli	a1,a1,0x5
1c001d14:	98ae                	add	a7,a7,a1
1c001d16:	0008a303          	lw	t1,0(a7) # 80000000 <pulp__FC+0x80000001>
1c001d1a:	00042a23          	sw	zero,20(s0)
1c001d1e:	03000813          	li	a6,48
1c001d22:	02031b63          	bnez	t1,1c001d58 <rt_periph_copy+0xac>
1c001d26:	0088a023          	sw	s0,0(a7)
1c001d2a:	00b808b3          	add	a7,a6,a1
1c001d2e:	0088a303          	lw	t1,8(a7)
1c001d32:	0088a223          	sw	s0,4(a7)
1c001d36:	02031663          	bnez	t1,1c001d62 <rt_periph_copy+0xb6>
1c001d3a:	00848893          	addi	a7,s1,8
1c001d3e:	0008a883          	lw	a7,0(a7)
1c001d42:	0208f893          	andi	a7,a7,32
1c001d46:	00089e63          	bnez	a7,1c001d62 <rt_periph_copy+0xb6>
1c001d4a:	00c4a023          	sw	a2,0(s1)
1c001d4e:	00d4a223          	sw	a3,4(s1)
1c001d52:	00e4a423          	sw	a4,8(s1)
1c001d56:	a005                	j	1c001d76 <rt_periph_copy+0xca>
1c001d58:	0048a883          	lw	a7,4(a7)
1c001d5c:	0088aa23          	sw	s0,20(a7)
1c001d60:	b7e9                	j	1c001d2a <rt_periph_copy+0x7e>
1c001d62:	00042823          	sw	zero,16(s0)
1c001d66:	c010                	sw	a2,0(s0)
1c001d68:	c054                	sw	a3,4(s0)
1c001d6a:	c418                	sw	a4,8(s0)
1c001d6c:	00031563          	bnez	t1,1c001d76 <rt_periph_copy+0xca>
1c001d70:	982e                	add	a6,a6,a1
1c001d72:	00882423          	sw	s0,8(a6)
1c001d76:	e391                	bnez	a5,1c001d7a <rt_periph_copy+0xce>
1c001d78:	3e19                	jal	1c00188e <__rt_wait_event>
1c001d7a:	30091073          	csrw	mstatus,s2
1c001d7e:	50b2                	lw	ra,44(sp)
1c001d80:	5422                	lw	s0,40(sp)
1c001d82:	5492                	lw	s1,36(sp)
1c001d84:	5902                	lw	s2,32(sp)
1c001d86:	6145                	addi	sp,sp,48
1c001d88:	8082                	ret
1c001d8a:	fe6836e3          	p.bneimm	a6,6,1c001d76 <rt_periph_copy+0xca>
1c001d8e:	03000893          	li	a7,48
1c001d92:	0596                	slli	a1,a1,0x5
1c001d94:	98ae                	add	a7,a7,a1
1c001d96:	0008a303          	lw	t1,0(a7)
1c001d9a:	00042a23          	sw	zero,20(s0)
1c001d9e:	03000813          	li	a6,48
1c001da2:	00031f63          	bnez	t1,1c001dc0 <rt_periph_copy+0x114>
1c001da6:	0088a023          	sw	s0,0(a7)
1c001daa:	95c2                	add	a1,a1,a6
1c001dac:	c1c0                	sw	s0,4(a1)
1c001dae:	00031e63          	bnez	t1,1c001dca <rt_periph_copy+0x11e>
1c001db2:	02442803          	lw	a6,36(s0)
1c001db6:	1a1025b7          	lui	a1,0x1a102
1c001dba:	1b05a023          	sw	a6,416(a1) # 1a1021a0 <__l1_end+0xa102180>
1c001dbe:	b771                	j	1c001d4a <rt_periph_copy+0x9e>
1c001dc0:	0048a883          	lw	a7,4(a7)
1c001dc4:	0088aa23          	sw	s0,20(a7)
1c001dc8:	b7cd                	j	1c001daa <rt_periph_copy+0xfe>
1c001dca:	c418                	sw	a4,8(s0)
1c001dcc:	4598                	lw	a4,8(a1)
1c001dce:	c010                	sw	a2,0(s0)
1c001dd0:	c054                	sw	a3,4(s0)
1c001dd2:	00042823          	sw	zero,16(s0)
1c001dd6:	f345                	bnez	a4,1c001d76 <rt_periph_copy+0xca>
1c001dd8:	c580                	sw	s0,8(a1)
1c001dda:	bf71                	j	1c001d76 <rt_periph_copy+0xca>

1c001ddc <__rt_periph_wait_event>:
1c001ddc:	30047673          	csrrci	a2,mstatus,8
1c001de0:	477d                	li	a4,31
1c001de2:	4781                	li	a5,0
1c001de4:	00a75463          	ble	a0,a4,1c001dec <__rt_periph_wait_event+0x10>
1c001de8:	1501                	addi	a0,a0,-32
1c001dea:	4785                	li	a5,1
1c001dec:	00279713          	slli	a4,a5,0x2
1c001df0:	4685                	li	a3,1
1c001df2:	03000793          	li	a5,48
1c001df6:	00a696b3          	sll	a3,a3,a0
1c001dfa:	97ba                	add	a5,a5,a4
1c001dfc:	00204837          	lui	a6,0x204
1c001e00:	2807a703          	lw	a4,640(a5)
1c001e04:	8f75                	and	a4,a4,a3
1c001e06:	cf19                	beqz	a4,1c001e24 <__rt_periph_wait_event+0x48>
1c001e08:	c999                	beqz	a1,1c001e1e <__rt_periph_wait_event+0x42>
1c001e0a:	2807a683          	lw	a3,640(a5)
1c001e0e:	4705                	li	a4,1
1c001e10:	00a71533          	sll	a0,a4,a0
1c001e14:	fff54513          	not	a0,a0
1c001e18:	8d75                	and	a0,a0,a3
1c001e1a:	28a7a023          	sw	a0,640(a5)
1c001e1e:	30061073          	csrw	mstatus,a2
1c001e22:	8082                	ret
1c001e24:	03886703          	p.elw	a4,56(a6) # 204038 <__L2+0x184038>
1c001e28:	30046773          	csrrsi	a4,mstatus,8
1c001e2c:	30047773          	csrrci	a4,mstatus,8
1c001e30:	bfc1                	j	1c001e00 <__rt_periph_wait_event+0x24>

1c001e32 <__rt_periph_init>:
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
    rt_periph_channel_t *channel = &periph_channels[i];
    channel->first = NULL;
    channel->firstToEnqueue = NULL;
    channel->base = hal_udma_channel_base(i);
    channel->callback = udma_event_handler;
1c001e32:	1c000537          	lui	a0,0x1c000
1c001e36:	03000693          	li	a3,48
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c001e3a:	4601                	li	a2,0
1c001e3c:	03000713          	li	a4,48
static inline unsigned int hal_udma_periph_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id);
}

static inline __attribute__((always_inline)) unsigned int hal_udma_channel_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id>>1) + UDMA_CHANNEL_OFFSET(id&1);
1c001e40:	1a1028b7          	lui	a7,0x1a102
    channel->callback = udma_event_handler;
1c001e44:	2b450513          	addi	a0,a0,692 # 1c0002b4 <udma_event_handler>
1c001e48:	014950fb          	lp.setupi	x1,20,1c001e6c <__rt_periph_init+0x3a>
1c001e4c:	40165793          	srai	a5,a2,0x1
1c001e50:	00461813          	slli	a6,a2,0x4
1c001e54:	079e                	slli	a5,a5,0x7
1c001e56:	97c6                	add	a5,a5,a7
1c001e58:	01087813          	andi	a6,a6,16
1c001e5c:	97c2                	add	a5,a5,a6
    channel->first = NULL;
1c001e5e:	0006a023          	sw	zero,0(a3)
    channel->firstToEnqueue = NULL;
1c001e62:	0006a423          	sw	zero,8(a3)
    channel->base = hal_udma_channel_base(i);
1c001e66:	c6dc                	sw	a5,12(a3)
    channel->callback = udma_event_handler;
1c001e68:	cec8                	sw	a0,28(a3)
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c001e6a:	0605                	addi	a2,a2,1
1c001e6c:	02068693          	addi	a3,a3,32
  }
  
  for (int i=0; i<ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT; i++)
  {
    __rt_udma_extra_callback[i] = __rt_soc_evt_no_udma;
1c001e70:	1c0006b7          	lui	a3,0x1c000
1c001e74:	28870613          	addi	a2,a4,648
1c001e78:	45e68693          	addi	a3,a3,1118 # 1c00045e <__rt_soc_evt_no_udma>
1c001e7c:	00a250fb          	lp.setupi	x1,10,1c001e84 <__rt_periph_init+0x52>
1c001e80:	00d6222b          	p.sw	a3,4(a2!)
1c001e84:	0001                	nop
  }

  __rt_socevents_status[0] = 0;
1c001e86:	28072023          	sw	zero,640(a4)
  __rt_socevents_status[1] = 0;
1c001e8a:	28072223          	sw	zero,644(a4)
}
1c001e8e:	8082                	ret

1c001e90 <rt_freq_set_and_get>:
void rt_freq_wait_convergence(int fll)
{
}

int rt_freq_set_and_get(rt_freq_domain_e domain, unsigned int freq, unsigned int *out_freq)
{
1c001e90:	1141                	addi	sp,sp,-16
1c001e92:	c226                	sw	s1,4(sp)
1c001e94:	84ae                	mv	s1,a1
1c001e96:	c606                	sw	ra,12(sp)
1c001e98:	c422                	sw	s0,8(sp)
1c001e9a:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c001e9c:	30047973          	csrrci	s2,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c001ea0:	1c005437          	lui	s0,0x1c005
  int irq = rt_irq_disable();
  int err = 0;

  rt_trace(RT_TRACE_FREQ, "Setting domain frequency (domain: %d, freq: %d)\n", domain, freq);

  if (domain == RT_FREQ_DOMAIN_CL)
1c001ea4:	00153f63          	p.bneimm	a0,1,1c001ec2 <rt_freq_set_and_get+0x32>
  {
    // On cluster side, this is straight forward as the fll is not shared
    __rt_fll_set_freq(__RT_FLL_CL, freq);
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c001ea8:	b2440413          	addi	s0,s0,-1244 # 1c004b24 <__rt_freq_domains>
    __rt_fll_set_freq(__RT_FLL_CL, freq);
1c001eac:	238d                	jal	1c00240e <__rt_fll_set_freq>
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c001eae:	c044                	sw	s1,4(s0)
  __builtin_pulp_spr_write(reg, val);
1c001eb0:	30091073          	csrw	mstatus,s2
  }

  rt_irq_restore(irq);

  return err;
}
1c001eb4:	40b2                	lw	ra,12(sp)
1c001eb6:	4422                	lw	s0,8(sp)
1c001eb8:	4492                	lw	s1,4(sp)
1c001eba:	4902                	lw	s2,0(sp)
1c001ebc:	4501                	li	a0,0
1c001ebe:	0141                	addi	sp,sp,16
1c001ec0:	8082                	ret
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_BEFORE);
1c001ec2:	4511                	li	a0,4
1c001ec4:	cb6ff0ef          	jal	ra,1c00137a <__rt_cbsys_exec>
    __rt_fll_set_freq(0, freq);
1c001ec8:	85a6                	mv	a1,s1
1c001eca:	4501                	li	a0,0
1c001ecc:	2389                	jal	1c00240e <__rt_fll_set_freq>
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c001ece:	4515                	li	a0,5
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = freq;
1c001ed0:	b2942223          	sw	s1,-1244(s0)
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c001ed4:	ca6ff0ef          	jal	ra,1c00137a <__rt_cbsys_exec>
1c001ed8:	bfe1                	j	1c001eb0 <rt_freq_set_and_get+0x20>

1c001eda <__rt_freq_init>:

void __rt_freq_init()
{
1c001eda:	1141                	addi	sp,sp,-16
1c001edc:	c422                	sw	s0,8(sp)
1c001ede:	c606                	sw	ra,12(sp)

  __rt_flls_constructor();
1c001ee0:	2335                	jal	1c00240c <__rt_flls_constructor>
  return __rt_platform;
1c001ee2:	1c0057b7          	lui	a5,0x1c005

  // On all chips only FLL 0 is initialized here as it is shared between periph and soc
  // while FLL 1 is used for cluster only and thus is initialized when the cluster is set on.
  if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c001ee6:	8b47a783          	lw	a5,-1868(a5) # 1c0048b4 <__rt_platform>
1c001eea:	1c005437          	lui	s0,0x1c005
1c001eee:	0017ae63          	p.beqimm	a5,1,1c001f0a <__rt_freq_init+0x30>
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = __rt_fll_init(__RT_FLL_FC);
1c001ef2:	4501                	li	a0,0
1c001ef4:	2311                	jal	1c0023f8 <__rt_fll_init>
1c001ef6:	b2a42223          	sw	a0,-1244(s0) # 1c004b24 <__rt_freq_domains>
  }
  else
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
  }
  __rt_freq_domains[RT_FREQ_DOMAIN_CL] = 0;
1c001efa:	b2440413          	addi	s0,s0,-1244
1c001efe:	00042223          	sw	zero,4(s0)

}
1c001f02:	40b2                	lw	ra,12(sp)
1c001f04:	4422                	lw	s0,8(sp)
1c001f06:	0141                	addi	sp,sp,16
1c001f08:	8082                	ret
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
1c001f0a:	026267b7          	lui	a5,0x2626
1c001f0e:	a0078793          	addi	a5,a5,-1536 # 2625a00 <__L2+0x25a5a00>
1c001f12:	b2f42223          	sw	a5,-1244(s0)
1c001f16:	b7d5                	j	1c001efa <__rt_freq_init+0x20>

1c001f18 <SetFllMultDivFactors>:
  if (PMURetentionState.Fields.BootType != COLD_BOOT && PMURetentionState.Fields.ClusterWakeUpState) {
          // ChangePowerSystemState(POWER_SYSTEM_STATE(PMURetentionState.Fields.WakeupState, PMURetentionState.Fields.ClusterWakeUpState), 0);
    __rt_pmu_cluster_power_up(NULL, NULL);
    if (PMU_ClusterIsRunning() && PMURetentionState.Fields.FllClusterRetention) InitOneFll(FLL_CLUSTER, 1);
  }
}
1c001f18:	100517b3          	p.fl1	a5,a0
1c001f1c:	4769                	li	a4,26
1c001f1e:	8f1d                	sub	a4,a4,a5
1c001f20:	4785                	li	a5,1
1c001f22:	04f76733          	p.max	a4,a4,a5
1c001f26:	47a1                	li	a5,8
1c001f28:	04f74733          	p.min	a4,a4,a5
1c001f2c:	fff70693          	addi	a3,a4,-1
1c001f30:	00f55793          	srli	a5,a0,0xf
1c001f34:	00d797b3          	sll	a5,a5,a3
1c001f38:	c19c                	sw	a5,0(a1)
1c001f3a:	07be                	slli	a5,a5,0xf
1c001f3c:	c218                	sw	a4,0(a2)
1c001f3e:	00d7d533          	srl	a0,a5,a3
1c001f42:	8082                	ret

1c001f44 <soc_eu_fcEventMask_setEvent>:
1c001f44:	47fd                	li	a5,31
1c001f46:	4721                	li	a4,8
1c001f48:	00f50463          	beq	a0,a5,1c001f50 <soc_eu_fcEventMask_setEvent+0xc>
1c001f4c:	1501                	addi	a0,a0,-32
1c001f4e:	4711                	li	a4,4
1c001f50:	1a1066b7          	lui	a3,0x1a106
1c001f54:	20e6f603          	p.lw	a2,a4(a3)
1c001f58:	4785                	li	a5,1
1c001f5a:	00a79533          	sll	a0,a5,a0
1c001f5e:	fff54513          	not	a0,a0
1c001f62:	8d71                	and	a0,a0,a2
1c001f64:	00a6e723          	p.sw	a0,a4(a3)
1c001f68:	8082                	ret

1c001f6a <__rt_pmu_cluster_power_down>:
1c001f6a:	1c0057b7          	lui	a5,0x1c005
1c001f6e:	8b47a783          	lw	a5,-1868(a5) # 1c0048b4 <__rt_platform>
1c001f72:	0817a163          	p.beqimm	a5,1,1c001ff4 <__rt_pmu_cluster_power_down+0x8a>
1c001f76:	1141                	addi	sp,sp,-16
1c001f78:	1a1046b7          	lui	a3,0x1a104
1c001f7c:	c606                	sw	ra,12(sp)
1c001f7e:	c422                	sw	s0,8(sp)
1c001f80:	c226                	sw	s1,4(sp)
1c001f82:	c04a                	sw	s2,0(sp)
1c001f84:	0706a683          	lw	a3,112(a3) # 1a104070 <__l1_end+0xa104050>
1c001f88:	1c005737          	lui	a4,0x1c005
1c001f8c:	8c470713          	addi	a4,a4,-1852 # 1c0048c4 <SystemStateToSCUFastSeq>
1c001f90:	00874783          	lbu	a5,8(a4)
1c001f94:	8436                	mv	s0,a3
1c001f96:	c0079933          	p.extractu	s2,a5,0,0
1c001f9a:	04193763          	p.bneimm	s2,1,1c001fe8 <__rt_pmu_cluster_power_down+0x7e>
1c001f9e:	01069613          	slli	a2,a3,0x10
1c001fa2:	04064363          	bltz	a2,1c001fe8 <__rt_pmu_cluster_power_down+0x7e>
1c001fa6:	c007b7b3          	p.bclr	a5,a5,0,0
1c001faa:	c0a92433          	p.insert	s0,s2,0,10
1c001fae:	1a1044b7          	lui	s1,0x1a104
1c001fb2:	00f70423          	sb	a5,8(a4)
1c001fb6:	0684a823          	sw	s0,112(s1) # 1a104070 <__l1_end+0xa104050>
1c001fba:	4585                	li	a1,1
1c001fbc:	02300513          	li	a0,35
1c001fc0:	3d31                	jal	1c001ddc <__rt_periph_wait_event>
1c001fc2:	4785                	li	a5,1
1c001fc4:	00f4a623          	sw	a5,12(s1)
1c001fc8:	c0302433          	p.insert	s0,zero,0,3
1c001fcc:	0684a823          	sw	s0,112(s1)
1c001fd0:	c0d92433          	p.insert	s0,s2,0,13
1c001fd4:	0684a823          	sw	s0,112(s1)
1c001fd8:	4422                	lw	s0,8(sp)
1c001fda:	40b2                	lw	ra,12(sp)
1c001fdc:	4492                	lw	s1,4(sp)
1c001fde:	4902                	lw	s2,0(sp)
1c001fe0:	4585                	li	a1,1
1c001fe2:	457d                	li	a0,31
1c001fe4:	0141                	addi	sp,sp,16
1c001fe6:	bbdd                	j	1c001ddc <__rt_periph_wait_event>
1c001fe8:	40b2                	lw	ra,12(sp)
1c001fea:	4422                	lw	s0,8(sp)
1c001fec:	4492                	lw	s1,4(sp)
1c001fee:	4902                	lw	s2,0(sp)
1c001ff0:	0141                	addi	sp,sp,16
1c001ff2:	8082                	ret
1c001ff4:	8082                	ret

1c001ff6 <SetFllFrequency>:
1c001ff6:	7179                	addi	sp,sp,-48
1c001ff8:	d422                	sw	s0,40(sp)
1c001ffa:	d606                	sw	ra,44(sp)
1c001ffc:	842a                	mv	s0,a0
1c001ffe:	852e                	mv	a0,a1
1c002000:	02143163          	p.bneimm	s0,1,1c002022 <SetFllFrequency+0x2c>
1c002004:	1c0057b7          	lui	a5,0x1c005
1c002008:	8c478793          	addi	a5,a5,-1852 # 1c0048c4 <SystemStateToSCUFastSeq>
1c00200c:	0087c703          	lbu	a4,8(a5)
1c002010:	c00716b3          	p.extractu	a3,a4,0,0
1c002014:	0e16a463          	p.beqimm	a3,1,1c0020fc <SetFllFrequency+0x106>
1c002018:	4501                	li	a0,0
1c00201a:	50b2                	lw	ra,44(sp)
1c00201c:	5422                	lw	s0,40(sp)
1c00201e:	6145                	addi	sp,sp,48
1c002020:	8082                	ret
1c002022:	ca79                	beqz	a2,1c0020f8 <SetFllFrequency+0x102>
1c002024:	1c0057b7          	lui	a5,0x1c005
1c002028:	8c478793          	addi	a5,a5,-1852 # 1c0048c4 <SystemStateToSCUFastSeq>
1c00202c:	0087c703          	lbu	a4,8(a5)
1c002030:	c2171733          	p.extractu	a4,a4,1,1
1c002034:	97ba                	add	a5,a5,a4
1c002036:	00a7c783          	lbu	a5,10(a5)
1c00203a:	03200713          	li	a4,50
1c00203e:	00e787db          	p.mac	a5,a5,a4,zero
1c002042:	22678793          	addi	a5,a5,550
1c002046:	e479                	bnez	s0,1c002114 <SetFllFrequency+0x11e>
1c002048:	0007a6b7          	lui	a3,0x7a
1c00204c:	eb237737          	lui	a4,0xeb237
1c002050:	12068693          	addi	a3,a3,288 # 7a120 <__L1Cl+0x6a120>
1c002054:	c8070713          	addi	a4,a4,-896 # eb236c80 <pulp__FC+0xeb236c81>
1c002058:	42d78733          	p.mac	a4,a5,a3
1c00205c:	fab76ee3          	bltu	a4,a1,1c002018 <SetFllFrequency+0x22>
1c002060:	c62a                	sw	a0,12(sp)
1c002062:	e12ff0ef          	jal	ra,1c001674 <__rt_bridge_req_shutdown>
1c002066:	4532                	lw	a0,12(sp)
1c002068:	082c                	addi	a1,sp,24
1c00206a:	0870                	addi	a2,sp,28
1c00206c:	3575                	jal	1c001f18 <SetFllMultDivFactors>
1c00206e:	00441593          	slli	a1,s0,0x4
1c002072:	810047b7          	lui	a5,0x81004
1c002076:	00858813          	addi	a6,a1,8
1c00207a:	1a100737          	lui	a4,0x1a100
1c00207e:	10778793          	addi	a5,a5,263 # 81004107 <pulp__FC+0x81004108>
1c002082:	00f76823          	p.sw	a5,a6(a4)
1c002086:	4662                	lw	a2,24(sp)
1c002088:	46f2                	lw	a3,28(sp)
1c00208a:	800007b7          	lui	a5,0x80000
1c00208e:	de0627b3          	p.insert	a5,a2,15,0
1c002092:	c7a6a7b3          	p.insert	a5,a3,3,26
1c002096:	00458893          	addi	a7,a1,4
1c00209a:	00f768a3          	p.sw	a5,a7(a4)
1c00209e:	46d1                	li	a3,20
1c0020a0:	02d656b3          	divu	a3,a2,a3
1c0020a4:	1a100337          	lui	t1,0x1a100
1c0020a8:	20b37703          	p.lw	a4,a1(t1)
1c0020ac:	8f11                	sub	a4,a4,a2
1c0020ae:	04070733          	p.avg	a4,a4,zero
1c0020b2:	fee6cbe3          	blt	a3,a4,1c0020a8 <SetFllFrequency+0xb2>
1c0020b6:	1c0056b7          	lui	a3,0x1c005
1c0020ba:	00241713          	slli	a4,s0,0x2
1c0020be:	8c468693          	addi	a3,a3,-1852 # 1c0048c4 <SystemStateToSCUFastSeq>
1c0020c2:	9736                	add	a4,a4,a3
1c0020c4:	d308                	sw	a0,32(a4)
1c0020c6:	cb08                	sw	a0,16(a4)
1c0020c8:	00179713          	slli	a4,a5,0x1
1c0020cc:	00075863          	bgez	a4,1c0020dc <SetFllFrequency+0xe6>
1c0020d0:	c1e027b3          	p.insert	a5,zero,0,30
1c0020d4:	1a100737          	lui	a4,0x1a100
1c0020d8:	00f768a3          	p.sw	a5,a7(a4)
1c0020dc:	810047b7          	lui	a5,0x81004
1c0020e0:	10b78793          	addi	a5,a5,267 # 8100410b <pulp__FC+0x8100410c>
1c0020e4:	1a100737          	lui	a4,0x1a100
1c0020e8:	00f76823          	p.sw	a5,a6(a4)
1c0020ec:	f41d                	bnez	s0,1c00201a <SetFllFrequency+0x24>
1c0020ee:	c62a                	sw	a0,12(sp)
1c0020f0:	ceeff0ef          	jal	ra,1c0015de <__rt_bridge_set_available>
1c0020f4:	4532                	lw	a0,12(sp)
1c0020f6:	b715                	j	1c00201a <SetFllFrequency+0x24>
1c0020f8:	f825                	bnez	s0,1c002068 <SetFllFrequency+0x72>
1c0020fa:	b79d                	j	1c002060 <SetFllFrequency+0x6a>
1c0020fc:	d635                	beqz	a2,1c002068 <SetFllFrequency+0x72>
1c0020fe:	c2171733          	p.extractu	a4,a4,1,1
1c002102:	97ba                	add	a5,a5,a4
1c002104:	00a7c783          	lbu	a5,10(a5)
1c002108:	03200713          	li	a4,50
1c00210c:	00e787db          	p.mac	a5,a5,a4,zero
1c002110:	22678793          	addi	a5,a5,550
1c002114:	0006b6b7          	lui	a3,0x6b
1c002118:	eaf5a737          	lui	a4,0xeaf5a
1c00211c:	6c068693          	addi	a3,a3,1728 # 6b6c0 <__L1Cl+0x5b6c0>
1c002120:	5c070713          	addi	a4,a4,1472 # eaf5a5c0 <pulp__FC+0xeaf5a5c1>
1c002124:	42d78733          	p.mac	a4,a5,a3
1c002128:	f4a770e3          	bleu	a0,a4,1c002068 <SetFllFrequency+0x72>
1c00212c:	b5f5                	j	1c002018 <SetFllFrequency+0x22>

1c00212e <InitOneFll>:
1c00212e:	7139                	addi	sp,sp,-64
1c002130:	dc22                	sw	s0,56(sp)
1c002132:	00451413          	slli	s0,a0,0x4
1c002136:	d452                	sw	s4,40(sp)
1c002138:	1a1007b7          	lui	a5,0x1a100
1c00213c:	00440a13          	addi	s4,s0,4
1c002140:	de06                	sw	ra,60(sp)
1c002142:	da26                	sw	s1,52(sp)
1c002144:	d84a                	sw	s2,48(sp)
1c002146:	d64e                	sw	s3,44(sp)
1c002148:	d256                	sw	s5,36(sp)
1c00214a:	d05a                	sw	s6,32(sp)
1c00214c:	ce5e                	sw	s7,28(sp)
1c00214e:	cc62                	sw	s8,24(sp)
1c002150:	2147f783          	p.lw	a5,s4(a5)
1c002154:	cd95                	beqz	a1,1c002190 <InitOneFll+0x62>
1c002156:	c7a79733          	p.extractu	a4,a5,3,26
1c00215a:	1007d7b3          	p.exthz	a5,a5
1c00215e:	07be                	slli	a5,a5,0xf
1c002160:	c701                	beqz	a4,1c002168 <InitOneFll+0x3a>
1c002162:	177d                	addi	a4,a4,-1
1c002164:	00e7d7b3          	srl	a5,a5,a4
1c002168:	1c005737          	lui	a4,0x1c005
1c00216c:	050a                	slli	a0,a0,0x2
1c00216e:	8c470713          	addi	a4,a4,-1852 # 1c0048c4 <SystemStateToSCUFastSeq>
1c002172:	953a                	add	a0,a0,a4
1c002174:	d11c                	sw	a5,32(a0)
1c002176:	c91c                	sw	a5,16(a0)
1c002178:	50f2                	lw	ra,60(sp)
1c00217a:	5462                	lw	s0,56(sp)
1c00217c:	54d2                	lw	s1,52(sp)
1c00217e:	5942                	lw	s2,48(sp)
1c002180:	59b2                	lw	s3,44(sp)
1c002182:	5a22                	lw	s4,40(sp)
1c002184:	5a92                	lw	s5,36(sp)
1c002186:	5b02                	lw	s6,32(sp)
1c002188:	4bf2                	lw	s7,28(sp)
1c00218a:	4c62                	lw	s8,24(sp)
1c00218c:	6121                	addi	sp,sp,64
1c00218e:	8082                	ret
1c002190:	0007d363          	bgez	a5,1c002196 <InitOneFll+0x68>
1c002194:	c10d                	beqz	a0,1c0021b6 <InitOneFll+0x88>
1c002196:	810047b7          	lui	a5,0x81004
1c00219a:	1a1006b7          	lui	a3,0x1a100
1c00219e:	00840713          	addi	a4,s0,8
1c0021a2:	10778793          	addi	a5,a5,263 # 81004107 <pulp__FC+0x81004108>
1c0021a6:	00f6e723          	p.sw	a5,a4(a3)
1c0021aa:	014c04b7          	lui	s1,0x14c0
1c0021ae:	00c40793          	addi	a5,s0,12
1c0021b2:	0096e7a3          	p.sw	s1,a5(a3)
1c0021b6:	892a                	mv	s2,a0
1c0021b8:	02faf537          	lui	a0,0x2faf
1c0021bc:	0070                	addi	a2,sp,12
1c0021be:	002c                	addi	a1,sp,8
1c0021c0:	08050513          	addi	a0,a0,128 # 2faf080 <__L2+0x2f2f080>
1c0021c4:	3b91                	jal	1c001f18 <SetFllMultDivFactors>
1c0021c6:	47a2                	lw	a5,8(sp)
1c0021c8:	4732                	lw	a4,12(sp)
1c0021ca:	800004b7          	lui	s1,0x80000
1c0021ce:	de07a4b3          	p.insert	s1,a5,15,0
1c0021d2:	c7a724b3          	p.insert	s1,a4,3,26
1c0021d6:	8aaa                	mv	s5,a0
1c0021d8:	1a100737          	lui	a4,0x1a100
1c0021dc:	00976a23          	p.sw	s1,s4(a4)
1c0021e0:	49d1                	li	s3,20
1c0021e2:	0337d9b3          	divu	s3,a5,s3
1c0021e6:	1a100c37          	lui	s8,0x1a100
1c0021ea:	1a106b37          	lui	s6,0x1a106
1c0021ee:	01000bb7          	lui	s7,0x1000
1c0021f2:	208c7783          	p.lw	a5,s0(s8)
1c0021f6:	4722                	lw	a4,8(sp)
1c0021f8:	8f99                	sub	a5,a5,a4
1c0021fa:	040787b3          	p.avg	a5,a5,zero
1c0021fe:	02f9d063          	ble	a5,s3,1c00221e <InitOneFll+0xf0>
1c002202:	03800513          	li	a0,56
1c002206:	3b3d                	jal	1c001f44 <soc_eu_fcEventMask_setEvent>
1c002208:	4585                	li	a1,1
1c00220a:	03800513          	li	a0,56
1c00220e:	36f9                	jal	1c001ddc <__rt_periph_wait_event>
1c002210:	004b2783          	lw	a5,4(s6) # 1a106004 <__l1_end+0xa105fe4>
1c002214:	0177e7b3          	or	a5,a5,s7
1c002218:	00fb2223          	sw	a5,4(s6)
1c00221c:	bfd9                	j	1c0021f2 <InitOneFll+0xc4>
1c00221e:	1a100737          	lui	a4,0x1a100
1c002222:	00976a23          	p.sw	s1,s4(a4)
1c002226:	1c005537          	lui	a0,0x1c005
1c00222a:	090a                	slli	s2,s2,0x2
1c00222c:	8c450513          	addi	a0,a0,-1852 # 1c0048c4 <SystemStateToSCUFastSeq>
1c002230:	810047b7          	lui	a5,0x81004
1c002234:	954a                	add	a0,a0,s2
1c002236:	0421                	addi	s0,s0,8
1c002238:	10b78793          	addi	a5,a5,267 # 8100410b <pulp__FC+0x8100410c>
1c00223c:	03552023          	sw	s5,32(a0)
1c002240:	01552823          	sw	s5,16(a0)
1c002244:	00f76423          	p.sw	a5,s0(a4)
1c002248:	bf05                	j	1c002178 <InitOneFll+0x4a>

1c00224a <__rt_pmu_cluster_power_up>:
1c00224a:	1141                	addi	sp,sp,-16
1c00224c:	c226                	sw	s1,4(sp)
1c00224e:	1c0054b7          	lui	s1,0x1c005
1c002252:	c606                	sw	ra,12(sp)
1c002254:	c422                	sw	s0,8(sp)
1c002256:	c04a                	sw	s2,0(sp)
1c002258:	8c448793          	addi	a5,s1,-1852 # 1c0048c4 <SystemStateToSCUFastSeq>
1c00225c:	0087c783          	lbu	a5,8(a5)
1c002260:	4501                	li	a0,0
1c002262:	c00797b3          	p.extractu	a5,a5,0,0
1c002266:	e785                	bnez	a5,1c00228e <__rt_pmu_cluster_power_up+0x44>
1c002268:	1c0057b7          	lui	a5,0x1c005
1c00226c:	8b47a783          	lw	a5,-1868(a5) # 1c0048b4 <__rt_platform>
1c002270:	8c448493          	addi	s1,s1,-1852
1c002274:	0217b363          	p.bneimm	a5,1,1c00229a <__rt_pmu_cluster_power_up+0x50>
1c002278:	1a1047b7          	lui	a5,0x1a104
1c00227c:	0007a623          	sw	zero,12(a5) # 1a10400c <__l1_end+0xa103fec>
1c002280:	0084c783          	lbu	a5,8(s1)
1c002284:	4505                	li	a0,1
1c002286:	c007c7b3          	p.bset	a5,a5,0,0
1c00228a:	00f48423          	sb	a5,8(s1)
1c00228e:	40b2                	lw	ra,12(sp)
1c002290:	4422                	lw	s0,8(sp)
1c002292:	4492                	lw	s1,4(sp)
1c002294:	4902                	lw	s2,0(sp)
1c002296:	0141                	addi	sp,sp,16
1c002298:	8082                	ret
1c00229a:	1a104437          	lui	s0,0x1a104
1c00229e:	07042403          	lw	s0,112(s0) # 1a104070 <__l1_end+0xa104050>
1c0022a2:	c0a417b3          	p.extractu	a5,s0,0,10
1c0022a6:	ef81                	bnez	a5,1c0022be <__rt_pmu_cluster_power_up+0x74>
1c0022a8:	4785                	li	a5,1
1c0022aa:	c0a7a433          	p.insert	s0,a5,0,10
1c0022ae:	1a1047b7          	lui	a5,0x1a104
1c0022b2:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa104050>
1c0022b6:	4585                	li	a1,1
1c0022b8:	02300513          	li	a0,35
1c0022bc:	3605                	jal	1c001ddc <__rt_periph_wait_event>
1c0022be:	4785                	li	a5,1
1c0022c0:	c037a433          	p.insert	s0,a5,0,3
1c0022c4:	1a104937          	lui	s2,0x1a104
1c0022c8:	06892823          	sw	s0,112(s2) # 1a104070 <__l1_end+0xa104050>
1c0022cc:	4585                	li	a1,1
1c0022ce:	457d                	li	a0,31
1c0022d0:	3631                	jal	1c001ddc <__rt_periph_wait_event>
1c0022d2:	00092623          	sw	zero,12(s2)
1c0022d6:	c0d02433          	p.insert	s0,zero,0,13
1c0022da:	06892823          	sw	s0,112(s2)
1c0022de:	c0a02433          	p.insert	s0,zero,0,10
1c0022e2:	06892823          	sw	s0,112(s2)
1c0022e6:	4585                	li	a1,1
1c0022e8:	02300513          	li	a0,35
1c0022ec:	3cc5                	jal	1c001ddc <__rt_periph_wait_event>
1c0022ee:	01c4c783          	lbu	a5,28(s1)
1c0022f2:	0207f793          	andi	a5,a5,32
1c0022f6:	e781                	bnez	a5,1c0022fe <__rt_pmu_cluster_power_up+0xb4>
1c0022f8:	4581                	li	a1,0
1c0022fa:	4505                	li	a0,1
1c0022fc:	3d0d                	jal	1c00212e <InitOneFll>
1c0022fe:	c0e44433          	p.bset	s0,s0,0,14
1c002302:	1a1047b7          	lui	a5,0x1a104
1c002306:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa104050>
1c00230a:	bf9d                	j	1c002280 <__rt_pmu_cluster_power_up+0x36>

1c00230c <InitFlls>:

  }
}

void  __attribute__ ((noinline)) InitFlls()
{
1c00230c:	1141                	addi	sp,sp,-16
1c00230e:	c422                	sw	s0,8(sp)
  __rt_bridge_req_shutdown();

  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c002310:	1c005437          	lui	s0,0x1c005
{
1c002314:	c606                	sw	ra,12(sp)
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c002316:	8c440413          	addi	s0,s0,-1852 # 1c0048c4 <SystemStateToSCUFastSeq>
  __rt_bridge_req_shutdown();
1c00231a:	b5aff0ef          	jal	ra,1c001674 <__rt_bridge_req_shutdown>
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c00231e:	01c44583          	lbu	a1,28(s0)
1c002322:	4501                	li	a0,0
1c002324:	c04595b3          	p.extractu	a1,a1,0,4
1c002328:	3519                	jal	1c00212e <InitOneFll>
#define PMU_ERROR_CLUSTER_STATE_CHANGE_FAILED   (0x1<<4)

extern void 		   InitPMUDriver();

static inline int 	   PMU_ClusterIsDown()    { return (CLUSTER_STATE(PMUState.State)==CLUSTER_OFF);}
static inline int 	   PMU_ClusterIsRunning() { return (CLUSTER_STATE(PMUState.State)==CLUSTER_ON);}
1c00232a:	00844783          	lbu	a5,8(s0)
1c00232e:	c00797b3          	p.extractu	a5,a5,0,0
  if (PMU_ClusterIsRunning()) InitOneFll(FLL_CLUSTER, PMURetentionState.Fields.FllClusterRetention);
1c002332:	0017b863          	p.bneimm	a5,1,1c002342 <InitFlls+0x36>
1c002336:	01c44583          	lbu	a1,28(s0)
1c00233a:	4505                	li	a0,1
1c00233c:	c05595b3          	p.extractu	a1,a1,0,5
1c002340:	33fd                	jal	1c00212e <InitOneFll>

#ifdef __RT_USE_BRIDGE
  __rt_bridge_set_available();
#endif
}
1c002342:	4422                	lw	s0,8(sp)
1c002344:	40b2                	lw	ra,12(sp)
1c002346:	0141                	addi	sp,sp,16
  __rt_bridge_set_available();
1c002348:	a96ff06f          	j	1c0015de <__rt_bridge_set_available>

1c00234c <__rt_pmu_init>:
1c00234c:	1c0057b7          	lui	a5,0x1c005
  if (rt_platform() == ARCHI_PLATFORM_FPGA) {
1c002350:	8b47a783          	lw	a5,-1868(a5) # 1c0048b4 <__rt_platform>
1c002354:	0a17a163          	p.beqimm	a5,1,1c0023f6 <__rt_pmu_init+0xaa>
{
1c002358:	1141                	addi	sp,sp,-16
  __rt_wakeup_use_fast = 0;
1c00235a:	1c0057b7          	lui	a5,0x1c005
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_DCDC_CONFIG_OFFSET);
1c00235e:	1a104637          	lui	a2,0x1a104
{
1c002362:	c606                	sw	ra,12(sp)
  __rt_wakeup_use_fast = 0;
1c002364:	b207a623          	sw	zero,-1236(a5) # 1c004b2c <__rt_wakeup_use_fast>
1c002368:	10062703          	lw	a4,256(a2) # 1a104100 <__l1_end+0xa1040e0>
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_RETENTION_CONFIG_OFFSET);
1c00236c:	10462683          	lw	a3,260(a2)
  PMURetentionState.Raw = GetRetentiveState();
1c002370:	1c0057b7          	lui	a5,0x1c005
1c002374:	8c478793          	addi	a5,a5,-1852 # 1c0048c4 <SystemStateToSCUFastSeq>
1c002378:	cfd4                	sw	a3,28(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c00237a:	c2e696b3          	p.extractu	a3,a3,1,14
1c00237e:	96be                	add	a3,a3,a5
1c002380:	0286c683          	lbu	a3,40(a3) # 1a100028 <__l1_end+0xa100008>
  PMUState.DCDC_Settings[REGU_OFF] = 0;
1c002384:	000786a3          	sb	zero,13(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c002388:	00d78423          	sb	a3,8(a5)
  PMUState.DCDC_Settings[REGU_NV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Nominal*8);
1c00238c:	c80716b3          	p.extractu	a3,a4,4,0
1c002390:	00d78523          	sb	a3,10(a5)
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c002394:	c90716b3          	p.extractu	a3,a4,4,16
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c002398:	c9871733          	p.extractu	a4,a4,4,24
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c00239c:	00d785a3          	sb	a3,11(a5)
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c0023a0:	00e78623          	sb	a4,12(a5)
  Bypass.Raw = GetPMUBypass();
1c0023a4:	07062783          	lw	a5,112(a2)
  Bypass.Fields.Bypass = 1;
1c0023a8:	4705                	li	a4,1
1c0023aa:	c00727b3          	p.insert	a5,a4,0,0
  Bypass.Fields.BypassClock = 1;
1c0023ae:	c09727b3          	p.insert	a5,a4,0,9
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c0023b2:	06f62823          	sw	a5,112(a2)
  InitFlls();
1c0023b6:	3f99                	jal	1c00230c <InitFlls>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_CLUSTER_ON_OFF);
1c0023b8:	457d                	li	a0,31
1c0023ba:	3669                	jal	1c001f44 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_MSP);
1c0023bc:	02000513          	li	a0,32
1c0023c0:	3651                	jal	1c001f44 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_MODE_CHANGED);
1c0023c2:	02100513          	li	a0,33
1c0023c6:	3ebd                	jal	1c001f44 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_OK);
1c0023c8:	02200513          	li	a0,34
1c0023cc:	3ea5                	jal	1c001f44 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_DELAYED);
1c0023ce:	02300513          	li	a0,35
1c0023d2:	3e8d                	jal	1c001f44 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_PICL_OK);
1c0023d4:	02400513          	li	a0,36
1c0023d8:	36b5                	jal	1c001f44 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_SCU_OK);
1c0023da:	02500513          	li	a0,37
1c0023de:	369d                	jal	1c001f44 <soc_eu_fcEventMask_setEvent>
  PMU_Write(DLC_IMR, 0x7);
1c0023e0:	1a1077b7          	lui	a5,0x1a107
1c0023e4:	471d                	li	a4,7
1c0023e6:	00e7a623          	sw	a4,12(a5) # 1a10700c <__l1_end+0xa106fec>
  PMU_Write(DLC_IFR, (MAESTRO_EVENT_PICL_OK|MAESTRO_EVENT_SCU_OK));
1c0023ea:	4761                	li	a4,24
1c0023ec:	00e7a823          	sw	a4,16(a5)
}
1c0023f0:	40b2                	lw	ra,12(sp)
1c0023f2:	0141                	addi	sp,sp,16
1c0023f4:	8082                	ret
1c0023f6:	8082                	ret

1c0023f8 <__rt_fll_init>:


unsigned int __rt_fll_init(int fll)
{
  return FllsFrequency[fll];
1c0023f8:	00251793          	slli	a5,a0,0x2
1c0023fc:	1c005537          	lui	a0,0x1c005
1c002400:	8c450513          	addi	a0,a0,-1852 # 1c0048c4 <SystemStateToSCUFastSeq>
1c002404:	953e                	add	a0,a0,a5
}
1c002406:	5108                	lw	a0,32(a0)
1c002408:	8082                	ret

1c00240a <__rt_fll_deinit>:

void __rt_fll_deinit(int fll)
{
}
1c00240a:	8082                	ret

1c00240c <__rt_flls_constructor>:

void __rt_flls_constructor()
{
}
1c00240c:	8082                	ret

1c00240e <__rt_fll_set_freq>:

unsigned int __rt_fll_set_freq(int fll, unsigned int frequency)
{
  return SetFllFrequency(fll, frequency, 0);
1c00240e:	4601                	li	a2,0
1c002410:	b6dd                	j	1c001ff6 <SetFllFrequency>

1c002412 <__rt_init_cluster_data>:
{
#if defined(EU_VERSION) && EU_VERSION >= 3
  eu_evt_maskSet((1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT));
  rt_team_fork(rt_nb_pe(), cluster_pe_start, NULL);
#endif
}
1c002412:	04050713          	addi	a4,a0,64
1c002416:	00400793          	li	a5,4
1c00241a:	01671613          	slli	a2,a4,0x16
1c00241e:	e6c7b7b3          	p.bclr	a5,a5,19,12
1c002422:	1c0056b7          	lui	a3,0x1c005
1c002426:	97b2                	add	a5,a5,a2
1c002428:	b5c68693          	addi	a3,a3,-1188 # 1c004b5c <_bss_end>
1c00242c:	01c00713          	li	a4,28
1c002430:	8f95                	sub	a5,a5,a3
1c002432:	00f685b3          	add	a1,a3,a5
1c002436:	02e04963          	bgtz	a4,1c002468 <__rt_init_cluster_data+0x56>
1c00243a:	1c0057b7          	lui	a5,0x1c005
1c00243e:	02800713          	li	a4,40
1c002442:	b3478793          	addi	a5,a5,-1228 # 1c004b34 <__rt_fc_cluster_data>
1c002446:	42e507b3          	p.mac	a5,a0,a4
1c00244a:	00201737          	lui	a4,0x201
1c00244e:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c002452:	9732                	add	a4,a4,a2
1c002454:	cb98                	sw	a4,16(a5)
1c002456:	00400713          	li	a4,4
1c00245a:	e6c73733          	p.bclr	a4,a4,19,12
1c00245e:	9732                	add	a4,a4,a2
1c002460:	0007a423          	sw	zero,8(a5)
1c002464:	cbd8                	sw	a4,20(a5)
1c002466:	8082                	ret
1c002468:	0046a80b          	p.lw	a6,4(a3!)
1c00246c:	1771                	addi	a4,a4,-4
1c00246e:	0105a023          	sw	a6,0(a1)
1c002472:	b7c1                	j	1c002432 <__rt_init_cluster_data+0x20>

1c002474 <__rt_cluster_init>:
1c002474:	1c005537          	lui	a0,0x1c005
1c002478:	1141                	addi	sp,sp,-16
1c00247a:	02800613          	li	a2,40
1c00247e:	4581                	li	a1,0
1c002480:	b3450513          	addi	a0,a0,-1228 # 1c004b34 <__rt_fc_cluster_data>
1c002484:	c606                	sw	ra,12(sp)
1c002486:	32d000ef          	jal	ra,1c002fb2 <memset>
1c00248a:	1c0045b7          	lui	a1,0x1c004
1c00248e:	2c458593          	addi	a1,a1,708 # 1c0042c4 <__rt_dma_2d>
1c002492:	4525                	li	a0,9
1c002494:	d3dfe0ef          	jal	ra,1c0011d0 <rt_irq_set_handler>
1c002498:	1c0005b7          	lui	a1,0x1c000
1c00249c:	17458593          	addi	a1,a1,372 # 1c000174 <__rt_remote_enqueue_event>
1c0024a0:	4505                	li	a0,1
1c0024a2:	d2ffe0ef          	jal	ra,1c0011d0 <rt_irq_set_handler>
1c0024a6:	4789                	li	a5,2
1c0024a8:	00204737          	lui	a4,0x204
1c0024ac:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c0024b0:	00f72423          	sw	a5,8(a4)
1c0024b4:	1c0005b7          	lui	a1,0x1c000
1c0024b8:	13c58593          	addi	a1,a1,316 # 1c00013c <__rt_bridge_enqueue_event>
1c0024bc:	4511                	li	a0,4
1c0024be:	d13fe0ef          	jal	ra,1c0011d0 <rt_irq_set_handler>
1c0024c2:	47c1                	li	a5,16
1c0024c4:	00204737          	lui	a4,0x204
1c0024c8:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c0024cc:	00f72423          	sw	a5,8(a4)
1c0024d0:	40b2                	lw	ra,12(sp)
1c0024d2:	4501                	li	a0,0
1c0024d4:	0141                	addi	sp,sp,16
1c0024d6:	8082                	ret

1c0024d8 <__rt_cluster_mount_step>:
{
1c0024d8:	7179                	addi	sp,sp,-48
1c0024da:	d04a                	sw	s2,32(sp)
1c0024dc:	ce4e                	sw	s3,28(sp)
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c0024de:	1c0009b7          	lui	s3,0x1c000
  return (void *)(ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ((int)data & 0xFFF));
1c0024e2:	00400913          	li	s2,4
1c0024e6:	08098993          	addi	s3,s3,128 # 1c000080 <_start>
{
1c0024ea:	d422                	sw	s0,40(sp)
1c0024ec:	d606                	sw	ra,44(sp)
1c0024ee:	d226                	sw	s1,36(sp)
1c0024f0:	cc52                	sw	s4,24(sp)
1c0024f2:	842a                	mv	s0,a0
1c0024f4:	e6c93933          	p.bclr	s2,s2,19,12
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c0024f8:	ce09b9b3          	p.bclr	s3,s3,7,0
    switch (cluster->state)
1c0024fc:	4c5c                	lw	a5,28(s0)
1c0024fe:	0217ab63          	p.beqimm	a5,1,1c002534 <__rt_cluster_mount_step+0x5c>
1c002502:	0a27ad63          	p.beqimm	a5,2,1c0025bc <__rt_cluster_mount_step+0xe4>
1c002506:	e7dd                	bnez	a5,1c0025b4 <__rt_cluster_mount_step+0xdc>
  int cid = cluster->cid;
1c002508:	5018                	lw	a4,32(s0)
  cluster->powered_up = 0;
1c00250a:	00042c23          	sw	zero,24(s0)
  if (cid == 0)
1c00250e:	e719                	bnez	a4,1c00251c <__rt_cluster_mount_step+0x44>
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c002510:	5048                	lw	a0,36(s0)
1c002512:	006c                	addi	a1,sp,12
    int pending = 0;
1c002514:	c602                	sw	zero,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c002516:	3b15                	jal	1c00224a <__rt_pmu_cluster_power_up>
    return pending;
1c002518:	47b2                	lw	a5,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c00251a:	cc08                	sw	a0,24(s0)
    cluster->state++;
1c00251c:	4c58                	lw	a4,28(s0)
1c00251e:	0705                	addi	a4,a4,1
1c002520:	cc58                	sw	a4,28(s0)
  while(!end)
1c002522:	dfe9                	beqz	a5,1c0024fc <__rt_cluster_mount_step+0x24>
}
1c002524:	50b2                	lw	ra,44(sp)
1c002526:	5422                	lw	s0,40(sp)
1c002528:	5492                	lw	s1,36(sp)
1c00252a:	5902                	lw	s2,32(sp)
1c00252c:	49f2                	lw	s3,28(sp)
1c00252e:	4a62                	lw	s4,24(sp)
1c002530:	6145                	addi	sp,sp,48
1c002532:	8082                	ret
1c002534:	02042a03          	lw	s4,32(s0)
1c002538:	040a0493          	addi	s1,s4,64
1c00253c:	04da                	slli	s1,s1,0x16
1c00253e:	009907b3          	add	a5,s2,s1
  pool->first_call_fc_for_cl = NULL;
1c002542:	0007a023          	sw	zero,0(a5)
  pool->first_call_fc = NULL;
1c002546:	0007a223          	sw	zero,4(a5)
  pool->last_call_fc = NULL;
1c00254a:	0007a423          	sw	zero,8(a5)
  __rt_cluster_fc_task_lock = 0;
1c00254e:	100007b7          	lui	a5,0x10000
1c002552:	0007ae23          	sw	zero,28(a5) # 1000001c <__rt_cluster_fc_task_lock>
  return __rt_platform;
1c002556:	1c0057b7          	lui	a5,0x1c005
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c00255a:	8b47a783          	lw	a5,-1868(a5) # 1c0048b4 <__rt_platform>
1c00255e:	0017ae63          	p.beqimm	a5,1,1c00257a <__rt_cluster_mount_step+0xa2>
      int init_freq = __rt_fll_init(__RT_FLL_CL);
1c002562:	4505                	li	a0,1
1c002564:	3d51                	jal	1c0023f8 <__rt_fll_init>

  #if defined(FLL_VERSION)

  static inline int rt_freq_get(rt_freq_domain_e domain)
  {
    return __rt_freq_domains[domain];
1c002566:	1c0057b7          	lui	a5,0x1c005
1c00256a:	b2478793          	addi	a5,a5,-1244 # 1c004b24 <__rt_freq_domains>
1c00256e:	43cc                	lw	a1,4(a5)
      if (freq)
1c002570:	c5a1                	beqz	a1,1c0025b8 <__rt_cluster_mount_step+0xe0>
    return rt_freq_set_and_get(domain, freq, NULL);
1c002572:	4601                	li	a2,0
1c002574:	4505                	li	a0,1
1c002576:	91bff0ef          	jal	ra,1c001e90 <rt_freq_set_and_get>
    __rt_init_cluster_data(cid);
1c00257a:	8552                	mv	a0,s4
1c00257c:	3d59                	jal	1c002412 <__rt_init_cluster_data>
    __rt_alloc_init_l1(cid);
1c00257e:	8552                	mv	a0,s4
1c002580:	c44ff0ef          	jal	ra,1c0019c4 <__rt_alloc_init_l1>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
1c002584:	002017b7          	lui	a5,0x201
1c002588:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c00258c:	577d                	li	a4,-1
1c00258e:	00e4e7a3          	p.sw	a4,a5(s1)
1c002592:	002007b7          	lui	a5,0x200
1c002596:	04078793          	addi	a5,a5,64 # 200040 <__L2+0x180040>
1c00259a:	97a6                	add	a5,a5,s1
1c00259c:	008250fb          	lp.setupi	x1,8,1c0025a4 <__rt_cluster_mount_step+0xcc>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c0025a0:	0137a22b          	p.sw	s3,4(a5!)
1c0025a4:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c0025a6:	002007b7          	lui	a5,0x200
1c0025aa:	07a1                	addi	a5,a5,8
1c0025ac:	0ff00713          	li	a4,255
1c0025b0:	00e4e7a3          	p.sw	a4,a5(s1)
    switch (cluster->state)
1c0025b4:	4781                	li	a5,0
1c0025b6:	b79d                	j	1c00251c <__rt_cluster_mount_step+0x44>
    __rt_freq_domains[domain] = freq;
1c0025b8:	c3c8                	sw	a0,4(a5)
1c0025ba:	b7c1                	j	1c00257a <__rt_cluster_mount_step+0xa2>
        __rt_event_restore(cluster->mount_event);
1c0025bc:	505c                	lw	a5,36(s0)
  event->implem.pending = event->implem.saved_pending;
1c0025be:	5bd8                	lw	a4,52(a5)
1c0025c0:	d3d8                	sw	a4,36(a5)
  event->arg[0] = (uintptr_t)event->implem.saved_callback;
1c0025c2:	57d8                	lw	a4,44(a5)
1c0025c4:	c3d8                	sw	a4,4(a5)
  event->arg[1] = (uintptr_t)event->implem.saved_arg;
1c0025c6:	5b98                	lw	a4,48(a5)
1c0025c8:	c798                	sw	a4,8(a5)
  event->implem.saved_pending = 0;
1c0025ca:	0207aa23          	sw	zero,52(a5) # 200034 <__L2+0x180034>
        __rt_event_enqueue(cluster->mount_event);
1c0025ce:	505c                	lw	a5,36(s0)
  if (sched->first) {
1c0025d0:	01c02703          	lw	a4,28(zero) # 1c <_l1_preload_size>
  event->next = NULL;
1c0025d4:	0007a023          	sw	zero,0(a5)
  if (sched->first) {
1c0025d8:	cb01                	beqz	a4,1c0025e8 <__rt_cluster_mount_step+0x110>
    sched->last->next = event;
1c0025da:	02002703          	lw	a4,32(zero) # 20 <_l1_preload_size+0x4>
1c0025de:	c31c                	sw	a5,0(a4)
  sched->last = event;
1c0025e0:	02f02023          	sw	a5,32(zero) # 20 <_l1_preload_size+0x4>
        end = 1;
1c0025e4:	4785                	li	a5,1
1c0025e6:	bf1d                	j	1c00251c <__rt_cluster_mount_step+0x44>
    sched->first = event;
1c0025e8:	00f02e23          	sw	a5,28(zero) # 1c <_l1_preload_size>
1c0025ec:	bfd5                	j	1c0025e0 <__rt_cluster_mount_step+0x108>

1c0025ee <pi_cluster_conf_init>:
  conf->id = 0;
1c0025ee:	00052223          	sw	zero,4(a0)
}
1c0025f2:	8082                	ret

1c0025f4 <pi_cluster_open>:
{
1c0025f4:	1101                	addi	sp,sp,-32
1c0025f6:	ce06                	sw	ra,28(sp)
1c0025f8:	cc22                	sw	s0,24(sp)
1c0025fa:	ca26                	sw	s1,20(sp)
1c0025fc:	c84a                	sw	s2,16(sp)
1c0025fe:	c64e                	sw	s3,12(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c002600:	30047973          	csrrci	s2,mstatus,8
  struct pi_cluster_conf *conf = (struct pi_cluster_conf *)cluster_dev->config;
1c002604:	00452983          	lw	s3,4(a0)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c002608:	1c0054b7          	lui	s1,0x1c005
1c00260c:	02800793          	li	a5,40
  int cid = conf->id;
1c002610:	0049a703          	lw	a4,4(s3)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c002614:	b3448493          	addi	s1,s1,-1228 # 1c004b34 <__rt_fc_cluster_data>
1c002618:	42f704b3          	p.mac	s1,a4,a5
1c00261c:	c504                	sw	s1,8(a0)
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c00261e:	920ff0ef          	jal	ra,1c00173e <__rt_wait_event_prepare_blocking>
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c002622:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002626:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c00262a:	ca5797b3          	p.extractu	a5,a5,5,5
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c00262e:	842a                	mv	s0,a0
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c002630:	04e79463          	bne	a5,a4,1c002678 <pi_cluster_open+0x84>
  event->implem.saved_pending = event->implem.pending;
1c002634:	515c                	lw	a5,36(a0)
    cluster->state = RT_CLUSTER_MOUNT_START;
1c002636:	0004ae23          	sw	zero,28(s1)
    cluster->mount_event = event;
1c00263a:	d0c8                	sw	a0,36(s1)
1c00263c:	d95c                	sw	a5,52(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c00263e:	415c                	lw	a5,4(a0)
  event->implem.keep = 0;
1c002640:	02052423          	sw	zero,40(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c002644:	d55c                	sw	a5,44(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c002646:	451c                	lw	a5,8(a0)
  event->arg[1] = (uintptr_t)arg;
1c002648:	c504                	sw	s1,8(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c00264a:	d91c                	sw	a5,48(a0)
  event->arg[0] = (uintptr_t)callback;
1c00264c:	1c0027b7          	lui	a5,0x1c002
1c002650:	4d878793          	addi	a5,a5,1240 # 1c0024d8 <__rt_cluster_mount_step>
1c002654:	c15c                	sw	a5,4(a0)
  event->implem.pending = 1;  
1c002656:	4785                	li	a5,1
1c002658:	d15c                	sw	a5,36(a0)
    __rt_cluster_mount_step((void *)cluster);
1c00265a:	8526                	mv	a0,s1
1c00265c:	3db5                	jal	1c0024d8 <__rt_cluster_mount_step>
  __rt_wait_event(event);
1c00265e:	8522                	mv	a0,s0
1c002660:	a2eff0ef          	jal	ra,1c00188e <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c002664:	30091073          	csrw	mstatus,s2
}
1c002668:	40f2                	lw	ra,28(sp)
1c00266a:	4462                	lw	s0,24(sp)
1c00266c:	44d2                	lw	s1,20(sp)
1c00266e:	4942                	lw	s2,16(sp)
1c002670:	49b2                	lw	s3,12(sp)
1c002672:	4501                	li	a0,0
1c002674:	6105                	addi	sp,sp,32
1c002676:	8082                	ret
  if (__rt_cluster_mount(&__rt_fc_cluster_data[cid], conf->id, 0, event))
1c002678:	0049a483          	lw	s1,4(s3)
    __rt_init_cluster_data(cid);
1c00267c:	8526                	mv	a0,s1
1c00267e:	3b51                	jal	1c002412 <__rt_init_cluster_data>
1c002680:	04048513          	addi	a0,s1,64
1c002684:	002017b7          	lui	a5,0x201
1c002688:	055a                	slli	a0,a0,0x16
1c00268a:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c00268e:	577d                	li	a4,-1
1c002690:	00e567a3          	p.sw	a4,a5(a0)
1c002694:	002007b7          	lui	a5,0x200
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c002698:	1c000737          	lui	a4,0x1c000
1c00269c:	04478793          	addi	a5,a5,68 # 200044 <__L2+0x180044>
1c0026a0:	08070713          	addi	a4,a4,128 # 1c000080 <_start>
1c0026a4:	97aa                	add	a5,a5,a0
1c0026a6:	ce073733          	p.bclr	a4,a4,7,0
1c0026aa:	007250fb          	lp.setupi	x1,7,1c0026b2 <pi_cluster_open+0xbe>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c0026ae:	00e7a22b          	p.sw	a4,4(a5!)
1c0026b2:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c0026b4:	002007b7          	lui	a5,0x200
1c0026b8:	07a1                	addi	a5,a5,8
1c0026ba:	577d                	li	a4,-1
1c0026bc:	00e567a3          	p.sw	a4,a5(a0)
    rt_event_push(event);
1c0026c0:	8522                	mv	a0,s0
1c0026c2:	944ff0ef          	jal	ra,1c001806 <rt_event_push>
1c0026c6:	bf61                	j	1c00265e <pi_cluster_open+0x6a>

1c0026c8 <pi_cluster_close>:
  __rt_cluster_unmount(data->cid, 0, NULL);
1c0026c8:	451c                	lw	a5,8(a0)
{
1c0026ca:	1101                	addi	sp,sp,-32
1c0026cc:	cc22                	sw	s0,24(sp)
  __rt_cluster_unmount(data->cid, 0, NULL);
1c0026ce:	5380                	lw	s0,32(a5)
1c0026d0:	1c0057b7          	lui	a5,0x1c005
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c0026d4:	8b47a783          	lw	a5,-1868(a5) # 1c0048b4 <__rt_platform>
{
1c0026d8:	ce06                	sw	ra,28(sp)
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c0026da:	0017a463          	p.beqimm	a5,1,1c0026e2 <pi_cluster_close+0x1a>
      __rt_fll_deinit(__RT_FLL_CL);
1c0026de:	4505                	li	a0,1
1c0026e0:	332d                	jal	1c00240a <__rt_fll_deinit>
    int pending = 0;
1c0026e2:	c602                	sw	zero,12(sp)
  if (cid == 0) __rt_pmu_cluster_power_down(event, &pending);
1c0026e4:	e409                	bnez	s0,1c0026ee <pi_cluster_close+0x26>
1c0026e6:	006c                	addi	a1,sp,12
1c0026e8:	4501                	li	a0,0
1c0026ea:	881ff0ef          	jal	ra,1c001f6a <__rt_pmu_cluster_power_down>
}
1c0026ee:	40f2                	lw	ra,28(sp)
1c0026f0:	4462                	lw	s0,24(sp)
1c0026f2:	4501                	li	a0,0
1c0026f4:	6105                	addi	sp,sp,32
1c0026f6:	8082                	ret

1c0026f8 <__rt_cluster_push_fc_event>:
  while (rt_tas_lock_32((int)&__rt_cluster_fc_task_lock) == -1)
1c0026f8:	100006b7          	lui	a3,0x10000
1c0026fc:	01c68693          	addi	a3,a3,28 # 1000001c <__rt_cluster_fc_task_lock>
  return addr | (1<<ARCHI_L1_TAS_BIT);
1c002700:	c146c5b3          	p.bset	a1,a3,0,20
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c002704:	4709                	li	a4,2
1c002706:	002047b7          	lui	a5,0x204
  signed int result = *(volatile signed int *)__rt_tas_addr(addr);
1c00270a:	4190                	lw	a2,0(a1)
1c00270c:	05f62063          	p.beqimm	a2,-1,1c00274c <__rt_cluster_push_fc_event+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002710:	01402773          	csrr	a4,uhartid
  while(data->events != NULL)
1c002714:	1c0057b7          	lui	a5,0x1c005
  return (hart_id >> 5) & 0x3f;
1c002718:	8715                	srai	a4,a4,0x5
1c00271a:	f2673733          	p.bclr	a4,a4,25,6
1c00271e:	02800613          	li	a2,40
1c002722:	b3478793          	addi	a5,a5,-1228 # 1c004b34 <__rt_fc_cluster_data>
1c002726:	42c707b3          	p.mac	a5,a4,a2
1c00272a:	4609                	li	a2,2
1c00272c:	00204737          	lui	a4,0x204
1c002730:	43cc                	lw	a1,4(a5)
1c002732:	e585                	bnez	a1,1c00275a <__rt_cluster_push_fc_event+0x62>
  data->events = event;
1c002734:	c3c8                	sw	a0,4(a5)
  pulp_write32(evtAddr, coreSet);
1c002736:	1b2017b7          	lui	a5,0x1b201
1c00273a:	e007a223          	sw	zero,-508(a5) # 1b200e04 <__fc_tcdm_end+0x1ffa34>
  *(volatile signed int *)addr = value;
1c00273e:	0006a023          	sw	zero,0(a3)
1c002742:	002047b7          	lui	a5,0x204
1c002746:	1007a223          	sw	zero,260(a5) # 204104 <__L2+0x184104>
}
1c00274a:	8082                	ret
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00274c:	00e7a423          	sw	a4,8(a5)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c002750:	03c7e603          	p.elw	a2,60(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c002754:	00e7a223          	sw	a4,4(a5)
1c002758:	bf4d                	j	1c00270a <__rt_cluster_push_fc_event+0x12>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00275a:	00c72423          	sw	a2,8(a4) # 204008 <__L2+0x184008>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c00275e:	03c76583          	p.elw	a1,60(a4)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c002762:	00c72223          	sw	a2,4(a4)
1c002766:	b7e9                	j	1c002730 <__rt_cluster_push_fc_event+0x38>

1c002768 <__rt_cluster_new>:
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c002768:	1c0025b7          	lui	a1,0x1c002
{
1c00276c:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c00276e:	4601                	li	a2,0
1c002770:	47458593          	addi	a1,a1,1140 # 1c002474 <__rt_cluster_init>
1c002774:	4501                	li	a0,0
{
1c002776:	c606                	sw	ra,12(sp)
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c002778:	bc5fe0ef          	jal	ra,1c00133c <__rt_cbsys_add>
  if (err) rt_fatal("Unable to initialize time driver\n");
1c00277c:	c10d                	beqz	a0,1c00279e <__rt_cluster_new+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00277e:	01402673          	csrr	a2,uhartid
1c002782:	1c004537          	lui	a0,0x1c004
  return (hart_id >> 5) & 0x3f;
1c002786:	40565593          	srai	a1,a2,0x5
1c00278a:	f265b5b3          	p.bclr	a1,a1,25,6
1c00278e:	f4563633          	p.bclr	a2,a2,26,5
1c002792:	60850513          	addi	a0,a0,1544 # 1c004608 <__clz_tab+0x1b4>
1c002796:	2f5000ef          	jal	ra,1c00328a <printf>
1c00279a:	25d000ef          	jal	ra,1c0031f6 <abort>
}
1c00279e:	40b2                	lw	ra,12(sp)
1c0027a0:	0141                	addi	sp,sp,16
1c0027a2:	8082                	ret

1c0027a4 <__rt_cluster_pulpos_emu_init>:
static struct pi_device *__rt_fc_cluster_device;
static struct pi_cluster_task __rt_pulpos_emu_global_cluster_task;


static void __attribute__((constructor)) __rt_cluster_pulpos_emu_init()
{
1c0027a4:	1141                	addi	sp,sp,-16
  int nb_cluster = rt_nb_cluster();

  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c0027a6:	45b1                	li	a1,12
1c0027a8:	4505                	li	a0,1
{
1c0027aa:	c606                	sw	ra,12(sp)
  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c0027ac:	9eaff0ef          	jal	ra,1c001996 <rt_alloc>
1c0027b0:	1c0057b7          	lui	a5,0x1c005
1c0027b4:	aea7a623          	sw	a0,-1300(a5) # 1c004aec <__rt_fc_cluster_device>
  if (__rt_fc_cluster_device == NULL) {
1c0027b8:	e10d                	bnez	a0,1c0027da <__rt_cluster_pulpos_emu_init+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0027ba:	01402673          	csrr	a2,uhartid
    rt_fatal("Unable to allocate cluster control structure\n");
1c0027be:	1c004537          	lui	a0,0x1c004
  return (hart_id >> 5) & 0x3f;
1c0027c2:	40565593          	srai	a1,a2,0x5
1c0027c6:	f265b5b3          	p.bclr	a1,a1,25,6
1c0027ca:	f4563633          	p.bclr	a2,a2,26,5
1c0027ce:	65050513          	addi	a0,a0,1616 # 1c004650 <__clz_tab+0x1fc>
1c0027d2:	2b9000ef          	jal	ra,1c00328a <printf>
1c0027d6:	221000ef          	jal	ra,1c0031f6 <abort>
    return;
  }
}
1c0027da:	40b2                	lw	ra,12(sp)
1c0027dc:	0141                	addi	sp,sp,16
1c0027de:	8082                	ret

1c0027e0 <rt_cluster_call>:

int rt_cluster_call(rt_cluster_call_t *_call, int cid, void (*entry)(void *arg), void *arg, void *stacks, int master_stack_size, int slave_stack_size, int nb_pe, rt_event_t *event)
{
1c0027e0:	7139                	addi	sp,sp,-64
1c0027e2:	d84a                	sw	s2,48(sp)
1c0027e4:	4906                	lw	s2,64(sp)
1c0027e6:	dc22                	sw	s0,56(sp)
1c0027e8:	842e                	mv	s0,a1
1c0027ea:	de06                	sw	ra,60(sp)
1c0027ec:	da26                	sw	s1,52(sp)
1c0027ee:	d64e                	sw	s3,44(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0027f0:	300479f3          	csrrci	s3,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c0027f4:	84ca                	mv	s1,s2
  if (likely(event != NULL)) return event;
1c0027f6:	02091163          	bnez	s2,1c002818 <rt_cluster_call+0x38>
  return __rt_wait_event_prepare_blocking();
1c0027fa:	ce32                	sw	a2,28(sp)
1c0027fc:	cc36                	sw	a3,24(sp)
1c0027fe:	ca3a                	sw	a4,20(sp)
1c002800:	c83e                	sw	a5,16(sp)
1c002802:	c642                	sw	a6,12(sp)
1c002804:	c446                	sw	a7,8(sp)
1c002806:	f39fe0ef          	jal	ra,1c00173e <__rt_wait_event_prepare_blocking>
1c00280a:	48a2                	lw	a7,8(sp)
1c00280c:	4832                	lw	a6,12(sp)
1c00280e:	47c2                	lw	a5,16(sp)
1c002810:	4752                	lw	a4,20(sp)
1c002812:	46e2                	lw	a3,24(sp)
1c002814:	4672                	lw	a2,28(sp)
1c002816:	84aa                	mv	s1,a0
static inline struct pi_cluster_task *pi_cluster_task(struct pi_cluster_task *task, void (*entry)(void*), void *arg)
{
    #if defined(PMSIS_DRIVERS)
    memset(task, 0, sizeof(struct pi_cluster_task));
    #endif  /* PMSIS_DRIVERS */
    task->entry = entry;
1c002818:	1c0055b7          	lui	a1,0x1c005
1c00281c:	99058513          	addi	a0,a1,-1648 # 1c004990 <_edata>
  struct pi_cluster_task *task = &__rt_pulpos_emu_global_cluster_task;

  pi_cluster_task(task, entry, arg);

  task->stacks = stacks;
  task->stack_size = master_stack_size;
1c002820:	c55c                	sw	a5,12(a0)
  task->slave_stack_size = slave_stack_size;
  task->nb_cores = nb_pe;

  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c002822:	1c0057b7          	lui	a5,0x1c005
1c002826:	c110                	sw	a2,0(a0)
    task->arg = arg;
1c002828:	c154                	sw	a3,4(a0)
  task->stacks = stacks;
1c00282a:	c518                	sw	a4,8(a0)
  task->slave_stack_size = slave_stack_size;
1c00282c:	01052823          	sw	a6,16(a0)
  task->nb_cores = nb_pe;
1c002830:	01152a23          	sw	a7,20(a0)
  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c002834:	aec7a503          	lw	a0,-1300(a5) # 1c004aec <__rt_fc_cluster_device>
1c002838:	47b1                	li	a5,12
1c00283a:	8626                	mv	a2,s1
1c00283c:	42f40533          	p.mac	a0,s0,a5
1c002840:	99058593          	addi	a1,a1,-1648
1c002844:	2049                	jal	1c0028c6 <pi_cluster_send_task_to_cl_async>
1c002846:	842a                	mv	s0,a0
1c002848:	cd01                	beqz	a0,1c002860 <rt_cluster_call+0x80>
  __builtin_pulp_spr_write(reg, val);
1c00284a:	30099073          	csrw	mstatus,s3
  {
  	rt_irq_restore(irq);
  	return -1;
1c00284e:	547d                	li	s0,-1
  __rt_wait_event_check(event, call_event);

  rt_irq_restore(irq);

  return 0;
}
1c002850:	8522                	mv	a0,s0
1c002852:	50f2                	lw	ra,60(sp)
1c002854:	5462                	lw	s0,56(sp)
1c002856:	54d2                	lw	s1,52(sp)
1c002858:	5942                	lw	s2,48(sp)
1c00285a:	59b2                	lw	s3,44(sp)
1c00285c:	6121                	addi	sp,sp,64
1c00285e:	8082                	ret
  if (event == NULL) __rt_wait_event(call_event);
1c002860:	00091563          	bnez	s2,1c00286a <rt_cluster_call+0x8a>
1c002864:	8526                	mv	a0,s1
1c002866:	828ff0ef          	jal	ra,1c00188e <__rt_wait_event>
1c00286a:	30099073          	csrw	mstatus,s3
  return 0;
1c00286e:	b7cd                	j	1c002850 <rt_cluster_call+0x70>

1c002870 <rt_cluster_mount>:

void rt_cluster_mount(int mount, int cid, int flags, rt_event_t *event)
{
1c002870:	7139                	addi	sp,sp,-64
1c002872:	dc22                	sw	s0,56(sp)
1c002874:	da26                	sw	s1,52(sp)
1c002876:	d84a                	sw	s2,48(sp)
1c002878:	4431                	li	s0,12
1c00287a:	1c0054b7          	lui	s1,0x1c005
1c00287e:	de06                	sw	ra,60(sp)
1c002880:	d64e                	sw	s3,44(sp)
1c002882:	8936                	mv	s2,a3
1c002884:	02858433          	mul	s0,a1,s0
1c002888:	aec48493          	addi	s1,s1,-1300 # 1c004aec <__rt_fc_cluster_device>
  if (mount)
1c00288c:	c90d                	beqz	a0,1c0028be <rt_cluster_mount+0x4e>
  {
    struct pi_cluster_conf conf;
    pi_cluster_conf_init(&conf);
1c00288e:	0028                	addi	a0,sp,8
1c002890:	89ae                	mv	s3,a1
1c002892:	3bb1                	jal	1c0025ee <pi_cluster_conf_init>
    pi_open_from_conf(&__rt_fc_cluster_device[cid], &conf);
1c002894:	4088                	lw	a0,0(s1)
1c002896:	002c                	addi	a1,sp,8
1c002898:	9522                	add	a0,a0,s0
1c00289a:	933fe0ef          	jal	ra,1c0011cc <pi_open_from_conf>
    conf.id = cid;
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c00289e:	4088                	lw	a0,0(s1)
    conf.id = cid;
1c0028a0:	c64e                	sw	s3,12(sp)
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c0028a2:	9522                	add	a0,a0,s0
1c0028a4:	3b81                	jal	1c0025f4 <pi_cluster_open>
  else
  {
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
  }

  if (event)
1c0028a6:	00090563          	beqz	s2,1c0028b0 <rt_cluster_mount+0x40>
    rt_event_push(event);
1c0028aa:	854a                	mv	a0,s2
1c0028ac:	f5bfe0ef          	jal	ra,1c001806 <rt_event_push>
}
1c0028b0:	50f2                	lw	ra,60(sp)
1c0028b2:	5462                	lw	s0,56(sp)
1c0028b4:	54d2                	lw	s1,52(sp)
1c0028b6:	5942                	lw	s2,48(sp)
1c0028b8:	59b2                	lw	s3,44(sp)
1c0028ba:	6121                	addi	sp,sp,64
1c0028bc:	8082                	ret
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
1c0028be:	4088                	lw	a0,0(s1)
1c0028c0:	9522                	add	a0,a0,s0
1c0028c2:	3519                	jal	1c0026c8 <pi_cluster_close>
1c0028c4:	b7cd                	j	1c0028a6 <rt_cluster_mount+0x36>

1c0028c6 <pi_cluster_send_task_to_cl_async>:
  }
}
#endif

int pi_cluster_send_task_to_cl_async(struct pi_device *device, struct pi_cluster_task *task, pi_task_t *async_task)
{
1c0028c6:	1101                	addi	sp,sp,-32
1c0028c8:	ca26                	sw	s1,20(sp)
  rt_fc_cluster_data_t *data = (rt_fc_cluster_data_t *)device->data;
1c0028ca:	4504                	lw	s1,8(a0)
{
1c0028cc:	cc22                	sw	s0,24(sp)
1c0028ce:	c256                	sw	s5,4(sp)
1c0028d0:	842e                	mv	s0,a1
1c0028d2:	8ab2                	mv	s5,a2
1c0028d4:	ce06                	sw	ra,28(sp)
1c0028d6:	c84a                	sw	s2,16(sp)
1c0028d8:	c64e                	sw	s3,12(sp)
1c0028da:	c452                	sw	s4,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0028dc:	30047a73          	csrrci	s4,mstatus,8

  int lock = __rt_cluster_lock(data);

  __rt_task_init(async_task);
  
  task->implem.pending = 1;
1c0028e0:	4785                	li	a5,1

void __rt_event_sched_init();

static inline void __rt_task_init(pi_task_t *task)
{
  task->done = 0;
1c0028e2:	00060a23          	sb	zero,20(a2)
1c0028e6:	d1dc                	sw	a5,36(a1)

  rt_cluster_call_pool_t *cl_data = data->pool;

  if (task->nb_cores == 0)
1c0028e8:	49dc                	lw	a5,20(a1)
  rt_cluster_call_pool_t *cl_data = data->pool;
1c0028ea:	0144a983          	lw	s3,20(s1)
  if (task->nb_cores == 0)
1c0028ee:	e399                	bnez	a5,1c0028f4 <pi_cluster_send_task_to_cl_async+0x2e>
    task->nb_cores = pi_cl_cluster_nb_cores();
1c0028f0:	47a1                	li	a5,8
1c0028f2:	c9dc                	sw	a5,20(a1)

  if (task->stacks == NULL)
1c0028f4:	441c                	lw	a5,8(s0)
1c0028f6:	ef85                	bnez	a5,1c00292e <pi_cluster_send_task_to_cl_async+0x68>
  {
    if (task->stack_size == 0)
1c0028f8:	445c                	lw	a5,12(s0)
1c0028fa:	eb81                	bnez	a5,1c00290a <pi_cluster_send_task_to_cl_async+0x44>
    {
      task->stack_size = 0x800;
1c0028fc:	6785                	lui	a5,0x1
1c0028fe:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c002902:	c45c                	sw	a5,12(s0)
      task->slave_stack_size = 0x400;
1c002904:	40000793          	li	a5,1024
1c002908:	c81c                	sw	a5,16(s0)
    }

    if (task->slave_stack_size == 0)
1c00290a:	481c                	lw	a5,16(s0)
1c00290c:	00c42903          	lw	s2,12(s0)
1c002910:	e399                	bnez	a5,1c002916 <pi_cluster_send_task_to_cl_async+0x50>
      task->slave_stack_size = task->stack_size;
1c002912:	01242823          	sw	s2,16(s0)

    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c002916:	485c                	lw	a5,20(s0)
1c002918:	4818                	lw	a4,16(s0)

    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c00291a:	448c                	lw	a1,8(s1)
    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c00291c:	17fd                	addi	a5,a5,-1
1c00291e:	42e78933          	p.mac	s2,a5,a4
    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c002922:	c9b5                	beqz	a1,1c002996 <pi_cluster_send_task_to_cl_async+0xd0>
1c002924:	44d0                	lw	a2,12(s1)
1c002926:	05261f63          	bne	a2,s2,1c002984 <pi_cluster_send_task_to_cl_async+0xbe>

      if (data->stacks == NULL)
        goto error;
    }

    task->stacks = data->stacks;
1c00292a:	449c                	lw	a5,8(s1)
1c00292c:	c41c                	sw	a5,8(s0)

  task->completion_callback = async_task;
#ifdef ARCHI_HAS_CC
  task->implem.core_mask = (1<<(task->nb_cores-1)) - 1;
#else
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c00292e:	4858                	lw	a4,20(s0)
1c002930:	4785                	li	a5,1
  task->completion_callback = async_task;
1c002932:	01542c23          	sw	s5,24(s0)
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c002936:	00e797b3          	sll	a5,a5,a4
1c00293a:	17fd                	addi	a5,a5,-1
1c00293c:	d41c                	sw	a5,40(s0)
#endif

  task->next = NULL;
1c00293e:	02042023          	sw	zero,32(s0)

  rt_compiler_barrier();

  if (cl_data->last_call_fc)
1c002942:	0089a783          	lw	a5,8(s3)
1c002946:	cbb5                	beqz	a5,1c0029ba <pi_cluster_send_task_to_cl_async+0xf4>
  {
    cl_data->last_call_fc->next = task;
1c002948:	d380                	sw	s0,32(a5)
  else
  {
    cl_data->first_call_fc = task;
  }

  cl_data->last_call_fc = task;
1c00294a:	0089a423          	sw	s0,8(s3)

  rt_compiler_barrier();
  
  if (cl_data->first_call_fc_for_cl == NULL)
1c00294e:	0009a783          	lw	a5,0(s3)
1c002952:	e399                	bnez	a5,1c002958 <pi_cluster_send_task_to_cl_async+0x92>
    cl_data->first_call_fc_for_cl = task;
1c002954:	0089a023          	sw	s0,0(s3)
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c002958:	509c                	lw	a5,32(s1)
  pulp_write32(evtAddr, coreSet);
1c00295a:	00201737          	lui	a4,0x201
1c00295e:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c002962:	04078793          	addi	a5,a5,64
1c002966:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c002968:	0007e723          	p.sw	zero,a4(a5)
  __builtin_pulp_spr_write(reg, val);
1c00296c:	300a1073          	csrw	mstatus,s4
  rt_compiler_barrier();
  eu_evt_trig(eu_evt_trig_cluster_addr(data->cid, RT_CLUSTER_CALL_EVT), 0);

  __rt_cluster_unlock(data, lock);

  return 0;
1c002970:	4501                	li	a0,0

error:
  __rt_cluster_unlock(data, lock);
  return -1;
}
1c002972:	40f2                	lw	ra,28(sp)
1c002974:	4462                	lw	s0,24(sp)
1c002976:	44d2                	lw	s1,20(sp)
1c002978:	4942                	lw	s2,16(sp)
1c00297a:	49b2                	lw	s3,12(sp)
1c00297c:	4a22                	lw	s4,8(sp)
1c00297e:	4a92                	lw	s5,4(sp)
1c002980:	6105                	addi	sp,sp,32
1c002982:	8082                	ret

#if defined(ARCHI_HAS_L1)

extern rt_alloc_t *__rt_alloc_l1;

static inline rt_alloc_t *rt_alloc_l1(int cid) { return &__rt_alloc_l1[cid]; }
1c002984:	509c                	lw	a5,32(s1)
1c002986:	1c005737          	lui	a4,0x1c005
1c00298a:	b1472503          	lw	a0,-1260(a4) # 1c004b14 <__rt_alloc_l1>
1c00298e:	078a                	slli	a5,a5,0x2
        rt_user_free(rt_alloc_l1(data->cid), data->stacks, data->stacks_size);
1c002990:	953e                	add	a0,a0,a5
1c002992:	fb9fe0ef          	jal	ra,1c00194a <rt_user_free>
1c002996:	509c                	lw	a5,32(s1)
1c002998:	1c005737          	lui	a4,0x1c005
1c00299c:	b1472503          	lw	a0,-1260(a4) # 1c004b14 <__rt_alloc_l1>
1c0029a0:	078a                	slli	a5,a5,0x2
      data->stacks_size = stacks_size;
1c0029a2:	0124a623          	sw	s2,12(s1)
      data->stacks = rt_user_alloc(rt_alloc_l1(data->cid), stacks_size);
1c0029a6:	85ca                	mv	a1,s2
1c0029a8:	953e                	add	a0,a0,a5
1c0029aa:	f59fe0ef          	jal	ra,1c001902 <rt_user_alloc>
1c0029ae:	c488                	sw	a0,8(s1)
      if (data->stacks == NULL)
1c0029b0:	fd2d                	bnez	a0,1c00292a <pi_cluster_send_task_to_cl_async+0x64>
1c0029b2:	300a1073          	csrw	mstatus,s4
  return -1;
1c0029b6:	557d                	li	a0,-1
1c0029b8:	bf6d                	j	1c002972 <pi_cluster_send_task_to_cl_async+0xac>
    cl_data->first_call_fc = task;
1c0029ba:	0089a223          	sw	s0,4(s3)
1c0029be:	b771                	j	1c00294a <pi_cluster_send_task_to_cl_async+0x84>

1c0029c0 <pi_cluster_send_task_to_cl>:



int pi_cluster_send_task_to_cl(struct pi_device *device, struct pi_cluster_task *task)
{
1c0029c0:	7175                	addi	sp,sp,-144

extern void __pi_yield();

static inline struct pi_task *pi_task_block(struct pi_task *task)
{
  task->id = PI_TASK_NONE_ID;
1c0029c2:	4785                	li	a5,1
  pi_task_t fc_task;

  pi_task_block(&fc_task);

  if (pi_cluster_send_task_to_cl_async(device, task, &fc_task))
1c0029c4:	860a                	mv	a2,sp
{
1c0029c6:	c522                	sw	s0,136(sp)
1c0029c8:	c706                	sw	ra,140(sp)
1c0029ca:	c326                	sw	s1,132(sp)
1c0029cc:	cc3e                	sw	a5,24(sp)
  task->arg[0] = (uint32_t)0;
1c0029ce:	c202                	sw	zero,4(sp)
  task->implem.keep = 1;
1c0029d0:	d43e                	sw	a5,40(sp)
1c0029d2:	00010a23          	sb	zero,20(sp)
  if (pi_cluster_send_task_to_cl_async(device, task, &fc_task))
1c0029d6:	3dc5                	jal	1c0028c6 <pi_cluster_send_task_to_cl_async>
1c0029d8:	842a                	mv	s0,a0
1c0029da:	cd11                	beqz	a0,1c0029f6 <pi_cluster_send_task_to_cl+0x36>
  {
    return -1;
1c0029dc:	547d                	li	s0,-1
1c0029de:	a839                	j	1c0029fc <pi_cluster_send_task_to_cl+0x3c>
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0029e0:	300474f3          	csrrci	s1,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c0029e4:	4585                	li	a1,1
1c0029e6:	e3ffd517          	auipc	a0,0xe3ffd
1c0029ea:	63650513          	addi	a0,a0,1590 # 1c <_l1_preload_size>
1c0029ee:	e3dfe0ef          	jal	ra,1c00182a <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c0029f2:	30049073          	csrw	mstatus,s1

#endif

static inline void pi_task_wait_on(struct pi_task *task)
{
  while(!task->done)
1c0029f6:	01410783          	lb	a5,20(sp)
1c0029fa:	d3fd                	beqz	a5,1c0029e0 <pi_cluster_send_task_to_cl+0x20>
  }

  pi_task_wait_on(&fc_task);

  return 0;
}
1c0029fc:	8522                	mv	a0,s0
1c0029fe:	40ba                	lw	ra,140(sp)
1c002a00:	442a                	lw	s0,136(sp)
1c002a02:	449a                	lw	s1,132(sp)
1c002a04:	6149                	addi	sp,sp,144
1c002a06:	8082                	ret

1c002a08 <rt_padframe_set>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c002a08:	300476f3          	csrrci	a3,mstatus,8

void rt_padframe_set(rt_padframe_profile_t *profile)
{
  int irq = rt_irq_disable();

  unsigned int *config = profile->config;
1c002a0c:	4158                	lw	a4,4(a0)
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id), value);
1c002a0e:	1a1047b7          	lui	a5,0x1a104
1c002a12:	14078613          	addi	a2,a5,320 # 1a104140 <__l1_end+0xa104120>

  for (int i=0; i<ARCHI_APB_SOC_PADFUN_NB; i++)
  {
    hal_apb_soc_padfun_set(i, config[i]);
1c002a16:	430c                	lw	a1,0(a4)
1c002a18:	c20c                	sw	a1,0(a2)
1c002a1a:	434c                	lw	a1,4(a4)
1c002a1c:	14478613          	addi	a2,a5,324
1c002a20:	14878793          	addi	a5,a5,328
1c002a24:	c20c                	sw	a1,0(a2)
1c002a26:	4718                	lw	a4,8(a4)
1c002a28:	c398                	sw	a4,0(a5)
  __builtin_pulp_spr_write(reg, val);
1c002a2a:	30069073          	csrw	mstatus,a3
  }

  rt_irq_restore(irq);
}
1c002a2e:	8082                	ret

1c002a30 <__rt_padframe_init>:
  rt_padframe_set(&__rt_padframe_profiles[0]);
1c002a30:	1c004537          	lui	a0,0x1c004
1c002a34:	7dc50513          	addi	a0,a0,2012 # 1c0047dc <__rt_padframe_profiles>
1c002a38:	bfc1                	j	1c002a08 <rt_padframe_set>

1c002a3a <__rt_hyper_init>:
static void __attribute__((constructor)) __rt_hyper_init()
{
  __rt_hyper_end_task = NULL;
  __rt_hyper_current_task = NULL;
  __rt_hyper_pending_tasks = NULL;
  __pi_hyper_cluster_reqs_first = NULL;
1c002a3a:	1c005737          	lui	a4,0x1c005
  __rt_hyper_end_task = NULL;
1c002a3e:	30800793          	li	a5,776
  __pi_hyper_cluster_reqs_first = NULL;
1c002a42:	ae072823          	sw	zero,-1296(a4) # 1c004af0 <__pi_hyper_cluster_reqs_first>
  __rt_hyper_pending_emu_channel = -1;
1c002a46:	577d                	li	a4,-1
1c002a48:	d398                	sw	a4,32(a5)
  __rt_hyper_open_count = 0;
1c002a4a:	1c005737          	lui	a4,0x1c005
  __rt_hyper_end_task = NULL;
1c002a4e:	0007ac23          	sw	zero,24(a5)
  __rt_hyper_current_task = NULL;
1c002a52:	0007ae23          	sw	zero,28(a5)
  __rt_hyper_pending_tasks = NULL;
1c002a56:	0207ac23          	sw	zero,56(a5)
  __rt_hyper_open_count = 0;
1c002a5a:	ae072a23          	sw	zero,-1292(a4) # 1c004af4 <__rt_hyper_open_count>
  __rt_hyper_pending_emu_size = 0;
1c002a5e:	0207a623          	sw	zero,44(a5)
  __rt_hyper_pending_emu_size_2d = 0;
1c002a62:	0407a023          	sw	zero,64(a5)
#if PULP_CHIP == CHIP_GAP8_REVC
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_TX, __rt_hyper_handler);
#endif
}
1c002a66:	8082                	ret

1c002a68 <__pi_gpio_handler>:
  }
}


void __pi_gpio_handler(void *arg)
{
1c002a68:	1141                	addi	sp,sp,-16
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTTYPE(id));
}

static inline unsigned int hal_gpio_intstatus_get()
{
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTSTATUS);
1c002a6a:	1a1017b7          	lui	a5,0x1a101
  (void) arg;

  /* Retrieve IRQ status from GPIO. Handle task if needed. */
  pi_gpio_t *gpio = &__rt_gpio[0];
  gpio->irq_status = hal_gpio_intstatus_get();
1c002a6e:	1c0056b7          	lui	a3,0x1c005
{
1c002a72:	c422                	sw	s0,8(sp)
1c002a74:	4f80                	lw	s0,24(a5)
  gpio->irq_status = hal_gpio_intstatus_get();
1c002a76:	9bc68793          	addi	a5,a3,-1604 # 1c0049bc <__rt_gpio>
{
1c002a7a:	c226                	sw	s1,4(sp)

  if (gpio->cb != NULL)
1c002a7c:	4bc4                	lw	s1,20(a5)
{
1c002a7e:	c606                	sw	ra,12(sp)
  gpio->irq_status = hal_gpio_intstatus_get();
1c002a80:	c780                	sw	s0,8(a5)
  if (gpio->cb != NULL)
1c002a82:	cc91                	beqz	s1,1c002a9e <__pi_gpio_handler+0x36>
    if (irq_mask & tmp_cb->pin_mask)
1c002a84:	409c                	lw	a5,0(s1)
1c002a86:	8fe1                	and	a5,a5,s0
1c002a88:	c781                	beqz	a5,1c002a90 <__pi_gpio_handler+0x28>
      tmp_cb->handler(tmp_cb->args);
1c002a8a:	449c                	lw	a5,8(s1)
1c002a8c:	40c8                	lw	a0,4(s1)
1c002a8e:	9782                	jalr	a5
    tmp_cb = tmp_cb->next;
1c002a90:	44c4                	lw	s1,12(s1)
  while (tmp_cb != NULL)
1c002a92:	f8ed                	bnez	s1,1c002a84 <__pi_gpio_handler+0x1c>
      }
      irq_mask = irq_mask >> 1;
      pin++;
    }
  }
}
1c002a94:	40b2                	lw	ra,12(sp)
1c002a96:	4422                	lw	s0,8(sp)
1c002a98:	4492                	lw	s1,4(sp)
1c002a9a:	0141                	addi	sp,sp,16
1c002a9c:	8082                	ret
1c002a9e:	9bc68693          	addi	a3,a3,-1604
    irq_mask = (gpio->irq_status & gpio->input_mask);
1c002aa2:	46dc                	lw	a5,12(a3)
    uint8_t pin = 0;
1c002aa4:	4701                	li	a4,0
    irq_mask = (gpio->irq_status & gpio->input_mask);
1c002aa6:	8fe1                	and	a5,a5,s0
    while (irq_mask)
1c002aa8:	d7f5                	beqz	a5,1c002a94 <__pi_gpio_handler+0x2c>
      if (irq_mask & 0x1)
1c002aaa:	fc17b633          	p.bclr	a2,a5,30,1
1c002aae:	c60d                	beqz	a2,1c002ad8 <__pi_gpio_handler+0x70>
        task = gpio->event_task[pin];
1c002ab0:	00470613          	addi	a2,a4,4
1c002ab4:	060a                	slli	a2,a2,0x2
1c002ab6:	9636                	add	a2,a2,a3
1c002ab8:	4610                	lw	a2,8(a2)
        if (task != NULL)
1c002aba:	ce19                	beqz	a2,1c002ad8 <__pi_gpio_handler+0x70>
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c002abc:	300475f3          	csrrci	a1,mstatus,8
  if (sched->first) {
1c002ac0:	01c02503          	lw	a0,28(zero) # 1c <_l1_preload_size>
  event->next = NULL;
1c002ac4:	00062023          	sw	zero,0(a2)
  if (sched->first) {
1c002ac8:	cd09                	beqz	a0,1c002ae2 <__pi_gpio_handler+0x7a>
    sched->last->next = event;
1c002aca:	02002503          	lw	a0,32(zero) # 20 <_l1_preload_size+0x4>
1c002ace:	c110                	sw	a2,0(a0)
  sched->last = event;
1c002ad0:	02c02023          	sw	a2,32(zero) # 20 <_l1_preload_size+0x4>
  __builtin_pulp_spr_write(reg, val);
1c002ad4:	30059073          	csrw	mstatus,a1
      pin++;
1c002ad8:	0705                	addi	a4,a4,1
      irq_mask = irq_mask >> 1;
1c002ada:	8385                	srli	a5,a5,0x1
      pin++;
1c002adc:	0ff77713          	andi	a4,a4,255
1c002ae0:	b7e1                	j	1c002aa8 <__pi_gpio_handler+0x40>
    sched->first = event;
1c002ae2:	00c02e23          	sw	a2,28(zero) # 1c <_l1_preload_size>
1c002ae6:	b7ed                	j	1c002ad0 <__pi_gpio_handler+0x68>

1c002ae8 <__rt_i2s_resume>:
  conf->pdm = 1;
  conf->dual = 0;
  conf->width = 16;
  conf->id = -1;
  conf->flags = 0;
}
1c002ae8:	1c0057b7          	lui	a5,0x1c005
1c002aec:	4d18                	lw	a4,24(a0)
1c002aee:	b247a783          	lw	a5,-1244(a5) # 1c004b24 <__rt_freq_domains>
1c002af2:	068416b7          	lui	a3,0x6841
1c002af6:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c002afa:	02e7c7b3          	div	a5,a5,a4
1c002afe:	02954703          	lbu	a4,41(a0)
1c002b02:	177d                	addi	a4,a4,-1
1c002b04:	c0874733          	p.bset	a4,a4,0,8
1c002b08:	17fd                	addi	a5,a5,-1
1c002b0a:	8785                	srai	a5,a5,0x1
1c002b0c:	07c2                	slli	a5,a5,0x10
1c002b0e:	8fd9                	or	a5,a5,a4
1c002b10:	02554703          	lbu	a4,37(a0)
1c002b14:	9736                	add	a4,a4,a3
1c002b16:	070a                	slli	a4,a4,0x2
1c002b18:	c31c                	sw	a5,0(a4)
1c002b1a:	8082                	ret

1c002b1c <__rt_i2s_setfreq_after>:
1c002b1c:	1141                	addi	sp,sp,-16
1c002b1e:	1c0057b7          	lui	a5,0x1c005
1c002b22:	c422                	sw	s0,8(sp)
1c002b24:	af87a403          	lw	s0,-1288(a5) # 1c004af8 <__rt_i2s_first>
1c002b28:	c606                	sw	ra,12(sp)
1c002b2a:	e411                	bnez	s0,1c002b36 <__rt_i2s_setfreq_after+0x1a>
1c002b2c:	40b2                	lw	ra,12(sp)
1c002b2e:	4422                	lw	s0,8(sp)
1c002b30:	4501                	li	a0,0
1c002b32:	0141                	addi	sp,sp,16
1c002b34:	8082                	ret
1c002b36:	02844783          	lbu	a5,40(s0)
1c002b3a:	c399                	beqz	a5,1c002b40 <__rt_i2s_setfreq_after+0x24>
1c002b3c:	8522                	mv	a0,s0
1c002b3e:	376d                	jal	1c002ae8 <__rt_i2s_resume>
1c002b40:	4c40                	lw	s0,28(s0)
1c002b42:	b7e5                	j	1c002b2a <__rt_i2s_setfreq_after+0xe>

1c002b44 <__rt_i2s_setfreq_before>:
1c002b44:	1c0057b7          	lui	a5,0x1c005
1c002b48:	af87a783          	lw	a5,-1288(a5) # 1c004af8 <__rt_i2s_first>
1c002b4c:	068416b7          	lui	a3,0x6841
1c002b50:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c002b54:	e399                	bnez	a5,1c002b5a <__rt_i2s_setfreq_before+0x16>
1c002b56:	4501                	li	a0,0
1c002b58:	8082                	ret
1c002b5a:	0287c703          	lbu	a4,40(a5)
1c002b5e:	c719                	beqz	a4,1c002b6c <__rt_i2s_setfreq_before+0x28>
1c002b60:	0257c703          	lbu	a4,37(a5)
1c002b64:	9736                	add	a4,a4,a3
1c002b66:	070a                	slli	a4,a4,0x2
1c002b68:	00072023          	sw	zero,0(a4)
1c002b6c:	4fdc                	lw	a5,28(a5)
1c002b6e:	b7dd                	j	1c002b54 <__rt_i2s_setfreq_before+0x10>

1c002b70 <__rt_i2s_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that the I2S channels are stopped and resumed
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c002b70:	1c0035b7          	lui	a1,0x1c003
{
1c002b74:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c002b76:	4601                	li	a2,0
1c002b78:	b4458593          	addi	a1,a1,-1212 # 1c002b44 <__rt_i2s_setfreq_before>
1c002b7c:	4511                	li	a0,4
{
1c002b7e:	c606                	sw	ra,12(sp)
1c002b80:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c002b82:	fbafe0ef          	jal	ra,1c00133c <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c002b86:	1c0035b7          	lui	a1,0x1c003
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c002b8a:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c002b8c:	4601                	li	a2,0
1c002b8e:	b1c58593          	addi	a1,a1,-1252 # 1c002b1c <__rt_i2s_setfreq_after>
1c002b92:	4515                	li	a0,5
1c002b94:	fa8fe0ef          	jal	ra,1c00133c <__rt_cbsys_add>
1c002b98:	8d41                	or	a0,a0,s0

  if (err) rt_fatal("Unable to initialize i2s driver\n");
1c002b9a:	cd19                	beqz	a0,1c002bb8 <__rt_i2s_init+0x48>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002b9c:	01402673          	csrr	a2,uhartid
1c002ba0:	1c004537          	lui	a0,0x1c004
  return (hart_id >> 5) & 0x3f;
1c002ba4:	40565593          	srai	a1,a2,0x5
1c002ba8:	f265b5b3          	p.bclr	a1,a1,25,6
1c002bac:	f4563633          	p.bclr	a2,a2,26,5
1c002bb0:	6c050513          	addi	a0,a0,1728 # 1c0046c0 <__clz_tab+0x26c>
1c002bb4:	2dd9                	jal	1c00328a <printf>
1c002bb6:	2581                	jal	1c0031f6 <abort>
}
1c002bb8:	40b2                	lw	ra,12(sp)
1c002bba:	4422                	lw	s0,8(sp)
1c002bbc:	0141                	addi	sp,sp,16
1c002bbe:	8082                	ret

1c002bc0 <__rt_himax_init>:
    .capture   = &__rt_himax_capture
};

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_himax_init()
{
  camera_isAwaked = 0;
1c002bc0:	1b0017b7          	lui	a5,0x1b001
1c002bc4:	ba078c23          	sb	zero,-1096(a5) # 1b000bb8 <camera_isAwaked>
}
1c002bc8:	8082                	ret

1c002bca <__rt_i2c_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_i2c_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_I2C; i++)
  {
    __rt_i2c[i].open_count = 0;
1c002bca:	1c0057b7          	lui	a5,0x1c005
1c002bce:	8f078793          	addi	a5,a5,-1808 # 1c0048f0 <__rt_i2c>
1c002bd2:	00078223          	sb	zero,4(a5)
1c002bd6:	00078a23          	sb	zero,20(a5)
  }
}
1c002bda:	8082                	ret

1c002bdc <__rt_rtc_init>:
}


RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_rtc_init()
{
  __rtc_handler = NULL;
1c002bdc:	35800793          	li	a5,856
1c002be0:	0207ac23          	sw	zero,56(a5)
  dev_rtc.open_count = 0;
1c002be4:	02078823          	sb	zero,48(a5)
  __rt_rtc_init_done = 0;
1c002be8:	0207aa23          	sw	zero,52(a5)
}
1c002bec:	8082                	ret

1c002bee <__rt_spim_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_spim_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_SPIM; i++)
  {
    __rt_spim_open_count[i] = 0;
1c002bee:	1c0057b7          	lui	a5,0x1c005
1c002bf2:	afc78793          	addi	a5,a5,-1284 # 1c004afc <__rt_spim_open_count>
1c002bf6:	0007a023          	sw	zero,0(a5)
1c002bfa:	0007a223          	sw	zero,4(a5)
  }
}
1c002bfe:	8082                	ret

1c002c00 <__rt_io_end_of_flush>:
  if (rt_iodev() == RT_IODEV_UART)
  {
    __rt_io_start(NULL);
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
1c002c00:	1c0057b7          	lui	a5,0x1c005
1c002c04:	b007a423          	sw	zero,-1272(a5) # 1c004b08 <__rt_io_pending_flush>
1c002c08:	00052c23          	sw	zero,24(a0)
1c002c0c:	8082                	ret

1c002c0e <__rt_io_uart_wait_req>:
1c002c0e:	1141                	addi	sp,sp,-16
1c002c10:	c226                	sw	s1,4(sp)
1c002c12:	84aa                	mv	s1,a0
1c002c14:	c606                	sw	ra,12(sp)
1c002c16:	c422                	sw	s0,8(sp)
1c002c18:	c04a                	sw	s2,0(sp)
1c002c1a:	30047973          	csrrci	s2,mstatus,8
1c002c1e:	1c005437          	lui	s0,0x1c005
1c002c22:	b0440413          	addi	s0,s0,-1276 # 1c004b04 <__rt_io_event_current>
1c002c26:	4008                	lw	a0,0(s0)
1c002c28:	c509                	beqz	a0,1c002c32 <__rt_io_uart_wait_req+0x24>
1c002c2a:	c8ffe0ef          	jal	ra,1c0018b8 <rt_event_wait>
1c002c2e:	00042023          	sw	zero,0(s0)
1c002c32:	4785                	li	a5,1
1c002c34:	08f48023          	sb	a5,128(s1)
1c002c38:	0814c783          	lbu	a5,129(s1)
1c002c3c:	00201737          	lui	a4,0x201
1c002c40:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c002c44:	04078793          	addi	a5,a5,64
1c002c48:	07da                	slli	a5,a5,0x16
1c002c4a:	0007e723          	p.sw	zero,a4(a5)
1c002c4e:	30091073          	csrw	mstatus,s2
1c002c52:	40b2                	lw	ra,12(sp)
1c002c54:	4422                	lw	s0,8(sp)
1c002c56:	4492                	lw	s1,4(sp)
1c002c58:	4902                	lw	s2,0(sp)
1c002c5a:	0141                	addi	sp,sp,16
1c002c5c:	8082                	ret

1c002c5e <__rt_do_putc_host>:
1c002c5e:	1c005737          	lui	a4,0x1c005
1c002c62:	b0c70793          	addi	a5,a4,-1268 # 1c004b0c <__rt_putc_host_buffer_index>
1c002c66:	4390                	lw	a2,0(a5)
1c002c68:	b0c70713          	addi	a4,a4,-1268
1c002c6c:	00160693          	addi	a3,a2,1
1c002c70:	c394                	sw	a3,0(a5)
1c002c72:	1c0057b7          	lui	a5,0x1c005
1c002c76:	91078593          	addi	a1,a5,-1776 # 1c004910 <__rt_putc_host_buffer>
1c002c7a:	00a5c623          	p.sb	a0,a2(a1)
1c002c7e:	07f00593          	li	a1,127
1c002c82:	91078613          	addi	a2,a5,-1776
1c002c86:	00b68463          	beq	a3,a1,1c002c8e <__rt_do_putc_host+0x30>
1c002c8a:	00a53963          	p.bneimm	a0,10,1c002c9c <__rt_do_putc_host+0x3e>
1c002c8e:	91078513          	addi	a0,a5,-1776
1c002c92:	000646a3          	p.sb	zero,a3(a2)
1c002c96:	00072023          	sw	zero,0(a4)
1c002c9a:	a3d5                	j	1c00327e <semihost_write0>
1c002c9c:	8082                	ret

1c002c9e <__rt_io_start>:
1c002c9e:	1101                	addi	sp,sp,-32
1c002ca0:	0028                	addi	a0,sp,8
1c002ca2:	ce06                	sw	ra,28(sp)
1c002ca4:	cc22                	sw	s0,24(sp)
1c002ca6:	32c010ef          	jal	ra,1c003fd2 <rt_uart_conf_init>
1c002caa:	4585                	li	a1,1
1c002cac:	4501                	li	a0,0
1c002cae:	aa9fe0ef          	jal	ra,1c001756 <rt_event_alloc>
1c002cb2:	547d                	li	s0,-1
1c002cb4:	ed1d                	bnez	a0,1c002cf2 <__rt_io_start+0x54>
1c002cb6:	1c0057b7          	lui	a5,0x1c005
1c002cba:	8bc7a783          	lw	a5,-1860(a5) # 1c0048bc <__rt_iodev_uart_baudrate>
1c002cbe:	842a                	mv	s0,a0
1c002cc0:	1c005537          	lui	a0,0x1c005
1c002cc4:	e3ffd597          	auipc	a1,0xe3ffd
1c002cc8:	35858593          	addi	a1,a1,856 # 1c <_l1_preload_size>
1c002ccc:	a5450513          	addi	a0,a0,-1452 # 1c004a54 <__rt_io_event>
1c002cd0:	c43e                	sw	a5,8(sp)
1c002cd2:	a45fe0ef          	jal	ra,1c001716 <__rt_event_init>
1c002cd6:	1c0057b7          	lui	a5,0x1c005
1c002cda:	ae47a503          	lw	a0,-1308(a5) # 1c004ae4 <__rt_iodev_uart_channel>
1c002cde:	4681                	li	a3,0
1c002ce0:	4601                	li	a2,0
1c002ce2:	002c                	addi	a1,sp,8
1c002ce4:	0511                	addi	a0,a0,4
1c002ce6:	2fc010ef          	jal	ra,1c003fe2 <__rt_uart_open>
1c002cea:	1c0057b7          	lui	a5,0x1c005
1c002cee:	b0a7a823          	sw	a0,-1264(a5) # 1c004b10 <_rt_io_uart>
1c002cf2:	8522                	mv	a0,s0
1c002cf4:	40f2                	lw	ra,28(sp)
1c002cf6:	4462                	lw	s0,24(sp)
1c002cf8:	6105                	addi	sp,sp,32
1c002cfa:	8082                	ret

1c002cfc <rt_event_execute.isra.4.constprop.12>:
1c002cfc:	1141                	addi	sp,sp,-16
1c002cfe:	c606                	sw	ra,12(sp)
1c002d00:	c422                	sw	s0,8(sp)
1c002d02:	30047473          	csrrci	s0,mstatus,8
1c002d06:	4585                	li	a1,1
1c002d08:	e3ffd517          	auipc	a0,0xe3ffd
1c002d0c:	31450513          	addi	a0,a0,788 # 1c <_l1_preload_size>
1c002d10:	b1bfe0ef          	jal	ra,1c00182a <__rt_event_execute>
1c002d14:	30041073          	csrw	mstatus,s0
1c002d18:	40b2                	lw	ra,12(sp)
1c002d1a:	4422                	lw	s0,8(sp)
1c002d1c:	0141                	addi	sp,sp,16
1c002d1e:	8082                	ret

1c002d20 <__rt_io_lock>:
1c002d20:	1c0057b7          	lui	a5,0x1c005
1c002d24:	8047a783          	lw	a5,-2044(a5) # 1c004804 <__hal_debug_struct+0x10>
1c002d28:	cf81                	beqz	a5,1c002d40 <__rt_io_lock+0x20>
1c002d2a:	1c0057b7          	lui	a5,0x1c005
1c002d2e:	b107a783          	lw	a5,-1264(a5) # 1c004b10 <_rt_io_uart>
1c002d32:	e799                	bnez	a5,1c002d40 <__rt_io_lock+0x20>
1c002d34:	1c0057b7          	lui	a5,0x1c005
1c002d38:	8b87a783          	lw	a5,-1864(a5) # 1c0048b8 <__rt_iodev>
1c002d3c:	0427b963          	p.bneimm	a5,2,1c002d8e <__rt_io_lock+0x6e>
1c002d40:	7135                	addi	sp,sp,-160
1c002d42:	014027f3          	csrr	a5,uhartid
1c002d46:	cf06                	sw	ra,156(sp)
1c002d48:	ca5797b3          	p.extractu	a5,a5,5,5
1c002d4c:	02000713          	li	a4,32
1c002d50:	1b001537          	lui	a0,0x1b001
1c002d54:	00e79963          	bne	a5,a4,1c002d66 <__rt_io_lock+0x46>
1c002d58:	bbc50513          	addi	a0,a0,-1092 # 1b000bbc <__rt_io_fc_lock>
1c002d5c:	e70fe0ef          	jal	ra,1c0013cc <__rt_fc_lock>
1c002d60:	40fa                	lw	ra,156(sp)
1c002d62:	610d                	addi	sp,sp,160
1c002d64:	8082                	ret
1c002d66:	004c                	addi	a1,sp,4
1c002d68:	bbc50513          	addi	a0,a0,-1092
1c002d6c:	ec6fe0ef          	jal	ra,1c001432 <__rt_fc_cluster_lock>
1c002d70:	4689                	li	a3,2
1c002d72:	00204737          	lui	a4,0x204
1c002d76:	08c14783          	lbu	a5,140(sp)
1c002d7a:	0ff7f793          	andi	a5,a5,255
1c002d7e:	f3ed                	bnez	a5,1c002d60 <__rt_io_lock+0x40>
1c002d80:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c002d84:	03c76783          	p.elw	a5,60(a4)
1c002d88:	00d72223          	sw	a3,4(a4)
1c002d8c:	b7ed                	j	1c002d76 <__rt_io_lock+0x56>
1c002d8e:	8082                	ret

1c002d90 <__rt_putc_host_cluster_req>:
1c002d90:	1141                	addi	sp,sp,-16
1c002d92:	c422                	sw	s0,8(sp)
1c002d94:	c606                	sw	ra,12(sp)
1c002d96:	842a                	mv	s0,a0
1c002d98:	08954503          	lbu	a0,137(a0)
1c002d9c:	35c9                	jal	1c002c5e <__rt_do_putc_host>
1c002d9e:	08844783          	lbu	a5,136(s0)
1c002da2:	4705                	li	a4,1
1c002da4:	08e42223          	sw	a4,132(s0)
1c002da8:	00201737          	lui	a4,0x201
1c002dac:	40b2                	lw	ra,12(sp)
1c002dae:	4422                	lw	s0,8(sp)
1c002db0:	04078793          	addi	a5,a5,64
1c002db4:	07da                	slli	a5,a5,0x16
1c002db6:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c002dba:	0007e723          	p.sw	zero,a4(a5)
1c002dbe:	0141                	addi	sp,sp,16
1c002dc0:	8082                	ret

1c002dc2 <__rt_io_unlock>:
1c002dc2:	1c0057b7          	lui	a5,0x1c005
1c002dc6:	8047a783          	lw	a5,-2044(a5) # 1c004804 <__hal_debug_struct+0x10>
1c002dca:	cf81                	beqz	a5,1c002de2 <__rt_io_unlock+0x20>
1c002dcc:	1c0057b7          	lui	a5,0x1c005
1c002dd0:	b107a783          	lw	a5,-1264(a5) # 1c004b10 <_rt_io_uart>
1c002dd4:	e799                	bnez	a5,1c002de2 <__rt_io_unlock+0x20>
1c002dd6:	1c0057b7          	lui	a5,0x1c005
1c002dda:	8b87a783          	lw	a5,-1864(a5) # 1c0048b8 <__rt_iodev>
1c002dde:	0427b963          	p.bneimm	a5,2,1c002e30 <__rt_io_unlock+0x6e>
1c002de2:	7135                	addi	sp,sp,-160
1c002de4:	014027f3          	csrr	a5,uhartid
1c002de8:	cf06                	sw	ra,156(sp)
1c002dea:	ca5797b3          	p.extractu	a5,a5,5,5
1c002dee:	02000713          	li	a4,32
1c002df2:	1b001537          	lui	a0,0x1b001
1c002df6:	00e79963          	bne	a5,a4,1c002e08 <__rt_io_unlock+0x46>
1c002dfa:	bbc50513          	addi	a0,a0,-1092 # 1b000bbc <__rt_io_fc_lock>
1c002dfe:	e00fe0ef          	jal	ra,1c0013fe <__rt_fc_unlock>
1c002e02:	40fa                	lw	ra,156(sp)
1c002e04:	610d                	addi	sp,sp,160
1c002e06:	8082                	ret
1c002e08:	004c                	addi	a1,sp,4
1c002e0a:	bbc50513          	addi	a0,a0,-1092
1c002e0e:	e5cfe0ef          	jal	ra,1c00146a <__rt_fc_cluster_unlock>
1c002e12:	4689                	li	a3,2
1c002e14:	00204737          	lui	a4,0x204
1c002e18:	08c14783          	lbu	a5,140(sp)
1c002e1c:	0ff7f793          	andi	a5,a5,255
1c002e20:	f3ed                	bnez	a5,1c002e02 <__rt_io_unlock+0x40>
1c002e22:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c002e26:	03c76783          	p.elw	a5,60(a4)
1c002e2a:	00d72223          	sw	a3,4(a4)
1c002e2e:	b7ed                	j	1c002e18 <__rt_io_unlock+0x56>
1c002e30:	8082                	ret

1c002e32 <__rt_io_uart_flush.constprop.11>:
1c002e32:	7171                	addi	sp,sp,-176
1c002e34:	d522                	sw	s0,168(sp)
1c002e36:	d706                	sw	ra,172(sp)
1c002e38:	d326                	sw	s1,164(sp)
1c002e3a:	d14a                	sw	s2,160(sp)
1c002e3c:	cf4e                	sw	s3,156(sp)
1c002e3e:	cd52                	sw	s4,152(sp)
1c002e40:	1c005437          	lui	s0,0x1c005
1c002e44:	b0842783          	lw	a5,-1272(s0) # 1c004b08 <__rt_io_pending_flush>
1c002e48:	b0840993          	addi	s3,s0,-1272
1c002e4c:	ebbd                	bnez	a5,1c002ec2 <__rt_io_uart_flush.constprop.11+0x90>
1c002e4e:	1c004637          	lui	a2,0x1c004
1c002e52:	7f460793          	addi	a5,a2,2036 # 1c0047f4 <__hal_debug_struct>
1c002e56:	4f80                	lw	s0,24(a5)
1c002e58:	7f460a13          	addi	s4,a2,2036
1c002e5c:	c839                	beqz	s0,1c002eb2 <__rt_io_uart_flush.constprop.11+0x80>
1c002e5e:	1c005737          	lui	a4,0x1c005
1c002e62:	014027f3          	csrr	a5,uhartid
1c002e66:	b1072483          	lw	s1,-1264(a4) # 1c004b10 <_rt_io_uart>
1c002e6a:	ca5797b3          	p.extractu	a5,a5,5,5
1c002e6e:	02000713          	li	a4,32
1c002e72:	1c005937          	lui	s2,0x1c005
1c002e76:	04e79c63          	bne	a5,a4,1c002ece <__rt_io_uart_flush.constprop.11+0x9c>
1c002e7a:	1c0035b7          	lui	a1,0x1c003
1c002e7e:	4785                	li	a5,1
1c002e80:	7f460613          	addi	a2,a2,2036
1c002e84:	c0058593          	addi	a1,a1,-1024 # 1c002c00 <__rt_io_end_of_flush>
1c002e88:	4501                	li	a0,0
1c002e8a:	00f9a023          	sw	a5,0(s3)
1c002e8e:	93dfe0ef          	jal	ra,1c0017ca <rt_event_get>
1c002e92:	40cc                	lw	a1,4(s1)
1c002e94:	87aa                	mv	a5,a0
1c002e96:	4701                	li	a4,0
1c002e98:	0586                	slli	a1,a1,0x1
1c002e9a:	86a2                	mv	a3,s0
1c002e9c:	81090613          	addi	a2,s2,-2032 # 1c004810 <__hal_debug_struct+0x1c>
1c002ea0:	0585                	addi	a1,a1,1
1c002ea2:	4501                	li	a0,0
1c002ea4:	e09fe0ef          	jal	ra,1c001cac <rt_periph_copy>
1c002ea8:	3f29                	jal	1c002dc2 <__rt_io_unlock>
1c002eaa:	0009a783          	lw	a5,0(s3)
1c002eae:	ef91                	bnez	a5,1c002eca <__rt_io_uart_flush.constprop.11+0x98>
1c002eb0:	3d85                	jal	1c002d20 <__rt_io_lock>
1c002eb2:	50ba                	lw	ra,172(sp)
1c002eb4:	542a                	lw	s0,168(sp)
1c002eb6:	549a                	lw	s1,164(sp)
1c002eb8:	590a                	lw	s2,160(sp)
1c002eba:	49fa                	lw	s3,156(sp)
1c002ebc:	4a6a                	lw	s4,152(sp)
1c002ebe:	614d                	addi	sp,sp,176
1c002ec0:	8082                	ret
1c002ec2:	3701                	jal	1c002dc2 <__rt_io_unlock>
1c002ec4:	3d25                	jal	1c002cfc <rt_event_execute.isra.4.constprop.12>
1c002ec6:	3da9                	jal	1c002d20 <__rt_io_lock>
1c002ec8:	bfb5                	j	1c002e44 <__rt_io_uart_flush.constprop.11+0x12>
1c002eca:	3d0d                	jal	1c002cfc <rt_event_execute.isra.4.constprop.12>
1c002ecc:	bff9                	j	1c002eaa <__rt_io_uart_flush.constprop.11+0x78>
1c002ece:	868a                	mv	a3,sp
1c002ed0:	8622                	mv	a2,s0
1c002ed2:	81090593          	addi	a1,s2,-2032
1c002ed6:	8526                	mv	a0,s1
1c002ed8:	1de010ef          	jal	ra,1c0040b6 <rt_uart_cluster_write>
1c002edc:	4689                	li	a3,2
1c002ede:	00204737          	lui	a4,0x204
1c002ee2:	08c14783          	lbu	a5,140(sp)
1c002ee6:	0ff7f793          	andi	a5,a5,255
1c002eea:	c781                	beqz	a5,1c002ef2 <__rt_io_uart_flush.constprop.11+0xc0>
1c002eec:	000a2c23          	sw	zero,24(s4)
1c002ef0:	b7c9                	j	1c002eb2 <__rt_io_uart_flush.constprop.11+0x80>
1c002ef2:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c002ef6:	03c76783          	p.elw	a5,60(a4)
1c002efa:	00d72223          	sw	a3,4(a4)
1c002efe:	b7d5                	j	1c002ee2 <__rt_io_uart_flush.constprop.11+0xb0>

1c002f00 <__rt_io_uart_wait_pending>:
1c002f00:	7135                	addi	sp,sp,-160
1c002f02:	cd22                	sw	s0,152(sp)
1c002f04:	cf06                	sw	ra,156(sp)
1c002f06:	1c005437          	lui	s0,0x1c005
1c002f0a:	b0842783          	lw	a5,-1272(s0) # 1c004b08 <__rt_io_pending_flush>
1c002f0e:	eb85                	bnez	a5,1c002f3e <__rt_io_uart_wait_pending+0x3e>
1c002f10:	1c005437          	lui	s0,0x1c005
1c002f14:	b0440413          	addi	s0,s0,-1276 # 1c004b04 <__rt_io_event_current>
1c002f18:	4008                	lw	a0,0(s0)
1c002f1a:	cd11                	beqz	a0,1c002f36 <__rt_io_uart_wait_pending+0x36>
1c002f1c:	014027f3          	csrr	a5,uhartid
1c002f20:	8795                	srai	a5,a5,0x5
1c002f22:	f267b7b3          	p.bclr	a5,a5,25,6
1c002f26:	02000713          	li	a4,32
1c002f2a:	00e79e63          	bne	a5,a4,1c002f46 <__rt_io_uart_wait_pending+0x46>
1c002f2e:	98bfe0ef          	jal	ra,1c0018b8 <rt_event_wait>
1c002f32:	00042023          	sw	zero,0(s0)
1c002f36:	40fa                	lw	ra,156(sp)
1c002f38:	446a                	lw	s0,152(sp)
1c002f3a:	610d                	addi	sp,sp,160
1c002f3c:	8082                	ret
1c002f3e:	3551                	jal	1c002dc2 <__rt_io_unlock>
1c002f40:	3b75                	jal	1c002cfc <rt_event_execute.isra.4.constprop.12>
1c002f42:	3bf9                	jal	1c002d20 <__rt_io_lock>
1c002f44:	b7d9                	j	1c002f0a <__rt_io_uart_wait_pending+0xa>
1c002f46:	08f106a3          	sb	a5,141(sp)
1c002f4a:	1c0037b7          	lui	a5,0x1c003
1c002f4e:	c0e78793          	addi	a5,a5,-1010 # 1c002c0e <__rt_io_uart_wait_req>
1c002f52:	4705                	li	a4,1
1c002f54:	c83e                	sw	a5,16(sp)
1c002f56:	0068                	addi	a0,sp,12
1c002f58:	1c0057b7          	lui	a5,0x1c005
1c002f5c:	a6e7ac23          	sw	a4,-1416(a5) # 1c004a78 <__rt_io_event+0x24>
1c002f60:	08010623          	sb	zero,140(sp)
1c002f64:	d802                	sw	zero,48(sp)
1c002f66:	da02                	sw	zero,52(sp)
1c002f68:	ca2a                	sw	a0,20(sp)
1c002f6a:	f8eff0ef          	jal	ra,1c0026f8 <__rt_cluster_push_fc_event>
1c002f6e:	4689                	li	a3,2
1c002f70:	00204737          	lui	a4,0x204
1c002f74:	08c14783          	lbu	a5,140(sp)
1c002f78:	0ff7f793          	andi	a5,a5,255
1c002f7c:	ffcd                	bnez	a5,1c002f36 <__rt_io_uart_wait_pending+0x36>
1c002f7e:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c002f82:	03c76783          	p.elw	a5,60(a4)
1c002f86:	00d72223          	sw	a3,4(a4)
1c002f8a:	b7ed                	j	1c002f74 <__rt_io_uart_wait_pending+0x74>

1c002f8c <__rt_io_stop>:
1c002f8c:	1141                	addi	sp,sp,-16
1c002f8e:	c422                	sw	s0,8(sp)
1c002f90:	1c005437          	lui	s0,0x1c005
1c002f94:	c606                	sw	ra,12(sp)
1c002f96:	b1040413          	addi	s0,s0,-1264 # 1c004b10 <_rt_io_uart>
1c002f9a:	379d                	jal	1c002f00 <__rt_io_uart_wait_pending>
1c002f9c:	4008                	lw	a0,0(s0)
1c002f9e:	4581                	li	a1,0
1c002fa0:	0ca010ef          	jal	ra,1c00406a <rt_uart_close>
1c002fa4:	40b2                	lw	ra,12(sp)
1c002fa6:	00042023          	sw	zero,0(s0)
1c002faa:	4422                	lw	s0,8(sp)
1c002fac:	4501                	li	a0,0
1c002fae:	0141                	addi	sp,sp,16
1c002fb0:	8082                	ret

1c002fb2 <memset>:
1c002fb2:	962a                	add	a2,a2,a0
1c002fb4:	87aa                	mv	a5,a0
1c002fb6:	00c79363          	bne	a5,a2,1c002fbc <memset+0xa>
1c002fba:	8082                	ret
1c002fbc:	00b780ab          	p.sb	a1,1(a5!)
1c002fc0:	bfdd                	j	1c002fb6 <memset+0x4>

1c002fc2 <strchr>:
1c002fc2:	0ff5f593          	andi	a1,a1,255
1c002fc6:	00054703          	lbu	a4,0(a0)
1c002fca:	87aa                	mv	a5,a0
1c002fcc:	0505                	addi	a0,a0,1
1c002fce:	00b70563          	beq	a4,a1,1c002fd8 <strchr+0x16>
1c002fd2:	fb75                	bnez	a4,1c002fc6 <strchr+0x4>
1c002fd4:	c191                	beqz	a1,1c002fd8 <strchr+0x16>
1c002fd6:	4781                	li	a5,0
1c002fd8:	853e                	mv	a0,a5
1c002fda:	8082                	ret

1c002fdc <__rt_putc_debug_bridge>:
1c002fdc:	1141                	addi	sp,sp,-16
1c002fde:	c422                	sw	s0,8(sp)
1c002fe0:	1c004437          	lui	s0,0x1c004
1c002fe4:	c226                	sw	s1,4(sp)
1c002fe6:	c606                	sw	ra,12(sp)
1c002fe8:	84aa                	mv	s1,a0
1c002fea:	7f440413          	addi	s0,s0,2036 # 1c0047f4 <__hal_debug_struct>
1c002fee:	485c                	lw	a5,20(s0)
1c002ff0:	c791                	beqz	a5,1c002ffc <__rt_putc_debug_bridge+0x20>
1c002ff2:	06400513          	li	a0,100
1c002ff6:	b2dfe0ef          	jal	ra,1c001b22 <rt_time_wait_us>
1c002ffa:	bfd5                	j	1c002fee <__rt_putc_debug_bridge+0x12>
1c002ffc:	4c1c                	lw	a5,24(s0)
1c002ffe:	00178713          	addi	a4,a5,1
1c003002:	97a2                	add	a5,a5,s0
1c003004:	00978e23          	sb	s1,28(a5)
1c003008:	cc18                	sw	a4,24(s0)
1c00300a:	4c14                	lw	a3,24(s0)
1c00300c:	08000793          	li	a5,128
1c003010:	00f68463          	beq	a3,a5,1c003018 <__rt_putc_debug_bridge+0x3c>
1c003014:	00a4b663          	p.bneimm	s1,10,1c003020 <__rt_putc_debug_bridge+0x44>
1c003018:	c701                	beqz	a4,1c003020 <__rt_putc_debug_bridge+0x44>
1c00301a:	c858                	sw	a4,20(s0)
1c00301c:	00042c23          	sw	zero,24(s0)
1c003020:	4c1c                	lw	a5,24(s0)
1c003022:	e799                	bnez	a5,1c003030 <__rt_putc_debug_bridge+0x54>
1c003024:	4422                	lw	s0,8(sp)
1c003026:	40b2                	lw	ra,12(sp)
1c003028:	4492                	lw	s1,4(sp)
1c00302a:	0141                	addi	sp,sp,16
1c00302c:	e0efe06f          	j	1c00163a <__rt_bridge_printf_flush>
1c003030:	40b2                	lw	ra,12(sp)
1c003032:	4422                	lw	s0,8(sp)
1c003034:	4492                	lw	s1,4(sp)
1c003036:	0141                	addi	sp,sp,16
1c003038:	8082                	ret

1c00303a <__rt_putc_uart>:
1c00303a:	1101                	addi	sp,sp,-32
1c00303c:	c62a                	sw	a0,12(sp)
1c00303e:	ce06                	sw	ra,28(sp)
1c003040:	35c1                	jal	1c002f00 <__rt_io_uart_wait_pending>
1c003042:	1c0047b7          	lui	a5,0x1c004
1c003046:	7f478793          	addi	a5,a5,2036 # 1c0047f4 <__hal_debug_struct>
1c00304a:	4f94                	lw	a3,24(a5)
1c00304c:	4532                	lw	a0,12(sp)
1c00304e:	00168713          	addi	a4,a3,1
1c003052:	cf98                	sw	a4,24(a5)
1c003054:	97b6                	add	a5,a5,a3
1c003056:	00a78e23          	sb	a0,28(a5)
1c00305a:	08000793          	li	a5,128
1c00305e:	00f70463          	beq	a4,a5,1c003066 <__rt_putc_uart+0x2c>
1c003062:	00a53563          	p.bneimm	a0,10,1c00306c <__rt_putc_uart+0x32>
1c003066:	40f2                	lw	ra,28(sp)
1c003068:	6105                	addi	sp,sp,32
1c00306a:	b3e1                	j	1c002e32 <__rt_io_uart_flush.constprop.11>
1c00306c:	40f2                	lw	ra,28(sp)
1c00306e:	6105                	addi	sp,sp,32
1c003070:	8082                	ret

1c003072 <tfp_putc.isra.9>:
1c003072:	1c0057b7          	lui	a5,0x1c005
1c003076:	8b87a783          	lw	a5,-1864(a5) # 1c0048b8 <__rt_iodev>
1c00307a:	7135                	addi	sp,sp,-160
1c00307c:	cf06                	sw	ra,156(sp)
1c00307e:	0427bf63          	p.bneimm	a5,2,1c0030dc <tfp_putc.isra.9+0x6a>
1c003082:	014027f3          	csrr	a5,uhartid
1c003086:	8795                	srai	a5,a5,0x5
1c003088:	f267b7b3          	p.bclr	a5,a5,25,6
1c00308c:	02000713          	li	a4,32
1c003090:	00e79763          	bne	a5,a4,1c00309e <tfp_putc.isra.9+0x2c>
1c003094:	bcbff0ef          	jal	ra,1c002c5e <__rt_do_putc_host>
1c003098:	40fa                	lw	ra,156(sp)
1c00309a:	610d                	addi	sp,sp,160
1c00309c:	8082                	ret
1c00309e:	08f10623          	sb	a5,140(sp)
1c0030a2:	1c0037b7          	lui	a5,0x1c003
1c0030a6:	4705                	li	a4,1
1c0030a8:	d9078793          	addi	a5,a5,-624 # 1c002d90 <__rt_putc_host_cluster_req>
1c0030ac:	08a106a3          	sb	a0,141(sp)
1c0030b0:	0048                	addi	a0,sp,4
1c0030b2:	d63a                	sw	a4,44(sp)
1c0030b4:	c43e                	sw	a5,8(sp)
1c0030b6:	c502                	sw	zero,136(sp)
1c0030b8:	ce02                	sw	zero,28(sp)
1c0030ba:	c62a                	sw	a0,12(sp)
1c0030bc:	00010c23          	sb	zero,24(sp)
1c0030c0:	e38ff0ef          	jal	ra,1c0026f8 <__rt_cluster_push_fc_event>
1c0030c4:	4709                	li	a4,2
1c0030c6:	002047b7          	lui	a5,0x204
1c0030ca:	46aa                	lw	a3,136(sp)
1c0030cc:	f6f1                	bnez	a3,1c003098 <tfp_putc.isra.9+0x26>
1c0030ce:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c0030d2:	03c7e683          	p.elw	a3,60(a5)
1c0030d6:	00e7a223          	sw	a4,4(a5)
1c0030da:	bfc5                	j	1c0030ca <tfp_putc.isra.9+0x58>
1c0030dc:	1c0057b7          	lui	a5,0x1c005
1c0030e0:	b107a783          	lw	a5,-1264(a5) # 1c004b10 <_rt_io_uart>
1c0030e4:	c399                	beqz	a5,1c0030ea <tfp_putc.isra.9+0x78>
1c0030e6:	3f91                	jal	1c00303a <__rt_putc_uart>
1c0030e8:	bf45                	j	1c003098 <tfp_putc.isra.9+0x26>
1c0030ea:	1c0057b7          	lui	a5,0x1c005
1c0030ee:	8047a783          	lw	a5,-2044(a5) # 1c004804 <__hal_debug_struct+0x10>
1c0030f2:	c395                	beqz	a5,1c003116 <tfp_putc.isra.9+0xa4>
1c0030f4:	014027f3          	csrr	a5,uhartid
1c0030f8:	00379713          	slli	a4,a5,0x3
1c0030fc:	1a1106b7          	lui	a3,0x1a110
1c003100:	ee873733          	p.bclr	a4,a4,23,8
1c003104:	9736                	add	a4,a4,a3
1c003106:	6689                	lui	a3,0x2
1c003108:	078a                	slli	a5,a5,0x2
1c00310a:	f8068693          	addi	a3,a3,-128 # 1f80 <__rt_stack_size+0x1780>
1c00310e:	8ff5                	and	a5,a5,a3
1c003110:	00a767a3          	p.sw	a0,a5(a4)
1c003114:	b751                	j	1c003098 <tfp_putc.isra.9+0x26>
1c003116:	35d9                	jal	1c002fdc <__rt_putc_debug_bridge>
1c003118:	b741                	j	1c003098 <tfp_putc.isra.9+0x26>

1c00311a <puts>:
1c00311a:	1141                	addi	sp,sp,-16
1c00311c:	c422                	sw	s0,8(sp)
1c00311e:	c606                	sw	ra,12(sp)
1c003120:	842a                	mv	s0,a0
1c003122:	bffff0ef          	jal	ra,1c002d20 <__rt_io_lock>
1c003126:	0014450b          	p.lbu	a0,1(s0!)
1c00312a:	c119                	beqz	a0,1c003130 <puts+0x16>
1c00312c:	3799                	jal	1c003072 <tfp_putc.isra.9>
1c00312e:	bfe5                	j	1c003126 <puts+0xc>
1c003130:	4529                	li	a0,10
1c003132:	3781                	jal	1c003072 <tfp_putc.isra.9>
1c003134:	c8fff0ef          	jal	ra,1c002dc2 <__rt_io_unlock>
1c003138:	40b2                	lw	ra,12(sp)
1c00313a:	4422                	lw	s0,8(sp)
1c00313c:	4501                	li	a0,0
1c00313e:	0141                	addi	sp,sp,16
1c003140:	8082                	ret

1c003142 <fputc_locked>:
1c003142:	1141                	addi	sp,sp,-16
1c003144:	c422                	sw	s0,8(sp)
1c003146:	842a                	mv	s0,a0
1c003148:	0ff57513          	andi	a0,a0,255
1c00314c:	c606                	sw	ra,12(sp)
1c00314e:	3715                	jal	1c003072 <tfp_putc.isra.9>
1c003150:	8522                	mv	a0,s0
1c003152:	40b2                	lw	ra,12(sp)
1c003154:	4422                	lw	s0,8(sp)
1c003156:	0141                	addi	sp,sp,16
1c003158:	8082                	ret

1c00315a <_prf_locked>:
1c00315a:	1101                	addi	sp,sp,-32
1c00315c:	ce06                	sw	ra,28(sp)
1c00315e:	c02a                	sw	a0,0(sp)
1c003160:	c62e                	sw	a1,12(sp)
1c003162:	c432                	sw	a2,8(sp)
1c003164:	c236                	sw	a3,4(sp)
1c003166:	bbbff0ef          	jal	ra,1c002d20 <__rt_io_lock>
1c00316a:	4692                	lw	a3,4(sp)
1c00316c:	4622                	lw	a2,8(sp)
1c00316e:	45b2                	lw	a1,12(sp)
1c003170:	4502                	lw	a0,0(sp)
1c003172:	24b5                	jal	1c0033de <_prf>
1c003174:	c02a                	sw	a0,0(sp)
1c003176:	c4dff0ef          	jal	ra,1c002dc2 <__rt_io_unlock>
1c00317a:	40f2                	lw	ra,28(sp)
1c00317c:	4502                	lw	a0,0(sp)
1c00317e:	6105                	addi	sp,sp,32
1c003180:	8082                	ret

1c003182 <exit>:
1c003182:	1101                	addi	sp,sp,-32
1c003184:	cc22                	sw	s0,24(sp)
1c003186:	c84a                	sw	s2,16(sp)
1c003188:	c62a                	sw	a0,12(sp)
1c00318a:	ce06                	sw	ra,28(sp)
1c00318c:	ca26                	sw	s1,20(sp)
1c00318e:	816fe0ef          	jal	ra,1c0011a4 <__rt_deinit>
1c003192:	4532                	lw	a0,12(sp)
1c003194:	1a104437          	lui	s0,0x1a104
1c003198:	0a040793          	addi	a5,s0,160 # 1a1040a0 <__l1_end+0xa104080>
1c00319c:	c1f54933          	p.bset	s2,a0,0,31
1c0031a0:	0127a023          	sw	s2,0(a5)
1c0031a4:	1c0057b7          	lui	a5,0x1c005
1c0031a8:	8b87a783          	lw	a5,-1864(a5) # 1c0048b8 <__rt_iodev>
1c0031ac:	0027be63          	p.bneimm	a5,2,1c0031c8 <exit+0x46>
1c0031b0:	c519                	beqz	a0,1c0031be <exit+0x3c>
1c0031b2:	00020537          	lui	a0,0x20
1c0031b6:	02350513          	addi	a0,a0,35 # 20023 <__L1Cl+0x10023>
1c0031ba:	20e9                	jal	1c003284 <semihost_exit>
1c0031bc:	a001                	j	1c0031bc <exit+0x3a>
1c0031be:	00020537          	lui	a0,0x20
1c0031c2:	02650513          	addi	a0,a0,38 # 20026 <__L1Cl+0x10026>
1c0031c6:	bfd5                	j	1c0031ba <exit+0x38>
1c0031c8:	1c0044b7          	lui	s1,0x1c004
1c0031cc:	7f448493          	addi	s1,s1,2036 # 1c0047f4 <__hal_debug_struct>
1c0031d0:	c6afe0ef          	jal	ra,1c00163a <__rt_bridge_printf_flush>
1c0031d4:	0124a623          	sw	s2,12(s1)
1c0031d8:	c24fe0ef          	jal	ra,1c0015fc <__rt_bridge_send_notif>
1c0031dc:	449c                	lw	a5,8(s1)
1c0031de:	dff9                	beqz	a5,1c0031bc <exit+0x3a>
1c0031e0:	07440413          	addi	s0,s0,116
1c0031e4:	401c                	lw	a5,0(s0)
1c0031e6:	83a5                	srli	a5,a5,0x9
1c0031e8:	f837b7b3          	p.bclr	a5,a5,28,3
1c0031ec:	fe77bce3          	p.bneimm	a5,7,1c0031e4 <exit+0x62>
1c0031f0:	c2cfe0ef          	jal	ra,1c00161c <__rt_bridge_clear_notif>
1c0031f4:	b7e1                	j	1c0031bc <exit+0x3a>

1c0031f6 <abort>:
1c0031f6:	1141                	addi	sp,sp,-16
1c0031f8:	557d                	li	a0,-1
1c0031fa:	c606                	sw	ra,12(sp)
1c0031fc:	3759                	jal	1c003182 <exit>

1c0031fe <__rt_io_init>:
#endif
}

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_io_init()
{
  __rt_putc_host_buffer_index = 0;
1c0031fe:	1c0057b7          	lui	a5,0x1c005
1c003202:	b007a623          	sw	zero,-1268(a5) # 1c004b0c <__rt_putc_host_buffer_index>
void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req);

static inline void __rt_fc_lock_init(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_FC)
  lock->waiting = NULL;
1c003206:	1b0017b7          	lui	a5,0x1b001
1c00320a:	bbc78793          	addi	a5,a5,-1092 # 1b000bbc <__rt_io_fc_lock>
1c00320e:	0007a223          	sw	zero,4(a5)
  lock->locked = 0;
1c003212:	0007a023          	sw	zero,0(a5)
  lock->fc_wait = NULL;
1c003216:	0007a623          	sw	zero,12(a5)
  __rt_fc_lock_init(&__rt_io_fc_lock);

#if defined(__RT_USE_UART)
  _rt_io_uart = NULL;
1c00321a:	1c0057b7          	lui	a5,0x1c005
1c00321e:	b007a823          	sw	zero,-1264(a5) # 1c004b10 <_rt_io_uart>
  __rt_io_event_current = NULL;
1c003222:	1c0057b7          	lui	a5,0x1c005
1c003226:	b007a223          	sw	zero,-1276(a5) # 1c004b04 <__rt_io_event_current>
  return __rt_iodev;
1c00322a:	1c0057b7          	lui	a5,0x1c005

  if (rt_iodev() == RT_IODEV_UART)
1c00322e:	8b87a783          	lw	a5,-1864(a5) # 1c0048b8 <__rt_iodev>
1c003232:	0217be63          	p.bneimm	a5,1,1c00326e <__rt_io_init+0x70>
  {
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c003236:	1c0035b7          	lui	a1,0x1c003
{
1c00323a:	1141                	addi	sp,sp,-16
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c00323c:	4601                	li	a2,0
1c00323e:	c9e58593          	addi	a1,a1,-866 # 1c002c9e <__rt_io_start>
1c003242:	4501                	li	a0,0
{
1c003244:	c606                	sw	ra,12(sp)
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c003246:	8f6fe0ef          	jal	ra,1c00133c <__rt_cbsys_add>
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
1c00324a:	1c0035b7          	lui	a1,0x1c003
1c00324e:	f8c58593          	addi	a1,a1,-116 # 1c002f8c <__rt_io_stop>
1c003252:	4601                	li	a2,0
1c003254:	4505                	li	a0,1
1c003256:	8e6fe0ef          	jal	ra,1c00133c <__rt_cbsys_add>
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
  }
#endif

}
1c00325a:	40b2                	lw	ra,12(sp)
    __rt_io_pending_flush = 0;
1c00325c:	1c0057b7          	lui	a5,0x1c005
1c003260:	b007a423          	sw	zero,-1272(a5) # 1c004b08 <__rt_io_pending_flush>
    rt_event_alloc(NULL, 1);
1c003264:	4585                	li	a1,1
1c003266:	4501                	li	a0,0
}
1c003268:	0141                	addi	sp,sp,16
    rt_event_alloc(NULL, 1);
1c00326a:	cecfe06f          	j	1c001756 <rt_event_alloc>
1c00326e:	8082                	ret

1c003270 <__internal_semihost>:
    return __internal_semihost(SEMIHOSTING_SYS_SEEK, (long) args);
}

int semihost_flen(int fd)
{
    return __internal_semihost(SEMIHOSTING_SYS_FLEN, (long) fd);
1c003270:	01f01013          	slli	zero,zero,0x1f
1c003274:	00100073          	ebreak
1c003278:	40705013          	srai	zero,zero,0x7
1c00327c:	8082                	ret

1c00327e <semihost_write0>:
1c00327e:	85aa                	mv	a1,a0
1c003280:	4511                	li	a0,4
1c003282:	b7fd                	j	1c003270 <__internal_semihost>

1c003284 <semihost_exit>:
}

int semihost_exit(int code)
{
    return __internal_semihost(SEMIHOSTING_SYS_EXIT, (long) code);
1c003284:	85aa                	mv	a1,a0
1c003286:	4561                	li	a0,24
1c003288:	b7e5                	j	1c003270 <__internal_semihost>

1c00328a <printf>:

	return r;
}

int printf(const char *format, ...)
{
1c00328a:	7139                	addi	sp,sp,-64
1c00328c:	d432                	sw	a2,40(sp)
	va_list vargs;
	int     r;

	va_start(vargs, format);
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c00328e:	862a                	mv	a2,a0
1c003290:	1c003537          	lui	a0,0x1c003
{
1c003294:	d22e                	sw	a1,36(sp)
1c003296:	d636                	sw	a3,44(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c003298:	4589                	li	a1,2
	va_start(vargs, format);
1c00329a:	1054                	addi	a3,sp,36
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c00329c:	14250513          	addi	a0,a0,322 # 1c003142 <fputc_locked>
{
1c0032a0:	ce06                	sw	ra,28(sp)
1c0032a2:	d83a                	sw	a4,48(sp)
1c0032a4:	da3e                	sw	a5,52(sp)
1c0032a6:	dc42                	sw	a6,56(sp)
1c0032a8:	de46                	sw	a7,60(sp)
	va_start(vargs, format);
1c0032aa:	c636                	sw	a3,12(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c0032ac:	357d                	jal	1c00315a <_prf_locked>
	va_end(vargs);

	return r;
}
1c0032ae:	40f2                	lw	ra,28(sp)
1c0032b0:	6121                	addi	sp,sp,64
1c0032b2:	8082                	ret

1c0032b4 <_to_x>:
 * Writes the specified number into the buffer in the given base,
 * using the digit characters 0-9a-z (i.e. base>36 will start writing
 * odd bytes).
 */
static int _to_x(char *buf, unsigned VALTYPE n, unsigned int base)
{
1c0032b4:	7179                	addi	sp,sp,-48
1c0032b6:	d422                	sw	s0,40(sp)
1c0032b8:	d226                	sw	s1,36(sp)
1c0032ba:	ce4e                	sw	s3,28(sp)
1c0032bc:	cc52                	sw	s4,24(sp)
1c0032be:	ca56                	sw	s5,20(sp)
1c0032c0:	c85a                	sw	s6,16(sp)
1c0032c2:	d606                	sw	ra,44(sp)
1c0032c4:	d04a                	sw	s2,32(sp)
1c0032c6:	c65e                	sw	s7,12(sp)
1c0032c8:	84aa                	mv	s1,a0
1c0032ca:	89ae                	mv	s3,a1
1c0032cc:	8a32                	mv	s4,a2
1c0032ce:	8ab6                	mv	s5,a3
1c0032d0:	842a                	mv	s0,a0

	do {
		unsigned int d = n % base;

		n /= base;
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c0032d2:	4b25                	li	s6,9
		unsigned int d = n % base;
1c0032d4:	8656                	mv	a2,s5
1c0032d6:	4681                	li	a3,0
1c0032d8:	854e                	mv	a0,s3
1c0032da:	85d2                	mv	a1,s4
1c0032dc:	d58fd0ef          	jal	ra,1c000834 <__umoddi3>
		n /= base;
1c0032e0:	85d2                	mv	a1,s4
		unsigned int d = n % base;
1c0032e2:	892a                	mv	s2,a0
		n /= base;
1c0032e4:	8656                	mv	a2,s5
1c0032e6:	854e                	mv	a0,s3
1c0032e8:	4681                	li	a3,0
1c0032ea:	a0efd0ef          	jal	ra,1c0004f8 <__udivdi3>
1c0032ee:	89aa                	mv	s3,a0
1c0032f0:	8a2e                	mv	s4,a1
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c0032f2:	02700713          	li	a4,39
1c0032f6:	012b6363          	bltu	s6,s2,1c0032fc <_to_x+0x48>
1c0032fa:	4701                	li	a4,0
1c0032fc:	03090913          	addi	s2,s2,48
1c003300:	974a                	add	a4,a4,s2
1c003302:	00e40023          	sb	a4,0(s0)
	} while (n);
1c003306:	8dc9                	or	a1,a1,a0
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c003308:	00140793          	addi	a5,s0,1
	} while (n);
1c00330c:	e195                	bnez	a1,1c003330 <_to_x+0x7c>

	*buf = 0;
1c00330e:	00078023          	sb	zero,0(a5)
	len = buf - start;
1c003312:	40978533          	sub	a0,a5,s1

	for (buf--; buf > start; buf--, start++) {
1c003316:	0084ef63          	bltu	s1,s0,1c003334 <_to_x+0x80>
		*buf = *start;
		*start = tmp;
	}

	return len;
}
1c00331a:	50b2                	lw	ra,44(sp)
1c00331c:	5422                	lw	s0,40(sp)
1c00331e:	5492                	lw	s1,36(sp)
1c003320:	5902                	lw	s2,32(sp)
1c003322:	49f2                	lw	s3,28(sp)
1c003324:	4a62                	lw	s4,24(sp)
1c003326:	4ad2                	lw	s5,20(sp)
1c003328:	4b42                	lw	s6,16(sp)
1c00332a:	4bb2                	lw	s7,12(sp)
1c00332c:	6145                	addi	sp,sp,48
1c00332e:	8082                	ret
1c003330:	843e                	mv	s0,a5
1c003332:	b74d                	j	1c0032d4 <_to_x+0x20>
		*buf = *start;
1c003334:	0004c703          	lbu	a4,0(s1)
		char tmp = *buf;
1c003338:	00044783          	lbu	a5,0(s0)
		*buf = *start;
1c00333c:	fee40fab          	p.sb	a4,-1(s0!)
		*start = tmp;
1c003340:	00f480ab          	p.sb	a5,1(s1!)
1c003344:	bfc9                	j	1c003316 <_to_x+0x62>

1c003346 <_rlrshift>:
	return (buf + _to_udec(buf, value)) - start;
}

static	void _rlrshift(uint64_t *v)
{
	*v = (*v & 1) + (*v >> 1);
1c003346:	411c                	lw	a5,0(a0)
1c003348:	4154                	lw	a3,4(a0)
1c00334a:	fc17b733          	p.bclr	a4,a5,30,1
1c00334e:	01f69613          	slli	a2,a3,0x1f
1c003352:	8385                	srli	a5,a5,0x1
1c003354:	8fd1                	or	a5,a5,a2
1c003356:	97ba                	add	a5,a5,a4
1c003358:	8285                	srli	a3,a3,0x1
1c00335a:	00e7b733          	sltu	a4,a5,a4
1c00335e:	9736                	add	a4,a4,a3
1c003360:	c11c                	sw	a5,0(a0)
1c003362:	c158                	sw	a4,4(a0)
}
1c003364:	8082                	ret

1c003366 <_ldiv5>:
 * taken from the full 64 bit space.
 */
static void _ldiv5(uint64_t *v)
{
	uint32_t hi;
	uint64_t rem = *v, quot = 0U, q;
1c003366:	4118                	lw	a4,0(a0)
1c003368:	4154                	lw	a3,4(a0)
	 */
	rem += 2U;

	for (i = 0; i < 3; i++) {
		hi = rem >> shifts[i];
		q = (uint64_t)(hi / 5U) << shifts[i];
1c00336a:	4615                	li	a2,5
	rem += 2U;
1c00336c:	00270793          	addi	a5,a4,2
1c003370:	00e7b733          	sltu	a4,a5,a4
1c003374:	9736                	add	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c003376:	02c755b3          	divu	a1,a4,a2
		rem -= q * 5U;
1c00337a:	42b61733          	p.msu	a4,a2,a1
		hi = rem >> shifts[i];
1c00337e:	01d71693          	slli	a3,a4,0x1d
1c003382:	0037d713          	srli	a4,a5,0x3
1c003386:	8f55                	or	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c003388:	02c75733          	divu	a4,a4,a2
1c00338c:	01d75693          	srli	a3,a4,0x1d
1c003390:	070e                	slli	a4,a4,0x3
		rem -= q * 5U;
1c003392:	42e617b3          	p.msu	a5,a2,a4
		quot += q;
1c003396:	95b6                	add	a1,a1,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c003398:	02c7d7b3          	divu	a5,a5,a2
		quot += q;
1c00339c:	973e                	add	a4,a4,a5
1c00339e:	00f737b3          	sltu	a5,a4,a5
1c0033a2:	97ae                	add	a5,a5,a1
	}

	*v = quot;
1c0033a4:	c118                	sw	a4,0(a0)
1c0033a6:	c15c                	sw	a5,4(a0)
}
1c0033a8:	8082                	ret

1c0033aa <_get_digit>:

static	char _get_digit(uint64_t *fr, int *digit_count)
{
	char rval;

	if (*digit_count > 0) {
1c0033aa:	419c                	lw	a5,0(a1)
		*digit_count -= 1;
		*fr = *fr * 10U;
		rval = ((*fr >> 60) & 0xF) + '0';
		*fr &= 0x0FFFFFFFFFFFFFFFull;
	} else {
		rval = '0';
1c0033ac:	03000713          	li	a4,48
	if (*digit_count > 0) {
1c0033b0:	02f05563          	blez	a5,1c0033da <_get_digit+0x30>
		*digit_count -= 1;
1c0033b4:	17fd                	addi	a5,a5,-1
1c0033b6:	c19c                	sw	a5,0(a1)
		*fr = *fr * 10U;
1c0033b8:	411c                	lw	a5,0(a0)
1c0033ba:	4729                	li	a4,10
1c0033bc:	4150                	lw	a2,4(a0)
1c0033be:	02f706b3          	mul	a3,a4,a5
1c0033c2:	02f737b3          	mulhu	a5,a4,a5
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c0033c6:	c114                	sw	a3,0(a0)
		*fr = *fr * 10U;
1c0033c8:	42c707b3          	p.mac	a5,a4,a2
		rval = ((*fr >> 60) & 0xF) + '0';
1c0033cc:	01c7d713          	srli	a4,a5,0x1c
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c0033d0:	c7c7b7b3          	p.bclr	a5,a5,3,28
		rval = ((*fr >> 60) & 0xF) + '0';
1c0033d4:	03070713          	addi	a4,a4,48
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c0033d8:	c15c                	sw	a5,4(a0)
	}

	return rval;
}
1c0033da:	853a                	mv	a0,a4
1c0033dc:	8082                	ret

1c0033de <_prf>:
	*sptr = p;
	return i;
}

int _prf(int (*func)(), void *dest, const char *format, va_list vargs)
{
1c0033de:	7135                	addi	sp,sp,-160
1c0033e0:	c94a                	sw	s2,144(sp)
1c0033e2:	c74e                	sw	s3,140(sp)
1c0033e4:	c15a                	sw	s6,128(sp)
1c0033e6:	dede                	sw	s7,124(sp)
1c0033e8:	cf06                	sw	ra,156(sp)
1c0033ea:	cd22                	sw	s0,152(sp)
1c0033ec:	cb26                	sw	s1,148(sp)
1c0033ee:	c552                	sw	s4,136(sp)
1c0033f0:	c356                	sw	s5,132(sp)
1c0033f2:	dce2                	sw	s8,120(sp)
1c0033f4:	dae6                	sw	s9,116(sp)
1c0033f6:	d8ea                	sw	s10,112(sp)
1c0033f8:	d6ee                	sw	s11,108(sp)
1c0033fa:	8b2a                	mv	s6,a0
1c0033fc:	8bae                	mv	s7,a1
1c0033fe:	8936                	mv	s2,a3
	struct zero_padding zero;
	VALTYPE val;

#define PUTC(c)	do { if ((*func)(c, dest) == EOF) return EOF; } while (false)

	count = 0;
1c003400:	4981                	li	s3,0

	while ((c = *format++)) {
1c003402:	00064503          	lbu	a0,0(a2)
1c003406:	00160c13          	addi	s8,a2,1
1c00340a:	c911                	beqz	a0,1c00341e <_prf+0x40>
		if (c != '%') {
1c00340c:	02500793          	li	a5,37
1c003410:	14f50563          	beq	a0,a5,1c00355a <_prf+0x17c>
			PUTC(c);
1c003414:	85de                	mv	a1,s7
1c003416:	9b02                	jalr	s6
1c003418:	13f53fe3          	p.bneimm	a0,-1,1c003d56 <_prf+0x978>
1c00341c:	59fd                	li	s3,-1
		}
	}
	return count;

#undef PUTC
}
1c00341e:	40fa                	lw	ra,156(sp)
1c003420:	446a                	lw	s0,152(sp)
1c003422:	854e                	mv	a0,s3
1c003424:	44da                	lw	s1,148(sp)
1c003426:	494a                	lw	s2,144(sp)
1c003428:	49ba                	lw	s3,140(sp)
1c00342a:	4a2a                	lw	s4,136(sp)
1c00342c:	4a9a                	lw	s5,132(sp)
1c00342e:	4b0a                	lw	s6,128(sp)
1c003430:	5bf6                	lw	s7,124(sp)
1c003432:	5c66                	lw	s8,120(sp)
1c003434:	5cd6                	lw	s9,116(sp)
1c003436:	5d46                	lw	s10,112(sp)
1c003438:	5db6                	lw	s11,108(sp)
1c00343a:	610d                	addi	sp,sp,160
1c00343c:	8082                	ret
				switch (c) {
1c00343e:	108d8663          	beq	s11,s0,1c00354a <_prf+0x16c>
1c003442:	0fb46863          	bltu	s0,s11,1c003532 <_prf+0x154>
1c003446:	fc0d8ce3          	beqz	s11,1c00341e <_prf+0x40>
1c00344a:	0ecd8d63          	beq	s11,a2,1c003544 <_prf+0x166>
					fplus = true;
1c00344e:	8c52                	mv	s8,s4
			while (strchr("-+ #0", (c = *format++)) != NULL) {
1c003450:	000c4d83          	lbu	s11,0(s8) # 1a100000 <__l1_end+0xa0fffe0>
1c003454:	1c004737          	lui	a4,0x1c004
1c003458:	70870513          	addi	a0,a4,1800 # 1c004708 <__clz_tab+0x2b4>
1c00345c:	85ee                	mv	a1,s11
1c00345e:	c232                	sw	a2,4(sp)
1c003460:	b63ff0ef          	jal	ra,1c002fc2 <strchr>
1c003464:	001c0a13          	addi	s4,s8,1
1c003468:	4612                	lw	a2,4(sp)
1c00346a:	f971                	bnez	a0,1c00343e <_prf+0x60>
			if (c == '*') {
1c00346c:	02a00713          	li	a4,42
1c003470:	10ed9563          	bne	s11,a4,1c00357a <_prf+0x19c>
				width = va_arg(vargs, int);
1c003474:	00092c83          	lw	s9,0(s2)
1c003478:	00490713          	addi	a4,s2,4
				if (width < 0) {
1c00347c:	000cd663          	bgez	s9,1c003488 <_prf+0xaa>
					fminus = true;
1c003480:	4785                	li	a5,1
					width = -width;
1c003482:	41900cb3          	neg	s9,s9
					fminus = true;
1c003486:	cc3e                	sw	a5,24(sp)
				c = *format++;
1c003488:	000a4d83          	lbu	s11,0(s4)
				width = va_arg(vargs, int);
1c00348c:	893a                	mv	s2,a4
				c = *format++;
1c00348e:	002c0a13          	addi	s4,s8,2
			if (c == '.') {
1c003492:	02e00713          	li	a4,46
			precision = -1;
1c003496:	547d                	li	s0,-1
			if (c == '.') {
1c003498:	00ed9f63          	bne	s11,a4,1c0034b6 <_prf+0xd8>
				if (c == '*') {
1c00349c:	000a4703          	lbu	a4,0(s4)
1c0034a0:	02a00793          	li	a5,42
1c0034a4:	10f71e63          	bne	a4,a5,1c0035c0 <_prf+0x1e2>
					precision = va_arg(vargs, int);
1c0034a8:	00092403          	lw	s0,0(s2)
				c = *format++;
1c0034ac:	0a05                	addi	s4,s4,1
					precision = va_arg(vargs, int);
1c0034ae:	0911                	addi	s2,s2,4
				c = *format++;
1c0034b0:	000a4d83          	lbu	s11,0(s4)
1c0034b4:	0a05                	addi	s4,s4,1
			if (strchr("hlz", c) != NULL) {
1c0034b6:	1c004737          	lui	a4,0x1c004
1c0034ba:	85ee                	mv	a1,s11
1c0034bc:	71070513          	addi	a0,a4,1808 # 1c004710 <__clz_tab+0x2bc>
1c0034c0:	84ee                	mv	s1,s11
1c0034c2:	b01ff0ef          	jal	ra,1c002fc2 <strchr>
1c0034c6:	10050e63          	beqz	a0,1c0035e2 <_prf+0x204>
				if (i == 'l' && c == 'l') {
1c0034ca:	06c00693          	li	a3,108
				c = *format++;
1c0034ce:	001a0c13          	addi	s8,s4,1
1c0034d2:	000a4d83          	lbu	s11,0(s4)
				if (i == 'l' && c == 'l') {
1c0034d6:	0ed49963          	bne	s1,a3,1c0035c8 <_prf+0x1ea>
1c0034da:	009d9863          	bne	s11,s1,1c0034ea <_prf+0x10c>
					c = *format++;
1c0034de:	001a4d83          	lbu	s11,1(s4)
1c0034e2:	002a0c13          	addi	s8,s4,2
					i = 'L';
1c0034e6:	04c00493          	li	s1,76
			switch (c) {
1c0034ea:	06700693          	li	a3,103
1c0034ee:	17b6e263          	bltu	a3,s11,1c003652 <_prf+0x274>
1c0034f2:	06500693          	li	a3,101
1c0034f6:	32ddfc63          	bleu	a3,s11,1c00382e <_prf+0x450>
1c0034fa:	04700693          	li	a3,71
1c0034fe:	0fb6e563          	bltu	a3,s11,1c0035e8 <_prf+0x20a>
1c003502:	04500713          	li	a4,69
1c003506:	32edf463          	bleu	a4,s11,1c00382e <_prf+0x450>
1c00350a:	f00d8ae3          	beqz	s11,1c00341e <_prf+0x40>
1c00350e:	02500713          	li	a4,37
1c003512:	02ed8de3          	beq	s11,a4,1c003d4c <_prf+0x96e>
				PUTC('%');
1c003516:	85de                	mv	a1,s7
1c003518:	02500513          	li	a0,37
1c00351c:	9b02                	jalr	s6
1c00351e:	eff52fe3          	p.beqimm	a0,-1,1c00341c <_prf+0x3e>
				PUTC(c);
1c003522:	85de                	mv	a1,s7
1c003524:	856e                	mv	a0,s11
1c003526:	9b02                	jalr	s6
1c003528:	eff52ae3          	p.beqimm	a0,-1,1c00341c <_prf+0x3e>
				count += 2;
1c00352c:	0989                	addi	s3,s3,2
1c00352e:	02b0006f          	j	1c003d58 <_prf+0x97a>
				switch (c) {
1c003532:	039d8163          	beq	s11,s9,1c003554 <_prf+0x176>
1c003536:	009d8c63          	beq	s11,s1,1c00354e <_prf+0x170>
1c00353a:	f1ad9ae3          	bne	s11,s10,1c00344e <_prf+0x70>
					fplus = true;
1c00353e:	4705                	li	a4,1
1c003540:	c63a                	sw	a4,12(sp)
					break;
1c003542:	b731                	j	1c00344e <_prf+0x70>
					fspace = true;
1c003544:	4785                	li	a5,1
1c003546:	c83e                	sw	a5,16(sp)
					break;
1c003548:	b719                	j	1c00344e <_prf+0x70>
					falt = true;
1c00354a:	4a85                	li	s5,1
					break;
1c00354c:	b709                	j	1c00344e <_prf+0x70>
					fzero = true;
1c00354e:	4705                	li	a4,1
1c003550:	ce3a                	sw	a4,28(sp)
					break;
1c003552:	bdf5                	j	1c00344e <_prf+0x70>
					fminus = true;
1c003554:	4785                	li	a5,1
1c003556:	cc3e                	sw	a5,24(sp)
1c003558:	bddd                	j	1c00344e <_prf+0x70>
			fminus = fplus = fspace = falt = fzero = false;
1c00355a:	ce02                	sw	zero,28(sp)
1c00355c:	c802                	sw	zero,16(sp)
1c00355e:	c602                	sw	zero,12(sp)
1c003560:	cc02                	sw	zero,24(sp)
1c003562:	4a81                	li	s5,0
				switch (c) {
1c003564:	02300413          	li	s0,35
1c003568:	02d00c93          	li	s9,45
1c00356c:	03000493          	li	s1,48
1c003570:	02b00d13          	li	s10,43
1c003574:	02000613          	li	a2,32
1c003578:	bde1                	j	1c003450 <_prf+0x72>
	return ((((unsigned)c) >= ' ') && (((unsigned)c) <= '~'));
}

static inline int isdigit(int a)
{
	return (((unsigned)(a)-'0') < 10);
1c00357a:	fd0d8713          	addi	a4,s11,-48
			} else if (!isdigit(c)) {
1c00357e:	46a5                	li	a3,9
				width = 0;
1c003580:	4c81                	li	s9,0
			} else if (!isdigit(c)) {
1c003582:	f0e6e8e3          	bltu	a3,a4,1c003492 <_prf+0xb4>
	while (isdigit(*p)) {
1c003586:	4725                	li	a4,9
		i = 10 * i + *p++ - '0';
1c003588:	4629                	li	a2,10
	while (isdigit(*p)) {
1c00358a:	8a62                	mv	s4,s8
1c00358c:	001a4d8b          	p.lbu	s11,1(s4!)
1c003590:	fd0d8693          	addi	a3,s11,-48
1c003594:	eed76fe3          	bltu	a4,a3,1c003492 <_prf+0xb4>
		i = 10 * i + *p++ - '0';
1c003598:	87ee                	mv	a5,s11
1c00359a:	42cc87b3          	p.mac	a5,s9,a2
1c00359e:	8c52                	mv	s8,s4
1c0035a0:	fd078c93          	addi	s9,a5,-48
1c0035a4:	b7dd                	j	1c00358a <_prf+0x1ac>
1c0035a6:	42b407b3          	p.mac	a5,s0,a1
1c0035aa:	8a3a                	mv	s4,a4
1c0035ac:	fd078413          	addi	s0,a5,-48
	while (isdigit(*p)) {
1c0035b0:	8752                	mv	a4,s4
1c0035b2:	0017478b          	p.lbu	a5,1(a4!)
1c0035b6:	fd078613          	addi	a2,a5,-48
1c0035ba:	fec6f6e3          	bleu	a2,a3,1c0035a6 <_prf+0x1c8>
1c0035be:	bdcd                	j	1c0034b0 <_prf+0xd2>
	int i = 0;
1c0035c0:	4401                	li	s0,0
	while (isdigit(*p)) {
1c0035c2:	46a5                	li	a3,9
		i = 10 * i + *p++ - '0';
1c0035c4:	45a9                	li	a1,10
1c0035c6:	b7ed                	j	1c0035b0 <_prf+0x1d2>
				} else if (i == 'h' && c == 'h') {
1c0035c8:	06800693          	li	a3,104
1c0035cc:	f0d49fe3          	bne	s1,a3,1c0034ea <_prf+0x10c>
1c0035d0:	f09d9de3          	bne	s11,s1,1c0034ea <_prf+0x10c>
					c = *format++;
1c0035d4:	002a0c13          	addi	s8,s4,2
1c0035d8:	001a4d83          	lbu	s11,1(s4)
					i = 'H';
1c0035dc:	04800493          	li	s1,72
1c0035e0:	b729                	j	1c0034ea <_prf+0x10c>
1c0035e2:	8c52                	mv	s8,s4
			i = 0;
1c0035e4:	4481                	li	s1,0
1c0035e6:	b711                	j	1c0034ea <_prf+0x10c>
			switch (c) {
1c0035e8:	06300693          	li	a3,99
1c0035ec:	12dd8a63          	beq	s11,a3,1c003720 <_prf+0x342>
1c0035f0:	09b6e163          	bltu	a3,s11,1c003672 <_prf+0x294>
1c0035f4:	05800693          	li	a3,88
1c0035f8:	f0dd9fe3          	bne	s11,a3,1c003516 <_prf+0x138>
				switch (i) {
1c0035fc:	06c00693          	li	a3,108
1c003600:	6cd48363          	beq	s1,a3,1c003cc6 <_prf+0x8e8>
1c003604:	07a00693          	li	a3,122
1c003608:	6ad48f63          	beq	s1,a3,1c003cc6 <_prf+0x8e8>
1c00360c:	04c00693          	li	a3,76
1c003610:	6ad49b63          	bne	s1,a3,1c003cc6 <_prf+0x8e8>
					val = va_arg(vargs, unsigned long long);
1c003614:	091d                	addi	s2,s2,7
1c003616:	c4093933          	p.bclr	s2,s2,2,0
1c00361a:	00092583          	lw	a1,0(s2)
1c00361e:	00492603          	lw	a2,4(s2)
1c003622:	00890a13          	addi	s4,s2,8
				if (c == 'o') {
1c003626:	06f00713          	li	a4,111
1c00362a:	00c4                	addi	s1,sp,68
1c00362c:	6aed9d63          	bne	s11,a4,1c003ce6 <_prf+0x908>
	if (alt_form) {
1c003630:	6a0a8163          	beqz	s5,1c003cd2 <_prf+0x8f4>
		*buf++ = '0';
1c003634:	03000793          	li	a5,48
1c003638:	04f10223          	sb	a5,68(sp)
		if (!value) {
1c00363c:	00c5e7b3          	or	a5,a1,a2
		*buf++ = '0';
1c003640:	04510513          	addi	a0,sp,69
		if (!value) {
1c003644:	68079863          	bnez	a5,1c003cd4 <_prf+0x8f6>
			*buf++ = 0;
1c003648:	040102a3          	sb	zero,69(sp)
			prefix = 0;
1c00364c:	4901                	li	s2,0
			return 1;
1c00364e:	4d85                	li	s11,1
1c003650:	a069                	j	1c0036da <_prf+0x2fc>
			switch (c) {
1c003652:	07000693          	li	a3,112
1c003656:	62dd8f63          	beq	s11,a3,1c003c94 <_prf+0x8b6>
1c00365a:	09b6e663          	bltu	a3,s11,1c0036e6 <_prf+0x308>
1c00365e:	06e00693          	li	a3,110
1c003662:	5edd8463          	beq	s11,a3,1c003c4a <_prf+0x86c>
1c003666:	f9b6ebe3          	bltu	a3,s11,1c0035fc <_prf+0x21e>
1c00366a:	06900693          	li	a3,105
1c00366e:	eadd94e3          	bne	s11,a3,1c003516 <_prf+0x138>
				switch (i) {
1c003672:	06c00793          	li	a5,108
1c003676:	18f48563          	beq	s1,a5,1c003800 <_prf+0x422>
1c00367a:	07a00793          	li	a5,122
1c00367e:	18f48163          	beq	s1,a5,1c003800 <_prf+0x422>
1c003682:	04c00793          	li	a5,76
1c003686:	16f49d63          	bne	s1,a5,1c003800 <_prf+0x422>
					val = va_arg(vargs, long long);
1c00368a:	091d                	addi	s2,s2,7
1c00368c:	c4093933          	p.bclr	s2,s2,2,0
1c003690:	00092583          	lw	a1,0(s2)
1c003694:	00492a83          	lw	s5,4(s2)
1c003698:	00890a13          	addi	s4,s2,8
1c00369c:	04410d93          	addi	s11,sp,68
	if (value < 0) {
1c0036a0:	160ad763          	bgez	s5,1c00380e <_prf+0x430>
		*buf++ = '-';
1c0036a4:	02d00793          	li	a5,45
		value = -value;
1c0036a8:	40b005b3          	neg	a1,a1
		*buf++ = '-';
1c0036ac:	04f10223          	sb	a5,68(sp)
		value = -value;
1c0036b0:	41500633          	neg	a2,s5
1c0036b4:	00b037b3          	snez	a5,a1
1c0036b8:	8e1d                	sub	a2,a2,a5
		*buf++ = ' ';
1c0036ba:	04510913          	addi	s2,sp,69
	return _to_x(buf, value, 10);
1c0036be:	854a                	mv	a0,s2
1c0036c0:	46a9                	li	a3,10
1c0036c2:	bf3ff0ef          	jal	ra,1c0032b4 <_to_x>
				if (fplus || fspace || val < 0) {
1c0036c6:	47b2                	lw	a5,12(sp)
	return (buf + _to_udec(buf, value)) - start;
1c0036c8:	954a                	add	a0,a0,s2
1c0036ca:	41b50db3          	sub	s11,a0,s11
					prefix = 1;
1c0036ce:	4905                	li	s2,1
				if (fplus || fspace || val < 0) {
1c0036d0:	e789                	bnez	a5,1c0036da <_prf+0x2fc>
1c0036d2:	4742                	lw	a4,16(sp)
1c0036d4:	e319                	bnez	a4,1c0036da <_prf+0x2fc>
1c0036d6:	01fad913          	srli	s2,s5,0x1f
			if (precision >= 0) {
1c0036da:	04045c63          	bgez	s0,1c003732 <_prf+0x354>
			zero.predot = zero.postdot = zero.trail = 0;
1c0036de:	4401                	li	s0,0
1c0036e0:	4a81                	li	s5,0
1c0036e2:	4681                	li	a3,0
1c0036e4:	a401                	j	1c0038e4 <_prf+0x506>
			switch (c) {
1c0036e6:	07500693          	li	a3,117
1c0036ea:	f0dd89e3          	beq	s11,a3,1c0035fc <_prf+0x21e>
1c0036ee:	07800693          	li	a3,120
1c0036f2:	f0dd85e3          	beq	s11,a3,1c0035fc <_prf+0x21e>
1c0036f6:	07300713          	li	a4,115
1c0036fa:	e0ed9ee3          	bne	s11,a4,1c003516 <_prf+0x138>
				cptr = va_arg(vargs, char *);
1c0036fe:	00490a13          	addi	s4,s2,4
1c003702:	00092783          	lw	a5,0(s2)
				if (precision < 0) {
1c003706:	00045663          	bgez	s0,1c003712 <_prf+0x334>
					precision = INT_MAX;
1c00370a:	80000737          	lui	a4,0x80000
1c00370e:	fff74413          	not	s0,a4
1c003712:	86be                	mv	a3,a5
				for (clen = 0; clen < precision; clen++) {
1c003714:	4d81                	li	s11,0
1c003716:	5bb41263          	bne	s0,s11,1c003cba <_prf+0x8dc>
1c00371a:	4901                	li	s2,0
1c00371c:	4401                	li	s0,0
1c00371e:	a819                	j	1c003734 <_prf+0x356>
				buf[0] = va_arg(vargs, int);
1c003720:	00092783          	lw	a5,0(s2)
1c003724:	00490a13          	addi	s4,s2,4
				clen = 1;
1c003728:	4d85                	li	s11,1
				buf[0] = va_arg(vargs, int);
1c00372a:	04f10223          	sb	a5,68(sp)
				break;
1c00372e:	4901                	li	s2,0
1c003730:	4401                	li	s0,0
1c003732:	00dc                	addi	a5,sp,68
				zero_head = precision - clen + prefix;
1c003734:	41b40d33          	sub	s10,s0,s11
1c003738:	9d4a                	add	s10,s10,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c00373a:	4401                	li	s0,0
1c00373c:	4a81                	li	s5,0
1c00373e:	4681                	li	a3,0
1c003740:	040d6d33          	p.max	s10,s10,zero
			if (!fminus && width > 0) {
1c003744:	4762                	lw	a4,24(sp)
			width -= clen + zero_head;
1c003746:	01bd0633          	add	a2,s10,s11
1c00374a:	40cc8cb3          	sub	s9,s9,a2
			if (!fminus && width > 0) {
1c00374e:	e701                	bnez	a4,1c003756 <_prf+0x378>
1c003750:	84e6                	mv	s1,s9
1c003752:	63904263          	bgtz	s9,1c003d76 <_prf+0x998>
1c003756:	012784b3          	add	s1,a5,s2
			while (prefix-- > 0) {
1c00375a:	62979463          	bne	a5,s1,1c003d82 <_prf+0x9a4>
1c00375e:	84ea                	mv	s1,s10
			while (zero_head-- > 0) {
1c003760:	14fd                	addi	s1,s1,-1
1c003762:	63f4bc63          	p.bneimm	s1,-1,1c003d9a <_prf+0x9bc>
			clen -= prefix;
1c003766:	412d84b3          	sub	s1,s11,s2
1c00376a:	8726                	mv	a4,s1
			if (zero.predot) {
1c00376c:	c295                	beqz	a3,1c003790 <_prf+0x3b2>
				c = *cptr;
1c00376e:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c)) {
1c003772:	8dbe                	mv	s11,a5
1c003774:	00978833          	add	a6,a5,s1
1c003778:	4625                	li	a2,9
1c00377a:	fd050593          	addi	a1,a0,-48
1c00377e:	41b80733          	sub	a4,a6,s11
1c003782:	62b67863          	bleu	a1,a2,1c003db2 <_prf+0x9d4>
1c003786:	8636                	mv	a2,a3
				while (zero.predot-- > 0) {
1c003788:	64061363          	bnez	a2,1c003dce <_prf+0x9f0>
				clen -= zero.predot;
1c00378c:	8f15                	sub	a4,a4,a3
1c00378e:	87ee                	mv	a5,s11
			if (zero.postdot) {
1c003790:	020a8e63          	beqz	s5,1c0037cc <_prf+0x3ee>
1c003794:	8dbe                	mv	s11,a5
1c003796:	00e78833          	add	a6,a5,a4
				} while (c != '.');
1c00379a:	02e00613          	li	a2,46
					c = *cptr++;
1c00379e:	001dc68b          	p.lbu	a3,1(s11!)
					PUTC(c);
1c0037a2:	85de                	mv	a1,s7
1c0037a4:	c232                	sw	a2,4(sp)
1c0037a6:	8536                	mv	a0,a3
1c0037a8:	c036                	sw	a3,0(sp)
1c0037aa:	c442                	sw	a6,8(sp)
1c0037ac:	9b02                	jalr	s6
1c0037ae:	4612                	lw	a2,4(sp)
1c0037b0:	4682                	lw	a3,0(sp)
1c0037b2:	4822                	lw	a6,8(sp)
1c0037b4:	c7f524e3          	p.beqimm	a0,-1,1c00341c <_prf+0x3e>
1c0037b8:	41b80733          	sub	a4,a6,s11
				} while (c != '.');
1c0037bc:	fec691e3          	bne	a3,a2,1c00379e <_prf+0x3c0>
1c0037c0:	86d6                	mv	a3,s5
				while (zero.postdot-- > 0) {
1c0037c2:	62d04563          	bgtz	a3,1c003dec <_prf+0xa0e>
				clen -= zero.postdot;
1c0037c6:	41570733          	sub	a4,a4,s5
					c = *cptr++;
1c0037ca:	87ee                	mv	a5,s11
			if (zero.trail) {
1c0037cc:	c415                	beqz	s0,1c0037f8 <_prf+0x41a>
				c = *cptr;
1c0037ce:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c) || c == '.') {
1c0037d2:	8dbe                	mv	s11,a5
1c0037d4:	973e                	add	a4,a4,a5
1c0037d6:	4625                	li	a2,9
1c0037d8:	02e00693          	li	a3,46
1c0037dc:	fd050593          	addi	a1,a0,-48
1c0037e0:	41b70ab3          	sub	s5,a4,s11
1c0037e4:	62b67163          	bleu	a1,a2,1c003e06 <_prf+0xa28>
1c0037e8:	60d50f63          	beq	a0,a3,1c003e06 <_prf+0xa28>
1c0037ec:	8722                	mv	a4,s0
				while (zero.trail-- > 0) {
1c0037ee:	62e04a63          	bgtz	a4,1c003e22 <_prf+0xa44>
				clen -= zero.trail;
1c0037f2:	408a8733          	sub	a4,s5,s0
1c0037f6:	87ee                	mv	a5,s11
1c0037f8:	843e                	mv	s0,a5
1c0037fa:	00e78ab3          	add	s5,a5,a4
1c0037fe:	a599                	j	1c003e44 <_prf+0xa66>
					val = va_arg(vargs, int);
1c003800:	00092583          	lw	a1,0(s2)
1c003804:	00490a13          	addi	s4,s2,4
1c003808:	41f5da93          	srai	s5,a1,0x1f
					break;
1c00380c:	bd41                	j	1c00369c <_prf+0x2be>
	} else if (fplus) {
1c00380e:	47b2                	lw	a5,12(sp)
1c003810:	c799                	beqz	a5,1c00381e <_prf+0x440>
		*buf++ = '+';
1c003812:	02b00793          	li	a5,43
		*buf++ = ' ';
1c003816:	04f10223          	sb	a5,68(sp)
1c00381a:	8656                	mv	a2,s5
1c00381c:	bd79                	j	1c0036ba <_prf+0x2dc>
	} else if (fspace) {
1c00381e:	4742                	lw	a4,16(sp)
1c003820:	c701                	beqz	a4,1c003828 <_prf+0x44a>
		*buf++ = ' ';
1c003822:	02000793          	li	a5,32
1c003826:	bfc5                	j	1c003816 <_prf+0x438>
	} else if (fspace) {
1c003828:	8656                	mv	a2,s5
1c00382a:	896e                	mv	s2,s11
1c00382c:	bd49                	j	1c0036be <_prf+0x2e0>
				u.d = va_arg(vargs, double);
1c00382e:	091d                	addi	s2,s2,7
1c003830:	c4093933          	p.bclr	s2,s2,2,0
				double_val = u.i;
1c003834:	00092583          	lw	a1,0(s2)
1c003838:	00492683          	lw	a3,4(s2)
	fract = (double_temp << 11) & ~HIGHBIT64;
1c00383c:	800007b7          	lui	a5,0x80000
1c003840:	0155d613          	srli	a2,a1,0x15
1c003844:	00b69713          	slli	a4,a3,0xb
1c003848:	8f51                	or	a4,a4,a2
1c00384a:	fff7c793          	not	a5,a5
1c00384e:	05ae                	slli	a1,a1,0xb
1c003850:	8f7d                	and	a4,a4,a5
				u.d = va_arg(vargs, double);
1c003852:	00890a13          	addi	s4,s2,8
	fract = (double_temp << 11) & ~HIGHBIT64;
1c003856:	d82e                	sw	a1,48(sp)
	exp = double_temp >> 52 & 0x7ff;
1c003858:	0146d913          	srli	s2,a3,0x14
	fract = (double_temp << 11) & ~HIGHBIT64;
1c00385c:	da3a                	sw	a4,52(sp)
	exp = double_temp >> 52 & 0x7ff;
1c00385e:	e8b93933          	p.bclr	s2,s2,20,11
	if (sign) {
1c003862:	0806d863          	bgez	a3,1c0038f2 <_prf+0x514>
		*buf++ = '-';
1c003866:	02d00693          	li	a3,45
		*buf++ = ' ';
1c00386a:	04d10223          	sb	a3,68(sp)
1c00386e:	04510493          	addi	s1,sp,69
	if (exp == 0x7ff) {
1c003872:	7ff00693          	li	a3,2047
1c003876:	0cd91363          	bne	s2,a3,1c00393c <_prf+0x55e>
		if (!fract) {
1c00387a:	8f4d                	or	a4,a4,a1
1c00387c:	fbfd8793          	addi	a5,s11,-65
1c003880:	00348513          	addi	a0,s1,3
1c003884:	eb49                	bnez	a4,1c003916 <_prf+0x538>
			if (isupper(c)) {
1c003886:	4765                	li	a4,25
1c003888:	06f76f63          	bltu	a4,a5,1c003906 <_prf+0x528>
				*buf++ = 'I';
1c00388c:	6795                	lui	a5,0x5
1c00388e:	e4978793          	addi	a5,a5,-439 # 4e49 <__rt_stack_size+0x4649>
1c003892:	00f49023          	sh	a5,0(s1)
				*buf++ = 'N';
1c003896:	04600793          	li	a5,70
		return buf - start;
1c00389a:	04410913          	addi	s2,sp,68
				*buf++ = 'a';
1c00389e:	00f48123          	sb	a5,2(s1)
		*buf = 0;
1c0038a2:	000481a3          	sb	zero,3(s1)
		return buf - start;
1c0038a6:	41250533          	sub	a0,a0,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c0038aa:	4401                	li	s0,0
1c0038ac:	4a81                	li	s5,0
1c0038ae:	4681                	li	a3,0
				if (fplus || fspace || (buf[0] == '-')) {
1c0038b0:	4732                	lw	a4,12(sp)
					prefix = 1;
1c0038b2:	4905                	li	s2,1
				if (fplus || fspace || (buf[0] == '-')) {
1c0038b4:	eb09                	bnez	a4,1c0038c6 <_prf+0x4e8>
1c0038b6:	47c2                	lw	a5,16(sp)
1c0038b8:	e799                	bnez	a5,1c0038c6 <_prf+0x4e8>
1c0038ba:	04414903          	lbu	s2,68(sp)
1c0038be:	fd390913          	addi	s2,s2,-45
1c0038c2:	00193913          	seqz	s2,s2
				if (!isdigit(buf[prefix])) {
1c0038c6:	1098                	addi	a4,sp,96
1c0038c8:	012707b3          	add	a5,a4,s2
1c0038cc:	fe47c783          	lbu	a5,-28(a5)
				clen += zero.predot + zero.postdot + zero.trail;
1c0038d0:	015684b3          	add	s1,a3,s5
1c0038d4:	94a2                	add	s1,s1,s0
1c0038d6:	fd078793          	addi	a5,a5,-48
				if (!isdigit(buf[prefix])) {
1c0038da:	4625                	li	a2,9
				clen += zero.predot + zero.postdot + zero.trail;
1c0038dc:	00a48db3          	add	s11,s1,a0
				if (!isdigit(buf[prefix])) {
1c0038e0:	46f66e63          	bltu	a2,a5,1c003d5c <_prf+0x97e>
			} else if (fzero) {
1c0038e4:	47f2                	lw	a5,28(sp)
1c0038e6:	46078b63          	beqz	a5,1c003d5c <_prf+0x97e>
				zero_head = width - clen;
1c0038ea:	41bc8d33          	sub	s10,s9,s11
1c0038ee:	00dc                	addi	a5,sp,68
1c0038f0:	bd81                	j	1c003740 <_prf+0x362>
	} else if (fplus) {
1c0038f2:	47b2                	lw	a5,12(sp)
		*buf++ = '+';
1c0038f4:	02b00693          	li	a3,43
	} else if (fplus) {
1c0038f8:	fbad                	bnez	a5,1c00386a <_prf+0x48c>
	} else if (fspace) {
1c0038fa:	47c2                	lw	a5,16(sp)
1c0038fc:	00c4                	addi	s1,sp,68
1c0038fe:	dbb5                	beqz	a5,1c003872 <_prf+0x494>
		*buf++ = ' ';
1c003900:	02000693          	li	a3,32
1c003904:	b79d                	j	1c00386a <_prf+0x48c>
				*buf++ = 'i';
1c003906:	679d                	lui	a5,0x7
1c003908:	e6978793          	addi	a5,a5,-407 # 6e69 <__rt_stack_size+0x6669>
1c00390c:	00f49023          	sh	a5,0(s1)
				*buf++ = 'n';
1c003910:	06600793          	li	a5,102
1c003914:	b759                	j	1c00389a <_prf+0x4bc>
			if (isupper(c)) {
1c003916:	4765                	li	a4,25
1c003918:	00f76a63          	bltu	a4,a5,1c00392c <_prf+0x54e>
				*buf++ = 'N';
1c00391c:	6791                	lui	a5,0x4
1c00391e:	14e78793          	addi	a5,a5,334 # 414e <__rt_stack_size+0x394e>
1c003922:	00f49023          	sh	a5,0(s1)
				*buf++ = 'A';
1c003926:	04e00793          	li	a5,78
1c00392a:	bf85                	j	1c00389a <_prf+0x4bc>
				*buf++ = 'n';
1c00392c:	6799                	lui	a5,0x6
1c00392e:	16e78793          	addi	a5,a5,366 # 616e <__rt_stack_size+0x596e>
1c003932:	00f49023          	sh	a5,0(s1)
				*buf++ = 'a';
1c003936:	06e00793          	li	a5,110
1c00393a:	b785                	j	1c00389a <_prf+0x4bc>
	if (c == 'F') {
1c00393c:	04600693          	li	a3,70
1c003940:	00dd9463          	bne	s11,a3,1c003948 <_prf+0x56a>
		c = 'f';
1c003944:	06600d93          	li	s11,102
	if ((exp | fract) != 0) {
1c003948:	41f95613          	srai	a2,s2,0x1f
1c00394c:	00b966b3          	or	a3,s2,a1
1c003950:	8e59                	or	a2,a2,a4
1c003952:	8ed1                	or	a3,a3,a2
1c003954:	1c068263          	beqz	a3,1c003b18 <_prf+0x73a>
		if (exp == 0) {
1c003958:	10090d63          	beqz	s2,1c003a72 <_prf+0x694>
		fract |= HIGHBIT64;
1c00395c:	5752                	lw	a4,52(sp)
1c00395e:	800007b7          	lui	a5,0x80000
		exp -= (1023 - 1);	/* +1 since .1 vs 1. */
1c003962:	c0290913          	addi	s2,s2,-1022
		fract |= HIGHBIT64;
1c003966:	8f5d                	or	a4,a4,a5
1c003968:	da3a                	sw	a4,52(sp)
1c00396a:	4d01                	li	s10,0
	while (exp <= -3) {
1c00396c:	5779                	li	a4,-2
1c00396e:	10e94f63          	blt	s2,a4,1c003a8c <_prf+0x6ae>
	while (exp > 0) {
1c003972:	17204663          	bgtz	s2,1c003ade <_prf+0x700>
		_rlrshift(&fract);
1c003976:	1808                	addi	a0,sp,48
		exp++;
1c003978:	0905                	addi	s2,s2,1
		_rlrshift(&fract);
1c00397a:	9cdff0ef          	jal	ra,1c003346 <_rlrshift>
	while (exp < (0 + 4)) {
1c00397e:	fe493ce3          	p.bneimm	s2,4,1c003976 <_prf+0x598>
	if (precision < 0) {
1c003982:	00045363          	bgez	s0,1c003988 <_prf+0x5aa>
		precision = 6;		/* Default precision if none given */
1c003986:	4419                	li	s0,6
	if ((c == 'g') || (c == 'G')) {
1c003988:	0dfdf713          	andi	a4,s11,223
1c00398c:	04700693          	li	a3,71
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c003990:	ca02                	sw	zero,20(sp)
	if ((c == 'g') || (c == 'G')) {
1c003992:	02d71563          	bne	a4,a3,1c0039bc <_prf+0x5de>
		if (decexp < (-4 + 1) || decexp > precision) {
1c003996:	5775                	li	a4,-3
1c003998:	00ed4463          	blt	s10,a4,1c0039a0 <_prf+0x5c2>
1c00399c:	19a45163          	ble	s10,s0,1c003b1e <_prf+0x740>
			c += 'e' - 'g';
1c0039a0:	ffed8793          	addi	a5,s11,-2
1c0039a4:	0ff7fd93          	andi	s11,a5,255
			if (precision > 0) {
1c0039a8:	4c040e63          	beqz	s0,1c003e84 <_prf+0xaa6>
				precision--;
1c0039ac:	147d                	addi	s0,s0,-1
		if (!falt && (precision > 0)) {
1c0039ae:	4c0a9b63          	bnez	s5,1c003e84 <_prf+0xaa6>
1c0039b2:	00802933          	sgtz	s2,s0
1c0039b6:	0ff97913          	andi	s2,s2,255
1c0039ba:	ca4a                	sw	s2,20(sp)
	if (c == 'f') {
1c0039bc:	06600713          	li	a4,102
1c0039c0:	4ced9363          	bne	s11,a4,1c003e86 <_prf+0xaa8>
		exp = precision + decexp;
1c0039c4:	008d0733          	add	a4,s10,s0
		if (exp < 0) {
1c0039c8:	06600d93          	li	s11,102
1c0039cc:	4a075f63          	bgez	a4,1c003e8a <_prf+0xaac>
	digit_count = 16;
1c0039d0:	4741                	li	a4,16
1c0039d2:	d63a                	sw	a4,44(sp)
			exp = 0;
1c0039d4:	4901                	li	s2,0
	ltemp = 0x0800000000000000;
1c0039d6:	4601                	li	a2,0
1c0039d8:	080006b7          	lui	a3,0x8000
1c0039dc:	dc32                	sw	a2,56(sp)
1c0039de:	de36                	sw	a3,60(sp)
	while (exp--) {
1c0039e0:	197d                	addi	s2,s2,-1
1c0039e2:	15f93563          	p.bneimm	s2,-1,1c003b2c <_prf+0x74e>
	fract += ltemp;
1c0039e6:	5742                	lw	a4,48(sp)
1c0039e8:	56e2                	lw	a3,56(sp)
1c0039ea:	5652                	lw	a2,52(sp)
1c0039ec:	55f2                	lw	a1,60(sp)
1c0039ee:	96ba                	add	a3,a3,a4
1c0039f0:	00e6b733          	sltu	a4,a3,a4
1c0039f4:	962e                	add	a2,a2,a1
1c0039f6:	9732                	add	a4,a4,a2
1c0039f8:	da3a                	sw	a4,52(sp)
1c0039fa:	d836                	sw	a3,48(sp)
	if ((fract >> 32) & 0xF0000000) {
1c0039fc:	f6073733          	p.bclr	a4,a4,27,0
1c003a00:	cb01                	beqz	a4,1c003a10 <_prf+0x632>
		_ldiv5(&fract);
1c003a02:	1808                	addi	a0,sp,48
1c003a04:	963ff0ef          	jal	ra,1c003366 <_ldiv5>
		_rlrshift(&fract);
1c003a08:	1808                	addi	a0,sp,48
1c003a0a:	93dff0ef          	jal	ra,1c003346 <_rlrshift>
		decexp++;
1c003a0e:	0d05                	addi	s10,s10,1
	if (c == 'f') {
1c003a10:	06600713          	li	a4,102
1c003a14:	16ed9163          	bne	s11,a4,1c003b76 <_prf+0x798>
		if (decexp > 0) {
1c003a18:	8926                	mv	s2,s1
1c003a1a:	13a04963          	bgtz	s10,1c003b4c <_prf+0x76e>
			*buf++ = '0';
1c003a1e:	03000713          	li	a4,48
1c003a22:	00e48023          	sb	a4,0(s1)
1c003a26:	00148913          	addi	s2,s1,1
			zero.predot = zero.postdot = zero.trail = 0;
1c003a2a:	4681                	li	a3,0
		if (falt || (precision > 0)) {
1c003a2c:	120a8763          	beqz	s5,1c003b5a <_prf+0x77c>
			*buf++ = '.';
1c003a30:	02e00593          	li	a1,46
1c003a34:	00b90023          	sb	a1,0(s2)
1c003a38:	00190713          	addi	a4,s2,1
		if (decexp < 0 && precision > 0) {
1c003a3c:	440d0263          	beqz	s10,1c003e80 <_prf+0xaa2>
1c003a40:	12805863          	blez	s0,1c003b70 <_prf+0x792>
			zp->postdot = -decexp;
1c003a44:	41a00ab3          	neg	s5,s10
1c003a48:	048acab3          	p.min	s5,s5,s0
			precision -= zp->postdot;
1c003a4c:	41540433          	sub	s0,s0,s5
			zero.predot = zero.postdot = zero.trail = 0;
1c003a50:	893a                	mv	s2,a4
		while (precision > 0 && digit_count > 0) {
1c003a52:	10805763          	blez	s0,1c003b60 <_prf+0x782>
1c003a56:	5732                	lw	a4,44(sp)
1c003a58:	10e05463          	blez	a4,1c003b60 <_prf+0x782>
			*buf++ = _get_digit(&fract, &digit_count);
1c003a5c:	106c                	addi	a1,sp,44
1c003a5e:	1808                	addi	a0,sp,48
1c003a60:	c036                	sw	a3,0(sp)
1c003a62:	949ff0ef          	jal	ra,1c0033aa <_get_digit>
1c003a66:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c003a6a:	147d                	addi	s0,s0,-1
1c003a6c:	4682                	lw	a3,0(sp)
1c003a6e:	b7d5                	j	1c003a52 <_prf+0x674>
				exp--;
1c003a70:	197d                	addi	s2,s2,-1
			while (((fract <<= 1) & HIGHBIT64) == 0) {
1c003a72:	01f5d693          	srli	a3,a1,0x1f
1c003a76:	0706                	slli	a4,a4,0x1
1c003a78:	8f55                	or	a4,a4,a3
1c003a7a:	0586                	slli	a1,a1,0x1
1c003a7c:	fe075ae3          	bgez	a4,1c003a70 <_prf+0x692>
1c003a80:	d82e                	sw	a1,48(sp)
1c003a82:	da3a                	sw	a4,52(sp)
1c003a84:	bde1                	j	1c00395c <_prf+0x57e>
			_rlrshift(&fract);
1c003a86:	1808                	addi	a0,sp,48
1c003a88:	8bfff0ef          	jal	ra,1c003346 <_rlrshift>
		while ((fract >> 32) >= (MAXFP1 / 5)) {
1c003a8c:	55d2                	lw	a1,52(sp)
1c003a8e:	33333737          	lui	a4,0x33333
1c003a92:	33270713          	addi	a4,a4,818 # 33333332 <__l2_end+0x1732e7ba>
1c003a96:	5642                	lw	a2,48(sp)
1c003a98:	0905                	addi	s2,s2,1
1c003a9a:	feb766e3          	bltu	a4,a1,1c003a86 <_prf+0x6a8>
		fract *= 5U;
1c003a9e:	4695                	li	a3,5
1c003aa0:	02c6b733          	mulhu	a4,a3,a2
		decexp--;
1c003aa4:	1d7d                	addi	s10,s10,-1
		fract *= 5U;
1c003aa6:	02c68633          	mul	a2,a3,a2
1c003aaa:	42b68733          	p.mac	a4,a3,a1
1c003aae:	d832                	sw	a2,48(sp)
		decexp--;
1c003ab0:	4681                	li	a3,0
		fract *= 5U;
1c003ab2:	da3a                	sw	a4,52(sp)
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c003ab4:	800007b7          	lui	a5,0x80000
1c003ab8:	fff7c793          	not	a5,a5
1c003abc:	00e7f763          	bleu	a4,a5,1c003aca <_prf+0x6ec>
1c003ac0:	ea0686e3          	beqz	a3,1c00396c <_prf+0x58e>
1c003ac4:	d832                	sw	a2,48(sp)
1c003ac6:	da3a                	sw	a4,52(sp)
1c003ac8:	b555                	j	1c00396c <_prf+0x58e>
			fract <<= 1;
1c003aca:	01f65593          	srli	a1,a2,0x1f
1c003ace:	00171693          	slli	a3,a4,0x1
1c003ad2:	00d5e733          	or	a4,a1,a3
1c003ad6:	0606                	slli	a2,a2,0x1
			exp--;
1c003ad8:	197d                	addi	s2,s2,-1
1c003ada:	4685                	li	a3,1
1c003adc:	bfe1                	j	1c003ab4 <_prf+0x6d6>
		_ldiv5(&fract);
1c003ade:	1808                	addi	a0,sp,48
1c003ae0:	887ff0ef          	jal	ra,1c003366 <_ldiv5>
1c003ae4:	5642                	lw	a2,48(sp)
1c003ae6:	5752                	lw	a4,52(sp)
		exp--;
1c003ae8:	197d                	addi	s2,s2,-1
		decexp++;
1c003aea:	0d05                	addi	s10,s10,1
1c003aec:	4681                	li	a3,0
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c003aee:	800007b7          	lui	a5,0x80000
1c003af2:	fff7c793          	not	a5,a5
1c003af6:	00e7f763          	bleu	a4,a5,1c003b04 <_prf+0x726>
1c003afa:	e6068ce3          	beqz	a3,1c003972 <_prf+0x594>
1c003afe:	d832                	sw	a2,48(sp)
1c003b00:	da3a                	sw	a4,52(sp)
1c003b02:	bd85                	j	1c003972 <_prf+0x594>
			fract <<= 1;
1c003b04:	01f65593          	srli	a1,a2,0x1f
1c003b08:	00171693          	slli	a3,a4,0x1
1c003b0c:	00d5e733          	or	a4,a1,a3
1c003b10:	0606                	slli	a2,a2,0x1
			exp--;
1c003b12:	197d                	addi	s2,s2,-1
1c003b14:	4685                	li	a3,1
1c003b16:	bfe1                	j	1c003aee <_prf+0x710>
	if ((exp | fract) != 0) {
1c003b18:	4d01                	li	s10,0
1c003b1a:	4901                	li	s2,0
1c003b1c:	bda9                	j	1c003976 <_prf+0x598>
			precision -= decexp;
1c003b1e:	41a40433          	sub	s0,s0,s10
		if (!falt && (precision > 0)) {
1c003b22:	ea0a91e3          	bnez	s5,1c0039c4 <_prf+0x5e6>
			c = 'f';
1c003b26:	06600d93          	li	s11,102
1c003b2a:	b561                	j	1c0039b2 <_prf+0x5d4>
		_ldiv5(&ltemp);
1c003b2c:	1828                	addi	a0,sp,56
1c003b2e:	839ff0ef          	jal	ra,1c003366 <_ldiv5>
		_rlrshift(&ltemp);
1c003b32:	1828                	addi	a0,sp,56
1c003b34:	813ff0ef          	jal	ra,1c003346 <_rlrshift>
1c003b38:	b565                	j	1c0039e0 <_prf+0x602>
				*buf++ = _get_digit(&fract, &digit_count);
1c003b3a:	106c                	addi	a1,sp,44
1c003b3c:	1808                	addi	a0,sp,48
1c003b3e:	86dff0ef          	jal	ra,1c0033aa <_get_digit>
1c003b42:	00a900ab          	p.sb	a0,1(s2!)
				decexp--;
1c003b46:	1d7d                	addi	s10,s10,-1
			while (decexp > 0 && digit_count > 0) {
1c003b48:	000d0563          	beqz	s10,1c003b52 <_prf+0x774>
1c003b4c:	5732                	lw	a4,44(sp)
1c003b4e:	fee046e3          	bgtz	a4,1c003b3a <_prf+0x75c>
		if (falt || (precision > 0)) {
1c003b52:	300a9f63          	bnez	s5,1c003e70 <_prf+0xa92>
			zp->predot = decexp;
1c003b56:	86ea                	mv	a3,s10
			decexp = 0;
1c003b58:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c003b5a:	4a81                	li	s5,0
		if (falt || (precision > 0)) {
1c003b5c:	ec804ae3          	bgtz	s0,1c003a30 <_prf+0x652>
	if (prune_zero) {
1c003b60:	4752                	lw	a4,20(sp)
1c003b62:	eb31                	bnez	a4,1c003bb6 <_prf+0x7d8>
	return buf - start;
1c003b64:	00c8                	addi	a0,sp,68
	*buf = 0;
1c003b66:	00090023          	sb	zero,0(s2)
	return buf - start;
1c003b6a:	40a90533          	sub	a0,s2,a0
1c003b6e:	b389                	j	1c0038b0 <_prf+0x4d2>
			*buf++ = '.';
1c003b70:	893a                	mv	s2,a4
			zero.predot = zero.postdot = zero.trail = 0;
1c003b72:	4a81                	li	s5,0
1c003b74:	b7f5                	j	1c003b60 <_prf+0x782>
		*buf = _get_digit(&fract, &digit_count);
1c003b76:	106c                	addi	a1,sp,44
1c003b78:	1808                	addi	a0,sp,48
1c003b7a:	831ff0ef          	jal	ra,1c0033aa <_get_digit>
1c003b7e:	00a48023          	sb	a0,0(s1)
		if (*buf++ != '0') {
1c003b82:	03000713          	li	a4,48
1c003b86:	00e50363          	beq	a0,a4,1c003b8c <_prf+0x7ae>
			decexp--;
1c003b8a:	1d7d                	addi	s10,s10,-1
		if (falt || (precision > 0)) {
1c003b8c:	000a9663          	bnez	s5,1c003b98 <_prf+0x7ba>
		if (*buf++ != '0') {
1c003b90:	00148913          	addi	s2,s1,1
		if (falt || (precision > 0)) {
1c003b94:	00805d63          	blez	s0,1c003bae <_prf+0x7d0>
			*buf++ = '.';
1c003b98:	02e00713          	li	a4,46
1c003b9c:	00248913          	addi	s2,s1,2
1c003ba0:	00e480a3          	sb	a4,1(s1)
		while (precision > 0 && digit_count > 0) {
1c003ba4:	00805563          	blez	s0,1c003bae <_prf+0x7d0>
1c003ba8:	5732                	lw	a4,44(sp)
1c003baa:	08e04663          	bgtz	a4,1c003c36 <_prf+0x858>
	if (prune_zero) {
1c003bae:	47d2                	lw	a5,20(sp)
			zero.predot = zero.postdot = zero.trail = 0;
1c003bb0:	4a81                	li	s5,0
1c003bb2:	4681                	li	a3,0
	if (prune_zero) {
1c003bb4:	cf99                	beqz	a5,1c003bd2 <_prf+0x7f4>
		while (*--buf == '0')
1c003bb6:	03000513          	li	a0,48
1c003bba:	fff90713          	addi	a4,s2,-1
1c003bbe:	00074583          	lbu	a1,0(a4)
1c003bc2:	08a58263          	beq	a1,a0,1c003c46 <_prf+0x868>
		if (*buf != '.') {
1c003bc6:	02e00513          	li	a0,46
		zp->trail = 0;
1c003bca:	4401                	li	s0,0
		if (*buf != '.') {
1c003bcc:	00a59363          	bne	a1,a0,1c003bd2 <_prf+0x7f4>
		while (*--buf == '0')
1c003bd0:	893a                	mv	s2,a4
	if ((c == 'e') || (c == 'E')) {
1c003bd2:	0dfdf713          	andi	a4,s11,223
1c003bd6:	04500593          	li	a1,69
1c003bda:	f8b715e3          	bne	a4,a1,1c003b64 <_prf+0x786>
		*buf++ = c;
1c003bde:	85ca                	mv	a1,s2
1c003be0:	01b5812b          	p.sb	s11,2(a1!)
			*buf++ = '+';
1c003be4:	02b00793          	li	a5,43
		if (decexp < 0) {
1c003be8:	000d5663          	bgez	s10,1c003bf4 <_prf+0x816>
			decexp = -decexp;
1c003bec:	41a00d33          	neg	s10,s10
			*buf++ = '-';
1c003bf0:	02d00793          	li	a5,45
			*buf++ = '+';
1c003bf4:	00f900a3          	sb	a5,1(s2)
		if (decexp >= 100) {
1c003bf8:	06300793          	li	a5,99
1c003bfc:	01a7de63          	ble	s10,a5,1c003c18 <_prf+0x83a>
			*buf++ = (decexp / 100) + '0';
1c003c00:	06400713          	li	a4,100
1c003c04:	02ed47b3          	div	a5,s10,a4
1c003c08:	00390593          	addi	a1,s2,3
			decexp %= 100;
1c003c0c:	02ed6d33          	rem	s10,s10,a4
			*buf++ = (decexp / 100) + '0';
1c003c10:	03078793          	addi	a5,a5,48 # 80000030 <pulp__FC+0x80000031>
1c003c14:	00f90123          	sb	a5,2(s2)
		*buf++ = (decexp / 10) + '0';
1c003c18:	47a9                	li	a5,10
1c003c1a:	892e                	mv	s2,a1
1c003c1c:	02fd4733          	div	a4,s10,a5
		decexp %= 10;
1c003c20:	02fd68b3          	rem	a7,s10,a5
		*buf++ = (decexp / 10) + '0';
1c003c24:	03070713          	addi	a4,a4,48
1c003c28:	00e9012b          	p.sb	a4,2(s2!)
		*buf++ = decexp + '0';
1c003c2c:	03088893          	addi	a7,a7,48 # 1a102030 <__l1_end+0xa102010>
1c003c30:	011580a3          	sb	a7,1(a1)
1c003c34:	bf05                	j	1c003b64 <_prf+0x786>
			*buf++ = _get_digit(&fract, &digit_count);
1c003c36:	106c                	addi	a1,sp,44
1c003c38:	1808                	addi	a0,sp,48
1c003c3a:	f70ff0ef          	jal	ra,1c0033aa <_get_digit>
1c003c3e:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c003c42:	147d                	addi	s0,s0,-1
1c003c44:	b785                	j	1c003ba4 <_prf+0x7c6>
		while (*--buf == '0')
1c003c46:	893a                	mv	s2,a4
1c003c48:	bf8d                	j	1c003bba <_prf+0x7dc>
1c003c4a:	8a4a                	mv	s4,s2
				switch (i) {
1c003c4c:	04c00693          	li	a3,76
1c003c50:	004a278b          	p.lw	a5,4(s4!)
1c003c54:	02d48a63          	beq	s1,a3,1c003c88 <_prf+0x8aa>
1c003c58:	0096c963          	blt	a3,s1,1c003c6a <_prf+0x88c>
1c003c5c:	04800693          	li	a3,72
1c003c60:	02d48063          	beq	s1,a3,1c003c80 <_prf+0x8a2>
					*va_arg(vargs, int *) = count;
1c003c64:	0137a023          	sw	s3,0(a5)
					break;
1c003c68:	a801                	j	1c003c78 <_prf+0x89a>
				switch (i) {
1c003c6a:	06800693          	li	a3,104
1c003c6e:	fed49be3          	bne	s1,a3,1c003c64 <_prf+0x886>
					*va_arg(vargs, short *) = count;
1c003c72:	874e                	mv	a4,s3
1c003c74:	00e79023          	sh	a4,0(a5)
				continue;
1c003c78:	8952                	mv	s2,s4
1c003c7a:	8662                	mv	a2,s8
1c003c7c:	f86ff06f          	j	1c003402 <_prf+0x24>
					*va_arg(vargs, char *) = count;
1c003c80:	874e                	mv	a4,s3
1c003c82:	00e78023          	sb	a4,0(a5)
					break;
1c003c86:	bfcd                	j	1c003c78 <_prf+0x89a>
					*va_arg(vargs, long long *) = count;
1c003c88:	41f9d713          	srai	a4,s3,0x1f
1c003c8c:	0137a023          	sw	s3,0(a5)
1c003c90:	c3d8                	sw	a4,4(a5)
					break;
1c003c92:	b7dd                	j	1c003c78 <_prf+0x89a>
				clen = _to_hex(buf, val, true, 'x');
1c003c94:	00092583          	lw	a1,0(s2)
		*buf++ = '0';
1c003c98:	77e1                	lui	a5,0xffff8
1c003c9a:	8307c793          	xori	a5,a5,-2000
	len = _to_x(buf, value, 16);
1c003c9e:	46c1                	li	a3,16
1c003ca0:	4601                	li	a2,0
1c003ca2:	04610513          	addi	a0,sp,70
		*buf++ = '0';
1c003ca6:	04f11223          	sh	a5,68(sp)
	len = _to_x(buf, value, 16);
1c003caa:	e0aff0ef          	jal	ra,1c0032b4 <_to_x>
				val = (uintptr_t) va_arg(vargs, void *);
1c003cae:	00490a13          	addi	s4,s2,4
	return len + (buf - buf0);
1c003cb2:	00250d93          	addi	s11,a0,2
				prefix = 2;
1c003cb6:	4909                	li	s2,2
				break;
1c003cb8:	b40d                	j	1c0036da <_prf+0x2fc>
					if (cptr[clen] == '\0') {
1c003cba:	0016c60b          	p.lbu	a2,1(a3!) # 8000001 <__L2+0x7f80001>
1c003cbe:	a4060ee3          	beqz	a2,1c00371a <_prf+0x33c>
				for (clen = 0; clen < precision; clen++) {
1c003cc2:	0d85                	addi	s11,s11,1
1c003cc4:	bc89                	j	1c003716 <_prf+0x338>
					val = va_arg(vargs, unsigned int);
1c003cc6:	00490a13          	addi	s4,s2,4
1c003cca:	00092583          	lw	a1,0(s2)
1c003cce:	4601                	li	a2,0
					break;
1c003cd0:	ba99                	j	1c003626 <_prf+0x248>
	if (alt_form) {
1c003cd2:	8526                	mv	a0,s1
	return (buf - buf0) + _to_x(buf, value, 8);
1c003cd4:	46a1                	li	a3,8
1c003cd6:	409504b3          	sub	s1,a0,s1
1c003cda:	ddaff0ef          	jal	ra,1c0032b4 <_to_x>
1c003cde:	00a48db3          	add	s11,s1,a0
			prefix = 0;
1c003ce2:	4901                	li	s2,0
1c003ce4:	badd                	j	1c0036da <_prf+0x2fc>
				} else if (c == 'u') {
1c003ce6:	07500713          	li	a4,117
1c003cea:	00ed9863          	bne	s11,a4,1c003cfa <_prf+0x91c>
	return _to_x(buf, value, 10);
1c003cee:	46a9                	li	a3,10
1c003cf0:	8526                	mv	a0,s1
1c003cf2:	dc2ff0ef          	jal	ra,1c0032b4 <_to_x>
1c003cf6:	8daa                	mv	s11,a0
1c003cf8:	b7ed                	j	1c003ce2 <_prf+0x904>
	if (alt_form) {
1c003cfa:	8d26                	mv	s10,s1
1c003cfc:	000a8963          	beqz	s5,1c003d0e <_prf+0x930>
		*buf++ = '0';
1c003d00:	7761                	lui	a4,0xffff8
1c003d02:	83074713          	xori	a4,a4,-2000
1c003d06:	04e11223          	sh	a4,68(sp)
		*buf++ = 'x';
1c003d0a:	04610d13          	addi	s10,sp,70
	len = _to_x(buf, value, 16);
1c003d0e:	46c1                	li	a3,16
1c003d10:	856a                	mv	a0,s10
1c003d12:	da2ff0ef          	jal	ra,1c0032b4 <_to_x>
	if (prefix == 'X') {
1c003d16:	05800713          	li	a4,88
1c003d1a:	02ed9263          	bne	s11,a4,1c003d3e <_prf+0x960>
1c003d1e:	87a6                	mv	a5,s1
		if (*buf >= 'a' && *buf <= 'z') {
1c003d20:	45e5                	li	a1,25
1c003d22:	0017c68b          	p.lbu	a3,1(a5!) # ffff8001 <pulp__FC+0xffff8002>
1c003d26:	f9f68613          	addi	a2,a3,-97
1c003d2a:	0ff67613          	andi	a2,a2,255
1c003d2e:	00c5e563          	bltu	a1,a2,1c003d38 <_prf+0x95a>
			*buf += 'A' - 'a';
1c003d32:	1681                	addi	a3,a3,-32
1c003d34:	fed78fa3          	sb	a3,-1(a5)
	} while (*buf++);
1c003d38:	fff7c703          	lbu	a4,-1(a5)
1c003d3c:	f37d                	bnez	a4,1c003d22 <_prf+0x944>
	return len + (buf - buf0);
1c003d3e:	409d0733          	sub	a4,s10,s1
1c003d42:	00a70db3          	add	s11,a4,a0
			prefix = 0;
1c003d46:	001a9913          	slli	s2,s5,0x1
1c003d4a:	ba41                	j	1c0036da <_prf+0x2fc>
				PUTC('%');
1c003d4c:	85de                	mv	a1,s7
1c003d4e:	02500513          	li	a0,37
1c003d52:	ec4ff06f          	j	1c003416 <_prf+0x38>
				count++;
1c003d56:	0985                	addi	s3,s3,1
				continue;
1c003d58:	8a4a                	mv	s4,s2
1c003d5a:	bf39                	j	1c003c78 <_prf+0x89a>
1c003d5c:	00dc                	addi	a5,sp,68
				zero_head = 0;
1c003d5e:	4d01                	li	s10,0
1c003d60:	b2d5                	j	1c003744 <_prf+0x366>
					PUTC(' ');
1c003d62:	85de                	mv	a1,s7
1c003d64:	02000513          	li	a0,32
1c003d68:	c036                	sw	a3,0(sp)
1c003d6a:	c43e                	sw	a5,8(sp)
1c003d6c:	9b02                	jalr	s6
1c003d6e:	4682                	lw	a3,0(sp)
1c003d70:	47a2                	lw	a5,8(sp)
1c003d72:	ebf52563          	p.beqimm	a0,-1,1c00341c <_prf+0x3e>
				while (width-- > 0) {
1c003d76:	14fd                	addi	s1,s1,-1
1c003d78:	fff4b5e3          	p.bneimm	s1,-1,1c003d62 <_prf+0x984>
				count += width;
1c003d7c:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c003d7e:	5cfd                	li	s9,-1
1c003d80:	bad9                	j	1c003756 <_prf+0x378>
				PUTC(*cptr++);
1c003d82:	0017c50b          	p.lbu	a0,1(a5!)
1c003d86:	85de                	mv	a1,s7
1c003d88:	c036                	sw	a3,0(sp)
1c003d8a:	c43e                	sw	a5,8(sp)
1c003d8c:	9b02                	jalr	s6
1c003d8e:	4682                	lw	a3,0(sp)
1c003d90:	47a2                	lw	a5,8(sp)
1c003d92:	9df534e3          	p.bneimm	a0,-1,1c00375a <_prf+0x37c>
1c003d96:	e86ff06f          	j	1c00341c <_prf+0x3e>
				PUTC('0');
1c003d9a:	85de                	mv	a1,s7
1c003d9c:	03000513          	li	a0,48
1c003da0:	c036                	sw	a3,0(sp)
1c003da2:	c43e                	sw	a5,8(sp)
1c003da4:	9b02                	jalr	s6
1c003da6:	4682                	lw	a3,0(sp)
1c003da8:	47a2                	lw	a5,8(sp)
1c003daa:	9bf53be3          	p.bneimm	a0,-1,1c003760 <_prf+0x382>
1c003dae:	e6eff06f          	j	1c00341c <_prf+0x3e>
					PUTC(c);
1c003db2:	85de                	mv	a1,s7
1c003db4:	c232                	sw	a2,4(sp)
1c003db6:	c036                	sw	a3,0(sp)
1c003db8:	c442                	sw	a6,8(sp)
1c003dba:	9b02                	jalr	s6
1c003dbc:	4612                	lw	a2,4(sp)
1c003dbe:	4682                	lw	a3,0(sp)
1c003dc0:	4822                	lw	a6,8(sp)
1c003dc2:	e5f52d63          	p.beqimm	a0,-1,1c00341c <_prf+0x3e>
					c = *++cptr;
1c003dc6:	0d85                	addi	s11,s11,1
1c003dc8:	000dc503          	lbu	a0,0(s11)
1c003dcc:	b27d                	j	1c00377a <_prf+0x39c>
					PUTC('0');
1c003dce:	85de                	mv	a1,s7
1c003dd0:	03000513          	li	a0,48
1c003dd4:	c232                	sw	a2,4(sp)
1c003dd6:	c036                	sw	a3,0(sp)
1c003dd8:	c43a                	sw	a4,8(sp)
1c003dda:	9b02                	jalr	s6
1c003ddc:	4612                	lw	a2,4(sp)
1c003dde:	4682                	lw	a3,0(sp)
1c003de0:	4722                	lw	a4,8(sp)
1c003de2:	167d                	addi	a2,a2,-1
1c003de4:	9bf532e3          	p.bneimm	a0,-1,1c003788 <_prf+0x3aa>
1c003de8:	e34ff06f          	j	1c00341c <_prf+0x3e>
					PUTC('0');
1c003dec:	85de                	mv	a1,s7
1c003dee:	03000513          	li	a0,48
1c003df2:	c036                	sw	a3,0(sp)
1c003df4:	c43a                	sw	a4,8(sp)
1c003df6:	9b02                	jalr	s6
1c003df8:	4682                	lw	a3,0(sp)
1c003dfa:	4722                	lw	a4,8(sp)
1c003dfc:	16fd                	addi	a3,a3,-1
1c003dfe:	9df532e3          	p.bneimm	a0,-1,1c0037c2 <_prf+0x3e4>
1c003e02:	e1aff06f          	j	1c00341c <_prf+0x3e>
					PUTC(c);
1c003e06:	85de                	mv	a1,s7
1c003e08:	c232                	sw	a2,4(sp)
1c003e0a:	c036                	sw	a3,0(sp)
1c003e0c:	c43a                	sw	a4,8(sp)
1c003e0e:	9b02                	jalr	s6
1c003e10:	4612                	lw	a2,4(sp)
1c003e12:	4682                	lw	a3,0(sp)
1c003e14:	4722                	lw	a4,8(sp)
1c003e16:	e1f52363          	p.beqimm	a0,-1,1c00341c <_prf+0x3e>
					c = *++cptr;
1c003e1a:	0d85                	addi	s11,s11,1
1c003e1c:	000dc503          	lbu	a0,0(s11)
1c003e20:	ba75                	j	1c0037dc <_prf+0x3fe>
					PUTC('0');
1c003e22:	85de                	mv	a1,s7
1c003e24:	03000513          	li	a0,48
1c003e28:	c43a                	sw	a4,8(sp)
1c003e2a:	9b02                	jalr	s6
1c003e2c:	4722                	lw	a4,8(sp)
1c003e2e:	177d                	addi	a4,a4,-1
1c003e30:	9bf53fe3          	p.bneimm	a0,-1,1c0037ee <_prf+0x410>
1c003e34:	de8ff06f          	j	1c00341c <_prf+0x3e>
				PUTC(*cptr++);
1c003e38:	0014450b          	p.lbu	a0,1(s0!)
1c003e3c:	85de                	mv	a1,s7
1c003e3e:	9b02                	jalr	s6
1c003e40:	ddf52e63          	p.beqimm	a0,-1,1c00341c <_prf+0x3e>
1c003e44:	408a87b3          	sub	a5,s5,s0
			while (clen-- > 0) {
1c003e48:	fef048e3          	bgtz	a5,1c003e38 <_prf+0xa5a>
			count += prefix;
1c003e4c:	994e                	add	s2,s2,s3
			count += zero_head;
1c003e4e:	012d09b3          	add	s3,s10,s2
			count += clen;
1c003e52:	99a6                	add	s3,s3,s1
			if (width > 0) {
1c003e54:	e39052e3          	blez	s9,1c003c78 <_prf+0x89a>
				count += width;
1c003e58:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c003e5a:	1cfd                	addi	s9,s9,-1
1c003e5c:	e1fcaee3          	p.beqimm	s9,-1,1c003c78 <_prf+0x89a>
					PUTC(' ');
1c003e60:	85de                	mv	a1,s7
1c003e62:	02000513          	li	a0,32
1c003e66:	9b02                	jalr	s6
1c003e68:	fff539e3          	p.bneimm	a0,-1,1c003e5a <_prf+0xa7c>
1c003e6c:	db0ff06f          	j	1c00341c <_prf+0x3e>
			*buf++ = '.';
1c003e70:	02e00693          	li	a3,46
1c003e74:	00d90023          	sb	a3,0(s2)
1c003e78:	00190713          	addi	a4,s2,1
			zp->predot = decexp;
1c003e7c:	86ea                	mv	a3,s10
			decexp = 0;
1c003e7e:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c003e80:	4a81                	li	s5,0
1c003e82:	b6f9                	j	1c003a50 <_prf+0x672>
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c003e84:	ca02                	sw	zero,20(sp)
		exp = precision + 1;
1c003e86:	00140713          	addi	a4,s0,1
	digit_count = 16;
1c003e8a:	46c1                	li	a3,16
1c003e8c:	d636                	sw	a3,44(sp)
1c003e8e:	04d74933          	p.min	s2,a4,a3
1c003e92:	b691                	j	1c0039d6 <_prf+0x5f8>

1c003e94 <__rt_uart_cluster_req_done>:
  }

  return __rt_uart_open(channel, conf, event, dev_name);
  
error:
  rt_warning("[UART] Failed to open uart device\n");
1c003e94:	300476f3          	csrrci	a3,mstatus,8
1c003e98:	4785                	li	a5,1
1c003e9a:	08f50623          	sb	a5,140(a0)
1c003e9e:	08d54783          	lbu	a5,141(a0)
1c003ea2:	00201737          	lui	a4,0x201
1c003ea6:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c003eaa:	04078793          	addi	a5,a5,64
1c003eae:	07da                	slli	a5,a5,0x16
1c003eb0:	0007e723          	p.sw	zero,a4(a5)
1c003eb4:	30069073          	csrw	mstatus,a3
1c003eb8:	8082                	ret

1c003eba <__rt_uart_setup.isra.5>:
1c003eba:	1c005737          	lui	a4,0x1c005
1c003ebe:	b2472703          	lw	a4,-1244(a4) # 1c004b24 <__rt_freq_domains>
1c003ec2:	00155793          	srli	a5,a0,0x1
1c003ec6:	97ba                	add	a5,a5,a4
1c003ec8:	02a7d7b3          	divu	a5,a5,a0
1c003ecc:	1a102737          	lui	a4,0x1a102
1c003ed0:	17fd                	addi	a5,a5,-1
1c003ed2:	07c2                	slli	a5,a5,0x10
1c003ed4:	3067e793          	ori	a5,a5,774
1c003ed8:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c003edc:	8082                	ret

1c003ede <__rt_uart_setfreq_after>:
1c003ede:	1c0057b7          	lui	a5,0x1c005
1c003ee2:	ad478793          	addi	a5,a5,-1324 # 1c004ad4 <__rt_uart>
1c003ee6:	4398                	lw	a4,0(a5)
1c003ee8:	cb09                	beqz	a4,1c003efa <__rt_uart_setfreq_after+0x1c>
1c003eea:	4788                	lw	a0,8(a5)
1c003eec:	1141                	addi	sp,sp,-16
1c003eee:	c606                	sw	ra,12(sp)
1c003ef0:	37e9                	jal	1c003eba <__rt_uart_setup.isra.5>
1c003ef2:	40b2                	lw	ra,12(sp)
1c003ef4:	4501                	li	a0,0
1c003ef6:	0141                	addi	sp,sp,16
1c003ef8:	8082                	ret
1c003efa:	4501                	li	a0,0
1c003efc:	8082                	ret

1c003efe <__rt_uart_wait_tx_done.isra.6>:
1c003efe:	1a102737          	lui	a4,0x1a102
1c003f02:	1141                	addi	sp,sp,-16
1c003f04:	21870713          	addi	a4,a4,536 # 1a102218 <__l1_end+0xa1021f8>
1c003f08:	002046b7          	lui	a3,0x204
1c003f0c:	431c                	lw	a5,0(a4)
1c003f0e:	8bc1                	andi	a5,a5,16
1c003f10:	e38d                	bnez	a5,1c003f32 <__rt_uart_wait_tx_done.isra.6+0x34>
1c003f12:	1a102737          	lui	a4,0x1a102
1c003f16:	22070713          	addi	a4,a4,544 # 1a102220 <__l1_end+0xa102200>
1c003f1a:	431c                	lw	a5,0(a4)
1c003f1c:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003f20:	ffed                	bnez	a5,1c003f1a <__rt_uart_wait_tx_done.isra.6+0x1c>
1c003f22:	c602                	sw	zero,12(sp)
1c003f24:	7cf00713          	li	a4,1999
1c003f28:	47b2                	lw	a5,12(sp)
1c003f2a:	00f75763          	ble	a5,a4,1c003f38 <__rt_uart_wait_tx_done.isra.6+0x3a>
1c003f2e:	0141                	addi	sp,sp,16
1c003f30:	8082                	ret
1c003f32:	0386e783          	p.elw	a5,56(a3) # 204038 <__L2+0x184038>
1c003f36:	bfd9                	j	1c003f0c <__rt_uart_wait_tx_done.isra.6+0xe>
1c003f38:	47b2                	lw	a5,12(sp)
1c003f3a:	0785                	addi	a5,a5,1
1c003f3c:	c63e                	sw	a5,12(sp)
1c003f3e:	b7ed                	j	1c003f28 <__rt_uart_wait_tx_done.isra.6+0x2a>

1c003f40 <__rt_uart_setfreq_before>:
1c003f40:	1c0057b7          	lui	a5,0x1c005
1c003f44:	ad47a783          	lw	a5,-1324(a5) # 1c004ad4 <__rt_uart>
1c003f48:	cf99                	beqz	a5,1c003f66 <__rt_uart_setfreq_before+0x26>
1c003f4a:	1141                	addi	sp,sp,-16
1c003f4c:	c606                	sw	ra,12(sp)
1c003f4e:	3f45                	jal	1c003efe <__rt_uart_wait_tx_done.isra.6>
1c003f50:	40b2                	lw	ra,12(sp)
1c003f52:	005007b7          	lui	a5,0x500
1c003f56:	1a102737          	lui	a4,0x1a102
1c003f5a:	0799                	addi	a5,a5,6
1c003f5c:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c003f60:	4501                	li	a0,0
1c003f62:	0141                	addi	sp,sp,16
1c003f64:	8082                	ret
1c003f66:	4501                	li	a0,0
1c003f68:	8082                	ret

1c003f6a <__rt_uart_cluster_req>:
1c003f6a:	1141                	addi	sp,sp,-16
1c003f6c:	c606                	sw	ra,12(sp)
1c003f6e:	c422                	sw	s0,8(sp)
1c003f70:	30047473          	csrrci	s0,mstatus,8
1c003f74:	1c0047b7          	lui	a5,0x1c004
1c003f78:	e9478793          	addi	a5,a5,-364 # 1c003e94 <__rt_uart_cluster_req_done>
1c003f7c:	c91c                	sw	a5,16(a0)
1c003f7e:	4785                	li	a5,1
1c003f80:	d91c                	sw	a5,48(a0)
1c003f82:	411c                	lw	a5,0(a0)
1c003f84:	02052a23          	sw	zero,52(a0)
1c003f88:	c948                	sw	a0,20(a0)
1c003f8a:	43cc                	lw	a1,4(a5)
1c003f8c:	4514                	lw	a3,8(a0)
1c003f8e:	4150                	lw	a2,4(a0)
1c003f90:	0586                	slli	a1,a1,0x1
1c003f92:	00c50793          	addi	a5,a0,12
1c003f96:	4701                	li	a4,0
1c003f98:	0585                	addi	a1,a1,1
1c003f9a:	4501                	li	a0,0
1c003f9c:	d11fd0ef          	jal	ra,1c001cac <rt_periph_copy>
1c003fa0:	30041073          	csrw	mstatus,s0
1c003fa4:	40b2                	lw	ra,12(sp)
1c003fa6:	4422                	lw	s0,8(sp)
1c003fa8:	0141                	addi	sp,sp,16
1c003faa:	8082                	ret

1c003fac <soc_eu_fcEventMask_setEvent>:
1c003fac:	47fd                	li	a5,31
1c003fae:	4721                	li	a4,8
1c003fb0:	00a7d463          	ble	a0,a5,1c003fb8 <soc_eu_fcEventMask_setEvent+0xc>
1c003fb4:	1501                	addi	a0,a0,-32
1c003fb6:	4711                	li	a4,4
1c003fb8:	1a1066b7          	lui	a3,0x1a106
1c003fbc:	20e6f603          	p.lw	a2,a4(a3)
1c003fc0:	4785                	li	a5,1
1c003fc2:	00a79533          	sll	a0,a5,a0
1c003fc6:	fff54513          	not	a0,a0
1c003fca:	8d71                	and	a0,a0,a2
1c003fcc:	00a6e723          	p.sw	a0,a4(a3)
1c003fd0:	8082                	ret

1c003fd2 <rt_uart_conf_init>:
1c003fd2:	000997b7          	lui	a5,0x99
1c003fd6:	96878793          	addi	a5,a5,-1688 # 98968 <__L2+0x18968>
1c003fda:	c11c                	sw	a5,0(a0)
1c003fdc:	57fd                	li	a5,-1
1c003fde:	c15c                	sw	a5,4(a0)
1c003fe0:	8082                	ret

1c003fe2 <__rt_uart_open>:
1c003fe2:	1141                	addi	sp,sp,-16
1c003fe4:	c606                	sw	ra,12(sp)
1c003fe6:	c422                	sw	s0,8(sp)
1c003fe8:	c226                	sw	s1,4(sp)
1c003fea:	c04a                	sw	s2,0(sp)
1c003fec:	30047973          	csrrci	s2,mstatus,8
1c003ff0:	cd8d                	beqz	a1,1c00402a <__rt_uart_open+0x48>
1c003ff2:	4198                	lw	a4,0(a1)
1c003ff4:	1c0056b7          	lui	a3,0x1c005
1c003ff8:	ffc50793          	addi	a5,a0,-4
1c003ffc:	ad468413          	addi	s0,a3,-1324 # 1c004ad4 <__rt_uart>
1c004000:	0792                	slli	a5,a5,0x4
1c004002:	943e                	add	s0,s0,a5
1c004004:	4010                	lw	a2,0(s0)
1c004006:	ad468693          	addi	a3,a3,-1324
1c00400a:	c60d                	beqz	a2,1c004034 <__rt_uart_open+0x52>
1c00400c:	c589                	beqz	a1,1c004016 <__rt_uart_open+0x34>
1c00400e:	418c                	lw	a1,0(a1)
1c004010:	4418                	lw	a4,8(s0)
1c004012:	04e59a63          	bne	a1,a4,1c004066 <__rt_uart_open+0x84>
1c004016:	0605                	addi	a2,a2,1
1c004018:	00c6e7a3          	p.sw	a2,a5(a3)
1c00401c:	8522                	mv	a0,s0
1c00401e:	40b2                	lw	ra,12(sp)
1c004020:	4422                	lw	s0,8(sp)
1c004022:	4492                	lw	s1,4(sp)
1c004024:	4902                	lw	s2,0(sp)
1c004026:	0141                	addi	sp,sp,16
1c004028:	8082                	ret
1c00402a:	00099737          	lui	a4,0x99
1c00402e:	96870713          	addi	a4,a4,-1688 # 98968 <__L2+0x18968>
1c004032:	b7c9                	j	1c003ff4 <__rt_uart_open+0x12>
1c004034:	c418                	sw	a4,8(s0)
1c004036:	4785                	li	a5,1
1c004038:	1a102737          	lui	a4,0x1a102
1c00403c:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa102760>
1c004040:	c01c                	sw	a5,0(s0)
1c004042:	c048                	sw	a0,4(s0)
1c004044:	4314                	lw	a3,0(a4)
1c004046:	00a797b3          	sll	a5,a5,a0
1c00404a:	00151493          	slli	s1,a0,0x1
1c00404e:	8fd5                	or	a5,a5,a3
1c004050:	c31c                	sw	a5,0(a4)
1c004052:	8526                	mv	a0,s1
1c004054:	3fa1                	jal	1c003fac <soc_eu_fcEventMask_setEvent>
1c004056:	00148513          	addi	a0,s1,1
1c00405a:	3f89                	jal	1c003fac <soc_eu_fcEventMask_setEvent>
1c00405c:	4408                	lw	a0,8(s0)
1c00405e:	3db1                	jal	1c003eba <__rt_uart_setup.isra.5>
1c004060:	30091073          	csrw	mstatus,s2
1c004064:	bf65                	j	1c00401c <__rt_uart_open+0x3a>
1c004066:	4401                	li	s0,0
1c004068:	bf55                	j	1c00401c <__rt_uart_open+0x3a>

1c00406a <rt_uart_close>:
}



void rt_uart_close(rt_uart_t *uart, rt_event_t *event)
{
1c00406a:	1141                	addi	sp,sp,-16
1c00406c:	c606                	sw	ra,12(sp)
1c00406e:	c422                	sw	s0,8(sp)
1c004070:	c226                	sw	s1,4(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c004072:	300474f3          	csrrci	s1,mstatus,8
  int irq = rt_irq_disable();

  rt_trace(RT_TRACE_DEV_CTRL, "[UART] Closing uart device (handle: %p)\n", uart);

  uart->open_count--;
1c004076:	411c                	lw	a5,0(a0)
1c004078:	17fd                	addi	a5,a5,-1
1c00407a:	c11c                	sw	a5,0(a0)

  if (uart->open_count == 0)
1c00407c:	e795                	bnez	a5,1c0040a8 <rt_uart_close+0x3e>
1c00407e:	842a                	mv	s0,a0
  {
      // First wait for pending transfers to finish before stoppping uart in case
      // some printf are still pending
      __rt_uart_wait_tx_done(uart);
1c004080:	3dbd                	jal	1c003efe <__rt_uart_wait_tx_done.isra.6>

  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_SETUP_OFFSET, val);
}

static inline void plp_uart_disable(int channel) {
  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_SETUP_OFFSET, 0x00500006);
1c004082:	1a102737          	lui	a4,0x1a102
1c004086:	005007b7          	lui	a5,0x500
1c00408a:	22470693          	addi	a3,a4,548 # 1a102224 <__l1_end+0xa102204>
1c00408e:	0799                	addi	a5,a5,6
1c004090:	c29c                	sw	a5,0(a3)
      // Set enable bits for uart channel back to 0 
      // This is needed to be able to propagate new configs when re-opening
      plp_uart_disable(uart->channel - ARCHI_UDMA_UART_ID(0));      

      // Then stop the uart
      plp_udma_cg_set(plp_udma_cg_get() & ~(1<<uart->channel));
1c004092:	4050                	lw	a2,4(s0)
  return pulp_read32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET);
1c004094:	78070713          	addi	a4,a4,1920
1c004098:	4314                	lw	a3,0(a4)
1c00409a:	4785                	li	a5,1
1c00409c:	00c797b3          	sll	a5,a5,a2
1c0040a0:	fff7c793          	not	a5,a5
1c0040a4:	8ff5                	and	a5,a5,a3
  pulp_write32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET, value);
1c0040a6:	c31c                	sw	a5,0(a4)
  __builtin_pulp_spr_write(reg, val);
1c0040a8:	30049073          	csrw	mstatus,s1
  }

  rt_irq_restore(irq);
}
1c0040ac:	40b2                	lw	ra,12(sp)
1c0040ae:	4422                	lw	s0,8(sp)
1c0040b0:	4492                	lw	s1,4(sp)
1c0040b2:	0141                	addi	sp,sp,16
1c0040b4:	8082                	ret

1c0040b6 <rt_uart_cluster_write>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0040b6:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c0040ba:	8795                	srai	a5,a5,0x5
1c0040bc:	f267b7b3          	p.bclr	a5,a5,25,6
void rt_uart_cluster_write(rt_uart_t *handle, void *buffer, size_t size, rt_uart_req_t *req)
{
  req->uart = handle;
  req->buffer = buffer;
  req->size = size;
  req->cid = rt_cluster_id();
1c0040c0:	08f686a3          	sb	a5,141(a3)
  event->arg[0] = (uintptr_t)callback;
1c0040c4:	1c0047b7          	lui	a5,0x1c004
1c0040c8:	f6a78793          	addi	a5,a5,-150 # 1c003f6a <__rt_uart_cluster_req>
1c0040cc:	ca9c                	sw	a5,16(a3)
  event->implem.pending = 1;  
1c0040ce:	4785                	li	a5,1
  req->uart = handle;
1c0040d0:	c288                	sw	a0,0(a3)
  req->buffer = buffer;
1c0040d2:	c2cc                	sw	a1,4(a3)
  req->size = size;
1c0040d4:	c690                	sw	a2,8(a3)
  req->done = 0;
1c0040d6:	08068623          	sb	zero,140(a3)
  event->implem.keep = 0;
1c0040da:	0206aa23          	sw	zero,52(a3)
  event->arg[1] = (uintptr_t)arg;
1c0040de:	cad4                	sw	a3,20(a3)
  event->implem.pending = 1;  
1c0040e0:	da9c                	sw	a5,48(a3)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_uart_cluster_req, (void *)req);
  __rt_event_set_pending(&req->event);
  __rt_cluster_push_fc_event(&req->event);
1c0040e2:	00c68513          	addi	a0,a3,12
1c0040e6:	e12fe06f          	j	1c0026f8 <__rt_cluster_push_fc_event>

1c0040ea <__rt_uart_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that we flush pending transfers before updating the frequency
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c0040ea:	1c0045b7          	lui	a1,0x1c004
{
1c0040ee:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c0040f0:	4601                	li	a2,0
1c0040f2:	f4058593          	addi	a1,a1,-192 # 1c003f40 <__rt_uart_setfreq_before>
1c0040f6:	4511                	li	a0,4
{
1c0040f8:	c606                	sw	ra,12(sp)
1c0040fa:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c0040fc:	a40fd0ef          	jal	ra,1c00133c <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c004100:	1c0045b7          	lui	a1,0x1c004
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c004104:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c004106:	4601                	li	a2,0
1c004108:	ede58593          	addi	a1,a1,-290 # 1c003ede <__rt_uart_setfreq_after>
1c00410c:	4515                	li	a0,5
1c00410e:	a2efd0ef          	jal	ra,1c00133c <__rt_cbsys_add>


  for (int i=0; i<ARCHI_UDMA_NB_UART; i++)
  {
    __rt_uart[i].open_count = 0;
1c004112:	1c0057b7          	lui	a5,0x1c005
1c004116:	ac07aa23          	sw	zero,-1324(a5) # 1c004ad4 <__rt_uart>
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c00411a:	8d41                	or	a0,a0,s0
  }

  if (err) rt_fatal("Unable to initialize uart driver\n");
1c00411c:	c10d                	beqz	a0,1c00413e <__rt_uart_init+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00411e:	01402673          	csrr	a2,uhartid
1c004122:	1c004537          	lui	a0,0x1c004
  return (hart_id >> 5) & 0x3f;
1c004126:	40565593          	srai	a1,a2,0x5
1c00412a:	f265b5b3          	p.bclr	a1,a1,25,6
1c00412e:	f4563633          	p.bclr	a2,a2,26,5
1c004132:	71450513          	addi	a0,a0,1812 # 1c004714 <__clz_tab+0x2c0>
1c004136:	954ff0ef          	jal	ra,1c00328a <printf>
1c00413a:	8bcff0ef          	jal	ra,1c0031f6 <abort>
}
1c00413e:	40b2                	lw	ra,12(sp)
1c004140:	4422                	lw	s0,8(sp)
1c004142:	0141                	addi	sp,sp,16
1c004144:	8082                	ret
	...

1c004148 <__cluster_text_start>:
  .global __rt_pe_start
__rt_pe_start:

#endif

    csrr    a0, 0xF14
1c004148:	f1402573          	csrr	a0,mhartid
    andi    a1, a0, 0x1f
1c00414c:	01f57593          	andi	a1,a0,31
    srli    a0, a0, 5
1c004150:	8115                	srli	a0,a0,0x5
    
    // Activate a few events
    li      t0, (1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT)
1c004152:	000702b7          	lui	t0,0x70
    li      t1, ARCHI_EU_DEMUX_ADDR
1c004156:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK(t1)
1c00415a:	00532023          	sw	t0,0(t1) # 204000 <__L2+0x184000>

#ifndef ARCHI_NO_L1_TINY
    sw      x0, %tiny(__rt_dma_first_pending)(x0)
1c00415e:	00002a23          	sw	zero,20(zero) # 14 <__rt_bridge_eeprom_handle>

#ifdef ARCHI_HAS_CC
    li      t2, ARCHI_CC_CORE_ID
    bne     a1, t2, __rt_slave_start
#else
    bne     a1, x0, __rt_slave_start
1c004162:	10059063          	bnez	a1,1c004262 <__rt_slave_start>
#endif

    li      t0, (1<<ARCHI_CL_EVT_DMA1)
1c004166:	20000293          	li	t0,512
    li      t1, ARCHI_EU_DEMUX_ADDR
1c00416a:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK_IRQ_OR(t1)
1c00416e:	00532a23          	sw	t0,20(t1) # 204014 <__L2+0x184014>



    // Prepare few values that will be kept in saved registers to optimize the loop
    la      s0, __rt_cluster_pool
1c004172:	e3ffc417          	auipc	s0,0xe3ffc
1c004176:	e9240413          	addi	s0,s0,-366 # 4 <__rt_bridge_flash_handle>
    li      s3, ARCHI_EU_DEMUX_ADDR
1c00417a:	002049b7          	lui	s3,0x204
    li      s4, 1<<RT_CLUSTER_CALL_EVT
1c00417e:	4a09                	li	s4,2
    la      s5, __rt_master_event
1c004180:	00000a97          	auipc	s5,0x0
1c004184:	038a8a93          	addi	s5,s5,56 # 1c0041b8 <__rt_master_event>
    la      s7, __rt_fc_cluster_data
1c004188:	00001b97          	auipc	s7,0x1
1c00418c:	9acb8b93          	addi	s7,s7,-1620 # 1c004b34 <__rt_fc_cluster_data>
    li      t2, RT_FC_CLUSTER_DATA_T_SIZEOF
1c004190:	02800393          	li	t2,40
    mul     t2, t2, a0
1c004194:	02a383b3          	mul	t2,t2,a0
    add     s7, s7, t2
1c004198:	9b9e                	add	s7,s7,t2
    addi    s7, s7, RT_FC_CLUSTER_DATA_T_EVENTS
1c00419a:	0b91                	addi	s7,s7,4
#if defined(ARCHI_HAS_FC)
#if defined(ITC_VERSION)
    li      s9, ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET
    li      s8, 1<<RT_FC_ENQUEUE_EVENT
#else
    li      s9, ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
1c00419c:	1b201cb7          	lui	s9,0x1b201
1c0041a0:	e04c8c93          	addi	s9,s9,-508 # 1b200e04 <__fc_tcdm_end+0x1ffa34>
    li      s8, 1
1c0041a4:	4c05                	li	s8,1
    // In case there is no FC, the event must be sent to cluster 0 event unit
    li      s9, ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(0) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
    li      s8, 1    
#endif
#ifndef ARCHI_HAS_NO_DISPATCH
    la      s10, __rt_set_slave_stack
1c0041a6:	00000d17          	auipc	s10,0x0
1c0041aa:	0fad0d13          	addi	s10,s10,250 # 1c0042a0 <__rt_set_slave_stack>
    ori     s10, s10, 1
1c0041ae:	001d6d13          	ori	s10,s10,1
#endif

    csrwi   0x300, 0x8
1c0041b2:	30045073          	csrwi	mstatus,8

    j       __rt_master_loop
1c0041b6:	a819                	j	1c0041cc <__rt_master_loop>

1c0041b8 <__rt_master_event>:



__rt_master_event:
    beq     s6, x0, __rt_master_loop
1c0041b8:	000b0a63          	beqz	s6,1c0041cc <__rt_master_loop>

1c0041bc <__rt_push_event_to_fc_retry>:

__rt_push_event_to_fc_retry:
    // Now we have to push the termination event to FC side
    // First wait until the slot for posting events is free
    lw      t0, 0(s7)
1c0041bc:	000ba283          	lw	t0,0(s7)
    bne     t0, x0, __rt_push_event_to_fc_wait
1c0041c0:	08029a63          	bnez	t0,1c004254 <__rt_push_event_to_fc_wait>

    // Push it
    sw      s6, 0(s7)
1c0041c4:	016ba023          	sw	s6,0(s7)

    // And notify the FC side with a HW event in case it is sleeping
    sw      s8, 0(s9)
1c0041c8:	018ca023          	sw	s8,0(s9)

1c0041cc <__rt_master_loop>:


__rt_master_loop:
    // Check if a task is ready in the pool
    lw      t3, 0(s0)
1c0041cc:	00042e03          	lw	t3,0(s0)
    // Check if a call is ready, e.g. if nb_pe is not zero
    // otherwise go to sleep
    beq     t3, x0, __rt_master_sleep
1c0041d0:	060e0b63          	beqz	t3,1c004246 <__rt_master_sleep>

1c0041d4 <__rt_master_loop_update_next>:

__rt_master_loop_update_next:
    lw      t4, RT_CLUSTER_TASK_NEXT(t3)
1c0041d4:	020e2e83          	lw	t4,32(t3)
    sw      x0, RT_CLUSTER_TASK_PENDING(t3)
1c0041d8:	020e2223          	sw	zero,36(t3)
    sw      t4, 0(s0)
1c0041dc:	01d42023          	sw	t4,0(s0)

    // Check again next pointer in case it was updated by the FC.
    // If so, do it it again as this will ensure that either we see the new
    // value or the FC sees our write
    lw      t5, RT_CLUSTER_TASK_NEXT(t3)
1c0041e0:	020e2f03          	lw	t5,32(t3)
    bne     t4, t5, __rt_master_loop_update_next
1c0041e4:	ffee98e3          	bne	t4,t5,1c0041d4 <__rt_master_loop_update_next>
    li      a4, 0
    ebreak
#endif

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c0041e8:	7d005073          	csrwi	0x7d0,0
#endif

    // Reads entry point information
    lw      a0, RT_CLUSTER_TASK_ARG(t3)
1c0041ec:	004e2503          	lw	a0,4(t3)
    lw      t0, RT_CLUSTER_TASK_ENTRY(t3)
1c0041f0:	000e2283          	lw	t0,0(t3)
    lw      sp, RT_CLUSTER_TASK_STACKS(t3)
1c0041f4:	008e2103          	lw	sp,8(t3)
    lw      t1, RT_CLUSTER_TASK_STACK_SIZE(t3)
1c0041f8:	00ce2303          	lw	t1,12(t3)
    lw      t2, RT_CLUSTER_TASK_SLAVE_STACK_SIZE(t3)
1c0041fc:	010e2383          	lw	t2,16(t3)
    lw      t5, RT_CLUSTER_TASK_CORE_MASK(t3)
1c004200:	028e2f03          	lw	t5,40(t3)
    lw      s6, RT_CLUSTER_TASK_COMPLETION_CALLBACK(t3)
1c004204:	018e2b03          	lw	s6,24(t3)
    lw      t6, RT_CLUSTER_TASK_NB_CORES(t3)
1c004208:	014e2f83          	lw	t6,20(t3)
    mv      ra, s5
1c00420c:	80d6                	mv	ra,s5

    add     sp, sp, t1
1c00420e:	911a                	add	sp,sp,t1

#ifdef ARCHI_NO_L1_TINY
    la      t4, __rt_cluster_nb_active_pe
    sw      t6, 0(t4)
#else
    sw      t6, %tiny(__rt_cluster_nb_active_pe)(x0)
1c004210:	01f02c23          	sw	t6,24(zero) # 18 <__rt_first_free>
#endif

#ifdef __RT_USE_ASSERT
    // Update stack checking information
    beqz    t1, __rt_no_stack_check
1c004214:	00030a63          	beqz	t1,1c004228 <__rt_no_stack_check>
    sub     t4, sp, t1
1c004218:	40610eb3          	sub	t4,sp,t1
    csrw    0x7D1, t4
1c00421c:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c004220:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c004224:	7d00d073          	csrwi	0x7d0,1

1c004228 <__rt_no_stack_check>:
#endif

__rt_no_stack_check:
    // Whatever the number of cores, we need to setup the barrier as the master code is compiled to use it
    sw      t5, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG(s3)
1c004228:	09e9a223          	sw	t5,132(s3) # 204084 <__L2+0x184084>
#ifdef ARCHI_HAS_CC
    // When we have a cluster controller, don't configure the slave barrier
    // if we don't have have any slave
    beqz    t5, __rt_master_no_slave_barrier
#endif
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_MASK(s3)
1c00422c:	21e9a023          	sw	t5,512(s3)
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK(s3)
1c004230:	21e9a623          	sw	t5,524(s3)

1c004234 <__rt_master_no_slave_barrier>:
    sw      t6, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK + EU_BARRIER_SIZE(s3)
#endif

    // Set stack on slaves
    // For that we push first the function for setting stack, then the stack size and the base
    p.beqimm t5, 0, __rt_master_loop_no_slave
1c004234:	000f2863          	p.beqimm	t5,0,1c004244 <__rt_master_loop_no_slave>
    sw      s10, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c004238:	09a9a023          	sw	s10,128(s3)
    sw      t2, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c00423c:	0879a023          	sw	t2,128(s3)
    sw      sp, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c004240:	0829a023          	sw	sp,128(s3)

1c004244 <__rt_master_loop_no_slave>:

__rt_master_loop_no_slave:

    // Call the entry point, this will directly come back to the master loop
    jr      t0
1c004244:	8282                	jr	t0

1c004246 <__rt_master_sleep>:
    lw      a1, %tiny(__rt_pe_trace)(x0)
    li      a2, 1
    ebreak
#endif

    sw      s4, EU_CORE_MASK_OR(s3)
1c004246:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c00424a:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c00424e:	0149a223          	sw	s4,4(s3)
    j       __rt_master_loop
1c004252:	bfad                	j	1c0041cc <__rt_master_loop>

1c004254 <__rt_push_event_to_fc_wait>:




__rt_push_event_to_fc_wait:
    sw      s4, EU_CORE_MASK_OR(s3)
1c004254:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c004258:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c00425c:	0149a223          	sw	s4,4(s3)
    j       __rt_push_event_to_fc_retry
1c004260:	bfb1                	j	1c0041bc <__rt_push_event_to_fc_retry>

1c004262 <__rt_slave_start>:
__rt_slave_start:


#ifndef ARCHI_HAS_NO_DISPATCH

    li      s2, ARCHI_EU_DEMUX_ADDR
1c004262:	00204937          	lui	s2,0x204
    csrr    s3, 0xF14
1c004266:	f14029f3          	csrr	s3,mhartid
    and     s3, s3, 0x1f
1c00426a:	01f9f993          	andi	s3,s3,31
    la      s4, __rt_fork_return
1c00426e:	00000a17          	auipc	s4,0x0
1c004272:	012a0a13          	addi	s4,s4,18 # 1c004280 <__rt_fork_return>
    la      s5, __rt_wait_for_dispatch
1c004276:	00000a97          	auipc	s5,0x0
1c00427a:	00ea8a93          	addi	s5,s5,14 # 1c004284 <__rt_wait_for_dispatch>
    j       __rt_wait_for_dispatch
1c00427e:	a019                	j	1c004284 <__rt_wait_for_dispatch>

1c004280 <__rt_fork_return>:
    // When the cluster has a controller barrier 0 is used for normal team barrier
    // and barrier 1 is used for end of offload
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR + EU_BARRIER_SIZE(s2)
#else
#ifndef ARCHI_HAS_NO_BARRIER
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR(s2)
1c004280:	21c96283          	p.elw	t0,540(s2) # 20421c <__L2+0x18421c>

1c004284 <__rt_wait_for_dispatch>:
    li      a2, 1
    ebreak
#endif

    // Wait for PC + arg information from dispatcher
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c004284:	08096283          	p.elw	t0,128(s2)
    p.elw   a0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c004288:	08096503          	p.elw	a0,128(s2)
    ebreak
    mv      a0, t1
#endif

    // Check if this is an entry with a barrier at the end (fork entry)
    andi    t1, t0, 1
1c00428c:	0012f313          	andi	t1,t0,1
    bne     t1, zero, __rt_other_entry
1c004290:	00031563          	bnez	t1,1c00429a <__rt_other_entry>

1c004294 <__rt_fork_entry>:

__rt_fork_entry:

    // Jump to the handler and prepare r9 to jump back just before the main loop
    add     ra, s4, x0
1c004294:	000a00b3          	add	ra,s4,zero
    jr      t0
1c004298:	8282                	jr	t0

1c00429a <__rt_other_entry>:

__rt_other_entry:

  // Jump to the handler and prepare r9 to jump back directly to the main loop
    add     ra, s5, x0
1c00429a:	000a80b3          	add	ra,s5,zero
    jr      t0
1c00429e:	8282                	jr	t0

1c0042a0 <__rt_set_slave_stack>:

  .global __rt_set_slave_stack
__rt_set_slave_stack:

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c0042a0:	7d005073          	csrwi	0x7d0,0
#endif

    // Multiply the stack size by the core ID and add the stack base to get our stack
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c0042a4:	08096283          	p.elw	t0,128(s2)
    // If the cluster has a cluster controller, the first slave has core ID 0
    // and thus we need to take the next stack
    addi     t5, s3, 1
    p.mul   t4, t5, a0
#else
    p.mul   t4, s3, a0
1c0042a8:	02a98eb3          	mul	t4,s3,a0
#endif
    add     sp, t4, t0
1c0042ac:	005e8133          	add	sp,t4,t0

#ifdef __RT_USE_ASSERT
    beqz    a0, __rt_no_stack_check_end
1c0042b0:	c909                	beqz	a0,1c0042c2 <__rt_no_stack_check_end>
    sub     t4, sp, a0
1c0042b2:	40a10eb3          	sub	t4,sp,a0
    csrw    0x7D1, t4
1c0042b6:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c0042ba:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c0042be:	7d00d073          	csrwi	0x7d0,1

1c0042c2 <__rt_no_stack_check_end>:
#endif
__rt_no_stack_check_end:
    ret
1c0042c2:	8082                	ret

1c0042c4 <__rt_dma_2d>:
#if defined(ARCHI_HAS_CLUSTER)
#ifndef ARCHI_NO_L1_TINY
    .global __rt_dma_2d
__rt_dma_2d:

    sw  x8, -4(sp)
1c0042c4:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c0042c8:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c0042cc:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c0042d0:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c0042d4:	fec12623          	sw	a2,-20(sp)

    li  a2, ARCHI_MCHAN_DEMUX_ADDR
1c0042d8:	00204637          	lui	a2,0x204
1c0042dc:	40060613          	addi	a2,a2,1024 # 204400 <__L2+0x184400>

    lw  x8, %tiny(__rt_dma_first_pending)(x0)
1c0042e0:	01402403          	lw	s0,20(zero) # 14 <__rt_bridge_eeprom_handle>

    lw  a1, CL_DMA_CMD_T_ID(x8)
1c0042e4:	400c                	lw	a1,0(s0)
    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c0042e6:	4408                	lw	a0,8(s0)
    p.bsetr a1, x0, a1
1c0042e8:	80b045b3          	p.bsetr	a1,zero,a1
    sw  a1, MCHAN_STATUS_OFFSET(a2)
1c0042ec:	c24c                	sw	a1,4(a2)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c0042ee:	480c                	lw	a1,16(s0)

    beqz a0, __rt_dma_2d_done
1c0042f0:	c131                	beqz	a0,1c004334 <__rt_dma_2d_done>

1c0042f2 <__rt_dma_2d_redo>:

__rt_dma_2d_redo:
    lw  x9, CL_DMA_CMD_T_CMD(x8)
1c0042f2:	4044                	lw	s1,4(s0)
    
    bgt a0, a1, __rt_dma_2d_not_last
1c0042f4:	00a5c363          	blt	a1,a0,1c0042fa <__rt_dma_2d_not_last>
    mv  a1, a0
1c0042f8:	85aa                	mv	a1,a0

1c0042fa <__rt_dma_2d_not_last>:

__rt_dma_2d_not_last:
    lw  a0, MCHAN_CMD_OFFSET(a2)
1c0042fa:	4208                	lw	a0,0(a2)
    sw  a0, CL_DMA_CMD_T_ID(x8)
1c0042fc:	c008                	sw	a0,0(s0)

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c0042fe:	4408                	lw	a0,8(s0)

    p.inserti x9, a1, MCHAN_CMD_CMD_LEN_WIDTH-1, MCHAN_CMD_CMD_LEN_BIT
1c004300:	de05a4b3          	p.insert	s1,a1,15,0

    sw  x9, MCHAN_CMD_OFFSET(a2)   // cmd
1c004304:	c204                	sw	s1,0(a2)

    sub a0, a0, a1
1c004306:	8d0d                	sub	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_SIZE(x8)
1c004308:	c408                	sw	a0,8(s0)

    lw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c00430a:	4848                	lw	a0,20(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // local address
1c00430c:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c00430e:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c004310:	c848                	sw	a0,20(s0)


    lw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c004312:	4c08                	lw	a0,24(s0)
    lw  a1, CL_DMA_CMD_T_STRIDE(x8)
1c004314:	444c                	lw	a1,12(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // external address
1c004316:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c004318:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c00431a:	cc08                	sw	a0,24(s0)

1c00431c <__rt_dma_2d_exit>:

__rt_dma_2d_exit:
    lw  x8, -4(sp)
1c00431c:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c004320:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c004324:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c004328:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c00432c:	fec12603          	lw	a2,-20(sp)

    mret
1c004330:	30200073          	mret

1c004334 <__rt_dma_2d_done>:

__rt_dma_2d_done:
    sw  x0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c004334:	00042c23          	sw	zero,24(s0)

    lw  x9, CL_DMA_CMD_T_NEXT(x8)
1c004338:	4c44                	lw	s1,28(s0)
    sw  x9, %tiny(__rt_dma_first_pending)(x0)
1c00433a:	00902a23          	sw	s1,20(zero) # 14 <__rt_bridge_eeprom_handle>

    li  x8, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + (RT_DMA_EVENT<<2)
1c00433e:	00204437          	lui	s0,0x204
1c004342:	11440413          	addi	s0,s0,276 # 204114 <__L2+0x184114>
    sw  x0, EU_CORE_TRIGG_SW_EVENT(x8)
1c004346:	00042023          	sw	zero,0(s0)

    beqz x9, __rt_dma_2d_exit
1c00434a:	d8e9                	beqz	s1,1c00431c <__rt_dma_2d_exit>

    mv  x8, x9
1c00434c:	8426                	mv	s0,s1

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c00434e:	4408                	lw	a0,8(s0)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c004350:	480c                	lw	a1,16(s0)

    j   __rt_dma_2d_redo
1c004352:	b745                	j	1c0042f2 <__rt_dma_2d_redo>
