!SESSION 2024-09-22 03:59:16.203 -----------------------------------------------
eclipse.buildId=2023.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64

This is a continuation of log file /home/temporary/Desktop/ChanghongTemp/ws2/.metadata/.bak_1.log
Created Time: 2024-09-22 06:50:07.620

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.620
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.625
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0], Result: [null, {"mb0_gpio_pb_S_AXI": {"name": "mb0_gpio_pb",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb0_gpio_led_S_AXI": {"name": "mb0_gpio_led",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb0_dos_cmd_S_AXI": {"name": "mb0_dos_cmd",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb0_finn_in_S_AXI": {"name": "mb0_finn_in",
"base": "0x40030000",
"high": "0x4003FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_atkflag_S_AXI": {"name": "axi_gpio_atkflag",
"base": "0x40040000",
"high": "0x4004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_latency_monitor_S_AXI": {"name": "axi_gpio_latency_monitor",
"base": "0x40050000",
"high": "0x4005FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb0_t0_S_AXI": {"name": "mb0_t0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb0_t1_S_AXI": {"name": "mb0_t1",
"base": "0x41C10000",
"high": "0x41C1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mailbox_0_S0_AXI": {"name": "mailbox_0",
"base": "0x43600000",
"high": "0x4360FFFF",
"size": "65536",
"slaveintf": "S0_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"can_controller_0_S00_AXI": {"name": "can_controller_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"can_controller_1_S00_AXI": {"name": "can_controller_1",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000",
"high": "0x1FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.625
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.659
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1], Result: [null, {"mailbox_0": {"WRDATA": {"description": "Write Data Register",
"address_offset": "0x0",
"access": "write-only",
"size": "32",
"interface": "S1_AXI",
"fields": {"Write_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Write register to send data to the other interface.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 0,
},
"RDDATA": {"description": "Read Data Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S1_AXI",
"fields": {"RDDATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Read register to get data word sent from the other interface.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"Status": {"description": "Status Register",
"address_offset": "0x10",
"access": "read-only",
"size": "4",
"interface": "S1_AXI",
"fields": {"Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates current status of the interface in the receive direction:
  0 - There is data available.
  1 - The FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates current status of the interface in the send direction:
  0 - There is room for more data.
  1 - The FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STA": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates current FIFO status of the interface in the send direction:
  0 - Send FIFO level is greater than the SIT threshold.
  1 - Send FIFO level is less than or equal to the SIT threshold.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTA": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates current FIFO status of the interface in the receive direction:
  0 - Receive FIFO level is less than or equal to the RIT threshold.
  1 - Receive FIFO level is greater than the RIT threshold.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"Error": {"description": "Error Register",
"address_offset": "0x14",
"access": "read-only",
"size": "2",
"interface": "S1_AXI",
"fields": {"Empty_Error": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates attempts to read from RDDATA with Empty flag set:
  0 - No error has occurred.
  1 - Attempts to read while FIFO is empty. Cleared on read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "clear",
},
"Full_Error": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates attempts to write to WRDATA with Full flag set:
  0 - No error has occurred.
  1 - Attempts to write while FIFO is full. Cleared on read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "clear",
},
},
"memoryAddr": 20,
},
"SIT": {"description": "Send Interrupt Threshold Register",
"address_offset": "0x18",
"access": "read-write",
"size": "4",
"interface": "S1_AXI",
"fields": {"SIT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Contains interrupt threshold for the interface in send direction.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"RIT": {"description": "Receive Interrupt Threshold Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "4",
"interface": "S1_AXI",
"fields": {"RIT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Contains interrupt threshold for the interface in receive direction.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 28,
},
"IS": {"description": "Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "3",
"interface": "S1_AXI",
"fields": {"STI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Send Threshold Interrupt for the interface:
  0 - No interrupt event has occurred.
  1 - Data level in send FIFO has caused a STI.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Receive Threshold Interrupt for the interface:
  0 - No interrupt event has occurred.
  1 - Data level in receive FIFO has caused a RTI.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ERR": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Error Interrupt Status for the interface:
  0 - No interrupt event has occurred.
  1 - A Mailbox error has occurred.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 32,
},
"IE": {"description": "Interrupt Enable Register",
"address_offset": "0x24",
"access": "read-write",
"size": "3",
"interface": "S1_AXI",
"fields": {"STI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Send Threshold Interrupt Enable for the interface:
  0 - STI interrupt is disabled.
  1 - STI interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Receive Threshold Interrupt Enable for the interface:
  0 - RTI interrupt is disabled.
  1 - RTI interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ERR": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Error Interrupt Enable for the interface:
  0 - ERR interrupt is disabled.
  1 - ERR interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 36,
},
"IP": {"description": "Interrupt Pending Register",
"address_offset": "0x28",
"access": "read-only",
"size": "3",
"interface": "S1_AXI",
"fields": {"STI": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Send Threshold Interrupt Pending status for the interface:
  0 - No pending interrupt.
  1 - Pending interrupt for data level in send FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTI": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Receive Threshold Interrupt Pending status for the interface:
  0 - No pending interrupt.
  1 - Pending interrupt for data level in receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ERR": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Error Interrupt Pending status for the interface:
  0 - No pending interrupt.
  1 - Pending interrupt for Mailbox errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 40,
},
"CTRL": {"description": "Control Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "2",
"interface": "S1_AXI",
"fields": {"CSF": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Clear send FIFO for the interface:
  0 - Do nothing.
  1 - Clear the send FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRF": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Clear receive FIFO for the interface:
  0 - Do nothing.
  1 - Clear the receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 44,
},
},
"mb1_can_controller": {},
"mb1_gpio_led": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1107361792,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1107361796,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1107361800,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1107361804,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1107362076,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1107362088,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1107362080,
},
},
"mb1_t0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119944704,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119944708,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119944712,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119944720,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119944724,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119944728,
},
},
"mb1_t1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119879168,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119879172,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119879176,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119879184,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119879188,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119879192,
},
},
"mdm_1": {"UART_Receive": {"description": "JTAG UART Receive Data",
"address_offset": "0x0",
"access": "read-only",
"size": "8",
"interface": "S_AXI",
"fields": {"UART_RX": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 1094713344,
},
"UART_Transmit": {"description": "JTAG UART Transmit Data",
"address_offset": "0x4",
"access": "write-only",
"size": "8",
"interface": "S_AXI",
"fields": {"UART_TX": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713348,
},
"UART_Status": {"description": "JTAG UART Status Register",
"address_offset": "0x8",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has valid data:
  0 - Receive FIFO is empty.
  1 - Receive FIFO has valid data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full:
  0 - Receive FIFO is not full.
  1 - Receive FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty:
  0 - Transmit FIFO is not empty.
  1 - Transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full:
  0 - Transmit FIFO is not full.
  1 - Transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupt is enabled:
  0 - Interrupt is disabled.
  1 - Interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713352,
},
"UART_Control": {"description": "JTAG UART Control Register",
"address_offset": "0xC",
"access": "write-only",
"size": "5",
"interface": "S_AXI",
"fields": {"Reset_TX_FIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO:
  0 - Do nothing.
  1 - Clear the transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset_RX_FIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO:
  0 - Do nothing.
  1 - Clear the receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Clear_EXT_BRK": {"access": "write-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Clear the EXT_BRK signal set by JTAG:
  0 - Do nothing.
  1 - Clear the signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Enabled": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates interrupt for the MDM JTAG UART:
  0 - Disable interrupt interrupt.
  1 - Enable interrupt signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713356,
},
},
"microblaze_1_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393408,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393412,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393416,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393420,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393424,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393428,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393432,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393436,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393440,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393664,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393668,
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393672,
},
},
"microblaze_1_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_1_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.660
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.665
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1], Result: [null, {"mdm_1_S_AXI": {"name": "mdm_1",
"base": "0x41400000",
"high": "0x41400FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb1_gpio_led_S_AXI": {"name": "mb1_gpio_led",
"base": "0x42010000",
"high": "0x4201FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_1_axi_intc_s_axi": {"name": "microblaze_1_axi_intc",
"base": "0x42200000",
"high": "0x4220FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb1_can_controller_S00_AXI": {"name": "mb1_can_controller",
"base": "0x42A00000",
"high": "0x42A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb1_t1_S_AXI": {"name": "mb1_t1",
"base": "0x42C00000",
"high": "0x42C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb1_t0_S_AXI": {"name": "mb1_t0",
"base": "0x42C10000",
"high": "0x42C1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mailbox_0_S1_AXI": {"name": "mailbox_0",
"base": "0x43600000",
"high": "0x4360FFFF",
"size": "65536",
"slaveintf": "S1_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_1_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_1_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000",
"high": "0x1FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.665
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.700
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2], Result: [null, {"mb2_can_controller": {},
"mb2_gpio_led": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204544,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204548,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204552,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204556,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204828,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204840,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204832,
},
},
"mb2_t0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136721920,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136721924,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136721928,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136721936,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136721940,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136721944,
},
},
"mb2_t1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136656384,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136656388,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136656392,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136656400,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136656404,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136656408,
},
},
"microblaze_2_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170624,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170628,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170632,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170636,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170640,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170644,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170648,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170652,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170656,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170880,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170884,
},
},
"microblaze_2_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_2_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.701
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.703
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2], Result: [null, {"mb2_gpio_led_S_AXI": {"name": "mb2_gpio_led",
"base": "0x43020000",
"high": "0x4302FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_2_axi_intc_s_axi": {"name": "microblaze_2_axi_intc",
"base": "0x43200000",
"high": "0x4320FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb2_can_controller_S00_AXI": {"name": "mb2_can_controller",
"base": "0x43A00000",
"high": "0x43A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb2_t1_S_AXI": {"name": "mb2_t1",
"base": "0x43C00000",
"high": "0x43C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb2_t0_S_AXI": {"name": "mb2_t0",
"base": "0x43C10000",
"high": "0x43C1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_2_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_2_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000",
"high": "0x1FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.704
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.730
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3], Result: [null, {"mb3_can_controller": {},
"mb3_gpio_led": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140916224,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140916228,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140916232,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140916236,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140916508,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140916520,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140916512,
},
},
"mb3_gpio_sw2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140981760,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140981764,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140981768,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140981772,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140982044,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140982056,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140982048,
},
},
"mb3_t0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153499136,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153499140,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153499144,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153499152,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153499156,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153499160,
},
},
"mb3_t1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153433600,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153433604,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153433608,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153433616,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153433620,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153433624,
},
},
"microblaze_3_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947840,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947844,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947848,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947852,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947856,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947860,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947864,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947868,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947872,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142948096,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142948100,
},
},
"microblaze_3_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_3_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.731
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.734
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3], Result: [null, {"mb3_gpio_led_S_AXI": {"name": "mb3_gpio_led",
"base": "0x44010000",
"high": "0x4401FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb3_gpio_sw2_S_AXI": {"name": "mb3_gpio_sw2",
"base": "0x44020000",
"high": "0x4402FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_3_axi_intc_s_axi": {"name": "microblaze_3_axi_intc",
"base": "0x44200000",
"high": "0x4420FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb3_t1_S_AXI": {"name": "mb3_t1",
"base": "0x44C00000",
"high": "0x44C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb3_t0_S_AXI": {"name": "mb3_t0",
"base": "0x44C10000",
"high": "0x44C1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb3_can_controller_S00_AXI": {"name": "mb3_can_controller",
"base": "0x45A00000",
"high": "0x45A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_3_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_3_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000",
"high": "0x1FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.735
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mdm_1], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.736
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mdm_1], Result: [null, {}]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.736
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mdm_1], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.738
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mdm_1], Result: [null, {"mb_dos": {},
"mb_finn": {},
"microblaze_0": {},
"microblaze_1": {},
"microblaze_2": {},
"microblaze_3": {},
}]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.738
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mdm_1], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.739
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mdm_1], Result: [null, mb_dos mb_finn microblaze_0 microblaze_1 microblaze_2 microblaze_3]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.739
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos C_DEBUG_EVENT_COUNTERS], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.740
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.740
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos C_DEBUG_COUNTER_WIDTH], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.741
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.741
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn C_DEBUG_EVENT_COUNTERS], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.741
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.742
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn C_DEBUG_COUNTER_WIDTH], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.742
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.742
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.743
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.743
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.743
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.743
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.744
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.744
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.745
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.745
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2 C_DEBUG_EVENT_COUNTERS], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.745
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.746
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2 C_DEBUG_COUNTER_WIDTH], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.746
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.746
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3 C_DEBUG_EVENT_COUNTERS], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.747
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.747
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3 C_DEBUG_COUNTER_WIDTH], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.747
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.747
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.750
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.750
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.755
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.756
!MESSAGE XSCT Command: [version -server], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.756
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.756
!MESSAGE XSCT Command: [version], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.757
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.757
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.759
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.760
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.771
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.772
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.777
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.777
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.796
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.796
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.801
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.801
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.815
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.815
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.821
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.821
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.833
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.833
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.836
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.836
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.847
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.847
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.851
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.851
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.863
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.863
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.868
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.868
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.882
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.882
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.887
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.887
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.906
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.906
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.911
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.912
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.923
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.923
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.927
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.927
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.937
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.937
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276B81712B" && level == 0}], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.950
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276B81712B" && level == 0}], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.951
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.951
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.952
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.954
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.954
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.955
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.955
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.957
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.957
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.958
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.958
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.960
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.960
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.961
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.970
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.974
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.974
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.984
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:07.985
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==0 && jtag_device_ctx=="jsn-Nexys Video-210276B81712B-13636093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:08.010
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==0 && jtag_device_ctx=="jsn-Nexys Video-210276B81712B-13636093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:08.010
!MESSAGE XSCT Command: [fpga -file /home/temporary/Desktop/ChanghongTemp/ws2/hwil_app/_ide/bitstream/bd1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:10.662
!MESSAGE XSCT command with result: [fpga -file /home/temporary/Desktop/ChanghongTemp/ws2/hwil_app/_ide/bitstream/bd1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:10.678
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:10.690
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:10.690
!MESSAGE XSCT Command: [loadhw -hw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa -regs], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:10.952
!MESSAGE XSCT command with result: [loadhw -hw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa -regs], Result: [null, bd1_wrapper_9]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:10.952
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:10.954
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:10.954
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:10.964
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:10.965
!MESSAGE XSCT Command: [rst -system], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:10.967
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:10.967
!MESSAGE XSCT Command: [after 3000], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:13.969
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:13.970
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:14.012
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:14.012
!MESSAGE XSCT Command: [dow /home/temporary/Desktop/ChanghongTemp/ws2/dos/Debug/dos.elf], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:14.096
!MESSAGE XSCT command with result: [dow /home/temporary/Desktop/ChanghongTemp/ws2/dos/Debug/dos.elf], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:14.097
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#4" && bscan=="USER2" }], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:14.107
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#4" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:14.108
!MESSAGE XSCT Command: [dow /home/temporary/Desktop/ChanghongTemp/ws2/finn/Debug/finn.elf], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:14.595
!MESSAGE XSCT command with result: [dow /home/temporary/Desktop/ChanghongTemp/ws2/finn/Debug/finn.elf], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:14.595
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:14.606
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:14.606
!MESSAGE XSCT Command: [dow /home/temporary/Desktop/ChanghongTemp/ws2/hwil_app/Debug/hwil_app.elf], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.114
!MESSAGE XSCT command with result: [dow /home/temporary/Desktop/ChanghongTemp/ws2/hwil_app/Debug/hwil_app.elf], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.114
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#1" && bscan=="USER2" }], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.125
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#1" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.125
!MESSAGE XSCT Command: [dow /home/temporary/Desktop/ChanghongTemp/ws2/ecu1/Debug/ecu1.elf], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.278
!MESSAGE XSCT command with result: [dow /home/temporary/Desktop/ChanghongTemp/ws2/ecu1/Debug/ecu1.elf], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.278
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#2" && bscan=="USER2" }], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.289
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#2" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.289
!MESSAGE XSCT Command: [dow /home/temporary/Desktop/ChanghongTemp/ws2/ecu2/Debug/ecu2.elf], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.527
!MESSAGE XSCT command with result: [dow /home/temporary/Desktop/ChanghongTemp/ws2/ecu2/Debug/ecu2.elf], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.527
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#3" && bscan=="USER2" }], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.538
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#3" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.538
!MESSAGE XSCT Command: [dow /home/temporary/Desktop/ChanghongTemp/ws2/ecu3/Debug/ecu3.elf], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.810
!MESSAGE XSCT command with result: [dow /home/temporary/Desktop/ChanghongTemp/ws2/ecu3/Debug/ecu3.elf], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.816
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.828
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.828
!MESSAGE XSCT Command: [con], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.887
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.887
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#4" && bscan=="USER2" }], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.898
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#4" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.898
!MESSAGE XSCT Command: [con], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.957
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.957
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.968
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:15.968
!MESSAGE XSCT Command: [con], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:16.023
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:16.023
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#1" && bscan=="USER2" }], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:16.034
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#1" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:16.034
!MESSAGE XSCT Command: [con], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:16.092
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:16.092
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#2" && bscan=="USER2" }], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:16.103
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#2" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:16.103
!MESSAGE XSCT Command: [con], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:16.159
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:16.159
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#3" && bscan=="USER2" }], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:16.169
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#3" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:16.169
!MESSAGE XSCT Command: [con], Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 06:50:16.224
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-67: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-22 06:50:16.225
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '3'

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-22 06:50:16.225
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '3'

!ENTRY org.eclipse.tcf 4 0 2024-09-22 12:56:29.393
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-09-22 12:56:29.394
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-09-22 12:56:29.394
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-09-22 12:56:29.394
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:58:00.231
!MESSAGE XSCT Command: [platform read {/home/temporary/Desktop/ChanghongTemp/ws2/hwil/platform.spr}], Thread: Worker-164: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:58:01.099
!MESSAGE XSCT command with result: [platform read {/home/temporary/Desktop/ChanghongTemp/ws2/hwil/platform.spr}], Result: [null, ]. Thread: Worker-164: Reading platform

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-22 12:58:03.803
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: scw_hwspec_file_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-22 12:58:03.803
!MESSAGE Preference loaded using local preference: /home/temporary/Desktop/ChanghongTemp/np2023v2/014microblaze20183to2023/microblaze20183

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-22 12:58:28.595
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: scw_hwspec_file_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-22 12:58:28.595
!MESSAGE Preference loaded using local preference: /home/temporary/Desktop/ChanghongTemp/np2023v2/014microblaze20183to2023/microblaze20183

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:58:34.762
!MESSAGE XSCT Command: [platform config -updatehw {/home/temporary/Desktop/ChanghongTemp/np2023v2/014microblaze20183to2023/microblaze20183/bd1_wrapper.xsa}], Thread: Worker-168: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:58:36.416
!MESSAGE XSCT command with result: [platform config -updatehw {/home/temporary/Desktop/ChanghongTemp/np2023v2/014microblaze20183to2023/microblaze20183/bd1_wrapper.xsa}], Result: [null, ]. Thread: Worker-168: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:00.306
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:00.334
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:00.335
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:01.161
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:01.161
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb_finn/system.mss ], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:01.162
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb_finn/system.mss ], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:01.162
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb_finn/system.mss], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:01.163
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb_finn/system.mss], Result: [null, {"procname": "mb_finn",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-22 12:59:01.163
!MESSAGE Generating MD5 hash for file: /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb_finn/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:01.163
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb_finn/system.mss], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:01.164
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb_finn/system.mss], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:01.758
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/standalone_domain/system.mss ], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:01.759
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:01.759
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/standalone_domain/system.mss], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:01.760
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/standalone_domain/system.mss], Result: [null, {"procname": "mb_dos",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-22 12:59:01.760
!MESSAGE Generating MD5 hash for file: /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/standalone_domain/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:01.761
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/standalone_domain/system.mss], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:01.761
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY org.eclipse.text 4 2 2024-09-22 12:59:01.845
!MESSAGE Problems occurred when invoking code from plug-in: "org.eclipse.text".
!STACK 0
java.lang.IllegalArgumentException: Index out of bounds
	at org.eclipse.swt.SWT.error(SWT.java:4704)
	at org.eclipse.swt.SWT.error(SWT.java:4638)
	at org.eclipse.swt.SWT.error(SWT.java:4609)
	at org.eclipse.swt.custom.StyledText.redrawRange(StyledText.java:7742)
	at com.xilinx.sdx.build.ui.console.ConfigurationBuildConsolePageHyperlinkPresenter.removeHyperlink(ConfigurationBuildConsolePageHyperlinkPresenter.java:80)
	at com.xilinx.sdx.build.ui.console.ConfigurationBuildConsolePageHyperlinkPresenter.hideHyperlinks(ConfigurationBuildConsolePageHyperlinkPresenter.java:72)
	at org.eclipse.jface.text.hyperlink.HyperlinkManager.deactivate(HyperlinkManager.java:247)
	at org.eclipse.jface.text.hyperlink.HyperlinkManager.textChanged(HyperlinkManager.java:500)
	at org.eclipse.jface.text.TextViewer.updateTextListeners(TextViewer.java:2709)
	at org.eclipse.jface.text.TextViewer$VisibleDocumentListener.documentChanged(TextViewer.java:397)
	at org.eclipse.jface.text.AbstractDocument.doFireDocumentChanged2(AbstractDocument.java:747)
	at org.eclipse.jface.text.AbstractDocument.doFireDocumentChanged(AbstractDocument.java:716)
	at org.eclipse.jface.text.AbstractDocument.doFireDocumentChanged(AbstractDocument.java:700)
	at org.eclipse.jface.text.AbstractDocument.fireDocumentChanged(AbstractDocument.java:774)
	at org.eclipse.jface.text.AbstractDocument.set(AbstractDocument.java:1145)
	at org.eclipse.jface.text.AbstractDocument.set(AbstractDocument.java:1128)
	at org.eclipse.cdt.internal.ui.buildconsole.BuildConsolePartitioner.updateUI(BuildConsolePartitioner.java:273)
	at org.eclipse.swt.widgets.Display.timerProc(Display.java:5590)
	at org.eclipse.swt.internal.gtk.OS.g_main_context_iteration(Native Method)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4446)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154)
	at com.xilinx.ide.application.ui.Application.start(Application.java:80)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1420)

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:02.404
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb3_ecu3/system.mss ], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:02.405
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb3_ecu3/system.mss ], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:02.405
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb3_ecu3/system.mss], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:02.406
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb3_ecu3/system.mss], Result: [null, {"procname": "microblaze_3",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-22 12:59:02.406
!MESSAGE Generating MD5 hash for file: /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb3_ecu3/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:02.406
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb3_ecu3/system.mss], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:02.407
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb3_ecu3/system.mss], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:03.182
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb2_ecu2/system.mss ], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:03.183
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb2_ecu2/system.mss ], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:03.183
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb2_ecu2/system.mss], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:03.184
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb2_ecu2/system.mss], Result: [null, {"procname": "microblaze_2",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-22 12:59:03.184
!MESSAGE Generating MD5 hash for file: /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb2_ecu2/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:03.185
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb2_ecu2/system.mss], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:03.185
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb2_ecu2/system.mss], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:03.933
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb1_ecu1/system.mss ], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:03.935
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb1_ecu1/system.mss ], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:03.935
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb1_ecu1/system.mss], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:03.937
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb1_ecu1/system.mss], Result: [null, {"procname": "microblaze_1",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-22 12:59:03.937
!MESSAGE Generating MD5 hash for file: /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb1_ecu1/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:03.937
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb1_ecu1/system.mss], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:03.938
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/mb1_ecu1/system.mss], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:04.563
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/standalone_microblaze_0/system.mss ], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:04.565
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:04.565
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/standalone_microblaze_0/system.mss], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:04.567
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-22 12:59:04.567
!MESSAGE Generating MD5 hash for file: /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/standalone_microblaze_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:04.567
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/standalone_microblaze_0/system.mss], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:04.567
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/sw/hwil/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.212
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.213
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.214
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/temporary/Desktop/ChanghongTemp/ws2/hwil_app/_ide/bitstream}], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.233
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/temporary/Desktop/ChanghongTemp/ws2/hwil_app/_ide/bitstream}], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.233
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.235
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Result: [null, {"device": "7a200t",
"family": "artix7",
"timestamp": "Sun Sep 22 12:30:53 2024",
"vivado_version": "2023.2",
"part": "xc7a200tsbg484-1",
}]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.235
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.256
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Result: [null, {"ECU_clk_1": {"hier_name": "ECU_clk_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"ECU_clk_2": {"hier_name": "ECU_clk_2",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"ECU_clk_3": {"hier_name": "ECU_clk_3",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_atkflag": {"hier_name": "axi_gpio_atkflag",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_latency_monitor": {"hier_name": "axi_gpio_latency_monitor",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axis_data_fifo_0": {"hier_name": "axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_dwidth_converter_0": {"hier_name": "axis_dwidth_converter_0",
"type": "axis_dwidth_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_dwidth_converter_1": {"hier_name": "axis_dwidth_converter_1",
"type": "axis_dwidth_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axistream_splitter_0": {"hier_name": "axistream_splitter_0",
"type": "axistream_splitter",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"can_controller_0": {"hier_name": "can_controller_0",
"type": "can_controller",
"version": "1.4",
"ip_type": "PERIPHERAL",
},
"can_controller_1": {"hier_name": "can_controller_1",
"type": "can_controller",
"version": "1.4",
"ip_type": "PERIPHERAL",
},
"can_listener2_0": {"hier_name": "can_listener2_0",
"type": "can_listener2",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"can_transceiver_0": {"hier_name": "can_transceiver_0",
"type": "can_transceiver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"can_transceiver_1": {"hier_name": "can_transceiver_1",
"type": "can_transceiver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"can_transceiver_2": {"hier_name": "can_transceiver_2",
"type": "can_transceiver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"can_transceiver_3": {"hier_name": "can_transceiver_3",
"type": "can_transceiver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"can_transceiver_4": {"hier_name": "can_transceiver_4",
"type": "can_transceiver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"can_transceiver_5": {"hier_name": "can_transceiver_5",
"type": "can_transceiver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"can_transceiver_6": {"hier_name": "can_transceiver_6",
"type": "can_transceiver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"combine_signals_0": {"hier_name": "combine_signals_0",
"type": "combine_signals",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"detect_time_counter_0": {"hier_name": "detect_time_counter_0",
"type": "detect_time_counter",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"eth_test_0": {"hier_name": "eth_test_0",
"type": "",
"version": "",
"ip_type": "",
},
"external_tx": {"hier_name": "external_tx",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"finn_analyze_0": {"hier_name": "finn_analyze_0",
"type": "finn_analyze",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"finn_design_0": {"hier_name": "finn_design_0",
"type": "finn_design",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"finn_design_1": {"hier_name": "finn_design_1",
"type": "finn_design",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"five_ch_and_0": {"hier_name": "five_ch_and_0",
"type": "five_ch_and",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"five_ch_and_1": {"hier_name": "five_ch_and_1",
"type": "five_ch_and",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"five_ch_and_2": {"hier_name": "five_ch_and_2",
"type": "five_ch_and",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"five_ch_and_3": {"hier_name": "five_ch_and_3",
"type": "five_ch_and",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"five_ch_and_4": {"hier_name": "five_ch_and_4",
"type": "five_ch_and",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"five_ch_and_5": {"hier_name": "five_ch_and_5",
"type": "five_ch_and",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"five_ch_and_6": {"hier_name": "five_ch_and_6",
"type": "five_ch_and",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mailbox_0": {"hier_name": "mailbox_0",
"type": "mailbox",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mb0_dos_cmd": {"hier_name": "mb0_dos_cmd",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb0_finn_in": {"hier_name": "mb0_finn_in",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb0_gpio_led": {"hier_name": "mb0_gpio_led",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb0_gpio_pb": {"hier_name": "mb0_gpio_pb",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb0_t0": {"hier_name": "mb0_t0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb0_t1": {"hier_name": "mb0_t1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb1_can_controller": {"hier_name": "mb1_can_controller",
"type": "can_controller",
"version": "1.4",
"ip_type": "PERIPHERAL",
},
"mb1_gpio_led": {"hier_name": "mb1_gpio_led",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb1_t0": {"hier_name": "mb1_t0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb1_t1": {"hier_name": "mb1_t1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb2_can_controller": {"hier_name": "mb2_can_controller",
"type": "can_controller",
"version": "1.4",
"ip_type": "PERIPHERAL",
},
"mb2_gpio_led": {"hier_name": "mb2_gpio_led",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb2_t0": {"hier_name": "mb2_t0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb2_t1": {"hier_name": "mb2_t1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb3_can_controller": {"hier_name": "mb3_can_controller",
"type": "can_controller",
"version": "1.4",
"ip_type": "PERIPHERAL",
},
"mb3_gpio_led": {"hier_name": "mb3_gpio_led",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb3_gpio_sw2": {"hier_name": "mb3_gpio_sw2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb3_t0": {"hier_name": "mb3_t0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb3_t1": {"hier_name": "mb3_t1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb4_dos_rcv": {"hier_name": "mb4_dos_rcv",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb5_finn_out": {"hier_name": "mb5_finn_out",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb5_vfinn_in": {"hier_name": "mb5_vfinn_in",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mb_dos": {"hier_name": "mb_dos",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"mb_dos_can_controller": {"hier_name": "mb_dos_can_controller",
"type": "can_controller",
"version": "1.4",
"ip_type": "PERIPHERAL",
},
"mb_finn": {"hier_name": "mb_finn",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"mb_finn_can_controller": {"hier_name": "mb_finn_can_controller",
"type": "can_controller",
"version": "1.4",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"microblaze_1": {"hier_name": "microblaze_1",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_1_axi_intc": {"hier_name": "microblaze_1_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_1_axi_periph": {"hier_name": "microblaze_1_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_1_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_1_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_1_local_memory_dlmb_v10": {"hier_name": "microblaze_1_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_1_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_1_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_1_local_memory_ilmb_v10": {"hier_name": "microblaze_1_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_1_local_memory_lmb_bram": {"hier_name": "microblaze_1_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_1_xlconcat": {"hier_name": "microblaze_1_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"microblaze_2": {"hier_name": "microblaze_2",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_2_axi_intc": {"hier_name": "microblaze_2_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_2_axi_periph": {"hier_name": "microblaze_2_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_2_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_2_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_2_local_memory_dlmb_v10": {"hier_name": "microblaze_2_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_2_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_2_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_2_local_memory_ilmb_v10": {"hier_name": "microblaze_2_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_2_local_memory_lmb_bram": {"hier_name": "microblaze_2_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_2_xlconcat": {"hier_name": "microblaze_2_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"microblaze_3": {"hier_name": "microblaze_3",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_3_axi_intc": {"hier_name": "microblaze_3_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_3_axi_periph": {"hier_name": "microblaze_3_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_3_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_3_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_3_local_memory_dlmb_v10": {"hier_name": "microblaze_3_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_3_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_3_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_3_local_memory_ilmb_v10": {"hier_name": "microblaze_3_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_3_local_memory_lmb_bram": {"hier_name": "microblaze_3_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_3_xlconcat": {"hier_name": "microblaze_3_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"microblaze_4_axi_intc": {"hier_name": "microblaze_4_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_4_axi_periph": {"hier_name": "microblaze_4_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_4_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_4_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_4_local_memory_dlmb_v10": {"hier_name": "microblaze_4_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_4_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_4_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_4_local_memory_ilmb_v10": {"hier_name": "microblaze_4_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_4_local_memory_lmb_bram": {"hier_name": "microblaze_4_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_4_xlconcat": {"hier_name": "microblaze_4_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"microblaze_5_axi_intc": {"hier_name": "microblaze_5_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_5_axi_periph": {"hier_name": "microblaze_5_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_5_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_5_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_5_local_memory_dlmb_v10": {"hier_name": "microblaze_5_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_5_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_5_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_5_local_memory_ilmb_v10": {"hier_name": "microblaze_5_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_5_local_memory_lmb_bram": {"hier_name": "microblaze_5_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_5_xlconcat": {"hier_name": "microblaze_5_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_16M_ECU_1": {"hier_name": "proc_sys_reset_16M_ECU_1",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_16M_ECU_2": {"hier_name": "proc_sys_reset_16M_ECU_2",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_16M_ECU_3": {"hier_name": "proc_sys_reset_16M_ECU_3",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"result_converter_0": {"hier_name": "result_converter_0",
"type": "result_converter",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_0_100M": {"hier_name": "rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_1": {"hier_name": "xlslice_1",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_2": {"hier_name": "xlslice_2",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_3": {"hier_name": "xlslice_3",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"eth_test_0_temac_fifo_cut_0": {"hier_name": "eth_test_0/eth_test_0_temac_fifo_cut_0",
"type": "temac_fifo_cut",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.258
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.258
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.259
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/temporary/Desktop/ChanghongTemp/ws2/dos/_ide/bitstream}], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.278
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/temporary/Desktop/ChanghongTemp/ws2/dos/_ide/bitstream}], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.279
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.279
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.280
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/temporary/Desktop/ChanghongTemp/ws2/finn/_ide/bitstream}], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.298
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/temporary/Desktop/ChanghongTemp/ws2/finn/_ide/bitstream}], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.300
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.300
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.301
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/temporary/Desktop/ChanghongTemp/ws2/ecu1/_ide/bitstream}], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.319
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/temporary/Desktop/ChanghongTemp/ws2/ecu1/_ide/bitstream}], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.320
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.321
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.322
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/temporary/Desktop/ChanghongTemp/ws2/ecu2/_ide/bitstream}], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.340
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/temporary/Desktop/ChanghongTemp/ws2/ecu2/_ide/bitstream}], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.341
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.342
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.343
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/temporary/Desktop/ChanghongTemp/ws2/ecu3/_ide/bitstream}], Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:05.361
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/temporary/Desktop/ChanghongTemp/ws2/ecu3/_ide/bitstream}], Result: [null, ]. Thread: Worker-168: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-22 12:59:05.485
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '4'

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.371
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-1207

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.373
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos C_DEBUG_ENABLED], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.378
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-1207

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.379
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.379
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos C_DEBUG_PROFILE_SIZE], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.380
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.380
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos C_FREQ], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.381
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos C_FREQ], Result: [null, 100000000]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.381
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn C_DEBUG_ENABLED], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.381
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.381
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn C_DEBUG_PROFILE_SIZE], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.382
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.382
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn C_FREQ], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.382
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn C_FREQ], Result: [null, 100000000]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.382
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.383
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.383
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.383
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.384
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0 C_FREQ], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.384
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.384
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1 C_DEBUG_ENABLED], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.385
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.385
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1 C_DEBUG_PROFILE_SIZE], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.385
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.385
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1 C_FREQ], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.386
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1 C_FREQ], Result: [null, 100000000]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.386
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2 C_DEBUG_ENABLED], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.386
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.386
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2 C_DEBUG_PROFILE_SIZE], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.387
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.387
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2 C_FREQ], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.387
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2 C_FREQ], Result: [null, 100000000]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.387
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3 C_DEBUG_ENABLED], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.388
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.388
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3 C_DEBUG_PROFILE_SIZE], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.388
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.388
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3 C_FREQ], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.389
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3 C_FREQ], Result: [null, 100000000]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.403
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.407
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Result: [null, {}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.407
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.417
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos], Result: [null, {"mb4_dos_rcv": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1191182336,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1191182340,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1191182344,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1191182348,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1191182620,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1191182632,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1191182624,
},
},
"mb_dos_can_controller": {},
"microblaze_5_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1193279488,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1193279492,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1193279496,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1193279500,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1193279504,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1193279508,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1193279512,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1193279516,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1193279520,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1193279744,
},
},
"microblaze_5_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_5_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.418
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.420
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos], Result: [null, {"mb4_dos_rcv_S_AXI": {"name": "mb4_dos_rcv",
"base": "0x47000000",
"high": "0x4700FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_5_axi_intc_s_axi": {"name": "microblaze_5_axi_intc",
"base": "0x47200000",
"high": "0x4720FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb_dos_can_controller_S00_AXI": {"name": "mb_dos_can_controller",
"base": "0x47A00000",
"high": "0x47A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_5_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_5_local_memory_dlmb_bram_if_cntlr",
"base": "0x0000",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.420
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.430
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa], Result: [null, {"mb_dos": {"bscan": "2",
"index": "5",
},
"mb_finn": {"bscan": "2",
"index": "4",
},
"microblaze_0": {"bscan": "2",
"index": "0",
},
"microblaze_1": {"bscan": "2",
"index": "1",
},
"microblaze_2": {"bscan": "2",
"index": "2",
},
"microblaze_3": {"bscan": "2",
"index": "3",
},
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.430
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.444
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn], Result: [null, {"mb5_finn_out": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1174405120,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1174405124,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1174405128,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1174405132,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1174405404,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1174405416,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1174405408,
},
},
"mb5_vfinn_in": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1177550848,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1177550852,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1177550856,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1177550860,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1177551132,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1177551144,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1177551136,
},
},
"mb_finn_can_controller": {},
"microblaze_4_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1176502272,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1176502276,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1176502280,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1176502284,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1176502288,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1176502292,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1176502296,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1176502300,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1176502304,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1176502528,
},
},
"microblaze_4_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_4_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.444
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.447
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn], Result: [null, {"mb5_finn_out_S_AXI": {"name": "mb5_finn_out",
"base": "0x46000000",
"high": "0x4600FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_4_axi_intc_s_axi": {"name": "microblaze_4_axi_intc",
"base": "0x46200000",
"high": "0x4620FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb5_vfinn_in_S_AXI": {"name": "mb5_vfinn_in",
"base": "0x46300000",
"high": "0x4630FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb_finn_can_controller_S00_AXI": {"name": "mb_finn_can_controller",
"base": "0x46A00000",
"high": "0x46A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_4_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_4_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000",
"high": "0x1FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.447
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.494
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0], Result: [null, {"axi_gpio_atkflag": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1074003968,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1074003972,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1074003976,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1074003980,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1074004252,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1074004264,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1074004256,
},
},
"axi_gpio_latency_monitor": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1074069504,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1074069508,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1074069512,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1074069516,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1074069788,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1074069800,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1074069792,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"can_controller_0": {},
"can_controller_1": {},
"mailbox_0": {"WRDATA": {"description": "Write Data Register",
"address_offset": "0x0",
"access": "write-only",
"size": "32",
"interface": "S1_AXI",
"fields": {"Write_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Write register to send data to the other interface.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 0,
},
"RDDATA": {"description": "Read Data Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S1_AXI",
"fields": {"RDDATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Read register to get data word sent from the other interface.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"Status": {"description": "Status Register",
"address_offset": "0x10",
"access": "read-only",
"size": "4",
"interface": "S1_AXI",
"fields": {"Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates current status of the interface in the receive direction:
  0 - There is data available.
  1 - The FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates current status of the interface in the send direction:
  0 - There is room for more data.
  1 - The FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STA": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates current FIFO status of the interface in the send direction:
  0 - Send FIFO level is greater than the SIT threshold.
  1 - Send FIFO level is less than or equal to the SIT threshold.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTA": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates current FIFO status of the interface in the receive direction:
  0 - Receive FIFO level is less than or equal to the RIT threshold.
  1 - Receive FIFO level is greater than the RIT threshold.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"Error": {"description": "Error Register",
"address_offset": "0x14",
"access": "read-only",
"size": "2",
"interface": "S1_AXI",
"fields": {"Empty_Error": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates attempts to read from RDDATA with Empty flag set:
  0 - No error has occurred.
  1 - Attempts to read while FIFO is empty. Cleared on read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "clear",
},
"Full_Error": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates attempts to write to WRDATA with Full flag set:
  0 - No error has occurred.
  1 - Attempts to write while FIFO is full. Cleared on read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "clear",
},
},
"memoryAddr": 20,
},
"SIT": {"description": "Send Interrupt Threshold Register",
"address_offset": "0x18",
"access": "read-write",
"size": "4",
"interface": "S1_AXI",
"fields": {"SIT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Contains interrupt threshold for the interface in send direction.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"RIT": {"description": "Receive Interrupt Threshold Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "4",
"interface": "S1_AXI",
"fields": {"RIT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Contains interrupt threshold for the interface in receive direction.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 28,
},
"IS": {"description": "Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "3",
"interface": "S1_AXI",
"fields": {"STI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Send Threshold Interrupt for the interface:
  0 - No interrupt event has occurred.
  1 - Data level in send FIFO has caused a STI.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Receive Threshold Interrupt for the interface:
  0 - No interrupt event has occurred.
  1 - Data level in receive FIFO has caused a RTI.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ERR": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Error Interrupt Status for the interface:
  0 - No interrupt event has occurred.
  1 - A Mailbox error has occurred.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 32,
},
"IE": {"description": "Interrupt Enable Register",
"address_offset": "0x24",
"access": "read-write",
"size": "3",
"interface": "S1_AXI",
"fields": {"STI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Send Threshold Interrupt Enable for the interface:
  0 - STI interrupt is disabled.
  1 - STI interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Receive Threshold Interrupt Enable for the interface:
  0 - RTI interrupt is disabled.
  1 - RTI interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ERR": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Error Interrupt Enable for the interface:
  0 - ERR interrupt is disabled.
  1 - ERR interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 36,
},
"IP": {"description": "Interrupt Pending Register",
"address_offset": "0x28",
"access": "read-only",
"size": "3",
"interface": "S1_AXI",
"fields": {"STI": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Send Threshold Interrupt Pending status for the interface:
  0 - No pending interrupt.
  1 - Pending interrupt for data level in send FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTI": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Receive Threshold Interrupt Pending status for the interface:
  0 - No pending interrupt.
  1 - Pending interrupt for data level in receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ERR": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Error Interrupt Pending status for the interface:
  0 - No pending interrupt.
  1 - Pending interrupt for Mailbox errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 40,
},
"CTRL": {"description": "Control Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "2",
"interface": "S1_AXI",
"fields": {"CSF": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Clear send FIFO for the interface:
  0 - Do nothing.
  1 - Clear the send FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRF": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Clear receive FIFO for the interface:
  0 - Do nothing.
  1 - Clear the receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 44,
},
},
"mb0_dos_cmd": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872896,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872900,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872904,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872908,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873180,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873192,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873184,
},
},
"mb0_finn_in": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938432,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938436,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938440,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938444,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938716,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938728,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938720,
},
},
"mb0_gpio_led": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"mb0_gpio_pb": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"mb0_t0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101952,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101956,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101960,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101968,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101972,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101976,
},
},
"mb0_t1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103167488,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103167492,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103167496,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103167504,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103167508,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103167512,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "5",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616456,
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616460,
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616464,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.497
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.502
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0], Result: [null, {"mb0_gpio_pb_S_AXI": {"name": "mb0_gpio_pb",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb0_gpio_led_S_AXI": {"name": "mb0_gpio_led",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb0_dos_cmd_S_AXI": {"name": "mb0_dos_cmd",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb0_finn_in_S_AXI": {"name": "mb0_finn_in",
"base": "0x40030000",
"high": "0x4003FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_atkflag_S_AXI": {"name": "axi_gpio_atkflag",
"base": "0x40040000",
"high": "0x4004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_latency_monitor_S_AXI": {"name": "axi_gpio_latency_monitor",
"base": "0x40050000",
"high": "0x4005FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb0_t0_S_AXI": {"name": "mb0_t0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb0_t1_S_AXI": {"name": "mb0_t1",
"base": "0x41C10000",
"high": "0x41C1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mailbox_0_S0_AXI": {"name": "mailbox_0",
"base": "0x43600000",
"high": "0x4360FFFF",
"size": "65536",
"slaveintf": "S0_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"can_controller_0_S00_AXI": {"name": "can_controller_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"can_controller_1_S00_AXI": {"name": "can_controller_1",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000",
"high": "0x1FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.502
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.533
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1], Result: [null, {"mailbox_0": {"WRDATA": {"description": "Write Data Register",
"address_offset": "0x0",
"access": "write-only",
"size": "32",
"interface": "S1_AXI",
"fields": {"Write_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Write register to send data to the other interface.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 0,
},
"RDDATA": {"description": "Read Data Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S1_AXI",
"fields": {"RDDATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Read register to get data word sent from the other interface.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"Status": {"description": "Status Register",
"address_offset": "0x10",
"access": "read-only",
"size": "4",
"interface": "S1_AXI",
"fields": {"Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates current status of the interface in the receive direction:
  0 - There is data available.
  1 - The FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates current status of the interface in the send direction:
  0 - There is room for more data.
  1 - The FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STA": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates current FIFO status of the interface in the send direction:
  0 - Send FIFO level is greater than the SIT threshold.
  1 - Send FIFO level is less than or equal to the SIT threshold.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTA": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates current FIFO status of the interface in the receive direction:
  0 - Receive FIFO level is less than or equal to the RIT threshold.
  1 - Receive FIFO level is greater than the RIT threshold.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"Error": {"description": "Error Register",
"address_offset": "0x14",
"access": "read-only",
"size": "2",
"interface": "S1_AXI",
"fields": {"Empty_Error": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates attempts to read from RDDATA with Empty flag set:
  0 - No error has occurred.
  1 - Attempts to read while FIFO is empty. Cleared on read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "clear",
},
"Full_Error": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates attempts to write to WRDATA with Full flag set:
  0 - No error has occurred.
  1 - Attempts to write while FIFO is full. Cleared on read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "clear",
},
},
"memoryAddr": 20,
},
"SIT": {"description": "Send Interrupt Threshold Register",
"address_offset": "0x18",
"access": "read-write",
"size": "4",
"interface": "S1_AXI",
"fields": {"SIT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Contains interrupt threshold for the interface in send direction.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"RIT": {"description": "Receive Interrupt Threshold Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "4",
"interface": "S1_AXI",
"fields": {"RIT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Contains interrupt threshold for the interface in receive direction.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 28,
},
"IS": {"description": "Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "3",
"interface": "S1_AXI",
"fields": {"STI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Send Threshold Interrupt for the interface:
  0 - No interrupt event has occurred.
  1 - Data level in send FIFO has caused a STI.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Receive Threshold Interrupt for the interface:
  0 - No interrupt event has occurred.
  1 - Data level in receive FIFO has caused a RTI.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ERR": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Error Interrupt Status for the interface:
  0 - No interrupt event has occurred.
  1 - A Mailbox error has occurred.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 32,
},
"IE": {"description": "Interrupt Enable Register",
"address_offset": "0x24",
"access": "read-write",
"size": "3",
"interface": "S1_AXI",
"fields": {"STI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Send Threshold Interrupt Enable for the interface:
  0 - STI interrupt is disabled.
  1 - STI interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Receive Threshold Interrupt Enable for the interface:
  0 - RTI interrupt is disabled.
  1 - RTI interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ERR": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Error Interrupt Enable for the interface:
  0 - ERR interrupt is disabled.
  1 - ERR interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 36,
},
"IP": {"description": "Interrupt Pending Register",
"address_offset": "0x28",
"access": "read-only",
"size": "3",
"interface": "S1_AXI",
"fields": {"STI": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Send Threshold Interrupt Pending status for the interface:
  0 - No pending interrupt.
  1 - Pending interrupt for data level in send FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTI": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Receive Threshold Interrupt Pending status for the interface:
  0 - No pending interrupt.
  1 - Pending interrupt for data level in receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ERR": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Mailbox Error Interrupt Pending status for the interface:
  0 - No pending interrupt.
  1 - Pending interrupt for Mailbox errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 40,
},
"CTRL": {"description": "Control Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "2",
"interface": "S1_AXI",
"fields": {"CSF": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Clear send FIFO for the interface:
  0 - Do nothing.
  1 - Clear the send FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRF": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Clear receive FIFO for the interface:
  0 - Do nothing.
  1 - Clear the receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 44,
},
},
"mb1_can_controller": {},
"mb1_gpio_led": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1107361792,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1107361796,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1107361800,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1107361804,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1107362076,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1107362088,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1107362080,
},
},
"mb1_t0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119944704,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119944708,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119944712,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119944720,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119944724,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119944728,
},
},
"mb1_t1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119879168,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119879172,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119879176,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119879184,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119879188,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1119879192,
},
},
"mdm_1": {"UART_Receive": {"description": "JTAG UART Receive Data",
"address_offset": "0x0",
"access": "read-only",
"size": "8",
"interface": "S_AXI",
"fields": {"UART_RX": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 1094713344,
},
"UART_Transmit": {"description": "JTAG UART Transmit Data",
"address_offset": "0x4",
"access": "write-only",
"size": "8",
"interface": "S_AXI",
"fields": {"UART_TX": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713348,
},
"UART_Status": {"description": "JTAG UART Status Register",
"address_offset": "0x8",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has valid data:
  0 - Receive FIFO is empty.
  1 - Receive FIFO has valid data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full:
  0 - Receive FIFO is not full.
  1 - Receive FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty:
  0 - Transmit FIFO is not empty.
  1 - Transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full:
  0 - Transmit FIFO is not full.
  1 - Transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupt is enabled:
  0 - Interrupt is disabled.
  1 - Interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713352,
},
"UART_Control": {"description": "JTAG UART Control Register",
"address_offset": "0xC",
"access": "write-only",
"size": "5",
"interface": "S_AXI",
"fields": {"Reset_TX_FIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO:
  0 - Do nothing.
  1 - Clear the transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset_RX_FIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO:
  0 - Do nothing.
  1 - Clear the receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Clear_EXT_BRK": {"access": "write-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Clear the EXT_BRK signal set by JTAG:
  0 - Do nothing.
  1 - Clear the signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Enabled": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates interrupt for the MDM JTAG UART:
  0 - Disable interrupt interrupt.
  1 - Enable interrupt signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713356,
},
},
"microblaze_1_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393408,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393412,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393416,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393420,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393424,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393428,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393432,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393436,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393440,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393664,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393668,
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1109393672,
},
},
"microblaze_1_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_1_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.534
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.537
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1], Result: [null, {"mdm_1_S_AXI": {"name": "mdm_1",
"base": "0x41400000",
"high": "0x41400FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb1_gpio_led_S_AXI": {"name": "mb1_gpio_led",
"base": "0x42010000",
"high": "0x4201FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_1_axi_intc_s_axi": {"name": "microblaze_1_axi_intc",
"base": "0x42200000",
"high": "0x4220FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb1_can_controller_S00_AXI": {"name": "mb1_can_controller",
"base": "0x42A00000",
"high": "0x42A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb1_t1_S_AXI": {"name": "mb1_t1",
"base": "0x42C00000",
"high": "0x42C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb1_t0_S_AXI": {"name": "mb1_t0",
"base": "0x42C10000",
"high": "0x42C1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mailbox_0_S1_AXI": {"name": "mailbox_0",
"base": "0x43600000",
"high": "0x4360FFFF",
"size": "65536",
"slaveintf": "S1_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_1_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_1_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000",
"high": "0x1FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.537
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.559
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2], Result: [null, {"mb2_can_controller": {},
"mb2_gpio_led": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204544,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204548,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204552,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204556,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204828,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204840,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204832,
},
},
"mb2_t0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136721920,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136721924,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136721928,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136721936,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136721940,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136721944,
},
},
"mb2_t1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136656384,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136656388,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136656392,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136656400,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136656404,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1136656408,
},
},
"microblaze_2_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170624,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170628,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170632,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170636,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170640,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170644,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170648,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170652,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170656,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170880,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1126170884,
},
},
"microblaze_2_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_2_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.560
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.563
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2], Result: [null, {"mb2_gpio_led_S_AXI": {"name": "mb2_gpio_led",
"base": "0x43020000",
"high": "0x4302FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_2_axi_intc_s_axi": {"name": "microblaze_2_axi_intc",
"base": "0x43200000",
"high": "0x4320FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb2_can_controller_S00_AXI": {"name": "mb2_can_controller",
"base": "0x43A00000",
"high": "0x43A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb2_t1_S_AXI": {"name": "mb2_t1",
"base": "0x43C00000",
"high": "0x43C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb2_t0_S_AXI": {"name": "mb2_t0",
"base": "0x43C10000",
"high": "0x43C1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_2_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_2_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000",
"high": "0x1FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.563
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.588
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3], Result: [null, {"mb3_can_controller": {},
"mb3_gpio_led": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140916224,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140916228,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140916232,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140916236,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140916508,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140916520,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140916512,
},
},
"mb3_gpio_sw2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140981760,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140981764,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140981768,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140981772,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140982044,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140982056,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1140982048,
},
},
"mb3_t0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153499136,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153499140,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153499144,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153499152,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153499156,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153499160,
},
},
"mb3_t1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153433600,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153433604,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153433608,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153433616,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153433620,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1153433624,
},
},
"microblaze_3_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947840,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947844,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947848,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947852,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947856,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947860,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947864,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947868,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142947872,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142948096,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1142948100,
},
},
"microblaze_3_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_3_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.589
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.592
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3], Result: [null, {"mb3_gpio_led_S_AXI": {"name": "mb3_gpio_led",
"base": "0x44010000",
"high": "0x4401FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb3_gpio_sw2_S_AXI": {"name": "mb3_gpio_sw2",
"base": "0x44020000",
"high": "0x4402FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_3_axi_intc_s_axi": {"name": "microblaze_3_axi_intc",
"base": "0x44200000",
"high": "0x4420FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb3_t1_S_AXI": {"name": "mb3_t1",
"base": "0x44C00000",
"high": "0x44C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb3_t0_S_AXI": {"name": "mb3_t0",
"base": "0x44C10000",
"high": "0x44C1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mb3_can_controller_S00_AXI": {"name": "mb3_can_controller",
"base": "0x45A00000",
"high": "0x45A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_3_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_3_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000",
"high": "0x1FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.592
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mdm_1], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.593
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mdm_1], Result: [null, {}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.593
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mdm_1], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.596
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mdm_1], Result: [null, {"mb_dos": {},
"mb_finn": {},
"microblaze_0": {},
"microblaze_1": {},
"microblaze_2": {},
"microblaze_3": {},
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.596
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mdm_1], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.597
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mdm_1], Result: [null, mb_dos mb_finn microblaze_0 microblaze_1 microblaze_2 microblaze_3]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.597
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos C_DEBUG_EVENT_COUNTERS], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.597
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.598
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos C_DEBUG_COUNTER_WIDTH], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.598
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.598
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn C_DEBUG_EVENT_COUNTERS], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.599
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.599
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn C_DEBUG_COUNTER_WIDTH], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.600
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.600
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.600
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.600
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.601
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.601
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.601
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.601
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.602
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.602
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2 C_DEBUG_EVENT_COUNTERS], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.602
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.602
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2 C_DEBUG_COUNTER_WIDTH], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.603
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.603
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3 C_DEBUG_EVENT_COUNTERS], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.603
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.604
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3 C_DEBUG_COUNTER_WIDTH], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.604
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.604
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.607
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.607
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.613
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.613
!MESSAGE XSCT Command: [version -server], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.614
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.614
!MESSAGE XSCT Command: [version], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.614
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.615
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.618
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.618
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.628
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.629
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.632
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.632
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.642
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.642
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.646
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.646
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.656
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.656
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.660
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.660
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.670
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.670
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.674
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.674
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.684
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.684
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.687
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.688
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.698
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.698
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.701
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.702
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.712
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.712
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.715
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.716
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.726
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.726
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.729
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.729
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.740
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.740
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.743
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.743
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.754
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.754
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276B81712B" && level == 0}], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.765
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276B81712B" && level == 0}], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.765
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.766
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.766
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.767
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_dos], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.767
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.769
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa mb_finn], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.769
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.770
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.770
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.771
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_1], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.771
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.772
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_2], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.773
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.774
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa microblaze_3], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.781
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.785
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   2* Digilent Nexys Video 210276B81712B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.785
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.795
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==1}], Result: [null,      3  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.795
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==0 && jtag_device_ctx=="jsn-Nexys Video-210276B81712B-13636093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.820
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276B81712B" && level==0 && jtag_device_ctx=="jsn-Nexys Video-210276B81712B-13636093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:13.821
!MESSAGE XSCT Command: [fpga -file /home/temporary/Desktop/ChanghongTemp/ws2/hwil_app/_ide/bitstream/bd1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:16.803
!MESSAGE XSCT command with result: [fpga -file /home/temporary/Desktop/ChanghongTemp/ws2/hwil_app/_ide/bitstream/bd1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:16.840
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:16.852
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:16.853
!MESSAGE XSCT Command: [loadhw -hw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa -regs], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:17.116
!MESSAGE XSCT command with result: [loadhw -hw /home/temporary/Desktop/ChanghongTemp/ws2/hwil/export/hwil/hw/bd1_wrapper.xsa -regs], Result: [null, bd1_wrapper_13]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:17.116
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:17.117
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:17.118
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:17.128
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:17.128
!MESSAGE XSCT Command: [rst -system], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:17.130
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:17.131
!MESSAGE XSCT Command: [after 3000], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:20.135
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:20.136
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:20.161
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:20.161
!MESSAGE XSCT Command: [dow /home/temporary/Desktop/ChanghongTemp/ws2/dos/Debug/dos.elf], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:20.255
!MESSAGE XSCT command with result: [dow /home/temporary/Desktop/ChanghongTemp/ws2/dos/Debug/dos.elf], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:20.255
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#4" && bscan=="USER2" }], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:20.265
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#4" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:20.265
!MESSAGE XSCT Command: [dow /home/temporary/Desktop/ChanghongTemp/ws2/finn/Debug/finn.elf], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:20.769
!MESSAGE XSCT command with result: [dow /home/temporary/Desktop/ChanghongTemp/ws2/finn/Debug/finn.elf], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:20.769
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:20.779
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:20.779
!MESSAGE XSCT Command: [dow /home/temporary/Desktop/ChanghongTemp/ws2/hwil_app/Debug/hwil_app.elf], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:21.287
!MESSAGE XSCT command with result: [dow /home/temporary/Desktop/ChanghongTemp/ws2/hwil_app/Debug/hwil_app.elf], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:21.288
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#1" && bscan=="USER2" }], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:21.298
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#1" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:21.298
!MESSAGE XSCT Command: [dow /home/temporary/Desktop/ChanghongTemp/ws2/ecu1/Debug/ecu1.elf], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:21.450
!MESSAGE XSCT command with result: [dow /home/temporary/Desktop/ChanghongTemp/ws2/ecu1/Debug/ecu1.elf], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:21.450
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#2" && bscan=="USER2" }], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:21.461
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#2" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:21.461
!MESSAGE XSCT Command: [dow /home/temporary/Desktop/ChanghongTemp/ws2/ecu2/Debug/ecu2.elf], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:21.705
!MESSAGE XSCT command with result: [dow /home/temporary/Desktop/ChanghongTemp/ws2/ecu2/Debug/ecu2.elf], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:21.705
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#3" && bscan=="USER2" }], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:21.715
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#3" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:21.715
!MESSAGE XSCT Command: [dow /home/temporary/Desktop/ChanghongTemp/ws2/ecu3/Debug/ecu3.elf], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:21.992
!MESSAGE XSCT command with result: [dow /home/temporary/Desktop/ChanghongTemp/ws2/ecu3/Debug/ecu3.elf], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:21.998
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.012
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#5" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.012
!MESSAGE XSCT Command: [con], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.070
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.071
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#4" && bscan=="USER2" }], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.082
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#4" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.082
!MESSAGE XSCT Command: [con], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.139
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.139
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.150
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.150
!MESSAGE XSCT Command: [con], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.206
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.206
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#1" && bscan=="USER2" }], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.217
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#1" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.217
!MESSAGE XSCT Command: [con], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.274
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.274
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#2" && bscan=="USER2" }], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.284
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#2" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.284
!MESSAGE XSCT Command: [con], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.342
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.342
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#3" && bscan=="USER2" }], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.352
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#3" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.353
!MESSAGE XSCT Command: [con], Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 12:59:22.408
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-167: Launching SystemDebugger_hwil_app_system

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-22 12:59:22.408
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '4'

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-22 12:59:22.408
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '4'

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 16:43:32.332
!MESSAGE XSCT Command: [disconnect tcfchan#9], Thread: Thread-1331

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-22 16:43:32.338
!MESSAGE XSCT command with result: [disconnect tcfchan#9], Result: [null, ]. Thread: Thread-1331
