<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_processor_ctrl_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>processor_ctrl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jan 05 10:19:42 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4db44702</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_processor_ctrl_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jan 05 18:25:18 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4db44702</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>processor_ctrl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jan 05 10:19:42 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9bb64e85</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_processor_ctrl_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jan 05 18:25:18 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9bb64e85</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jan 05 18:28:12 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4db44702</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>feature_idata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>weight_idata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>feature_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>feature_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>weight_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>weight_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>feature_mem_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>weight_mem_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>idle</spirit:name>
        <spirit:displayName>Idle</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.idle">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>fetch</spirit:name>
        <spirit:displayName>Fetch</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.fetch">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>decode</spirit:name>
        <spirit:displayName>Decode</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.decode">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>load</spirit:name>
        <spirit:displayName>Load</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.load">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>conv</spirit:name>
        <spirit:displayName>Conv</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.conv">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>pooling</spirit:name>
        <spirit:displayName>Pooling</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.pooling">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>fc</spirit:name>
        <spirit:displayName>Fc</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.fc">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>write</spirit:name>
        <spirit:displayName>Write</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.write">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>finish</spirit:name>
        <spirit:displayName>Finish</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.finish">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CONV1</spirit:name>
        <spirit:displayName>Conv1</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CONV1">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>END</spirit:name>
        <spirit:displayName>End</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.END">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../../../../../FPGA/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/CNN_hdl/mac_processor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../../../FPGA/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/CNN_hdl/processing_element.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_processor_ctrl_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../../../../../FPGA/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/CNN_hdl/mac_processor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../../../FPGA/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/CNN_hdl/processing_element.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_processor_ctrl_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_processor_ctrl_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_processor_ctrl_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_processor_ctrl_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_processor_ctrl_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_processor_ctrl_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>processor_ctrl_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>idle</spirit:name>
      <spirit:displayName>Idle</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.idle">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>fetch</spirit:name>
      <spirit:displayName>Fetch</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.fetch">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>decode</spirit:name>
      <spirit:displayName>Decode</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.decode">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>load</spirit:name>
      <spirit:displayName>Load</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.load">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>conv</spirit:name>
      <spirit:displayName>Conv</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.conv">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>pooling</spirit:name>
      <spirit:displayName>Pooling</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.pooling">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>fc</spirit:name>
      <spirit:displayName>Fc</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.fc">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>write</spirit:name>
      <spirit:displayName>Write</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.write">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>finish</spirit:name>
      <spirit:displayName>Finish</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.finish">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CONV1</spirit:name>
      <spirit:displayName>Conv1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CONV1">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>END</spirit:name>
      <spirit:displayName>End</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.END">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_processor_ctrl_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>processor_ctrl_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e44088d_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2928cf_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f8c675_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b7fc29_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775c4a7_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd8d379_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1be320_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5be3a_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680bc81f_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ddb1e9_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480162ac_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11eb4bdb_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b97b978_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81563ea_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73bacf00_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338628d8_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698a06d8_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da22e9e_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46acc87a_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361311_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ea0755_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e70fa47_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75aaaa02_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1214d2d3_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3909434c_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526a7e5b_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18df9ef7_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b86c7d_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fefc5c8_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bac3556_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4341532b_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e22c29e_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59403bdd_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb58dad_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de12140_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5932bf89_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d864a45_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f69721_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240e045d_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b68c3fd_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b315df_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7decf7a3_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343c2c9_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2389fd73_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65fca7d1_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f309cd_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afe9cc3_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7e28c2_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44783d8c_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c52acd_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7039b58f_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3069e6b6_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc8320b_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d72a63d_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4644eab0_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63337247_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1561002_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a9e67b1_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391c2dcf_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7084b6a2_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2597b4bc_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee2e884_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541bf1dd_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625d021b_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2048f83f_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749eb5b3_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e328dc_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6904357b_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3beac852_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0b8e04_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cba1f53_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef9ca59_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4acea71_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf2a0c3_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734efdcc_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0602e4_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4853eecb_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e40eff3_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d812982_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77910789_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54face41_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244f332c_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f48109b_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3301e9d2_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f685db_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2852ad9e_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37315a9b_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80ad92e_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55326ca6_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62956c43_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0d7f32_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2971b5b8_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fdb269a_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8ebefb_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629ba9ac_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74248b8b_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b83860_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383e3881_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@517e74a7_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3f300_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe23b9a_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32072029_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79223cad_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa1fb15_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d7e41d_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57523a57_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c37cf3e_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c93d05_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4e8103_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1252771a_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a2fac0_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407023c8_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64685442_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a22d963_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4746f3b8_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9e0273_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74963998_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a592a1_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593d1a31_ARCHIVE_LOCATION">d:/fpga/ip_repo/processor_ctrl/processor_ctrl.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET.POLARITY" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="50102c5c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="490a7d8c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="40738367"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="38351a9b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="012f65ea"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
