<module name="CBASS_RT_DATA0_QOS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map0" acronym="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map0" offset="0x100" width="32" description="The Map Register defines the fields for the initiator Ik3_dss_ul_main_0.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map1" acronym="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map1" offset="0x104" width="32" description="The Map Register defines the fields for the initiator Ik3_dss_ul_main_0.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map2" acronym="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map2" offset="0x108" width="32" description="The Map Register defines the fields for the initiator Ik3_dss_ul_main_0.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map3" acronym="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map3" offset="0x10C" width="32" description="The Map Register defines the fields for the initiator Ik3_dss_ul_main_0.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_1_vbusm_dma_map0" acronym="QOS_REGS_Ik3_dss_ul_main_1_vbusm_dma_map0" offset="0x500" width="32" description="The Map Register defines the fields for the initiator Ik3_dss_ul_main_1.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_1_vbusm_dma_map1" acronym="QOS_REGS_Ik3_dss_ul_main_1_vbusm_dma_map1" offset="0x504" width="32" description="The Map Register defines the fields for the initiator Ik3_dss_ul_main_1.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_1_vbusm_dma_map2" acronym="QOS_REGS_Ik3_dss_ul_main_1_vbusm_dma_map2" offset="0x508" width="32" description="The Map Register defines the fields for the initiator Ik3_dss_ul_main_1.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_1_vbusm_dma_map3" acronym="QOS_REGS_Ik3_dss_ul_main_1_vbusm_dma_map3" offset="0x50C" width="32" description="The Map Register defines the fields for the initiator Ik3_dss_ul_main_1.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
</module>