cscope 15 $HOME\EmBitz projects\STM32 workaround"               0000394928
	@C:\Users\Victor\EMBITZ~1\STM32W~1\STM32F~1.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
¨m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
Ë: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 64
K


41 
	`RAM
 (
rwx
Ë: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 20
K


42 
	}
}

72 
	gSECTIONS


74 .
	gãxt
 :

76 
KEEP
(*(.
i§_ve˘‹
))

77 *(.
ãxt
*)

79 
KEEP
(*(.
öô
))

80 
KEEP
(*(.
föi
))

83 *
¸tbegö
.
o
(.
˘‹s
)

84 *
¸tbegö
?.
o
(.
˘‹s
)

85 *(
EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
˘‹s
)

86 *(
SORT
(.
˘‹s
.*))

87 *(.
˘‹s
)

90 *
¸tbegö
.
o
(.
dt‹s
)

91 *
¸tbegö
?.
o
(.
dt‹s
)

92 *(
EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
dt‹s
)

93 *(
SORT
(.
dt‹s
.*))

94 *(.
dt‹s
)

96 *(.
rod©a
*)

98 
KEEP
(*(.
eh_‰ame
*))

99 } > 
ROM


101 .
ARM
.
exèb
 :

103 *(.
ARM
.
exèb
* .
gnu
.
lök⁄˚
.
¨mexèb
.*)

104 } > 
ROM


106 
__exidx_°¨t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lök⁄˚
.
¨mexidx
.*)

110 } > 
ROM


111 
__exidx_íd
 = .;

113 
	g__ëext
 = .;

115 .
	gd©a
 : 
AT
 (
__ëext
)

117 
__d©a_°¨t__
 = .;

118 *(
	gvèbÀ
)

119 *(.
	gd©a
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_°¨t
 = .);

124 
KEEP
(*(.
¥eöô_¨øy
))

125 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_íd
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
__öô_¨øy_°¨t
 = .);

130 
KEEP
(*(
SORT
(.
öô_¨øy
.*)))

131 
KEEP
(*(.
öô_¨øy
))

132 
PROVIDE_HIDDEN
 (
__öô_¨øy_íd
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__föi_¨øy_°¨t
 = .);

138 
KEEP
(*(
SORT
(.
föi_¨øy
.*)))

139 
KEEP
(*(.
föi_¨øy
))

140 
PROVIDE_HIDDEN
 (
__föi_¨øy_íd
 = .);

142 . = 
ALIGN
(4);

144 
	g__d©a_íd__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_°¨t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_íd__
 = .;

154 } > 
	gRAM


156 .
hóp
 (
NOLOAD
):

158 
__íd__
 = .;

159 
	gíd
 = 
__íd__
;

160 *(.
	ghóp
*)

161 
	g__HópLimô
 = .;

162 } > 
	gRAM


167 .
°ack_dummy
 (
NOLOAD
):

169 *(.
°ack
)

170 } > 
RAM


174 
__SèckT›
 = 
ORIGIN
(
RAM
Ë+ 
LENGTH
(RAM);

175 
	g__SèckLimô
 = 
__SèckT›
 - 
SIZEOF
(.
°ack_dummy
);

176 
PROVIDE
(
__°ack
 = 
__SèckT›
);

179 
ASSERT
(
__SèckLimô
 >
__HópLimô
, "region RAM overflowed with stack")

	@C:\Users\Victor\EMBITZ~1\STM32W~1\STM32F~2.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
¨m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
Ë: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 64
K


41 
	`RAM
 (
rwx
Ë: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 20
K


42 
	}
}

72 
	gSECTIONS


74 .
	gãxt
 :

76 
KEEP
(*(.
i§_ve˘‹
))

77 *(.
ãxt
*)

79 
KEEP
(*(.
öô
))

80 
KEEP
(*(.
föi
))

83 *
¸tbegö
.
o
(.
˘‹s
)

84 *
¸tbegö
?.
o
(.
˘‹s
)

85 *(
EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
˘‹s
)

86 *(
SORT
(.
˘‹s
.*))

87 *(.
˘‹s
)

90 *
¸tbegö
.
o
(.
dt‹s
)

91 *
¸tbegö
?.
o
(.
dt‹s
)

92 *(
EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
dt‹s
)

93 *(
SORT
(.
dt‹s
.*))

94 *(.
dt‹s
)

96 *(.
rod©a
*)

98 
KEEP
(*(.
eh_‰ame
*))

99 } > 
RAM


101 .
ARM
.
exèb
 :

103 *(.
ARM
.
exèb
* .
gnu
.
lök⁄˚
.
¨mexèb
.*)

104 } > 
RAM


106 
__exidx_°¨t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lök⁄˚
.
¨mexidx
.*)

110 } > 
RAM


111 
__exidx_íd
 = .;

113 
	g__ëext
 = .;

115 .
	gd©a
 : 
AT
 (
__ëext
)

117 
__d©a_°¨t__
 = .;

118 *(
	gvèbÀ
)

119 *(.
	gd©a
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_°¨t
 = .);

124 
KEEP
(*(.
¥eöô_¨øy
))

125 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_íd
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
__öô_¨øy_°¨t
 = .);

130 
KEEP
(*(
SORT
(.
öô_¨øy
.*)))

131 
KEEP
(*(.
öô_¨øy
))

132 
PROVIDE_HIDDEN
 (
__öô_¨øy_íd
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__föi_¨øy_°¨t
 = .);

138 
KEEP
(*(
SORT
(.
föi_¨øy
.*)))

139 
KEEP
(*(.
föi_¨øy
))

140 
PROVIDE_HIDDEN
 (
__föi_¨øy_íd
 = .);

142 . = 
ALIGN
(4);

144 
	g__d©a_íd__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_°¨t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_íd__
 = .;

154 } > 
	gRAM


156 .
hóp
 (
NOLOAD
):

158 
__íd__
 = .;

159 
	gíd
 = 
__íd__
;

160 *(.
	ghóp
*)

161 
	g__HópLimô
 = .;

162 } > 
	gRAM


167 .
°ack_dummy
 (
NOLOAD
):

169 . = 
ALIGN
(8);

170 *(.
	g°ack
)

171 } > 
RAM


175 
	g__SèckT›
 = 
ORIGIN
(
RAM
Ë+ 
LENGTH
(RAM);

176 
	g__SèckLimô
 = 
__SèckT›
 - 
SIZEOF
(.
°ack_dummy
);

177 
PROVIDE
(
__°ack
 = 
__SèckT›
);

180 
ASSERT
(
__SèckLimô
 >
__HópLimô
, "region RAM overflowed with stack")

	@C:\Users\Victor\EMBITZ~1\STM32W~1\cmsis\CORE_C~1.H

24 #i‚de‡
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #i‡ 
deföed
 ( 
__CC_ARM
 )

37 #i‡(
__ARMCC_VERSION
 < 400677)

50 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_CONTROL
()

52 
uöt32_t
 
__ªgC⁄åﬁ
 
	`__ASM
("control");

53 (
__ªgC⁄åﬁ
);

54 
	}
}

63 
__STATIC_INLINE
 
	$__£t_CONTROL
(
uöt32_t
 
c⁄åﬁ
)

65 
uöt32_t
 
__ªgC⁄åﬁ
 
	`__ASM
("control");

66 
__ªgC⁄åﬁ
 = 
c⁄åﬁ
;

67 
	}
}

76 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_IPSR
()

78 
uöt32_t
 
__ªgIPSR
 
	`__ASM
("ipsr");

79 (
__ªgIPSR
);

80 
	}
}

89 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_APSR
()

91 
uöt32_t
 
__ªgAPSR
 
	`__ASM
("apsr");

92 (
__ªgAPSR
);

93 
	}
}

102 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_xPSR
()

104 
uöt32_t
 
__ªgXPSR
 
	`__ASM
("xpsr");

105 (
__ªgXPSR
);

106 
	}
}

115 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PSP
()

117 
uöt32_t
 
__ªgPro˚ssSèckPoöãr
 
	`__ASM
("psp");

118 (
__ªgPro˚ssSèckPoöãr
);

119 
	}
}

128 
__STATIC_INLINE
 
	$__£t_PSP
(
uöt32_t
 
t›OfProcSèck
)

130 
uöt32_t
 
__ªgPro˚ssSèckPoöãr
 
	`__ASM
("psp");

131 
__ªgPro˚ssSèckPoöãr
 = 
t›OfProcSèck
;

132 
	}
}

141 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_MSP
()

143 
uöt32_t
 
__ªgMaöSèckPoöãr
 
	`__ASM
("msp");

144 (
__ªgMaöSèckPoöãr
);

145 
	}
}

154 
__STATIC_INLINE
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
)

156 
uöt32_t
 
__ªgMaöSèckPoöãr
 
	`__ASM
("msp");

157 
__ªgMaöSèckPoöãr
 = 
t›OfMaöSèck
;

158 
	}
}

167 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PRIMASK
()

169 
uöt32_t
 
__ªgPriMask
 
	`__ASM
("primask");

170 (
__ªgPriMask
);

171 
	}
}

180 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
uöt32_t
 
¥iMask
)

182 
uöt32_t
 
__ªgPriMask
 
	`__ASM
("primask");

183 
__ªgPriMask
 = (
¥iMask
);

184 
	}
}

187 #i‡ (
__CORTEX_M
 >= 0x03)

194 
	#__íabÀ_Áu…_úq
 
__íabÀ_fiq


	)

202 
	#__dißbÀ_Áu…_úq
 
__dißbÀ_fiq


	)

211 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_BASEPRI
()

213 
uöt32_t
 
__ªgBa£Pri
 
	`__ASM
("basepri");

214 (
__ªgBa£Pri
);

215 
	}
}

224 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
uöt32_t
 
ba£Pri
)

226 
uöt32_t
 
__ªgBa£Pri
 
	`__ASM
("basepri");

227 
__ªgBa£Pri
 = (
ba£Pri
 & 0xff);

228 
	}
}

237 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FAULTMASK
()

239 
uöt32_t
 
__ªgFau…Mask
 
	`__ASM
("faultmask");

240 (
__ªgFau…Mask
);

241 
	}
}

250 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
uöt32_t
 
Áu…Mask
)

252 
uöt32_t
 
__ªgFau…Mask
 
	`__ASM
("faultmask");

253 
__ªgFau…Mask
 = (
Áu…Mask
 & (
uöt32_t
)1);

254 
	}
}

259 #i‡ (
__CORTEX_M
 == 0x04)

267 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FPSCR
()

269 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

270 
uöt32_t
 
__ªgÂs¸
 
	`__ASM
("fpscr");

271 (
__ªgÂs¸
);

275 
	}
}

284 
__STATIC_INLINE
 
	$__£t_FPSCR
(
uöt32_t
 
Âs¸
)

286 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

287 
uöt32_t
 
__ªgÂs¸
 
	`__ASM
("fpscr");

288 
__ªgÂs¸
 = (
Âs¸
);

290 
	}
}

295 #ñi‡
deföed
 ( 
__ICCARM__
 )

298 
	~<cmsis_ür.h
>

301 #ñi‡
deföed
 ( 
__TMS470__
 )

304 
	~<cmsis_ccs.h
>

307 #ñi‡
deföed
 ( 
__GNUC__
 )

315 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__íabÀ_úq
()

317 
__ASM
 volatile ("cpsie i");

318 
	}
}

326 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__dißbÀ_úq
()

328 
__ASM
 volatile ("cpsid i");

329 
	}
}

338 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_CONTROL
()

340 
uöt32_t
 
ªsu…
;

342 
__ASM
 vﬁ©ûê("MRS %0, c⁄åﬁ" : "Ù" (
ªsu…
) );

343 (
ªsu…
);

344 
	}
}

353 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_CONTROL
(
uöt32_t
 
c⁄åﬁ
)

355 
__ASM
 vﬁ©ûê("MSR c⁄åﬁ, %0" : : "r" (
c⁄åﬁ
) );

356 
	}
}

365 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_IPSR
()

367 
uöt32_t
 
ªsu…
;

369 
__ASM
 vﬁ©ûê("MRS %0, ip§" : "Ù" (
ªsu…
) );

370 (
ªsu…
);

371 
	}
}

380 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_APSR
()

382 
uöt32_t
 
ªsu…
;

384 
__ASM
 vﬁ©ûê("MRS %0,áp§" : "Ù" (
ªsu…
) );

385 (
ªsu…
);

386 
	}
}

395 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_xPSR
()

397 
uöt32_t
 
ªsu…
;

399 
__ASM
 vﬁ©ûê("MRS %0, xp§" : "Ù" (
ªsu…
) );

400 (
ªsu…
);

401 
	}
}

410 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PSP
()

412 
uöt32_t
 
ªsu…
;

414 
__ASM
 vﬁ©ûê("MRS %0,Ö•\n" : "Ù" (
ªsu…
) );

415 (
ªsu…
);

416 
	}
}

425 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_PSP
(
uöt32_t
 
t›OfProcSèck
)

427 
__ASM
 vﬁ©ûê("MSRÖ•, %0\n" : : "r" (
t›OfProcSèck
) );

428 
	}
}

437 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_MSP
()

439 
uöt32_t
 
ªsu…
;

441 
__ASM
 vﬁ©ûê("MRS %0, m•\n" : "Ù" (
ªsu…
) );

442 (
ªsu…
);

443 
	}
}

452 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
)

454 
__ASM
 vﬁ©ûê("MSR m•, %0\n" : : "r" (
t›OfMaöSèck
) );

455 
	}
}

464 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PRIMASK
()

466 
uöt32_t
 
ªsu…
;

468 
__ASM
 vﬁ©ûê("MRS %0,Örimask" : "Ù" (
ªsu…
) );

469 (
ªsu…
);

470 
	}
}

479 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
uöt32_t
 
¥iMask
)

481 
__ASM
 vﬁ©ûê("MSRÖrimask, %0" : : "r" (
¥iMask
) );

482 
	}
}

485 #i‡ (
__CORTEX_M
 >= 0x03)

492 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__íabÀ_Áu…_úq
()

494 
__ASM
 volatile ("cpsie f");

495 
	}
}

503 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__dißbÀ_Áu…_úq
()

505 
__ASM
 volatile ("cpsid f");

506 
	}
}

515 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_BASEPRI
()

517 
uöt32_t
 
ªsu…
;

519 
__ASM
 vﬁ©ûê("MRS %0, ba£¥i_max" : "Ù" (
ªsu…
) );

520 (
ªsu…
);

521 
	}
}

530 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
uöt32_t
 
vÆue
)

532 
__ASM
 vﬁ©ûê("MSR ba£¥i, %0" : : "r" (
vÆue
) );

533 
	}
}

542 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FAULTMASK
()

544 
uöt32_t
 
ªsu…
;

546 
__ASM
 vﬁ©ûê("MRS %0, fau…mask" : "Ù" (
ªsu…
) );

547 (
ªsu…
);

548 
	}
}

557 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
uöt32_t
 
Áu…Mask
)

559 
__ASM
 vﬁ©ûê("MSR fau…mask, %0" : : "r" (
Áu…Mask
) );

560 
	}
}

565 #i‡ (
__CORTEX_M
 == 0x04)

573 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FPSCR
()

575 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

576 
uöt32_t
 
ªsu…
;

578 
__ASM
 vﬁ©ûê("VMRS %0, fps¸" : "Ù" (
ªsu…
) );

579 (
ªsu…
);

583 
	}
}

592 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_FPSCR
(
uöt32_t
 
Âs¸
)

594 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

595 
__ASM
 vﬁ©ûê("VMSR fps¸, %0" : : "r" (
Âs¸
) );

597 
	}
}

602 #ñi‡
deföed
 ( 
__TASKING__
 )

	@C:\Users\Victor\EMBITZ~1\STM32W~1\cmsis\CORE_C~2.H

24 #i‚de‡
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #i‡ 
deföed
 ( 
__CC_ARM
 )

37 #i‡(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__n›


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__w„


	)

69 
	#__SEV
 
__£v


	)

78 
	#__ISB
(Ë
	`__isb
(0xF)

	)

86 
	#__DSB
(Ë
	`__dsb
(0xF)

	)

94 
	#__DMB
(Ë
	`__dmb
(0xF)

	)

104 
	#__REV
 
__ªv


	)

114 
__©åibuã__
((
£˘i⁄
(".ªv16_ãxt"))Ë
__STATIC_INLINE
 
__ASM
 
uöt32_t
 
	$__REV16
(
uöt32_t
 
vÆue
)

116 
ªv16
 
r0
,Ñ0

117 
bx
 
Ã


118 
	}
}

128 
__©åibuã__
((
£˘i⁄
(".ªvsh_ãxt"))Ë
__STATIC_INLINE
 
__ASM
 
öt32_t
 
	$__REVSH
(
öt32_t
 
vÆue
)

130 
ªvsh
 
r0
,Ñ0

131 
bx
 
Ã


132 
	}
}

143 
	#__ROR
 
__r‹


	)

146 #i‡ (
__CORTEX_M
 >= 0x03)

155 
	#__RBIT
 
__rbô


	)

165 
	#__LDREXB
(
±r
Ë((
uöt8_t
 ) 
	`__ldªx
’å))

	)

175 
	#__LDREXH
(
±r
Ë((
uöt16_t
Ë
	`__ldªx
’å))

	)

185 
	#__LDREXW
(
±r
Ë((
uöt32_t
 ) 
	`__ldªx
’å))

	)

197 
	#__STREXB
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

209 
	#__STREXH
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

221 
	#__STREXW
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

229 
	#__CLREX
 
__˛ªx


	)

240 
	#__SSAT
 
__sßt


	)

251 
	#__USAT
 
__ußt


	)

261 
	#__CLZ
 
__˛z


	)

267 #ñi‡
deföed
 ( 
__ICCARM__
 )

270 
	~<cmsis_ür.h
>

273 #ñi‡
deföed
 ( 
__TMS470__
 )

276 
	~<cmsis_ccs.h
>

279 #ñi‡
deföed
 ( 
__GNUC__
 )

286 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__NOP
()

288 
__ASM
 volatile ("nop");

289 
	}
}

297 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__WFI
()

299 
__ASM
 volatile ("wfi");

300 
	}
}

308 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__WFE
()

310 
__ASM
 volatile ("wfe");

311 
	}
}

318 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__SEV
()

320 
__ASM
 volatile ("sev");

321 
	}
}

330 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__ISB
()

332 
__ASM
 volatile ("isb");

333 
	}
}

341 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__DSB
()

343 
__ASM
 volatile ("dsb");

344 
	}
}

352 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__DMB
()

354 
__ASM
 volatile ("dmb");

355 
	}
}

365 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__REV
(
uöt32_t
 
vÆue
)

367 
uöt32_t
 
ªsu…
;

369 
__ASM
 vﬁ©ûê("ªv %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

370 (
ªsu…
);

371 
	}
}

381 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__REV16
(
uöt32_t
 
vÆue
)

383 
uöt32_t
 
ªsu…
;

385 
__ASM
 vﬁ©ûê("ªv16 %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

386 (
ªsu…
);

387 
	}
}

397 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
öt32_t
 
	$__REVSH
(
öt32_t
 
vÆue
)

399 
uöt32_t
 
ªsu…
;

401 
__ASM
 vﬁ©ûê("ªvsh %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

402 (
ªsu…
);

403 
	}
}

414 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__ROR
(
uöt32_t
 
›1
, uöt32_à
›2
)

417 
__ASM
 vﬁ©ûê("r‹ %0, %0, %1" : "+r" (
›1
Ë: "r" (
›2
) );

418 (
›1
);

419 
	}
}

422 #i‡ (
__CORTEX_M
 >= 0x03)

431 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__RBIT
(
uöt32_t
 
vÆue
)

433 
uöt32_t
 
ªsu…
;

435 
__ASM
 vﬁ©ûê("rbô %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

436 (
ªsu…
);

437 
	}
}

447 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt8_t
 
	$__LDREXB
(vﬁ©ûê
uöt8_t
 *
addr
)

449 
uöt8_t
 
ªsu…
;

451 
__ASM
 vﬁ©ûê("ldªxb %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) );

452 (
ªsu…
);

453 
	}
}

463 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt16_t
 
	$__LDREXH
(vﬁ©ûê
uöt16_t
 *
addr
)

465 
uöt16_t
 
ªsu…
;

467 
__ASM
 vﬁ©ûê("ldªxh %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) );

468 (
ªsu…
);

469 
	}
}

479 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__LDREXW
(vﬁ©ûê
uöt32_t
 *
addr
)

481 
uöt32_t
 
ªsu…
;

483 
__ASM
 vﬁ©ûê("ldªx %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) );

484 (
ªsu…
);

485 
	}
}

497 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__STREXB
(
uöt8_t
 
vÆue
, vﬁ©ûêuöt8_à*
addr
)

499 
uöt32_t
 
ªsu…
;

501 
__ASM
 vﬁ©ûê("°ªxb %0, %2, [%1]" : "=&r" (
ªsu…
Ë: "r" (
addr
), "r" (
vÆue
) );

502 (
ªsu…
);

503 
	}
}

515 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__STREXH
(
uöt16_t
 
vÆue
, vﬁ©ûêuöt16_à*
addr
)

517 
uöt32_t
 
ªsu…
;

519 
__ASM
 vﬁ©ûê("°ªxh %0, %2, [%1]" : "=&r" (
ªsu…
Ë: "r" (
addr
), "r" (
vÆue
) );

520 (
ªsu…
);

521 
	}
}

533 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__STREXW
(
uöt32_t
 
vÆue
, vﬁ©ûêuöt32_à*
addr
)

535 
uöt32_t
 
ªsu…
;

537 
__ASM
 vﬁ©ûê("°ªx %0, %2, [%1]" : "=&r" (
ªsu…
Ë: "r" (
addr
), "r" (
vÆue
) );

538 (
ªsu…
);

539 
	}
}

547 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__CLREX
()

549 
__ASM
 volatile ("clrex");

550 
	}
}

561 
	#__SSAT
(
ARG1
,
ARG2
) \

563 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

564 
	`__ASM
 ("sßà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

565 
__RES
; \

566 })

	)

577 
	#__USAT
(
ARG1
,
ARG2
) \

579 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

580 
	`__ASM
 ("ußà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

581 
__RES
; \

582 })

	)

592 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt8_t
 
	$__CLZ
(
uöt32_t
 
vÆue
)

594 
uöt8_t
 
ªsu…
;

596 
__ASM
 vﬁ©ûê("˛z %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

597 (
ªsu…
);

598 
	}
}

605 #ñi‡
deföed
 ( 
__TASKING__
 )

	@C:\Users\Victor\EMBITZ~1\STM32W~1\cmsis\core_cm3.h

23 #i‡
deföed
 ( 
__ICCARM__
 )

24 #¥agm®
sy°em_ö˛ude


27 #ifde‡
__˝lu•lus


31 #i‚de‡
__CORE_CM3_H_GENERIC


32 
	#__CORE_CM3_H_GENERIC


	)

56 
	#__CM3_CMSIS_VERSION_MAIN
 (0x03Ë

	)

57 
	#__CM3_CMSIS_VERSION_SUB
 (0x00Ë

	)

58 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16) | \

59 
__CM3_CMSIS_VERSION_SUB
 )

	)

61 
	#__CORTEX_M
 (0x03Ë

	)

64 #i‡ 
deföed
 ( 
__CC_ARM
 )

65 
	#__ASM
 
__asm


	)

66 
	#__INLINE
 
__ölöe


	)

67 
	#__STATIC_INLINE
 
__ölöe


	)

69 #ñi‡
deföed
 ( 
__ICCARM__
 )

70 
	#__ASM
 
__asm


	)

71 
	#__INLINE
 
ölöe


	)

72 
	#__STATIC_INLINE
 
ölöe


	)

74 #ñi‡
deföed
 ( 
__TMS470__
 )

75 
	#__ASM
 
__asm


	)

76 
	#__STATIC_INLINE
 
ölöe


	)

78 #ñi‡
deföed
 ( 
__GNUC__
 )

79 
	#__ASM
 
__asm


	)

80 
	#__INLINE
 
ölöe


	)

81 
	#__STATIC_INLINE
 
ölöe


	)

83 #ñi‡
deföed
 ( 
__TASKING__
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
ölöe


	)

86 
	#__STATIC_INLINE
 
ölöe


	)

92 
	#__FPU_USED
 0

	)

94 #i‡
deföed
 ( 
__CC_ARM
 )

95 #i‡
deföed
 
__TARGET_FPU_VFP


99 #ñi‡
deföed
 ( 
__ICCARM__
 )

100 #i‡
deföed
 
__ARMVFP__


104 #ñi‡
deföed
 ( 
__TMS470__
 )

105 #i‡
deföed
 
__TI__VFP_SUPPORT____


109 #ñi‡
deföed
 ( 
__GNUC__
 )

110 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

114 #ñi‡
deföed
 ( 
__TASKING__
 )

118 
	~<°döt.h
>

119 
	~<c‹e_cmIn°r.h
>

120 
	~<c‹e_cmFunc.h
>

124 #i‚de‡
__CMSIS_GENERIC


126 #i‚de‡
__CORE_CM3_H_DEPENDANT


127 
	#__CORE_CM3_H_DEPENDANT


	)

130 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


131 #i‚de‡
__CM3_REV


132 
	#__CM3_REV
 0x0200

	)

136 #i‚de‡
__MPU_PRESENT


137 
	#__MPU_PRESENT
 0

	)

141 #i‚de‡
__NVIC_PRIO_BITS


142 
	#__NVIC_PRIO_BITS
 4

	)

146 #i‚de‡
__Víd‹_SysTickC⁄fig


147 
	#__Víd‹_SysTickC⁄fig
 0

	)

160 #ifde‡
__˝lu•lus


161 
	#__I
 vﬁ©ûê

	)

163 
	#__I
 vﬁ©ûêc⁄°

	)

165 
	#__O
 vﬁ©ûê

	)

166 
	#__IO
 vﬁ©ûê

	)

198 #i‡(
__CORTEX_M
 != 0x04)

199 
uöt32_t
 
_ª£rved0
:27;

201 
uöt32_t
 
_ª£rved0
:16;

202 
uöt32_t
 
GE
:4;

203 
uöt32_t
 
_ª£rved1
:7;

205 
uöt32_t
 
Q
:1;

206 
uöt32_t
 
V
:1;

207 
uöt32_t
 
C
:1;

208 
uöt32_t
 
Z
:1;

209 
uöt32_t
 
N
:1;

210 } 
b
;

211 
uöt32_t
 
w
;

212 } 
	tAPSR_Ty≥
;

221 
uöt32_t
 
	mISR
:9;

222 
uöt32_t
 
	m_ª£rved0
:23;

223 } 
	mb
;

224 
uöt32_t
 
	mw
;

225 } 
	tIPSR_Ty≥
;

234 
uöt32_t
 
	mISR
:9;

235 #i‡(
__CORTEX_M
 != 0x04)

236 
uöt32_t
 
	m_ª£rved0
:15;

238 
uöt32_t
 
	m_ª£rved0
:7;

239 
uöt32_t
 
	mGE
:4;

240 
uöt32_t
 
	m_ª£rved1
:4;

242 
uöt32_t
 
	mT
:1;

243 
uöt32_t
 
	mIT
:2;

244 
uöt32_t
 
	mQ
:1;

245 
uöt32_t
 
	mV
:1;

246 
uöt32_t
 
	mC
:1;

247 
uöt32_t
 
	mZ
:1;

248 
uöt32_t
 
	mN
:1;

249 } 
	mb
;

250 
uöt32_t
 
	mw
;

251 } 
	txPSR_Ty≥
;

260 
uöt32_t
 
	mnPRIV
:1;

261 
uöt32_t
 
	mSPSEL
:1;

262 
uöt32_t
 
	mFPCA
:1;

263 
uöt32_t
 
	m_ª£rved0
:29;

264 } 
	mb
;

265 
uöt32_t
 
	mw
;

266 } 
	tCONTROL_Ty≥
;

281 
__IO
 
uöt32_t
 
	mISER
[8];

282 
uöt32_t
 
	mRESERVED0
[24];

283 
__IO
 
uöt32_t
 
	mICER
[8];

284 
uöt32_t
 
	mRSERVED1
[24];

285 
__IO
 
uöt32_t
 
	mISPR
[8];

286 
uöt32_t
 
	mRESERVED2
[24];

287 
__IO
 
uöt32_t
 
	mICPR
[8];

288 
uöt32_t
 
	mRESERVED3
[24];

289 
__IO
 
uöt32_t
 
	mIABR
[8];

290 
uöt32_t
 
	mRESERVED4
[56];

291 
__IO
 
uöt8_t
 
	mIP
[240];

292 
uöt32_t
 
	mRESERVED5
[644];

293 
__O
 
uöt32_t
 
	mSTIR
;

294 } 
	tNVIC_Ty≥
;

297 
	#NVIC_STIR_INTID_Pos
 0

	)

298 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos
Ë

	)

313 
__I
 
uöt32_t
 
	mCPUID
;

314 
__IO
 
uöt32_t
 
	mICSR
;

315 
__IO
 
uöt32_t
 
	mVTOR
;

316 
__IO
 
uöt32_t
 
	mAIRCR
;

317 
__IO
 
uöt32_t
 
	mSCR
;

318 
__IO
 
uöt32_t
 
	mCCR
;

319 
__IO
 
uöt8_t
 
	mSHP
[12];

320 
__IO
 
uöt32_t
 
	mSHCSR
;

321 
__IO
 
uöt32_t
 
	mCFSR
;

322 
__IO
 
uöt32_t
 
	mHFSR
;

323 
__IO
 
uöt32_t
 
	mDFSR
;

324 
__IO
 
uöt32_t
 
	mMMFAR
;

325 
__IO
 
uöt32_t
 
	mBFAR
;

326 
__IO
 
uöt32_t
 
	mAFSR
;

327 
__I
 
uöt32_t
 
	mPFR
[2];

328 
__I
 
uöt32_t
 
	mDFR
;

329 
__I
 
uöt32_t
 
	mADR
;

330 
__I
 
uöt32_t
 
	mMMFR
[4];

331 
__I
 
uöt32_t
 
	mISAR
[5];

332 
uöt32_t
 
	mRESERVED0
[5];

333 
__IO
 
uöt32_t
 
	mCPACR
;

334 } 
	tSCB_Ty≥
;

337 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

338 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

340 
	#SCB_CPUID_VARIANT_Pos
 20

	)

341 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

343 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

344 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

346 
	#SCB_CPUID_PARTNO_Pos
 4

	)

347 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

349 
	#SCB_CPUID_REVISION_Pos
 0

	)

350 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
Ë

	)

353 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

354 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

356 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

357 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

359 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

360 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

362 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

363 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

365 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

366 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

368 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

369 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

371 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

372 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

374 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

375 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

377 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

378 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
Ë

	)

380 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

381 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
Ë

	)

384 #i‡(
__CM3_REV
 < 0x0201)

385 
	#SCB_VTOR_TBLBASE_Pos
 29

	)

386 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
Ë

	)

388 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

389 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

391 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

392 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

396 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

397 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

399 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

400 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

402 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

403 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

405 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

406 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
Ë

	)

408 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

409 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

411 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

412 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

414 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

415 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos
Ë

	)

418 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

419 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

421 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

422 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

424 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

425 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

428 
	#SCB_CCR_STKALIGN_Pos
 9

	)

429 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

431 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

432 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
Ë

	)

434 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

435 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
Ë

	)

437 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

438 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

440 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

441 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
Ë

	)

443 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

444 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos
Ë

	)

447 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

448 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
Ë

	)

450 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

451 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
Ë

	)

453 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

454 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
Ë

	)

456 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

457 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

459 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

460 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
Ë

	)

462 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

463 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
Ë

	)

465 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

466 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
Ë

	)

468 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

469 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
Ë

	)

471 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

472 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
Ë

	)

474 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

475 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
Ë

	)

477 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

478 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
Ë

	)

480 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

481 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
Ë

	)

483 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

484 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
Ë

	)

486 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

487 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos
Ë

	)

490 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

491 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
Ë

	)

493 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

494 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
Ë

	)

496 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

497 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos
Ë

	)

500 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

501 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
Ë

	)

503 
	#SCB_HFSR_FORCED_Pos
 30

	)

504 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
Ë

	)

506 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

507 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
Ë

	)

510 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

511 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
Ë

	)

513 
	#SCB_DFSR_VCATCH_Pos
 3

	)

514 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
Ë

	)

516 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

517 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
Ë

	)

519 
	#SCB_DFSR_BKPT_Pos
 1

	)

520 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
Ë

	)

522 
	#SCB_DFSR_HALTED_Pos
 0

	)

523 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos
Ë

	)

538 
uöt32_t
 
	mRESERVED0
[1];

539 
__I
 
uöt32_t
 
	mICTR
;

540 #i‡((
deföed
 
__CM3_REV
) && (__CM3_REV >= 0x200))

541 
__IO
 
uöt32_t
 
	mACTLR
;

543 
uöt32_t
 
	mRESERVED1
[1];

545 } 
	tSCnSCB_Ty≥
;

548 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

549 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos
Ë

	)

553 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

554 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
Ë

	)

556 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

557 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
Ë

	)

559 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

560 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos
Ë

	)

575 
__IO
 
uöt32_t
 
	mCTRL
;

576 
__IO
 
uöt32_t
 
	mLOAD
;

577 
__IO
 
uöt32_t
 
	mVAL
;

578 
__I
 
uöt32_t
 
	mCALIB
;

579 } 
	tSysTick_Ty≥
;

582 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

583 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

585 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

586 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

588 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

589 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

591 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

592 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
Ë

	)

595 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

596 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
Ë

	)

599 
	#SysTick_VAL_CURRENT_Pos
 0

	)

600 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

603 
	#SysTick_CALIB_NOREF_Pos
 31

	)

604 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

606 
	#SysTick_CALIB_SKEW_Pos
 30

	)

607 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

609 
	#SysTick_CALIB_TENMS_Pos
 0

	)

610 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

625 
__O
 union

627 
__O
 
uöt8_t
 
	mu8
;

628 
__O
 
uöt16_t
 
	mu16
;

629 
__O
 
uöt32_t
 
	mu32
;

630 } 
	mPORT
 [32];

631 
uöt32_t
 
	mRESERVED0
[864];

632 
__IO
 
uöt32_t
 
	mTER
;

633 
uöt32_t
 
	mRESERVED1
[15];

634 
__IO
 
uöt32_t
 
	mTPR
;

635 
uöt32_t
 
	mRESERVED2
[15];

636 
__IO
 
uöt32_t
 
	mTCR
;

637 } 
	tITM_Ty≥
;

640 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

641 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos
Ë

	)

644 
	#ITM_TCR_BUSY_Pos
 23

	)

645 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
Ë

	)

647 
	#ITM_TCR_Tø˚BusID_Pos
 16

	)

648 
	#ITM_TCR_Tø˚BusID_Msk
 (0x7FUL << 
ITM_TCR_Tø˚BusID_Pos
Ë

	)

650 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

651 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
Ë

	)

653 
	#ITM_TCR_TSPªsˇÀ_Pos
 8

	)

654 
	#ITM_TCR_TSPªsˇÀ_Msk
 (3UL << 
ITM_TCR_TSPªsˇÀ_Pos
Ë

	)

656 
	#ITM_TCR_SWOENA_Pos
 4

	)

657 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
Ë

	)

659 
	#ITM_TCR_TXENA_Pos
 3

	)

660 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos
Ë

	)

662 
	#ITM_TCR_SYNCENA_Pos
 2

	)

663 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
Ë

	)

665 
	#ITM_TCR_TSENA_Pos
 1

	)

666 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
Ë

	)

668 
	#ITM_TCR_ITMENA_Pos
 0

	)

669 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos
Ë

	)

684 
__IO
 
uöt32_t
 
	mCTRL
;

685 
__IO
 
uöt32_t
 
	mCYCCNT
;

686 
__IO
 
uöt32_t
 
	mCPICNT
;

687 
__IO
 
uöt32_t
 
	mEXCCNT
;

688 
__IO
 
uöt32_t
 
	mSLEEPCNT
;

689 
__IO
 
uöt32_t
 
	mLSUCNT
;

690 
__IO
 
uöt32_t
 
	mFOLDCNT
;

691 
__I
 
uöt32_t
 
	mPCSR
;

692 
__IO
 
uöt32_t
 
	mCOMP0
;

693 
__IO
 
uöt32_t
 
	mMASK0
;

694 
__IO
 
uöt32_t
 
	mFUNCTION0
;

695 
uöt32_t
 
	mRESERVED0
[1];

696 
__IO
 
uöt32_t
 
	mCOMP1
;

697 
__IO
 
uöt32_t
 
	mMASK1
;

698 
__IO
 
uöt32_t
 
	mFUNCTION1
;

699 
uöt32_t
 
	mRESERVED1
[1];

700 
__IO
 
uöt32_t
 
	mCOMP2
;

701 
__IO
 
uöt32_t
 
	mMASK2
;

702 
__IO
 
uöt32_t
 
	mFUNCTION2
;

703 
uöt32_t
 
	mRESERVED2
[1];

704 
__IO
 
uöt32_t
 
	mCOMP3
;

705 
__IO
 
uöt32_t
 
	mMASK3
;

706 
__IO
 
uöt32_t
 
	mFUNCTION3
;

707 } 
	tDWT_Ty≥
;

710 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

711 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
Ë

	)

713 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

714 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
Ë

	)

716 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

717 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
Ë

	)

719 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

720 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
Ë

	)

722 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

723 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
Ë

	)

725 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

726 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
Ë

	)

728 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

729 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
Ë

	)

731 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

732 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
Ë

	)

734 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

735 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
Ë

	)

737 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

738 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
Ë

	)

740 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

741 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
Ë

	)

743 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

744 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
Ë

	)

746 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

747 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
Ë

	)

749 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

750 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
Ë

	)

752 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

753 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
Ë

	)

755 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

756 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
Ë

	)

758 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

759 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
Ë

	)

761 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

762 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCCNTENA_Pos
Ë

	)

765 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

766 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL << 
DWT_CPICNT_CPICNT_Pos
Ë

	)

769 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

770 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL << 
DWT_EXCCNT_EXCCNT_Pos
Ë

	)

773 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

774 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL << 
DWT_SLEEPCNT_SLEEPCNT_Pos
Ë

	)

777 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

778 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL << 
DWT_LSUCNT_LSUCNT_Pos
Ë

	)

781 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

782 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL << 
DWT_FOLDCNT_FOLDCNT_Pos
Ë

	)

785 
	#DWT_MASK_MASK_Pos
 0

	)

786 
	#DWT_MASK_MASK_Msk
 (0x1FUL << 
DWT_MASK_MASK_Pos
Ë

	)

789 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

790 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
Ë

	)

792 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

793 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
Ë

	)

795 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

796 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
Ë

	)

798 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

799 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
Ë

	)

801 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

802 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
Ë

	)

804 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

805 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
Ë

	)

807 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

808 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
Ë

	)

810 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

811 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
Ë

	)

813 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

814 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL << 
DWT_FUNCTION_FUNCTION_Pos
Ë

	)

829 
__IO
 
uöt32_t
 
	mSSPSR
;

830 
__IO
 
uöt32_t
 
	mCSPSR
;

831 
uöt32_t
 
	mRESERVED0
[2];

832 
__IO
 
uöt32_t
 
	mACPR
;

833 
uöt32_t
 
	mRESERVED1
[55];

834 
__IO
 
uöt32_t
 
	mSPPR
;

835 
uöt32_t
 
	mRESERVED2
[131];

836 
__I
 
uöt32_t
 
	mFFSR
;

837 
__IO
 
uöt32_t
 
	mFFCR
;

838 
__I
 
uöt32_t
 
	mFSCR
;

839 
uöt32_t
 
	mRESERVED3
[759];

840 
__I
 
uöt32_t
 
	mTRIGGER
;

841 
__I
 
uöt32_t
 
	mFIFO0
;

842 
__I
 
uöt32_t
 
	mITATBCTR2
;

843 
uöt32_t
 
	mRESERVED4
[1];

844 
__I
 
uöt32_t
 
	mITATBCTR0
;

845 
__I
 
uöt32_t
 
	mFIFO1
;

846 
__IO
 
uöt32_t
 
	mITCTRL
;

847 
uöt32_t
 
	mRESERVED5
[39];

848 
__IO
 
uöt32_t
 
	mCLAIMSET
;

849 
__IO
 
uöt32_t
 
	mCLAIMCLR
;

850 
uöt32_t
 
	mRESERVED7
[8];

851 
__I
 
uöt32_t
 
	mDEVID
;

852 
__I
 
uöt32_t
 
	mDEVTYPE
;

853 } 
	tTPI_Ty≥
;

856 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

857 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL << 
TPI_ACPR_PRESCALER_Pos
Ë

	)

860 
	#TPI_SPPR_TXMODE_Pos
 0

	)

861 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL << 
TPI_SPPR_TXMODE_Pos
Ë

	)

864 
	#TPI_FFSR_FtN⁄St›_Pos
 3

	)

865 
	#TPI_FFSR_FtN⁄St›_Msk
 (0x1UL << 
TPI_FFSR_FtN⁄St›_Pos
Ë

	)

867 
	#TPI_FFSR_TCPª£¡_Pos
 2

	)

868 
	#TPI_FFSR_TCPª£¡_Msk
 (0x1UL << 
TPI_FFSR_TCPª£¡_Pos
Ë

	)

870 
	#TPI_FFSR_FtSt›≥d_Pos
 1

	)

871 
	#TPI_FFSR_FtSt›≥d_Msk
 (0x1UL << 
TPI_FFSR_FtSt›≥d_Pos
Ë

	)

873 
	#TPI_FFSR_FlInProg_Pos
 0

	)

874 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL << 
TPI_FFSR_FlInProg_Pos
Ë

	)

877 
	#TPI_FFCR_TrigIn_Pos
 8

	)

878 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
Ë

	)

880 
	#TPI_FFCR_EnFC⁄t_Pos
 1

	)

881 
	#TPI_FFCR_EnFC⁄t_Msk
 (0x1UL << 
TPI_FFCR_EnFC⁄t_Pos
Ë

	)

884 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

885 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL << 
TPI_TRIGGER_TRIGGER_Pos
Ë

	)

888 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

889 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
Ë

	)

891 
	#TPI_FIFO0_ITM_byãcou¡_Pos
 27

	)

892 
	#TPI_FIFO0_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ITM_byãcou¡_Pos
Ë

	)

894 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

895 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
Ë

	)

897 
	#TPI_FIFO0_ETM_byãcou¡_Pos
 24

	)

898 
	#TPI_FIFO0_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ETM_byãcou¡_Pos
Ë

	)

900 
	#TPI_FIFO0_ETM2_Pos
 16

	)

901 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
Ë

	)

903 
	#TPI_FIFO0_ETM1_Pos
 8

	)

904 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
Ë

	)

906 
	#TPI_FIFO0_ETM0_Pos
 0

	)

907 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL << 
TPI_FIFO0_ETM0_Pos
Ë

	)

910 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

911 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR2_ATREADY_Pos
Ë

	)

914 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

915 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
Ë

	)

917 
	#TPI_FIFO1_ITM_byãcou¡_Pos
 27

	)

918 
	#TPI_FIFO1_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ITM_byãcou¡_Pos
Ë

	)

920 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

921 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
Ë

	)

923 
	#TPI_FIFO1_ETM_byãcou¡_Pos
 24

	)

924 
	#TPI_FIFO1_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ETM_byãcou¡_Pos
Ë

	)

926 
	#TPI_FIFO1_ITM2_Pos
 16

	)

927 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
Ë

	)

929 
	#TPI_FIFO1_ITM1_Pos
 8

	)

930 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
Ë

	)

932 
	#TPI_FIFO1_ITM0_Pos
 0

	)

933 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL << 
TPI_FIFO1_ITM0_Pos
Ë

	)

936 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

937 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR0_ATREADY_Pos
Ë

	)

940 
	#TPI_ITCTRL_Mode_Pos
 0

	)

941 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL << 
TPI_ITCTRL_Mode_Pos
Ë

	)

944 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

945 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
Ë

	)

947 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

948 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
Ë

	)

950 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

951 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
Ë

	)

953 
	#TPI_DEVID_MöBufSz_Pos
 6

	)

954 
	#TPI_DEVID_MöBufSz_Msk
 (0x7UL << 
TPI_DEVID_MöBufSz_Pos
Ë

	)

956 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

957 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
Ë

	)

959 
	#TPI_DEVID_NrTø˚I≈ut_Pos
 0

	)

960 
	#TPI_DEVID_NrTø˚I≈ut_Msk
 (0x1FUL << 
TPI_DEVID_NrTø˚I≈ut_Pos
Ë

	)

963 
	#TPI_DEVTYPE_SubTy≥_Pos
 0

	)

964 
	#TPI_DEVTYPE_SubTy≥_Msk
 (0xFUL << 
TPI_DEVTYPE_SubTy≥_Pos
Ë

	)

966 
	#TPI_DEVTYPE_Maj‹Ty≥_Pos
 4

	)

967 
	#TPI_DEVTYPE_Maj‹Ty≥_Msk
 (0xFUL << 
TPI_DEVTYPE_Maj‹Ty≥_Pos
Ë

	)

972 #i‡(
__MPU_PRESENT
 == 1)

983 
__I
 
uöt32_t
 
	mTYPE
;

984 
__IO
 
uöt32_t
 
	mCTRL
;

985 
__IO
 
uöt32_t
 
	mRNR
;

986 
__IO
 
uöt32_t
 
	mRBAR
;

987 
__IO
 
uöt32_t
 
	mRASR
;

988 
__IO
 
uöt32_t
 
	mRBAR_A1
;

989 
__IO
 
uöt32_t
 
	mRASR_A1
;

990 
__IO
 
uöt32_t
 
	mRBAR_A2
;

991 
__IO
 
uöt32_t
 
	mRASR_A2
;

992 
__IO
 
uöt32_t
 
	mRBAR_A3
;

993 
__IO
 
uöt32_t
 
	mRASR_A3
;

994 } 
	tMPU_Ty≥
;

997 
	#MPU_TYPE_IREGION_Pos
 16

	)

998 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

1000 
	#MPU_TYPE_DREGION_Pos
 8

	)

1001 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

1003 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1004 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
Ë

	)

1007 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1008 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

1010 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1011 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

1013 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1014 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
Ë

	)

1017 
	#MPU_RNR_REGION_Pos
 0

	)

1018 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
Ë

	)

1021 
	#MPU_RBAR_ADDR_Pos
 5

	)

1022 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

1024 
	#MPU_RBAR_VALID_Pos
 4

	)

1025 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

1027 
	#MPU_RBAR_REGION_Pos
 0

	)

1028 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
Ë

	)

1031 
	#MPU_RASR_ATTRS_Pos
 16

	)

1032 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

1034 
	#MPU_RASR_SRD_Pos
 8

	)

1035 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

1037 
	#MPU_RASR_SIZE_Pos
 1

	)

1038 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

1040 
	#MPU_RASR_ENABLE_Pos
 0

	)

1041 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
Ë

	)

1057 
__IO
 
uöt32_t
 
	mDHCSR
;

1058 
__O
 
uöt32_t
 
	mDCRSR
;

1059 
__IO
 
uöt32_t
 
	mDCRDR
;

1060 
__IO
 
uöt32_t
 
	mDEMCR
;

1061 } 
	tC‹eDebug_Ty≥
;

1064 
	#C‹eDebug_DHCSR_DBGKEY_Pos
 16

	)

1065 
	#C‹eDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
C‹eDebug_DHCSR_DBGKEY_Pos
Ë

	)

1067 
	#C‹eDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1068 
	#C‹eDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RESET_ST_Pos
Ë

	)

1070 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1071 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RETIRE_ST_Pos
Ë

	)

1073 
	#C‹eDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1074 
	#C‹eDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_LOCKUP_Pos
Ë

	)

1076 
	#C‹eDebug_DHCSR_S_SLEEP_Pos
 18

	)

1077 
	#C‹eDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_SLEEP_Pos
Ë

	)

1079 
	#C‹eDebug_DHCSR_S_HALT_Pos
 17

	)

1080 
	#C‹eDebug_DHCSR_S_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_S_HALT_Pos
Ë

	)

1082 
	#C‹eDebug_DHCSR_S_REGRDY_Pos
 16

	)

1083 
	#C‹eDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
C‹eDebug_DHCSR_S_REGRDY_Pos
Ë

	)

1085 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1086 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
C‹eDebug_DHCSR_C_SNAPSTALL_Pos
Ë

	)

1088 
	#C‹eDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1089 
	#C‹eDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
C‹eDebug_DHCSR_C_MASKINTS_Pos
Ë

	)

1091 
	#C‹eDebug_DHCSR_C_STEP_Pos
 2

	)

1092 
	#C‹eDebug_DHCSR_C_STEP_Msk
 (1UL << 
C‹eDebug_DHCSR_C_STEP_Pos
Ë

	)

1094 
	#C‹eDebug_DHCSR_C_HALT_Pos
 1

	)

1095 
	#C‹eDebug_DHCSR_C_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_C_HALT_Pos
Ë

	)

1097 
	#C‹eDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1098 
	#C‹eDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
C‹eDebug_DHCSR_C_DEBUGEN_Pos
Ë

	)

1101 
	#C‹eDebug_DCRSR_REGWnR_Pos
 16

	)

1102 
	#C‹eDebug_DCRSR_REGWnR_Msk
 (1UL << 
C‹eDebug_DCRSR_REGWnR_Pos
Ë

	)

1104 
	#C‹eDebug_DCRSR_REGSEL_Pos
 0

	)

1105 
	#C‹eDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
C‹eDebug_DCRSR_REGSEL_Pos
Ë

	)

1108 
	#C‹eDebug_DEMCR_TRCENA_Pos
 24

	)

1109 
	#C‹eDebug_DEMCR_TRCENA_Msk
 (1UL << 
C‹eDebug_DEMCR_TRCENA_Pos
Ë

	)

1111 
	#C‹eDebug_DEMCR_MON_REQ_Pos
 19

	)

1112 
	#C‹eDebug_DEMCR_MON_REQ_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_REQ_Pos
Ë

	)

1114 
	#C‹eDebug_DEMCR_MON_STEP_Pos
 18

	)

1115 
	#C‹eDebug_DEMCR_MON_STEP_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_STEP_Pos
Ë

	)

1117 
	#C‹eDebug_DEMCR_MON_PEND_Pos
 17

	)

1118 
	#C‹eDebug_DEMCR_MON_PEND_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_PEND_Pos
Ë

	)

1120 
	#C‹eDebug_DEMCR_MON_EN_Pos
 16

	)

1121 
	#C‹eDebug_DEMCR_MON_EN_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_EN_Pos
Ë

	)

1123 
	#C‹eDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1124 
	#C‹eDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_HARDERR_Pos
Ë

	)

1126 
	#C‹eDebug_DEMCR_VC_INTERR_Pos
 9

	)

1127 
	#C‹eDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_INTERR_Pos
Ë

	)

1129 
	#C‹eDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1130 
	#C‹eDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_BUSERR_Pos
Ë

	)

1132 
	#C‹eDebug_DEMCR_VC_STATERR_Pos
 7

	)

1133 
	#C‹eDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_STATERR_Pos
Ë

	)

1135 
	#C‹eDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1136 
	#C‹eDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CHKERR_Pos
Ë

	)

1138 
	#C‹eDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1139 
	#C‹eDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_NOCPERR_Pos
Ë

	)

1141 
	#C‹eDebug_DEMCR_VC_MMERR_Pos
 4

	)

1142 
	#C‹eDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_MMERR_Pos
Ë

	)

1144 
	#C‹eDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1145 
	#C‹eDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CORERESET_Pos
Ë

	)

1157 
	#SCS_BASE
 (0xE000E000ULË

	)

1158 
	#ITM_BASE
 (0xE0000000ULË

	)

1159 
	#DWT_BASE
 (0xE0001000ULË

	)

1160 
	#TPI_BASE
 (0xE0040000ULË

	)

1161 
	#C‹eDebug_BASE
 (0xE000EDF0ULË

	)

1162 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

1163 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

1164 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

1166 
	#SCnSCB
 ((
SCnSCB_Ty≥
 *Ë
SCS_BASE
 )

	)

1167 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

1168 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

1169 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

1170 
	#ITM
 ((
ITM_Ty≥
 *Ë
ITM_BASE
 )

	)

1171 
	#DWT
 ((
DWT_Ty≥
 *Ë
DWT_BASE
 )

	)

1172 
	#TPI
 ((
TPI_Ty≥
 *Ë
TPI_BASE
 )

	)

1173 
	#C‹eDebug
 ((
C‹eDebug_Ty≥
 *Ë
C‹eDebug_BASE
Ë

	)

1175 #i‡(
__MPU_PRESENT
 == 1)

1176 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

1177 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

1214 
__STATIC_INLINE
 
	$NVIC_SëPri‹ôyGroupög
(
uöt32_t
 
Pri‹ôyGroup
)

1216 
uöt32_t
 
ªg_vÆue
;

1217 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07);

1219 
ªg_vÆue
 = 
SCB
->
AIRCR
;

1220 
ªg_vÆue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1221 
ªg_vÆue
 = (reg_value |

1222 ((
uöt32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1223 (
Pri‹ôyGroupTmp
 << 8));

1224 
SCB
->
AIRCR
 = 
ªg_vÆue
;

1225 
	}
}

1234 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPri‹ôyGroupög
()

1236  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
Ë>> 
SCB_AIRCR_PRIGROUP_Pos
);

1237 
	}
}

1246 
__STATIC_INLINE
 
	$NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1248 
NVIC
->
ISER
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1249 
	}
}

1258 
__STATIC_INLINE
 
	$NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1260 
NVIC
->
ICER
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1261 
	}
}

1274 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1276 ((
uöt32_t
Ë((
NVIC
->
ISPR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1277 
	}
}

1286 
__STATIC_INLINE
 
	$NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1288 
NVIC
->
ISPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1289 
	}
}

1298 
__STATIC_INLINE
 
	$NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1300 
NVIC
->
ICPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1301 
	}
}

1313 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëA˘ive
(
IRQn_Ty≥
 
IRQn
)

1315 ((
uöt32_t
)((
NVIC
->
IABR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1316 
	}
}

1328 
__STATIC_INLINE
 
	$NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

1330 if(
IRQn
 < 0) {

1331 
SCB
->
SHP
[((
uöt32_t
)(
IRQn
Ë& 0xF)-4] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1333 
NVIC
->
IP
[(
uöt32_t
)(
IRQn
)] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1334 
	}
}

1348 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

1351 if(
IRQn
 < 0) {

1352 ((
uöt32_t
)(
SCB
->
SHP
[((uöt32_t)(
IRQn
Ë& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1354 ((
uöt32_t
)(
NVIC
->
IP
[(uöt32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1355 
	}
}

1370 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_EncodePri‹ôy
 (
uöt32_t
 
Pri‹ôyGroup
, uöt32_à
Pªem±Pri‹ôy
, uöt32_à
SubPri‹ôy
)

1372 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1373 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1374 
uöt32_t
 
SubPri‹ôyBôs
;

1376 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1377 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1380 ((
Pªem±Pri‹ôy
 & ((1 << (
Pªem±Pri‹ôyBôs
)Ë- 1)Ë<< 
SubPri‹ôyBôs
) |

1381 ((
SubPri‹ôy
 & ((1 << (
SubPri‹ôyBôs
 )) - 1)))

1383 
	}
}

1398 
__STATIC_INLINE
 
	$NVIC_DecodePri‹ôy
 (
uöt32_t
 
Pri‹ôy
, uöt32_à
Pri‹ôyGroup
, uöt32_t* 
pPªem±Pri‹ôy
, uöt32_t* 
pSubPri‹ôy
)

1400 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1401 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1402 
uöt32_t
 
SubPri‹ôyBôs
;

1404 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1405 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1407 *
pPªem±Pri‹ôy
 = (
Pri‹ôy
 >> 
SubPri‹ôyBôs
Ë& ((1 << (
Pªem±Pri‹ôyBôs
)) - 1);

1408 *
pSubPri‹ôy
 = (
Pri‹ôy
 ) & ((1 << (
SubPri‹ôyBôs
 )) - 1);

1409 
	}
}

1416 
__STATIC_INLINE
 
	$NVIC_Sy°emRe£t
()

1418 
	`__DSB
();

1420 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1421 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1422 
SCB_AIRCR_SYSRESETREQ_Msk
);

1423 
	`__DSB
();

1425 
	}
}

1438 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

1455 
__STATIC_INLINE
 
uöt32_t
 
	$SysTick_C⁄fig
(
uöt32_t
 
ticks
)

1457 i‡(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1459 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1460 
	`NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1461 
SysTick
->
VAL
 = 0;

1462 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1463 
SysTick_CTRL_TICKINT_Msk
 |

1464 
SysTick_CTRL_ENABLE_Msk
;

1466 
	}
}

1481 vﬁ©ûê
öt32_t
 
ITM_RxBuf„r
;

1482 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1495 
__STATIC_INLINE
 
uöt32_t
 
	$ITM_SídCh¨
 (
uöt32_t
 
ch
)

1497 i‡((
ITM
->
TCR
 & 
ITM_TCR_ITMENA_Msk
) &&

1498 (
ITM
->
TER
 & (1UL << 0) ) )

1500 
ITM
->
PORT
[0].
u32
 == 0);

1501 
ITM
->
PORT
[0].
u8
 = (
uöt8_t
Ë
ch
;

1503  (
ch
);

1504 
	}
}

1514 
__STATIC_INLINE
 
öt32_t
 
	$ITM_Re˚iveCh¨
 () {

1515 
öt32_t
 
ch
 = -1;

1517 i‡(
ITM_RxBuf„r
 !
ITM_RXBUFFER_EMPTY
) {

1518 
ch
 = 
ITM_RxBuf„r
;

1519 
ITM_RxBuf„r
 = 
ITM_RXBUFFER_EMPTY
;

1522  (
ch
);

1523 
	}
}

1533 
__STATIC_INLINE
 
öt32_t
 
	$ITM_CheckCh¨
 () {

1535 i‡(
ITM_RxBuf„r
 =
ITM_RXBUFFER_EMPTY
) {

1540 
	}
}

1548 #ifde‡
__˝lu•lus


	@C:\Users\Victor\EMBITZ~1\STM32W~1\inc\STM32F~1.H

56 #i‚de‡
__STM32F10x_H


57 
	#__STM32F10x_H


	)

59 #ifde‡
__˝lu•lus


71 #i‡!
deföed
 (
STM32F10X_LD
Ë&& !deföed (
STM32F10X_LD_VL
Ë&& !deföed (
STM32F10X_MD
Ë&& !deföed (
STM32F10X_MD_VL
Ë&& !deföed (
STM32F10X_HD
Ë&& !deföed (
STM32F10X_HD_VL
Ë&& !deföed (
STM32F10X_XL
Ë&& !deföed (
STM32F10X_CL
)

101 #i‡!
deföed
 (
STM32F10X_LD
Ë&& !deföed (
STM32F10X_LD_VL
Ë&& !deföed (
STM32F10X_MD
Ë&& !deföed (
STM32F10X_MD_VL
Ë&& !deföed (
STM32F10X_HD
Ë&& !deföed (
STM32F10X_HD_VL
Ë&& !deföed (
STM32F10X_XL
Ë&& !deföed (
STM32F10X_CL
)

105 #i‡!
deföed
 (
USE_STDPERIPH_DRIVER
)

121 #i‡!
deföed
 
HSE_VALUE


122 #ifde‡
STM32F10X_CL


123 
	#HSE_VALUE
 ((
uöt32_t
)25000000Ë

	)

125 
	#HSE_VALUE
 ((
uöt32_t
)8000000Ë

	)

133 #i‡!
deföed
 (
HSE_STARTUP_TIMEOUT
)

134 
	#HSE_STARTUP_TIMEOUT
 ((
uöt16_t
)0x0500Ë

	)

137 #i‡!
deföed
 (
HSI_VALUE
)

138 
	#HSI_VALUE
 ((
uöt32_t
)8000000Ë

	)

144 
	#__STM32F10X_STDPERIPH_VERSION_MAIN
 (0x03Ë

	)

145 
	#__STM32F10X_STDPERIPH_VERSION_SUB1
 (0x06Ë

	)

146 
	#__STM32F10X_STDPERIPH_VERSION_SUB2
 (0x01Ë

	)

147 
	#__STM32F10X_STDPERIPH_VERSION_RC
 (0x00Ë

	)

148 
	#__STM32F10X_STDPERIPH_VERSION
 ((
__STM32F10X_STDPERIPH_VERSION_MAIN
 << 24)\

149 |(
__STM32F10X_STDPERIPH_VERSION_SUB1
 << 16)\

150 |(
__STM32F10X_STDPERIPH_VERSION_SUB2
 << 8)\

151 |(
__STM32F10X_STDPERIPH_VERSION_RC
))

	)

164 #ifde‡
STM32F10X_XL


165 
	#__MPU_PRESENT
 1

	)

167 
	#__MPU_PRESENT
 0

	)

169 
	#__CM3_REV
 0x0200

	)

170 
	#__NVIC_PRIO_BITS
 4

	)

171 
	#__Víd‹_SysTickC⁄fig
 0

	)

177 
	eIRQn


180 
N⁄MaskabÀI¡_IRQn
 = -14,

181 
Mem‹yM™agemít_IRQn
 = -12,

182 
BusFau…_IRQn
 = -11,

183 
UßgeFau…_IRQn
 = -10,

184 
SVCÆl_IRQn
 = -5,

185 
DebugM⁄ô‹_IRQn
 = -4,

186 
PídSV_IRQn
 = -2,

187 
SysTick_IRQn
 = -1,

190 
WWDG_IRQn
 = 0,

191 
PVD_IRQn
 = 1,

192 
TAMPER_IRQn
 = 2,

193 
RTC_IRQn
 = 3,

194 
FLASH_IRQn
 = 4,

195 
RCC_IRQn
 = 5,

196 
EXTI0_IRQn
 = 6,

197 
EXTI1_IRQn
 = 7,

198 
EXTI2_IRQn
 = 8,

199 
EXTI3_IRQn
 = 9,

200 
EXTI4_IRQn
 = 10,

201 
DMA1_Ch™√l1_IRQn
 = 11,

202 
DMA1_Ch™√l2_IRQn
 = 12,

203 
DMA1_Ch™√l3_IRQn
 = 13,

204 
DMA1_Ch™√l4_IRQn
 = 14,

205 
DMA1_Ch™√l5_IRQn
 = 15,

206 
DMA1_Ch™√l6_IRQn
 = 16,

207 
DMA1_Ch™√l7_IRQn
 = 17,

209 #ifde‡
STM32F10X_LD


210 
ADC1_2_IRQn
 = 18,

211 
USB_HP_CAN1_TX_IRQn
 = 19,

212 
USB_LP_CAN1_RX0_IRQn
 = 20,

213 
CAN1_RX1_IRQn
 = 21,

214 
CAN1_SCE_IRQn
 = 22,

215 
EXTI9_5_IRQn
 = 23,

216 
TIM1_BRK_IRQn
 = 24,

217 
TIM1_UP_IRQn
 = 25,

218 
TIM1_TRG_COM_IRQn
 = 26,

219 
TIM1_CC_IRQn
 = 27,

220 
TIM2_IRQn
 = 28,

221 
TIM3_IRQn
 = 29,

222 
I2C1_EV_IRQn
 = 31,

223 
I2C1_ER_IRQn
 = 32,

224 
SPI1_IRQn
 = 35,

225 
USART1_IRQn
 = 37,

226 
USART2_IRQn
 = 38,

227 
EXTI15_10_IRQn
 = 40,

228 
RTCAœrm_IRQn
 = 41,

229 
USBWakeUp_IRQn
 = 42

232 #ifde‡
STM32F10X_LD_VL


233 
ADC1_IRQn
 = 18,

234 
EXTI9_5_IRQn
 = 23,

235 
TIM1_BRK_TIM15_IRQn
 = 24,

236 
TIM1_UP_TIM16_IRQn
 = 25,

237 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

238 
TIM1_CC_IRQn
 = 27,

239 
TIM2_IRQn
 = 28,

240 
TIM3_IRQn
 = 29,

241 
I2C1_EV_IRQn
 = 31,

242 
I2C1_ER_IRQn
 = 32,

243 
SPI1_IRQn
 = 35,

244 
USART1_IRQn
 = 37,

245 
USART2_IRQn
 = 38,

246 
EXTI15_10_IRQn
 = 40,

247 
RTCAœrm_IRQn
 = 41,

248 
CEC_IRQn
 = 42,

249 
TIM6_DAC_IRQn
 = 54,

250 
TIM7_IRQn
 = 55

253 #ifde‡
STM32F10X_MD


254 
ADC1_2_IRQn
 = 18,

255 
USB_HP_CAN1_TX_IRQn
 = 19,

256 
USB_LP_CAN1_RX0_IRQn
 = 20,

257 
CAN1_RX1_IRQn
 = 21,

258 
CAN1_SCE_IRQn
 = 22,

259 
EXTI9_5_IRQn
 = 23,

260 
TIM1_BRK_IRQn
 = 24,

261 
TIM1_UP_IRQn
 = 25,

262 
TIM1_TRG_COM_IRQn
 = 26,

263 
TIM1_CC_IRQn
 = 27,

264 
TIM2_IRQn
 = 28,

265 
TIM3_IRQn
 = 29,

266 
TIM4_IRQn
 = 30,

267 
I2C1_EV_IRQn
 = 31,

268 
I2C1_ER_IRQn
 = 32,

269 
I2C2_EV_IRQn
 = 33,

270 
I2C2_ER_IRQn
 = 34,

271 
SPI1_IRQn
 = 35,

272 
SPI2_IRQn
 = 36,

273 
USART1_IRQn
 = 37,

274 
USART2_IRQn
 = 38,

275 
USART3_IRQn
 = 39,

276 
EXTI15_10_IRQn
 = 40,

277 
RTCAœrm_IRQn
 = 41,

278 
USBWakeUp_IRQn
 = 42

281 #ifde‡
STM32F10X_MD_VL


282 
ADC1_IRQn
 = 18,

283 
EXTI9_5_IRQn
 = 23,

284 
TIM1_BRK_TIM15_IRQn
 = 24,

285 
TIM1_UP_TIM16_IRQn
 = 25,

286 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

287 
TIM1_CC_IRQn
 = 27,

288 
TIM2_IRQn
 = 28,

289 
TIM3_IRQn
 = 29,

290 
TIM4_IRQn
 = 30,

291 
I2C1_EV_IRQn
 = 31,

292 
I2C1_ER_IRQn
 = 32,

293 
I2C2_EV_IRQn
 = 33,

294 
I2C2_ER_IRQn
 = 34,

295 
SPI1_IRQn
 = 35,

296 
SPI2_IRQn
 = 36,

297 
USART1_IRQn
 = 37,

298 
USART2_IRQn
 = 38,

299 
USART3_IRQn
 = 39,

300 
EXTI15_10_IRQn
 = 40,

301 
RTCAœrm_IRQn
 = 41,

302 
CEC_IRQn
 = 42,

303 
TIM6_DAC_IRQn
 = 54,

304 
TIM7_IRQn
 = 55

307 #ifde‡
STM32F10X_HD


308 
ADC1_2_IRQn
 = 18,

309 
USB_HP_CAN1_TX_IRQn
 = 19,

310 
USB_LP_CAN1_RX0_IRQn
 = 20,

311 
CAN1_RX1_IRQn
 = 21,

312 
CAN1_SCE_IRQn
 = 22,

313 
EXTI9_5_IRQn
 = 23,

314 
TIM1_BRK_IRQn
 = 24,

315 
TIM1_UP_IRQn
 = 25,

316 
TIM1_TRG_COM_IRQn
 = 26,

317 
TIM1_CC_IRQn
 = 27,

318 
TIM2_IRQn
 = 28,

319 
TIM3_IRQn
 = 29,

320 
TIM4_IRQn
 = 30,

321 
I2C1_EV_IRQn
 = 31,

322 
I2C1_ER_IRQn
 = 32,

323 
I2C2_EV_IRQn
 = 33,

324 
I2C2_ER_IRQn
 = 34,

325 
SPI1_IRQn
 = 35,

326 
SPI2_IRQn
 = 36,

327 
USART1_IRQn
 = 37,

328 
USART2_IRQn
 = 38,

329 
USART3_IRQn
 = 39,

330 
EXTI15_10_IRQn
 = 40,

331 
RTCAœrm_IRQn
 = 41,

332 
USBWakeUp_IRQn
 = 42,

333 
TIM8_BRK_IRQn
 = 43,

334 
TIM8_UP_IRQn
 = 44,

335 
TIM8_TRG_COM_IRQn
 = 45,

336 
TIM8_CC_IRQn
 = 46,

337 
ADC3_IRQn
 = 47,

338 
FSMC_IRQn
 = 48,

339 
SDIO_IRQn
 = 49,

340 
TIM5_IRQn
 = 50,

341 
SPI3_IRQn
 = 51,

342 
UART4_IRQn
 = 52,

343 
UART5_IRQn
 = 53,

344 
TIM6_IRQn
 = 54,

345 
TIM7_IRQn
 = 55,

346 
DMA2_Ch™√l1_IRQn
 = 56,

347 
DMA2_Ch™√l2_IRQn
 = 57,

348 
DMA2_Ch™√l3_IRQn
 = 58,

349 
DMA2_Ch™√l4_5_IRQn
 = 59

352 #ifde‡
STM32F10X_HD_VL


353 
ADC1_IRQn
 = 18,

354 
EXTI9_5_IRQn
 = 23,

355 
TIM1_BRK_TIM15_IRQn
 = 24,

356 
TIM1_UP_TIM16_IRQn
 = 25,

357 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

358 
TIM1_CC_IRQn
 = 27,

359 
TIM2_IRQn
 = 28,

360 
TIM3_IRQn
 = 29,

361 
TIM4_IRQn
 = 30,

362 
I2C1_EV_IRQn
 = 31,

363 
I2C1_ER_IRQn
 = 32,

364 
I2C2_EV_IRQn
 = 33,

365 
I2C2_ER_IRQn
 = 34,

366 
SPI1_IRQn
 = 35,

367 
SPI2_IRQn
 = 36,

368 
USART1_IRQn
 = 37,

369 
USART2_IRQn
 = 38,

370 
USART3_IRQn
 = 39,

371 
EXTI15_10_IRQn
 = 40,

372 
RTCAœrm_IRQn
 = 41,

373 
CEC_IRQn
 = 42,

374 
TIM12_IRQn
 = 43,

375 
TIM13_IRQn
 = 44,

376 
TIM14_IRQn
 = 45,

377 
TIM5_IRQn
 = 50,

378 
SPI3_IRQn
 = 51,

379 
UART4_IRQn
 = 52,

380 
UART5_IRQn
 = 53,

381 
TIM6_DAC_IRQn
 = 54,

382 
TIM7_IRQn
 = 55,

383 
DMA2_Ch™√l1_IRQn
 = 56,

384 
DMA2_Ch™√l2_IRQn
 = 57,

385 
DMA2_Ch™√l3_IRQn
 = 58,

386 
DMA2_Ch™√l4_5_IRQn
 = 59,

387 
DMA2_Ch™√l5_IRQn
 = 60

392 #ifde‡
STM32F10X_XL


393 
ADC1_2_IRQn
 = 18,

394 
USB_HP_CAN1_TX_IRQn
 = 19,

395 
USB_LP_CAN1_RX0_IRQn
 = 20,

396 
CAN1_RX1_IRQn
 = 21,

397 
CAN1_SCE_IRQn
 = 22,

398 
EXTI9_5_IRQn
 = 23,

399 
TIM1_BRK_TIM9_IRQn
 = 24,

400 
TIM1_UP_TIM10_IRQn
 = 25,

401 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

402 
TIM1_CC_IRQn
 = 27,

403 
TIM2_IRQn
 = 28,

404 
TIM3_IRQn
 = 29,

405 
TIM4_IRQn
 = 30,

406 
I2C1_EV_IRQn
 = 31,

407 
I2C1_ER_IRQn
 = 32,

408 
I2C2_EV_IRQn
 = 33,

409 
I2C2_ER_IRQn
 = 34,

410 
SPI1_IRQn
 = 35,

411 
SPI2_IRQn
 = 36,

412 
USART1_IRQn
 = 37,

413 
USART2_IRQn
 = 38,

414 
USART3_IRQn
 = 39,

415 
EXTI15_10_IRQn
 = 40,

416 
RTCAœrm_IRQn
 = 41,

417 
USBWakeUp_IRQn
 = 42,

418 
TIM8_BRK_TIM12_IRQn
 = 43,

419 
TIM8_UP_TIM13_IRQn
 = 44,

420 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

421 
TIM8_CC_IRQn
 = 46,

422 
ADC3_IRQn
 = 47,

423 
FSMC_IRQn
 = 48,

424 
SDIO_IRQn
 = 49,

425 
TIM5_IRQn
 = 50,

426 
SPI3_IRQn
 = 51,

427 
UART4_IRQn
 = 52,

428 
UART5_IRQn
 = 53,

429 
TIM6_IRQn
 = 54,

430 
TIM7_IRQn
 = 55,

431 
DMA2_Ch™√l1_IRQn
 = 56,

432 
DMA2_Ch™√l2_IRQn
 = 57,

433 
DMA2_Ch™√l3_IRQn
 = 58,

434 
DMA2_Ch™√l4_5_IRQn
 = 59

437 #ifde‡
STM32F10X_CL


438 
ADC1_2_IRQn
 = 18,

439 
CAN1_TX_IRQn
 = 19,

440 
CAN1_RX0_IRQn
 = 20,

441 
CAN1_RX1_IRQn
 = 21,

442 
CAN1_SCE_IRQn
 = 22,

443 
EXTI9_5_IRQn
 = 23,

444 
TIM1_BRK_IRQn
 = 24,

445 
TIM1_UP_IRQn
 = 25,

446 
TIM1_TRG_COM_IRQn
 = 26,

447 
TIM1_CC_IRQn
 = 27,

448 
TIM2_IRQn
 = 28,

449 
TIM3_IRQn
 = 29,

450 
TIM4_IRQn
 = 30,

451 
I2C1_EV_IRQn
 = 31,

452 
I2C1_ER_IRQn
 = 32,

453 
I2C2_EV_IRQn
 = 33,

454 
I2C2_ER_IRQn
 = 34,

455 
SPI1_IRQn
 = 35,

456 
SPI2_IRQn
 = 36,

457 
USART1_IRQn
 = 37,

458 
USART2_IRQn
 = 38,

459 
USART3_IRQn
 = 39,

460 
EXTI15_10_IRQn
 = 40,

461 
RTCAœrm_IRQn
 = 41,

462 
OTG_FS_WKUP_IRQn
 = 42,

463 
TIM5_IRQn
 = 50,

464 
SPI3_IRQn
 = 51,

465 
UART4_IRQn
 = 52,

466 
UART5_IRQn
 = 53,

467 
TIM6_IRQn
 = 54,

468 
TIM7_IRQn
 = 55,

469 
DMA2_Ch™√l1_IRQn
 = 56,

470 
DMA2_Ch™√l2_IRQn
 = 57,

471 
DMA2_Ch™√l3_IRQn
 = 58,

472 
DMA2_Ch™√l4_IRQn
 = 59,

473 
DMA2_Ch™√l5_IRQn
 = 60,

474 
ETH_IRQn
 = 61,

475 
ETH_WKUP_IRQn
 = 62,

476 
CAN2_TX_IRQn
 = 63,

477 
CAN2_RX0_IRQn
 = 64,

478 
CAN2_RX1_IRQn
 = 65,

479 
CAN2_SCE_IRQn
 = 66,

480 
OTG_FS_IRQn
 = 67

482 } 
	tIRQn_Ty≥
;

488 
	~"c‹e_cm3.h
"

489 
	~"sy°em_°m32f10x.h
"

490 
	~<°döt.h
>

497 
öt32_t
 
	ts32
;

498 
öt16_t
 
	ts16
;

499 
öt8_t
 
	ts8
;

501 c⁄° 
	töt32_t
 
	tsc32
;

502 c⁄° 
	töt16_t
 
	tsc16
;

503 c⁄° 
	töt8_t
 
	tsc8
;

505 
__IO
 
	töt32_t
 
	tvs32
;

506 
__IO
 
	töt16_t
 
	tvs16
;

507 
__IO
 
	töt8_t
 
	tvs8
;

509 
__I
 
	töt32_t
 
	tvsc32
;

510 
__I
 
	töt16_t
 
	tvsc16
;

511 
__I
 
	töt8_t
 
	tvsc8
;

513 
uöt32_t
 
	tu32
;

514 
uöt16_t
 
	tu16
;

515 
uöt8_t
 
	tu8
;

517 c⁄° 
	tuöt32_t
 
	tuc32
;

518 c⁄° 
	tuöt16_t
 
	tuc16
;

519 c⁄° 
	tuöt8_t
 
	tuc8
;

521 
__IO
 
	tuöt32_t
 
	tvu32
;

522 
__IO
 
	tuöt16_t
 
	tvu16
;

523 
__IO
 
	tuöt8_t
 
	tvu8
;

525 
__I
 
	tuöt32_t
 
	tvuc32
;

526 
__I
 
	tuöt16_t
 
	tvuc16
;

527 
__I
 
	tuöt8_t
 
	tvuc8
;

529 íum {
RESET
 = 0, 
SET
 = !RESET} 
	tFœgSètus
, 
	tITSètus
;

531 íum {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFun˘i⁄ÆSèã
;

532 
	#IS_FUNCTIONAL_STATE
(
STATE
Ë(((STATEË=
DISABLE
Ë|| ((STATEË=
ENABLE
))

	)

534 íum {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEº‹Sètus
;

537 
	#HSESèπUp_TimeOut
 
HSE_STARTUP_TIMEOUT


	)

538 
	#HSE_VÆue
 
HSE_VALUE


	)

539 
	#HSI_VÆue
 
HSI_VALUE


	)

554 
__IO
 
uöt32_t
 
SR
;

555 
__IO
 
uöt32_t
 
CR1
;

556 
__IO
 
uöt32_t
 
CR2
;

557 
__IO
 
uöt32_t
 
SMPR1
;

558 
__IO
 
uöt32_t
 
SMPR2
;

559 
__IO
 
uöt32_t
 
JOFR1
;

560 
__IO
 
uöt32_t
 
JOFR2
;

561 
__IO
 
uöt32_t
 
JOFR3
;

562 
__IO
 
uöt32_t
 
JOFR4
;

563 
__IO
 
uöt32_t
 
HTR
;

564 
__IO
 
uöt32_t
 
LTR
;

565 
__IO
 
uöt32_t
 
SQR1
;

566 
__IO
 
uöt32_t
 
SQR2
;

567 
__IO
 
uöt32_t
 
SQR3
;

568 
__IO
 
uöt32_t
 
JSQR
;

569 
__IO
 
uöt32_t
 
JDR1
;

570 
__IO
 
uöt32_t
 
JDR2
;

571 
__IO
 
uöt32_t
 
JDR3
;

572 
__IO
 
uöt32_t
 
JDR4
;

573 
__IO
 
uöt32_t
 
DR
;

574 } 
	tADC_Ty≥Def
;

582 
uöt32_t
 
RESERVED0
;

583 
__IO
 
uöt16_t
 
DR1
;

584 
uöt16_t
 
RESERVED1
;

585 
__IO
 
uöt16_t
 
DR2
;

586 
uöt16_t
 
RESERVED2
;

587 
__IO
 
uöt16_t
 
DR3
;

588 
uöt16_t
 
RESERVED3
;

589 
__IO
 
uöt16_t
 
DR4
;

590 
uöt16_t
 
RESERVED4
;

591 
__IO
 
uöt16_t
 
DR5
;

592 
uöt16_t
 
RESERVED5
;

593 
__IO
 
uöt16_t
 
DR6
;

594 
uöt16_t
 
RESERVED6
;

595 
__IO
 
uöt16_t
 
DR7
;

596 
uöt16_t
 
RESERVED7
;

597 
__IO
 
uöt16_t
 
DR8
;

598 
uöt16_t
 
RESERVED8
;

599 
__IO
 
uöt16_t
 
DR9
;

600 
uöt16_t
 
RESERVED9
;

601 
__IO
 
uöt16_t
 
DR10
;

602 
uöt16_t
 
RESERVED10
;

603 
__IO
 
uöt16_t
 
RTCCR
;

604 
uöt16_t
 
RESERVED11
;

605 
__IO
 
uöt16_t
 
CR
;

606 
uöt16_t
 
RESERVED12
;

607 
__IO
 
uöt16_t
 
CSR
;

608 
uöt16_t
 
RESERVED13
[5];

609 
__IO
 
uöt16_t
 
DR11
;

610 
uöt16_t
 
RESERVED14
;

611 
__IO
 
uöt16_t
 
DR12
;

612 
uöt16_t
 
RESERVED15
;

613 
__IO
 
uöt16_t
 
DR13
;

614 
uöt16_t
 
RESERVED16
;

615 
__IO
 
uöt16_t
 
DR14
;

616 
uöt16_t
 
RESERVED17
;

617 
__IO
 
uöt16_t
 
DR15
;

618 
uöt16_t
 
RESERVED18
;

619 
__IO
 
uöt16_t
 
DR16
;

620 
uöt16_t
 
RESERVED19
;

621 
__IO
 
uöt16_t
 
DR17
;

622 
uöt16_t
 
RESERVED20
;

623 
__IO
 
uöt16_t
 
DR18
;

624 
uöt16_t
 
RESERVED21
;

625 
__IO
 
uöt16_t
 
DR19
;

626 
uöt16_t
 
RESERVED22
;

627 
__IO
 
uöt16_t
 
DR20
;

628 
uöt16_t
 
RESERVED23
;

629 
__IO
 
uöt16_t
 
DR21
;

630 
uöt16_t
 
RESERVED24
;

631 
__IO
 
uöt16_t
 
DR22
;

632 
uöt16_t
 
RESERVED25
;

633 
__IO
 
uöt16_t
 
DR23
;

634 
uöt16_t
 
RESERVED26
;

635 
__IO
 
uöt16_t
 
DR24
;

636 
uöt16_t
 
RESERVED27
;

637 
__IO
 
uöt16_t
 
DR25
;

638 
uöt16_t
 
RESERVED28
;

639 
__IO
 
uöt16_t
 
DR26
;

640 
uöt16_t
 
RESERVED29
;

641 
__IO
 
uöt16_t
 
DR27
;

642 
uöt16_t
 
RESERVED30
;

643 
__IO
 
uöt16_t
 
DR28
;

644 
uöt16_t
 
RESERVED31
;

645 
__IO
 
uöt16_t
 
DR29
;

646 
uöt16_t
 
RESERVED32
;

647 
__IO
 
uöt16_t
 
DR30
;

648 
uöt16_t
 
RESERVED33
;

649 
__IO
 
uöt16_t
 
DR31
;

650 
uöt16_t
 
RESERVED34
;

651 
__IO
 
uöt16_t
 
DR32
;

652 
uöt16_t
 
RESERVED35
;

653 
__IO
 
uöt16_t
 
DR33
;

654 
uöt16_t
 
RESERVED36
;

655 
__IO
 
uöt16_t
 
DR34
;

656 
uöt16_t
 
RESERVED37
;

657 
__IO
 
uöt16_t
 
DR35
;

658 
uöt16_t
 
RESERVED38
;

659 
__IO
 
uöt16_t
 
DR36
;

660 
uöt16_t
 
RESERVED39
;

661 
__IO
 
uöt16_t
 
DR37
;

662 
uöt16_t
 
RESERVED40
;

663 
__IO
 
uöt16_t
 
DR38
;

664 
uöt16_t
 
RESERVED41
;

665 
__IO
 
uöt16_t
 
DR39
;

666 
uöt16_t
 
RESERVED42
;

667 
__IO
 
uöt16_t
 
DR40
;

668 
uöt16_t
 
RESERVED43
;

669 
__IO
 
uöt16_t
 
DR41
;

670 
uöt16_t
 
RESERVED44
;

671 
__IO
 
uöt16_t
 
DR42
;

672 
uöt16_t
 
RESERVED45
;

673 } 
	tBKP_Ty≥Def
;

681 
__IO
 
uöt32_t
 
TIR
;

682 
__IO
 
uöt32_t
 
TDTR
;

683 
__IO
 
uöt32_t
 
TDLR
;

684 
__IO
 
uöt32_t
 
TDHR
;

685 } 
	tCAN_TxMaûBox_Ty≥Def
;

693 
__IO
 
uöt32_t
 
RIR
;

694 
__IO
 
uöt32_t
 
RDTR
;

695 
__IO
 
uöt32_t
 
RDLR
;

696 
__IO
 
uöt32_t
 
RDHR
;

697 } 
	tCAN_FIFOMaûBox_Ty≥Def
;

705 
__IO
 
uöt32_t
 
FR1
;

706 
__IO
 
uöt32_t
 
FR2
;

707 } 
	tCAN_FûãrRegi°î_Ty≥Def
;

715 
__IO
 
uöt32_t
 
MCR
;

716 
__IO
 
uöt32_t
 
MSR
;

717 
__IO
 
uöt32_t
 
TSR
;

718 
__IO
 
uöt32_t
 
RF0R
;

719 
__IO
 
uöt32_t
 
RF1R
;

720 
__IO
 
uöt32_t
 
IER
;

721 
__IO
 
uöt32_t
 
ESR
;

722 
__IO
 
uöt32_t
 
BTR
;

723 
uöt32_t
 
RESERVED0
[88];

724 
CAN_TxMaûBox_Ty≥Def
 
sTxMaûBox
[3];

725 
CAN_FIFOMaûBox_Ty≥Def
 
sFIFOMaûBox
[2];

726 
uöt32_t
 
RESERVED1
[12];

727 
__IO
 
uöt32_t
 
FMR
;

728 
__IO
 
uöt32_t
 
FM1R
;

729 
uöt32_t
 
RESERVED2
;

730 
__IO
 
uöt32_t
 
FS1R
;

731 
uöt32_t
 
RESERVED3
;

732 
__IO
 
uöt32_t
 
FFA1R
;

733 
uöt32_t
 
RESERVED4
;

734 
__IO
 
uöt32_t
 
FA1R
;

735 
uöt32_t
 
RESERVED5
[8];

736 #i‚de‡
STM32F10X_CL


737 
CAN_FûãrRegi°î_Ty≥Def
 
sFûãrRegi°î
[14];

739 
CAN_FûãrRegi°î_Ty≥Def
 
sFûãrRegi°î
[28];

741 } 
	tCAN_Ty≥Def
;

748 
__IO
 
uöt32_t
 
CFGR
;

749 
__IO
 
uöt32_t
 
OAR
;

750 
__IO
 
uöt32_t
 
PRES
;

751 
__IO
 
uöt32_t
 
ESR
;

752 
__IO
 
uöt32_t
 
CSR
;

753 
__IO
 
uöt32_t
 
TXD
;

754 
__IO
 
uöt32_t
 
RXD
;

755 } 
	tCEC_Ty≥Def
;

763 
__IO
 
uöt32_t
 
DR
;

764 
__IO
 
uöt8_t
 
IDR
;

765 
uöt8_t
 
RESERVED0
;

766 
uöt16_t
 
RESERVED1
;

767 
__IO
 
uöt32_t
 
CR
;

768 } 
	tCRC_Ty≥Def
;

776 
__IO
 
uöt32_t
 
CR
;

777 
__IO
 
uöt32_t
 
SWTRIGR
;

778 
__IO
 
uöt32_t
 
DHR12R1
;

779 
__IO
 
uöt32_t
 
DHR12L1
;

780 
__IO
 
uöt32_t
 
DHR8R1
;

781 
__IO
 
uöt32_t
 
DHR12R2
;

782 
__IO
 
uöt32_t
 
DHR12L2
;

783 
__IO
 
uöt32_t
 
DHR8R2
;

784 
__IO
 
uöt32_t
 
DHR12RD
;

785 
__IO
 
uöt32_t
 
DHR12LD
;

786 
__IO
 
uöt32_t
 
DHR8RD
;

787 
__IO
 
uöt32_t
 
DOR1
;

788 
__IO
 
uöt32_t
 
DOR2
;

789 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

790 
__IO
 
uöt32_t
 
SR
;

792 } 
	tDAC_Ty≥Def
;

800 
__IO
 
uöt32_t
 
IDCODE
;

801 
__IO
 
uöt32_t
 
CR
;

802 }
	tDBGMCU_Ty≥Def
;

810 
__IO
 
uöt32_t
 
CCR
;

811 
__IO
 
uöt32_t
 
CNDTR
;

812 
__IO
 
uöt32_t
 
CPAR
;

813 
__IO
 
uöt32_t
 
CMAR
;

814 } 
	tDMA_Ch™√l_Ty≥Def
;

818 
__IO
 
uöt32_t
 
ISR
;

819 
__IO
 
uöt32_t
 
IFCR
;

820 } 
	tDMA_Ty≥Def
;

828 
__IO
 
uöt32_t
 
MACCR
;

829 
__IO
 
uöt32_t
 
MACFFR
;

830 
__IO
 
uöt32_t
 
MACHTHR
;

831 
__IO
 
uöt32_t
 
MACHTLR
;

832 
__IO
 
uöt32_t
 
MACMIIAR
;

833 
__IO
 
uöt32_t
 
MACMIIDR
;

834 
__IO
 
uöt32_t
 
MACFCR
;

835 
__IO
 
uöt32_t
 
MACVLANTR
;

836 
uöt32_t
 
RESERVED0
[2];

837 
__IO
 
uöt32_t
 
MACRWUFFR
;

838 
__IO
 
uöt32_t
 
MACPMTCSR
;

839 
uöt32_t
 
RESERVED1
[2];

840 
__IO
 
uöt32_t
 
MACSR
;

841 
__IO
 
uöt32_t
 
MACIMR
;

842 
__IO
 
uöt32_t
 
MACA0HR
;

843 
__IO
 
uöt32_t
 
MACA0LR
;

844 
__IO
 
uöt32_t
 
MACA1HR
;

845 
__IO
 
uöt32_t
 
MACA1LR
;

846 
__IO
 
uöt32_t
 
MACA2HR
;

847 
__IO
 
uöt32_t
 
MACA2LR
;

848 
__IO
 
uöt32_t
 
MACA3HR
;

849 
__IO
 
uöt32_t
 
MACA3LR
;

850 
uöt32_t
 
RESERVED2
[40];

851 
__IO
 
uöt32_t
 
MMCCR
;

852 
__IO
 
uöt32_t
 
MMCRIR
;

853 
__IO
 
uöt32_t
 
MMCTIR
;

854 
__IO
 
uöt32_t
 
MMCRIMR
;

855 
__IO
 
uöt32_t
 
MMCTIMR
;

856 
uöt32_t
 
RESERVED3
[14];

857 
__IO
 
uöt32_t
 
MMCTGFSCCR
;

858 
__IO
 
uöt32_t
 
MMCTGFMSCCR
;

859 
uöt32_t
 
RESERVED4
[5];

860 
__IO
 
uöt32_t
 
MMCTGFCR
;

861 
uöt32_t
 
RESERVED5
[10];

862 
__IO
 
uöt32_t
 
MMCRFCECR
;

863 
__IO
 
uöt32_t
 
MMCRFAECR
;

864 
uöt32_t
 
RESERVED6
[10];

865 
__IO
 
uöt32_t
 
MMCRGUFCR
;

866 
uöt32_t
 
RESERVED7
[334];

867 
__IO
 
uöt32_t
 
PTPTSCR
;

868 
__IO
 
uöt32_t
 
PTPSSIR
;

869 
__IO
 
uöt32_t
 
PTPTSHR
;

870 
__IO
 
uöt32_t
 
PTPTSLR
;

871 
__IO
 
uöt32_t
 
PTPTSHUR
;

872 
__IO
 
uöt32_t
 
PTPTSLUR
;

873 
__IO
 
uöt32_t
 
PTPTSAR
;

874 
__IO
 
uöt32_t
 
PTPTTHR
;

875 
__IO
 
uöt32_t
 
PTPTTLR
;

876 
uöt32_t
 
RESERVED8
[567];

877 
__IO
 
uöt32_t
 
DMABMR
;

878 
__IO
 
uöt32_t
 
DMATPDR
;

879 
__IO
 
uöt32_t
 
DMARPDR
;

880 
__IO
 
uöt32_t
 
DMARDLAR
;

881 
__IO
 
uöt32_t
 
DMATDLAR
;

882 
__IO
 
uöt32_t
 
DMASR
;

883 
__IO
 
uöt32_t
 
DMAOMR
;

884 
__IO
 
uöt32_t
 
DMAIER
;

885 
__IO
 
uöt32_t
 
DMAMFBOCR
;

886 
uöt32_t
 
RESERVED9
[9];

887 
__IO
 
uöt32_t
 
DMACHTDR
;

888 
__IO
 
uöt32_t
 
DMACHRDR
;

889 
__IO
 
uöt32_t
 
DMACHTBAR
;

890 
__IO
 
uöt32_t
 
DMACHRBAR
;

891 } 
	tETH_Ty≥Def
;

899 
__IO
 
uöt32_t
 
IMR
;

900 
__IO
 
uöt32_t
 
EMR
;

901 
__IO
 
uöt32_t
 
RTSR
;

902 
__IO
 
uöt32_t
 
FTSR
;

903 
__IO
 
uöt32_t
 
SWIER
;

904 
__IO
 
uöt32_t
 
PR
;

905 } 
	tEXTI_Ty≥Def
;

913 
__IO
 
uöt32_t
 
ACR
;

914 
__IO
 
uöt32_t
 
KEYR
;

915 
__IO
 
uöt32_t
 
OPTKEYR
;

916 
__IO
 
uöt32_t
 
SR
;

917 
__IO
 
uöt32_t
 
CR
;

918 
__IO
 
uöt32_t
 
AR
;

919 
__IO
 
uöt32_t
 
RESERVED
;

920 
__IO
 
uöt32_t
 
OBR
;

921 
__IO
 
uöt32_t
 
WRPR
;

922 #ifde‡
STM32F10X_XL


923 
uöt32_t
 
RESERVED1
[8];

924 
__IO
 
uöt32_t
 
KEYR2
;

925 
uöt32_t
 
RESERVED2
;

926 
__IO
 
uöt32_t
 
SR2
;

927 
__IO
 
uöt32_t
 
CR2
;

928 
__IO
 
uöt32_t
 
AR2
;

930 } 
	tFLASH_Ty≥Def
;

938 
__IO
 
uöt16_t
 
RDP
;

939 
__IO
 
uöt16_t
 
USER
;

940 
__IO
 
uöt16_t
 
D©a0
;

941 
__IO
 
uöt16_t
 
D©a1
;

942 
__IO
 
uöt16_t
 
WRP0
;

943 
__IO
 
uöt16_t
 
WRP1
;

944 
__IO
 
uöt16_t
 
WRP2
;

945 
__IO
 
uöt16_t
 
WRP3
;

946 } 
	tOB_Ty≥Def
;

954 
__IO
 
uöt32_t
 
BTCR
[8];

955 } 
	tFSMC_B™k1_Ty≥Def
;

963 
__IO
 
uöt32_t
 
BWTR
[7];

964 } 
	tFSMC_B™k1E_Ty≥Def
;

972 
__IO
 
uöt32_t
 
PCR2
;

973 
__IO
 
uöt32_t
 
SR2
;

974 
__IO
 
uöt32_t
 
PMEM2
;

975 
__IO
 
uöt32_t
 
PATT2
;

976 
uöt32_t
 
RESERVED0
;

977 
__IO
 
uöt32_t
 
ECCR2
;

978 } 
	tFSMC_B™k2_Ty≥Def
;

986 
__IO
 
uöt32_t
 
PCR3
;

987 
__IO
 
uöt32_t
 
SR3
;

988 
__IO
 
uöt32_t
 
PMEM3
;

989 
__IO
 
uöt32_t
 
PATT3
;

990 
uöt32_t
 
RESERVED0
;

991 
__IO
 
uöt32_t
 
ECCR3
;

992 } 
	tFSMC_B™k3_Ty≥Def
;

1000 
__IO
 
uöt32_t
 
PCR4
;

1001 
__IO
 
uöt32_t
 
SR4
;

1002 
__IO
 
uöt32_t
 
PMEM4
;

1003 
__IO
 
uöt32_t
 
PATT4
;

1004 
__IO
 
uöt32_t
 
PIO4
;

1005 } 
	tFSMC_B™k4_Ty≥Def
;

1013 
__IO
 
uöt32_t
 
CRL
;

1014 
__IO
 
uöt32_t
 
CRH
;

1015 
__IO
 
uöt32_t
 
IDR
;

1016 
__IO
 
uöt32_t
 
ODR
;

1017 
__IO
 
uöt32_t
 
BSRR
;

1018 
__IO
 
uöt32_t
 
BRR
;

1019 
__IO
 
uöt32_t
 
LCKR
;

1020 } 
	tGPIO_Ty≥Def
;

1028 
__IO
 
uöt32_t
 
EVCR
;

1029 
__IO
 
uöt32_t
 
MAPR
;

1030 
__IO
 
uöt32_t
 
EXTICR
[4];

1031 
uöt32_t
 
RESERVED0
;

1032 
__IO
 
uöt32_t
 
MAPR2
;

1033 } 
	tAFIO_Ty≥Def
;

1040 
__IO
 
uöt16_t
 
CR1
;

1041 
uöt16_t
 
RESERVED0
;

1042 
__IO
 
uöt16_t
 
CR2
;

1043 
uöt16_t
 
RESERVED1
;

1044 
__IO
 
uöt16_t
 
OAR1
;

1045 
uöt16_t
 
RESERVED2
;

1046 
__IO
 
uöt16_t
 
OAR2
;

1047 
uöt16_t
 
RESERVED3
;

1048 
__IO
 
uöt16_t
 
DR
;

1049 
uöt16_t
 
RESERVED4
;

1050 
__IO
 
uöt16_t
 
SR1
;

1051 
uöt16_t
 
RESERVED5
;

1052 
__IO
 
uöt16_t
 
SR2
;

1053 
uöt16_t
 
RESERVED6
;

1054 
__IO
 
uöt16_t
 
CCR
;

1055 
uöt16_t
 
RESERVED7
;

1056 
__IO
 
uöt16_t
 
TRISE
;

1057 
uöt16_t
 
RESERVED8
;

1058 } 
	tI2C_Ty≥Def
;

1066 
__IO
 
uöt32_t
 
KR
;

1067 
__IO
 
uöt32_t
 
PR
;

1068 
__IO
 
uöt32_t
 
RLR
;

1069 
__IO
 
uöt32_t
 
SR
;

1070 } 
	tIWDG_Ty≥Def
;

1078 
__IO
 
uöt32_t
 
CR
;

1079 
__IO
 
uöt32_t
 
CSR
;

1080 } 
	tPWR_Ty≥Def
;

1088 
__IO
 
uöt32_t
 
CR
;

1089 
__IO
 
uöt32_t
 
CFGR
;

1090 
__IO
 
uöt32_t
 
CIR
;

1091 
__IO
 
uöt32_t
 
APB2RSTR
;

1092 
__IO
 
uöt32_t
 
APB1RSTR
;

1093 
__IO
 
uöt32_t
 
AHBENR
;

1094 
__IO
 
uöt32_t
 
APB2ENR
;

1095 
__IO
 
uöt32_t
 
APB1ENR
;

1096 
__IO
 
uöt32_t
 
BDCR
;

1097 
__IO
 
uöt32_t
 
CSR
;

1099 #ifde‡
STM32F10X_CL


1100 
__IO
 
uöt32_t
 
AHBRSTR
;

1101 
__IO
 
uöt32_t
 
CFGR2
;

1104 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

1105 
uöt32_t
 
RESERVED0
;

1106 
__IO
 
uöt32_t
 
CFGR2
;

1108 } 
	tRCC_Ty≥Def
;

1116 
__IO
 
uöt16_t
 
CRH
;

1117 
uöt16_t
 
RESERVED0
;

1118 
__IO
 
uöt16_t
 
CRL
;

1119 
uöt16_t
 
RESERVED1
;

1120 
__IO
 
uöt16_t
 
PRLH
;

1121 
uöt16_t
 
RESERVED2
;

1122 
__IO
 
uöt16_t
 
PRLL
;

1123 
uöt16_t
 
RESERVED3
;

1124 
__IO
 
uöt16_t
 
DIVH
;

1125 
uöt16_t
 
RESERVED4
;

1126 
__IO
 
uöt16_t
 
DIVL
;

1127 
uöt16_t
 
RESERVED5
;

1128 
__IO
 
uöt16_t
 
CNTH
;

1129 
uöt16_t
 
RESERVED6
;

1130 
__IO
 
uöt16_t
 
CNTL
;

1131 
uöt16_t
 
RESERVED7
;

1132 
__IO
 
uöt16_t
 
ALRH
;

1133 
uöt16_t
 
RESERVED8
;

1134 
__IO
 
uöt16_t
 
ALRL
;

1135 
uöt16_t
 
RESERVED9
;

1136 } 
	tRTC_Ty≥Def
;

1144 
__IO
 
uöt32_t
 
POWER
;

1145 
__IO
 
uöt32_t
 
CLKCR
;

1146 
__IO
 
uöt32_t
 
ARG
;

1147 
__IO
 
uöt32_t
 
CMD
;

1148 
__I
 
uöt32_t
 
RESPCMD
;

1149 
__I
 
uöt32_t
 
RESP1
;

1150 
__I
 
uöt32_t
 
RESP2
;

1151 
__I
 
uöt32_t
 
RESP3
;

1152 
__I
 
uöt32_t
 
RESP4
;

1153 
__IO
 
uöt32_t
 
DTIMER
;

1154 
__IO
 
uöt32_t
 
DLEN
;

1155 
__IO
 
uöt32_t
 
DCTRL
;

1156 
__I
 
uöt32_t
 
DCOUNT
;

1157 
__I
 
uöt32_t
 
STA
;

1158 
__IO
 
uöt32_t
 
ICR
;

1159 
__IO
 
uöt32_t
 
MASK
;

1160 
uöt32_t
 
RESERVED0
[2];

1161 
__I
 
uöt32_t
 
FIFOCNT
;

1162 
uöt32_t
 
RESERVED1
[13];

1163 
__IO
 
uöt32_t
 
FIFO
;

1164 } 
	tSDIO_Ty≥Def
;

1172 
__IO
 
uöt16_t
 
CR1
;

1173 
uöt16_t
 
RESERVED0
;

1174 
__IO
 
uöt16_t
 
CR2
;

1175 
uöt16_t
 
RESERVED1
;

1176 
__IO
 
uöt16_t
 
SR
;

1177 
uöt16_t
 
RESERVED2
;

1178 
__IO
 
uöt16_t
 
DR
;

1179 
uöt16_t
 
RESERVED3
;

1180 
__IO
 
uöt16_t
 
CRCPR
;

1181 
uöt16_t
 
RESERVED4
;

1182 
__IO
 
uöt16_t
 
RXCRCR
;

1183 
uöt16_t
 
RESERVED5
;

1184 
__IO
 
uöt16_t
 
TXCRCR
;

1185 
uöt16_t
 
RESERVED6
;

1186 
__IO
 
uöt16_t
 
I2SCFGR
;

1187 
uöt16_t
 
RESERVED7
;

1188 
__IO
 
uöt16_t
 
I2SPR
;

1189 
uöt16_t
 
RESERVED8
;

1190 } 
	tSPI_Ty≥Def
;

1198 
__IO
 
uöt16_t
 
CR1
;

1199 
uöt16_t
 
RESERVED0
;

1200 
__IO
 
uöt16_t
 
CR2
;

1201 
uöt16_t
 
RESERVED1
;

1202 
__IO
 
uöt16_t
 
SMCR
;

1203 
uöt16_t
 
RESERVED2
;

1204 
__IO
 
uöt16_t
 
DIER
;

1205 
uöt16_t
 
RESERVED3
;

1206 
__IO
 
uöt16_t
 
SR
;

1207 
uöt16_t
 
RESERVED4
;

1208 
__IO
 
uöt16_t
 
EGR
;

1209 
uöt16_t
 
RESERVED5
;

1210 
__IO
 
uöt16_t
 
CCMR1
;

1211 
uöt16_t
 
RESERVED6
;

1212 
__IO
 
uöt16_t
 
CCMR2
;

1213 
uöt16_t
 
RESERVED7
;

1214 
__IO
 
uöt16_t
 
CCER
;

1215 
uöt16_t
 
RESERVED8
;

1216 
__IO
 
uöt16_t
 
CNT
;

1217 
uöt16_t
 
RESERVED9
;

1218 
__IO
 
uöt16_t
 
PSC
;

1219 
uöt16_t
 
RESERVED10
;

1220 
__IO
 
uöt16_t
 
ARR
;

1221 
uöt16_t
 
RESERVED11
;

1222 
__IO
 
uöt16_t
 
RCR
;

1223 
uöt16_t
 
RESERVED12
;

1224 
__IO
 
uöt16_t
 
CCR1
;

1225 
uöt16_t
 
RESERVED13
;

1226 
__IO
 
uöt16_t
 
CCR2
;

1227 
uöt16_t
 
RESERVED14
;

1228 
__IO
 
uöt16_t
 
CCR3
;

1229 
uöt16_t
 
RESERVED15
;

1230 
__IO
 
uöt16_t
 
CCR4
;

1231 
uöt16_t
 
RESERVED16
;

1232 
__IO
 
uöt16_t
 
BDTR
;

1233 
uöt16_t
 
RESERVED17
;

1234 
__IO
 
uöt16_t
 
DCR
;

1235 
uöt16_t
 
RESERVED18
;

1236 
__IO
 
uöt16_t
 
DMAR
;

1237 
uöt16_t
 
RESERVED19
;

1238 } 
	tTIM_Ty≥Def
;

1246 
__IO
 
uöt16_t
 
SR
;

1247 
uöt16_t
 
RESERVED0
;

1248 
__IO
 
uöt16_t
 
DR
;

1249 
uöt16_t
 
RESERVED1
;

1250 
__IO
 
uöt16_t
 
BRR
;

1251 
uöt16_t
 
RESERVED2
;

1252 
__IO
 
uöt16_t
 
CR1
;

1253 
uöt16_t
 
RESERVED3
;

1254 
__IO
 
uöt16_t
 
CR2
;

1255 
uöt16_t
 
RESERVED4
;

1256 
__IO
 
uöt16_t
 
CR3
;

1257 
uöt16_t
 
RESERVED5
;

1258 
__IO
 
uöt16_t
 
GTPR
;

1259 
uöt16_t
 
RESERVED6
;

1260 } 
	tUSART_Ty≥Def
;

1268 
__IO
 
uöt32_t
 
CR
;

1269 
__IO
 
uöt32_t
 
CFR
;

1270 
__IO
 
uöt32_t
 
SR
;

1271 } 
	tWWDG_Ty≥Def
;

1282 
	#FLASH_BASE
 ((
uöt32_t
)0x08000000Ë

	)

1283 
	#SRAM_BASE
 ((
uöt32_t
)0x20000000Ë

	)

1284 
	#PERIPH_BASE
 ((
uöt32_t
)0x40000000Ë

	)

1286 
	#SRAM_BB_BASE
 ((
uöt32_t
)0x22000000Ë

	)

1287 
	#PERIPH_BB_BASE
 ((
uöt32_t
)0x42000000Ë

	)

1289 
	#FSMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

1292 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1293 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

1294 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x20000)

	)

1296 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1297 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1298 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1299 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1300 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1301 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1302 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1303 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1304 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1305 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1306 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1307 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1308 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1309 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1310 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1311 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1312 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1313 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1314 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1315 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1316 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1317 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1318 
	#BKP_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

1319 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1320 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1321 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1323 
	#AFIO_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1324 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1325 
	#GPIOA_BASE
 (
APB2PERIPH_BASE
 + 0x0800)

	)

1326 
	#GPIOB_BASE
 (
APB2PERIPH_BASE
 + 0x0C00)

	)

1327 
	#GPIOC_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1328 
	#GPIOD_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1329 
	#GPIOE_BASE
 (
APB2PERIPH_BASE
 + 0x1800)

	)

1330 
	#GPIOF_BASE
 (
APB2PERIPH_BASE
 + 0x1C00)

	)

1331 
	#GPIOG_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1332 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2400)

	)

1333 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2800)

	)

1334 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1335 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1336 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1337 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1338 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1339 
	#TIM15_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1340 
	#TIM16_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1341 
	#TIM17_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1342 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4C00)

	)

1343 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1344 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1346 
	#SDIO_BASE
 (
PERIPH_BASE
 + 0x18000)

	)

1348 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x0000)

	)

1349 
	#DMA1_Ch™√l1_BASE
 (
AHBPERIPH_BASE
 + 0x0008)

	)

1350 
	#DMA1_Ch™√l2_BASE
 (
AHBPERIPH_BASE
 + 0x001C)

	)

1351 
	#DMA1_Ch™√l3_BASE
 (
AHBPERIPH_BASE
 + 0x0030)

	)

1352 
	#DMA1_Ch™√l4_BASE
 (
AHBPERIPH_BASE
 + 0x0044)

	)

1353 
	#DMA1_Ch™√l5_BASE
 (
AHBPERIPH_BASE
 + 0x0058)

	)

1354 
	#DMA1_Ch™√l6_BASE
 (
AHBPERIPH_BASE
 + 0x006C)

	)

1355 
	#DMA1_Ch™√l7_BASE
 (
AHBPERIPH_BASE
 + 0x0080)

	)

1356 
	#DMA2_BASE
 (
AHBPERIPH_BASE
 + 0x0400)

	)

1357 
	#DMA2_Ch™√l1_BASE
 (
AHBPERIPH_BASE
 + 0x0408)

	)

1358 
	#DMA2_Ch™√l2_BASE
 (
AHBPERIPH_BASE
 + 0x041C)

	)

1359 
	#DMA2_Ch™√l3_BASE
 (
AHBPERIPH_BASE
 + 0x0430)

	)

1360 
	#DMA2_Ch™√l4_BASE
 (
AHBPERIPH_BASE
 + 0x0444)

	)

1361 
	#DMA2_Ch™√l5_BASE
 (
AHBPERIPH_BASE
 + 0x0458)

	)

1362 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x1000)

	)

1363 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x3000)

	)

1365 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x2000Ë

	)

1366 
	#OB_BASE
 ((
uöt32_t
)0x1FFFF800Ë

	)

1368 
	#ETH_BASE
 (
AHBPERIPH_BASE
 + 0x8000)

	)

1369 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1370 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1371 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1372 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1374 
	#FSMC_B™k1_R_BASE
 (
FSMC_R_BASE
 + 0x0000Ë

	)

1375 
	#FSMC_B™k1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104Ë

	)

1376 
	#FSMC_B™k2_R_BASE
 (
FSMC_R_BASE
 + 0x0060Ë

	)

1377 
	#FSMC_B™k3_R_BASE
 (
FSMC_R_BASE
 + 0x0080Ë

	)

1378 
	#FSMC_B™k4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0Ë

	)

1380 
	#DBGMCU_BASE
 ((
uöt32_t
)0xE0042000Ë

	)

1390 
	#TIM2
 ((
TIM_Ty≥Def
 *Ë
TIM2_BASE
)

	)

1391 
	#TIM3
 ((
TIM_Ty≥Def
 *Ë
TIM3_BASE
)

	)

1392 
	#TIM4
 ((
TIM_Ty≥Def
 *Ë
TIM4_BASE
)

	)

1393 
	#TIM5
 ((
TIM_Ty≥Def
 *Ë
TIM5_BASE
)

	)

1394 
	#TIM6
 ((
TIM_Ty≥Def
 *Ë
TIM6_BASE
)

	)

1395 
	#TIM7
 ((
TIM_Ty≥Def
 *Ë
TIM7_BASE
)

	)

1396 
	#TIM12
 ((
TIM_Ty≥Def
 *Ë
TIM12_BASE
)

	)

1397 
	#TIM13
 ((
TIM_Ty≥Def
 *Ë
TIM13_BASE
)

	)

1398 
	#TIM14
 ((
TIM_Ty≥Def
 *Ë
TIM14_BASE
)

	)

1399 
	#RTC
 ((
RTC_Ty≥Def
 *Ë
RTC_BASE
)

	)

1400 
	#WWDG
 ((
WWDG_Ty≥Def
 *Ë
WWDG_BASE
)

	)

1401 
	#IWDG
 ((
IWDG_Ty≥Def
 *Ë
IWDG_BASE
)

	)

1402 
	#SPI2
 ((
SPI_Ty≥Def
 *Ë
SPI2_BASE
)

	)

1403 
	#SPI3
 ((
SPI_Ty≥Def
 *Ë
SPI3_BASE
)

	)

1404 
	#USART2
 ((
USART_Ty≥Def
 *Ë
USART2_BASE
)

	)

1405 
	#USART3
 ((
USART_Ty≥Def
 *Ë
USART3_BASE
)

	)

1406 
	#UART4
 ((
USART_Ty≥Def
 *Ë
UART4_BASE
)

	)

1407 
	#UART5
 ((
USART_Ty≥Def
 *Ë
UART5_BASE
)

	)

1408 
	#I2C1
 ((
I2C_Ty≥Def
 *Ë
I2C1_BASE
)

	)

1409 
	#I2C2
 ((
I2C_Ty≥Def
 *Ë
I2C2_BASE
)

	)

1410 
	#CAN1
 ((
CAN_Ty≥Def
 *Ë
CAN1_BASE
)

	)

1411 
	#CAN2
 ((
CAN_Ty≥Def
 *Ë
CAN2_BASE
)

	)

1412 
	#BKP
 ((
BKP_Ty≥Def
 *Ë
BKP_BASE
)

	)

1413 
	#PWR
 ((
PWR_Ty≥Def
 *Ë
PWR_BASE
)

	)

1414 
	#DAC
 ((
DAC_Ty≥Def
 *Ë
DAC_BASE
)

	)

1415 
	#CEC
 ((
CEC_Ty≥Def
 *Ë
CEC_BASE
)

	)

1416 
	#AFIO
 ((
AFIO_Ty≥Def
 *Ë
AFIO_BASE
)

	)

1417 
	#EXTI
 ((
EXTI_Ty≥Def
 *Ë
EXTI_BASE
)

	)

1418 
	#GPIOA
 ((
GPIO_Ty≥Def
 *Ë
GPIOA_BASE
)

	)

1419 
	#GPIOB
 ((
GPIO_Ty≥Def
 *Ë
GPIOB_BASE
)

	)

1420 
	#GPIOC
 ((
GPIO_Ty≥Def
 *Ë
GPIOC_BASE
)

	)

1421 
	#GPIOD
 ((
GPIO_Ty≥Def
 *Ë
GPIOD_BASE
)

	)

1422 
	#GPIOE
 ((
GPIO_Ty≥Def
 *Ë
GPIOE_BASE
)

	)

1423 
	#GPIOF
 ((
GPIO_Ty≥Def
 *Ë
GPIOF_BASE
)

	)

1424 
	#GPIOG
 ((
GPIO_Ty≥Def
 *Ë
GPIOG_BASE
)

	)

1425 
	#ADC1
 ((
ADC_Ty≥Def
 *Ë
ADC1_BASE
)

	)

1426 
	#ADC2
 ((
ADC_Ty≥Def
 *Ë
ADC2_BASE
)

	)

1427 
	#TIM1
 ((
TIM_Ty≥Def
 *Ë
TIM1_BASE
)

	)

1428 
	#SPI1
 ((
SPI_Ty≥Def
 *Ë
SPI1_BASE
)

	)

1429 
	#TIM8
 ((
TIM_Ty≥Def
 *Ë
TIM8_BASE
)

	)

1430 
	#USART1
 ((
USART_Ty≥Def
 *Ë
USART1_BASE
)

	)

1431 
	#ADC3
 ((
ADC_Ty≥Def
 *Ë
ADC3_BASE
)

	)

1432 
	#TIM15
 ((
TIM_Ty≥Def
 *Ë
TIM15_BASE
)

	)

1433 
	#TIM16
 ((
TIM_Ty≥Def
 *Ë
TIM16_BASE
)

	)

1434 
	#TIM17
 ((
TIM_Ty≥Def
 *Ë
TIM17_BASE
)

	)

1435 
	#TIM9
 ((
TIM_Ty≥Def
 *Ë
TIM9_BASE
)

	)

1436 
	#TIM10
 ((
TIM_Ty≥Def
 *Ë
TIM10_BASE
)

	)

1437 
	#TIM11
 ((
TIM_Ty≥Def
 *Ë
TIM11_BASE
)

	)

1438 
	#SDIO
 ((
SDIO_Ty≥Def
 *Ë
SDIO_BASE
)

	)

1439 
	#DMA1
 ((
DMA_Ty≥Def
 *Ë
DMA1_BASE
)

	)

1440 
	#DMA2
 ((
DMA_Ty≥Def
 *Ë
DMA2_BASE
)

	)

1441 
	#DMA1_Ch™√l1
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l1_BASE
)

	)

1442 
	#DMA1_Ch™√l2
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l2_BASE
)

	)

1443 
	#DMA1_Ch™√l3
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l3_BASE
)

	)

1444 
	#DMA1_Ch™√l4
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l4_BASE
)

	)

1445 
	#DMA1_Ch™√l5
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l5_BASE
)

	)

1446 
	#DMA1_Ch™√l6
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l6_BASE
)

	)

1447 
	#DMA1_Ch™√l7
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l7_BASE
)

	)

1448 
	#DMA2_Ch™√l1
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA2_Ch™√l1_BASE
)

	)

1449 
	#DMA2_Ch™√l2
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA2_Ch™√l2_BASE
)

	)

1450 
	#DMA2_Ch™√l3
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA2_Ch™√l3_BASE
)

	)

1451 
	#DMA2_Ch™√l4
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA2_Ch™√l4_BASE
)

	)

1452 
	#DMA2_Ch™√l5
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA2_Ch™√l5_BASE
)

	)

1453 
	#RCC
 ((
RCC_Ty≥Def
 *Ë
RCC_BASE
)

	)

1454 
	#CRC
 ((
CRC_Ty≥Def
 *Ë
CRC_BASE
)

	)

1455 
	#FLASH
 ((
FLASH_Ty≥Def
 *Ë
FLASH_R_BASE
)

	)

1456 
	#OB
 ((
OB_Ty≥Def
 *Ë
OB_BASE
)

	)

1457 
	#ETH
 ((
ETH_Ty≥Def
 *Ë
ETH_BASE
)

	)

1458 
	#FSMC_B™k1
 ((
FSMC_B™k1_Ty≥Def
 *Ë
FSMC_B™k1_R_BASE
)

	)

1459 
	#FSMC_B™k1E
 ((
FSMC_B™k1E_Ty≥Def
 *Ë
FSMC_B™k1E_R_BASE
)

	)

1460 
	#FSMC_B™k2
 ((
FSMC_B™k2_Ty≥Def
 *Ë
FSMC_B™k2_R_BASE
)

	)

1461 
	#FSMC_B™k3
 ((
FSMC_B™k3_Ty≥Def
 *Ë
FSMC_B™k3_R_BASE
)

	)

1462 
	#FSMC_B™k4
 ((
FSMC_B™k4_Ty≥Def
 *Ë
FSMC_B™k4_R_BASE
)

	)

1463 
	#DBGMCU
 ((
DBGMCU_Ty≥Def
 *Ë
DBGMCU_BASE
)

	)

1488 
	#CRC_DR_DR
 ((
uöt32_t
)0xFFFFFFFFË

	)

1492 
	#CRC_IDR_IDR
 ((
uöt8_t
)0xFFË

	)

1496 
	#CRC_CR_RESET
 ((
uöt8_t
)0x01Ë

	)

1505 
	#PWR_CR_LPDS
 ((
uöt16_t
)0x0001Ë

	)

1506 
	#PWR_CR_PDDS
 ((
uöt16_t
)0x0002Ë

	)

1507 
	#PWR_CR_CWUF
 ((
uöt16_t
)0x0004Ë

	)

1508 
	#PWR_CR_CSBF
 ((
uöt16_t
)0x0008Ë

	)

1509 
	#PWR_CR_PVDE
 ((
uöt16_t
)0x0010Ë

	)

1511 
	#PWR_CR_PLS
 ((
uöt16_t
)0x00E0Ë

	)

1512 
	#PWR_CR_PLS_0
 ((
uöt16_t
)0x0020Ë

	)

1513 
	#PWR_CR_PLS_1
 ((
uöt16_t
)0x0040Ë

	)

1514 
	#PWR_CR_PLS_2
 ((
uöt16_t
)0x0080Ë

	)

1517 
	#PWR_CR_PLS_2V2
 ((
uöt16_t
)0x0000Ë

	)

1518 
	#PWR_CR_PLS_2V3
 ((
uöt16_t
)0x0020Ë

	)

1519 
	#PWR_CR_PLS_2V4
 ((
uöt16_t
)0x0040Ë

	)

1520 
	#PWR_CR_PLS_2V5
 ((
uöt16_t
)0x0060Ë

	)

1521 
	#PWR_CR_PLS_2V6
 ((
uöt16_t
)0x0080Ë

	)

1522 
	#PWR_CR_PLS_2V7
 ((
uöt16_t
)0x00A0Ë

	)

1523 
	#PWR_CR_PLS_2V8
 ((
uöt16_t
)0x00C0Ë

	)

1524 
	#PWR_CR_PLS_2V9
 ((
uöt16_t
)0x00E0Ë

	)

1526 
	#PWR_CR_DBP
 ((
uöt16_t
)0x0100Ë

	)

1530 
	#PWR_CSR_WUF
 ((
uöt16_t
)0x0001Ë

	)

1531 
	#PWR_CSR_SBF
 ((
uöt16_t
)0x0002Ë

	)

1532 
	#PWR_CSR_PVDO
 ((
uöt16_t
)0x0004Ë

	)

1533 
	#PWR_CSR_EWUP
 ((
uöt16_t
)0x0100Ë

	)

1542 
	#BKP_DR1_D
 ((
uöt16_t
)0xFFFFË

	)

1545 
	#BKP_DR2_D
 ((
uöt16_t
)0xFFFFË

	)

1548 
	#BKP_DR3_D
 ((
uöt16_t
)0xFFFFË

	)

1551 
	#BKP_DR4_D
 ((
uöt16_t
)0xFFFFË

	)

1554 
	#BKP_DR5_D
 ((
uöt16_t
)0xFFFFË

	)

1557 
	#BKP_DR6_D
 ((
uöt16_t
)0xFFFFË

	)

1560 
	#BKP_DR7_D
 ((
uöt16_t
)0xFFFFË

	)

1563 
	#BKP_DR8_D
 ((
uöt16_t
)0xFFFFË

	)

1566 
	#BKP_DR9_D
 ((
uöt16_t
)0xFFFFË

	)

1569 
	#BKP_DR10_D
 ((
uöt16_t
)0xFFFFË

	)

1572 
	#BKP_DR11_D
 ((
uöt16_t
)0xFFFFË

	)

1575 
	#BKP_DR12_D
 ((
uöt16_t
)0xFFFFË

	)

1578 
	#BKP_DR13_D
 ((
uöt16_t
)0xFFFFË

	)

1581 
	#BKP_DR14_D
 ((
uöt16_t
)0xFFFFË

	)

1584 
	#BKP_DR15_D
 ((
uöt16_t
)0xFFFFË

	)

1587 
	#BKP_DR16_D
 ((
uöt16_t
)0xFFFFË

	)

1590 
	#BKP_DR17_D
 ((
uöt16_t
)0xFFFFË

	)

1593 
	#BKP_DR18_D
 ((
uöt16_t
)0xFFFFË

	)

1596 
	#BKP_DR19_D
 ((
uöt16_t
)0xFFFFË

	)

1599 
	#BKP_DR20_D
 ((
uöt16_t
)0xFFFFË

	)

1602 
	#BKP_DR21_D
 ((
uöt16_t
)0xFFFFË

	)

1605 
	#BKP_DR22_D
 ((
uöt16_t
)0xFFFFË

	)

1608 
	#BKP_DR23_D
 ((
uöt16_t
)0xFFFFË

	)

1611 
	#BKP_DR24_D
 ((
uöt16_t
)0xFFFFË

	)

1614 
	#BKP_DR25_D
 ((
uöt16_t
)0xFFFFË

	)

1617 
	#BKP_DR26_D
 ((
uöt16_t
)0xFFFFË

	)

1620 
	#BKP_DR27_D
 ((
uöt16_t
)0xFFFFË

	)

1623 
	#BKP_DR28_D
 ((
uöt16_t
)0xFFFFË

	)

1626 
	#BKP_DR29_D
 ((
uöt16_t
)0xFFFFË

	)

1629 
	#BKP_DR30_D
 ((
uöt16_t
)0xFFFFË

	)

1632 
	#BKP_DR31_D
 ((
uöt16_t
)0xFFFFË

	)

1635 
	#BKP_DR32_D
 ((
uöt16_t
)0xFFFFË

	)

1638 
	#BKP_DR33_D
 ((
uöt16_t
)0xFFFFË

	)

1641 
	#BKP_DR34_D
 ((
uöt16_t
)0xFFFFË

	)

1644 
	#BKP_DR35_D
 ((
uöt16_t
)0xFFFFË

	)

1647 
	#BKP_DR36_D
 ((
uöt16_t
)0xFFFFË

	)

1650 
	#BKP_DR37_D
 ((
uöt16_t
)0xFFFFË

	)

1653 
	#BKP_DR38_D
 ((
uöt16_t
)0xFFFFË

	)

1656 
	#BKP_DR39_D
 ((
uöt16_t
)0xFFFFË

	)

1659 
	#BKP_DR40_D
 ((
uöt16_t
)0xFFFFË

	)

1662 
	#BKP_DR41_D
 ((
uöt16_t
)0xFFFFË

	)

1665 
	#BKP_DR42_D
 ((
uöt16_t
)0xFFFFË

	)

1668 
	#BKP_RTCCR_CAL
 ((
uöt16_t
)0x007FË

	)

1669 
	#BKP_RTCCR_CCO
 ((
uöt16_t
)0x0080Ë

	)

1670 
	#BKP_RTCCR_ASOE
 ((
uöt16_t
)0x0100Ë

	)

1671 
	#BKP_RTCCR_ASOS
 ((
uöt16_t
)0x0200Ë

	)

1674 
	#BKP_CR_TPE
 ((
uöt8_t
)0x01Ë

	)

1675 
	#BKP_CR_TPAL
 ((
uöt8_t
)0x02Ë

	)

1678 
	#BKP_CSR_CTE
 ((
uöt16_t
)0x0001Ë

	)

1679 
	#BKP_CSR_CTI
 ((
uöt16_t
)0x0002Ë

	)

1680 
	#BKP_CSR_TPIE
 ((
uöt16_t
)0x0004Ë

	)

1681 
	#BKP_CSR_TEF
 ((
uöt16_t
)0x0100Ë

	)

1682 
	#BKP_CSR_TIF
 ((
uöt16_t
)0x0200Ë

	)

1691 
	#RCC_CR_HSION
 ((
uöt32_t
)0x00000001Ë

	)

1692 
	#RCC_CR_HSIRDY
 ((
uöt32_t
)0x00000002Ë

	)

1693 
	#RCC_CR_HSITRIM
 ((
uöt32_t
)0x000000F8Ë

	)

1694 
	#RCC_CR_HSICAL
 ((
uöt32_t
)0x0000FF00Ë

	)

1695 
	#RCC_CR_HSEON
 ((
uöt32_t
)0x00010000Ë

	)

1696 
	#RCC_CR_HSERDY
 ((
uöt32_t
)0x00020000Ë

	)

1697 
	#RCC_CR_HSEBYP
 ((
uöt32_t
)0x00040000Ë

	)

1698 
	#RCC_CR_CSSON
 ((
uöt32_t
)0x00080000Ë

	)

1699 
	#RCC_CR_PLLON
 ((
uöt32_t
)0x01000000Ë

	)

1700 
	#RCC_CR_PLLRDY
 ((
uöt32_t
)0x02000000Ë

	)

1702 #ifde‡
STM32F10X_CL


1703 
	#RCC_CR_PLL2ON
 ((
uöt32_t
)0x04000000Ë

	)

1704 
	#RCC_CR_PLL2RDY
 ((
uöt32_t
)0x08000000Ë

	)

1705 
	#RCC_CR_PLL3ON
 ((
uöt32_t
)0x10000000Ë

	)

1706 
	#RCC_CR_PLL3RDY
 ((
uöt32_t
)0x20000000Ë

	)

1711 
	#RCC_CFGR_SW
 ((
uöt32_t
)0x00000003Ë

	)

1712 
	#RCC_CFGR_SW_0
 ((
uöt32_t
)0x00000001Ë

	)

1713 
	#RCC_CFGR_SW_1
 ((
uöt32_t
)0x00000002Ë

	)

1715 
	#RCC_CFGR_SW_HSI
 ((
uöt32_t
)0x00000000Ë

	)

1716 
	#RCC_CFGR_SW_HSE
 ((
uöt32_t
)0x00000001Ë

	)

1717 
	#RCC_CFGR_SW_PLL
 ((
uöt32_t
)0x00000002Ë

	)

1720 
	#RCC_CFGR_SWS
 ((
uöt32_t
)0x0000000CË

	)

1721 
	#RCC_CFGR_SWS_0
 ((
uöt32_t
)0x00000004Ë

	)

1722 
	#RCC_CFGR_SWS_1
 ((
uöt32_t
)0x00000008Ë

	)

1724 
	#RCC_CFGR_SWS_HSI
 ((
uöt32_t
)0x00000000Ë

	)

1725 
	#RCC_CFGR_SWS_HSE
 ((
uöt32_t
)0x00000004Ë

	)

1726 
	#RCC_CFGR_SWS_PLL
 ((
uöt32_t
)0x00000008Ë

	)

1729 
	#RCC_CFGR_HPRE
 ((
uöt32_t
)0x000000F0Ë

	)

1730 
	#RCC_CFGR_HPRE_0
 ((
uöt32_t
)0x00000010Ë

	)

1731 
	#RCC_CFGR_HPRE_1
 ((
uöt32_t
)0x00000020Ë

	)

1732 
	#RCC_CFGR_HPRE_2
 ((
uöt32_t
)0x00000040Ë

	)

1733 
	#RCC_CFGR_HPRE_3
 ((
uöt32_t
)0x00000080Ë

	)

1735 
	#RCC_CFGR_HPRE_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

1736 
	#RCC_CFGR_HPRE_DIV2
 ((
uöt32_t
)0x00000080Ë

	)

1737 
	#RCC_CFGR_HPRE_DIV4
 ((
uöt32_t
)0x00000090Ë

	)

1738 
	#RCC_CFGR_HPRE_DIV8
 ((
uöt32_t
)0x000000A0Ë

	)

1739 
	#RCC_CFGR_HPRE_DIV16
 ((
uöt32_t
)0x000000B0Ë

	)

1740 
	#RCC_CFGR_HPRE_DIV64
 ((
uöt32_t
)0x000000C0Ë

	)

1741 
	#RCC_CFGR_HPRE_DIV128
 ((
uöt32_t
)0x000000D0Ë

	)

1742 
	#RCC_CFGR_HPRE_DIV256
 ((
uöt32_t
)0x000000E0Ë

	)

1743 
	#RCC_CFGR_HPRE_DIV512
 ((
uöt32_t
)0x000000F0Ë

	)

1746 
	#RCC_CFGR_PPRE1
 ((
uöt32_t
)0x00000700Ë

	)

1747 
	#RCC_CFGR_PPRE1_0
 ((
uöt32_t
)0x00000100Ë

	)

1748 
	#RCC_CFGR_PPRE1_1
 ((
uöt32_t
)0x00000200Ë

	)

1749 
	#RCC_CFGR_PPRE1_2
 ((
uöt32_t
)0x00000400Ë

	)

1751 
	#RCC_CFGR_PPRE1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

1752 
	#RCC_CFGR_PPRE1_DIV2
 ((
uöt32_t
)0x00000400Ë

	)

1753 
	#RCC_CFGR_PPRE1_DIV4
 ((
uöt32_t
)0x00000500Ë

	)

1754 
	#RCC_CFGR_PPRE1_DIV8
 ((
uöt32_t
)0x00000600Ë

	)

1755 
	#RCC_CFGR_PPRE1_DIV16
 ((
uöt32_t
)0x00000700Ë

	)

1758 
	#RCC_CFGR_PPRE2
 ((
uöt32_t
)0x00003800Ë

	)

1759 
	#RCC_CFGR_PPRE2_0
 ((
uöt32_t
)0x00000800Ë

	)

1760 
	#RCC_CFGR_PPRE2_1
 ((
uöt32_t
)0x00001000Ë

	)

1761 
	#RCC_CFGR_PPRE2_2
 ((
uöt32_t
)0x00002000Ë

	)

1763 
	#RCC_CFGR_PPRE2_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

1764 
	#RCC_CFGR_PPRE2_DIV2
 ((
uöt32_t
)0x00002000Ë

	)

1765 
	#RCC_CFGR_PPRE2_DIV4
 ((
uöt32_t
)0x00002800Ë

	)

1766 
	#RCC_CFGR_PPRE2_DIV8
 ((
uöt32_t
)0x00003000Ë

	)

1767 
	#RCC_CFGR_PPRE2_DIV16
 ((
uöt32_t
)0x00003800Ë

	)

1770 
	#RCC_CFGR_ADCPRE
 ((
uöt32_t
)0x0000C000Ë

	)

1771 
	#RCC_CFGR_ADCPRE_0
 ((
uöt32_t
)0x00004000Ë

	)

1772 
	#RCC_CFGR_ADCPRE_1
 ((
uöt32_t
)0x00008000Ë

	)

1774 
	#RCC_CFGR_ADCPRE_DIV2
 ((
uöt32_t
)0x00000000Ë

	)

1775 
	#RCC_CFGR_ADCPRE_DIV4
 ((
uöt32_t
)0x00004000Ë

	)

1776 
	#RCC_CFGR_ADCPRE_DIV6
 ((
uöt32_t
)0x00008000Ë

	)

1777 
	#RCC_CFGR_ADCPRE_DIV8
 ((
uöt32_t
)0x0000C000Ë

	)

1779 
	#RCC_CFGR_PLLSRC
 ((
uöt32_t
)0x00010000Ë

	)

1781 
	#RCC_CFGR_PLLXTPRE
 ((
uöt32_t
)0x00020000Ë

	)

1784 
	#RCC_CFGR_PLLMULL
 ((
uöt32_t
)0x003C0000Ë

	)

1785 
	#RCC_CFGR_PLLMULL_0
 ((
uöt32_t
)0x00040000Ë

	)

1786 
	#RCC_CFGR_PLLMULL_1
 ((
uöt32_t
)0x00080000Ë

	)

1787 
	#RCC_CFGR_PLLMULL_2
 ((
uöt32_t
)0x00100000Ë

	)

1788 
	#RCC_CFGR_PLLMULL_3
 ((
uöt32_t
)0x00200000Ë

	)

1790 #ifde‡
STM32F10X_CL


1791 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
uöt32_t
)0x00000000Ë

	)

1792 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
uöt32_t
)0x00010000Ë

	)

1794 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
uöt32_t
)0x00000000Ë

	)

1795 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
uöt32_t
)0x00020000Ë

	)

1797 
	#RCC_CFGR_PLLMULL4
 ((
uöt32_t
)0x00080000Ë

	)

1798 
	#RCC_CFGR_PLLMULL5
 ((
uöt32_t
)0x000C0000Ë

	)

1799 
	#RCC_CFGR_PLLMULL6
 ((
uöt32_t
)0x00100000Ë

	)

1800 
	#RCC_CFGR_PLLMULL7
 ((
uöt32_t
)0x00140000Ë

	)

1801 
	#RCC_CFGR_PLLMULL8
 ((
uöt32_t
)0x00180000Ë

	)

1802 
	#RCC_CFGR_PLLMULL9
 ((
uöt32_t
)0x001C0000Ë

	)

1803 
	#RCC_CFGR_PLLMULL6_5
 ((
uöt32_t
)0x00340000Ë

	)

1805 
	#RCC_CFGR_OTGFSPRE
 ((
uöt32_t
)0x00400000Ë

	)

1808 
	#RCC_CFGR_MCO
 ((
uöt32_t
)0x0F000000Ë

	)

1809 
	#RCC_CFGR_MCO_0
 ((
uöt32_t
)0x01000000Ë

	)

1810 
	#RCC_CFGR_MCO_1
 ((
uöt32_t
)0x02000000Ë

	)

1811 
	#RCC_CFGR_MCO_2
 ((
uöt32_t
)0x04000000Ë

	)

1812 
	#RCC_CFGR_MCO_3
 ((
uöt32_t
)0x08000000Ë

	)

1814 
	#RCC_CFGR_MCO_NOCLOCK
 ((
uöt32_t
)0x00000000Ë

	)

1815 
	#RCC_CFGR_MCO_SYSCLK
 ((
uöt32_t
)0x04000000Ë

	)

1816 
	#RCC_CFGR_MCO_HSI
 ((
uöt32_t
)0x05000000Ë

	)

1817 
	#RCC_CFGR_MCO_HSE
 ((
uöt32_t
)0x06000000Ë

	)

1818 
	#RCC_CFGR_MCO_PLLCLK_Div2
 ((
uöt32_t
)0x07000000Ë

	)

1819 
	#RCC_CFGR_MCO_PLL2CLK
 ((
uöt32_t
)0x08000000Ë

	)

1820 
	#RCC_CFGR_MCO_PLL3CLK_Div2
 ((
uöt32_t
)0x09000000Ë

	)

1821 
	#RCC_CFGR_MCO_Ext_HSE
 ((
uöt32_t
)0x0A000000Ë

	)

1822 
	#RCC_CFGR_MCO_PLL3CLK
 ((
uöt32_t
)0x0B000000Ë

	)

1823 #ñi‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

1824 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
uöt32_t
)0x00000000Ë

	)

1825 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
uöt32_t
)0x00010000Ë

	)

1827 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
uöt32_t
)0x00000000Ë

	)

1828 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
uöt32_t
)0x00020000Ë

	)

1830 
	#RCC_CFGR_PLLMULL2
 ((
uöt32_t
)0x00000000Ë

	)

1831 
	#RCC_CFGR_PLLMULL3
 ((
uöt32_t
)0x00040000Ë

	)

1832 
	#RCC_CFGR_PLLMULL4
 ((
uöt32_t
)0x00080000Ë

	)

1833 
	#RCC_CFGR_PLLMULL5
 ((
uöt32_t
)0x000C0000Ë

	)

1834 
	#RCC_CFGR_PLLMULL6
 ((
uöt32_t
)0x00100000Ë

	)

1835 
	#RCC_CFGR_PLLMULL7
 ((
uöt32_t
)0x00140000Ë

	)

1836 
	#RCC_CFGR_PLLMULL8
 ((
uöt32_t
)0x00180000Ë

	)

1837 
	#RCC_CFGR_PLLMULL9
 ((
uöt32_t
)0x001C0000Ë

	)

1838 
	#RCC_CFGR_PLLMULL10
 ((
uöt32_t
)0x00200000Ë

	)

1839 
	#RCC_CFGR_PLLMULL11
 ((
uöt32_t
)0x00240000Ë

	)

1840 
	#RCC_CFGR_PLLMULL12
 ((
uöt32_t
)0x00280000Ë

	)

1841 
	#RCC_CFGR_PLLMULL13
 ((
uöt32_t
)0x002C0000Ë

	)

1842 
	#RCC_CFGR_PLLMULL14
 ((
uöt32_t
)0x00300000Ë

	)

1843 
	#RCC_CFGR_PLLMULL15
 ((
uöt32_t
)0x00340000Ë

	)

1844 
	#RCC_CFGR_PLLMULL16
 ((
uöt32_t
)0x00380000Ë

	)

1847 
	#RCC_CFGR_MCO
 ((
uöt32_t
)0x07000000Ë

	)

1848 
	#RCC_CFGR_MCO_0
 ((
uöt32_t
)0x01000000Ë

	)

1849 
	#RCC_CFGR_MCO_1
 ((
uöt32_t
)0x02000000Ë

	)

1850 
	#RCC_CFGR_MCO_2
 ((
uöt32_t
)0x04000000Ë

	)

1852 
	#RCC_CFGR_MCO_NOCLOCK
 ((
uöt32_t
)0x00000000Ë

	)

1853 
	#RCC_CFGR_MCO_SYSCLK
 ((
uöt32_t
)0x04000000Ë

	)

1854 
	#RCC_CFGR_MCO_HSI
 ((
uöt32_t
)0x05000000Ë

	)

1855 
	#RCC_CFGR_MCO_HSE
 ((
uöt32_t
)0x06000000Ë

	)

1856 
	#RCC_CFGR_MCO_PLL
 ((
uöt32_t
)0x07000000Ë

	)

1858 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
uöt32_t
)0x00000000Ë

	)

1859 
	#RCC_CFGR_PLLSRC_HSE
 ((
uöt32_t
)0x00010000Ë

	)

1861 
	#RCC_CFGR_PLLXTPRE_HSE
 ((
uöt32_t
)0x00000000Ë

	)

1862 
	#RCC_CFGR_PLLXTPRE_HSE_Div2
 ((
uöt32_t
)0x00020000Ë

	)

1864 
	#RCC_CFGR_PLLMULL2
 ((
uöt32_t
)0x00000000Ë

	)

1865 
	#RCC_CFGR_PLLMULL3
 ((
uöt32_t
)0x00040000Ë

	)

1866 
	#RCC_CFGR_PLLMULL4
 ((
uöt32_t
)0x00080000Ë

	)

1867 
	#RCC_CFGR_PLLMULL5
 ((
uöt32_t
)0x000C0000Ë

	)

1868 
	#RCC_CFGR_PLLMULL6
 ((
uöt32_t
)0x00100000Ë

	)

1869 
	#RCC_CFGR_PLLMULL7
 ((
uöt32_t
)0x00140000Ë

	)

1870 
	#RCC_CFGR_PLLMULL8
 ((
uöt32_t
)0x00180000Ë

	)

1871 
	#RCC_CFGR_PLLMULL9
 ((
uöt32_t
)0x001C0000Ë

	)

1872 
	#RCC_CFGR_PLLMULL10
 ((
uöt32_t
)0x00200000Ë

	)

1873 
	#RCC_CFGR_PLLMULL11
 ((
uöt32_t
)0x00240000Ë

	)

1874 
	#RCC_CFGR_PLLMULL12
 ((
uöt32_t
)0x00280000Ë

	)

1875 
	#RCC_CFGR_PLLMULL13
 ((
uöt32_t
)0x002C0000Ë

	)

1876 
	#RCC_CFGR_PLLMULL14
 ((
uöt32_t
)0x00300000Ë

	)

1877 
	#RCC_CFGR_PLLMULL15
 ((
uöt32_t
)0x00340000Ë

	)

1878 
	#RCC_CFGR_PLLMULL16
 ((
uöt32_t
)0x00380000Ë

	)

1879 
	#RCC_CFGR_USBPRE
 ((
uöt32_t
)0x00400000Ë

	)

1882 
	#RCC_CFGR_MCO
 ((
uöt32_t
)0x07000000Ë

	)

1883 
	#RCC_CFGR_MCO_0
 ((
uöt32_t
)0x01000000Ë

	)

1884 
	#RCC_CFGR_MCO_1
 ((
uöt32_t
)0x02000000Ë

	)

1885 
	#RCC_CFGR_MCO_2
 ((
uöt32_t
)0x04000000Ë

	)

1887 
	#RCC_CFGR_MCO_NOCLOCK
 ((
uöt32_t
)0x00000000Ë

	)

1888 
	#RCC_CFGR_MCO_SYSCLK
 ((
uöt32_t
)0x04000000Ë

	)

1889 
	#RCC_CFGR_MCO_HSI
 ((
uöt32_t
)0x05000000Ë

	)

1890 
	#RCC_CFGR_MCO_HSE
 ((
uöt32_t
)0x06000000Ë

	)

1891 
	#RCC_CFGR_MCO_PLL
 ((
uöt32_t
)0x07000000Ë

	)

1895 
	#RCC_CIR_LSIRDYF
 ((
uöt32_t
)0x00000001Ë

	)

1896 
	#RCC_CIR_LSERDYF
 ((
uöt32_t
)0x00000002Ë

	)

1897 
	#RCC_CIR_HSIRDYF
 ((
uöt32_t
)0x00000004Ë

	)

1898 
	#RCC_CIR_HSERDYF
 ((
uöt32_t
)0x00000008Ë

	)

1899 
	#RCC_CIR_PLLRDYF
 ((
uöt32_t
)0x00000010Ë

	)

1900 
	#RCC_CIR_CSSF
 ((
uöt32_t
)0x00000080Ë

	)

1901 
	#RCC_CIR_LSIRDYIE
 ((
uöt32_t
)0x00000100Ë

	)

1902 
	#RCC_CIR_LSERDYIE
 ((
uöt32_t
)0x00000200Ë

	)

1903 
	#RCC_CIR_HSIRDYIE
 ((
uöt32_t
)0x00000400Ë

	)

1904 
	#RCC_CIR_HSERDYIE
 ((
uöt32_t
)0x00000800Ë

	)

1905 
	#RCC_CIR_PLLRDYIE
 ((
uöt32_t
)0x00001000Ë

	)

1906 
	#RCC_CIR_LSIRDYC
 ((
uöt32_t
)0x00010000Ë

	)

1907 
	#RCC_CIR_LSERDYC
 ((
uöt32_t
)0x00020000Ë

	)

1908 
	#RCC_CIR_HSIRDYC
 ((
uöt32_t
)0x00040000Ë

	)

1909 
	#RCC_CIR_HSERDYC
 ((
uöt32_t
)0x00080000Ë

	)

1910 
	#RCC_CIR_PLLRDYC
 ((
uöt32_t
)0x00100000Ë

	)

1911 
	#RCC_CIR_CSSC
 ((
uöt32_t
)0x00800000Ë

	)

1913 #ifde‡
STM32F10X_CL


1914 
	#RCC_CIR_PLL2RDYF
 ((
uöt32_t
)0x00000020Ë

	)

1915 
	#RCC_CIR_PLL3RDYF
 ((
uöt32_t
)0x00000040Ë

	)

1916 
	#RCC_CIR_PLL2RDYIE
 ((
uöt32_t
)0x00002000Ë

	)

1917 
	#RCC_CIR_PLL3RDYIE
 ((
uöt32_t
)0x00004000Ë

	)

1918 
	#RCC_CIR_PLL2RDYC
 ((
uöt32_t
)0x00200000Ë

	)

1919 
	#RCC_CIR_PLL3RDYC
 ((
uöt32_t
)0x00400000Ë

	)

1923 
	#RCC_APB2RSTR_AFIORST
 ((
uöt32_t
)0x00000001Ë

	)

1924 
	#RCC_APB2RSTR_IOPARST
 ((
uöt32_t
)0x00000004Ë

	)

1925 
	#RCC_APB2RSTR_IOPBRST
 ((
uöt32_t
)0x00000008Ë

	)

1926 
	#RCC_APB2RSTR_IOPCRST
 ((
uöt32_t
)0x00000010Ë

	)

1927 
	#RCC_APB2RSTR_IOPDRST
 ((
uöt32_t
)0x00000020Ë

	)

1928 
	#RCC_APB2RSTR_ADC1RST
 ((
uöt32_t
)0x00000200Ë

	)

1930 #i‡!
deföed
 (
STM32F10X_LD_VL
Ë&& !deföed (
STM32F10X_MD_VL
Ë&& !deföed (
STM32F10X_HD_VL
)

1931 
	#RCC_APB2RSTR_ADC2RST
 ((
uöt32_t
)0x00000400Ë

	)

1934 
	#RCC_APB2RSTR_TIM1RST
 ((
uöt32_t
)0x00000800Ë

	)

1935 
	#RCC_APB2RSTR_SPI1RST
 ((
uöt32_t
)0x00001000Ë

	)

1936 
	#RCC_APB2RSTR_USART1RST
 ((
uöt32_t
)0x00004000Ë

	)

1938 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

1939 
	#RCC_APB2RSTR_TIM15RST
 ((
uöt32_t
)0x00010000Ë

	)

1940 
	#RCC_APB2RSTR_TIM16RST
 ((
uöt32_t
)0x00020000Ë

	)

1941 
	#RCC_APB2RSTR_TIM17RST
 ((
uöt32_t
)0x00040000Ë

	)

1944 #i‡!
deföed
 (
STM32F10X_LD
Ë&& !deföed (
STM32F10X_LD_VL
)

1945 
	#RCC_APB2RSTR_IOPERST
 ((
uöt32_t
)0x00000040Ë

	)

1948 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_XL
)

1949 
	#RCC_APB2RSTR_IOPFRST
 ((
uöt32_t
)0x00000080Ë

	)

1950 
	#RCC_APB2RSTR_IOPGRST
 ((
uöt32_t
)0x00000100Ë

	)

1951 
	#RCC_APB2RSTR_TIM8RST
 ((
uöt32_t
)0x00002000Ë

	)

1952 
	#RCC_APB2RSTR_ADC3RST
 ((
uöt32_t
)0x00008000Ë

	)

1955 #i‡
deföed
 (
STM32F10X_HD_VL
)

1956 
	#RCC_APB2RSTR_IOPFRST
 ((
uöt32_t
)0x00000080Ë

	)

1957 
	#RCC_APB2RSTR_IOPGRST
 ((
uöt32_t
)0x00000100Ë

	)

1960 #ifde‡
STM32F10X_XL


1961 
	#RCC_APB2RSTR_TIM9RST
 ((
uöt32_t
)0x00080000Ë

	)

1962 
	#RCC_APB2RSTR_TIM10RST
 ((
uöt32_t
)0x00100000Ë

	)

1963 
	#RCC_APB2RSTR_TIM11RST
 ((
uöt32_t
)0x00200000Ë

	)

1967 
	#RCC_APB1RSTR_TIM2RST
 ((
uöt32_t
)0x00000001Ë

	)

1968 
	#RCC_APB1RSTR_TIM3RST
 ((
uöt32_t
)0x00000002Ë

	)

1969 
	#RCC_APB1RSTR_WWDGRST
 ((
uöt32_t
)0x00000800Ë

	)

1970 
	#RCC_APB1RSTR_USART2RST
 ((
uöt32_t
)0x00020000Ë

	)

1971 
	#RCC_APB1RSTR_I2C1RST
 ((
uöt32_t
)0x00200000Ë

	)

1973 #i‡!
deföed
 (
STM32F10X_LD_VL
Ë&& !deföed (
STM32F10X_MD_VL
Ë&& !deföed (
STM32F10X_HD_VL
)

1974 
	#RCC_APB1RSTR_CAN1RST
 ((
uöt32_t
)0x02000000Ë

	)

1977 
	#RCC_APB1RSTR_BKPRST
 ((
uöt32_t
)0x08000000Ë

	)

1978 
	#RCC_APB1RSTR_PWRRST
 ((
uöt32_t
)0x10000000Ë

	)

1980 #i‡!
deföed
 (
STM32F10X_LD
Ë&& !deföed (
STM32F10X_LD_VL
)

1981 
	#RCC_APB1RSTR_TIM4RST
 ((
uöt32_t
)0x00000004Ë

	)

1982 
	#RCC_APB1RSTR_SPI2RST
 ((
uöt32_t
)0x00004000Ë

	)

1983 
	#RCC_APB1RSTR_USART3RST
 ((
uöt32_t
)0x00040000Ë

	)

1984 
	#RCC_APB1RSTR_I2C2RST
 ((
uöt32_t
)0x00400000Ë

	)

1987 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_MD
Ë|| deföed (
STM32F10X_LD
Ë|| deföed (
STM32F10X_XL
)

1988 
	#RCC_APB1RSTR_USBRST
 ((
uöt32_t
)0x00800000Ë

	)

1991 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_CL
Ë|| deföed (
STM32F10X_XL
)

1992 
	#RCC_APB1RSTR_TIM5RST
 ((
uöt32_t
)0x00000008Ë

	)

1993 
	#RCC_APB1RSTR_TIM6RST
 ((
uöt32_t
)0x00000010Ë

	)

1994 
	#RCC_APB1RSTR_TIM7RST
 ((
uöt32_t
)0x00000020Ë

	)

1995 
	#RCC_APB1RSTR_SPI3RST
 ((
uöt32_t
)0x00008000Ë

	)

1996 
	#RCC_APB1RSTR_UART4RST
 ((
uöt32_t
)0x00080000Ë

	)

1997 
	#RCC_APB1RSTR_UART5RST
 ((
uöt32_t
)0x00100000Ë

	)

1998 
	#RCC_APB1RSTR_DACRST
 ((
uöt32_t
)0x20000000Ë

	)

2001 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

2002 
	#RCC_APB1RSTR_TIM6RST
 ((
uöt32_t
)0x00000010Ë

	)

2003 
	#RCC_APB1RSTR_TIM7RST
 ((
uöt32_t
)0x00000020Ë

	)

2004 
	#RCC_APB1RSTR_DACRST
 ((
uöt32_t
)0x20000000Ë

	)

2005 
	#RCC_APB1RSTR_CECRST
 ((
uöt32_t
)0x40000000Ë

	)

2008 #i‡
deföed
 (
STM32F10X_HD_VL
)

2009 
	#RCC_APB1RSTR_TIM5RST
 ((
uöt32_t
)0x00000008Ë

	)

2010 
	#RCC_APB1RSTR_TIM12RST
 ((
uöt32_t
)0x00000040Ë

	)

2011 
	#RCC_APB1RSTR_TIM13RST
 ((
uöt32_t
)0x00000080Ë

	)

2012 
	#RCC_APB1RSTR_TIM14RST
 ((
uöt32_t
)0x00000100Ë

	)

2013 
	#RCC_APB1RSTR_SPI3RST
 ((
uöt32_t
)0x00008000Ë

	)

2014 
	#RCC_APB1RSTR_UART4RST
 ((
uöt32_t
)0x00080000Ë

	)

2015 
	#RCC_APB1RSTR_UART5RST
 ((
uöt32_t
)0x00100000Ë

	)

2018 #ifde‡
STM32F10X_CL


2019 
	#RCC_APB1RSTR_CAN2RST
 ((
uöt32_t
)0x04000000Ë

	)

2022 #ifde‡
STM32F10X_XL


2023 
	#RCC_APB1RSTR_TIM12RST
 ((
uöt32_t
)0x00000040Ë

	)

2024 
	#RCC_APB1RSTR_TIM13RST
 ((
uöt32_t
)0x00000080Ë

	)

2025 
	#RCC_APB1RSTR_TIM14RST
 ((
uöt32_t
)0x00000100Ë

	)

2029 
	#RCC_AHBENR_DMA1EN
 ((
uöt16_t
)0x0001Ë

	)

2030 
	#RCC_AHBENR_SRAMEN
 ((
uöt16_t
)0x0004Ë

	)

2031 
	#RCC_AHBENR_FLITFEN
 ((
uöt16_t
)0x0010Ë

	)

2032 
	#RCC_AHBENR_CRCEN
 ((
uöt16_t
)0x0040Ë

	)

2034 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_XL
Ë|| deföed (
STM32F10X_CL
Ë|| deföed (
STM32F10X_HD_VL
)

2035 
	#RCC_AHBENR_DMA2EN
 ((
uöt16_t
)0x0002Ë

	)

2038 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_XL
)

2039 
	#RCC_AHBENR_FSMCEN
 ((
uöt16_t
)0x0100Ë

	)

2040 
	#RCC_AHBENR_SDIOEN
 ((
uöt16_t
)0x0400Ë

	)

2043 #i‡
deföed
 (
STM32F10X_HD_VL
)

2044 
	#RCC_AHBENR_FSMCEN
 ((
uöt16_t
)0x0100Ë

	)

2047 #ifde‡
STM32F10X_CL


2048 
	#RCC_AHBENR_OTGFSEN
 ((
uöt32_t
)0x00001000Ë

	)

2049 
	#RCC_AHBENR_ETHMACEN
 ((
uöt32_t
)0x00004000Ë

	)

2050 
	#RCC_AHBENR_ETHMACTXEN
 ((
uöt32_t
)0x00008000Ë

	)

2051 
	#RCC_AHBENR_ETHMACRXEN
 ((
uöt32_t
)0x00010000Ë

	)

2055 
	#RCC_APB2ENR_AFIOEN
 ((
uöt32_t
)0x00000001Ë

	)

2056 
	#RCC_APB2ENR_IOPAEN
 ((
uöt32_t
)0x00000004Ë

	)

2057 
	#RCC_APB2ENR_IOPBEN
 ((
uöt32_t
)0x00000008Ë

	)

2058 
	#RCC_APB2ENR_IOPCEN
 ((
uöt32_t
)0x00000010Ë

	)

2059 
	#RCC_APB2ENR_IOPDEN
 ((
uöt32_t
)0x00000020Ë

	)

2060 
	#RCC_APB2ENR_ADC1EN
 ((
uöt32_t
)0x00000200Ë

	)

2062 #i‡!
deföed
 (
STM32F10X_LD_VL
Ë&& !deföed (
STM32F10X_MD_VL
Ë&& !deföed (
STM32F10X_HD_VL
)

2063 
	#RCC_APB2ENR_ADC2EN
 ((
uöt32_t
)0x00000400Ë

	)

2066 
	#RCC_APB2ENR_TIM1EN
 ((
uöt32_t
)0x00000800Ë

	)

2067 
	#RCC_APB2ENR_SPI1EN
 ((
uöt32_t
)0x00001000Ë

	)

2068 
	#RCC_APB2ENR_USART1EN
 ((
uöt32_t
)0x00004000Ë

	)

2070 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

2071 
	#RCC_APB2ENR_TIM15EN
 ((
uöt32_t
)0x00010000Ë

	)

2072 
	#RCC_APB2ENR_TIM16EN
 ((
uöt32_t
)0x00020000Ë

	)

2073 
	#RCC_APB2ENR_TIM17EN
 ((
uöt32_t
)0x00040000Ë

	)

2076 #i‡!
deföed
 (
STM32F10X_LD
Ë&& !deföed (
STM32F10X_LD_VL
)

2077 
	#RCC_APB2ENR_IOPEEN
 ((
uöt32_t
)0x00000040Ë

	)

2080 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_XL
)

2081 
	#RCC_APB2ENR_IOPFEN
 ((
uöt32_t
)0x00000080Ë

	)

2082 
	#RCC_APB2ENR_IOPGEN
 ((
uöt32_t
)0x00000100Ë

	)

2083 
	#RCC_APB2ENR_TIM8EN
 ((
uöt32_t
)0x00002000Ë

	)

2084 
	#RCC_APB2ENR_ADC3EN
 ((
uöt32_t
)0x00008000Ë

	)

2087 #i‡
deföed
 (
STM32F10X_HD_VL
)

2088 
	#RCC_APB2ENR_IOPFEN
 ((
uöt32_t
)0x00000080Ë

	)

2089 
	#RCC_APB2ENR_IOPGEN
 ((
uöt32_t
)0x00000100Ë

	)

2092 #ifde‡
STM32F10X_XL


2093 
	#RCC_APB2ENR_TIM9EN
 ((
uöt32_t
)0x00080000Ë

	)

2094 
	#RCC_APB2ENR_TIM10EN
 ((
uöt32_t
)0x00100000Ë

	)

2095 
	#RCC_APB2ENR_TIM11EN
 ((
uöt32_t
)0x00200000Ë

	)

2099 
	#RCC_APB1ENR_TIM2EN
 ((
uöt32_t
)0x00000001Ë

	)

2100 
	#RCC_APB1ENR_TIM3EN
 ((
uöt32_t
)0x00000002Ë

	)

2101 
	#RCC_APB1ENR_WWDGEN
 ((
uöt32_t
)0x00000800Ë

	)

2102 
	#RCC_APB1ENR_USART2EN
 ((
uöt32_t
)0x00020000Ë

	)

2103 
	#RCC_APB1ENR_I2C1EN
 ((
uöt32_t
)0x00200000Ë

	)

2105 #i‡!
deföed
 (
STM32F10X_LD_VL
Ë&& !deföed (
STM32F10X_MD_VL
Ë&& !deföed (
STM32F10X_HD_VL
)

2106 
	#RCC_APB1ENR_CAN1EN
 ((
uöt32_t
)0x02000000Ë

	)

2109 
	#RCC_APB1ENR_BKPEN
 ((
uöt32_t
)0x08000000Ë

	)

2110 
	#RCC_APB1ENR_PWREN
 ((
uöt32_t
)0x10000000Ë

	)

2112 #i‡!
deföed
 (
STM32F10X_LD
Ë&& !deföed (
STM32F10X_LD_VL
)

2113 
	#RCC_APB1ENR_TIM4EN
 ((
uöt32_t
)0x00000004Ë

	)

2114 
	#RCC_APB1ENR_SPI2EN
 ((
uöt32_t
)0x00004000Ë

	)

2115 
	#RCC_APB1ENR_USART3EN
 ((
uöt32_t
)0x00040000Ë

	)

2116 
	#RCC_APB1ENR_I2C2EN
 ((
uöt32_t
)0x00400000Ë

	)

2119 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_MD
Ë|| deföed (
STM32F10X_LD
)

2120 
	#RCC_APB1ENR_USBEN
 ((
uöt32_t
)0x00800000Ë

	)

2123 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_CL
)

2124 
	#RCC_APB1ENR_TIM5EN
 ((
uöt32_t
)0x00000008Ë

	)

2125 
	#RCC_APB1ENR_TIM6EN
 ((
uöt32_t
)0x00000010Ë

	)

2126 
	#RCC_APB1ENR_TIM7EN
 ((
uöt32_t
)0x00000020Ë

	)

2127 
	#RCC_APB1ENR_SPI3EN
 ((
uöt32_t
)0x00008000Ë

	)

2128 
	#RCC_APB1ENR_UART4EN
 ((
uöt32_t
)0x00080000Ë

	)

2129 
	#RCC_APB1ENR_UART5EN
 ((
uöt32_t
)0x00100000Ë

	)

2130 
	#RCC_APB1ENR_DACEN
 ((
uöt32_t
)0x20000000Ë

	)

2133 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

2134 
	#RCC_APB1ENR_TIM6EN
 ((
uöt32_t
)0x00000010Ë

	)

2135 
	#RCC_APB1ENR_TIM7EN
 ((
uöt32_t
)0x00000020Ë

	)

2136 
	#RCC_APB1ENR_DACEN
 ((
uöt32_t
)0x20000000Ë

	)

2137 
	#RCC_APB1ENR_CECEN
 ((
uöt32_t
)0x40000000Ë

	)

2140 #ifde‡
STM32F10X_HD_VL


2141 
	#RCC_APB1ENR_TIM5EN
 ((
uöt32_t
)0x00000008Ë

	)

2142 
	#RCC_APB1ENR_TIM12EN
 ((
uöt32_t
)0x00000040Ë

	)

2143 
	#RCC_APB1ENR_TIM13EN
 ((
uöt32_t
)0x00000080Ë

	)

2144 
	#RCC_APB1ENR_TIM14EN
 ((
uöt32_t
)0x00000100Ë

	)

2145 
	#RCC_APB1ENR_SPI3EN
 ((
uöt32_t
)0x00008000Ë

	)

2146 
	#RCC_APB1ENR_UART4EN
 ((
uöt32_t
)0x00080000Ë

	)

2147 
	#RCC_APB1ENR_UART5EN
 ((
uöt32_t
)0x00100000Ë

	)

2150 #ifde‡
STM32F10X_CL


2151 
	#RCC_APB1ENR_CAN2EN
 ((
uöt32_t
)0x04000000Ë

	)

2154 #ifde‡
STM32F10X_XL


2155 
	#RCC_APB1ENR_TIM12EN
 ((
uöt32_t
)0x00000040Ë

	)

2156 
	#RCC_APB1ENR_TIM13EN
 ((
uöt32_t
)0x00000080Ë

	)

2157 
	#RCC_APB1ENR_TIM14EN
 ((
uöt32_t
)0x00000100Ë

	)

2161 
	#RCC_BDCR_LSEON
 ((
uöt32_t
)0x00000001Ë

	)

2162 
	#RCC_BDCR_LSERDY
 ((
uöt32_t
)0x00000002Ë

	)

2163 
	#RCC_BDCR_LSEBYP
 ((
uöt32_t
)0x00000004Ë

	)

2165 
	#RCC_BDCR_RTCSEL
 ((
uöt32_t
)0x00000300Ë

	)

2166 
	#RCC_BDCR_RTCSEL_0
 ((
uöt32_t
)0x00000100Ë

	)

2167 
	#RCC_BDCR_RTCSEL_1
 ((
uöt32_t
)0x00000200Ë

	)

2170 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
uöt32_t
)0x00000000Ë

	)

2171 
	#RCC_BDCR_RTCSEL_LSE
 ((
uöt32_t
)0x00000100Ë

	)

2172 
	#RCC_BDCR_RTCSEL_LSI
 ((
uöt32_t
)0x00000200Ë

	)

2173 
	#RCC_BDCR_RTCSEL_HSE
 ((
uöt32_t
)0x00000300Ë

	)

2175 
	#RCC_BDCR_RTCEN
 ((
uöt32_t
)0x00008000Ë

	)

2176 
	#RCC_BDCR_BDRST
 ((
uöt32_t
)0x00010000Ë

	)

2179 
	#RCC_CSR_LSION
 ((
uöt32_t
)0x00000001Ë

	)

2180 
	#RCC_CSR_LSIRDY
 ((
uöt32_t
)0x00000002Ë

	)

2181 
	#RCC_CSR_RMVF
 ((
uöt32_t
)0x01000000Ë

	)

2182 
	#RCC_CSR_PINRSTF
 ((
uöt32_t
)0x04000000Ë

	)

2183 
	#RCC_CSR_PORRSTF
 ((
uöt32_t
)0x08000000Ë

	)

2184 
	#RCC_CSR_SFTRSTF
 ((
uöt32_t
)0x10000000Ë

	)

2185 
	#RCC_CSR_IWDGRSTF
 ((
uöt32_t
)0x20000000Ë

	)

2186 
	#RCC_CSR_WWDGRSTF
 ((
uöt32_t
)0x40000000Ë

	)

2187 
	#RCC_CSR_LPWRRSTF
 ((
uöt32_t
)0x80000000Ë

	)

2189 #ifde‡
STM32F10X_CL


2191 
	#RCC_AHBRSTR_OTGFSRST
 ((
uöt32_t
)0x00001000Ë

	)

2192 
	#RCC_AHBRSTR_ETHMACRST
 ((
uöt32_t
)0x00004000Ë

	)

2196 
	#RCC_CFGR2_PREDIV1
 ((
uöt32_t
)0x0000000FË

	)

2197 
	#RCC_CFGR2_PREDIV1_0
 ((
uöt32_t
)0x00000001Ë

	)

2198 
	#RCC_CFGR2_PREDIV1_1
 ((
uöt32_t
)0x00000002Ë

	)

2199 
	#RCC_CFGR2_PREDIV1_2
 ((
uöt32_t
)0x00000004Ë

	)

2200 
	#RCC_CFGR2_PREDIV1_3
 ((
uöt32_t
)0x00000008Ë

	)

2202 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

2203 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
uöt32_t
)0x00000001Ë

	)

2204 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
uöt32_t
)0x00000002Ë

	)

2205 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
uöt32_t
)0x00000003Ë

	)

2206 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
uöt32_t
)0x00000004Ë

	)

2207 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
uöt32_t
)0x00000005Ë

	)

2208 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
uöt32_t
)0x00000006Ë

	)

2209 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
uöt32_t
)0x00000007Ë

	)

2210 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
uöt32_t
)0x00000008Ë

	)

2211 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
uöt32_t
)0x00000009Ë

	)

2212 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
uöt32_t
)0x0000000AË

	)

2213 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
uöt32_t
)0x0000000BË

	)

2214 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
uöt32_t
)0x0000000CË

	)

2215 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
uöt32_t
)0x0000000DË

	)

2216 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
uöt32_t
)0x0000000EË

	)

2217 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
uöt32_t
)0x0000000FË

	)

2220 
	#RCC_CFGR2_PREDIV2
 ((
uöt32_t
)0x000000F0Ë

	)

2221 
	#RCC_CFGR2_PREDIV2_0
 ((
uöt32_t
)0x00000010Ë

	)

2222 
	#RCC_CFGR2_PREDIV2_1
 ((
uöt32_t
)0x00000020Ë

	)

2223 
	#RCC_CFGR2_PREDIV2_2
 ((
uöt32_t
)0x00000040Ë

	)

2224 
	#RCC_CFGR2_PREDIV2_3
 ((
uöt32_t
)0x00000080Ë

	)

2226 
	#RCC_CFGR2_PREDIV2_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

2227 
	#RCC_CFGR2_PREDIV2_DIV2
 ((
uöt32_t
)0x00000010Ë

	)

2228 
	#RCC_CFGR2_PREDIV2_DIV3
 ((
uöt32_t
)0x00000020Ë

	)

2229 
	#RCC_CFGR2_PREDIV2_DIV4
 ((
uöt32_t
)0x00000030Ë

	)

2230 
	#RCC_CFGR2_PREDIV2_DIV5
 ((
uöt32_t
)0x00000040Ë

	)

2231 
	#RCC_CFGR2_PREDIV2_DIV6
 ((
uöt32_t
)0x00000050Ë

	)

2232 
	#RCC_CFGR2_PREDIV2_DIV7
 ((
uöt32_t
)0x00000060Ë

	)

2233 
	#RCC_CFGR2_PREDIV2_DIV8
 ((
uöt32_t
)0x00000070Ë

	)

2234 
	#RCC_CFGR2_PREDIV2_DIV9
 ((
uöt32_t
)0x00000080Ë

	)

2235 
	#RCC_CFGR2_PREDIV2_DIV10
 ((
uöt32_t
)0x00000090Ë

	)

2236 
	#RCC_CFGR2_PREDIV2_DIV11
 ((
uöt32_t
)0x000000A0Ë

	)

2237 
	#RCC_CFGR2_PREDIV2_DIV12
 ((
uöt32_t
)0x000000B0Ë

	)

2238 
	#RCC_CFGR2_PREDIV2_DIV13
 ((
uöt32_t
)0x000000C0Ë

	)

2239 
	#RCC_CFGR2_PREDIV2_DIV14
 ((
uöt32_t
)0x000000D0Ë

	)

2240 
	#RCC_CFGR2_PREDIV2_DIV15
 ((
uöt32_t
)0x000000E0Ë

	)

2241 
	#RCC_CFGR2_PREDIV2_DIV16
 ((
uöt32_t
)0x000000F0Ë

	)

2244 
	#RCC_CFGR2_PLL2MUL
 ((
uöt32_t
)0x00000F00Ë

	)

2245 
	#RCC_CFGR2_PLL2MUL_0
 ((
uöt32_t
)0x00000100Ë

	)

2246 
	#RCC_CFGR2_PLL2MUL_1
 ((
uöt32_t
)0x00000200Ë

	)

2247 
	#RCC_CFGR2_PLL2MUL_2
 ((
uöt32_t
)0x00000400Ë

	)

2248 
	#RCC_CFGR2_PLL2MUL_3
 ((
uöt32_t
)0x00000800Ë

	)

2250 
	#RCC_CFGR2_PLL2MUL8
 ((
uöt32_t
)0x00000600Ë

	)

2251 
	#RCC_CFGR2_PLL2MUL9
 ((
uöt32_t
)0x00000700Ë

	)

2252 
	#RCC_CFGR2_PLL2MUL10
 ((
uöt32_t
)0x00000800Ë

	)

2253 
	#RCC_CFGR2_PLL2MUL11
 ((
uöt32_t
)0x00000900Ë

	)

2254 
	#RCC_CFGR2_PLL2MUL12
 ((
uöt32_t
)0x00000A00Ë

	)

2255 
	#RCC_CFGR2_PLL2MUL13
 ((
uöt32_t
)0x00000B00Ë

	)

2256 
	#RCC_CFGR2_PLL2MUL14
 ((
uöt32_t
)0x00000C00Ë

	)

2257 
	#RCC_CFGR2_PLL2MUL16
 ((
uöt32_t
)0x00000E00Ë

	)

2258 
	#RCC_CFGR2_PLL2MUL20
 ((
uöt32_t
)0x00000F00Ë

	)

2261 
	#RCC_CFGR2_PLL3MUL
 ((
uöt32_t
)0x0000F000Ë

	)

2262 
	#RCC_CFGR2_PLL3MUL_0
 ((
uöt32_t
)0x00001000Ë

	)

2263 
	#RCC_CFGR2_PLL3MUL_1
 ((
uöt32_t
)0x00002000Ë

	)

2264 
	#RCC_CFGR2_PLL3MUL_2
 ((
uöt32_t
)0x00004000Ë

	)

2265 
	#RCC_CFGR2_PLL3MUL_3
 ((
uöt32_t
)0x00008000Ë

	)

2267 
	#RCC_CFGR2_PLL3MUL8
 ((
uöt32_t
)0x00006000Ë

	)

2268 
	#RCC_CFGR2_PLL3MUL9
 ((
uöt32_t
)0x00007000Ë

	)

2269 
	#RCC_CFGR2_PLL3MUL10
 ((
uöt32_t
)0x00008000Ë

	)

2270 
	#RCC_CFGR2_PLL3MUL11
 ((
uöt32_t
)0x00009000Ë

	)

2271 
	#RCC_CFGR2_PLL3MUL12
 ((
uöt32_t
)0x0000A000Ë

	)

2272 
	#RCC_CFGR2_PLL3MUL13
 ((
uöt32_t
)0x0000B000Ë

	)

2273 
	#RCC_CFGR2_PLL3MUL14
 ((
uöt32_t
)0x0000C000Ë

	)

2274 
	#RCC_CFGR2_PLL3MUL16
 ((
uöt32_t
)0x0000E000Ë

	)

2275 
	#RCC_CFGR2_PLL3MUL20
 ((
uöt32_t
)0x0000F000Ë

	)

2277 
	#RCC_CFGR2_PREDIV1SRC
 ((
uöt32_t
)0x00010000Ë

	)

2278 
	#RCC_CFGR2_PREDIV1SRC_PLL2
 ((
uöt32_t
)0x00010000Ë

	)

2279 
	#RCC_CFGR2_PREDIV1SRC_HSE
 ((
uöt32_t
)0x00000000Ë

	)

2280 
	#RCC_CFGR2_I2S2SRC
 ((
uöt32_t
)0x00020000Ë

	)

2281 
	#RCC_CFGR2_I2S3SRC
 ((
uöt32_t
)0x00040000Ë

	)

2284 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

2287 
	#RCC_CFGR2_PREDIV1
 ((
uöt32_t
)0x0000000FË

	)

2288 
	#RCC_CFGR2_PREDIV1_0
 ((
uöt32_t
)0x00000001Ë

	)

2289 
	#RCC_CFGR2_PREDIV1_1
 ((
uöt32_t
)0x00000002Ë

	)

2290 
	#RCC_CFGR2_PREDIV1_2
 ((
uöt32_t
)0x00000004Ë

	)

2291 
	#RCC_CFGR2_PREDIV1_3
 ((
uöt32_t
)0x00000008Ë

	)

2293 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

2294 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
uöt32_t
)0x00000001Ë

	)

2295 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
uöt32_t
)0x00000002Ë

	)

2296 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
uöt32_t
)0x00000003Ë

	)

2297 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
uöt32_t
)0x00000004Ë

	)

2298 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
uöt32_t
)0x00000005Ë

	)

2299 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
uöt32_t
)0x00000006Ë

	)

2300 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
uöt32_t
)0x00000007Ë

	)

2301 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
uöt32_t
)0x00000008Ë

	)

2302 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
uöt32_t
)0x00000009Ë

	)

2303 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
uöt32_t
)0x0000000AË

	)

2304 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
uöt32_t
)0x0000000BË

	)

2305 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
uöt32_t
)0x0000000CË

	)

2306 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
uöt32_t
)0x0000000DË

	)

2307 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
uöt32_t
)0x0000000EË

	)

2308 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
uöt32_t
)0x0000000FË

	)

2318 
	#GPIO_CRL_MODE
 ((
uöt32_t
)0x33333333Ë

	)

2320 
	#GPIO_CRL_MODE0
 ((
uöt32_t
)0x00000003Ë

	)

2321 
	#GPIO_CRL_MODE0_0
 ((
uöt32_t
)0x00000001Ë

	)

2322 
	#GPIO_CRL_MODE0_1
 ((
uöt32_t
)0x00000002Ë

	)

2324 
	#GPIO_CRL_MODE1
 ((
uöt32_t
)0x00000030Ë

	)

2325 
	#GPIO_CRL_MODE1_0
 ((
uöt32_t
)0x00000010Ë

	)

2326 
	#GPIO_CRL_MODE1_1
 ((
uöt32_t
)0x00000020Ë

	)

2328 
	#GPIO_CRL_MODE2
 ((
uöt32_t
)0x00000300Ë

	)

2329 
	#GPIO_CRL_MODE2_0
 ((
uöt32_t
)0x00000100Ë

	)

2330 
	#GPIO_CRL_MODE2_1
 ((
uöt32_t
)0x00000200Ë

	)

2332 
	#GPIO_CRL_MODE3
 ((
uöt32_t
)0x00003000Ë

	)

2333 
	#GPIO_CRL_MODE3_0
 ((
uöt32_t
)0x00001000Ë

	)

2334 
	#GPIO_CRL_MODE3_1
 ((
uöt32_t
)0x00002000Ë

	)

2336 
	#GPIO_CRL_MODE4
 ((
uöt32_t
)0x00030000Ë

	)

2337 
	#GPIO_CRL_MODE4_0
 ((
uöt32_t
)0x00010000Ë

	)

2338 
	#GPIO_CRL_MODE4_1
 ((
uöt32_t
)0x00020000Ë

	)

2340 
	#GPIO_CRL_MODE5
 ((
uöt32_t
)0x00300000Ë

	)

2341 
	#GPIO_CRL_MODE5_0
 ((
uöt32_t
)0x00100000Ë

	)

2342 
	#GPIO_CRL_MODE5_1
 ((
uöt32_t
)0x00200000Ë

	)

2344 
	#GPIO_CRL_MODE6
 ((
uöt32_t
)0x03000000Ë

	)

2345 
	#GPIO_CRL_MODE6_0
 ((
uöt32_t
)0x01000000Ë

	)

2346 
	#GPIO_CRL_MODE6_1
 ((
uöt32_t
)0x02000000Ë

	)

2348 
	#GPIO_CRL_MODE7
 ((
uöt32_t
)0x30000000Ë

	)

2349 
	#GPIO_CRL_MODE7_0
 ((
uöt32_t
)0x10000000Ë

	)

2350 
	#GPIO_CRL_MODE7_1
 ((
uöt32_t
)0x20000000Ë

	)

2352 
	#GPIO_CRL_CNF
 ((
uöt32_t
)0xCCCCCCCCË

	)

2354 
	#GPIO_CRL_CNF0
 ((
uöt32_t
)0x0000000CË

	)

2355 
	#GPIO_CRL_CNF0_0
 ((
uöt32_t
)0x00000004Ë

	)

2356 
	#GPIO_CRL_CNF0_1
 ((
uöt32_t
)0x00000008Ë

	)

2358 
	#GPIO_CRL_CNF1
 ((
uöt32_t
)0x000000C0Ë

	)

2359 
	#GPIO_CRL_CNF1_0
 ((
uöt32_t
)0x00000040Ë

	)

2360 
	#GPIO_CRL_CNF1_1
 ((
uöt32_t
)0x00000080Ë

	)

2362 
	#GPIO_CRL_CNF2
 ((
uöt32_t
)0x00000C00Ë

	)

2363 
	#GPIO_CRL_CNF2_0
 ((
uöt32_t
)0x00000400Ë

	)

2364 
	#GPIO_CRL_CNF2_1
 ((
uöt32_t
)0x00000800Ë

	)

2366 
	#GPIO_CRL_CNF3
 ((
uöt32_t
)0x0000C000Ë

	)

2367 
	#GPIO_CRL_CNF3_0
 ((
uöt32_t
)0x00004000Ë

	)

2368 
	#GPIO_CRL_CNF3_1
 ((
uöt32_t
)0x00008000Ë

	)

2370 
	#GPIO_CRL_CNF4
 ((
uöt32_t
)0x000C0000Ë

	)

2371 
	#GPIO_CRL_CNF4_0
 ((
uöt32_t
)0x00040000Ë

	)

2372 
	#GPIO_CRL_CNF4_1
 ((
uöt32_t
)0x00080000Ë

	)

2374 
	#GPIO_CRL_CNF5
 ((
uöt32_t
)0x00C00000Ë

	)

2375 
	#GPIO_CRL_CNF5_0
 ((
uöt32_t
)0x00400000Ë

	)

2376 
	#GPIO_CRL_CNF5_1
 ((
uöt32_t
)0x00800000Ë

	)

2378 
	#GPIO_CRL_CNF6
 ((
uöt32_t
)0x0C000000Ë

	)

2379 
	#GPIO_CRL_CNF6_0
 ((
uöt32_t
)0x04000000Ë

	)

2380 
	#GPIO_CRL_CNF6_1
 ((
uöt32_t
)0x08000000Ë

	)

2382 
	#GPIO_CRL_CNF7
 ((
uöt32_t
)0xC0000000Ë

	)

2383 
	#GPIO_CRL_CNF7_0
 ((
uöt32_t
)0x40000000Ë

	)

2384 
	#GPIO_CRL_CNF7_1
 ((
uöt32_t
)0x80000000Ë

	)

2387 
	#GPIO_CRH_MODE
 ((
uöt32_t
)0x33333333Ë

	)

2389 
	#GPIO_CRH_MODE8
 ((
uöt32_t
)0x00000003Ë

	)

2390 
	#GPIO_CRH_MODE8_0
 ((
uöt32_t
)0x00000001Ë

	)

2391 
	#GPIO_CRH_MODE8_1
 ((
uöt32_t
)0x00000002Ë

	)

2393 
	#GPIO_CRH_MODE9
 ((
uöt32_t
)0x00000030Ë

	)

2394 
	#GPIO_CRH_MODE9_0
 ((
uöt32_t
)0x00000010Ë

	)

2395 
	#GPIO_CRH_MODE9_1
 ((
uöt32_t
)0x00000020Ë

	)

2397 
	#GPIO_CRH_MODE10
 ((
uöt32_t
)0x00000300Ë

	)

2398 
	#GPIO_CRH_MODE10_0
 ((
uöt32_t
)0x00000100Ë

	)

2399 
	#GPIO_CRH_MODE10_1
 ((
uöt32_t
)0x00000200Ë

	)

2401 
	#GPIO_CRH_MODE11
 ((
uöt32_t
)0x00003000Ë

	)

2402 
	#GPIO_CRH_MODE11_0
 ((
uöt32_t
)0x00001000Ë

	)

2403 
	#GPIO_CRH_MODE11_1
 ((
uöt32_t
)0x00002000Ë

	)

2405 
	#GPIO_CRH_MODE12
 ((
uöt32_t
)0x00030000Ë

	)

2406 
	#GPIO_CRH_MODE12_0
 ((
uöt32_t
)0x00010000Ë

	)

2407 
	#GPIO_CRH_MODE12_1
 ((
uöt32_t
)0x00020000Ë

	)

2409 
	#GPIO_CRH_MODE13
 ((
uöt32_t
)0x00300000Ë

	)

2410 
	#GPIO_CRH_MODE13_0
 ((
uöt32_t
)0x00100000Ë

	)

2411 
	#GPIO_CRH_MODE13_1
 ((
uöt32_t
)0x00200000Ë

	)

2413 
	#GPIO_CRH_MODE14
 ((
uöt32_t
)0x03000000Ë

	)

2414 
	#GPIO_CRH_MODE14_0
 ((
uöt32_t
)0x01000000Ë

	)

2415 
	#GPIO_CRH_MODE14_1
 ((
uöt32_t
)0x02000000Ë

	)

2417 
	#GPIO_CRH_MODE15
 ((
uöt32_t
)0x30000000Ë

	)

2418 
	#GPIO_CRH_MODE15_0
 ((
uöt32_t
)0x10000000Ë

	)

2419 
	#GPIO_CRH_MODE15_1
 ((
uöt32_t
)0x20000000Ë

	)

2421 
	#GPIO_CRH_CNF
 ((
uöt32_t
)0xCCCCCCCCË

	)

2423 
	#GPIO_CRH_CNF8
 ((
uöt32_t
)0x0000000CË

	)

2424 
	#GPIO_CRH_CNF8_0
 ((
uöt32_t
)0x00000004Ë

	)

2425 
	#GPIO_CRH_CNF8_1
 ((
uöt32_t
)0x00000008Ë

	)

2427 
	#GPIO_CRH_CNF9
 ((
uöt32_t
)0x000000C0Ë

	)

2428 
	#GPIO_CRH_CNF9_0
 ((
uöt32_t
)0x00000040Ë

	)

2429 
	#GPIO_CRH_CNF9_1
 ((
uöt32_t
)0x00000080Ë

	)

2431 
	#GPIO_CRH_CNF10
 ((
uöt32_t
)0x00000C00Ë

	)

2432 
	#GPIO_CRH_CNF10_0
 ((
uöt32_t
)0x00000400Ë

	)

2433 
	#GPIO_CRH_CNF10_1
 ((
uöt32_t
)0x00000800Ë

	)

2435 
	#GPIO_CRH_CNF11
 ((
uöt32_t
)0x0000C000Ë

	)

2436 
	#GPIO_CRH_CNF11_0
 ((
uöt32_t
)0x00004000Ë

	)

2437 
	#GPIO_CRH_CNF11_1
 ((
uöt32_t
)0x00008000Ë

	)

2439 
	#GPIO_CRH_CNF12
 ((
uöt32_t
)0x000C0000Ë

	)

2440 
	#GPIO_CRH_CNF12_0
 ((
uöt32_t
)0x00040000Ë

	)

2441 
	#GPIO_CRH_CNF12_1
 ((
uöt32_t
)0x00080000Ë

	)

2443 
	#GPIO_CRH_CNF13
 ((
uöt32_t
)0x00C00000Ë

	)

2444 
	#GPIO_CRH_CNF13_0
 ((
uöt32_t
)0x00400000Ë

	)

2445 
	#GPIO_CRH_CNF13_1
 ((
uöt32_t
)0x00800000Ë

	)

2447 
	#GPIO_CRH_CNF14
 ((
uöt32_t
)0x0C000000Ë

	)

2448 
	#GPIO_CRH_CNF14_0
 ((
uöt32_t
)0x04000000Ë

	)

2449 
	#GPIO_CRH_CNF14_1
 ((
uöt32_t
)0x08000000Ë

	)

2451 
	#GPIO_CRH_CNF15
 ((
uöt32_t
)0xC0000000Ë

	)

2452 
	#GPIO_CRH_CNF15_0
 ((
uöt32_t
)0x40000000Ë

	)

2453 
	#GPIO_CRH_CNF15_1
 ((
uöt32_t
)0x80000000Ë

	)

2456 
	#GPIO_IDR_IDR0
 ((
uöt16_t
)0x0001Ë

	)

2457 
	#GPIO_IDR_IDR1
 ((
uöt16_t
)0x0002Ë

	)

2458 
	#GPIO_IDR_IDR2
 ((
uöt16_t
)0x0004Ë

	)

2459 
	#GPIO_IDR_IDR3
 ((
uöt16_t
)0x0008Ë

	)

2460 
	#GPIO_IDR_IDR4
 ((
uöt16_t
)0x0010Ë

	)

2461 
	#GPIO_IDR_IDR5
 ((
uöt16_t
)0x0020Ë

	)

2462 
	#GPIO_IDR_IDR6
 ((
uöt16_t
)0x0040Ë

	)

2463 
	#GPIO_IDR_IDR7
 ((
uöt16_t
)0x0080Ë

	)

2464 
	#GPIO_IDR_IDR8
 ((
uöt16_t
)0x0100Ë

	)

2465 
	#GPIO_IDR_IDR9
 ((
uöt16_t
)0x0200Ë

	)

2466 
	#GPIO_IDR_IDR10
 ((
uöt16_t
)0x0400Ë

	)

2467 
	#GPIO_IDR_IDR11
 ((
uöt16_t
)0x0800Ë

	)

2468 
	#GPIO_IDR_IDR12
 ((
uöt16_t
)0x1000Ë

	)

2469 
	#GPIO_IDR_IDR13
 ((
uöt16_t
)0x2000Ë

	)

2470 
	#GPIO_IDR_IDR14
 ((
uöt16_t
)0x4000Ë

	)

2471 
	#GPIO_IDR_IDR15
 ((
uöt16_t
)0x8000Ë

	)

2474 
	#GPIO_ODR_ODR0
 ((
uöt16_t
)0x0001Ë

	)

2475 
	#GPIO_ODR_ODR1
 ((
uöt16_t
)0x0002Ë

	)

2476 
	#GPIO_ODR_ODR2
 ((
uöt16_t
)0x0004Ë

	)

2477 
	#GPIO_ODR_ODR3
 ((
uöt16_t
)0x0008Ë

	)

2478 
	#GPIO_ODR_ODR4
 ((
uöt16_t
)0x0010Ë

	)

2479 
	#GPIO_ODR_ODR5
 ((
uöt16_t
)0x0020Ë

	)

2480 
	#GPIO_ODR_ODR6
 ((
uöt16_t
)0x0040Ë

	)

2481 
	#GPIO_ODR_ODR7
 ((
uöt16_t
)0x0080Ë

	)

2482 
	#GPIO_ODR_ODR8
 ((
uöt16_t
)0x0100Ë

	)

2483 
	#GPIO_ODR_ODR9
 ((
uöt16_t
)0x0200Ë

	)

2484 
	#GPIO_ODR_ODR10
 ((
uöt16_t
)0x0400Ë

	)

2485 
	#GPIO_ODR_ODR11
 ((
uöt16_t
)0x0800Ë

	)

2486 
	#GPIO_ODR_ODR12
 ((
uöt16_t
)0x1000Ë

	)

2487 
	#GPIO_ODR_ODR13
 ((
uöt16_t
)0x2000Ë

	)

2488 
	#GPIO_ODR_ODR14
 ((
uöt16_t
)0x4000Ë

	)

2489 
	#GPIO_ODR_ODR15
 ((
uöt16_t
)0x8000Ë

	)

2492 
	#GPIO_BSRR_BS0
 ((
uöt32_t
)0x00000001Ë

	)

2493 
	#GPIO_BSRR_BS1
 ((
uöt32_t
)0x00000002Ë

	)

2494 
	#GPIO_BSRR_BS2
 ((
uöt32_t
)0x00000004Ë

	)

2495 
	#GPIO_BSRR_BS3
 ((
uöt32_t
)0x00000008Ë

	)

2496 
	#GPIO_BSRR_BS4
 ((
uöt32_t
)0x00000010Ë

	)

2497 
	#GPIO_BSRR_BS5
 ((
uöt32_t
)0x00000020Ë

	)

2498 
	#GPIO_BSRR_BS6
 ((
uöt32_t
)0x00000040Ë

	)

2499 
	#GPIO_BSRR_BS7
 ((
uöt32_t
)0x00000080Ë

	)

2500 
	#GPIO_BSRR_BS8
 ((
uöt32_t
)0x00000100Ë

	)

2501 
	#GPIO_BSRR_BS9
 ((
uöt32_t
)0x00000200Ë

	)

2502 
	#GPIO_BSRR_BS10
 ((
uöt32_t
)0x00000400Ë

	)

2503 
	#GPIO_BSRR_BS11
 ((
uöt32_t
)0x00000800Ë

	)

2504 
	#GPIO_BSRR_BS12
 ((
uöt32_t
)0x00001000Ë

	)

2505 
	#GPIO_BSRR_BS13
 ((
uöt32_t
)0x00002000Ë

	)

2506 
	#GPIO_BSRR_BS14
 ((
uöt32_t
)0x00004000Ë

	)

2507 
	#GPIO_BSRR_BS15
 ((
uöt32_t
)0x00008000Ë

	)

2509 
	#GPIO_BSRR_BR0
 ((
uöt32_t
)0x00010000Ë

	)

2510 
	#GPIO_BSRR_BR1
 ((
uöt32_t
)0x00020000Ë

	)

2511 
	#GPIO_BSRR_BR2
 ((
uöt32_t
)0x00040000Ë

	)

2512 
	#GPIO_BSRR_BR3
 ((
uöt32_t
)0x00080000Ë

	)

2513 
	#GPIO_BSRR_BR4
 ((
uöt32_t
)0x00100000Ë

	)

2514 
	#GPIO_BSRR_BR5
 ((
uöt32_t
)0x00200000Ë

	)

2515 
	#GPIO_BSRR_BR6
 ((
uöt32_t
)0x00400000Ë

	)

2516 
	#GPIO_BSRR_BR7
 ((
uöt32_t
)0x00800000Ë

	)

2517 
	#GPIO_BSRR_BR8
 ((
uöt32_t
)0x01000000Ë

	)

2518 
	#GPIO_BSRR_BR9
 ((
uöt32_t
)0x02000000Ë

	)

2519 
	#GPIO_BSRR_BR10
 ((
uöt32_t
)0x04000000Ë

	)

2520 
	#GPIO_BSRR_BR11
 ((
uöt32_t
)0x08000000Ë

	)

2521 
	#GPIO_BSRR_BR12
 ((
uöt32_t
)0x10000000Ë

	)

2522 
	#GPIO_BSRR_BR13
 ((
uöt32_t
)0x20000000Ë

	)

2523 
	#GPIO_BSRR_BR14
 ((
uöt32_t
)0x40000000Ë

	)

2524 
	#GPIO_BSRR_BR15
 ((
uöt32_t
)0x80000000Ë

	)

2527 
	#GPIO_BRR_BR0
 ((
uöt16_t
)0x0001Ë

	)

2528 
	#GPIO_BRR_BR1
 ((
uöt16_t
)0x0002Ë

	)

2529 
	#GPIO_BRR_BR2
 ((
uöt16_t
)0x0004Ë

	)

2530 
	#GPIO_BRR_BR3
 ((
uöt16_t
)0x0008Ë

	)

2531 
	#GPIO_BRR_BR4
 ((
uöt16_t
)0x0010Ë

	)

2532 
	#GPIO_BRR_BR5
 ((
uöt16_t
)0x0020Ë

	)

2533 
	#GPIO_BRR_BR6
 ((
uöt16_t
)0x0040Ë

	)

2534 
	#GPIO_BRR_BR7
 ((
uöt16_t
)0x0080Ë

	)

2535 
	#GPIO_BRR_BR8
 ((
uöt16_t
)0x0100Ë

	)

2536 
	#GPIO_BRR_BR9
 ((
uöt16_t
)0x0200Ë

	)

2537 
	#GPIO_BRR_BR10
 ((
uöt16_t
)0x0400Ë

	)

2538 
	#GPIO_BRR_BR11
 ((
uöt16_t
)0x0800Ë

	)

2539 
	#GPIO_BRR_BR12
 ((
uöt16_t
)0x1000Ë

	)

2540 
	#GPIO_BRR_BR13
 ((
uöt16_t
)0x2000Ë

	)

2541 
	#GPIO_BRR_BR14
 ((
uöt16_t
)0x4000Ë

	)

2542 
	#GPIO_BRR_BR15
 ((
uöt16_t
)0x8000Ë

	)

2545 
	#GPIO_LCKR_LCK0
 ((
uöt32_t
)0x00000001Ë

	)

2546 
	#GPIO_LCKR_LCK1
 ((
uöt32_t
)0x00000002Ë

	)

2547 
	#GPIO_LCKR_LCK2
 ((
uöt32_t
)0x00000004Ë

	)

2548 
	#GPIO_LCKR_LCK3
 ((
uöt32_t
)0x00000008Ë

	)

2549 
	#GPIO_LCKR_LCK4
 ((
uöt32_t
)0x00000010Ë

	)

2550 
	#GPIO_LCKR_LCK5
 ((
uöt32_t
)0x00000020Ë

	)

2551 
	#GPIO_LCKR_LCK6
 ((
uöt32_t
)0x00000040Ë

	)

2552 
	#GPIO_LCKR_LCK7
 ((
uöt32_t
)0x00000080Ë

	)

2553 
	#GPIO_LCKR_LCK8
 ((
uöt32_t
)0x00000100Ë

	)

2554 
	#GPIO_LCKR_LCK9
 ((
uöt32_t
)0x00000200Ë

	)

2555 
	#GPIO_LCKR_LCK10
 ((
uöt32_t
)0x00000400Ë

	)

2556 
	#GPIO_LCKR_LCK11
 ((
uöt32_t
)0x00000800Ë

	)

2557 
	#GPIO_LCKR_LCK12
 ((
uöt32_t
)0x00001000Ë

	)

2558 
	#GPIO_LCKR_LCK13
 ((
uöt32_t
)0x00002000Ë

	)

2559 
	#GPIO_LCKR_LCK14
 ((
uöt32_t
)0x00004000Ë

	)

2560 
	#GPIO_LCKR_LCK15
 ((
uöt32_t
)0x00008000Ë

	)

2561 
	#GPIO_LCKR_LCKK
 ((
uöt32_t
)0x00010000Ë

	)

2566 
	#AFIO_EVCR_PIN
 ((
uöt8_t
)0x0FË

	)

2567 
	#AFIO_EVCR_PIN_0
 ((
uöt8_t
)0x01Ë

	)

2568 
	#AFIO_EVCR_PIN_1
 ((
uöt8_t
)0x02Ë

	)

2569 
	#AFIO_EVCR_PIN_2
 ((
uöt8_t
)0x04Ë

	)

2570 
	#AFIO_EVCR_PIN_3
 ((
uöt8_t
)0x08Ë

	)

2573 
	#AFIO_EVCR_PIN_PX0
 ((
uöt8_t
)0x00Ë

	)

2574 
	#AFIO_EVCR_PIN_PX1
 ((
uöt8_t
)0x01Ë

	)

2575 
	#AFIO_EVCR_PIN_PX2
 ((
uöt8_t
)0x02Ë

	)

2576 
	#AFIO_EVCR_PIN_PX3
 ((
uöt8_t
)0x03Ë

	)

2577 
	#AFIO_EVCR_PIN_PX4
 ((
uöt8_t
)0x04Ë

	)

2578 
	#AFIO_EVCR_PIN_PX5
 ((
uöt8_t
)0x05Ë

	)

2579 
	#AFIO_EVCR_PIN_PX6
 ((
uöt8_t
)0x06Ë

	)

2580 
	#AFIO_EVCR_PIN_PX7
 ((
uöt8_t
)0x07Ë

	)

2581 
	#AFIO_EVCR_PIN_PX8
 ((
uöt8_t
)0x08Ë

	)

2582 
	#AFIO_EVCR_PIN_PX9
 ((
uöt8_t
)0x09Ë

	)

2583 
	#AFIO_EVCR_PIN_PX10
 ((
uöt8_t
)0x0AË

	)

2584 
	#AFIO_EVCR_PIN_PX11
 ((
uöt8_t
)0x0BË

	)

2585 
	#AFIO_EVCR_PIN_PX12
 ((
uöt8_t
)0x0CË

	)

2586 
	#AFIO_EVCR_PIN_PX13
 ((
uöt8_t
)0x0DË

	)

2587 
	#AFIO_EVCR_PIN_PX14
 ((
uöt8_t
)0x0EË

	)

2588 
	#AFIO_EVCR_PIN_PX15
 ((
uöt8_t
)0x0FË

	)

2590 
	#AFIO_EVCR_PORT
 ((
uöt8_t
)0x70Ë

	)

2591 
	#AFIO_EVCR_PORT_0
 ((
uöt8_t
)0x10Ë

	)

2592 
	#AFIO_EVCR_PORT_1
 ((
uöt8_t
)0x20Ë

	)

2593 
	#AFIO_EVCR_PORT_2
 ((
uöt8_t
)0x40Ë

	)

2596 
	#AFIO_EVCR_PORT_PA
 ((
uöt8_t
)0x00Ë

	)

2597 
	#AFIO_EVCR_PORT_PB
 ((
uöt8_t
)0x10Ë

	)

2598 
	#AFIO_EVCR_PORT_PC
 ((
uöt8_t
)0x20Ë

	)

2599 
	#AFIO_EVCR_PORT_PD
 ((
uöt8_t
)0x30Ë

	)

2600 
	#AFIO_EVCR_PORT_PE
 ((
uöt8_t
)0x40Ë

	)

2602 
	#AFIO_EVCR_EVOE
 ((
uöt8_t
)0x80Ë

	)

2605 
	#AFIO_MAPR_SPI1_REMAP
 ((
uöt32_t
)0x00000001Ë

	)

2606 
	#AFIO_MAPR_I2C1_REMAP
 ((
uöt32_t
)0x00000002Ë

	)

2607 
	#AFIO_MAPR_USART1_REMAP
 ((
uöt32_t
)0x00000004Ë

	)

2608 
	#AFIO_MAPR_USART2_REMAP
 ((
uöt32_t
)0x00000008Ë

	)

2610 
	#AFIO_MAPR_USART3_REMAP
 ((
uöt32_t
)0x00000030Ë

	)

2611 
	#AFIO_MAPR_USART3_REMAP_0
 ((
uöt32_t
)0x00000010Ë

	)

2612 
	#AFIO_MAPR_USART3_REMAP_1
 ((
uöt32_t
)0x00000020Ë

	)

2615 
	#AFIO_MAPR_USART3_REMAP_NOREMAP
 ((
uöt32_t
)0x00000000Ë

	)

2616 
	#AFIO_MAPR_USART3_REMAP_PARTIALREMAP
 ((
uöt32_t
)0x00000010Ë

	)

2617 
	#AFIO_MAPR_USART3_REMAP_FULLREMAP
 ((
uöt32_t
)0x00000030Ë

	)

2619 
	#AFIO_MAPR_TIM1_REMAP
 ((
uöt32_t
)0x000000C0Ë

	)

2620 
	#AFIO_MAPR_TIM1_REMAP_0
 ((
uöt32_t
)0x00000040Ë

	)

2621 
	#AFIO_MAPR_TIM1_REMAP_1
 ((
uöt32_t
)0x00000080Ë

	)

2624 
	#AFIO_MAPR_TIM1_REMAP_NOREMAP
 ((
uöt32_t
)0x00000000Ë

	)

2625 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
 ((
uöt32_t
)0x00000040Ë

	)

2626 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP
 ((
uöt32_t
)0x000000C0Ë

	)

2628 
	#AFIO_MAPR_TIM2_REMAP
 ((
uöt32_t
)0x00000300Ë

	)

2629 
	#AFIO_MAPR_TIM2_REMAP_0
 ((
uöt32_t
)0x00000100Ë

	)

2630 
	#AFIO_MAPR_TIM2_REMAP_1
 ((
uöt32_t
)0x00000200Ë

	)

2633 
	#AFIO_MAPR_TIM2_REMAP_NOREMAP
 ((
uöt32_t
)0x00000000Ë

	)

2634 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
 ((
uöt32_t
)0x00000100Ë

	)

2635 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
 ((
uöt32_t
)0x00000200Ë

	)

2636 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP
 ((
uöt32_t
)0x00000300Ë

	)

2638 
	#AFIO_MAPR_TIM3_REMAP
 ((
uöt32_t
)0x00000C00Ë

	)

2639 
	#AFIO_MAPR_TIM3_REMAP_0
 ((
uöt32_t
)0x00000400Ë

	)

2640 
	#AFIO_MAPR_TIM3_REMAP_1
 ((
uöt32_t
)0x00000800Ë

	)

2643 
	#AFIO_MAPR_TIM3_REMAP_NOREMAP
 ((
uöt32_t
)0x00000000Ë

	)

2644 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
 ((
uöt32_t
)0x00000800Ë

	)

2645 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP
 ((
uöt32_t
)0x00000C00Ë

	)

2647 
	#AFIO_MAPR_TIM4_REMAP
 ((
uöt32_t
)0x00001000Ë

	)

2649 
	#AFIO_MAPR_CAN_REMAP
 ((
uöt32_t
)0x00006000Ë

	)

2650 
	#AFIO_MAPR_CAN_REMAP_0
 ((
uöt32_t
)0x00002000Ë

	)

2651 
	#AFIO_MAPR_CAN_REMAP_1
 ((
uöt32_t
)0x00004000Ë

	)

2654 
	#AFIO_MAPR_CAN_REMAP_REMAP1
 ((
uöt32_t
)0x00000000Ë

	)

2655 
	#AFIO_MAPR_CAN_REMAP_REMAP2
 ((
uöt32_t
)0x00004000Ë

	)

2656 
	#AFIO_MAPR_CAN_REMAP_REMAP3
 ((
uöt32_t
)0x00006000Ë

	)

2658 
	#AFIO_MAPR_PD01_REMAP
 ((
uöt32_t
)0x00008000Ë

	)

2659 
	#AFIO_MAPR_TIM5CH4_IREMAP
 ((
uöt32_t
)0x00010000Ë

	)

2660 
	#AFIO_MAPR_ADC1_ETRGINJ_REMAP
 ((
uöt32_t
)0x00020000Ë

	)

2661 
	#AFIO_MAPR_ADC1_ETRGREG_REMAP
 ((
uöt32_t
)0x00040000Ë

	)

2662 
	#AFIO_MAPR_ADC2_ETRGINJ_REMAP
 ((
uöt32_t
)0x00080000Ë

	)

2663 
	#AFIO_MAPR_ADC2_ETRGREG_REMAP
 ((
uöt32_t
)0x00100000Ë

	)

2666 
	#AFIO_MAPR_SWJ_CFG
 ((
uöt32_t
)0x07000000Ë

	)

2667 
	#AFIO_MAPR_SWJ_CFG_0
 ((
uöt32_t
)0x01000000Ë

	)

2668 
	#AFIO_MAPR_SWJ_CFG_1
 ((
uöt32_t
)0x02000000Ë

	)

2669 
	#AFIO_MAPR_SWJ_CFG_2
 ((
uöt32_t
)0x04000000Ë

	)

2671 
	#AFIO_MAPR_SWJ_CFG_RESET
 ((
uöt32_t
)0x00000000Ë

	)

2672 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST
 ((
uöt32_t
)0x01000000Ë

	)

2673 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE
 ((
uöt32_t
)0x02000000Ë

	)

2674 
	#AFIO_MAPR_SWJ_CFG_DISABLE
 ((
uöt32_t
)0x04000000Ë

	)

2676 #ifde‡
STM32F10X_CL


2678 
	#AFIO_MAPR_ETH_REMAP
 ((
uöt32_t
)0x00200000Ë

	)

2681 
	#AFIO_MAPR_CAN2_REMAP
 ((
uöt32_t
)0x00400000Ë

	)

2684 
	#AFIO_MAPR_MII_RMII_SEL
 ((
uöt32_t
)0x00800000Ë

	)

2687 
	#AFIO_MAPR_SPI3_REMAP
 ((
uöt32_t
)0x10000000Ë

	)

2690 
	#AFIO_MAPR_TIM2ITR1_IREMAP
 ((
uöt32_t
)0x20000000Ë

	)

2693 
	#AFIO_MAPR_PTP_PPS_REMAP
 ((
uöt32_t
)0x40000000Ë

	)

2697 
	#AFIO_EXTICR1_EXTI0
 ((
uöt16_t
)0x000FË

	)

2698 
	#AFIO_EXTICR1_EXTI1
 ((
uöt16_t
)0x00F0Ë

	)

2699 
	#AFIO_EXTICR1_EXTI2
 ((
uöt16_t
)0x0F00Ë

	)

2700 
	#AFIO_EXTICR1_EXTI3
 ((
uöt16_t
)0xF000Ë

	)

2703 
	#AFIO_EXTICR1_EXTI0_PA
 ((
uöt16_t
)0x0000Ë

	)

2704 
	#AFIO_EXTICR1_EXTI0_PB
 ((
uöt16_t
)0x0001Ë

	)

2705 
	#AFIO_EXTICR1_EXTI0_PC
 ((
uöt16_t
)0x0002Ë

	)

2706 
	#AFIO_EXTICR1_EXTI0_PD
 ((
uöt16_t
)0x0003Ë

	)

2707 
	#AFIO_EXTICR1_EXTI0_PE
 ((
uöt16_t
)0x0004Ë

	)

2708 
	#AFIO_EXTICR1_EXTI0_PF
 ((
uöt16_t
)0x0005Ë

	)

2709 
	#AFIO_EXTICR1_EXTI0_PG
 ((
uöt16_t
)0x0006Ë

	)

2712 
	#AFIO_EXTICR1_EXTI1_PA
 ((
uöt16_t
)0x0000Ë

	)

2713 
	#AFIO_EXTICR1_EXTI1_PB
 ((
uöt16_t
)0x0010Ë

	)

2714 
	#AFIO_EXTICR1_EXTI1_PC
 ((
uöt16_t
)0x0020Ë

	)

2715 
	#AFIO_EXTICR1_EXTI1_PD
 ((
uöt16_t
)0x0030Ë

	)

2716 
	#AFIO_EXTICR1_EXTI1_PE
 ((
uöt16_t
)0x0040Ë

	)

2717 
	#AFIO_EXTICR1_EXTI1_PF
 ((
uöt16_t
)0x0050Ë

	)

2718 
	#AFIO_EXTICR1_EXTI1_PG
 ((
uöt16_t
)0x0060Ë

	)

2721 
	#AFIO_EXTICR1_EXTI2_PA
 ((
uöt16_t
)0x0000Ë

	)

2722 
	#AFIO_EXTICR1_EXTI2_PB
 ((
uöt16_t
)0x0100Ë

	)

2723 
	#AFIO_EXTICR1_EXTI2_PC
 ((
uöt16_t
)0x0200Ë

	)

2724 
	#AFIO_EXTICR1_EXTI2_PD
 ((
uöt16_t
)0x0300Ë

	)

2725 
	#AFIO_EXTICR1_EXTI2_PE
 ((
uöt16_t
)0x0400Ë

	)

2726 
	#AFIO_EXTICR1_EXTI2_PF
 ((
uöt16_t
)0x0500Ë

	)

2727 
	#AFIO_EXTICR1_EXTI2_PG
 ((
uöt16_t
)0x0600Ë

	)

2730 
	#AFIO_EXTICR1_EXTI3_PA
 ((
uöt16_t
)0x0000Ë

	)

2731 
	#AFIO_EXTICR1_EXTI3_PB
 ((
uöt16_t
)0x1000Ë

	)

2732 
	#AFIO_EXTICR1_EXTI3_PC
 ((
uöt16_t
)0x2000Ë

	)

2733 
	#AFIO_EXTICR1_EXTI3_PD
 ((
uöt16_t
)0x3000Ë

	)

2734 
	#AFIO_EXTICR1_EXTI3_PE
 ((
uöt16_t
)0x4000Ë

	)

2735 
	#AFIO_EXTICR1_EXTI3_PF
 ((
uöt16_t
)0x5000Ë

	)

2736 
	#AFIO_EXTICR1_EXTI3_PG
 ((
uöt16_t
)0x6000Ë

	)

2739 
	#AFIO_EXTICR2_EXTI4
 ((
uöt16_t
)0x000FË

	)

2740 
	#AFIO_EXTICR2_EXTI5
 ((
uöt16_t
)0x00F0Ë

	)

2741 
	#AFIO_EXTICR2_EXTI6
 ((
uöt16_t
)0x0F00Ë

	)

2742 
	#AFIO_EXTICR2_EXTI7
 ((
uöt16_t
)0xF000Ë

	)

2745 
	#AFIO_EXTICR2_EXTI4_PA
 ((
uöt16_t
)0x0000Ë

	)

2746 
	#AFIO_EXTICR2_EXTI4_PB
 ((
uöt16_t
)0x0001Ë

	)

2747 
	#AFIO_EXTICR2_EXTI4_PC
 ((
uöt16_t
)0x0002Ë

	)

2748 
	#AFIO_EXTICR2_EXTI4_PD
 ((
uöt16_t
)0x0003Ë

	)

2749 
	#AFIO_EXTICR2_EXTI4_PE
 ((
uöt16_t
)0x0004Ë

	)

2750 
	#AFIO_EXTICR2_EXTI4_PF
 ((
uöt16_t
)0x0005Ë

	)

2751 
	#AFIO_EXTICR2_EXTI4_PG
 ((
uöt16_t
)0x0006Ë

	)

2754 
	#AFIO_EXTICR2_EXTI5_PA
 ((
uöt16_t
)0x0000Ë

	)

2755 
	#AFIO_EXTICR2_EXTI5_PB
 ((
uöt16_t
)0x0010Ë

	)

2756 
	#AFIO_EXTICR2_EXTI5_PC
 ((
uöt16_t
)0x0020Ë

	)

2757 
	#AFIO_EXTICR2_EXTI5_PD
 ((
uöt16_t
)0x0030Ë

	)

2758 
	#AFIO_EXTICR2_EXTI5_PE
 ((
uöt16_t
)0x0040Ë

	)

2759 
	#AFIO_EXTICR2_EXTI5_PF
 ((
uöt16_t
)0x0050Ë

	)

2760 
	#AFIO_EXTICR2_EXTI5_PG
 ((
uöt16_t
)0x0060Ë

	)

2763 
	#AFIO_EXTICR2_EXTI6_PA
 ((
uöt16_t
)0x0000Ë

	)

2764 
	#AFIO_EXTICR2_EXTI6_PB
 ((
uöt16_t
)0x0100Ë

	)

2765 
	#AFIO_EXTICR2_EXTI6_PC
 ((
uöt16_t
)0x0200Ë

	)

2766 
	#AFIO_EXTICR2_EXTI6_PD
 ((
uöt16_t
)0x0300Ë

	)

2767 
	#AFIO_EXTICR2_EXTI6_PE
 ((
uöt16_t
)0x0400Ë

	)

2768 
	#AFIO_EXTICR2_EXTI6_PF
 ((
uöt16_t
)0x0500Ë

	)

2769 
	#AFIO_EXTICR2_EXTI6_PG
 ((
uöt16_t
)0x0600Ë

	)

2772 
	#AFIO_EXTICR2_EXTI7_PA
 ((
uöt16_t
)0x0000Ë

	)

2773 
	#AFIO_EXTICR2_EXTI7_PB
 ((
uöt16_t
)0x1000Ë

	)

2774 
	#AFIO_EXTICR2_EXTI7_PC
 ((
uöt16_t
)0x2000Ë

	)

2775 
	#AFIO_EXTICR2_EXTI7_PD
 ((
uöt16_t
)0x3000Ë

	)

2776 
	#AFIO_EXTICR2_EXTI7_PE
 ((
uöt16_t
)0x4000Ë

	)

2777 
	#AFIO_EXTICR2_EXTI7_PF
 ((
uöt16_t
)0x5000Ë

	)

2778 
	#AFIO_EXTICR2_EXTI7_PG
 ((
uöt16_t
)0x6000Ë

	)

2781 
	#AFIO_EXTICR3_EXTI8
 ((
uöt16_t
)0x000FË

	)

2782 
	#AFIO_EXTICR3_EXTI9
 ((
uöt16_t
)0x00F0Ë

	)

2783 
	#AFIO_EXTICR3_EXTI10
 ((
uöt16_t
)0x0F00Ë

	)

2784 
	#AFIO_EXTICR3_EXTI11
 ((
uöt16_t
)0xF000Ë

	)

2787 
	#AFIO_EXTICR3_EXTI8_PA
 ((
uöt16_t
)0x0000Ë

	)

2788 
	#AFIO_EXTICR3_EXTI8_PB
 ((
uöt16_t
)0x0001Ë

	)

2789 
	#AFIO_EXTICR3_EXTI8_PC
 ((
uöt16_t
)0x0002Ë

	)

2790 
	#AFIO_EXTICR3_EXTI8_PD
 ((
uöt16_t
)0x0003Ë

	)

2791 
	#AFIO_EXTICR3_EXTI8_PE
 ((
uöt16_t
)0x0004Ë

	)

2792 
	#AFIO_EXTICR3_EXTI8_PF
 ((
uöt16_t
)0x0005Ë

	)

2793 
	#AFIO_EXTICR3_EXTI8_PG
 ((
uöt16_t
)0x0006Ë

	)

2796 
	#AFIO_EXTICR3_EXTI9_PA
 ((
uöt16_t
)0x0000Ë

	)

2797 
	#AFIO_EXTICR3_EXTI9_PB
 ((
uöt16_t
)0x0010Ë

	)

2798 
	#AFIO_EXTICR3_EXTI9_PC
 ((
uöt16_t
)0x0020Ë

	)

2799 
	#AFIO_EXTICR3_EXTI9_PD
 ((
uöt16_t
)0x0030Ë

	)

2800 
	#AFIO_EXTICR3_EXTI9_PE
 ((
uöt16_t
)0x0040Ë

	)

2801 
	#AFIO_EXTICR3_EXTI9_PF
 ((
uöt16_t
)0x0050Ë

	)

2802 
	#AFIO_EXTICR3_EXTI9_PG
 ((
uöt16_t
)0x0060Ë

	)

2805 
	#AFIO_EXTICR3_EXTI10_PA
 ((
uöt16_t
)0x0000Ë

	)

2806 
	#AFIO_EXTICR3_EXTI10_PB
 ((
uöt16_t
)0x0100Ë

	)

2807 
	#AFIO_EXTICR3_EXTI10_PC
 ((
uöt16_t
)0x0200Ë

	)

2808 
	#AFIO_EXTICR3_EXTI10_PD
 ((
uöt16_t
)0x0300Ë

	)

2809 
	#AFIO_EXTICR3_EXTI10_PE
 ((
uöt16_t
)0x0400Ë

	)

2810 
	#AFIO_EXTICR3_EXTI10_PF
 ((
uöt16_t
)0x0500Ë

	)

2811 
	#AFIO_EXTICR3_EXTI10_PG
 ((
uöt16_t
)0x0600Ë

	)

2814 
	#AFIO_EXTICR3_EXTI11_PA
 ((
uöt16_t
)0x0000Ë

	)

2815 
	#AFIO_EXTICR3_EXTI11_PB
 ((
uöt16_t
)0x1000Ë

	)

2816 
	#AFIO_EXTICR3_EXTI11_PC
 ((
uöt16_t
)0x2000Ë

	)

2817 
	#AFIO_EXTICR3_EXTI11_PD
 ((
uöt16_t
)0x3000Ë

	)

2818 
	#AFIO_EXTICR3_EXTI11_PE
 ((
uöt16_t
)0x4000Ë

	)

2819 
	#AFIO_EXTICR3_EXTI11_PF
 ((
uöt16_t
)0x5000Ë

	)

2820 
	#AFIO_EXTICR3_EXTI11_PG
 ((
uöt16_t
)0x6000Ë

	)

2823 
	#AFIO_EXTICR4_EXTI12
 ((
uöt16_t
)0x000FË

	)

2824 
	#AFIO_EXTICR4_EXTI13
 ((
uöt16_t
)0x00F0Ë

	)

2825 
	#AFIO_EXTICR4_EXTI14
 ((
uöt16_t
)0x0F00Ë

	)

2826 
	#AFIO_EXTICR4_EXTI15
 ((
uöt16_t
)0xF000Ë

	)

2829 
	#AFIO_EXTICR4_EXTI12_PA
 ((
uöt16_t
)0x0000Ë

	)

2830 
	#AFIO_EXTICR4_EXTI12_PB
 ((
uöt16_t
)0x0001Ë

	)

2831 
	#AFIO_EXTICR4_EXTI12_PC
 ((
uöt16_t
)0x0002Ë

	)

2832 
	#AFIO_EXTICR4_EXTI12_PD
 ((
uöt16_t
)0x0003Ë

	)

2833 
	#AFIO_EXTICR4_EXTI12_PE
 ((
uöt16_t
)0x0004Ë

	)

2834 
	#AFIO_EXTICR4_EXTI12_PF
 ((
uöt16_t
)0x0005Ë

	)

2835 
	#AFIO_EXTICR4_EXTI12_PG
 ((
uöt16_t
)0x0006Ë

	)

2838 
	#AFIO_EXTICR4_EXTI13_PA
 ((
uöt16_t
)0x0000Ë

	)

2839 
	#AFIO_EXTICR4_EXTI13_PB
 ((
uöt16_t
)0x0010Ë

	)

2840 
	#AFIO_EXTICR4_EXTI13_PC
 ((
uöt16_t
)0x0020Ë

	)

2841 
	#AFIO_EXTICR4_EXTI13_PD
 ((
uöt16_t
)0x0030Ë

	)

2842 
	#AFIO_EXTICR4_EXTI13_PE
 ((
uöt16_t
)0x0040Ë

	)

2843 
	#AFIO_EXTICR4_EXTI13_PF
 ((
uöt16_t
)0x0050Ë

	)

2844 
	#AFIO_EXTICR4_EXTI13_PG
 ((
uöt16_t
)0x0060Ë

	)

2847 
	#AFIO_EXTICR4_EXTI14_PA
 ((
uöt16_t
)0x0000Ë

	)

2848 
	#AFIO_EXTICR4_EXTI14_PB
 ((
uöt16_t
)0x0100Ë

	)

2849 
	#AFIO_EXTICR4_EXTI14_PC
 ((
uöt16_t
)0x0200Ë

	)

2850 
	#AFIO_EXTICR4_EXTI14_PD
 ((
uöt16_t
)0x0300Ë

	)

2851 
	#AFIO_EXTICR4_EXTI14_PE
 ((
uöt16_t
)0x0400Ë

	)

2852 
	#AFIO_EXTICR4_EXTI14_PF
 ((
uöt16_t
)0x0500Ë

	)

2853 
	#AFIO_EXTICR4_EXTI14_PG
 ((
uöt16_t
)0x0600Ë

	)

2856 
	#AFIO_EXTICR4_EXTI15_PA
 ((
uöt16_t
)0x0000Ë

	)

2857 
	#AFIO_EXTICR4_EXTI15_PB
 ((
uöt16_t
)0x1000Ë

	)

2858 
	#AFIO_EXTICR4_EXTI15_PC
 ((
uöt16_t
)0x2000Ë

	)

2859 
	#AFIO_EXTICR4_EXTI15_PD
 ((
uöt16_t
)0x3000Ë

	)

2860 
	#AFIO_EXTICR4_EXTI15_PE
 ((
uöt16_t
)0x4000Ë

	)

2861 
	#AFIO_EXTICR4_EXTI15_PF
 ((
uöt16_t
)0x5000Ë

	)

2862 
	#AFIO_EXTICR4_EXTI15_PG
 ((
uöt16_t
)0x6000Ë

	)

2864 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

2866 
	#AFIO_MAPR2_TIM15_REMAP
 ((
uöt32_t
)0x00000001Ë

	)

2867 
	#AFIO_MAPR2_TIM16_REMAP
 ((
uöt32_t
)0x00000002Ë

	)

2868 
	#AFIO_MAPR2_TIM17_REMAP
 ((
uöt32_t
)0x00000004Ë

	)

2869 
	#AFIO_MAPR2_CEC_REMAP
 ((
uöt32_t
)0x00000008Ë

	)

2870 
	#AFIO_MAPR2_TIM1_DMA_REMAP
 ((
uöt32_t
)0x00000010Ë

	)

2873 #ifde‡
STM32F10X_HD_VL


2874 
	#AFIO_MAPR2_TIM13_REMAP
 ((
uöt32_t
)0x00000100Ë

	)

2875 
	#AFIO_MAPR2_TIM14_REMAP
 ((
uöt32_t
)0x00000200Ë

	)

2876 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
uöt32_t
)0x00000400Ë

	)

2877 
	#AFIO_MAPR2_TIM67_DAC_DMA_REMAP
 ((
uöt32_t
)0x00000800Ë

	)

2878 
	#AFIO_MAPR2_TIM12_REMAP
 ((
uöt32_t
)0x00001000Ë

	)

2879 
	#AFIO_MAPR2_MISC_REMAP
 ((
uöt32_t
)0x00002000Ë

	)

2882 #ifde‡
STM32F10X_XL


2884 
	#AFIO_MAPR2_TIM9_REMAP
 ((
uöt32_t
)0x00000020Ë

	)

2885 
	#AFIO_MAPR2_TIM10_REMAP
 ((
uöt32_t
)0x00000040Ë

	)

2886 
	#AFIO_MAPR2_TIM11_REMAP
 ((
uöt32_t
)0x00000080Ë

	)

2887 
	#AFIO_MAPR2_TIM13_REMAP
 ((
uöt32_t
)0x00000100Ë

	)

2888 
	#AFIO_MAPR2_TIM14_REMAP
 ((
uöt32_t
)0x00000200Ë

	)

2889 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
uöt32_t
)0x00000400Ë

	)

2899 
	#SysTick_CTRL_ENABLE
 ((
uöt32_t
)0x00000001Ë

	)

2900 
	#SysTick_CTRL_TICKINT
 ((
uöt32_t
)0x00000002Ë

	)

2901 
	#SysTick_CTRL_CLKSOURCE
 ((
uöt32_t
)0x00000004Ë

	)

2902 
	#SysTick_CTRL_COUNTFLAG
 ((
uöt32_t
)0x00010000Ë

	)

2905 
	#SysTick_LOAD_RELOAD
 ((
uöt32_t
)0x00FFFFFFË

	)

2908 
	#SysTick_VAL_CURRENT
 ((
uöt32_t
)0x00FFFFFFË

	)

2911 
	#SysTick_CALIB_TENMS
 ((
uöt32_t
)0x00FFFFFFË

	)

2912 
	#SysTick_CALIB_SKEW
 ((
uöt32_t
)0x40000000Ë

	)

2913 
	#SysTick_CALIB_NOREF
 ((
uöt32_t
)0x80000000Ë

	)

2922 
	#NVIC_ISER_SETENA
 ((
uöt32_t
)0xFFFFFFFFË

	)

2923 
	#NVIC_ISER_SETENA_0
 ((
uöt32_t
)0x00000001Ë

	)

2924 
	#NVIC_ISER_SETENA_1
 ((
uöt32_t
)0x00000002Ë

	)

2925 
	#NVIC_ISER_SETENA_2
 ((
uöt32_t
)0x00000004Ë

	)

2926 
	#NVIC_ISER_SETENA_3
 ((
uöt32_t
)0x00000008Ë

	)

2927 
	#NVIC_ISER_SETENA_4
 ((
uöt32_t
)0x00000010Ë

	)

2928 
	#NVIC_ISER_SETENA_5
 ((
uöt32_t
)0x00000020Ë

	)

2929 
	#NVIC_ISER_SETENA_6
 ((
uöt32_t
)0x00000040Ë

	)

2930 
	#NVIC_ISER_SETENA_7
 ((
uöt32_t
)0x00000080Ë

	)

2931 
	#NVIC_ISER_SETENA_8
 ((
uöt32_t
)0x00000100Ë

	)

2932 
	#NVIC_ISER_SETENA_9
 ((
uöt32_t
)0x00000200Ë

	)

2933 
	#NVIC_ISER_SETENA_10
 ((
uöt32_t
)0x00000400Ë

	)

2934 
	#NVIC_ISER_SETENA_11
 ((
uöt32_t
)0x00000800Ë

	)

2935 
	#NVIC_ISER_SETENA_12
 ((
uöt32_t
)0x00001000Ë

	)

2936 
	#NVIC_ISER_SETENA_13
 ((
uöt32_t
)0x00002000Ë

	)

2937 
	#NVIC_ISER_SETENA_14
 ((
uöt32_t
)0x00004000Ë

	)

2938 
	#NVIC_ISER_SETENA_15
 ((
uöt32_t
)0x00008000Ë

	)

2939 
	#NVIC_ISER_SETENA_16
 ((
uöt32_t
)0x00010000Ë

	)

2940 
	#NVIC_ISER_SETENA_17
 ((
uöt32_t
)0x00020000Ë

	)

2941 
	#NVIC_ISER_SETENA_18
 ((
uöt32_t
)0x00040000Ë

	)

2942 
	#NVIC_ISER_SETENA_19
 ((
uöt32_t
)0x00080000Ë

	)

2943 
	#NVIC_ISER_SETENA_20
 ((
uöt32_t
)0x00100000Ë

	)

2944 
	#NVIC_ISER_SETENA_21
 ((
uöt32_t
)0x00200000Ë

	)

2945 
	#NVIC_ISER_SETENA_22
 ((
uöt32_t
)0x00400000Ë

	)

2946 
	#NVIC_ISER_SETENA_23
 ((
uöt32_t
)0x00800000Ë

	)

2947 
	#NVIC_ISER_SETENA_24
 ((
uöt32_t
)0x01000000Ë

	)

2948 
	#NVIC_ISER_SETENA_25
 ((
uöt32_t
)0x02000000Ë

	)

2949 
	#NVIC_ISER_SETENA_26
 ((
uöt32_t
)0x04000000Ë

	)

2950 
	#NVIC_ISER_SETENA_27
 ((
uöt32_t
)0x08000000Ë

	)

2951 
	#NVIC_ISER_SETENA_28
 ((
uöt32_t
)0x10000000Ë

	)

2952 
	#NVIC_ISER_SETENA_29
 ((
uöt32_t
)0x20000000Ë

	)

2953 
	#NVIC_ISER_SETENA_30
 ((
uöt32_t
)0x40000000Ë

	)

2954 
	#NVIC_ISER_SETENA_31
 ((
uöt32_t
)0x80000000Ë

	)

2957 
	#NVIC_ICER_CLRENA
 ((
uöt32_t
)0xFFFFFFFFË

	)

2958 
	#NVIC_ICER_CLRENA_0
 ((
uöt32_t
)0x00000001Ë

	)

2959 
	#NVIC_ICER_CLRENA_1
 ((
uöt32_t
)0x00000002Ë

	)

2960 
	#NVIC_ICER_CLRENA_2
 ((
uöt32_t
)0x00000004Ë

	)

2961 
	#NVIC_ICER_CLRENA_3
 ((
uöt32_t
)0x00000008Ë

	)

2962 
	#NVIC_ICER_CLRENA_4
 ((
uöt32_t
)0x00000010Ë

	)

2963 
	#NVIC_ICER_CLRENA_5
 ((
uöt32_t
)0x00000020Ë

	)

2964 
	#NVIC_ICER_CLRENA_6
 ((
uöt32_t
)0x00000040Ë

	)

2965 
	#NVIC_ICER_CLRENA_7
 ((
uöt32_t
)0x00000080Ë

	)

2966 
	#NVIC_ICER_CLRENA_8
 ((
uöt32_t
)0x00000100Ë

	)

2967 
	#NVIC_ICER_CLRENA_9
 ((
uöt32_t
)0x00000200Ë

	)

2968 
	#NVIC_ICER_CLRENA_10
 ((
uöt32_t
)0x00000400Ë

	)

2969 
	#NVIC_ICER_CLRENA_11
 ((
uöt32_t
)0x00000800Ë

	)

2970 
	#NVIC_ICER_CLRENA_12
 ((
uöt32_t
)0x00001000Ë

	)

2971 
	#NVIC_ICER_CLRENA_13
 ((
uöt32_t
)0x00002000Ë

	)

2972 
	#NVIC_ICER_CLRENA_14
 ((
uöt32_t
)0x00004000Ë

	)

2973 
	#NVIC_ICER_CLRENA_15
 ((
uöt32_t
)0x00008000Ë

	)

2974 
	#NVIC_ICER_CLRENA_16
 ((
uöt32_t
)0x00010000Ë

	)

2975 
	#NVIC_ICER_CLRENA_17
 ((
uöt32_t
)0x00020000Ë

	)

2976 
	#NVIC_ICER_CLRENA_18
 ((
uöt32_t
)0x00040000Ë

	)

2977 
	#NVIC_ICER_CLRENA_19
 ((
uöt32_t
)0x00080000Ë

	)

2978 
	#NVIC_ICER_CLRENA_20
 ((
uöt32_t
)0x00100000Ë

	)

2979 
	#NVIC_ICER_CLRENA_21
 ((
uöt32_t
)0x00200000Ë

	)

2980 
	#NVIC_ICER_CLRENA_22
 ((
uöt32_t
)0x00400000Ë

	)

2981 
	#NVIC_ICER_CLRENA_23
 ((
uöt32_t
)0x00800000Ë

	)

2982 
	#NVIC_ICER_CLRENA_24
 ((
uöt32_t
)0x01000000Ë

	)

2983 
	#NVIC_ICER_CLRENA_25
 ((
uöt32_t
)0x02000000Ë

	)

2984 
	#NVIC_ICER_CLRENA_26
 ((
uöt32_t
)0x04000000Ë

	)

2985 
	#NVIC_ICER_CLRENA_27
 ((
uöt32_t
)0x08000000Ë

	)

2986 
	#NVIC_ICER_CLRENA_28
 ((
uöt32_t
)0x10000000Ë

	)

2987 
	#NVIC_ICER_CLRENA_29
 ((
uöt32_t
)0x20000000Ë

	)

2988 
	#NVIC_ICER_CLRENA_30
 ((
uöt32_t
)0x40000000Ë

	)

2989 
	#NVIC_ICER_CLRENA_31
 ((
uöt32_t
)0x80000000Ë

	)

2992 
	#NVIC_ISPR_SETPEND
 ((
uöt32_t
)0xFFFFFFFFË

	)

2993 
	#NVIC_ISPR_SETPEND_0
 ((
uöt32_t
)0x00000001Ë

	)

2994 
	#NVIC_ISPR_SETPEND_1
 ((
uöt32_t
)0x00000002Ë

	)

2995 
	#NVIC_ISPR_SETPEND_2
 ((
uöt32_t
)0x00000004Ë

	)

2996 
	#NVIC_ISPR_SETPEND_3
 ((
uöt32_t
)0x00000008Ë

	)

2997 
	#NVIC_ISPR_SETPEND_4
 ((
uöt32_t
)0x00000010Ë

	)

2998 
	#NVIC_ISPR_SETPEND_5
 ((
uöt32_t
)0x00000020Ë

	)

2999 
	#NVIC_ISPR_SETPEND_6
 ((
uöt32_t
)0x00000040Ë

	)

3000 
	#NVIC_ISPR_SETPEND_7
 ((
uöt32_t
)0x00000080Ë

	)

3001 
	#NVIC_ISPR_SETPEND_8
 ((
uöt32_t
)0x00000100Ë

	)

3002 
	#NVIC_ISPR_SETPEND_9
 ((
uöt32_t
)0x00000200Ë

	)

3003 
	#NVIC_ISPR_SETPEND_10
 ((
uöt32_t
)0x00000400Ë

	)

3004 
	#NVIC_ISPR_SETPEND_11
 ((
uöt32_t
)0x00000800Ë

	)

3005 
	#NVIC_ISPR_SETPEND_12
 ((
uöt32_t
)0x00001000Ë

	)

3006 
	#NVIC_ISPR_SETPEND_13
 ((
uöt32_t
)0x00002000Ë

	)

3007 
	#NVIC_ISPR_SETPEND_14
 ((
uöt32_t
)0x00004000Ë

	)

3008 
	#NVIC_ISPR_SETPEND_15
 ((
uöt32_t
)0x00008000Ë

	)

3009 
	#NVIC_ISPR_SETPEND_16
 ((
uöt32_t
)0x00010000Ë

	)

3010 
	#NVIC_ISPR_SETPEND_17
 ((
uöt32_t
)0x00020000Ë

	)

3011 
	#NVIC_ISPR_SETPEND_18
 ((
uöt32_t
)0x00040000Ë

	)

3012 
	#NVIC_ISPR_SETPEND_19
 ((
uöt32_t
)0x00080000Ë

	)

3013 
	#NVIC_ISPR_SETPEND_20
 ((
uöt32_t
)0x00100000Ë

	)

3014 
	#NVIC_ISPR_SETPEND_21
 ((
uöt32_t
)0x00200000Ë

	)

3015 
	#NVIC_ISPR_SETPEND_22
 ((
uöt32_t
)0x00400000Ë

	)

3016 
	#NVIC_ISPR_SETPEND_23
 ((
uöt32_t
)0x00800000Ë

	)

3017 
	#NVIC_ISPR_SETPEND_24
 ((
uöt32_t
)0x01000000Ë

	)

3018 
	#NVIC_ISPR_SETPEND_25
 ((
uöt32_t
)0x02000000Ë

	)

3019 
	#NVIC_ISPR_SETPEND_26
 ((
uöt32_t
)0x04000000Ë

	)

3020 
	#NVIC_ISPR_SETPEND_27
 ((
uöt32_t
)0x08000000Ë

	)

3021 
	#NVIC_ISPR_SETPEND_28
 ((
uöt32_t
)0x10000000Ë

	)

3022 
	#NVIC_ISPR_SETPEND_29
 ((
uöt32_t
)0x20000000Ë

	)

3023 
	#NVIC_ISPR_SETPEND_30
 ((
uöt32_t
)0x40000000Ë

	)

3024 
	#NVIC_ISPR_SETPEND_31
 ((
uöt32_t
)0x80000000Ë

	)

3027 
	#NVIC_ICPR_CLRPEND
 ((
uöt32_t
)0xFFFFFFFFË

	)

3028 
	#NVIC_ICPR_CLRPEND_0
 ((
uöt32_t
)0x00000001Ë

	)

3029 
	#NVIC_ICPR_CLRPEND_1
 ((
uöt32_t
)0x00000002Ë

	)

3030 
	#NVIC_ICPR_CLRPEND_2
 ((
uöt32_t
)0x00000004Ë

	)

3031 
	#NVIC_ICPR_CLRPEND_3
 ((
uöt32_t
)0x00000008Ë

	)

3032 
	#NVIC_ICPR_CLRPEND_4
 ((
uöt32_t
)0x00000010Ë

	)

3033 
	#NVIC_ICPR_CLRPEND_5
 ((
uöt32_t
)0x00000020Ë

	)

3034 
	#NVIC_ICPR_CLRPEND_6
 ((
uöt32_t
)0x00000040Ë

	)

3035 
	#NVIC_ICPR_CLRPEND_7
 ((
uöt32_t
)0x00000080Ë

	)

3036 
	#NVIC_ICPR_CLRPEND_8
 ((
uöt32_t
)0x00000100Ë

	)

3037 
	#NVIC_ICPR_CLRPEND_9
 ((
uöt32_t
)0x00000200Ë

	)

3038 
	#NVIC_ICPR_CLRPEND_10
 ((
uöt32_t
)0x00000400Ë

	)

3039 
	#NVIC_ICPR_CLRPEND_11
 ((
uöt32_t
)0x00000800Ë

	)

3040 
	#NVIC_ICPR_CLRPEND_12
 ((
uöt32_t
)0x00001000Ë

	)

3041 
	#NVIC_ICPR_CLRPEND_13
 ((
uöt32_t
)0x00002000Ë

	)

3042 
	#NVIC_ICPR_CLRPEND_14
 ((
uöt32_t
)0x00004000Ë

	)

3043 
	#NVIC_ICPR_CLRPEND_15
 ((
uöt32_t
)0x00008000Ë

	)

3044 
	#NVIC_ICPR_CLRPEND_16
 ((
uöt32_t
)0x00010000Ë

	)

3045 
	#NVIC_ICPR_CLRPEND_17
 ((
uöt32_t
)0x00020000Ë

	)

3046 
	#NVIC_ICPR_CLRPEND_18
 ((
uöt32_t
)0x00040000Ë

	)

3047 
	#NVIC_ICPR_CLRPEND_19
 ((
uöt32_t
)0x00080000Ë

	)

3048 
	#NVIC_ICPR_CLRPEND_20
 ((
uöt32_t
)0x00100000Ë

	)

3049 
	#NVIC_ICPR_CLRPEND_21
 ((
uöt32_t
)0x00200000Ë

	)

3050 
	#NVIC_ICPR_CLRPEND_22
 ((
uöt32_t
)0x00400000Ë

	)

3051 
	#NVIC_ICPR_CLRPEND_23
 ((
uöt32_t
)0x00800000Ë

	)

3052 
	#NVIC_ICPR_CLRPEND_24
 ((
uöt32_t
)0x01000000Ë

	)

3053 
	#NVIC_ICPR_CLRPEND_25
 ((
uöt32_t
)0x02000000Ë

	)

3054 
	#NVIC_ICPR_CLRPEND_26
 ((
uöt32_t
)0x04000000Ë

	)

3055 
	#NVIC_ICPR_CLRPEND_27
 ((
uöt32_t
)0x08000000Ë

	)

3056 
	#NVIC_ICPR_CLRPEND_28
 ((
uöt32_t
)0x10000000Ë

	)

3057 
	#NVIC_ICPR_CLRPEND_29
 ((
uöt32_t
)0x20000000Ë

	)

3058 
	#NVIC_ICPR_CLRPEND_30
 ((
uöt32_t
)0x40000000Ë

	)

3059 
	#NVIC_ICPR_CLRPEND_31
 ((
uöt32_t
)0x80000000Ë

	)

3062 
	#NVIC_IABR_ACTIVE
 ((
uöt32_t
)0xFFFFFFFFË

	)

3063 
	#NVIC_IABR_ACTIVE_0
 ((
uöt32_t
)0x00000001Ë

	)

3064 
	#NVIC_IABR_ACTIVE_1
 ((
uöt32_t
)0x00000002Ë

	)

3065 
	#NVIC_IABR_ACTIVE_2
 ((
uöt32_t
)0x00000004Ë

	)

3066 
	#NVIC_IABR_ACTIVE_3
 ((
uöt32_t
)0x00000008Ë

	)

3067 
	#NVIC_IABR_ACTIVE_4
 ((
uöt32_t
)0x00000010Ë

	)

3068 
	#NVIC_IABR_ACTIVE_5
 ((
uöt32_t
)0x00000020Ë

	)

3069 
	#NVIC_IABR_ACTIVE_6
 ((
uöt32_t
)0x00000040Ë

	)

3070 
	#NVIC_IABR_ACTIVE_7
 ((
uöt32_t
)0x00000080Ë

	)

3071 
	#NVIC_IABR_ACTIVE_8
 ((
uöt32_t
)0x00000100Ë

	)

3072 
	#NVIC_IABR_ACTIVE_9
 ((
uöt32_t
)0x00000200Ë

	)

3073 
	#NVIC_IABR_ACTIVE_10
 ((
uöt32_t
)0x00000400Ë

	)

3074 
	#NVIC_IABR_ACTIVE_11
 ((
uöt32_t
)0x00000800Ë

	)

3075 
	#NVIC_IABR_ACTIVE_12
 ((
uöt32_t
)0x00001000Ë

	)

3076 
	#NVIC_IABR_ACTIVE_13
 ((
uöt32_t
)0x00002000Ë

	)

3077 
	#NVIC_IABR_ACTIVE_14
 ((
uöt32_t
)0x00004000Ë

	)

3078 
	#NVIC_IABR_ACTIVE_15
 ((
uöt32_t
)0x00008000Ë

	)

3079 
	#NVIC_IABR_ACTIVE_16
 ((
uöt32_t
)0x00010000Ë

	)

3080 
	#NVIC_IABR_ACTIVE_17
 ((
uöt32_t
)0x00020000Ë

	)

3081 
	#NVIC_IABR_ACTIVE_18
 ((
uöt32_t
)0x00040000Ë

	)

3082 
	#NVIC_IABR_ACTIVE_19
 ((
uöt32_t
)0x00080000Ë

	)

3083 
	#NVIC_IABR_ACTIVE_20
 ((
uöt32_t
)0x00100000Ë

	)

3084 
	#NVIC_IABR_ACTIVE_21
 ((
uöt32_t
)0x00200000Ë

	)

3085 
	#NVIC_IABR_ACTIVE_22
 ((
uöt32_t
)0x00400000Ë

	)

3086 
	#NVIC_IABR_ACTIVE_23
 ((
uöt32_t
)0x00800000Ë

	)

3087 
	#NVIC_IABR_ACTIVE_24
 ((
uöt32_t
)0x01000000Ë

	)

3088 
	#NVIC_IABR_ACTIVE_25
 ((
uöt32_t
)0x02000000Ë

	)

3089 
	#NVIC_IABR_ACTIVE_26
 ((
uöt32_t
)0x04000000Ë

	)

3090 
	#NVIC_IABR_ACTIVE_27
 ((
uöt32_t
)0x08000000Ë

	)

3091 
	#NVIC_IABR_ACTIVE_28
 ((
uöt32_t
)0x10000000Ë

	)

3092 
	#NVIC_IABR_ACTIVE_29
 ((
uöt32_t
)0x20000000Ë

	)

3093 
	#NVIC_IABR_ACTIVE_30
 ((
uöt32_t
)0x40000000Ë

	)

3094 
	#NVIC_IABR_ACTIVE_31
 ((
uöt32_t
)0x80000000Ë

	)

3097 
	#NVIC_IPR0_PRI_0
 ((
uöt32_t
)0x000000FFË

	)

3098 
	#NVIC_IPR0_PRI_1
 ((
uöt32_t
)0x0000FF00Ë

	)

3099 
	#NVIC_IPR0_PRI_2
 ((
uöt32_t
)0x00FF0000Ë

	)

3100 
	#NVIC_IPR0_PRI_3
 ((
uöt32_t
)0xFF000000Ë

	)

3103 
	#NVIC_IPR1_PRI_4
 ((
uöt32_t
)0x000000FFË

	)

3104 
	#NVIC_IPR1_PRI_5
 ((
uöt32_t
)0x0000FF00Ë

	)

3105 
	#NVIC_IPR1_PRI_6
 ((
uöt32_t
)0x00FF0000Ë

	)

3106 
	#NVIC_IPR1_PRI_7
 ((
uöt32_t
)0xFF000000Ë

	)

3109 
	#NVIC_IPR2_PRI_8
 ((
uöt32_t
)0x000000FFË

	)

3110 
	#NVIC_IPR2_PRI_9
 ((
uöt32_t
)0x0000FF00Ë

	)

3111 
	#NVIC_IPR2_PRI_10
 ((
uöt32_t
)0x00FF0000Ë

	)

3112 
	#NVIC_IPR2_PRI_11
 ((
uöt32_t
)0xFF000000Ë

	)

3115 
	#NVIC_IPR3_PRI_12
 ((
uöt32_t
)0x000000FFË

	)

3116 
	#NVIC_IPR3_PRI_13
 ((
uöt32_t
)0x0000FF00Ë

	)

3117 
	#NVIC_IPR3_PRI_14
 ((
uöt32_t
)0x00FF0000Ë

	)

3118 
	#NVIC_IPR3_PRI_15
 ((
uöt32_t
)0xFF000000Ë

	)

3121 
	#NVIC_IPR4_PRI_16
 ((
uöt32_t
)0x000000FFË

	)

3122 
	#NVIC_IPR4_PRI_17
 ((
uöt32_t
)0x0000FF00Ë

	)

3123 
	#NVIC_IPR4_PRI_18
 ((
uöt32_t
)0x00FF0000Ë

	)

3124 
	#NVIC_IPR4_PRI_19
 ((
uöt32_t
)0xFF000000Ë

	)

3127 
	#NVIC_IPR5_PRI_20
 ((
uöt32_t
)0x000000FFË

	)

3128 
	#NVIC_IPR5_PRI_21
 ((
uöt32_t
)0x0000FF00Ë

	)

3129 
	#NVIC_IPR5_PRI_22
 ((
uöt32_t
)0x00FF0000Ë

	)

3130 
	#NVIC_IPR5_PRI_23
 ((
uöt32_t
)0xFF000000Ë

	)

3133 
	#NVIC_IPR6_PRI_24
 ((
uöt32_t
)0x000000FFË

	)

3134 
	#NVIC_IPR6_PRI_25
 ((
uöt32_t
)0x0000FF00Ë

	)

3135 
	#NVIC_IPR6_PRI_26
 ((
uöt32_t
)0x00FF0000Ë

	)

3136 
	#NVIC_IPR6_PRI_27
 ((
uöt32_t
)0xFF000000Ë

	)

3139 
	#NVIC_IPR7_PRI_28
 ((
uöt32_t
)0x000000FFË

	)

3140 
	#NVIC_IPR7_PRI_29
 ((
uöt32_t
)0x0000FF00Ë

	)

3141 
	#NVIC_IPR7_PRI_30
 ((
uöt32_t
)0x00FF0000Ë

	)

3142 
	#NVIC_IPR7_PRI_31
 ((
uöt32_t
)0xFF000000Ë

	)

3145 
	#SCB_CPUID_REVISION
 ((
uöt32_t
)0x0000000FË

	)

3146 
	#SCB_CPUID_PARTNO
 ((
uöt32_t
)0x0000FFF0Ë

	)

3147 
	#SCB_CPUID_C⁄°™t
 ((
uöt32_t
)0x000F0000Ë

	)

3148 
	#SCB_CPUID_VARIANT
 ((
uöt32_t
)0x00F00000Ë

	)

3149 
	#SCB_CPUID_IMPLEMENTER
 ((
uöt32_t
)0xFF000000Ë

	)

3152 
	#SCB_ICSR_VECTACTIVE
 ((
uöt32_t
)0x000001FFË

	)

3153 
	#SCB_ICSR_RETTOBASE
 ((
uöt32_t
)0x00000800Ë

	)

3154 
	#SCB_ICSR_VECTPENDING
 ((
uöt32_t
)0x003FF000Ë

	)

3155 
	#SCB_ICSR_ISRPENDING
 ((
uöt32_t
)0x00400000Ë

	)

3156 
	#SCB_ICSR_ISRPREEMPT
 ((
uöt32_t
)0x00800000Ë

	)

3157 
	#SCB_ICSR_PENDSTCLR
 ((
uöt32_t
)0x02000000Ë

	)

3158 
	#SCB_ICSR_PENDSTSET
 ((
uöt32_t
)0x04000000Ë

	)

3159 
	#SCB_ICSR_PENDSVCLR
 ((
uöt32_t
)0x08000000Ë

	)

3160 
	#SCB_ICSR_PENDSVSET
 ((
uöt32_t
)0x10000000Ë

	)

3161 
	#SCB_ICSR_NMIPENDSET
 ((
uöt32_t
)0x80000000Ë

	)

3164 
	#SCB_VTOR_TBLOFF
 ((
uöt32_t
)0x1FFFFF80Ë

	)

3165 
	#SCB_VTOR_TBLBASE
 ((
uöt32_t
)0x20000000Ë

	)

3168 
	#SCB_AIRCR_VECTRESET
 ((
uöt32_t
)0x00000001Ë

	)

3169 
	#SCB_AIRCR_VECTCLRACTIVE
 ((
uöt32_t
)0x00000002Ë

	)

3170 
	#SCB_AIRCR_SYSRESETREQ
 ((
uöt32_t
)0x00000004Ë

	)

3172 
	#SCB_AIRCR_PRIGROUP
 ((
uöt32_t
)0x00000700Ë

	)

3173 
	#SCB_AIRCR_PRIGROUP_0
 ((
uöt32_t
)0x00000100Ë

	)

3174 
	#SCB_AIRCR_PRIGROUP_1
 ((
uöt32_t
)0x00000200Ë

	)

3175 
	#SCB_AIRCR_PRIGROUP_2
 ((
uöt32_t
)0x00000400Ë

	)

3178 
	#SCB_AIRCR_PRIGROUP0
 ((
uöt32_t
)0x00000000Ë

	)

3179 
	#SCB_AIRCR_PRIGROUP1
 ((
uöt32_t
)0x00000100Ë

	)

3180 
	#SCB_AIRCR_PRIGROUP2
 ((
uöt32_t
)0x00000200Ë

	)

3181 
	#SCB_AIRCR_PRIGROUP3
 ((
uöt32_t
)0x00000300Ë

	)

3182 
	#SCB_AIRCR_PRIGROUP4
 ((
uöt32_t
)0x00000400Ë

	)

3183 
	#SCB_AIRCR_PRIGROUP5
 ((
uöt32_t
)0x00000500Ë

	)

3184 
	#SCB_AIRCR_PRIGROUP6
 ((
uöt32_t
)0x00000600Ë

	)

3185 
	#SCB_AIRCR_PRIGROUP7
 ((
uöt32_t
)0x00000700Ë

	)

3187 
	#SCB_AIRCR_ENDIANESS
 ((
uöt32_t
)0x00008000Ë

	)

3188 
	#SCB_AIRCR_VECTKEY
 ((
uöt32_t
)0xFFFF0000Ë

	)

3191 
	#SCB_SCR_SLEEPONEXIT
 ((
uöt8_t
)0x02Ë

	)

3192 
	#SCB_SCR_SLEEPDEEP
 ((
uöt8_t
)0x04Ë

	)

3193 
	#SCB_SCR_SEVONPEND
 ((
uöt8_t
)0x10Ë

	)

3196 
	#SCB_CCR_NONBASETHRDENA
 ((
uöt16_t
)0x0001Ë

	)

3197 
	#SCB_CCR_USERSETMPEND
 ((
uöt16_t
)0x0002Ë

	)

3198 
	#SCB_CCR_UNALIGN_TRP
 ((
uöt16_t
)0x0008Ë

	)

3199 
	#SCB_CCR_DIV_0_TRP
 ((
uöt16_t
)0x0010Ë

	)

3200 
	#SCB_CCR_BFHFNMIGN
 ((
uöt16_t
)0x0100Ë

	)

3201 
	#SCB_CCR_STKALIGN
 ((
uöt16_t
)0x0200Ë

	)

3204 
	#SCB_SHPR_PRI_N
 ((
uöt32_t
)0x000000FFË

	)

3205 
	#SCB_SHPR_PRI_N1
 ((
uöt32_t
)0x0000FF00Ë

	)

3206 
	#SCB_SHPR_PRI_N2
 ((
uöt32_t
)0x00FF0000Ë

	)

3207 
	#SCB_SHPR_PRI_N3
 ((
uöt32_t
)0xFF000000Ë

	)

3210 
	#SCB_SHCSR_MEMFAULTACT
 ((
uöt32_t
)0x00000001Ë

	)

3211 
	#SCB_SHCSR_BUSFAULTACT
 ((
uöt32_t
)0x00000002Ë

	)

3212 
	#SCB_SHCSR_USGFAULTACT
 ((
uöt32_t
)0x00000008Ë

	)

3213 
	#SCB_SHCSR_SVCALLACT
 ((
uöt32_t
)0x00000080Ë

	)

3214 
	#SCB_SHCSR_MONITORACT
 ((
uöt32_t
)0x00000100Ë

	)

3215 
	#SCB_SHCSR_PENDSVACT
 ((
uöt32_t
)0x00000400Ë

	)

3216 
	#SCB_SHCSR_SYSTICKACT
 ((
uöt32_t
)0x00000800Ë

	)

3217 
	#SCB_SHCSR_USGFAULTPENDED
 ((
uöt32_t
)0x00001000Ë

	)

3218 
	#SCB_SHCSR_MEMFAULTPENDED
 ((
uöt32_t
)0x00002000Ë

	)

3219 
	#SCB_SHCSR_BUSFAULTPENDED
 ((
uöt32_t
)0x00004000Ë

	)

3220 
	#SCB_SHCSR_SVCALLPENDED
 ((
uöt32_t
)0x00008000Ë

	)

3221 
	#SCB_SHCSR_MEMFAULTENA
 ((
uöt32_t
)0x00010000Ë

	)

3222 
	#SCB_SHCSR_BUSFAULTENA
 ((
uöt32_t
)0x00020000Ë

	)

3223 
	#SCB_SHCSR_USGFAULTENA
 ((
uöt32_t
)0x00040000Ë

	)

3227 
	#SCB_CFSR_IACCVIOL
 ((
uöt32_t
)0x00000001Ë

	)

3228 
	#SCB_CFSR_DACCVIOL
 ((
uöt32_t
)0x00000002Ë

	)

3229 
	#SCB_CFSR_MUNSTKERR
 ((
uöt32_t
)0x00000008Ë

	)

3230 
	#SCB_CFSR_MSTKERR
 ((
uöt32_t
)0x00000010Ë

	)

3231 
	#SCB_CFSR_MMARVALID
 ((
uöt32_t
)0x00000080Ë

	)

3233 
	#SCB_CFSR_IBUSERR
 ((
uöt32_t
)0x00000100Ë

	)

3234 
	#SCB_CFSR_PRECISERR
 ((
uöt32_t
)0x00000200Ë

	)

3235 
	#SCB_CFSR_IMPRECISERR
 ((
uöt32_t
)0x00000400Ë

	)

3236 
	#SCB_CFSR_UNSTKERR
 ((
uöt32_t
)0x00000800Ë

	)

3237 
	#SCB_CFSR_STKERR
 ((
uöt32_t
)0x00001000Ë

	)

3238 
	#SCB_CFSR_BFARVALID
 ((
uöt32_t
)0x00008000Ë

	)

3240 
	#SCB_CFSR_UNDEFINSTR
 ((
uöt32_t
)0x00010000Ë

	)

3241 
	#SCB_CFSR_INVSTATE
 ((
uöt32_t
)0x00020000Ë

	)

3242 
	#SCB_CFSR_INVPC
 ((
uöt32_t
)0x00040000Ë

	)

3243 
	#SCB_CFSR_NOCP
 ((
uöt32_t
)0x00080000Ë

	)

3244 
	#SCB_CFSR_UNALIGNED
 ((
uöt32_t
)0x01000000Ë

	)

3245 
	#SCB_CFSR_DIVBYZERO
 ((
uöt32_t
)0x02000000Ë

	)

3248 
	#SCB_HFSR_VECTTBL
 ((
uöt32_t
)0x00000002Ë

	)

3249 
	#SCB_HFSR_FORCED
 ((
uöt32_t
)0x40000000Ë

	)

3250 
	#SCB_HFSR_DEBUGEVT
 ((
uöt32_t
)0x80000000Ë

	)

3253 
	#SCB_DFSR_HALTED
 ((
uöt8_t
)0x01Ë

	)

3254 
	#SCB_DFSR_BKPT
 ((
uöt8_t
)0x02Ë

	)

3255 
	#SCB_DFSR_DWTTRAP
 ((
uöt8_t
)0x04Ë

	)

3256 
	#SCB_DFSR_VCATCH
 ((
uöt8_t
)0x08Ë

	)

3257 
	#SCB_DFSR_EXTERNAL
 ((
uöt8_t
)0x10Ë

	)

3260 
	#SCB_MMFAR_ADDRESS
 ((
uöt32_t
)0xFFFFFFFFË

	)

3263 
	#SCB_BFAR_ADDRESS
 ((
uöt32_t
)0xFFFFFFFFË

	)

3266 
	#SCB_AFSR_IMPDEF
 ((
uöt32_t
)0xFFFFFFFFË

	)

3275 
	#EXTI_IMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

3276 
	#EXTI_IMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

3277 
	#EXTI_IMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

3278 
	#EXTI_IMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

3279 
	#EXTI_IMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

3280 
	#EXTI_IMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

3281 
	#EXTI_IMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

3282 
	#EXTI_IMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

3283 
	#EXTI_IMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

3284 
	#EXTI_IMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

3285 
	#EXTI_IMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

3286 
	#EXTI_IMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

3287 
	#EXTI_IMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

3288 
	#EXTI_IMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

3289 
	#EXTI_IMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

3290 
	#EXTI_IMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

3291 
	#EXTI_IMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

3292 
	#EXTI_IMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

3293 
	#EXTI_IMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

3294 
	#EXTI_IMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

3297 
	#EXTI_EMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

3298 
	#EXTI_EMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

3299 
	#EXTI_EMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

3300 
	#EXTI_EMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

3301 
	#EXTI_EMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

3302 
	#EXTI_EMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

3303 
	#EXTI_EMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

3304 
	#EXTI_EMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

3305 
	#EXTI_EMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

3306 
	#EXTI_EMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

3307 
	#EXTI_EMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

3308 
	#EXTI_EMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

3309 
	#EXTI_EMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

3310 
	#EXTI_EMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

3311 
	#EXTI_EMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

3312 
	#EXTI_EMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

3313 
	#EXTI_EMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

3314 
	#EXTI_EMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

3315 
	#EXTI_EMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

3316 
	#EXTI_EMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

3319 
	#EXTI_RTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

3320 
	#EXTI_RTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

3321 
	#EXTI_RTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

3322 
	#EXTI_RTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

3323 
	#EXTI_RTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

3324 
	#EXTI_RTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

3325 
	#EXTI_RTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

3326 
	#EXTI_RTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

3327 
	#EXTI_RTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

3328 
	#EXTI_RTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

3329 
	#EXTI_RTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

3330 
	#EXTI_RTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

3331 
	#EXTI_RTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

3332 
	#EXTI_RTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

3333 
	#EXTI_RTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

3334 
	#EXTI_RTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

3335 
	#EXTI_RTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

3336 
	#EXTI_RTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

3337 
	#EXTI_RTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

3338 
	#EXTI_RTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

3341 
	#EXTI_FTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

3342 
	#EXTI_FTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

3343 
	#EXTI_FTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

3344 
	#EXTI_FTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

3345 
	#EXTI_FTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

3346 
	#EXTI_FTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

3347 
	#EXTI_FTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

3348 
	#EXTI_FTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

3349 
	#EXTI_FTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

3350 
	#EXTI_FTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

3351 
	#EXTI_FTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

3352 
	#EXTI_FTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

3353 
	#EXTI_FTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

3354 
	#EXTI_FTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

3355 
	#EXTI_FTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

3356 
	#EXTI_FTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

3357 
	#EXTI_FTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

3358 
	#EXTI_FTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

3359 
	#EXTI_FTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

3360 
	#EXTI_FTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

3363 
	#EXTI_SWIER_SWIER0
 ((
uöt32_t
)0x00000001Ë

	)

3364 
	#EXTI_SWIER_SWIER1
 ((
uöt32_t
)0x00000002Ë

	)

3365 
	#EXTI_SWIER_SWIER2
 ((
uöt32_t
)0x00000004Ë

	)

3366 
	#EXTI_SWIER_SWIER3
 ((
uöt32_t
)0x00000008Ë

	)

3367 
	#EXTI_SWIER_SWIER4
 ((
uöt32_t
)0x00000010Ë

	)

3368 
	#EXTI_SWIER_SWIER5
 ((
uöt32_t
)0x00000020Ë

	)

3369 
	#EXTI_SWIER_SWIER6
 ((
uöt32_t
)0x00000040Ë

	)

3370 
	#EXTI_SWIER_SWIER7
 ((
uöt32_t
)0x00000080Ë

	)

3371 
	#EXTI_SWIER_SWIER8
 ((
uöt32_t
)0x00000100Ë

	)

3372 
	#EXTI_SWIER_SWIER9
 ((
uöt32_t
)0x00000200Ë

	)

3373 
	#EXTI_SWIER_SWIER10
 ((
uöt32_t
)0x00000400Ë

	)

3374 
	#EXTI_SWIER_SWIER11
 ((
uöt32_t
)0x00000800Ë

	)

3375 
	#EXTI_SWIER_SWIER12
 ((
uöt32_t
)0x00001000Ë

	)

3376 
	#EXTI_SWIER_SWIER13
 ((
uöt32_t
)0x00002000Ë

	)

3377 
	#EXTI_SWIER_SWIER14
 ((
uöt32_t
)0x00004000Ë

	)

3378 
	#EXTI_SWIER_SWIER15
 ((
uöt32_t
)0x00008000Ë

	)

3379 
	#EXTI_SWIER_SWIER16
 ((
uöt32_t
)0x00010000Ë

	)

3380 
	#EXTI_SWIER_SWIER17
 ((
uöt32_t
)0x00020000Ë

	)

3381 
	#EXTI_SWIER_SWIER18
 ((
uöt32_t
)0x00040000Ë

	)

3382 
	#EXTI_SWIER_SWIER19
 ((
uöt32_t
)0x00080000Ë

	)

3385 
	#EXTI_PR_PR0
 ((
uöt32_t
)0x00000001Ë

	)

3386 
	#EXTI_PR_PR1
 ((
uöt32_t
)0x00000002Ë

	)

3387 
	#EXTI_PR_PR2
 ((
uöt32_t
)0x00000004Ë

	)

3388 
	#EXTI_PR_PR3
 ((
uöt32_t
)0x00000008Ë

	)

3389 
	#EXTI_PR_PR4
 ((
uöt32_t
)0x00000010Ë

	)

3390 
	#EXTI_PR_PR5
 ((
uöt32_t
)0x00000020Ë

	)

3391 
	#EXTI_PR_PR6
 ((
uöt32_t
)0x00000040Ë

	)

3392 
	#EXTI_PR_PR7
 ((
uöt32_t
)0x00000080Ë

	)

3393 
	#EXTI_PR_PR8
 ((
uöt32_t
)0x00000100Ë

	)

3394 
	#EXTI_PR_PR9
 ((
uöt32_t
)0x00000200Ë

	)

3395 
	#EXTI_PR_PR10
 ((
uöt32_t
)0x00000400Ë

	)

3396 
	#EXTI_PR_PR11
 ((
uöt32_t
)0x00000800Ë

	)

3397 
	#EXTI_PR_PR12
 ((
uöt32_t
)0x00001000Ë

	)

3398 
	#EXTI_PR_PR13
 ((
uöt32_t
)0x00002000Ë

	)

3399 
	#EXTI_PR_PR14
 ((
uöt32_t
)0x00004000Ë

	)

3400 
	#EXTI_PR_PR15
 ((
uöt32_t
)0x00008000Ë

	)

3401 
	#EXTI_PR_PR16
 ((
uöt32_t
)0x00010000Ë

	)

3402 
	#EXTI_PR_PR17
 ((
uöt32_t
)0x00020000Ë

	)

3403 
	#EXTI_PR_PR18
 ((
uöt32_t
)0x00040000Ë

	)

3404 
	#EXTI_PR_PR19
 ((
uöt32_t
)0x00080000Ë

	)

3413 
	#DMA_ISR_GIF1
 ((
uöt32_t
)0x00000001Ë

	)

3414 
	#DMA_ISR_TCIF1
 ((
uöt32_t
)0x00000002Ë

	)

3415 
	#DMA_ISR_HTIF1
 ((
uöt32_t
)0x00000004Ë

	)

3416 
	#DMA_ISR_TEIF1
 ((
uöt32_t
)0x00000008Ë

	)

3417 
	#DMA_ISR_GIF2
 ((
uöt32_t
)0x00000010Ë

	)

3418 
	#DMA_ISR_TCIF2
 ((
uöt32_t
)0x00000020Ë

	)

3419 
	#DMA_ISR_HTIF2
 ((
uöt32_t
)0x00000040Ë

	)

3420 
	#DMA_ISR_TEIF2
 ((
uöt32_t
)0x00000080Ë

	)

3421 
	#DMA_ISR_GIF3
 ((
uöt32_t
)0x00000100Ë

	)

3422 
	#DMA_ISR_TCIF3
 ((
uöt32_t
)0x00000200Ë

	)

3423 
	#DMA_ISR_HTIF3
 ((
uöt32_t
)0x00000400Ë

	)

3424 
	#DMA_ISR_TEIF3
 ((
uöt32_t
)0x00000800Ë

	)

3425 
	#DMA_ISR_GIF4
 ((
uöt32_t
)0x00001000Ë

	)

3426 
	#DMA_ISR_TCIF4
 ((
uöt32_t
)0x00002000Ë

	)

3427 
	#DMA_ISR_HTIF4
 ((
uöt32_t
)0x00004000Ë

	)

3428 
	#DMA_ISR_TEIF4
 ((
uöt32_t
)0x00008000Ë

	)

3429 
	#DMA_ISR_GIF5
 ((
uöt32_t
)0x00010000Ë

	)

3430 
	#DMA_ISR_TCIF5
 ((
uöt32_t
)0x00020000Ë

	)

3431 
	#DMA_ISR_HTIF5
 ((
uöt32_t
)0x00040000Ë

	)

3432 
	#DMA_ISR_TEIF5
 ((
uöt32_t
)0x00080000Ë

	)

3433 
	#DMA_ISR_GIF6
 ((
uöt32_t
)0x00100000Ë

	)

3434 
	#DMA_ISR_TCIF6
 ((
uöt32_t
)0x00200000Ë

	)

3435 
	#DMA_ISR_HTIF6
 ((
uöt32_t
)0x00400000Ë

	)

3436 
	#DMA_ISR_TEIF6
 ((
uöt32_t
)0x00800000Ë

	)

3437 
	#DMA_ISR_GIF7
 ((
uöt32_t
)0x01000000Ë

	)

3438 
	#DMA_ISR_TCIF7
 ((
uöt32_t
)0x02000000Ë

	)

3439 
	#DMA_ISR_HTIF7
 ((
uöt32_t
)0x04000000Ë

	)

3440 
	#DMA_ISR_TEIF7
 ((
uöt32_t
)0x08000000Ë

	)

3443 
	#DMA_IFCR_CGIF1
 ((
uöt32_t
)0x00000001Ë

	)

3444 
	#DMA_IFCR_CTCIF1
 ((
uöt32_t
)0x00000002Ë

	)

3445 
	#DMA_IFCR_CHTIF1
 ((
uöt32_t
)0x00000004Ë

	)

3446 
	#DMA_IFCR_CTEIF1
 ((
uöt32_t
)0x00000008Ë

	)

3447 
	#DMA_IFCR_CGIF2
 ((
uöt32_t
)0x00000010Ë

	)

3448 
	#DMA_IFCR_CTCIF2
 ((
uöt32_t
)0x00000020Ë

	)

3449 
	#DMA_IFCR_CHTIF2
 ((
uöt32_t
)0x00000040Ë

	)

3450 
	#DMA_IFCR_CTEIF2
 ((
uöt32_t
)0x00000080Ë

	)

3451 
	#DMA_IFCR_CGIF3
 ((
uöt32_t
)0x00000100Ë

	)

3452 
	#DMA_IFCR_CTCIF3
 ((
uöt32_t
)0x00000200Ë

	)

3453 
	#DMA_IFCR_CHTIF3
 ((
uöt32_t
)0x00000400Ë

	)

3454 
	#DMA_IFCR_CTEIF3
 ((
uöt32_t
)0x00000800Ë

	)

3455 
	#DMA_IFCR_CGIF4
 ((
uöt32_t
)0x00001000Ë

	)

3456 
	#DMA_IFCR_CTCIF4
 ((
uöt32_t
)0x00002000Ë

	)

3457 
	#DMA_IFCR_CHTIF4
 ((
uöt32_t
)0x00004000Ë

	)

3458 
	#DMA_IFCR_CTEIF4
 ((
uöt32_t
)0x00008000Ë

	)

3459 
	#DMA_IFCR_CGIF5
 ((
uöt32_t
)0x00010000Ë

	)

3460 
	#DMA_IFCR_CTCIF5
 ((
uöt32_t
)0x00020000Ë

	)

3461 
	#DMA_IFCR_CHTIF5
 ((
uöt32_t
)0x00040000Ë

	)

3462 
	#DMA_IFCR_CTEIF5
 ((
uöt32_t
)0x00080000Ë

	)

3463 
	#DMA_IFCR_CGIF6
 ((
uöt32_t
)0x00100000Ë

	)

3464 
	#DMA_IFCR_CTCIF6
 ((
uöt32_t
)0x00200000Ë

	)

3465 
	#DMA_IFCR_CHTIF6
 ((
uöt32_t
)0x00400000Ë

	)

3466 
	#DMA_IFCR_CTEIF6
 ((
uöt32_t
)0x00800000Ë

	)

3467 
	#DMA_IFCR_CGIF7
 ((
uöt32_t
)0x01000000Ë

	)

3468 
	#DMA_IFCR_CTCIF7
 ((
uöt32_t
)0x02000000Ë

	)

3469 
	#DMA_IFCR_CHTIF7
 ((
uöt32_t
)0x04000000Ë

	)

3470 
	#DMA_IFCR_CTEIF7
 ((
uöt32_t
)0x08000000Ë

	)

3473 
	#DMA_CCR1_EN
 ((
uöt16_t
)0x0001Ë

	)

3474 
	#DMA_CCR1_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3475 
	#DMA_CCR1_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3476 
	#DMA_CCR1_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3477 
	#DMA_CCR1_DIR
 ((
uöt16_t
)0x0010Ë

	)

3478 
	#DMA_CCR1_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3479 
	#DMA_CCR1_PINC
 ((
uöt16_t
)0x0040Ë

	)

3480 
	#DMA_CCR1_MINC
 ((
uöt16_t
)0x0080Ë

	)

3482 
	#DMA_CCR1_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3483 
	#DMA_CCR1_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3484 
	#DMA_CCR1_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3486 
	#DMA_CCR1_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3487 
	#DMA_CCR1_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3488 
	#DMA_CCR1_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3490 
	#DMA_CCR1_PL
 ((
uöt16_t
)0x3000Ë

	)

3491 
	#DMA_CCR1_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3492 
	#DMA_CCR1_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3494 
	#DMA_CCR1_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3497 
	#DMA_CCR2_EN
 ((
uöt16_t
)0x0001Ë

	)

3498 
	#DMA_CCR2_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3499 
	#DMA_CCR2_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3500 
	#DMA_CCR2_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3501 
	#DMA_CCR2_DIR
 ((
uöt16_t
)0x0010Ë

	)

3502 
	#DMA_CCR2_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3503 
	#DMA_CCR2_PINC
 ((
uöt16_t
)0x0040Ë

	)

3504 
	#DMA_CCR2_MINC
 ((
uöt16_t
)0x0080Ë

	)

3506 
	#DMA_CCR2_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3507 
	#DMA_CCR2_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3508 
	#DMA_CCR2_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3510 
	#DMA_CCR2_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3511 
	#DMA_CCR2_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3512 
	#DMA_CCR2_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3514 
	#DMA_CCR2_PL
 ((
uöt16_t
)0x3000Ë

	)

3515 
	#DMA_CCR2_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3516 
	#DMA_CCR2_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3518 
	#DMA_CCR2_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3521 
	#DMA_CCR3_EN
 ((
uöt16_t
)0x0001Ë

	)

3522 
	#DMA_CCR3_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3523 
	#DMA_CCR3_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3524 
	#DMA_CCR3_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3525 
	#DMA_CCR3_DIR
 ((
uöt16_t
)0x0010Ë

	)

3526 
	#DMA_CCR3_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3527 
	#DMA_CCR3_PINC
 ((
uöt16_t
)0x0040Ë

	)

3528 
	#DMA_CCR3_MINC
 ((
uöt16_t
)0x0080Ë

	)

3530 
	#DMA_CCR3_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3531 
	#DMA_CCR3_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3532 
	#DMA_CCR3_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3534 
	#DMA_CCR3_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3535 
	#DMA_CCR3_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3536 
	#DMA_CCR3_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3538 
	#DMA_CCR3_PL
 ((
uöt16_t
)0x3000Ë

	)

3539 
	#DMA_CCR3_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3540 
	#DMA_CCR3_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3542 
	#DMA_CCR3_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3545 
	#DMA_CCR4_EN
 ((
uöt16_t
)0x0001Ë

	)

3546 
	#DMA_CCR4_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3547 
	#DMA_CCR4_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3548 
	#DMA_CCR4_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3549 
	#DMA_CCR4_DIR
 ((
uöt16_t
)0x0010Ë

	)

3550 
	#DMA_CCR4_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3551 
	#DMA_CCR4_PINC
 ((
uöt16_t
)0x0040Ë

	)

3552 
	#DMA_CCR4_MINC
 ((
uöt16_t
)0x0080Ë

	)

3554 
	#DMA_CCR4_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3555 
	#DMA_CCR4_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3556 
	#DMA_CCR4_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3558 
	#DMA_CCR4_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3559 
	#DMA_CCR4_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3560 
	#DMA_CCR4_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3562 
	#DMA_CCR4_PL
 ((
uöt16_t
)0x3000Ë

	)

3563 
	#DMA_CCR4_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3564 
	#DMA_CCR4_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3566 
	#DMA_CCR4_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3569 
	#DMA_CCR5_EN
 ((
uöt16_t
)0x0001Ë

	)

3570 
	#DMA_CCR5_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3571 
	#DMA_CCR5_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3572 
	#DMA_CCR5_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3573 
	#DMA_CCR5_DIR
 ((
uöt16_t
)0x0010Ë

	)

3574 
	#DMA_CCR5_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3575 
	#DMA_CCR5_PINC
 ((
uöt16_t
)0x0040Ë

	)

3576 
	#DMA_CCR5_MINC
 ((
uöt16_t
)0x0080Ë

	)

3578 
	#DMA_CCR5_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3579 
	#DMA_CCR5_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3580 
	#DMA_CCR5_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3582 
	#DMA_CCR5_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3583 
	#DMA_CCR5_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3584 
	#DMA_CCR5_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3586 
	#DMA_CCR5_PL
 ((
uöt16_t
)0x3000Ë

	)

3587 
	#DMA_CCR5_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3588 
	#DMA_CCR5_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3590 
	#DMA_CCR5_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3593 
	#DMA_CCR6_EN
 ((
uöt16_t
)0x0001Ë

	)

3594 
	#DMA_CCR6_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3595 
	#DMA_CCR6_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3596 
	#DMA_CCR6_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3597 
	#DMA_CCR6_DIR
 ((
uöt16_t
)0x0010Ë

	)

3598 
	#DMA_CCR6_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3599 
	#DMA_CCR6_PINC
 ((
uöt16_t
)0x0040Ë

	)

3600 
	#DMA_CCR6_MINC
 ((
uöt16_t
)0x0080Ë

	)

3602 
	#DMA_CCR6_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3603 
	#DMA_CCR6_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3604 
	#DMA_CCR6_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3606 
	#DMA_CCR6_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3607 
	#DMA_CCR6_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3608 
	#DMA_CCR6_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3610 
	#DMA_CCR6_PL
 ((
uöt16_t
)0x3000Ë

	)

3611 
	#DMA_CCR6_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3612 
	#DMA_CCR6_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3614 
	#DMA_CCR6_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3617 
	#DMA_CCR7_EN
 ((
uöt16_t
)0x0001Ë

	)

3618 
	#DMA_CCR7_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3619 
	#DMA_CCR7_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3620 
	#DMA_CCR7_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3621 
	#DMA_CCR7_DIR
 ((
uöt16_t
)0x0010Ë

	)

3622 
	#DMA_CCR7_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3623 
	#DMA_CCR7_PINC
 ((
uöt16_t
)0x0040Ë

	)

3624 
	#DMA_CCR7_MINC
 ((
uöt16_t
)0x0080Ë

	)

3626 
	#DMA_CCR7_PSIZE
 , ((
uöt16_t
)0x0300Ë

	)

3627 
	#DMA_CCR7_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3628 
	#DMA_CCR7_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3630 
	#DMA_CCR7_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3631 
	#DMA_CCR7_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3632 
	#DMA_CCR7_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3634 
	#DMA_CCR7_PL
 ((
uöt16_t
)0x3000Ë

	)

3635 
	#DMA_CCR7_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3636 
	#DMA_CCR7_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3638 
	#DMA_CCR7_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3641 
	#DMA_CNDTR1_NDT
 ((
uöt16_t
)0xFFFFË

	)

3644 
	#DMA_CNDTR2_NDT
 ((
uöt16_t
)0xFFFFË

	)

3647 
	#DMA_CNDTR3_NDT
 ((
uöt16_t
)0xFFFFË

	)

3650 
	#DMA_CNDTR4_NDT
 ((
uöt16_t
)0xFFFFË

	)

3653 
	#DMA_CNDTR5_NDT
 ((
uöt16_t
)0xFFFFË

	)

3656 
	#DMA_CNDTR6_NDT
 ((
uöt16_t
)0xFFFFË

	)

3659 
	#DMA_CNDTR7_NDT
 ((
uöt16_t
)0xFFFFË

	)

3662 
	#DMA_CPAR1_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3665 
	#DMA_CPAR2_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3668 
	#DMA_CPAR3_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3672 
	#DMA_CPAR4_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3675 
	#DMA_CPAR5_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3678 
	#DMA_CPAR6_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3682 
	#DMA_CPAR7_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3685 
	#DMA_CMAR1_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3688 
	#DMA_CMAR2_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3691 
	#DMA_CMAR3_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3695 
	#DMA_CMAR4_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3698 
	#DMA_CMAR5_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3701 
	#DMA_CMAR6_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3704 
	#DMA_CMAR7_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3713 
	#ADC_SR_AWD
 ((
uöt8_t
)0x01Ë

	)

3714 
	#ADC_SR_EOC
 ((
uöt8_t
)0x02Ë

	)

3715 
	#ADC_SR_JEOC
 ((
uöt8_t
)0x04Ë

	)

3716 
	#ADC_SR_JSTRT
 ((
uöt8_t
)0x08Ë

	)

3717 
	#ADC_SR_STRT
 ((
uöt8_t
)0x10Ë

	)

3720 
	#ADC_CR1_AWDCH
 ((
uöt32_t
)0x0000001FË

	)

3721 
	#ADC_CR1_AWDCH_0
 ((
uöt32_t
)0x00000001Ë

	)

3722 
	#ADC_CR1_AWDCH_1
 ((
uöt32_t
)0x00000002Ë

	)

3723 
	#ADC_CR1_AWDCH_2
 ((
uöt32_t
)0x00000004Ë

	)

3724 
	#ADC_CR1_AWDCH_3
 ((
uöt32_t
)0x00000008Ë

	)

3725 
	#ADC_CR1_AWDCH_4
 ((
uöt32_t
)0x00000010Ë

	)

3727 
	#ADC_CR1_EOCIE
 ((
uöt32_t
)0x00000020Ë

	)

3728 
	#ADC_CR1_AWDIE
 ((
uöt32_t
)0x00000040Ë

	)

3729 
	#ADC_CR1_JEOCIE
 ((
uöt32_t
)0x00000080Ë

	)

3730 
	#ADC_CR1_SCAN
 ((
uöt32_t
)0x00000100Ë

	)

3731 
	#ADC_CR1_AWDSGL
 ((
uöt32_t
)0x00000200Ë

	)

3732 
	#ADC_CR1_JAUTO
 ((
uöt32_t
)0x00000400Ë

	)

3733 
	#ADC_CR1_DISCEN
 ((
uöt32_t
)0x00000800Ë

	)

3734 
	#ADC_CR1_JDISCEN
 ((
uöt32_t
)0x00001000Ë

	)

3736 
	#ADC_CR1_DISCNUM
 ((
uöt32_t
)0x0000E000Ë

	)

3737 
	#ADC_CR1_DISCNUM_0
 ((
uöt32_t
)0x00002000Ë

	)

3738 
	#ADC_CR1_DISCNUM_1
 ((
uöt32_t
)0x00004000Ë

	)

3739 
	#ADC_CR1_DISCNUM_2
 ((
uöt32_t
)0x00008000Ë

	)

3741 
	#ADC_CR1_DUALMOD
 ((
uöt32_t
)0x000F0000Ë

	)

3742 
	#ADC_CR1_DUALMOD_0
 ((
uöt32_t
)0x00010000Ë

	)

3743 
	#ADC_CR1_DUALMOD_1
 ((
uöt32_t
)0x00020000Ë

	)

3744 
	#ADC_CR1_DUALMOD_2
 ((
uöt32_t
)0x00040000Ë

	)

3745 
	#ADC_CR1_DUALMOD_3
 ((
uöt32_t
)0x00080000Ë

	)

3747 
	#ADC_CR1_JAWDEN
 ((
uöt32_t
)0x00400000Ë

	)

3748 
	#ADC_CR1_AWDEN
 ((
uöt32_t
)0x00800000Ë

	)

3752 
	#ADC_CR2_ADON
 ((
uöt32_t
)0x00000001Ë

	)

3753 
	#ADC_CR2_CONT
 ((
uöt32_t
)0x00000002Ë

	)

3754 
	#ADC_CR2_CAL
 ((
uöt32_t
)0x00000004Ë

	)

3755 
	#ADC_CR2_RSTCAL
 ((
uöt32_t
)0x00000008Ë

	)

3756 
	#ADC_CR2_DMA
 ((
uöt32_t
)0x00000100Ë

	)

3757 
	#ADC_CR2_ALIGN
 ((
uöt32_t
)0x00000800Ë

	)

3759 
	#ADC_CR2_JEXTSEL
 ((
uöt32_t
)0x00007000Ë

	)

3760 
	#ADC_CR2_JEXTSEL_0
 ((
uöt32_t
)0x00001000Ë

	)

3761 
	#ADC_CR2_JEXTSEL_1
 ((
uöt32_t
)0x00002000Ë

	)

3762 
	#ADC_CR2_JEXTSEL_2
 ((
uöt32_t
)0x00004000Ë

	)

3764 
	#ADC_CR2_JEXTTRIG
 ((
uöt32_t
)0x00008000Ë

	)

3766 
	#ADC_CR2_EXTSEL
 ((
uöt32_t
)0x000E0000Ë

	)

3767 
	#ADC_CR2_EXTSEL_0
 ((
uöt32_t
)0x00020000Ë

	)

3768 
	#ADC_CR2_EXTSEL_1
 ((
uöt32_t
)0x00040000Ë

	)

3769 
	#ADC_CR2_EXTSEL_2
 ((
uöt32_t
)0x00080000Ë

	)

3771 
	#ADC_CR2_EXTTRIG
 ((
uöt32_t
)0x00100000Ë

	)

3772 
	#ADC_CR2_JSWSTART
 ((
uöt32_t
)0x00200000Ë

	)

3773 
	#ADC_CR2_SWSTART
 ((
uöt32_t
)0x00400000Ë

	)

3774 
	#ADC_CR2_TSVREFE
 ((
uöt32_t
)0x00800000Ë

	)

3777 
	#ADC_SMPR1_SMP10
 ((
uöt32_t
)0x00000007Ë

	)

3778 
	#ADC_SMPR1_SMP10_0
 ((
uöt32_t
)0x00000001Ë

	)

3779 
	#ADC_SMPR1_SMP10_1
 ((
uöt32_t
)0x00000002Ë

	)

3780 
	#ADC_SMPR1_SMP10_2
 ((
uöt32_t
)0x00000004Ë

	)

3782 
	#ADC_SMPR1_SMP11
 ((
uöt32_t
)0x00000038Ë

	)

3783 
	#ADC_SMPR1_SMP11_0
 ((
uöt32_t
)0x00000008Ë

	)

3784 
	#ADC_SMPR1_SMP11_1
 ((
uöt32_t
)0x00000010Ë

	)

3785 
	#ADC_SMPR1_SMP11_2
 ((
uöt32_t
)0x00000020Ë

	)

3787 
	#ADC_SMPR1_SMP12
 ((
uöt32_t
)0x000001C0Ë

	)

3788 
	#ADC_SMPR1_SMP12_0
 ((
uöt32_t
)0x00000040Ë

	)

3789 
	#ADC_SMPR1_SMP12_1
 ((
uöt32_t
)0x00000080Ë

	)

3790 
	#ADC_SMPR1_SMP12_2
 ((
uöt32_t
)0x00000100Ë

	)

3792 
	#ADC_SMPR1_SMP13
 ((
uöt32_t
)0x00000E00Ë

	)

3793 
	#ADC_SMPR1_SMP13_0
 ((
uöt32_t
)0x00000200Ë

	)

3794 
	#ADC_SMPR1_SMP13_1
 ((
uöt32_t
)0x00000400Ë

	)

3795 
	#ADC_SMPR1_SMP13_2
 ((
uöt32_t
)0x00000800Ë

	)

3797 
	#ADC_SMPR1_SMP14
 ((
uöt32_t
)0x00007000Ë

	)

3798 
	#ADC_SMPR1_SMP14_0
 ((
uöt32_t
)0x00001000Ë

	)

3799 
	#ADC_SMPR1_SMP14_1
 ((
uöt32_t
)0x00002000Ë

	)

3800 
	#ADC_SMPR1_SMP14_2
 ((
uöt32_t
)0x00004000Ë

	)

3802 
	#ADC_SMPR1_SMP15
 ((
uöt32_t
)0x00038000Ë

	)

3803 
	#ADC_SMPR1_SMP15_0
 ((
uöt32_t
)0x00008000Ë

	)

3804 
	#ADC_SMPR1_SMP15_1
 ((
uöt32_t
)0x00010000Ë

	)

3805 
	#ADC_SMPR1_SMP15_2
 ((
uöt32_t
)0x00020000Ë

	)

3807 
	#ADC_SMPR1_SMP16
 ((
uöt32_t
)0x001C0000Ë

	)

3808 
	#ADC_SMPR1_SMP16_0
 ((
uöt32_t
)0x00040000Ë

	)

3809 
	#ADC_SMPR1_SMP16_1
 ((
uöt32_t
)0x00080000Ë

	)

3810 
	#ADC_SMPR1_SMP16_2
 ((
uöt32_t
)0x00100000Ë

	)

3812 
	#ADC_SMPR1_SMP17
 ((
uöt32_t
)0x00E00000Ë

	)

3813 
	#ADC_SMPR1_SMP17_0
 ((
uöt32_t
)0x00200000Ë

	)

3814 
	#ADC_SMPR1_SMP17_1
 ((
uöt32_t
)0x00400000Ë

	)

3815 
	#ADC_SMPR1_SMP17_2
 ((
uöt32_t
)0x00800000Ë

	)

3818 
	#ADC_SMPR2_SMP0
 ((
uöt32_t
)0x00000007Ë

	)

3819 
	#ADC_SMPR2_SMP0_0
 ((
uöt32_t
)0x00000001Ë

	)

3820 
	#ADC_SMPR2_SMP0_1
 ((
uöt32_t
)0x00000002Ë

	)

3821 
	#ADC_SMPR2_SMP0_2
 ((
uöt32_t
)0x00000004Ë

	)

3823 
	#ADC_SMPR2_SMP1
 ((
uöt32_t
)0x00000038Ë

	)

3824 
	#ADC_SMPR2_SMP1_0
 ((
uöt32_t
)0x00000008Ë

	)

3825 
	#ADC_SMPR2_SMP1_1
 ((
uöt32_t
)0x00000010Ë

	)

3826 
	#ADC_SMPR2_SMP1_2
 ((
uöt32_t
)0x00000020Ë

	)

3828 
	#ADC_SMPR2_SMP2
 ((
uöt32_t
)0x000001C0Ë

	)

3829 
	#ADC_SMPR2_SMP2_0
 ((
uöt32_t
)0x00000040Ë

	)

3830 
	#ADC_SMPR2_SMP2_1
 ((
uöt32_t
)0x00000080Ë

	)

3831 
	#ADC_SMPR2_SMP2_2
 ((
uöt32_t
)0x00000100Ë

	)

3833 
	#ADC_SMPR2_SMP3
 ((
uöt32_t
)0x00000E00Ë

	)

3834 
	#ADC_SMPR2_SMP3_0
 ((
uöt32_t
)0x00000200Ë

	)

3835 
	#ADC_SMPR2_SMP3_1
 ((
uöt32_t
)0x00000400Ë

	)

3836 
	#ADC_SMPR2_SMP3_2
 ((
uöt32_t
)0x00000800Ë

	)

3838 
	#ADC_SMPR2_SMP4
 ((
uöt32_t
)0x00007000Ë

	)

3839 
	#ADC_SMPR2_SMP4_0
 ((
uöt32_t
)0x00001000Ë

	)

3840 
	#ADC_SMPR2_SMP4_1
 ((
uöt32_t
)0x00002000Ë

	)

3841 
	#ADC_SMPR2_SMP4_2
 ((
uöt32_t
)0x00004000Ë

	)

3843 
	#ADC_SMPR2_SMP5
 ((
uöt32_t
)0x00038000Ë

	)

3844 
	#ADC_SMPR2_SMP5_0
 ((
uöt32_t
)0x00008000Ë

	)

3845 
	#ADC_SMPR2_SMP5_1
 ((
uöt32_t
)0x00010000Ë

	)

3846 
	#ADC_SMPR2_SMP5_2
 ((
uöt32_t
)0x00020000Ë

	)

3848 
	#ADC_SMPR2_SMP6
 ((
uöt32_t
)0x001C0000Ë

	)

3849 
	#ADC_SMPR2_SMP6_0
 ((
uöt32_t
)0x00040000Ë

	)

3850 
	#ADC_SMPR2_SMP6_1
 ((
uöt32_t
)0x00080000Ë

	)

3851 
	#ADC_SMPR2_SMP6_2
 ((
uöt32_t
)0x00100000Ë

	)

3853 
	#ADC_SMPR2_SMP7
 ((
uöt32_t
)0x00E00000Ë

	)

3854 
	#ADC_SMPR2_SMP7_0
 ((
uöt32_t
)0x00200000Ë

	)

3855 
	#ADC_SMPR2_SMP7_1
 ((
uöt32_t
)0x00400000Ë

	)

3856 
	#ADC_SMPR2_SMP7_2
 ((
uöt32_t
)0x00800000Ë

	)

3858 
	#ADC_SMPR2_SMP8
 ((
uöt32_t
)0x07000000Ë

	)

3859 
	#ADC_SMPR2_SMP8_0
 ((
uöt32_t
)0x01000000Ë

	)

3860 
	#ADC_SMPR2_SMP8_1
 ((
uöt32_t
)0x02000000Ë

	)

3861 
	#ADC_SMPR2_SMP8_2
 ((
uöt32_t
)0x04000000Ë

	)

3863 
	#ADC_SMPR2_SMP9
 ((
uöt32_t
)0x38000000Ë

	)

3864 
	#ADC_SMPR2_SMP9_0
 ((
uöt32_t
)0x08000000Ë

	)

3865 
	#ADC_SMPR2_SMP9_1
 ((
uöt32_t
)0x10000000Ë

	)

3866 
	#ADC_SMPR2_SMP9_2
 ((
uöt32_t
)0x20000000Ë

	)

3869 
	#ADC_JOFR1_JOFFSET1
 ((
uöt16_t
)0x0FFFË

	)

3872 
	#ADC_JOFR2_JOFFSET2
 ((
uöt16_t
)0x0FFFË

	)

3875 
	#ADC_JOFR3_JOFFSET3
 ((
uöt16_t
)0x0FFFË

	)

3878 
	#ADC_JOFR4_JOFFSET4
 ((
uöt16_t
)0x0FFFË

	)

3881 
	#ADC_HTR_HT
 ((
uöt16_t
)0x0FFFË

	)

3884 
	#ADC_LTR_LT
 ((
uöt16_t
)0x0FFFË

	)

3887 
	#ADC_SQR1_SQ13
 ((
uöt32_t
)0x0000001FË

	)

3888 
	#ADC_SQR1_SQ13_0
 ((
uöt32_t
)0x00000001Ë

	)

3889 
	#ADC_SQR1_SQ13_1
 ((
uöt32_t
)0x00000002Ë

	)

3890 
	#ADC_SQR1_SQ13_2
 ((
uöt32_t
)0x00000004Ë

	)

3891 
	#ADC_SQR1_SQ13_3
 ((
uöt32_t
)0x00000008Ë

	)

3892 
	#ADC_SQR1_SQ13_4
 ((
uöt32_t
)0x00000010Ë

	)

3894 
	#ADC_SQR1_SQ14
 ((
uöt32_t
)0x000003E0Ë

	)

3895 
	#ADC_SQR1_SQ14_0
 ((
uöt32_t
)0x00000020Ë

	)

3896 
	#ADC_SQR1_SQ14_1
 ((
uöt32_t
)0x00000040Ë

	)

3897 
	#ADC_SQR1_SQ14_2
 ((
uöt32_t
)0x00000080Ë

	)

3898 
	#ADC_SQR1_SQ14_3
 ((
uöt32_t
)0x00000100Ë

	)

3899 
	#ADC_SQR1_SQ14_4
 ((
uöt32_t
)0x00000200Ë

	)

3901 
	#ADC_SQR1_SQ15
 ((
uöt32_t
)0x00007C00Ë

	)

3902 
	#ADC_SQR1_SQ15_0
 ((
uöt32_t
)0x00000400Ë

	)

3903 
	#ADC_SQR1_SQ15_1
 ((
uöt32_t
)0x00000800Ë

	)

3904 
	#ADC_SQR1_SQ15_2
 ((
uöt32_t
)0x00001000Ë

	)

3905 
	#ADC_SQR1_SQ15_3
 ((
uöt32_t
)0x00002000Ë

	)

3906 
	#ADC_SQR1_SQ15_4
 ((
uöt32_t
)0x00004000Ë

	)

3908 
	#ADC_SQR1_SQ16
 ((
uöt32_t
)0x000F8000Ë

	)

3909 
	#ADC_SQR1_SQ16_0
 ((
uöt32_t
)0x00008000Ë

	)

3910 
	#ADC_SQR1_SQ16_1
 ((
uöt32_t
)0x00010000Ë

	)

3911 
	#ADC_SQR1_SQ16_2
 ((
uöt32_t
)0x00020000Ë

	)

3912 
	#ADC_SQR1_SQ16_3
 ((
uöt32_t
)0x00040000Ë

	)

3913 
	#ADC_SQR1_SQ16_4
 ((
uöt32_t
)0x00080000Ë

	)

3915 
	#ADC_SQR1_L
 ((
uöt32_t
)0x00F00000Ë

	)

3916 
	#ADC_SQR1_L_0
 ((
uöt32_t
)0x00100000Ë

	)

3917 
	#ADC_SQR1_L_1
 ((
uöt32_t
)0x00200000Ë

	)

3918 
	#ADC_SQR1_L_2
 ((
uöt32_t
)0x00400000Ë

	)

3919 
	#ADC_SQR1_L_3
 ((
uöt32_t
)0x00800000Ë

	)

3922 
	#ADC_SQR2_SQ7
 ((
uöt32_t
)0x0000001FË

	)

3923 
	#ADC_SQR2_SQ7_0
 ((
uöt32_t
)0x00000001Ë

	)

3924 
	#ADC_SQR2_SQ7_1
 ((
uöt32_t
)0x00000002Ë

	)

3925 
	#ADC_SQR2_SQ7_2
 ((
uöt32_t
)0x00000004Ë

	)

3926 
	#ADC_SQR2_SQ7_3
 ((
uöt32_t
)0x00000008Ë

	)

3927 
	#ADC_SQR2_SQ7_4
 ((
uöt32_t
)0x00000010Ë

	)

3929 
	#ADC_SQR2_SQ8
 ((
uöt32_t
)0x000003E0Ë

	)

3930 
	#ADC_SQR2_SQ8_0
 ((
uöt32_t
)0x00000020Ë

	)

3931 
	#ADC_SQR2_SQ8_1
 ((
uöt32_t
)0x00000040Ë

	)

3932 
	#ADC_SQR2_SQ8_2
 ((
uöt32_t
)0x00000080Ë

	)

3933 
	#ADC_SQR2_SQ8_3
 ((
uöt32_t
)0x00000100Ë

	)

3934 
	#ADC_SQR2_SQ8_4
 ((
uöt32_t
)0x00000200Ë

	)

3936 
	#ADC_SQR2_SQ9
 ((
uöt32_t
)0x00007C00Ë

	)

3937 
	#ADC_SQR2_SQ9_0
 ((
uöt32_t
)0x00000400Ë

	)

3938 
	#ADC_SQR2_SQ9_1
 ((
uöt32_t
)0x00000800Ë

	)

3939 
	#ADC_SQR2_SQ9_2
 ((
uöt32_t
)0x00001000Ë

	)

3940 
	#ADC_SQR2_SQ9_3
 ((
uöt32_t
)0x00002000Ë

	)

3941 
	#ADC_SQR2_SQ9_4
 ((
uöt32_t
)0x00004000Ë

	)

3943 
	#ADC_SQR2_SQ10
 ((
uöt32_t
)0x000F8000Ë

	)

3944 
	#ADC_SQR2_SQ10_0
 ((
uöt32_t
)0x00008000Ë

	)

3945 
	#ADC_SQR2_SQ10_1
 ((
uöt32_t
)0x00010000Ë

	)

3946 
	#ADC_SQR2_SQ10_2
 ((
uöt32_t
)0x00020000Ë

	)

3947 
	#ADC_SQR2_SQ10_3
 ((
uöt32_t
)0x00040000Ë

	)

3948 
	#ADC_SQR2_SQ10_4
 ((
uöt32_t
)0x00080000Ë

	)

3950 
	#ADC_SQR2_SQ11
 ((
uöt32_t
)0x01F00000Ë

	)

3951 
	#ADC_SQR2_SQ11_0
 ((
uöt32_t
)0x00100000Ë

	)

3952 
	#ADC_SQR2_SQ11_1
 ((
uöt32_t
)0x00200000Ë

	)

3953 
	#ADC_SQR2_SQ11_2
 ((
uöt32_t
)0x00400000Ë

	)

3954 
	#ADC_SQR2_SQ11_3
 ((
uöt32_t
)0x00800000Ë

	)

3955 
	#ADC_SQR2_SQ11_4
 ((
uöt32_t
)0x01000000Ë

	)

3957 
	#ADC_SQR2_SQ12
 ((
uöt32_t
)0x3E000000Ë

	)

3958 
	#ADC_SQR2_SQ12_0
 ((
uöt32_t
)0x02000000Ë

	)

3959 
	#ADC_SQR2_SQ12_1
 ((
uöt32_t
)0x04000000Ë

	)

3960 
	#ADC_SQR2_SQ12_2
 ((
uöt32_t
)0x08000000Ë

	)

3961 
	#ADC_SQR2_SQ12_3
 ((
uöt32_t
)0x10000000Ë

	)

3962 
	#ADC_SQR2_SQ12_4
 ((
uöt32_t
)0x20000000Ë

	)

3965 
	#ADC_SQR3_SQ1
 ((
uöt32_t
)0x0000001FË

	)

3966 
	#ADC_SQR3_SQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

3967 
	#ADC_SQR3_SQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

3968 
	#ADC_SQR3_SQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

3969 
	#ADC_SQR3_SQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

3970 
	#ADC_SQR3_SQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

3972 
	#ADC_SQR3_SQ2
 ((
uöt32_t
)0x000003E0Ë

	)

3973 
	#ADC_SQR3_SQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

3974 
	#ADC_SQR3_SQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

3975 
	#ADC_SQR3_SQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

3976 
	#ADC_SQR3_SQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

3977 
	#ADC_SQR3_SQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

3979 
	#ADC_SQR3_SQ3
 ((
uöt32_t
)0x00007C00Ë

	)

3980 
	#ADC_SQR3_SQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

3981 
	#ADC_SQR3_SQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

3982 
	#ADC_SQR3_SQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

3983 
	#ADC_SQR3_SQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

3984 
	#ADC_SQR3_SQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

3986 
	#ADC_SQR3_SQ4
 ((
uöt32_t
)0x000F8000Ë

	)

3987 
	#ADC_SQR3_SQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

3988 
	#ADC_SQR3_SQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

3989 
	#ADC_SQR3_SQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

3990 
	#ADC_SQR3_SQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

3991 
	#ADC_SQR3_SQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

3993 
	#ADC_SQR3_SQ5
 ((
uöt32_t
)0x01F00000Ë

	)

3994 
	#ADC_SQR3_SQ5_0
 ((
uöt32_t
)0x00100000Ë

	)

3995 
	#ADC_SQR3_SQ5_1
 ((
uöt32_t
)0x00200000Ë

	)

3996 
	#ADC_SQR3_SQ5_2
 ((
uöt32_t
)0x00400000Ë

	)

3997 
	#ADC_SQR3_SQ5_3
 ((
uöt32_t
)0x00800000Ë

	)

3998 
	#ADC_SQR3_SQ5_4
 ((
uöt32_t
)0x01000000Ë

	)

4000 
	#ADC_SQR3_SQ6
 ((
uöt32_t
)0x3E000000Ë

	)

4001 
	#ADC_SQR3_SQ6_0
 ((
uöt32_t
)0x02000000Ë

	)

4002 
	#ADC_SQR3_SQ6_1
 ((
uöt32_t
)0x04000000Ë

	)

4003 
	#ADC_SQR3_SQ6_2
 ((
uöt32_t
)0x08000000Ë

	)

4004 
	#ADC_SQR3_SQ6_3
 ((
uöt32_t
)0x10000000Ë

	)

4005 
	#ADC_SQR3_SQ6_4
 ((
uöt32_t
)0x20000000Ë

	)

4008 
	#ADC_JSQR_JSQ1
 ((
uöt32_t
)0x0000001FË

	)

4009 
	#ADC_JSQR_JSQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

4010 
	#ADC_JSQR_JSQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

4011 
	#ADC_JSQR_JSQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

4012 
	#ADC_JSQR_JSQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

4013 
	#ADC_JSQR_JSQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

4015 
	#ADC_JSQR_JSQ2
 ((
uöt32_t
)0x000003E0Ë

	)

4016 
	#ADC_JSQR_JSQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

4017 
	#ADC_JSQR_JSQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

4018 
	#ADC_JSQR_JSQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

4019 
	#ADC_JSQR_JSQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

4020 
	#ADC_JSQR_JSQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

4022 
	#ADC_JSQR_JSQ3
 ((
uöt32_t
)0x00007C00Ë

	)

4023 
	#ADC_JSQR_JSQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

4024 
	#ADC_JSQR_JSQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

4025 
	#ADC_JSQR_JSQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

4026 
	#ADC_JSQR_JSQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

4027 
	#ADC_JSQR_JSQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

4029 
	#ADC_JSQR_JSQ4
 ((
uöt32_t
)0x000F8000Ë

	)

4030 
	#ADC_JSQR_JSQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

4031 
	#ADC_JSQR_JSQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

4032 
	#ADC_JSQR_JSQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

4033 
	#ADC_JSQR_JSQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

4034 
	#ADC_JSQR_JSQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

4036 
	#ADC_JSQR_JL
 ((
uöt32_t
)0x00300000Ë

	)

4037 
	#ADC_JSQR_JL_0
 ((
uöt32_t
)0x00100000Ë

	)

4038 
	#ADC_JSQR_JL_1
 ((
uöt32_t
)0x00200000Ë

	)

4041 
	#ADC_JDR1_JDATA
 ((
uöt16_t
)0xFFFFË

	)

4044 
	#ADC_JDR2_JDATA
 ((
uöt16_t
)0xFFFFË

	)

4047 
	#ADC_JDR3_JDATA
 ((
uöt16_t
)0xFFFFË

	)

4050 
	#ADC_JDR4_JDATA
 ((
uöt16_t
)0xFFFFË

	)

4053 
	#ADC_DR_DATA
 ((
uöt32_t
)0x0000FFFFË

	)

4054 
	#ADC_DR_ADC2DATA
 ((
uöt32_t
)0xFFFF0000Ë

	)

4063 
	#DAC_CR_EN1
 ((
uöt32_t
)0x00000001Ë

	)

4064 
	#DAC_CR_BOFF1
 ((
uöt32_t
)0x00000002Ë

	)

4065 
	#DAC_CR_TEN1
 ((
uöt32_t
)0x00000004Ë

	)

4067 
	#DAC_CR_TSEL1
 ((
uöt32_t
)0x00000038Ë

	)

4068 
	#DAC_CR_TSEL1_0
 ((
uöt32_t
)0x00000008Ë

	)

4069 
	#DAC_CR_TSEL1_1
 ((
uöt32_t
)0x00000010Ë

	)

4070 
	#DAC_CR_TSEL1_2
 ((
uöt32_t
)0x00000020Ë

	)

4072 
	#DAC_CR_WAVE1
 ((
uöt32_t
)0x000000C0Ë

	)

4073 
	#DAC_CR_WAVE1_0
 ((
uöt32_t
)0x00000040Ë

	)

4074 
	#DAC_CR_WAVE1_1
 ((
uöt32_t
)0x00000080Ë

	)

4076 
	#DAC_CR_MAMP1
 ((
uöt32_t
)0x00000F00Ë

	)

4077 
	#DAC_CR_MAMP1_0
 ((
uöt32_t
)0x00000100Ë

	)

4078 
	#DAC_CR_MAMP1_1
 ((
uöt32_t
)0x00000200Ë

	)

4079 
	#DAC_CR_MAMP1_2
 ((
uöt32_t
)0x00000400Ë

	)

4080 
	#DAC_CR_MAMP1_3
 ((
uöt32_t
)0x00000800Ë

	)

4082 
	#DAC_CR_DMAEN1
 ((
uöt32_t
)0x00001000Ë

	)

4083 
	#DAC_CR_EN2
 ((
uöt32_t
)0x00010000Ë

	)

4084 
	#DAC_CR_BOFF2
 ((
uöt32_t
)0x00020000Ë

	)

4085 
	#DAC_CR_TEN2
 ((
uöt32_t
)0x00040000Ë

	)

4087 
	#DAC_CR_TSEL2
 ((
uöt32_t
)0x00380000Ë

	)

4088 
	#DAC_CR_TSEL2_0
 ((
uöt32_t
)0x00080000Ë

	)

4089 
	#DAC_CR_TSEL2_1
 ((
uöt32_t
)0x00100000Ë

	)

4090 
	#DAC_CR_TSEL2_2
 ((
uöt32_t
)0x00200000Ë

	)

4092 
	#DAC_CR_WAVE2
 ((
uöt32_t
)0x00C00000Ë

	)

4093 
	#DAC_CR_WAVE2_0
 ((
uöt32_t
)0x00400000Ë

	)

4094 
	#DAC_CR_WAVE2_1
 ((
uöt32_t
)0x00800000Ë

	)

4096 
	#DAC_CR_MAMP2
 ((
uöt32_t
)0x0F000000Ë

	)

4097 
	#DAC_CR_MAMP2_0
 ((
uöt32_t
)0x01000000Ë

	)

4098 
	#DAC_CR_MAMP2_1
 ((
uöt32_t
)0x02000000Ë

	)

4099 
	#DAC_CR_MAMP2_2
 ((
uöt32_t
)0x04000000Ë

	)

4100 
	#DAC_CR_MAMP2_3
 ((
uöt32_t
)0x08000000Ë

	)

4102 
	#DAC_CR_DMAEN2
 ((
uöt32_t
)0x10000000Ë

	)

4104 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

4105 
	#DAC_CR_DMAUDRIE1
 ((
uöt32_t
)0x00002000Ë

	)

4106 
	#DAC_CR_DMAUDRIE2
 ((
uöt32_t
)0x20000000Ë

	)

4110 
	#DAC_SWTRIGR_SWTRIG1
 ((
uöt8_t
)0x01Ë

	)

4111 
	#DAC_SWTRIGR_SWTRIG2
 ((
uöt8_t
)0x02Ë

	)

4114 
	#DAC_DHR12R1_DACC1DHR
 ((
uöt16_t
)0x0FFFË

	)

4117 
	#DAC_DHR12L1_DACC1DHR
 ((
uöt16_t
)0xFFF0Ë

	)

4120 
	#DAC_DHR8R1_DACC1DHR
 ((
uöt8_t
)0xFFË

	)

4123 
	#DAC_DHR12R2_DACC2DHR
 ((
uöt16_t
)0x0FFFË

	)

4126 
	#DAC_DHR12L2_DACC2DHR
 ((
uöt16_t
)0xFFF0Ë

	)

4129 
	#DAC_DHR8R2_DACC2DHR
 ((
uöt8_t
)0xFFË

	)

4132 
	#DAC_DHR12RD_DACC1DHR
 ((
uöt32_t
)0x00000FFFË

	)

4133 
	#DAC_DHR12RD_DACC2DHR
 ((
uöt32_t
)0x0FFF0000Ë

	)

4136 
	#DAC_DHR12LD_DACC1DHR
 ((
uöt32_t
)0x0000FFF0Ë

	)

4137 
	#DAC_DHR12LD_DACC2DHR
 ((
uöt32_t
)0xFFF00000Ë

	)

4140 
	#DAC_DHR8RD_DACC1DHR
 ((
uöt16_t
)0x00FFË

	)

4141 
	#DAC_DHR8RD_DACC2DHR
 ((
uöt16_t
)0xFF00Ë

	)

4144 
	#DAC_DOR1_DACC1DOR
 ((
uöt16_t
)0x0FFFË

	)

4147 
	#DAC_DOR2_DACC2DOR
 ((
uöt16_t
)0x0FFFË

	)

4150 
	#DAC_SR_DMAUDR1
 ((
uöt32_t
)0x00002000Ë

	)

4151 
	#DAC_SR_DMAUDR2
 ((
uöt32_t
)0x20000000Ë

	)

4159 
	#CEC_CFGR_PE
 ((
uöt16_t
)0x0001Ë

	)

4160 
	#CEC_CFGR_IE
 ((
uöt16_t
)0x0002Ë

	)

4161 
	#CEC_CFGR_BTEM
 ((
uöt16_t
)0x0004Ë

	)

4162 
	#CEC_CFGR_BPEM
 ((
uöt16_t
)0x0008Ë

	)

4165 
	#CEC_OAR_OA
 ((
uöt16_t
)0x000FË

	)

4166 
	#CEC_OAR_OA_0
 ((
uöt16_t
)0x0001Ë

	)

4167 
	#CEC_OAR_OA_1
 ((
uöt16_t
)0x0002Ë

	)

4168 
	#CEC_OAR_OA_2
 ((
uöt16_t
)0x0004Ë

	)

4169 
	#CEC_OAR_OA_3
 ((
uöt16_t
)0x0008Ë

	)

4172 
	#CEC_PRES_PRES
 ((
uöt16_t
)0x3FFFË

	)

4175 
	#CEC_ESR_BTE
 ((
uöt16_t
)0x0001Ë

	)

4176 
	#CEC_ESR_BPE
 ((
uöt16_t
)0x0002Ë

	)

4177 
	#CEC_ESR_RBTFE
 ((
uöt16_t
)0x0004Ë

	)

4178 
	#CEC_ESR_SBE
 ((
uöt16_t
)0x0008Ë

	)

4179 
	#CEC_ESR_ACKE
 ((
uöt16_t
)0x0010Ë

	)

4180 
	#CEC_ESR_LINE
 ((
uöt16_t
)0x0020Ë

	)

4181 
	#CEC_ESR_TBTFE
 ((
uöt16_t
)0x0040Ë

	)

4184 
	#CEC_CSR_TSOM
 ((
uöt16_t
)0x0001Ë

	)

4185 
	#CEC_CSR_TEOM
 ((
uöt16_t
)0x0002Ë

	)

4186 
	#CEC_CSR_TERR
 ((
uöt16_t
)0x0004Ë

	)

4187 
	#CEC_CSR_TBTRF
 ((
uöt16_t
)0x0008Ë

	)

4188 
	#CEC_CSR_RSOM
 ((
uöt16_t
)0x0010Ë

	)

4189 
	#CEC_CSR_REOM
 ((
uöt16_t
)0x0020Ë

	)

4190 
	#CEC_CSR_RERR
 ((
uöt16_t
)0x0040Ë

	)

4191 
	#CEC_CSR_RBTF
 ((
uöt16_t
)0x0080Ë

	)

4194 
	#CEC_TXD_TXD
 ((
uöt16_t
)0x00FFË

	)

4197 
	#CEC_RXD_RXD
 ((
uöt16_t
)0x00FFË

	)

4206 
	#TIM_CR1_CEN
 ((
uöt16_t
)0x0001Ë

	)

4207 
	#TIM_CR1_UDIS
 ((
uöt16_t
)0x0002Ë

	)

4208 
	#TIM_CR1_URS
 ((
uöt16_t
)0x0004Ë

	)

4209 
	#TIM_CR1_OPM
 ((
uöt16_t
)0x0008Ë

	)

4210 
	#TIM_CR1_DIR
 ((
uöt16_t
)0x0010Ë

	)

4212 
	#TIM_CR1_CMS
 ((
uöt16_t
)0x0060Ë

	)

4213 
	#TIM_CR1_CMS_0
 ((
uöt16_t
)0x0020Ë

	)

4214 
	#TIM_CR1_CMS_1
 ((
uöt16_t
)0x0040Ë

	)

4216 
	#TIM_CR1_ARPE
 ((
uöt16_t
)0x0080Ë

	)

4218 
	#TIM_CR1_CKD
 ((
uöt16_t
)0x0300Ë

	)

4219 
	#TIM_CR1_CKD_0
 ((
uöt16_t
)0x0100Ë

	)

4220 
	#TIM_CR1_CKD_1
 ((
uöt16_t
)0x0200Ë

	)

4223 
	#TIM_CR2_CCPC
 ((
uöt16_t
)0x0001Ë

	)

4224 
	#TIM_CR2_CCUS
 ((
uöt16_t
)0x0004Ë

	)

4225 
	#TIM_CR2_CCDS
 ((
uöt16_t
)0x0008Ë

	)

4227 
	#TIM_CR2_MMS
 ((
uöt16_t
)0x0070Ë

	)

4228 
	#TIM_CR2_MMS_0
 ((
uöt16_t
)0x0010Ë

	)

4229 
	#TIM_CR2_MMS_1
 ((
uöt16_t
)0x0020Ë

	)

4230 
	#TIM_CR2_MMS_2
 ((
uöt16_t
)0x0040Ë

	)

4232 
	#TIM_CR2_TI1S
 ((
uöt16_t
)0x0080Ë

	)

4233 
	#TIM_CR2_OIS1
 ((
uöt16_t
)0x0100Ë

	)

4234 
	#TIM_CR2_OIS1N
 ((
uöt16_t
)0x0200Ë

	)

4235 
	#TIM_CR2_OIS2
 ((
uöt16_t
)0x0400Ë

	)

4236 
	#TIM_CR2_OIS2N
 ((
uöt16_t
)0x0800Ë

	)

4237 
	#TIM_CR2_OIS3
 ((
uöt16_t
)0x1000Ë

	)

4238 
	#TIM_CR2_OIS3N
 ((
uöt16_t
)0x2000Ë

	)

4239 
	#TIM_CR2_OIS4
 ((
uöt16_t
)0x4000Ë

	)

4242 
	#TIM_SMCR_SMS
 ((
uöt16_t
)0x0007Ë

	)

4243 
	#TIM_SMCR_SMS_0
 ((
uöt16_t
)0x0001Ë

	)

4244 
	#TIM_SMCR_SMS_1
 ((
uöt16_t
)0x0002Ë

	)

4245 
	#TIM_SMCR_SMS_2
 ((
uöt16_t
)0x0004Ë

	)

4247 
	#TIM_SMCR_TS
 ((
uöt16_t
)0x0070Ë

	)

4248 
	#TIM_SMCR_TS_0
 ((
uöt16_t
)0x0010Ë

	)

4249 
	#TIM_SMCR_TS_1
 ((
uöt16_t
)0x0020Ë

	)

4250 
	#TIM_SMCR_TS_2
 ((
uöt16_t
)0x0040Ë

	)

4252 
	#TIM_SMCR_MSM
 ((
uöt16_t
)0x0080Ë

	)

4254 
	#TIM_SMCR_ETF
 ((
uöt16_t
)0x0F00Ë

	)

4255 
	#TIM_SMCR_ETF_0
 ((
uöt16_t
)0x0100Ë

	)

4256 
	#TIM_SMCR_ETF_1
 ((
uöt16_t
)0x0200Ë

	)

4257 
	#TIM_SMCR_ETF_2
 ((
uöt16_t
)0x0400Ë

	)

4258 
	#TIM_SMCR_ETF_3
 ((
uöt16_t
)0x0800Ë

	)

4260 
	#TIM_SMCR_ETPS
 ((
uöt16_t
)0x3000Ë

	)

4261 
	#TIM_SMCR_ETPS_0
 ((
uöt16_t
)0x1000Ë

	)

4262 
	#TIM_SMCR_ETPS_1
 ((
uöt16_t
)0x2000Ë

	)

4264 
	#TIM_SMCR_ECE
 ((
uöt16_t
)0x4000Ë

	)

4265 
	#TIM_SMCR_ETP
 ((
uöt16_t
)0x8000Ë

	)

4268 
	#TIM_DIER_UIE
 ((
uöt16_t
)0x0001Ë

	)

4269 
	#TIM_DIER_CC1IE
 ((
uöt16_t
)0x0002Ë

	)

4270 
	#TIM_DIER_CC2IE
 ((
uöt16_t
)0x0004Ë

	)

4271 
	#TIM_DIER_CC3IE
 ((
uöt16_t
)0x0008Ë

	)

4272 
	#TIM_DIER_CC4IE
 ((
uöt16_t
)0x0010Ë

	)

4273 
	#TIM_DIER_COMIE
 ((
uöt16_t
)0x0020Ë

	)

4274 
	#TIM_DIER_TIE
 ((
uöt16_t
)0x0040Ë

	)

4275 
	#TIM_DIER_BIE
 ((
uöt16_t
)0x0080Ë

	)

4276 
	#TIM_DIER_UDE
 ((
uöt16_t
)0x0100Ë

	)

4277 
	#TIM_DIER_CC1DE
 ((
uöt16_t
)0x0200Ë

	)

4278 
	#TIM_DIER_CC2DE
 ((
uöt16_t
)0x0400Ë

	)

4279 
	#TIM_DIER_CC3DE
 ((
uöt16_t
)0x0800Ë

	)

4280 
	#TIM_DIER_CC4DE
 ((
uöt16_t
)0x1000Ë

	)

4281 
	#TIM_DIER_COMDE
 ((
uöt16_t
)0x2000Ë

	)

4282 
	#TIM_DIER_TDE
 ((
uöt16_t
)0x4000Ë

	)

4285 
	#TIM_SR_UIF
 ((
uöt16_t
)0x0001Ë

	)

4286 
	#TIM_SR_CC1IF
 ((
uöt16_t
)0x0002Ë

	)

4287 
	#TIM_SR_CC2IF
 ((
uöt16_t
)0x0004Ë

	)

4288 
	#TIM_SR_CC3IF
 ((
uöt16_t
)0x0008Ë

	)

4289 
	#TIM_SR_CC4IF
 ((
uöt16_t
)0x0010Ë

	)

4290 
	#TIM_SR_COMIF
 ((
uöt16_t
)0x0020Ë

	)

4291 
	#TIM_SR_TIF
 ((
uöt16_t
)0x0040Ë

	)

4292 
	#TIM_SR_BIF
 ((
uöt16_t
)0x0080Ë

	)

4293 
	#TIM_SR_CC1OF
 ((
uöt16_t
)0x0200Ë

	)

4294 
	#TIM_SR_CC2OF
 ((
uöt16_t
)0x0400Ë

	)

4295 
	#TIM_SR_CC3OF
 ((
uöt16_t
)0x0800Ë

	)

4296 
	#TIM_SR_CC4OF
 ((
uöt16_t
)0x1000Ë

	)

4299 
	#TIM_EGR_UG
 ((
uöt8_t
)0x01Ë

	)

4300 
	#TIM_EGR_CC1G
 ((
uöt8_t
)0x02Ë

	)

4301 
	#TIM_EGR_CC2G
 ((
uöt8_t
)0x04Ë

	)

4302 
	#TIM_EGR_CC3G
 ((
uöt8_t
)0x08Ë

	)

4303 
	#TIM_EGR_CC4G
 ((
uöt8_t
)0x10Ë

	)

4304 
	#TIM_EGR_COMG
 ((
uöt8_t
)0x20Ë

	)

4305 
	#TIM_EGR_TG
 ((
uöt8_t
)0x40Ë

	)

4306 
	#TIM_EGR_BG
 ((
uöt8_t
)0x80Ë

	)

4309 
	#TIM_CCMR1_CC1S
 ((
uöt16_t
)0x0003Ë

	)

4310 
	#TIM_CCMR1_CC1S_0
 ((
uöt16_t
)0x0001Ë

	)

4311 
	#TIM_CCMR1_CC1S_1
 ((
uöt16_t
)0x0002Ë

	)

4313 
	#TIM_CCMR1_OC1FE
 ((
uöt16_t
)0x0004Ë

	)

4314 
	#TIM_CCMR1_OC1PE
 ((
uöt16_t
)0x0008Ë

	)

4316 
	#TIM_CCMR1_OC1M
 ((
uöt16_t
)0x0070Ë

	)

4317 
	#TIM_CCMR1_OC1M_0
 ((
uöt16_t
)0x0010Ë

	)

4318 
	#TIM_CCMR1_OC1M_1
 ((
uöt16_t
)0x0020Ë

	)

4319 
	#TIM_CCMR1_OC1M_2
 ((
uöt16_t
)0x0040Ë

	)

4321 
	#TIM_CCMR1_OC1CE
 ((
uöt16_t
)0x0080Ë

	)

4323 
	#TIM_CCMR1_CC2S
 ((
uöt16_t
)0x0300Ë

	)

4324 
	#TIM_CCMR1_CC2S_0
 ((
uöt16_t
)0x0100Ë

	)

4325 
	#TIM_CCMR1_CC2S_1
 ((
uöt16_t
)0x0200Ë

	)

4327 
	#TIM_CCMR1_OC2FE
 ((
uöt16_t
)0x0400Ë

	)

4328 
	#TIM_CCMR1_OC2PE
 ((
uöt16_t
)0x0800Ë

	)

4330 
	#TIM_CCMR1_OC2M
 ((
uöt16_t
)0x7000Ë

	)

4331 
	#TIM_CCMR1_OC2M_0
 ((
uöt16_t
)0x1000Ë

	)

4332 
	#TIM_CCMR1_OC2M_1
 ((
uöt16_t
)0x2000Ë

	)

4333 
	#TIM_CCMR1_OC2M_2
 ((
uöt16_t
)0x4000Ë

	)

4335 
	#TIM_CCMR1_OC2CE
 ((
uöt16_t
)0x8000Ë

	)

4339 
	#TIM_CCMR1_IC1PSC
 ((
uöt16_t
)0x000CË

	)

4340 
	#TIM_CCMR1_IC1PSC_0
 ((
uöt16_t
)0x0004Ë

	)

4341 
	#TIM_CCMR1_IC1PSC_1
 ((
uöt16_t
)0x0008Ë

	)

4343 
	#TIM_CCMR1_IC1F
 ((
uöt16_t
)0x00F0Ë

	)

4344 
	#TIM_CCMR1_IC1F_0
 ((
uöt16_t
)0x0010Ë

	)

4345 
	#TIM_CCMR1_IC1F_1
 ((
uöt16_t
)0x0020Ë

	)

4346 
	#TIM_CCMR1_IC1F_2
 ((
uöt16_t
)0x0040Ë

	)

4347 
	#TIM_CCMR1_IC1F_3
 ((
uöt16_t
)0x0080Ë

	)

4349 
	#TIM_CCMR1_IC2PSC
 ((
uöt16_t
)0x0C00Ë

	)

4350 
	#TIM_CCMR1_IC2PSC_0
 ((
uöt16_t
)0x0400Ë

	)

4351 
	#TIM_CCMR1_IC2PSC_1
 ((
uöt16_t
)0x0800Ë

	)

4353 
	#TIM_CCMR1_IC2F
 ((
uöt16_t
)0xF000Ë

	)

4354 
	#TIM_CCMR1_IC2F_0
 ((
uöt16_t
)0x1000Ë

	)

4355 
	#TIM_CCMR1_IC2F_1
 ((
uöt16_t
)0x2000Ë

	)

4356 
	#TIM_CCMR1_IC2F_2
 ((
uöt16_t
)0x4000Ë

	)

4357 
	#TIM_CCMR1_IC2F_3
 ((
uöt16_t
)0x8000Ë

	)

4360 
	#TIM_CCMR2_CC3S
 ((
uöt16_t
)0x0003Ë

	)

4361 
	#TIM_CCMR2_CC3S_0
 ((
uöt16_t
)0x0001Ë

	)

4362 
	#TIM_CCMR2_CC3S_1
 ((
uöt16_t
)0x0002Ë

	)

4364 
	#TIM_CCMR2_OC3FE
 ((
uöt16_t
)0x0004Ë

	)

4365 
	#TIM_CCMR2_OC3PE
 ((
uöt16_t
)0x0008Ë

	)

4367 
	#TIM_CCMR2_OC3M
 ((
uöt16_t
)0x0070Ë

	)

4368 
	#TIM_CCMR2_OC3M_0
 ((
uöt16_t
)0x0010Ë

	)

4369 
	#TIM_CCMR2_OC3M_1
 ((
uöt16_t
)0x0020Ë

	)

4370 
	#TIM_CCMR2_OC3M_2
 ((
uöt16_t
)0x0040Ë

	)

4372 
	#TIM_CCMR2_OC3CE
 ((
uöt16_t
)0x0080Ë

	)

4374 
	#TIM_CCMR2_CC4S
 ((
uöt16_t
)0x0300Ë

	)

4375 
	#TIM_CCMR2_CC4S_0
 ((
uöt16_t
)0x0100Ë

	)

4376 
	#TIM_CCMR2_CC4S_1
 ((
uöt16_t
)0x0200Ë

	)

4378 
	#TIM_CCMR2_OC4FE
 ((
uöt16_t
)0x0400Ë

	)

4379 
	#TIM_CCMR2_OC4PE
 ((
uöt16_t
)0x0800Ë

	)

4381 
	#TIM_CCMR2_OC4M
 ((
uöt16_t
)0x7000Ë

	)

4382 
	#TIM_CCMR2_OC4M_0
 ((
uöt16_t
)0x1000Ë

	)

4383 
	#TIM_CCMR2_OC4M_1
 ((
uöt16_t
)0x2000Ë

	)

4384 
	#TIM_CCMR2_OC4M_2
 ((
uöt16_t
)0x4000Ë

	)

4386 
	#TIM_CCMR2_OC4CE
 ((
uöt16_t
)0x8000Ë

	)

4390 
	#TIM_CCMR2_IC3PSC
 ((
uöt16_t
)0x000CË

	)

4391 
	#TIM_CCMR2_IC3PSC_0
 ((
uöt16_t
)0x0004Ë

	)

4392 
	#TIM_CCMR2_IC3PSC_1
 ((
uöt16_t
)0x0008Ë

	)

4394 
	#TIM_CCMR2_IC3F
 ((
uöt16_t
)0x00F0Ë

	)

4395 
	#TIM_CCMR2_IC3F_0
 ((
uöt16_t
)0x0010Ë

	)

4396 
	#TIM_CCMR2_IC3F_1
 ((
uöt16_t
)0x0020Ë

	)

4397 
	#TIM_CCMR2_IC3F_2
 ((
uöt16_t
)0x0040Ë

	)

4398 
	#TIM_CCMR2_IC3F_3
 ((
uöt16_t
)0x0080Ë

	)

4400 
	#TIM_CCMR2_IC4PSC
 ((
uöt16_t
)0x0C00Ë

	)

4401 
	#TIM_CCMR2_IC4PSC_0
 ((
uöt16_t
)0x0400Ë

	)

4402 
	#TIM_CCMR2_IC4PSC_1
 ((
uöt16_t
)0x0800Ë

	)

4404 
	#TIM_CCMR2_IC4F
 ((
uöt16_t
)0xF000Ë

	)

4405 
	#TIM_CCMR2_IC4F_0
 ((
uöt16_t
)0x1000Ë

	)

4406 
	#TIM_CCMR2_IC4F_1
 ((
uöt16_t
)0x2000Ë

	)

4407 
	#TIM_CCMR2_IC4F_2
 ((
uöt16_t
)0x4000Ë

	)

4408 
	#TIM_CCMR2_IC4F_3
 ((
uöt16_t
)0x8000Ë

	)

4411 
	#TIM_CCER_CC1E
 ((
uöt16_t
)0x0001Ë

	)

4412 
	#TIM_CCER_CC1P
 ((
uöt16_t
)0x0002Ë

	)

4413 
	#TIM_CCER_CC1NE
 ((
uöt16_t
)0x0004Ë

	)

4414 
	#TIM_CCER_CC1NP
 ((
uöt16_t
)0x0008Ë

	)

4415 
	#TIM_CCER_CC2E
 ((
uöt16_t
)0x0010Ë

	)

4416 
	#TIM_CCER_CC2P
 ((
uöt16_t
)0x0020Ë

	)

4417 
	#TIM_CCER_CC2NE
 ((
uöt16_t
)0x0040Ë

	)

4418 
	#TIM_CCER_CC2NP
 ((
uöt16_t
)0x0080Ë

	)

4419 
	#TIM_CCER_CC3E
 ((
uöt16_t
)0x0100Ë

	)

4420 
	#TIM_CCER_CC3P
 ((
uöt16_t
)0x0200Ë

	)

4421 
	#TIM_CCER_CC3NE
 ((
uöt16_t
)0x0400Ë

	)

4422 
	#TIM_CCER_CC3NP
 ((
uöt16_t
)0x0800Ë

	)

4423 
	#TIM_CCER_CC4E
 ((
uöt16_t
)0x1000Ë

	)

4424 
	#TIM_CCER_CC4P
 ((
uöt16_t
)0x2000Ë

	)

4425 
	#TIM_CCER_CC4NP
 ((
uöt16_t
)0x8000Ë

	)

4428 
	#TIM_CNT_CNT
 ((
uöt16_t
)0xFFFFË

	)

4431 
	#TIM_PSC_PSC
 ((
uöt16_t
)0xFFFFË

	)

4434 
	#TIM_ARR_ARR
 ((
uöt16_t
)0xFFFFË

	)

4437 
	#TIM_RCR_REP
 ((
uöt8_t
)0xFFË

	)

4440 
	#TIM_CCR1_CCR1
 ((
uöt16_t
)0xFFFFË

	)

4443 
	#TIM_CCR2_CCR2
 ((
uöt16_t
)0xFFFFË

	)

4446 
	#TIM_CCR3_CCR3
 ((
uöt16_t
)0xFFFFË

	)

4449 
	#TIM_CCR4_CCR4
 ((
uöt16_t
)0xFFFFË

	)

4452 
	#TIM_BDTR_DTG
 ((
uöt16_t
)0x00FFË

	)

4453 
	#TIM_BDTR_DTG_0
 ((
uöt16_t
)0x0001Ë

	)

4454 
	#TIM_BDTR_DTG_1
 ((
uöt16_t
)0x0002Ë

	)

4455 
	#TIM_BDTR_DTG_2
 ((
uöt16_t
)0x0004Ë

	)

4456 
	#TIM_BDTR_DTG_3
 ((
uöt16_t
)0x0008Ë

	)

4457 
	#TIM_BDTR_DTG_4
 ((
uöt16_t
)0x0010Ë

	)

4458 
	#TIM_BDTR_DTG_5
 ((
uöt16_t
)0x0020Ë

	)

4459 
	#TIM_BDTR_DTG_6
 ((
uöt16_t
)0x0040Ë

	)

4460 
	#TIM_BDTR_DTG_7
 ((
uöt16_t
)0x0080Ë

	)

4462 
	#TIM_BDTR_LOCK
 ((
uöt16_t
)0x0300Ë

	)

4463 
	#TIM_BDTR_LOCK_0
 ((
uöt16_t
)0x0100Ë

	)

4464 
	#TIM_BDTR_LOCK_1
 ((
uöt16_t
)0x0200Ë

	)

4466 
	#TIM_BDTR_OSSI
 ((
uöt16_t
)0x0400Ë

	)

4467 
	#TIM_BDTR_OSSR
 ((
uöt16_t
)0x0800Ë

	)

4468 
	#TIM_BDTR_BKE
 ((
uöt16_t
)0x1000Ë

	)

4469 
	#TIM_BDTR_BKP
 ((
uöt16_t
)0x2000Ë

	)

4470 
	#TIM_BDTR_AOE
 ((
uöt16_t
)0x4000Ë

	)

4471 
	#TIM_BDTR_MOE
 ((
uöt16_t
)0x8000Ë

	)

4474 
	#TIM_DCR_DBA
 ((
uöt16_t
)0x001FË

	)

4475 
	#TIM_DCR_DBA_0
 ((
uöt16_t
)0x0001Ë

	)

4476 
	#TIM_DCR_DBA_1
 ((
uöt16_t
)0x0002Ë

	)

4477 
	#TIM_DCR_DBA_2
 ((
uöt16_t
)0x0004Ë

	)

4478 
	#TIM_DCR_DBA_3
 ((
uöt16_t
)0x0008Ë

	)

4479 
	#TIM_DCR_DBA_4
 ((
uöt16_t
)0x0010Ë

	)

4481 
	#TIM_DCR_DBL
 ((
uöt16_t
)0x1F00Ë

	)

4482 
	#TIM_DCR_DBL_0
 ((
uöt16_t
)0x0100Ë

	)

4483 
	#TIM_DCR_DBL_1
 ((
uöt16_t
)0x0200Ë

	)

4484 
	#TIM_DCR_DBL_2
 ((
uöt16_t
)0x0400Ë

	)

4485 
	#TIM_DCR_DBL_3
 ((
uöt16_t
)0x0800Ë

	)

4486 
	#TIM_DCR_DBL_4
 ((
uöt16_t
)0x1000Ë

	)

4489 
	#TIM_DMAR_DMAB
 ((
uöt16_t
)0xFFFFË

	)

4498 
	#RTC_CRH_SECIE
 ((
uöt8_t
)0x01Ë

	)

4499 
	#RTC_CRH_ALRIE
 ((
uöt8_t
)0x02Ë

	)

4500 
	#RTC_CRH_OWIE
 ((
uöt8_t
)0x04Ë

	)

4503 
	#RTC_CRL_SECF
 ((
uöt8_t
)0x01Ë

	)

4504 
	#RTC_CRL_ALRF
 ((
uöt8_t
)0x02Ë

	)

4505 
	#RTC_CRL_OWF
 ((
uöt8_t
)0x04Ë

	)

4506 
	#RTC_CRL_RSF
 ((
uöt8_t
)0x08Ë

	)

4507 
	#RTC_CRL_CNF
 ((
uöt8_t
)0x10Ë

	)

4508 
	#RTC_CRL_RTOFF
 ((
uöt8_t
)0x20Ë

	)

4511 
	#RTC_PRLH_PRL
 ((
uöt16_t
)0x000FË

	)

4514 
	#RTC_PRLL_PRL
 ((
uöt16_t
)0xFFFFË

	)

4517 
	#RTC_DIVH_RTC_DIV
 ((
uöt16_t
)0x000FË

	)

4520 
	#RTC_DIVL_RTC_DIV
 ((
uöt16_t
)0xFFFFË

	)

4523 
	#RTC_CNTH_RTC_CNT
 ((
uöt16_t
)0xFFFFË

	)

4526 
	#RTC_CNTL_RTC_CNT
 ((
uöt16_t
)0xFFFFË

	)

4529 
	#RTC_ALRH_RTC_ALR
 ((
uöt16_t
)0xFFFFË

	)

4532 
	#RTC_ALRL_RTC_ALR
 ((
uöt16_t
)0xFFFFË

	)

4541 
	#IWDG_KR_KEY
 ((
uöt16_t
)0xFFFFË

	)

4544 
	#IWDG_PR_PR
 ((
uöt8_t
)0x07Ë

	)

4545 
	#IWDG_PR_PR_0
 ((
uöt8_t
)0x01Ë

	)

4546 
	#IWDG_PR_PR_1
 ((
uöt8_t
)0x02Ë

	)

4547 
	#IWDG_PR_PR_2
 ((
uöt8_t
)0x04Ë

	)

4550 
	#IWDG_RLR_RL
 ((
uöt16_t
)0x0FFFË

	)

4553 
	#IWDG_SR_PVU
 ((
uöt8_t
)0x01Ë

	)

4554 
	#IWDG_SR_RVU
 ((
uöt8_t
)0x02Ë

	)

4563 
	#WWDG_CR_T
 ((
uöt8_t
)0x7FË

	)

4564 
	#WWDG_CR_T0
 ((
uöt8_t
)0x01Ë

	)

4565 
	#WWDG_CR_T1
 ((
uöt8_t
)0x02Ë

	)

4566 
	#WWDG_CR_T2
 ((
uöt8_t
)0x04Ë

	)

4567 
	#WWDG_CR_T3
 ((
uöt8_t
)0x08Ë

	)

4568 
	#WWDG_CR_T4
 ((
uöt8_t
)0x10Ë

	)

4569 
	#WWDG_CR_T5
 ((
uöt8_t
)0x20Ë

	)

4570 
	#WWDG_CR_T6
 ((
uöt8_t
)0x40Ë

	)

4572 
	#WWDG_CR_WDGA
 ((
uöt8_t
)0x80Ë

	)

4575 
	#WWDG_CFR_W
 ((
uöt16_t
)0x007FË

	)

4576 
	#WWDG_CFR_W0
 ((
uöt16_t
)0x0001Ë

	)

4577 
	#WWDG_CFR_W1
 ((
uöt16_t
)0x0002Ë

	)

4578 
	#WWDG_CFR_W2
 ((
uöt16_t
)0x0004Ë

	)

4579 
	#WWDG_CFR_W3
 ((
uöt16_t
)0x0008Ë

	)

4580 
	#WWDG_CFR_W4
 ((
uöt16_t
)0x0010Ë

	)

4581 
	#WWDG_CFR_W5
 ((
uöt16_t
)0x0020Ë

	)

4582 
	#WWDG_CFR_W6
 ((
uöt16_t
)0x0040Ë

	)

4584 
	#WWDG_CFR_WDGTB
 ((
uöt16_t
)0x0180Ë

	)

4585 
	#WWDG_CFR_WDGTB0
 ((
uöt16_t
)0x0080Ë

	)

4586 
	#WWDG_CFR_WDGTB1
 ((
uöt16_t
)0x0100Ë

	)

4588 
	#WWDG_CFR_EWI
 ((
uöt16_t
)0x0200Ë

	)

4591 
	#WWDG_SR_EWIF
 ((
uöt8_t
)0x01Ë

	)

4600 
	#FSMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4601 
	#FSMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4603 
	#FSMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4604 
	#FSMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4605 
	#FSMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4607 
	#FSMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4608 
	#FSMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4609 
	#FSMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4611 
	#FSMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4612 
	#FSMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4613 
	#FSMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4614 
	#FSMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4615 
	#FSMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4616 
	#FSMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4617 
	#FSMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4618 
	#FSMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4619 
	#FSMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4620 
	#FSMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4623 
	#FSMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4624 
	#FSMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4626 
	#FSMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4627 
	#FSMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4628 
	#FSMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4630 
	#FSMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4631 
	#FSMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4632 
	#FSMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4634 
	#FSMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4635 
	#FSMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4636 
	#FSMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4637 
	#FSMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4638 
	#FSMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4639 
	#FSMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4640 
	#FSMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4641 
	#FSMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4642 
	#FSMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4643 
	#FSMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4646 
	#FSMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4647 
	#FSMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4649 
	#FSMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4650 
	#FSMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4651 
	#FSMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4653 
	#FSMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4654 
	#FSMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4655 
	#FSMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4657 
	#FSMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4658 
	#FSMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4659 
	#FSMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4660 
	#FSMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4661 
	#FSMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4662 
	#FSMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4663 
	#FSMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4664 
	#FSMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4665 
	#FSMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4666 
	#FSMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4669 
	#FSMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4670 
	#FSMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4672 
	#FSMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4673 
	#FSMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4674 
	#FSMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4676 
	#FSMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4677 
	#FSMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4678 
	#FSMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4680 
	#FSMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4681 
	#FSMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4682 
	#FSMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4683 
	#FSMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4684 
	#FSMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4685 
	#FSMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4686 
	#FSMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4687 
	#FSMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4688 
	#FSMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4689 
	#FSMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4692 
	#FSMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4693 
	#FSMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4694 
	#FSMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4695 
	#FSMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4696 
	#FSMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4698 
	#FSMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4699 
	#FSMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4700 
	#FSMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4701 
	#FSMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4702 
	#FSMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4704 
	#FSMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4705 
	#FSMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4706 
	#FSMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4707 
	#FSMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4708 
	#FSMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4709 
	#FSMC_BTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

4710 
	#FSMC_BTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

4711 
	#FSMC_BTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

4712 
	#FSMC_BTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

4714 
	#FSMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4715 
	#FSMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4716 
	#FSMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4717 
	#FSMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4718 
	#FSMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4720 
	#FSMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4721 
	#FSMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4722 
	#FSMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4723 
	#FSMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4724 
	#FSMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4726 
	#FSMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4727 
	#FSMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4728 
	#FSMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4729 
	#FSMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4730 
	#FSMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4732 
	#FSMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4733 
	#FSMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4734 
	#FSMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4737 
	#FSMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4738 
	#FSMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4739 
	#FSMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4740 
	#FSMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4741 
	#FSMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4743 
	#FSMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4744 
	#FSMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4745 
	#FSMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4746 
	#FSMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4747 
	#FSMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4749 
	#FSMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4750 
	#FSMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4751 
	#FSMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4752 
	#FSMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4753 
	#FSMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4754 
	#FSMC_BTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

4755 
	#FSMC_BTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

4756 
	#FSMC_BTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

4757 
	#FSMC_BTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

4759 
	#FSMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4760 
	#FSMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4761 
	#FSMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4762 
	#FSMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4763 
	#FSMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4765 
	#FSMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4766 
	#FSMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4767 
	#FSMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4768 
	#FSMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4769 
	#FSMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4771 
	#FSMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4772 
	#FSMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4773 
	#FSMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4774 
	#FSMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4775 
	#FSMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4777 
	#FSMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4778 
	#FSMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4779 
	#FSMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4782 
	#FSMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4783 
	#FSMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4784 
	#FSMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4785 
	#FSMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4786 
	#FSMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4788 
	#FSMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4789 
	#FSMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4790 
	#FSMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4791 
	#FSMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4792 
	#FSMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4794 
	#FSMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4795 
	#FSMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4796 
	#FSMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4797 
	#FSMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4798 
	#FSMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4799 
	#FSMC_BTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

4800 
	#FSMC_BTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

4801 
	#FSMC_BTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

4802 
	#FSMC_BTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

4804 
	#FSMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4805 
	#FSMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4806 
	#FSMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4807 
	#FSMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4808 
	#FSMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4810 
	#FSMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4811 
	#FSMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4812 
	#FSMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4813 
	#FSMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4814 
	#FSMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4816 
	#FSMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4817 
	#FSMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4818 
	#FSMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4819 
	#FSMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4820 
	#FSMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4822 
	#FSMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4823 
	#FSMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4824 
	#FSMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4827 
	#FSMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4828 
	#FSMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4829 
	#FSMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4830 
	#FSMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4831 
	#FSMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4833 
	#FSMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4834 
	#FSMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4835 
	#FSMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4836 
	#FSMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4837 
	#FSMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4839 
	#FSMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4840 
	#FSMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4841 
	#FSMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4842 
	#FSMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4843 
	#FSMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4844 
	#FSMC_BTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

4845 
	#FSMC_BTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

4846 
	#FSMC_BTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

4847 
	#FSMC_BTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

4849 
	#FSMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4850 
	#FSMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4851 
	#FSMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4852 
	#FSMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4853 
	#FSMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4855 
	#FSMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4856 
	#FSMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4857 
	#FSMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4858 
	#FSMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4859 
	#FSMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4861 
	#FSMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4862 
	#FSMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4863 
	#FSMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4864 
	#FSMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4865 
	#FSMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4867 
	#FSMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4868 
	#FSMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4869 
	#FSMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4872 
	#FSMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4873 
	#FSMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4874 
	#FSMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4875 
	#FSMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4876 
	#FSMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4878 
	#FSMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4879 
	#FSMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4880 
	#FSMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4881 
	#FSMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4882 
	#FSMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4884 
	#FSMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4885 
	#FSMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4886 
	#FSMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4887 
	#FSMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4888 
	#FSMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4889 
	#FSMC_BWTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

4890 
	#FSMC_BWTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

4891 
	#FSMC_BWTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

4892 
	#FSMC_BWTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

4894 
	#FSMC_BWTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4895 
	#FSMC_BWTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4896 
	#FSMC_BWTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4897 
	#FSMC_BWTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4898 
	#FSMC_BWTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4900 
	#FSMC_BWTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4901 
	#FSMC_BWTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4902 
	#FSMC_BWTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4903 
	#FSMC_BWTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4904 
	#FSMC_BWTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4906 
	#FSMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4907 
	#FSMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4908 
	#FSMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4911 
	#FSMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4912 
	#FSMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4913 
	#FSMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4914 
	#FSMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4915 
	#FSMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4917 
	#FSMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4918 
	#FSMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4919 
	#FSMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4920 
	#FSMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4921 
	#FSMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4923 
	#FSMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4924 
	#FSMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4925 
	#FSMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4926 
	#FSMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4927 
	#FSMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4928 
	#FSMC_BWTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

4929 
	#FSMC_BWTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

4930 
	#FSMC_BWTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

4931 
	#FSMC_BWTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

4933 
	#FSMC_BWTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4934 
	#FSMC_BWTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4935 
	#FSMC_BWTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4936 
	#FSMC_BWTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4937 
	#FSMC_BWTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4939 
	#FSMC_BWTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4940 
	#FSMC_BWTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4941 
	#FSMC_BWTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4942 
	#FSMC_BWTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4943 
	#FSMC_BWTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4945 
	#FSMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4946 
	#FSMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4947 
	#FSMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4950 
	#FSMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4951 
	#FSMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4952 
	#FSMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4953 
	#FSMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4954 
	#FSMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4956 
	#FSMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4957 
	#FSMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4958 
	#FSMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4959 
	#FSMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4960 
	#FSMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4962 
	#FSMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4963 
	#FSMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4964 
	#FSMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4965 
	#FSMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4966 
	#FSMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4967 
	#FSMC_BWTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

4968 
	#FSMC_BWTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

4969 
	#FSMC_BWTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

4970 
	#FSMC_BWTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

4972 
	#FSMC_BWTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4973 
	#FSMC_BWTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4974 
	#FSMC_BWTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4975 
	#FSMC_BWTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4976 
	#FSMC_BWTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4978 
	#FSMC_BWTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4979 
	#FSMC_BWTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4980 
	#FSMC_BWTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4981 
	#FSMC_BWTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4982 
	#FSMC_BWTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4984 
	#FSMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4985 
	#FSMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4986 
	#FSMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4989 
	#FSMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4990 
	#FSMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4991 
	#FSMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4992 
	#FSMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4993 
	#FSMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4995 
	#FSMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4996 
	#FSMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4997 
	#FSMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4998 
	#FSMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4999 
	#FSMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5001 
	#FSMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5002 
	#FSMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5003 
	#FSMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5004 
	#FSMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5005 
	#FSMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5006 
	#FSMC_BWTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5007 
	#FSMC_BWTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5008 
	#FSMC_BWTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5009 
	#FSMC_BWTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5011 
	#FSMC_BWTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5012 
	#FSMC_BWTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5013 
	#FSMC_BWTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5014 
	#FSMC_BWTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5015 
	#FSMC_BWTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5017 
	#FSMC_BWTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5018 
	#FSMC_BWTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5019 
	#FSMC_BWTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5020 
	#FSMC_BWTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5021 
	#FSMC_BWTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5023 
	#FSMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5024 
	#FSMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5025 
	#FSMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5028 
	#FSMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5029 
	#FSMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5030 
	#FSMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5032 
	#FSMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5033 
	#FSMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5034 
	#FSMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5036 
	#FSMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5038 
	#FSMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5039 
	#FSMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5040 
	#FSMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5041 
	#FSMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5042 
	#FSMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5044 
	#FSMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5045 
	#FSMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5046 
	#FSMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5047 
	#FSMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5048 
	#FSMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5050 
	#FSMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5051 
	#FSMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5052 
	#FSMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5053 
	#FSMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5056 
	#FSMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5057 
	#FSMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5058 
	#FSMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5060 
	#FSMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5061 
	#FSMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5062 
	#FSMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5064 
	#FSMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5066 
	#FSMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5067 
	#FSMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5068 
	#FSMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5069 
	#FSMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5070 
	#FSMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5072 
	#FSMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5073 
	#FSMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5074 
	#FSMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5075 
	#FSMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5076 
	#FSMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5078 
	#FSMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5079 
	#FSMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5080 
	#FSMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5081 
	#FSMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5084 
	#FSMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5085 
	#FSMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5086 
	#FSMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5088 
	#FSMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5089 
	#FSMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5090 
	#FSMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5092 
	#FSMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5094 
	#FSMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5095 
	#FSMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5096 
	#FSMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5097 
	#FSMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5098 
	#FSMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5100 
	#FSMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5101 
	#FSMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5102 
	#FSMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5103 
	#FSMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5104 
	#FSMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5106 
	#FSMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5107 
	#FSMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5108 
	#FSMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5109 
	#FSMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5112 
	#FSMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

5113 
	#FSMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

5114 
	#FSMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

5115 
	#FSMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

5116 
	#FSMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

5117 
	#FSMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

5118 
	#FSMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5121 
	#FSMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

5122 
	#FSMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

5123 
	#FSMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

5124 
	#FSMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

5125 
	#FSMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

5126 
	#FSMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

5127 
	#FSMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5130 
	#FSMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

5131 
	#FSMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

5132 
	#FSMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

5133 
	#FSMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

5134 
	#FSMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

5135 
	#FSMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

5136 
	#FSMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5139 
	#FSMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

5140 
	#FSMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5141 
	#FSMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5142 
	#FSMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5143 
	#FSMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5144 
	#FSMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5145 
	#FSMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5146 
	#FSMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5147 
	#FSMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5149 
	#FSMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5150 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5151 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5152 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5153 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5154 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5155 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5156 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5157 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5159 
	#FSMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5160 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5161 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5162 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5163 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5164 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5165 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5166 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5167 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5169 
	#FSMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5170 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5171 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5172 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5173 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5174 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5175 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5176 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5177 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5180 
	#FSMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

5181 
	#FSMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5182 
	#FSMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5183 
	#FSMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5184 
	#FSMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5185 
	#FSMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5186 
	#FSMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5187 
	#FSMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5188 
	#FSMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5190 
	#FSMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5191 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5192 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5193 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5194 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5195 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5196 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5197 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5198 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5200 
	#FSMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5201 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5202 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5203 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5204 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5205 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5206 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5207 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5208 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5210 
	#FSMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5211 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5212 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5213 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5214 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5215 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5216 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5217 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5218 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5221 
	#FSMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

5222 
	#FSMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5223 
	#FSMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5224 
	#FSMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5225 
	#FSMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5226 
	#FSMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5227 
	#FSMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5228 
	#FSMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5229 
	#FSMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5231 
	#FSMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5232 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5233 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5234 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5235 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5236 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5237 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5238 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5239 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5241 
	#FSMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5242 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5243 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5244 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5245 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5246 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5247 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5248 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5249 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5251 
	#FSMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5252 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5253 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5254 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5255 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5256 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5257 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5258 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5259 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5262 
	#FSMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

5263 
	#FSMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5264 
	#FSMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5265 
	#FSMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5266 
	#FSMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5267 
	#FSMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5268 
	#FSMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5269 
	#FSMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5270 
	#FSMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5272 
	#FSMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5273 
	#FSMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5274 
	#FSMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5275 
	#FSMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5276 
	#FSMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5277 
	#FSMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5278 
	#FSMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5279 
	#FSMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5280 
	#FSMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5282 
	#FSMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5283 
	#FSMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5284 
	#FSMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5285 
	#FSMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5286 
	#FSMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5287 
	#FSMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5288 
	#FSMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5289 
	#FSMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5290 
	#FSMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5292 
	#FSMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5293 
	#FSMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5294 
	#FSMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5295 
	#FSMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5296 
	#FSMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5297 
	#FSMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5298 
	#FSMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5299 
	#FSMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5300 
	#FSMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5303 
	#FSMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

5304 
	#FSMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5305 
	#FSMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5306 
	#FSMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5307 
	#FSMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5308 
	#FSMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5309 
	#FSMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5310 
	#FSMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5311 
	#FSMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5313 
	#FSMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5314 
	#FSMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5315 
	#FSMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5316 
	#FSMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5317 
	#FSMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5318 
	#FSMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5319 
	#FSMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5320 
	#FSMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5321 
	#FSMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5323 
	#FSMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5324 
	#FSMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5325 
	#FSMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5326 
	#FSMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5327 
	#FSMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5328 
	#FSMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5329 
	#FSMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5330 
	#FSMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5331 
	#FSMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5333 
	#FSMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5334 
	#FSMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5335 
	#FSMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5336 
	#FSMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5337 
	#FSMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5338 
	#FSMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5339 
	#FSMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5340 
	#FSMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5341 
	#FSMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5344 
	#FSMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

5345 
	#FSMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5346 
	#FSMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5347 
	#FSMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5348 
	#FSMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5349 
	#FSMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5350 
	#FSMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5351 
	#FSMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5352 
	#FSMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5354 
	#FSMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5355 
	#FSMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5356 
	#FSMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5357 
	#FSMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5358 
	#FSMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5359 
	#FSMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5360 
	#FSMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5361 
	#FSMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5362 
	#FSMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5364 
	#FSMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5365 
	#FSMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5366 
	#FSMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5367 
	#FSMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5368 
	#FSMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5369 
	#FSMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5370 
	#FSMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5371 
	#FSMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5372 
	#FSMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5374 
	#FSMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5375 
	#FSMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5376 
	#FSMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5377 
	#FSMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5378 
	#FSMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5379 
	#FSMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5380 
	#FSMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5381 
	#FSMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5382 
	#FSMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5385 
	#FSMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

5386 
	#FSMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5387 
	#FSMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5388 
	#FSMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5389 
	#FSMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5390 
	#FSMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5391 
	#FSMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5392 
	#FSMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5393 
	#FSMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5395 
	#FSMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5396 
	#FSMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5397 
	#FSMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5398 
	#FSMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5399 
	#FSMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5400 
	#FSMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5401 
	#FSMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5402 
	#FSMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5403 
	#FSMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5405 
	#FSMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5406 
	#FSMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5407 
	#FSMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5408 
	#FSMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5409 
	#FSMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5410 
	#FSMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5411 
	#FSMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5412 
	#FSMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5413 
	#FSMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5415 
	#FSMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5416 
	#FSMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5417 
	#FSMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5418 
	#FSMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5419 
	#FSMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5420 
	#FSMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5421 
	#FSMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5422 
	#FSMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5423 
	#FSMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5426 
	#FSMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

5429 
	#FSMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

5438 
	#SDIO_POWER_PWRCTRL
 ((
uöt8_t
)0x03Ë

	)

5439 
	#SDIO_POWER_PWRCTRL_0
 ((
uöt8_t
)0x01Ë

	)

5440 
	#SDIO_POWER_PWRCTRL_1
 ((
uöt8_t
)0x02Ë

	)

5443 
	#SDIO_CLKCR_CLKDIV
 ((
uöt16_t
)0x00FFË

	)

5444 
	#SDIO_CLKCR_CLKEN
 ((
uöt16_t
)0x0100Ë

	)

5445 
	#SDIO_CLKCR_PWRSAV
 ((
uöt16_t
)0x0200Ë

	)

5446 
	#SDIO_CLKCR_BYPASS
 ((
uöt16_t
)0x0400Ë

	)

5448 
	#SDIO_CLKCR_WIDBUS
 ((
uöt16_t
)0x1800Ë

	)

5449 
	#SDIO_CLKCR_WIDBUS_0
 ((
uöt16_t
)0x0800Ë

	)

5450 
	#SDIO_CLKCR_WIDBUS_1
 ((
uöt16_t
)0x1000Ë

	)

5452 
	#SDIO_CLKCR_NEGEDGE
 ((
uöt16_t
)0x2000Ë

	)

5453 
	#SDIO_CLKCR_HWFC_EN
 ((
uöt16_t
)0x4000Ë

	)

5456 
	#SDIO_ARG_CMDARG
 ((
uöt32_t
)0xFFFFFFFFË

	)

5459 
	#SDIO_CMD_CMDINDEX
 ((
uöt16_t
)0x003FË

	)

5461 
	#SDIO_CMD_WAITRESP
 ((
uöt16_t
)0x00C0Ë

	)

5462 
	#SDIO_CMD_WAITRESP_0
 ((
uöt16_t
)0x0040Ë

	)

5463 
	#SDIO_CMD_WAITRESP_1
 ((
uöt16_t
)0x0080Ë

	)

5465 
	#SDIO_CMD_WAITINT
 ((
uöt16_t
)0x0100Ë

	)

5466 
	#SDIO_CMD_WAITPEND
 ((
uöt16_t
)0x0200Ë

	)

5467 
	#SDIO_CMD_CPSMEN
 ((
uöt16_t
)0x0400Ë

	)

5468 
	#SDIO_CMD_SDIOSUSPEND
 ((
uöt16_t
)0x0800Ë

	)

5469 
	#SDIO_CMD_ENCMDCOMPL
 ((
uöt16_t
)0x1000Ë

	)

5470 
	#SDIO_CMD_NIEN
 ((
uöt16_t
)0x2000Ë

	)

5471 
	#SDIO_CMD_CEATACMD
 ((
uöt16_t
)0x4000Ë

	)

5474 
	#SDIO_RESPCMD_RESPCMD
 ((
uöt8_t
)0x3FË

	)

5477 
	#SDIO_RESP0_CARDSTATUS0
 ((
uöt32_t
)0xFFFFFFFFË

	)

5480 
	#SDIO_RESP1_CARDSTATUS1
 ((
uöt32_t
)0xFFFFFFFFË

	)

5483 
	#SDIO_RESP2_CARDSTATUS2
 ((
uöt32_t
)0xFFFFFFFFË

	)

5486 
	#SDIO_RESP3_CARDSTATUS3
 ((
uöt32_t
)0xFFFFFFFFË

	)

5489 
	#SDIO_RESP4_CARDSTATUS4
 ((
uöt32_t
)0xFFFFFFFFË

	)

5492 
	#SDIO_DTIMER_DATATIME
 ((
uöt32_t
)0xFFFFFFFFË

	)

5495 
	#SDIO_DLEN_DATALENGTH
 ((
uöt32_t
)0x01FFFFFFË

	)

5498 
	#SDIO_DCTRL_DTEN
 ((
uöt16_t
)0x0001Ë

	)

5499 
	#SDIO_DCTRL_DTDIR
 ((
uöt16_t
)0x0002Ë

	)

5500 
	#SDIO_DCTRL_DTMODE
 ((
uöt16_t
)0x0004Ë

	)

5501 
	#SDIO_DCTRL_DMAEN
 ((
uöt16_t
)0x0008Ë

	)

5503 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
uöt16_t
)0x00F0Ë

	)

5504 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
uöt16_t
)0x0010Ë

	)

5505 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
uöt16_t
)0x0020Ë

	)

5506 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
uöt16_t
)0x0040Ë

	)

5507 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
uöt16_t
)0x0080Ë

	)

5509 
	#SDIO_DCTRL_RWSTART
 ((
uöt16_t
)0x0100Ë

	)

5510 
	#SDIO_DCTRL_RWSTOP
 ((
uöt16_t
)0x0200Ë

	)

5511 
	#SDIO_DCTRL_RWMOD
 ((
uöt16_t
)0x0400Ë

	)

5512 
	#SDIO_DCTRL_SDIOEN
 ((
uöt16_t
)0x0800Ë

	)

5515 
	#SDIO_DCOUNT_DATACOUNT
 ((
uöt32_t
)0x01FFFFFFË

	)

5518 
	#SDIO_STA_CCRCFAIL
 ((
uöt32_t
)0x00000001Ë

	)

5519 
	#SDIO_STA_DCRCFAIL
 ((
uöt32_t
)0x00000002Ë

	)

5520 
	#SDIO_STA_CTIMEOUT
 ((
uöt32_t
)0x00000004Ë

	)

5521 
	#SDIO_STA_DTIMEOUT
 ((
uöt32_t
)0x00000008Ë

	)

5522 
	#SDIO_STA_TXUNDERR
 ((
uöt32_t
)0x00000010Ë

	)

5523 
	#SDIO_STA_RXOVERR
 ((
uöt32_t
)0x00000020Ë

	)

5524 
	#SDIO_STA_CMDREND
 ((
uöt32_t
)0x00000040Ë

	)

5525 
	#SDIO_STA_CMDSENT
 ((
uöt32_t
)0x00000080Ë

	)

5526 
	#SDIO_STA_DATAEND
 ((
uöt32_t
)0x00000100Ë

	)

5527 
	#SDIO_STA_STBITERR
 ((
uöt32_t
)0x00000200Ë

	)

5528 
	#SDIO_STA_DBCKEND
 ((
uöt32_t
)0x00000400Ë

	)

5529 
	#SDIO_STA_CMDACT
 ((
uöt32_t
)0x00000800Ë

	)

5530 
	#SDIO_STA_TXACT
 ((
uöt32_t
)0x00001000Ë

	)

5531 
	#SDIO_STA_RXACT
 ((
uöt32_t
)0x00002000Ë

	)

5532 
	#SDIO_STA_TXFIFOHE
 ((
uöt32_t
)0x00004000Ë

	)

5533 
	#SDIO_STA_RXFIFOHF
 ((
uöt32_t
)0x00008000Ë

	)

5534 
	#SDIO_STA_TXFIFOF
 ((
uöt32_t
)0x00010000Ë

	)

5535 
	#SDIO_STA_RXFIFOF
 ((
uöt32_t
)0x00020000Ë

	)

5536 
	#SDIO_STA_TXFIFOE
 ((
uöt32_t
)0x00040000Ë

	)

5537 
	#SDIO_STA_RXFIFOE
 ((
uöt32_t
)0x00080000Ë

	)

5538 
	#SDIO_STA_TXDAVL
 ((
uöt32_t
)0x00100000Ë

	)

5539 
	#SDIO_STA_RXDAVL
 ((
uöt32_t
)0x00200000Ë

	)

5540 
	#SDIO_STA_SDIOIT
 ((
uöt32_t
)0x00400000Ë

	)

5541 
	#SDIO_STA_CEATAEND
 ((
uöt32_t
)0x00800000Ë

	)

5544 
	#SDIO_ICR_CCRCFAILC
 ((
uöt32_t
)0x00000001Ë

	)

5545 
	#SDIO_ICR_DCRCFAILC
 ((
uöt32_t
)0x00000002Ë

	)

5546 
	#SDIO_ICR_CTIMEOUTC
 ((
uöt32_t
)0x00000004Ë

	)

5547 
	#SDIO_ICR_DTIMEOUTC
 ((
uöt32_t
)0x00000008Ë

	)

5548 
	#SDIO_ICR_TXUNDERRC
 ((
uöt32_t
)0x00000010Ë

	)

5549 
	#SDIO_ICR_RXOVERRC
 ((
uöt32_t
)0x00000020Ë

	)

5550 
	#SDIO_ICR_CMDRENDC
 ((
uöt32_t
)0x00000040Ë

	)

5551 
	#SDIO_ICR_CMDSENTC
 ((
uöt32_t
)0x00000080Ë

	)

5552 
	#SDIO_ICR_DATAENDC
 ((
uöt32_t
)0x00000100Ë

	)

5553 
	#SDIO_ICR_STBITERRC
 ((
uöt32_t
)0x00000200Ë

	)

5554 
	#SDIO_ICR_DBCKENDC
 ((
uöt32_t
)0x00000400Ë

	)

5555 
	#SDIO_ICR_SDIOITC
 ((
uöt32_t
)0x00400000Ë

	)

5556 
	#SDIO_ICR_CEATAENDC
 ((
uöt32_t
)0x00800000Ë

	)

5559 
	#SDIO_MASK_CCRCFAILIE
 ((
uöt32_t
)0x00000001Ë

	)

5560 
	#SDIO_MASK_DCRCFAILIE
 ((
uöt32_t
)0x00000002Ë

	)

5561 
	#SDIO_MASK_CTIMEOUTIE
 ((
uöt32_t
)0x00000004Ë

	)

5562 
	#SDIO_MASK_DTIMEOUTIE
 ((
uöt32_t
)0x00000008Ë

	)

5563 
	#SDIO_MASK_TXUNDERRIE
 ((
uöt32_t
)0x00000010Ë

	)

5564 
	#SDIO_MASK_RXOVERRIE
 ((
uöt32_t
)0x00000020Ë

	)

5565 
	#SDIO_MASK_CMDRENDIE
 ((
uöt32_t
)0x00000040Ë

	)

5566 
	#SDIO_MASK_CMDSENTIE
 ((
uöt32_t
)0x00000080Ë

	)

5567 
	#SDIO_MASK_DATAENDIE
 ((
uöt32_t
)0x00000100Ë

	)

5568 
	#SDIO_MASK_STBITERRIE
 ((
uöt32_t
)0x00000200Ë

	)

5569 
	#SDIO_MASK_DBCKENDIE
 ((
uöt32_t
)0x00000400Ë

	)

5570 
	#SDIO_MASK_CMDACTIE
 ((
uöt32_t
)0x00000800Ë

	)

5571 
	#SDIO_MASK_TXACTIE
 ((
uöt32_t
)0x00001000Ë

	)

5572 
	#SDIO_MASK_RXACTIE
 ((
uöt32_t
)0x00002000Ë

	)

5573 
	#SDIO_MASK_TXFIFOHEIE
 ((
uöt32_t
)0x00004000Ë

	)

5574 
	#SDIO_MASK_RXFIFOHFIE
 ((
uöt32_t
)0x00008000Ë

	)

5575 
	#SDIO_MASK_TXFIFOFIE
 ((
uöt32_t
)0x00010000Ë

	)

5576 
	#SDIO_MASK_RXFIFOFIE
 ((
uöt32_t
)0x00020000Ë

	)

5577 
	#SDIO_MASK_TXFIFOEIE
 ((
uöt32_t
)0x00040000Ë

	)

5578 
	#SDIO_MASK_RXFIFOEIE
 ((
uöt32_t
)0x00080000Ë

	)

5579 
	#SDIO_MASK_TXDAVLIE
 ((
uöt32_t
)0x00100000Ë

	)

5580 
	#SDIO_MASK_RXDAVLIE
 ((
uöt32_t
)0x00200000Ë

	)

5581 
	#SDIO_MASK_SDIOITIE
 ((
uöt32_t
)0x00400000Ë

	)

5582 
	#SDIO_MASK_CEATAENDIE
 ((
uöt32_t
)0x00800000Ë

	)

5585 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
uöt32_t
)0x00FFFFFFË

	)

5588 
	#SDIO_FIFO_FIFODATA
 ((
uöt32_t
)0xFFFFFFFFË

	)

5598 
	#USB_EP0R_EA
 ((
uöt16_t
)0x000FË

	)

5600 
	#USB_EP0R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5601 
	#USB_EP0R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5602 
	#USB_EP0R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5604 
	#USB_EP0R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5605 
	#USB_EP0R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5606 
	#USB_EP0R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5608 
	#USB_EP0R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5609 
	#USB_EP0R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5610 
	#USB_EP0R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5612 
	#USB_EP0R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5614 
	#USB_EP0R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5615 
	#USB_EP0R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5616 
	#USB_EP0R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5618 
	#USB_EP0R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5619 
	#USB_EP0R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5622 
	#USB_EP1R_EA
 ((
uöt16_t
)0x000FË

	)

5624 
	#USB_EP1R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5625 
	#USB_EP1R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5626 
	#USB_EP1R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5628 
	#USB_EP1R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5629 
	#USB_EP1R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5630 
	#USB_EP1R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5632 
	#USB_EP1R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5633 
	#USB_EP1R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5634 
	#USB_EP1R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5636 
	#USB_EP1R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5638 
	#USB_EP1R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5639 
	#USB_EP1R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5640 
	#USB_EP1R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5642 
	#USB_EP1R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5643 
	#USB_EP1R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5646 
	#USB_EP2R_EA
 ((
uöt16_t
)0x000FË

	)

5648 
	#USB_EP2R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5649 
	#USB_EP2R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5650 
	#USB_EP2R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5652 
	#USB_EP2R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5653 
	#USB_EP2R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5654 
	#USB_EP2R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5656 
	#USB_EP2R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5657 
	#USB_EP2R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5658 
	#USB_EP2R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5660 
	#USB_EP2R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5662 
	#USB_EP2R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5663 
	#USB_EP2R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5664 
	#USB_EP2R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5666 
	#USB_EP2R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5667 
	#USB_EP2R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5670 
	#USB_EP3R_EA
 ((
uöt16_t
)0x000FË

	)

5672 
	#USB_EP3R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5673 
	#USB_EP3R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5674 
	#USB_EP3R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5676 
	#USB_EP3R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5677 
	#USB_EP3R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5678 
	#USB_EP3R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5680 
	#USB_EP3R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5681 
	#USB_EP3R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5682 
	#USB_EP3R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5684 
	#USB_EP3R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5686 
	#USB_EP3R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5687 
	#USB_EP3R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5688 
	#USB_EP3R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5690 
	#USB_EP3R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5691 
	#USB_EP3R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5694 
	#USB_EP4R_EA
 ((
uöt16_t
)0x000FË

	)

5696 
	#USB_EP4R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5697 
	#USB_EP4R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5698 
	#USB_EP4R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5700 
	#USB_EP4R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5701 
	#USB_EP4R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5702 
	#USB_EP4R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5704 
	#USB_EP4R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5705 
	#USB_EP4R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5706 
	#USB_EP4R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5708 
	#USB_EP4R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5710 
	#USB_EP4R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5711 
	#USB_EP4R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5712 
	#USB_EP4R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5714 
	#USB_EP4R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5715 
	#USB_EP4R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5718 
	#USB_EP5R_EA
 ((
uöt16_t
)0x000FË

	)

5720 
	#USB_EP5R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5721 
	#USB_EP5R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5722 
	#USB_EP5R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5724 
	#USB_EP5R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5725 
	#USB_EP5R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5726 
	#USB_EP5R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5728 
	#USB_EP5R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5729 
	#USB_EP5R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5730 
	#USB_EP5R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5732 
	#USB_EP5R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5734 
	#USB_EP5R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5735 
	#USB_EP5R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5736 
	#USB_EP5R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5738 
	#USB_EP5R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5739 
	#USB_EP5R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5742 
	#USB_EP6R_EA
 ((
uöt16_t
)0x000FË

	)

5744 
	#USB_EP6R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5745 
	#USB_EP6R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5746 
	#USB_EP6R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5748 
	#USB_EP6R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5749 
	#USB_EP6R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5750 
	#USB_EP6R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5752 
	#USB_EP6R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5753 
	#USB_EP6R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5754 
	#USB_EP6R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5756 
	#USB_EP6R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5758 
	#USB_EP6R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5759 
	#USB_EP6R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5760 
	#USB_EP6R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5762 
	#USB_EP6R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5763 
	#USB_EP6R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5766 
	#USB_EP7R_EA
 ((
uöt16_t
)0x000FË

	)

5768 
	#USB_EP7R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5769 
	#USB_EP7R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5770 
	#USB_EP7R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5772 
	#USB_EP7R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5773 
	#USB_EP7R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5774 
	#USB_EP7R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5776 
	#USB_EP7R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5777 
	#USB_EP7R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5778 
	#USB_EP7R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5780 
	#USB_EP7R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5782 
	#USB_EP7R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5783 
	#USB_EP7R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5784 
	#USB_EP7R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5786 
	#USB_EP7R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5787 
	#USB_EP7R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5791 
	#USB_CNTR_FRES
 ((
uöt16_t
)0x0001Ë

	)

5792 
	#USB_CNTR_PDWN
 ((
uöt16_t
)0x0002Ë

	)

5793 
	#USB_CNTR_LP_MODE
 ((
uöt16_t
)0x0004Ë

	)

5794 
	#USB_CNTR_FSUSP
 ((
uöt16_t
)0x0008Ë

	)

5795 
	#USB_CNTR_RESUME
 ((
uöt16_t
)0x0010Ë

	)

5796 
	#USB_CNTR_ESOFM
 ((
uöt16_t
)0x0100Ë

	)

5797 
	#USB_CNTR_SOFM
 ((
uöt16_t
)0x0200Ë

	)

5798 
	#USB_CNTR_RESETM
 ((
uöt16_t
)0x0400Ë

	)

5799 
	#USB_CNTR_SUSPM
 ((
uöt16_t
)0x0800Ë

	)

5800 
	#USB_CNTR_WKUPM
 ((
uöt16_t
)0x1000Ë

	)

5801 
	#USB_CNTR_ERRM
 ((
uöt16_t
)0x2000Ë

	)

5802 
	#USB_CNTR_PMAOVRM
 ((
uöt16_t
)0x4000Ë

	)

5803 
	#USB_CNTR_CTRM
 ((
uöt16_t
)0x8000Ë

	)

5806 
	#USB_ISTR_EP_ID
 ((
uöt16_t
)0x000FË

	)

5807 
	#USB_ISTR_DIR
 ((
uöt16_t
)0x0010Ë

	)

5808 
	#USB_ISTR_ESOF
 ((
uöt16_t
)0x0100Ë

	)

5809 
	#USB_ISTR_SOF
 ((
uöt16_t
)0x0200Ë

	)

5810 
	#USB_ISTR_RESET
 ((
uöt16_t
)0x0400Ë

	)

5811 
	#USB_ISTR_SUSP
 ((
uöt16_t
)0x0800Ë

	)

5812 
	#USB_ISTR_WKUP
 ((
uöt16_t
)0x1000Ë

	)

5813 
	#USB_ISTR_ERR
 ((
uöt16_t
)0x2000Ë

	)

5814 
	#USB_ISTR_PMAOVR
 ((
uöt16_t
)0x4000Ë

	)

5815 
	#USB_ISTR_CTR
 ((
uöt16_t
)0x8000Ë

	)

5818 
	#USB_FNR_FN
 ((
uöt16_t
)0x07FFË

	)

5819 
	#USB_FNR_LSOF
 ((
uöt16_t
)0x1800Ë

	)

5820 
	#USB_FNR_LCK
 ((
uöt16_t
)0x2000Ë

	)

5821 
	#USB_FNR_RXDM
 ((
uöt16_t
)0x4000Ë

	)

5822 
	#USB_FNR_RXDP
 ((
uöt16_t
)0x8000Ë

	)

5825 
	#USB_DADDR_ADD
 ((
uöt8_t
)0x7FË

	)

5826 
	#USB_DADDR_ADD0
 ((
uöt8_t
)0x01Ë

	)

5827 
	#USB_DADDR_ADD1
 ((
uöt8_t
)0x02Ë

	)

5828 
	#USB_DADDR_ADD2
 ((
uöt8_t
)0x04Ë

	)

5829 
	#USB_DADDR_ADD3
 ((
uöt8_t
)0x08Ë

	)

5830 
	#USB_DADDR_ADD4
 ((
uöt8_t
)0x10Ë

	)

5831 
	#USB_DADDR_ADD5
 ((
uöt8_t
)0x20Ë

	)

5832 
	#USB_DADDR_ADD6
 ((
uöt8_t
)0x40Ë

	)

5834 
	#USB_DADDR_EF
 ((
uöt8_t
)0x80Ë

	)

5837 
	#USB_BTABLE_BTABLE
 ((
uöt16_t
)0xFFF8Ë

	)

5841 
	#USB_ADDR0_TX_ADDR0_TX
 ((
uöt16_t
)0xFFFEË

	)

5844 
	#USB_ADDR1_TX_ADDR1_TX
 ((
uöt16_t
)0xFFFEË

	)

5847 
	#USB_ADDR2_TX_ADDR2_TX
 ((
uöt16_t
)0xFFFEË

	)

5850 
	#USB_ADDR3_TX_ADDR3_TX
 ((
uöt16_t
)0xFFFEË

	)

5853 
	#USB_ADDR4_TX_ADDR4_TX
 ((
uöt16_t
)0xFFFEË

	)

5856 
	#USB_ADDR5_TX_ADDR5_TX
 ((
uöt16_t
)0xFFFEË

	)

5859 
	#USB_ADDR6_TX_ADDR6_TX
 ((
uöt16_t
)0xFFFEË

	)

5862 
	#USB_ADDR7_TX_ADDR7_TX
 ((
uöt16_t
)0xFFFEË

	)

5867 
	#USB_COUNT0_TX_COUNT0_TX
 ((
uöt16_t
)0x03FFË

	)

5870 
	#USB_COUNT1_TX_COUNT1_TX
 ((
uöt16_t
)0x03FFË

	)

5873 
	#USB_COUNT2_TX_COUNT2_TX
 ((
uöt16_t
)0x03FFË

	)

5876 
	#USB_COUNT3_TX_COUNT3_TX
 ((
uöt16_t
)0x03FFË

	)

5879 
	#USB_COUNT4_TX_COUNT4_TX
 ((
uöt16_t
)0x03FFË

	)

5882 
	#USB_COUNT5_TX_COUNT5_TX
 ((
uöt16_t
)0x03FFË

	)

5885 
	#USB_COUNT6_TX_COUNT6_TX
 ((
uöt16_t
)0x03FFË

	)

5888 
	#USB_COUNT7_TX_COUNT7_TX
 ((
uöt16_t
)0x03FFË

	)

5893 
	#USB_COUNT0_TX_0_COUNT0_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5896 
	#USB_COUNT0_TX_1_COUNT0_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5899 
	#USB_COUNT1_TX_0_COUNT1_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5902 
	#USB_COUNT1_TX_1_COUNT1_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5905 
	#USB_COUNT2_TX_0_COUNT2_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5908 
	#USB_COUNT2_TX_1_COUNT2_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5911 
	#USB_COUNT3_TX_0_COUNT3_TX_0
 ((
uöt16_t
)0x000003FFË

	)

5914 
	#USB_COUNT3_TX_1_COUNT3_TX_1
 ((
uöt16_t
)0x03FF0000Ë

	)

5917 
	#USB_COUNT4_TX_0_COUNT4_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5920 
	#USB_COUNT4_TX_1_COUNT4_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5923 
	#USB_COUNT5_TX_0_COUNT5_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5926 
	#USB_COUNT5_TX_1_COUNT5_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5929 
	#USB_COUNT6_TX_0_COUNT6_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5932 
	#USB_COUNT6_TX_1_COUNT6_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5935 
	#USB_COUNT7_TX_0_COUNT7_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5938 
	#USB_COUNT7_TX_1_COUNT7_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5943 
	#USB_ADDR0_RX_ADDR0_RX
 ((
uöt16_t
)0xFFFEË

	)

5946 
	#USB_ADDR1_RX_ADDR1_RX
 ((
uöt16_t
)0xFFFEË

	)

5949 
	#USB_ADDR2_RX_ADDR2_RX
 ((
uöt16_t
)0xFFFEË

	)

5952 
	#USB_ADDR3_RX_ADDR3_RX
 ((
uöt16_t
)0xFFFEË

	)

5955 
	#USB_ADDR4_RX_ADDR4_RX
 ((
uöt16_t
)0xFFFEË

	)

5958 
	#USB_ADDR5_RX_ADDR5_RX
 ((
uöt16_t
)0xFFFEË

	)

5961 
	#USB_ADDR6_RX_ADDR6_RX
 ((
uöt16_t
)0xFFFEË

	)

5964 
	#USB_ADDR7_RX_ADDR7_RX
 ((
uöt16_t
)0xFFFEË

	)

5969 
	#USB_COUNT0_RX_COUNT0_RX
 ((
uöt16_t
)0x03FFË

	)

5971 
	#USB_COUNT0_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

5972 
	#USB_COUNT0_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

5973 
	#USB_COUNT0_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

5974 
	#USB_COUNT0_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

5975 
	#USB_COUNT0_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

5976 
	#USB_COUNT0_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

5978 
	#USB_COUNT0_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

5981 
	#USB_COUNT1_RX_COUNT1_RX
 ((
uöt16_t
)0x03FFË

	)

5983 
	#USB_COUNT1_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

5984 
	#USB_COUNT1_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

5985 
	#USB_COUNT1_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

5986 
	#USB_COUNT1_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

5987 
	#USB_COUNT1_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

5988 
	#USB_COUNT1_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

5990 
	#USB_COUNT1_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

5993 
	#USB_COUNT2_RX_COUNT2_RX
 ((
uöt16_t
)0x03FFË

	)

5995 
	#USB_COUNT2_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

5996 
	#USB_COUNT2_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

5997 
	#USB_COUNT2_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

5998 
	#USB_COUNT2_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

5999 
	#USB_COUNT2_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

6000 
	#USB_COUNT2_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

6002 
	#USB_COUNT2_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

6005 
	#USB_COUNT3_RX_COUNT3_RX
 ((
uöt16_t
)0x03FFË

	)

6007 
	#USB_COUNT3_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

6008 
	#USB_COUNT3_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

6009 
	#USB_COUNT3_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

6010 
	#USB_COUNT3_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

6011 
	#USB_COUNT3_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

6012 
	#USB_COUNT3_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

6014 
	#USB_COUNT3_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

6017 
	#USB_COUNT4_RX_COUNT4_RX
 ((
uöt16_t
)0x03FFË

	)

6019 
	#USB_COUNT4_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

6020 
	#USB_COUNT4_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

6021 
	#USB_COUNT4_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

6022 
	#USB_COUNT4_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

6023 
	#USB_COUNT4_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

6024 
	#USB_COUNT4_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

6026 
	#USB_COUNT4_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

6029 
	#USB_COUNT5_RX_COUNT5_RX
 ((
uöt16_t
)0x03FFË

	)

6031 
	#USB_COUNT5_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

6032 
	#USB_COUNT5_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

6033 
	#USB_COUNT5_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

6034 
	#USB_COUNT5_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

6035 
	#USB_COUNT5_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

6036 
	#USB_COUNT5_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

6038 
	#USB_COUNT5_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

6041 
	#USB_COUNT6_RX_COUNT6_RX
 ((
uöt16_t
)0x03FFË

	)

6043 
	#USB_COUNT6_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

6044 
	#USB_COUNT6_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

6045 
	#USB_COUNT6_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

6046 
	#USB_COUNT6_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

6047 
	#USB_COUNT6_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

6048 
	#USB_COUNT6_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

6050 
	#USB_COUNT6_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

6053 
	#USB_COUNT7_RX_COUNT7_RX
 ((
uöt16_t
)0x03FFË

	)

6055 
	#USB_COUNT7_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

6056 
	#USB_COUNT7_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

6057 
	#USB_COUNT7_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

6058 
	#USB_COUNT7_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

6059 
	#USB_COUNT7_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

6060 
	#USB_COUNT7_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

6062 
	#USB_COUNT7_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

6067 
	#USB_COUNT0_RX_0_COUNT0_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6069 
	#USB_COUNT0_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6070 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6071 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6072 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6073 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6074 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6076 
	#USB_COUNT0_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6079 
	#USB_COUNT0_RX_1_COUNT0_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6081 
	#USB_COUNT0_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6082 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6083 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6084 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6085 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6086 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6088 
	#USB_COUNT0_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6091 
	#USB_COUNT1_RX_0_COUNT1_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6093 
	#USB_COUNT1_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6094 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6095 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6096 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6097 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6098 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6100 
	#USB_COUNT1_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6103 
	#USB_COUNT1_RX_1_COUNT1_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6105 
	#USB_COUNT1_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6106 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6107 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6108 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6109 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6110 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6112 
	#USB_COUNT1_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6115 
	#USB_COUNT2_RX_0_COUNT2_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6117 
	#USB_COUNT2_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6118 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6119 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6120 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6121 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6122 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6124 
	#USB_COUNT2_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6127 
	#USB_COUNT2_RX_1_COUNT2_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6129 
	#USB_COUNT2_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6130 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6131 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6132 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6133 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6134 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6136 
	#USB_COUNT2_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6139 
	#USB_COUNT3_RX_0_COUNT3_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6141 
	#USB_COUNT3_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6142 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6143 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6144 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6145 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6146 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6148 
	#USB_COUNT3_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6151 
	#USB_COUNT3_RX_1_COUNT3_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6153 
	#USB_COUNT3_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6154 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6155 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6156 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6157 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6158 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6160 
	#USB_COUNT3_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6163 
	#USB_COUNT4_RX_0_COUNT4_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6165 
	#USB_COUNT4_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6166 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6167 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6168 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6169 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6170 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6172 
	#USB_COUNT4_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6175 
	#USB_COUNT4_RX_1_COUNT4_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6177 
	#USB_COUNT4_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6178 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6179 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6180 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6181 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6182 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6184 
	#USB_COUNT4_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6187 
	#USB_COUNT5_RX_0_COUNT5_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6189 
	#USB_COUNT5_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6190 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6191 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6192 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6193 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6194 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6196 
	#USB_COUNT5_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6199 
	#USB_COUNT5_RX_1_COUNT5_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6201 
	#USB_COUNT5_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6202 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6203 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6204 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6205 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6206 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6208 
	#USB_COUNT5_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6211 
	#USB_COUNT6_RX_0_COUNT6_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6213 
	#USB_COUNT6_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6214 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6215 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6216 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6217 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6218 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6220 
	#USB_COUNT6_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6223 
	#USB_COUNT6_RX_1_COUNT6_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6225 
	#USB_COUNT6_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6226 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6227 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6228 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6229 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6230 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6232 
	#USB_COUNT6_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6235 
	#USB_COUNT7_RX_0_COUNT7_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6237 
	#USB_COUNT7_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6238 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6239 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6240 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6241 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6242 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6244 
	#USB_COUNT7_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6247 
	#USB_COUNT7_RX_1_COUNT7_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6249 
	#USB_COUNT7_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6250 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6251 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6252 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6253 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6254 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6256 
	#USB_COUNT7_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6266 
	#CAN_MCR_INRQ
 ((
uöt16_t
)0x0001Ë

	)

6267 
	#CAN_MCR_SLEEP
 ((
uöt16_t
)0x0002Ë

	)

6268 
	#CAN_MCR_TXFP
 ((
uöt16_t
)0x0004Ë

	)

6269 
	#CAN_MCR_RFLM
 ((
uöt16_t
)0x0008Ë

	)

6270 
	#CAN_MCR_NART
 ((
uöt16_t
)0x0010Ë

	)

6271 
	#CAN_MCR_AWUM
 ((
uöt16_t
)0x0020Ë

	)

6272 
	#CAN_MCR_ABOM
 ((
uöt16_t
)0x0040Ë

	)

6273 
	#CAN_MCR_TTCM
 ((
uöt16_t
)0x0080Ë

	)

6274 
	#CAN_MCR_RESET
 ((
uöt16_t
)0x8000Ë

	)

6277 
	#CAN_MSR_INAK
 ((
uöt16_t
)0x0001Ë

	)

6278 
	#CAN_MSR_SLAK
 ((
uöt16_t
)0x0002Ë

	)

6279 
	#CAN_MSR_ERRI
 ((
uöt16_t
)0x0004Ë

	)

6280 
	#CAN_MSR_WKUI
 ((
uöt16_t
)0x0008Ë

	)

6281 
	#CAN_MSR_SLAKI
 ((
uöt16_t
)0x0010Ë

	)

6282 
	#CAN_MSR_TXM
 ((
uöt16_t
)0x0100Ë

	)

6283 
	#CAN_MSR_RXM
 ((
uöt16_t
)0x0200Ë

	)

6284 
	#CAN_MSR_SAMP
 ((
uöt16_t
)0x0400Ë

	)

6285 
	#CAN_MSR_RX
 ((
uöt16_t
)0x0800Ë

	)

6288 
	#CAN_TSR_RQCP0
 ((
uöt32_t
)0x00000001Ë

	)

6289 
	#CAN_TSR_TXOK0
 ((
uöt32_t
)0x00000002Ë

	)

6290 
	#CAN_TSR_ALST0
 ((
uöt32_t
)0x00000004Ë

	)

6291 
	#CAN_TSR_TERR0
 ((
uöt32_t
)0x00000008Ë

	)

6292 
	#CAN_TSR_ABRQ0
 ((
uöt32_t
)0x00000080Ë

	)

6293 
	#CAN_TSR_RQCP1
 ((
uöt32_t
)0x00000100Ë

	)

6294 
	#CAN_TSR_TXOK1
 ((
uöt32_t
)0x00000200Ë

	)

6295 
	#CAN_TSR_ALST1
 ((
uöt32_t
)0x00000400Ë

	)

6296 
	#CAN_TSR_TERR1
 ((
uöt32_t
)0x00000800Ë

	)

6297 
	#CAN_TSR_ABRQ1
 ((
uöt32_t
)0x00008000Ë

	)

6298 
	#CAN_TSR_RQCP2
 ((
uöt32_t
)0x00010000Ë

	)

6299 
	#CAN_TSR_TXOK2
 ((
uöt32_t
)0x00020000Ë

	)

6300 
	#CAN_TSR_ALST2
 ((
uöt32_t
)0x00040000Ë

	)

6301 
	#CAN_TSR_TERR2
 ((
uöt32_t
)0x00080000Ë

	)

6302 
	#CAN_TSR_ABRQ2
 ((
uöt32_t
)0x00800000Ë

	)

6303 
	#CAN_TSR_CODE
 ((
uöt32_t
)0x03000000Ë

	)

6305 
	#CAN_TSR_TME
 ((
uöt32_t
)0x1C000000Ë

	)

6306 
	#CAN_TSR_TME0
 ((
uöt32_t
)0x04000000Ë

	)

6307 
	#CAN_TSR_TME1
 ((
uöt32_t
)0x08000000Ë

	)

6308 
	#CAN_TSR_TME2
 ((
uöt32_t
)0x10000000Ë

	)

6310 
	#CAN_TSR_LOW
 ((
uöt32_t
)0xE0000000Ë

	)

6311 
	#CAN_TSR_LOW0
 ((
uöt32_t
)0x20000000Ë

	)

6312 
	#CAN_TSR_LOW1
 ((
uöt32_t
)0x40000000Ë

	)

6313 
	#CAN_TSR_LOW2
 ((
uöt32_t
)0x80000000Ë

	)

6316 
	#CAN_RF0R_FMP0
 ((
uöt8_t
)0x03Ë

	)

6317 
	#CAN_RF0R_FULL0
 ((
uöt8_t
)0x08Ë

	)

6318 
	#CAN_RF0R_FOVR0
 ((
uöt8_t
)0x10Ë

	)

6319 
	#CAN_RF0R_RFOM0
 ((
uöt8_t
)0x20Ë

	)

6322 
	#CAN_RF1R_FMP1
 ((
uöt8_t
)0x03Ë

	)

6323 
	#CAN_RF1R_FULL1
 ((
uöt8_t
)0x08Ë

	)

6324 
	#CAN_RF1R_FOVR1
 ((
uöt8_t
)0x10Ë

	)

6325 
	#CAN_RF1R_RFOM1
 ((
uöt8_t
)0x20Ë

	)

6328 
	#CAN_IER_TMEIE
 ((
uöt32_t
)0x00000001Ë

	)

6329 
	#CAN_IER_FMPIE0
 ((
uöt32_t
)0x00000002Ë

	)

6330 
	#CAN_IER_FFIE0
 ((
uöt32_t
)0x00000004Ë

	)

6331 
	#CAN_IER_FOVIE0
 ((
uöt32_t
)0x00000008Ë

	)

6332 
	#CAN_IER_FMPIE1
 ((
uöt32_t
)0x00000010Ë

	)

6333 
	#CAN_IER_FFIE1
 ((
uöt32_t
)0x00000020Ë

	)

6334 
	#CAN_IER_FOVIE1
 ((
uöt32_t
)0x00000040Ë

	)

6335 
	#CAN_IER_EWGIE
 ((
uöt32_t
)0x00000100Ë

	)

6336 
	#CAN_IER_EPVIE
 ((
uöt32_t
)0x00000200Ë

	)

6337 
	#CAN_IER_BOFIE
 ((
uöt32_t
)0x00000400Ë

	)

6338 
	#CAN_IER_LECIE
 ((
uöt32_t
)0x00000800Ë

	)

6339 
	#CAN_IER_ERRIE
 ((
uöt32_t
)0x00008000Ë

	)

6340 
	#CAN_IER_WKUIE
 ((
uöt32_t
)0x00010000Ë

	)

6341 
	#CAN_IER_SLKIE
 ((
uöt32_t
)0x00020000Ë

	)

6344 
	#CAN_ESR_EWGF
 ((
uöt32_t
)0x00000001Ë

	)

6345 
	#CAN_ESR_EPVF
 ((
uöt32_t
)0x00000002Ë

	)

6346 
	#CAN_ESR_BOFF
 ((
uöt32_t
)0x00000004Ë

	)

6348 
	#CAN_ESR_LEC
 ((
uöt32_t
)0x00000070Ë

	)

6349 
	#CAN_ESR_LEC_0
 ((
uöt32_t
)0x00000010Ë

	)

6350 
	#CAN_ESR_LEC_1
 ((
uöt32_t
)0x00000020Ë

	)

6351 
	#CAN_ESR_LEC_2
 ((
uöt32_t
)0x00000040Ë

	)

6353 
	#CAN_ESR_TEC
 ((
uöt32_t
)0x00FF0000Ë

	)

6354 
	#CAN_ESR_REC
 ((
uöt32_t
)0xFF000000Ë

	)

6357 
	#CAN_BTR_BRP
 ((
uöt32_t
)0x000003FFË

	)

6358 
	#CAN_BTR_TS1
 ((
uöt32_t
)0x000F0000Ë

	)

6359 
	#CAN_BTR_TS2
 ((
uöt32_t
)0x00700000Ë

	)

6360 
	#CAN_BTR_SJW
 ((
uöt32_t
)0x03000000Ë

	)

6361 
	#CAN_BTR_LBKM
 ((
uöt32_t
)0x40000000Ë

	)

6362 
	#CAN_BTR_SILM
 ((
uöt32_t
)0x80000000Ë

	)

6366 
	#CAN_TI0R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

6367 
	#CAN_TI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

6368 
	#CAN_TI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

6369 
	#CAN_TI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

6370 
	#CAN_TI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

6373 
	#CAN_TDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

6374 
	#CAN_TDT0R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

6375 
	#CAN_TDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

6378 
	#CAN_TDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

6379 
	#CAN_TDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

6380 
	#CAN_TDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

6381 
	#CAN_TDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

6384 
	#CAN_TDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

6385 
	#CAN_TDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

6386 
	#CAN_TDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

6387 
	#CAN_TDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

6390 
	#CAN_TI1R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

6391 
	#CAN_TI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

6392 
	#CAN_TI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

6393 
	#CAN_TI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

6394 
	#CAN_TI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

6397 
	#CAN_TDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

6398 
	#CAN_TDT1R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

6399 
	#CAN_TDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

6402 
	#CAN_TDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

6403 
	#CAN_TDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

6404 
	#CAN_TDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

6405 
	#CAN_TDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

6408 
	#CAN_TDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

6409 
	#CAN_TDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

6410 
	#CAN_TDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

6411 
	#CAN_TDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

6414 
	#CAN_TI2R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

6415 
	#CAN_TI2R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

6416 
	#CAN_TI2R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

6417 
	#CAN_TI2R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

6418 
	#CAN_TI2R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

6421 
	#CAN_TDT2R_DLC
 ((
uöt32_t
)0x0000000FË

	)

6422 
	#CAN_TDT2R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

6423 
	#CAN_TDT2R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

6426 
	#CAN_TDL2R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

6427 
	#CAN_TDL2R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

6428 
	#CAN_TDL2R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

6429 
	#CAN_TDL2R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

6432 
	#CAN_TDH2R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

6433 
	#CAN_TDH2R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

6434 
	#CAN_TDH2R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

6435 
	#CAN_TDH2R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

6438 
	#CAN_RI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

6439 
	#CAN_RI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

6440 
	#CAN_RI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

6441 
	#CAN_RI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

6444 
	#CAN_RDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

6445 
	#CAN_RDT0R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

6446 
	#CAN_RDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

6449 
	#CAN_RDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

6450 
	#CAN_RDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

6451 
	#CAN_RDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

6452 
	#CAN_RDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

6455 
	#CAN_RDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

6456 
	#CAN_RDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

6457 
	#CAN_RDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

6458 
	#CAN_RDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

6461 
	#CAN_RI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

6462 
	#CAN_RI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

6463 
	#CAN_RI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

6464 
	#CAN_RI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

6467 
	#CAN_RDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

6468 
	#CAN_RDT1R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

6469 
	#CAN_RDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

6472 
	#CAN_RDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

6473 
	#CAN_RDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

6474 
	#CAN_RDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

6475 
	#CAN_RDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

6478 
	#CAN_RDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

6479 
	#CAN_RDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

6480 
	#CAN_RDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

6481 
	#CAN_RDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

6485 
	#CAN_FMR_FINIT
 ((
uöt8_t
)0x01Ë

	)

6488 
	#CAN_FM1R_FBM
 ((
uöt16_t
)0x3FFFË

	)

6489 
	#CAN_FM1R_FBM0
 ((
uöt16_t
)0x0001Ë

	)

6490 
	#CAN_FM1R_FBM1
 ((
uöt16_t
)0x0002Ë

	)

6491 
	#CAN_FM1R_FBM2
 ((
uöt16_t
)0x0004Ë

	)

6492 
	#CAN_FM1R_FBM3
 ((
uöt16_t
)0x0008Ë

	)

6493 
	#CAN_FM1R_FBM4
 ((
uöt16_t
)0x0010Ë

	)

6494 
	#CAN_FM1R_FBM5
 ((
uöt16_t
)0x0020Ë

	)

6495 
	#CAN_FM1R_FBM6
 ((
uöt16_t
)0x0040Ë

	)

6496 
	#CAN_FM1R_FBM7
 ((
uöt16_t
)0x0080Ë

	)

6497 
	#CAN_FM1R_FBM8
 ((
uöt16_t
)0x0100Ë

	)

6498 
	#CAN_FM1R_FBM9
 ((
uöt16_t
)0x0200Ë

	)

6499 
	#CAN_FM1R_FBM10
 ((
uöt16_t
)0x0400Ë

	)

6500 
	#CAN_FM1R_FBM11
 ((
uöt16_t
)0x0800Ë

	)

6501 
	#CAN_FM1R_FBM12
 ((
uöt16_t
)0x1000Ë

	)

6502 
	#CAN_FM1R_FBM13
 ((
uöt16_t
)0x2000Ë

	)

6505 
	#CAN_FS1R_FSC
 ((
uöt16_t
)0x3FFFË

	)

6506 
	#CAN_FS1R_FSC0
 ((
uöt16_t
)0x0001Ë

	)

6507 
	#CAN_FS1R_FSC1
 ((
uöt16_t
)0x0002Ë

	)

6508 
	#CAN_FS1R_FSC2
 ((
uöt16_t
)0x0004Ë

	)

6509 
	#CAN_FS1R_FSC3
 ((
uöt16_t
)0x0008Ë

	)

6510 
	#CAN_FS1R_FSC4
 ((
uöt16_t
)0x0010Ë

	)

6511 
	#CAN_FS1R_FSC5
 ((
uöt16_t
)0x0020Ë

	)

6512 
	#CAN_FS1R_FSC6
 ((
uöt16_t
)0x0040Ë

	)

6513 
	#CAN_FS1R_FSC7
 ((
uöt16_t
)0x0080Ë

	)

6514 
	#CAN_FS1R_FSC8
 ((
uöt16_t
)0x0100Ë

	)

6515 
	#CAN_FS1R_FSC9
 ((
uöt16_t
)0x0200Ë

	)

6516 
	#CAN_FS1R_FSC10
 ((
uöt16_t
)0x0400Ë

	)

6517 
	#CAN_FS1R_FSC11
 ((
uöt16_t
)0x0800Ë

	)

6518 
	#CAN_FS1R_FSC12
 ((
uöt16_t
)0x1000Ë

	)

6519 
	#CAN_FS1R_FSC13
 ((
uöt16_t
)0x2000Ë

	)

6522 
	#CAN_FFA1R_FFA
 ((
uöt16_t
)0x3FFFË

	)

6523 
	#CAN_FFA1R_FFA0
 ((
uöt16_t
)0x0001Ë

	)

6524 
	#CAN_FFA1R_FFA1
 ((
uöt16_t
)0x0002Ë

	)

6525 
	#CAN_FFA1R_FFA2
 ((
uöt16_t
)0x0004Ë

	)

6526 
	#CAN_FFA1R_FFA3
 ((
uöt16_t
)0x0008Ë

	)

6527 
	#CAN_FFA1R_FFA4
 ((
uöt16_t
)0x0010Ë

	)

6528 
	#CAN_FFA1R_FFA5
 ((
uöt16_t
)0x0020Ë

	)

6529 
	#CAN_FFA1R_FFA6
 ((
uöt16_t
)0x0040Ë

	)

6530 
	#CAN_FFA1R_FFA7
 ((
uöt16_t
)0x0080Ë

	)

6531 
	#CAN_FFA1R_FFA8
 ((
uöt16_t
)0x0100Ë

	)

6532 
	#CAN_FFA1R_FFA9
 ((
uöt16_t
)0x0200Ë

	)

6533 
	#CAN_FFA1R_FFA10
 ((
uöt16_t
)0x0400Ë

	)

6534 
	#CAN_FFA1R_FFA11
 ((
uöt16_t
)0x0800Ë

	)

6535 
	#CAN_FFA1R_FFA12
 ((
uöt16_t
)0x1000Ë

	)

6536 
	#CAN_FFA1R_FFA13
 ((
uöt16_t
)0x2000Ë

	)

6539 
	#CAN_FA1R_FACT
 ((
uöt16_t
)0x3FFFË

	)

6540 
	#CAN_FA1R_FACT0
 ((
uöt16_t
)0x0001Ë

	)

6541 
	#CAN_FA1R_FACT1
 ((
uöt16_t
)0x0002Ë

	)

6542 
	#CAN_FA1R_FACT2
 ((
uöt16_t
)0x0004Ë

	)

6543 
	#CAN_FA1R_FACT3
 ((
uöt16_t
)0x0008Ë

	)

6544 
	#CAN_FA1R_FACT4
 ((
uöt16_t
)0x0010Ë

	)

6545 
	#CAN_FA1R_FACT5
 ((
uöt16_t
)0x0020Ë

	)

6546 
	#CAN_FA1R_FACT6
 ((
uöt16_t
)0x0040Ë

	)

6547 
	#CAN_FA1R_FACT7
 ((
uöt16_t
)0x0080Ë

	)

6548 
	#CAN_FA1R_FACT8
 ((
uöt16_t
)0x0100Ë

	)

6549 
	#CAN_FA1R_FACT9
 ((
uöt16_t
)0x0200Ë

	)

6550 
	#CAN_FA1R_FACT10
 ((
uöt16_t
)0x0400Ë

	)

6551 
	#CAN_FA1R_FACT11
 ((
uöt16_t
)0x0800Ë

	)

6552 
	#CAN_FA1R_FACT12
 ((
uöt16_t
)0x1000Ë

	)

6553 
	#CAN_FA1R_FACT13
 ((
uöt16_t
)0x2000Ë

	)

6556 
	#CAN_F0R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6557 
	#CAN_F0R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6558 
	#CAN_F0R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6559 
	#CAN_F0R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6560 
	#CAN_F0R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6561 
	#CAN_F0R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6562 
	#CAN_F0R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6563 
	#CAN_F0R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6564 
	#CAN_F0R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6565 
	#CAN_F0R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6566 
	#CAN_F0R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6567 
	#CAN_F0R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6568 
	#CAN_F0R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6569 
	#CAN_F0R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6570 
	#CAN_F0R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6571 
	#CAN_F0R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6572 
	#CAN_F0R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6573 
	#CAN_F0R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6574 
	#CAN_F0R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6575 
	#CAN_F0R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6576 
	#CAN_F0R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6577 
	#CAN_F0R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6578 
	#CAN_F0R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6579 
	#CAN_F0R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6580 
	#CAN_F0R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6581 
	#CAN_F0R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6582 
	#CAN_F0R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6583 
	#CAN_F0R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6584 
	#CAN_F0R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6585 
	#CAN_F0R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6586 
	#CAN_F0R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6587 
	#CAN_F0R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6590 
	#CAN_F1R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6591 
	#CAN_F1R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6592 
	#CAN_F1R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6593 
	#CAN_F1R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6594 
	#CAN_F1R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6595 
	#CAN_F1R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6596 
	#CAN_F1R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6597 
	#CAN_F1R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6598 
	#CAN_F1R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6599 
	#CAN_F1R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6600 
	#CAN_F1R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6601 
	#CAN_F1R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6602 
	#CAN_F1R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6603 
	#CAN_F1R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6604 
	#CAN_F1R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6605 
	#CAN_F1R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6606 
	#CAN_F1R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6607 
	#CAN_F1R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6608 
	#CAN_F1R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6609 
	#CAN_F1R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6610 
	#CAN_F1R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6611 
	#CAN_F1R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6612 
	#CAN_F1R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6613 
	#CAN_F1R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6614 
	#CAN_F1R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6615 
	#CAN_F1R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6616 
	#CAN_F1R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6617 
	#CAN_F1R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6618 
	#CAN_F1R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6619 
	#CAN_F1R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6620 
	#CAN_F1R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6621 
	#CAN_F1R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6624 
	#CAN_F2R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6625 
	#CAN_F2R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6626 
	#CAN_F2R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6627 
	#CAN_F2R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6628 
	#CAN_F2R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6629 
	#CAN_F2R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6630 
	#CAN_F2R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6631 
	#CAN_F2R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6632 
	#CAN_F2R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6633 
	#CAN_F2R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6634 
	#CAN_F2R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6635 
	#CAN_F2R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6636 
	#CAN_F2R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6637 
	#CAN_F2R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6638 
	#CAN_F2R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6639 
	#CAN_F2R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6640 
	#CAN_F2R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6641 
	#CAN_F2R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6642 
	#CAN_F2R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6643 
	#CAN_F2R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6644 
	#CAN_F2R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6645 
	#CAN_F2R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6646 
	#CAN_F2R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6647 
	#CAN_F2R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6648 
	#CAN_F2R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6649 
	#CAN_F2R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6650 
	#CAN_F2R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6651 
	#CAN_F2R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6652 
	#CAN_F2R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6653 
	#CAN_F2R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6654 
	#CAN_F2R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6655 
	#CAN_F2R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6658 
	#CAN_F3R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6659 
	#CAN_F3R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6660 
	#CAN_F3R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6661 
	#CAN_F3R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6662 
	#CAN_F3R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6663 
	#CAN_F3R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6664 
	#CAN_F3R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6665 
	#CAN_F3R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6666 
	#CAN_F3R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6667 
	#CAN_F3R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6668 
	#CAN_F3R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6669 
	#CAN_F3R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6670 
	#CAN_F3R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6671 
	#CAN_F3R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6672 
	#CAN_F3R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6673 
	#CAN_F3R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6674 
	#CAN_F3R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6675 
	#CAN_F3R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6676 
	#CAN_F3R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6677 
	#CAN_F3R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6678 
	#CAN_F3R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6679 
	#CAN_F3R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6680 
	#CAN_F3R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6681 
	#CAN_F3R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6682 
	#CAN_F3R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6683 
	#CAN_F3R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6684 
	#CAN_F3R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6685 
	#CAN_F3R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6686 
	#CAN_F3R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6687 
	#CAN_F3R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6688 
	#CAN_F3R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6689 
	#CAN_F3R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6692 
	#CAN_F4R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6693 
	#CAN_F4R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6694 
	#CAN_F4R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6695 
	#CAN_F4R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6696 
	#CAN_F4R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6697 
	#CAN_F4R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6698 
	#CAN_F4R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6699 
	#CAN_F4R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6700 
	#CAN_F4R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6701 
	#CAN_F4R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6702 
	#CAN_F4R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6703 
	#CAN_F4R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6704 
	#CAN_F4R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6705 
	#CAN_F4R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6706 
	#CAN_F4R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6707 
	#CAN_F4R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6708 
	#CAN_F4R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6709 
	#CAN_F4R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6710 
	#CAN_F4R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6711 
	#CAN_F4R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6712 
	#CAN_F4R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6713 
	#CAN_F4R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6714 
	#CAN_F4R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6715 
	#CAN_F4R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6716 
	#CAN_F4R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6717 
	#CAN_F4R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6718 
	#CAN_F4R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6719 
	#CAN_F4R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6720 
	#CAN_F4R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6721 
	#CAN_F4R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6722 
	#CAN_F4R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6723 
	#CAN_F4R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6726 
	#CAN_F5R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6727 
	#CAN_F5R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6728 
	#CAN_F5R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6729 
	#CAN_F5R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6730 
	#CAN_F5R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6731 
	#CAN_F5R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6732 
	#CAN_F5R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6733 
	#CAN_F5R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6734 
	#CAN_F5R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6735 
	#CAN_F5R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6736 
	#CAN_F5R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6737 
	#CAN_F5R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6738 
	#CAN_F5R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6739 
	#CAN_F5R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6740 
	#CAN_F5R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6741 
	#CAN_F5R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6742 
	#CAN_F5R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6743 
	#CAN_F5R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6744 
	#CAN_F5R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6745 
	#CAN_F5R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6746 
	#CAN_F5R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6747 
	#CAN_F5R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6748 
	#CAN_F5R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6749 
	#CAN_F5R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6750 
	#CAN_F5R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6751 
	#CAN_F5R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6752 
	#CAN_F5R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6753 
	#CAN_F5R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6754 
	#CAN_F5R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6755 
	#CAN_F5R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6756 
	#CAN_F5R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6757 
	#CAN_F5R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6760 
	#CAN_F6R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6761 
	#CAN_F6R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6762 
	#CAN_F6R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6763 
	#CAN_F6R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6764 
	#CAN_F6R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6765 
	#CAN_F6R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6766 
	#CAN_F6R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6767 
	#CAN_F6R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6768 
	#CAN_F6R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6769 
	#CAN_F6R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6770 
	#CAN_F6R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6771 
	#CAN_F6R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6772 
	#CAN_F6R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6773 
	#CAN_F6R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6774 
	#CAN_F6R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6775 
	#CAN_F6R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6776 
	#CAN_F6R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6777 
	#CAN_F6R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6778 
	#CAN_F6R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6779 
	#CAN_F6R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6780 
	#CAN_F6R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6781 
	#CAN_F6R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6782 
	#CAN_F6R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6783 
	#CAN_F6R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6784 
	#CAN_F6R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6785 
	#CAN_F6R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6786 
	#CAN_F6R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6787 
	#CAN_F6R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6788 
	#CAN_F6R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6789 
	#CAN_F6R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6790 
	#CAN_F6R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6791 
	#CAN_F6R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6794 
	#CAN_F7R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6795 
	#CAN_F7R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6796 
	#CAN_F7R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6797 
	#CAN_F7R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6798 
	#CAN_F7R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6799 
	#CAN_F7R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6800 
	#CAN_F7R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6801 
	#CAN_F7R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6802 
	#CAN_F7R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6803 
	#CAN_F7R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6804 
	#CAN_F7R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6805 
	#CAN_F7R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6806 
	#CAN_F7R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6807 
	#CAN_F7R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6808 
	#CAN_F7R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6809 
	#CAN_F7R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6810 
	#CAN_F7R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6811 
	#CAN_F7R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6812 
	#CAN_F7R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6813 
	#CAN_F7R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6814 
	#CAN_F7R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6815 
	#CAN_F7R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6816 
	#CAN_F7R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6817 
	#CAN_F7R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6818 
	#CAN_F7R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6819 
	#CAN_F7R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6820 
	#CAN_F7R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6821 
	#CAN_F7R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6822 
	#CAN_F7R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6823 
	#CAN_F7R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6824 
	#CAN_F7R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6825 
	#CAN_F7R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6828 
	#CAN_F8R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6829 
	#CAN_F8R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6830 
	#CAN_F8R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6831 
	#CAN_F8R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6832 
	#CAN_F8R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6833 
	#CAN_F8R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6834 
	#CAN_F8R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6835 
	#CAN_F8R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6836 
	#CAN_F8R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6837 
	#CAN_F8R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6838 
	#CAN_F8R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6839 
	#CAN_F8R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6840 
	#CAN_F8R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6841 
	#CAN_F8R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6842 
	#CAN_F8R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6843 
	#CAN_F8R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6844 
	#CAN_F8R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6845 
	#CAN_F8R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6846 
	#CAN_F8R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6847 
	#CAN_F8R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6848 
	#CAN_F8R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6849 
	#CAN_F8R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6850 
	#CAN_F8R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6851 
	#CAN_F8R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6852 
	#CAN_F8R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6853 
	#CAN_F8R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6854 
	#CAN_F8R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6855 
	#CAN_F8R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6856 
	#CAN_F8R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6857 
	#CAN_F8R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6858 
	#CAN_F8R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6859 
	#CAN_F8R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6862 
	#CAN_F9R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6863 
	#CAN_F9R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6864 
	#CAN_F9R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6865 
	#CAN_F9R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6866 
	#CAN_F9R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6867 
	#CAN_F9R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6868 
	#CAN_F9R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6869 
	#CAN_F9R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6870 
	#CAN_F9R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6871 
	#CAN_F9R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6872 
	#CAN_F9R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6873 
	#CAN_F9R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6874 
	#CAN_F9R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6875 
	#CAN_F9R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6876 
	#CAN_F9R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6877 
	#CAN_F9R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6878 
	#CAN_F9R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6879 
	#CAN_F9R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6880 
	#CAN_F9R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6881 
	#CAN_F9R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6882 
	#CAN_F9R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6883 
	#CAN_F9R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6884 
	#CAN_F9R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6885 
	#CAN_F9R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6886 
	#CAN_F9R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6887 
	#CAN_F9R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6888 
	#CAN_F9R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6889 
	#CAN_F9R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6890 
	#CAN_F9R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6891 
	#CAN_F9R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6892 
	#CAN_F9R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6893 
	#CAN_F9R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6896 
	#CAN_F10R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6897 
	#CAN_F10R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6898 
	#CAN_F10R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6899 
	#CAN_F10R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6900 
	#CAN_F10R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6901 
	#CAN_F10R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6902 
	#CAN_F10R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6903 
	#CAN_F10R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6904 
	#CAN_F10R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6905 
	#CAN_F10R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6906 
	#CAN_F10R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6907 
	#CAN_F10R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6908 
	#CAN_F10R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6909 
	#CAN_F10R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6910 
	#CAN_F10R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6911 
	#CAN_F10R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6912 
	#CAN_F10R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6913 
	#CAN_F10R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6914 
	#CAN_F10R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6915 
	#CAN_F10R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6916 
	#CAN_F10R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6917 
	#CAN_F10R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6918 
	#CAN_F10R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6919 
	#CAN_F10R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6920 
	#CAN_F10R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6921 
	#CAN_F10R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6922 
	#CAN_F10R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6923 
	#CAN_F10R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6924 
	#CAN_F10R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6925 
	#CAN_F10R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6926 
	#CAN_F10R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6927 
	#CAN_F10R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6930 
	#CAN_F11R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6931 
	#CAN_F11R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6932 
	#CAN_F11R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6933 
	#CAN_F11R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6934 
	#CAN_F11R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6935 
	#CAN_F11R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6936 
	#CAN_F11R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6937 
	#CAN_F11R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6938 
	#CAN_F11R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6939 
	#CAN_F11R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6940 
	#CAN_F11R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6941 
	#CAN_F11R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6942 
	#CAN_F11R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6943 
	#CAN_F11R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6944 
	#CAN_F11R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6945 
	#CAN_F11R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6946 
	#CAN_F11R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6947 
	#CAN_F11R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6948 
	#CAN_F11R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6949 
	#CAN_F11R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6950 
	#CAN_F11R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6951 
	#CAN_F11R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6952 
	#CAN_F11R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6953 
	#CAN_F11R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6954 
	#CAN_F11R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6955 
	#CAN_F11R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6956 
	#CAN_F11R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6957 
	#CAN_F11R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6958 
	#CAN_F11R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6959 
	#CAN_F11R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6960 
	#CAN_F11R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6961 
	#CAN_F11R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6964 
	#CAN_F12R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6965 
	#CAN_F12R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6966 
	#CAN_F12R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6967 
	#CAN_F12R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6968 
	#CAN_F12R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6969 
	#CAN_F12R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6970 
	#CAN_F12R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6971 
	#CAN_F12R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6972 
	#CAN_F12R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6973 
	#CAN_F12R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6974 
	#CAN_F12R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6975 
	#CAN_F12R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6976 
	#CAN_F12R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6977 
	#CAN_F12R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6978 
	#CAN_F12R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6979 
	#CAN_F12R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6980 
	#CAN_F12R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6981 
	#CAN_F12R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6982 
	#CAN_F12R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6983 
	#CAN_F12R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6984 
	#CAN_F12R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6985 
	#CAN_F12R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6986 
	#CAN_F12R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6987 
	#CAN_F12R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6988 
	#CAN_F12R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6989 
	#CAN_F12R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6990 
	#CAN_F12R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6991 
	#CAN_F12R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6992 
	#CAN_F12R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6993 
	#CAN_F12R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6994 
	#CAN_F12R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6995 
	#CAN_F12R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6998 
	#CAN_F13R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6999 
	#CAN_F13R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7000 
	#CAN_F13R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7001 
	#CAN_F13R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7002 
	#CAN_F13R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7003 
	#CAN_F13R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7004 
	#CAN_F13R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7005 
	#CAN_F13R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7006 
	#CAN_F13R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7007 
	#CAN_F13R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7008 
	#CAN_F13R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7009 
	#CAN_F13R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7010 
	#CAN_F13R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7011 
	#CAN_F13R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7012 
	#CAN_F13R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7013 
	#CAN_F13R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7014 
	#CAN_F13R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7015 
	#CAN_F13R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7016 
	#CAN_F13R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7017 
	#CAN_F13R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7018 
	#CAN_F13R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7019 
	#CAN_F13R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7020 
	#CAN_F13R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7021 
	#CAN_F13R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7022 
	#CAN_F13R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7023 
	#CAN_F13R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7024 
	#CAN_F13R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7025 
	#CAN_F13R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7026 
	#CAN_F13R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7027 
	#CAN_F13R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7028 
	#CAN_F13R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7029 
	#CAN_F13R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7032 
	#CAN_F0R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7033 
	#CAN_F0R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7034 
	#CAN_F0R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7035 
	#CAN_F0R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7036 
	#CAN_F0R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7037 
	#CAN_F0R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7038 
	#CAN_F0R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7039 
	#CAN_F0R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7040 
	#CAN_F0R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7041 
	#CAN_F0R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7042 
	#CAN_F0R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7043 
	#CAN_F0R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7044 
	#CAN_F0R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7045 
	#CAN_F0R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7046 
	#CAN_F0R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7047 
	#CAN_F0R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7048 
	#CAN_F0R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7049 
	#CAN_F0R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7050 
	#CAN_F0R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7051 
	#CAN_F0R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7052 
	#CAN_F0R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7053 
	#CAN_F0R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7054 
	#CAN_F0R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7055 
	#CAN_F0R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7056 
	#CAN_F0R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7057 
	#CAN_F0R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7058 
	#CAN_F0R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7059 
	#CAN_F0R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7060 
	#CAN_F0R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7061 
	#CAN_F0R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7062 
	#CAN_F0R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7063 
	#CAN_F0R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7066 
	#CAN_F1R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7067 
	#CAN_F1R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7068 
	#CAN_F1R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7069 
	#CAN_F1R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7070 
	#CAN_F1R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7071 
	#CAN_F1R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7072 
	#CAN_F1R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7073 
	#CAN_F1R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7074 
	#CAN_F1R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7075 
	#CAN_F1R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7076 
	#CAN_F1R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7077 
	#CAN_F1R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7078 
	#CAN_F1R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7079 
	#CAN_F1R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7080 
	#CAN_F1R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7081 
	#CAN_F1R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7082 
	#CAN_F1R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7083 
	#CAN_F1R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7084 
	#CAN_F1R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7085 
	#CAN_F1R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7086 
	#CAN_F1R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7087 
	#CAN_F1R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7088 
	#CAN_F1R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7089 
	#CAN_F1R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7090 
	#CAN_F1R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7091 
	#CAN_F1R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7092 
	#CAN_F1R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7093 
	#CAN_F1R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7094 
	#CAN_F1R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7095 
	#CAN_F1R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7096 
	#CAN_F1R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7097 
	#CAN_F1R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7100 
	#CAN_F2R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7101 
	#CAN_F2R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7102 
	#CAN_F2R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7103 
	#CAN_F2R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7104 
	#CAN_F2R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7105 
	#CAN_F2R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7106 
	#CAN_F2R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7107 
	#CAN_F2R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7108 
	#CAN_F2R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7109 
	#CAN_F2R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7110 
	#CAN_F2R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7111 
	#CAN_F2R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7112 
	#CAN_F2R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7113 
	#CAN_F2R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7114 
	#CAN_F2R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7115 
	#CAN_F2R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7116 
	#CAN_F2R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7117 
	#CAN_F2R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7118 
	#CAN_F2R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7119 
	#CAN_F2R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7120 
	#CAN_F2R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7121 
	#CAN_F2R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7122 
	#CAN_F2R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7123 
	#CAN_F2R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7124 
	#CAN_F2R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7125 
	#CAN_F2R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7126 
	#CAN_F2R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7127 
	#CAN_F2R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7128 
	#CAN_F2R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7129 
	#CAN_F2R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7130 
	#CAN_F2R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7131 
	#CAN_F2R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7134 
	#CAN_F3R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7135 
	#CAN_F3R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7136 
	#CAN_F3R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7137 
	#CAN_F3R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7138 
	#CAN_F3R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7139 
	#CAN_F3R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7140 
	#CAN_F3R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7141 
	#CAN_F3R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7142 
	#CAN_F3R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7143 
	#CAN_F3R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7144 
	#CAN_F3R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7145 
	#CAN_F3R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7146 
	#CAN_F3R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7147 
	#CAN_F3R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7148 
	#CAN_F3R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7149 
	#CAN_F3R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7150 
	#CAN_F3R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7151 
	#CAN_F3R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7152 
	#CAN_F3R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7153 
	#CAN_F3R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7154 
	#CAN_F3R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7155 
	#CAN_F3R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7156 
	#CAN_F3R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7157 
	#CAN_F3R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7158 
	#CAN_F3R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7159 
	#CAN_F3R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7160 
	#CAN_F3R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7161 
	#CAN_F3R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7162 
	#CAN_F3R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7163 
	#CAN_F3R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7164 
	#CAN_F3R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7165 
	#CAN_F3R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7168 
	#CAN_F4R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7169 
	#CAN_F4R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7170 
	#CAN_F4R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7171 
	#CAN_F4R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7172 
	#CAN_F4R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7173 
	#CAN_F4R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7174 
	#CAN_F4R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7175 
	#CAN_F4R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7176 
	#CAN_F4R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7177 
	#CAN_F4R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7178 
	#CAN_F4R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7179 
	#CAN_F4R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7180 
	#CAN_F4R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7181 
	#CAN_F4R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7182 
	#CAN_F4R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7183 
	#CAN_F4R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7184 
	#CAN_F4R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7185 
	#CAN_F4R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7186 
	#CAN_F4R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7187 
	#CAN_F4R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7188 
	#CAN_F4R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7189 
	#CAN_F4R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7190 
	#CAN_F4R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7191 
	#CAN_F4R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7192 
	#CAN_F4R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7193 
	#CAN_F4R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7194 
	#CAN_F4R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7195 
	#CAN_F4R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7196 
	#CAN_F4R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7197 
	#CAN_F4R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7198 
	#CAN_F4R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7199 
	#CAN_F4R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7202 
	#CAN_F5R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7203 
	#CAN_F5R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7204 
	#CAN_F5R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7205 
	#CAN_F5R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7206 
	#CAN_F5R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7207 
	#CAN_F5R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7208 
	#CAN_F5R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7209 
	#CAN_F5R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7210 
	#CAN_F5R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7211 
	#CAN_F5R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7212 
	#CAN_F5R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7213 
	#CAN_F5R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7214 
	#CAN_F5R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7215 
	#CAN_F5R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7216 
	#CAN_F5R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7217 
	#CAN_F5R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7218 
	#CAN_F5R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7219 
	#CAN_F5R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7220 
	#CAN_F5R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7221 
	#CAN_F5R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7222 
	#CAN_F5R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7223 
	#CAN_F5R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7224 
	#CAN_F5R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7225 
	#CAN_F5R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7226 
	#CAN_F5R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7227 
	#CAN_F5R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7228 
	#CAN_F5R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7229 
	#CAN_F5R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7230 
	#CAN_F5R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7231 
	#CAN_F5R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7232 
	#CAN_F5R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7233 
	#CAN_F5R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7236 
	#CAN_F6R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7237 
	#CAN_F6R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7238 
	#CAN_F6R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7239 
	#CAN_F6R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7240 
	#CAN_F6R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7241 
	#CAN_F6R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7242 
	#CAN_F6R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7243 
	#CAN_F6R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7244 
	#CAN_F6R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7245 
	#CAN_F6R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7246 
	#CAN_F6R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7247 
	#CAN_F6R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7248 
	#CAN_F6R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7249 
	#CAN_F6R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7250 
	#CAN_F6R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7251 
	#CAN_F6R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7252 
	#CAN_F6R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7253 
	#CAN_F6R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7254 
	#CAN_F6R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7255 
	#CAN_F6R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7256 
	#CAN_F6R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7257 
	#CAN_F6R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7258 
	#CAN_F6R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7259 
	#CAN_F6R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7260 
	#CAN_F6R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7261 
	#CAN_F6R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7262 
	#CAN_F6R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7263 
	#CAN_F6R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7264 
	#CAN_F6R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7265 
	#CAN_F6R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7266 
	#CAN_F6R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7267 
	#CAN_F6R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7270 
	#CAN_F7R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7271 
	#CAN_F7R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7272 
	#CAN_F7R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7273 
	#CAN_F7R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7274 
	#CAN_F7R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7275 
	#CAN_F7R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7276 
	#CAN_F7R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7277 
	#CAN_F7R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7278 
	#CAN_F7R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7279 
	#CAN_F7R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7280 
	#CAN_F7R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7281 
	#CAN_F7R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7282 
	#CAN_F7R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7283 
	#CAN_F7R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7284 
	#CAN_F7R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7285 
	#CAN_F7R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7286 
	#CAN_F7R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7287 
	#CAN_F7R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7288 
	#CAN_F7R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7289 
	#CAN_F7R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7290 
	#CAN_F7R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7291 
	#CAN_F7R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7292 
	#CAN_F7R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7293 
	#CAN_F7R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7294 
	#CAN_F7R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7295 
	#CAN_F7R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7296 
	#CAN_F7R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7297 
	#CAN_F7R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7298 
	#CAN_F7R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7299 
	#CAN_F7R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7300 
	#CAN_F7R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7301 
	#CAN_F7R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7304 
	#CAN_F8R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7305 
	#CAN_F8R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7306 
	#CAN_F8R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7307 
	#CAN_F8R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7308 
	#CAN_F8R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7309 
	#CAN_F8R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7310 
	#CAN_F8R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7311 
	#CAN_F8R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7312 
	#CAN_F8R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7313 
	#CAN_F8R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7314 
	#CAN_F8R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7315 
	#CAN_F8R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7316 
	#CAN_F8R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7317 
	#CAN_F8R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7318 
	#CAN_F8R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7319 
	#CAN_F8R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7320 
	#CAN_F8R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7321 
	#CAN_F8R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7322 
	#CAN_F8R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7323 
	#CAN_F8R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7324 
	#CAN_F8R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7325 
	#CAN_F8R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7326 
	#CAN_F8R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7327 
	#CAN_F8R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7328 
	#CAN_F8R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7329 
	#CAN_F8R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7330 
	#CAN_F8R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7331 
	#CAN_F8R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7332 
	#CAN_F8R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7333 
	#CAN_F8R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7334 
	#CAN_F8R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7335 
	#CAN_F8R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7338 
	#CAN_F9R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7339 
	#CAN_F9R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7340 
	#CAN_F9R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7341 
	#CAN_F9R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7342 
	#CAN_F9R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7343 
	#CAN_F9R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7344 
	#CAN_F9R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7345 
	#CAN_F9R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7346 
	#CAN_F9R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7347 
	#CAN_F9R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7348 
	#CAN_F9R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7349 
	#CAN_F9R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7350 
	#CAN_F9R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7351 
	#CAN_F9R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7352 
	#CAN_F9R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7353 
	#CAN_F9R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7354 
	#CAN_F9R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7355 
	#CAN_F9R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7356 
	#CAN_F9R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7357 
	#CAN_F9R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7358 
	#CAN_F9R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7359 
	#CAN_F9R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7360 
	#CAN_F9R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7361 
	#CAN_F9R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7362 
	#CAN_F9R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7363 
	#CAN_F9R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7364 
	#CAN_F9R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7365 
	#CAN_F9R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7366 
	#CAN_F9R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7367 
	#CAN_F9R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7368 
	#CAN_F9R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7369 
	#CAN_F9R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7372 
	#CAN_F10R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7373 
	#CAN_F10R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7374 
	#CAN_F10R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7375 
	#CAN_F10R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7376 
	#CAN_F10R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7377 
	#CAN_F10R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7378 
	#CAN_F10R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7379 
	#CAN_F10R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7380 
	#CAN_F10R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7381 
	#CAN_F10R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7382 
	#CAN_F10R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7383 
	#CAN_F10R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7384 
	#CAN_F10R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7385 
	#CAN_F10R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7386 
	#CAN_F10R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7387 
	#CAN_F10R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7388 
	#CAN_F10R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7389 
	#CAN_F10R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7390 
	#CAN_F10R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7391 
	#CAN_F10R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7392 
	#CAN_F10R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7393 
	#CAN_F10R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7394 
	#CAN_F10R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7395 
	#CAN_F10R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7396 
	#CAN_F10R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7397 
	#CAN_F10R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7398 
	#CAN_F10R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7399 
	#CAN_F10R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7400 
	#CAN_F10R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7401 
	#CAN_F10R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7402 
	#CAN_F10R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7403 
	#CAN_F10R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7406 
	#CAN_F11R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7407 
	#CAN_F11R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7408 
	#CAN_F11R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7409 
	#CAN_F11R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7410 
	#CAN_F11R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7411 
	#CAN_F11R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7412 
	#CAN_F11R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7413 
	#CAN_F11R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7414 
	#CAN_F11R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7415 
	#CAN_F11R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7416 
	#CAN_F11R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7417 
	#CAN_F11R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7418 
	#CAN_F11R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7419 
	#CAN_F11R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7420 
	#CAN_F11R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7421 
	#CAN_F11R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7422 
	#CAN_F11R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7423 
	#CAN_F11R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7424 
	#CAN_F11R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7425 
	#CAN_F11R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7426 
	#CAN_F11R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7427 
	#CAN_F11R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7428 
	#CAN_F11R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7429 
	#CAN_F11R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7430 
	#CAN_F11R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7431 
	#CAN_F11R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7432 
	#CAN_F11R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7433 
	#CAN_F11R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7434 
	#CAN_F11R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7435 
	#CAN_F11R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7436 
	#CAN_F11R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7437 
	#CAN_F11R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7440 
	#CAN_F12R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7441 
	#CAN_F12R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7442 
	#CAN_F12R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7443 
	#CAN_F12R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7444 
	#CAN_F12R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7445 
	#CAN_F12R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7446 
	#CAN_F12R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7447 
	#CAN_F12R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7448 
	#CAN_F12R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7449 
	#CAN_F12R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7450 
	#CAN_F12R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7451 
	#CAN_F12R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7452 
	#CAN_F12R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7453 
	#CAN_F12R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7454 
	#CAN_F12R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7455 
	#CAN_F12R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7456 
	#CAN_F12R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7457 
	#CAN_F12R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7458 
	#CAN_F12R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7459 
	#CAN_F12R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7460 
	#CAN_F12R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7461 
	#CAN_F12R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7462 
	#CAN_F12R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7463 
	#CAN_F12R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7464 
	#CAN_F12R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7465 
	#CAN_F12R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7466 
	#CAN_F12R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7467 
	#CAN_F12R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7468 
	#CAN_F12R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7469 
	#CAN_F12R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7470 
	#CAN_F12R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7471 
	#CAN_F12R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7474 
	#CAN_F13R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7475 
	#CAN_F13R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7476 
	#CAN_F13R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7477 
	#CAN_F13R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7478 
	#CAN_F13R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7479 
	#CAN_F13R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7480 
	#CAN_F13R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7481 
	#CAN_F13R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7482 
	#CAN_F13R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7483 
	#CAN_F13R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7484 
	#CAN_F13R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7485 
	#CAN_F13R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7486 
	#CAN_F13R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7487 
	#CAN_F13R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7488 
	#CAN_F13R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7489 
	#CAN_F13R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7490 
	#CAN_F13R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7491 
	#CAN_F13R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7492 
	#CAN_F13R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7493 
	#CAN_F13R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7494 
	#CAN_F13R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7495 
	#CAN_F13R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7496 
	#CAN_F13R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7497 
	#CAN_F13R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7498 
	#CAN_F13R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7499 
	#CAN_F13R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7500 
	#CAN_F13R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7501 
	#CAN_F13R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7502 
	#CAN_F13R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7503 
	#CAN_F13R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7504 
	#CAN_F13R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7505 
	#CAN_F13R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7514 
	#SPI_CR1_CPHA
 ((
uöt16_t
)0x0001Ë

	)

7515 
	#SPI_CR1_CPOL
 ((
uöt16_t
)0x0002Ë

	)

7516 
	#SPI_CR1_MSTR
 ((
uöt16_t
)0x0004Ë

	)

7518 
	#SPI_CR1_BR
 ((
uöt16_t
)0x0038Ë

	)

7519 
	#SPI_CR1_BR_0
 ((
uöt16_t
)0x0008Ë

	)

7520 
	#SPI_CR1_BR_1
 ((
uöt16_t
)0x0010Ë

	)

7521 
	#SPI_CR1_BR_2
 ((
uöt16_t
)0x0020Ë

	)

7523 
	#SPI_CR1_SPE
 ((
uöt16_t
)0x0040Ë

	)

7524 
	#SPI_CR1_LSBFIRST
 ((
uöt16_t
)0x0080Ë

	)

7525 
	#SPI_CR1_SSI
 ((
uöt16_t
)0x0100Ë

	)

7526 
	#SPI_CR1_SSM
 ((
uöt16_t
)0x0200Ë

	)

7527 
	#SPI_CR1_RXONLY
 ((
uöt16_t
)0x0400Ë

	)

7528 
	#SPI_CR1_DFF
 ((
uöt16_t
)0x0800Ë

	)

7529 
	#SPI_CR1_CRCNEXT
 ((
uöt16_t
)0x1000Ë

	)

7530 
	#SPI_CR1_CRCEN
 ((
uöt16_t
)0x2000Ë

	)

7531 
	#SPI_CR1_BIDIOE
 ((
uöt16_t
)0x4000Ë

	)

7532 
	#SPI_CR1_BIDIMODE
 ((
uöt16_t
)0x8000Ë

	)

7535 
	#SPI_CR2_RXDMAEN
 ((
uöt8_t
)0x01Ë

	)

7536 
	#SPI_CR2_TXDMAEN
 ((
uöt8_t
)0x02Ë

	)

7537 
	#SPI_CR2_SSOE
 ((
uöt8_t
)0x04Ë

	)

7538 
	#SPI_CR2_ERRIE
 ((
uöt8_t
)0x20Ë

	)

7539 
	#SPI_CR2_RXNEIE
 ((
uöt8_t
)0x40Ë

	)

7540 
	#SPI_CR2_TXEIE
 ((
uöt8_t
)0x80Ë

	)

7543 
	#SPI_SR_RXNE
 ((
uöt8_t
)0x01Ë

	)

7544 
	#SPI_SR_TXE
 ((
uöt8_t
)0x02Ë

	)

7545 
	#SPI_SR_CHSIDE
 ((
uöt8_t
)0x04Ë

	)

7546 
	#SPI_SR_UDR
 ((
uöt8_t
)0x08Ë

	)

7547 
	#SPI_SR_CRCERR
 ((
uöt8_t
)0x10Ë

	)

7548 
	#SPI_SR_MODF
 ((
uöt8_t
)0x20Ë

	)

7549 
	#SPI_SR_OVR
 ((
uöt8_t
)0x40Ë

	)

7550 
	#SPI_SR_BSY
 ((
uöt8_t
)0x80Ë

	)

7553 
	#SPI_DR_DR
 ((
uöt16_t
)0xFFFFË

	)

7556 
	#SPI_CRCPR_CRCPOLY
 ((
uöt16_t
)0xFFFFË

	)

7559 
	#SPI_RXCRCR_RXCRC
 ((
uöt16_t
)0xFFFFË

	)

7562 
	#SPI_TXCRCR_TXCRC
 ((
uöt16_t
)0xFFFFË

	)

7565 
	#SPI_I2SCFGR_CHLEN
 ((
uöt16_t
)0x0001Ë

	)

7567 
	#SPI_I2SCFGR_DATLEN
 ((
uöt16_t
)0x0006Ë

	)

7568 
	#SPI_I2SCFGR_DATLEN_0
 ((
uöt16_t
)0x0002Ë

	)

7569 
	#SPI_I2SCFGR_DATLEN_1
 ((
uöt16_t
)0x0004Ë

	)

7571 
	#SPI_I2SCFGR_CKPOL
 ((
uöt16_t
)0x0008Ë

	)

7573 
	#SPI_I2SCFGR_I2SSTD
 ((
uöt16_t
)0x0030Ë

	)

7574 
	#SPI_I2SCFGR_I2SSTD_0
 ((
uöt16_t
)0x0010Ë

	)

7575 
	#SPI_I2SCFGR_I2SSTD_1
 ((
uöt16_t
)0x0020Ë

	)

7577 
	#SPI_I2SCFGR_PCMSYNC
 ((
uöt16_t
)0x0080Ë

	)

7579 
	#SPI_I2SCFGR_I2SCFG
 ((
uöt16_t
)0x0300Ë

	)

7580 
	#SPI_I2SCFGR_I2SCFG_0
 ((
uöt16_t
)0x0100Ë

	)

7581 
	#SPI_I2SCFGR_I2SCFG_1
 ((
uöt16_t
)0x0200Ë

	)

7583 
	#SPI_I2SCFGR_I2SE
 ((
uöt16_t
)0x0400Ë

	)

7584 
	#SPI_I2SCFGR_I2SMOD
 ((
uöt16_t
)0x0800Ë

	)

7587 
	#SPI_I2SPR_I2SDIV
 ((
uöt16_t
)0x00FFË

	)

7588 
	#SPI_I2SPR_ODD
 ((
uöt16_t
)0x0100Ë

	)

7589 
	#SPI_I2SPR_MCKOE
 ((
uöt16_t
)0x0200Ë

	)

7598 
	#I2C_CR1_PE
 ((
uöt16_t
)0x0001Ë

	)

7599 
	#I2C_CR1_SMBUS
 ((
uöt16_t
)0x0002Ë

	)

7600 
	#I2C_CR1_SMBTYPE
 ((
uöt16_t
)0x0008Ë

	)

7601 
	#I2C_CR1_ENARP
 ((
uöt16_t
)0x0010Ë

	)

7602 
	#I2C_CR1_ENPEC
 ((
uöt16_t
)0x0020Ë

	)

7603 
	#I2C_CR1_ENGC
 ((
uöt16_t
)0x0040Ë

	)

7604 
	#I2C_CR1_NOSTRETCH
 ((
uöt16_t
)0x0080Ë

	)

7605 
	#I2C_CR1_START
 ((
uöt16_t
)0x0100Ë

	)

7606 
	#I2C_CR1_STOP
 ((
uöt16_t
)0x0200Ë

	)

7607 
	#I2C_CR1_ACK
 ((
uöt16_t
)0x0400Ë

	)

7608 
	#I2C_CR1_POS
 ((
uöt16_t
)0x0800Ë

	)

7609 
	#I2C_CR1_PEC
 ((
uöt16_t
)0x1000Ë

	)

7610 
	#I2C_CR1_ALERT
 ((
uöt16_t
)0x2000Ë

	)

7611 
	#I2C_CR1_SWRST
 ((
uöt16_t
)0x8000Ë

	)

7614 
	#I2C_CR2_FREQ
 ((
uöt16_t
)0x003FË

	)

7615 
	#I2C_CR2_FREQ_0
 ((
uöt16_t
)0x0001Ë

	)

7616 
	#I2C_CR2_FREQ_1
 ((
uöt16_t
)0x0002Ë

	)

7617 
	#I2C_CR2_FREQ_2
 ((
uöt16_t
)0x0004Ë

	)

7618 
	#I2C_CR2_FREQ_3
 ((
uöt16_t
)0x0008Ë

	)

7619 
	#I2C_CR2_FREQ_4
 ((
uöt16_t
)0x0010Ë

	)

7620 
	#I2C_CR2_FREQ_5
 ((
uöt16_t
)0x0020Ë

	)

7622 
	#I2C_CR2_ITERREN
 ((
uöt16_t
)0x0100Ë

	)

7623 
	#I2C_CR2_ITEVTEN
 ((
uöt16_t
)0x0200Ë

	)

7624 
	#I2C_CR2_ITBUFEN
 ((
uöt16_t
)0x0400Ë

	)

7625 
	#I2C_CR2_DMAEN
 ((
uöt16_t
)0x0800Ë

	)

7626 
	#I2C_CR2_LAST
 ((
uöt16_t
)0x1000Ë

	)

7629 
	#I2C_OAR1_ADD1_7
 ((
uöt16_t
)0x00FEË

	)

7630 
	#I2C_OAR1_ADD8_9
 ((
uöt16_t
)0x0300Ë

	)

7632 
	#I2C_OAR1_ADD0
 ((
uöt16_t
)0x0001Ë

	)

7633 
	#I2C_OAR1_ADD1
 ((
uöt16_t
)0x0002Ë

	)

7634 
	#I2C_OAR1_ADD2
 ((
uöt16_t
)0x0004Ë

	)

7635 
	#I2C_OAR1_ADD3
 ((
uöt16_t
)0x0008Ë

	)

7636 
	#I2C_OAR1_ADD4
 ((
uöt16_t
)0x0010Ë

	)

7637 
	#I2C_OAR1_ADD5
 ((
uöt16_t
)0x0020Ë

	)

7638 
	#I2C_OAR1_ADD6
 ((
uöt16_t
)0x0040Ë

	)

7639 
	#I2C_OAR1_ADD7
 ((
uöt16_t
)0x0080Ë

	)

7640 
	#I2C_OAR1_ADD8
 ((
uöt16_t
)0x0100Ë

	)

7641 
	#I2C_OAR1_ADD9
 ((
uöt16_t
)0x0200Ë

	)

7643 
	#I2C_OAR1_ADDMODE
 ((
uöt16_t
)0x8000Ë

	)

7646 
	#I2C_OAR2_ENDUAL
 ((
uöt8_t
)0x01Ë

	)

7647 
	#I2C_OAR2_ADD2
 ((
uöt8_t
)0xFEË

	)

7650 
	#I2C_DR_DR
 ((
uöt8_t
)0xFFË

	)

7653 
	#I2C_SR1_SB
 ((
uöt16_t
)0x0001Ë

	)

7654 
	#I2C_SR1_ADDR
 ((
uöt16_t
)0x0002Ë

	)

7655 
	#I2C_SR1_BTF
 ((
uöt16_t
)0x0004Ë

	)

7656 
	#I2C_SR1_ADD10
 ((
uöt16_t
)0x0008Ë

	)

7657 
	#I2C_SR1_STOPF
 ((
uöt16_t
)0x0010Ë

	)

7658 
	#I2C_SR1_RXNE
 ((
uöt16_t
)0x0040Ë

	)

7659 
	#I2C_SR1_TXE
 ((
uöt16_t
)0x0080Ë

	)

7660 
	#I2C_SR1_BERR
 ((
uöt16_t
)0x0100Ë

	)

7661 
	#I2C_SR1_ARLO
 ((
uöt16_t
)0x0200Ë

	)

7662 
	#I2C_SR1_AF
 ((
uöt16_t
)0x0400Ë

	)

7663 
	#I2C_SR1_OVR
 ((
uöt16_t
)0x0800Ë

	)

7664 
	#I2C_SR1_PECERR
 ((
uöt16_t
)0x1000Ë

	)

7665 
	#I2C_SR1_TIMEOUT
 ((
uöt16_t
)0x4000Ë

	)

7666 
	#I2C_SR1_SMBALERT
 ((
uöt16_t
)0x8000Ë

	)

7669 
	#I2C_SR2_MSL
 ((
uöt16_t
)0x0001Ë

	)

7670 
	#I2C_SR2_BUSY
 ((
uöt16_t
)0x0002Ë

	)

7671 
	#I2C_SR2_TRA
 ((
uöt16_t
)0x0004Ë

	)

7672 
	#I2C_SR2_GENCALL
 ((
uöt16_t
)0x0010Ë

	)

7673 
	#I2C_SR2_SMBDEFAULT
 ((
uöt16_t
)0x0020Ë

	)

7674 
	#I2C_SR2_SMBHOST
 ((
uöt16_t
)0x0040Ë

	)

7675 
	#I2C_SR2_DUALF
 ((
uöt16_t
)0x0080Ë

	)

7676 
	#I2C_SR2_PEC
 ((
uöt16_t
)0xFF00Ë

	)

7679 
	#I2C_CCR_CCR
 ((
uöt16_t
)0x0FFFË

	)

7680 
	#I2C_CCR_DUTY
 ((
uöt16_t
)0x4000Ë

	)

7681 
	#I2C_CCR_FS
 ((
uöt16_t
)0x8000Ë

	)

7684 
	#I2C_TRISE_TRISE
 ((
uöt8_t
)0x3FË

	)

7693 
	#USART_SR_PE
 ((
uöt16_t
)0x0001Ë

	)

7694 
	#USART_SR_FE
 ((
uöt16_t
)0x0002Ë

	)

7695 
	#USART_SR_NE
 ((
uöt16_t
)0x0004Ë

	)

7696 
	#USART_SR_ORE
 ((
uöt16_t
)0x0008Ë

	)

7697 
	#USART_SR_IDLE
 ((
uöt16_t
)0x0010Ë

	)

7698 
	#USART_SR_RXNE
 ((
uöt16_t
)0x0020Ë

	)

7699 
	#USART_SR_TC
 ((
uöt16_t
)0x0040Ë

	)

7700 
	#USART_SR_TXE
 ((
uöt16_t
)0x0080Ë

	)

7701 
	#USART_SR_LBD
 ((
uöt16_t
)0x0100Ë

	)

7702 
	#USART_SR_CTS
 ((
uöt16_t
)0x0200Ë

	)

7705 
	#USART_DR_DR
 ((
uöt16_t
)0x01FFË

	)

7708 
	#USART_BRR_DIV_Fø˘i⁄
 ((
uöt16_t
)0x000FË

	)

7709 
	#USART_BRR_DIV_M™tisß
 ((
uöt16_t
)0xFFF0Ë

	)

7712 
	#USART_CR1_SBK
 ((
uöt16_t
)0x0001Ë

	)

7713 
	#USART_CR1_RWU
 ((
uöt16_t
)0x0002Ë

	)

7714 
	#USART_CR1_RE
 ((
uöt16_t
)0x0004Ë

	)

7715 
	#USART_CR1_TE
 ((
uöt16_t
)0x0008Ë

	)

7716 
	#USART_CR1_IDLEIE
 ((
uöt16_t
)0x0010Ë

	)

7717 
	#USART_CR1_RXNEIE
 ((
uöt16_t
)0x0020Ë

	)

7718 
	#USART_CR1_TCIE
 ((
uöt16_t
)0x0040Ë

	)

7719 
	#USART_CR1_TXEIE
 ((
uöt16_t
)0x0080Ë

	)

7720 
	#USART_CR1_PEIE
 ((
uöt16_t
)0x0100Ë

	)

7721 
	#USART_CR1_PS
 ((
uöt16_t
)0x0200Ë

	)

7722 
	#USART_CR1_PCE
 ((
uöt16_t
)0x0400Ë

	)

7723 
	#USART_CR1_WAKE
 ((
uöt16_t
)0x0800Ë

	)

7724 
	#USART_CR1_M
 ((
uöt16_t
)0x1000Ë

	)

7725 
	#USART_CR1_UE
 ((
uöt16_t
)0x2000Ë

	)

7726 
	#USART_CR1_OVER8
 ((
uöt16_t
)0x8000Ë

	)

7729 
	#USART_CR2_ADD
 ((
uöt16_t
)0x000FË

	)

7730 
	#USART_CR2_LBDL
 ((
uöt16_t
)0x0020Ë

	)

7731 
	#USART_CR2_LBDIE
 ((
uöt16_t
)0x0040Ë

	)

7732 
	#USART_CR2_LBCL
 ((
uöt16_t
)0x0100Ë

	)

7733 
	#USART_CR2_CPHA
 ((
uöt16_t
)0x0200Ë

	)

7734 
	#USART_CR2_CPOL
 ((
uöt16_t
)0x0400Ë

	)

7735 
	#USART_CR2_CLKEN
 ((
uöt16_t
)0x0800Ë

	)

7737 
	#USART_CR2_STOP
 ((
uöt16_t
)0x3000Ë

	)

7738 
	#USART_CR2_STOP_0
 ((
uöt16_t
)0x1000Ë

	)

7739 
	#USART_CR2_STOP_1
 ((
uöt16_t
)0x2000Ë

	)

7741 
	#USART_CR2_LINEN
 ((
uöt16_t
)0x4000Ë

	)

7744 
	#USART_CR3_EIE
 ((
uöt16_t
)0x0001Ë

	)

7745 
	#USART_CR3_IREN
 ((
uöt16_t
)0x0002Ë

	)

7746 
	#USART_CR3_IRLP
 ((
uöt16_t
)0x0004Ë

	)

7747 
	#USART_CR3_HDSEL
 ((
uöt16_t
)0x0008Ë

	)

7748 
	#USART_CR3_NACK
 ((
uöt16_t
)0x0010Ë

	)

7749 
	#USART_CR3_SCEN
 ((
uöt16_t
)0x0020Ë

	)

7750 
	#USART_CR3_DMAR
 ((
uöt16_t
)0x0040Ë

	)

7751 
	#USART_CR3_DMAT
 ((
uöt16_t
)0x0080Ë

	)

7752 
	#USART_CR3_RTSE
 ((
uöt16_t
)0x0100Ë

	)

7753 
	#USART_CR3_CTSE
 ((
uöt16_t
)0x0200Ë

	)

7754 
	#USART_CR3_CTSIE
 ((
uöt16_t
)0x0400Ë

	)

7755 
	#USART_CR3_ONEBIT
 ((
uöt16_t
)0x0800Ë

	)

7758 
	#USART_GTPR_PSC
 ((
uöt16_t
)0x00FFË

	)

7759 
	#USART_GTPR_PSC_0
 ((
uöt16_t
)0x0001Ë

	)

7760 
	#USART_GTPR_PSC_1
 ((
uöt16_t
)0x0002Ë

	)

7761 
	#USART_GTPR_PSC_2
 ((
uöt16_t
)0x0004Ë

	)

7762 
	#USART_GTPR_PSC_3
 ((
uöt16_t
)0x0008Ë

	)

7763 
	#USART_GTPR_PSC_4
 ((
uöt16_t
)0x0010Ë

	)

7764 
	#USART_GTPR_PSC_5
 ((
uöt16_t
)0x0020Ë

	)

7765 
	#USART_GTPR_PSC_6
 ((
uöt16_t
)0x0040Ë

	)

7766 
	#USART_GTPR_PSC_7
 ((
uöt16_t
)0x0080Ë

	)

7768 
	#USART_GTPR_GT
 ((
uöt16_t
)0xFF00Ë

	)

7777 
	#DBGMCU_IDCODE_DEV_ID
 ((
uöt32_t
)0x00000FFFË

	)

7779 
	#DBGMCU_IDCODE_REV_ID
 ((
uöt32_t
)0xFFFF0000Ë

	)

7780 
	#DBGMCU_IDCODE_REV_ID_0
 ((
uöt32_t
)0x00010000Ë

	)

7781 
	#DBGMCU_IDCODE_REV_ID_1
 ((
uöt32_t
)0x00020000Ë

	)

7782 
	#DBGMCU_IDCODE_REV_ID_2
 ((
uöt32_t
)0x00040000Ë

	)

7783 
	#DBGMCU_IDCODE_REV_ID_3
 ((
uöt32_t
)0x00080000Ë

	)

7784 
	#DBGMCU_IDCODE_REV_ID_4
 ((
uöt32_t
)0x00100000Ë

	)

7785 
	#DBGMCU_IDCODE_REV_ID_5
 ((
uöt32_t
)0x00200000Ë

	)

7786 
	#DBGMCU_IDCODE_REV_ID_6
 ((
uöt32_t
)0x00400000Ë

	)

7787 
	#DBGMCU_IDCODE_REV_ID_7
 ((
uöt32_t
)0x00800000Ë

	)

7788 
	#DBGMCU_IDCODE_REV_ID_8
 ((
uöt32_t
)0x01000000Ë

	)

7789 
	#DBGMCU_IDCODE_REV_ID_9
 ((
uöt32_t
)0x02000000Ë

	)

7790 
	#DBGMCU_IDCODE_REV_ID_10
 ((
uöt32_t
)0x04000000Ë

	)

7791 
	#DBGMCU_IDCODE_REV_ID_11
 ((
uöt32_t
)0x08000000Ë

	)

7792 
	#DBGMCU_IDCODE_REV_ID_12
 ((
uöt32_t
)0x10000000Ë

	)

7793 
	#DBGMCU_IDCODE_REV_ID_13
 ((
uöt32_t
)0x20000000Ë

	)

7794 
	#DBGMCU_IDCODE_REV_ID_14
 ((
uöt32_t
)0x40000000Ë

	)

7795 
	#DBGMCU_IDCODE_REV_ID_15
 ((
uöt32_t
)0x80000000Ë

	)

7798 
	#DBGMCU_CR_DBG_SLEEP
 ((
uöt32_t
)0x00000001Ë

	)

7799 
	#DBGMCU_CR_DBG_STOP
 ((
uöt32_t
)0x00000002Ë

	)

7800 
	#DBGMCU_CR_DBG_STANDBY
 ((
uöt32_t
)0x00000004Ë

	)

7801 
	#DBGMCU_CR_TRACE_IOEN
 ((
uöt32_t
)0x00000020Ë

	)

7803 
	#DBGMCU_CR_TRACE_MODE
 ((
uöt32_t
)0x000000C0Ë

	)

7804 
	#DBGMCU_CR_TRACE_MODE_0
 ((
uöt32_t
)0x00000040Ë

	)

7805 
	#DBGMCU_CR_TRACE_MODE_1
 ((
uöt32_t
)0x00000080Ë

	)

7807 
	#DBGMCU_CR_DBG_IWDG_STOP
 ((
uöt32_t
)0x00000100Ë

	)

7808 
	#DBGMCU_CR_DBG_WWDG_STOP
 ((
uöt32_t
)0x00000200Ë

	)

7809 
	#DBGMCU_CR_DBG_TIM1_STOP
 ((
uöt32_t
)0x00000400Ë

	)

7810 
	#DBGMCU_CR_DBG_TIM2_STOP
 ((
uöt32_t
)0x00000800Ë

	)

7811 
	#DBGMCU_CR_DBG_TIM3_STOP
 ((
uöt32_t
)0x00001000Ë

	)

7812 
	#DBGMCU_CR_DBG_TIM4_STOP
 ((
uöt32_t
)0x00002000Ë

	)

7813 
	#DBGMCU_CR_DBG_CAN1_STOP
 ((
uöt32_t
)0x00004000Ë

	)

7814 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00008000Ë

	)

7815 
	#DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00010000Ë

	)

7816 
	#DBGMCU_CR_DBG_TIM8_STOP
 ((
uöt32_t
)0x00020000Ë

	)

7817 
	#DBGMCU_CR_DBG_TIM5_STOP
 ((
uöt32_t
)0x00040000Ë

	)

7818 
	#DBGMCU_CR_DBG_TIM6_STOP
 ((
uöt32_t
)0x00080000Ë

	)

7819 
	#DBGMCU_CR_DBG_TIM7_STOP
 ((
uöt32_t
)0x00100000Ë

	)

7820 
	#DBGMCU_CR_DBG_CAN2_STOP
 ((
uöt32_t
)0x00200000Ë

	)

7821 
	#DBGMCU_CR_DBG_TIM15_STOP
 ((
uöt32_t
)0x00400000Ë

	)

7822 
	#DBGMCU_CR_DBG_TIM16_STOP
 ((
uöt32_t
)0x00800000Ë

	)

7823 
	#DBGMCU_CR_DBG_TIM17_STOP
 ((
uöt32_t
)0x01000000Ë

	)

7824 
	#DBGMCU_CR_DBG_TIM12_STOP
 ((
uöt32_t
)0x02000000Ë

	)

7825 
	#DBGMCU_CR_DBG_TIM13_STOP
 ((
uöt32_t
)0x04000000Ë

	)

7826 
	#DBGMCU_CR_DBG_TIM14_STOP
 ((
uöt32_t
)0x08000000Ë

	)

7827 
	#DBGMCU_CR_DBG_TIM9_STOP
 ((
uöt32_t
)0x10000000Ë

	)

7828 
	#DBGMCU_CR_DBG_TIM10_STOP
 ((
uöt32_t
)0x20000000Ë

	)

7829 
	#DBGMCU_CR_DBG_TIM11_STOP
 ((
uöt32_t
)0x40000000Ë

	)

7838 
	#FLASH_ACR_LATENCY
 ((
uöt8_t
)0x03Ë

	)

7839 
	#FLASH_ACR_LATENCY_0
 ((
uöt8_t
)0x00Ë

	)

7840 
	#FLASH_ACR_LATENCY_1
 ((
uöt8_t
)0x01Ë

	)

7841 
	#FLASH_ACR_LATENCY_2
 ((
uöt8_t
)0x02Ë

	)

7843 
	#FLASH_ACR_HLFCYA
 ((
uöt8_t
)0x08Ë

	)

7844 
	#FLASH_ACR_PRFTBE
 ((
uöt8_t
)0x10Ë

	)

7845 
	#FLASH_ACR_PRFTBS
 ((
uöt8_t
)0x20Ë

	)

7848 
	#FLASH_KEYR_FKEYR
 ((
uöt32_t
)0xFFFFFFFFË

	)

7851 
	#RDP_Key
 ((
uöt16_t
)0x00A5)

	)

7852 
	#FLASH_KEY1
 ((
uöt32_t
)0x45670123)

	)

7853 
	#FLASH_KEY2
 ((
uöt32_t
)0xCDEF89AB)

	)

7856 
	#FLASH_OPTKEYR_OPTKEYR
 ((
uöt32_t
)0xFFFFFFFFË

	)

7859 
	#FLASH_SR_BSY
 ((
uöt8_t
)0x01Ë

	)

7860 
	#FLASH_SR_PGERR
 ((
uöt8_t
)0x04Ë

	)

7861 
	#FLASH_SR_WRPRTERR
 ((
uöt8_t
)0x10Ë

	)

7862 
	#FLASH_SR_EOP
 ((
uöt8_t
)0x20Ë

	)

7865 
	#FLASH_CR_PG
 ((
uöt16_t
)0x0001Ë

	)

7866 
	#FLASH_CR_PER
 ((
uöt16_t
)0x0002Ë

	)

7867 
	#FLASH_CR_MER
 ((
uöt16_t
)0x0004Ë

	)

7868 
	#FLASH_CR_OPTPG
 ((
uöt16_t
)0x0010Ë

	)

7869 
	#FLASH_CR_OPTER
 ((
uöt16_t
)0x0020Ë

	)

7870 
	#FLASH_CR_STRT
 ((
uöt16_t
)0x0040Ë

	)

7871 
	#FLASH_CR_LOCK
 ((
uöt16_t
)0x0080Ë

	)

7872 
	#FLASH_CR_OPTWRE
 ((
uöt16_t
)0x0200Ë

	)

7873 
	#FLASH_CR_ERRIE
 ((
uöt16_t
)0x0400Ë

	)

7874 
	#FLASH_CR_EOPIE
 ((
uöt16_t
)0x1000Ë

	)

7877 
	#FLASH_AR_FAR
 ((
uöt32_t
)0xFFFFFFFFË

	)

7880 
	#FLASH_OBR_OPTERR
 ((
uöt16_t
)0x0001Ë

	)

7881 
	#FLASH_OBR_RDPRT
 ((
uöt16_t
)0x0002Ë

	)

7883 
	#FLASH_OBR_USER
 ((
uöt16_t
)0x03FCË

	)

7884 
	#FLASH_OBR_WDG_SW
 ((
uöt16_t
)0x0004Ë

	)

7885 
	#FLASH_OBR_nRST_STOP
 ((
uöt16_t
)0x0008Ë

	)

7886 
	#FLASH_OBR_nRST_STDBY
 ((
uöt16_t
)0x0010Ë

	)

7887 
	#FLASH_OBR_BFB2
 ((
uöt16_t
)0x0020Ë

	)

7890 
	#FLASH_WRPR_WRP
 ((
uöt32_t
)0xFFFFFFFFË

	)

7895 
	#FLASH_RDP_RDP
 ((
uöt32_t
)0x000000FFË

	)

7896 
	#FLASH_RDP_nRDP
 ((
uöt32_t
)0x0000FF00Ë

	)

7899 
	#FLASH_USER_USER
 ((
uöt32_t
)0x00FF0000Ë

	)

7900 
	#FLASH_USER_nUSER
 ((
uöt32_t
)0xFF000000Ë

	)

7903 
	#FLASH_D©a0_D©a0
 ((
uöt32_t
)0x000000FFË

	)

7904 
	#FLASH_D©a0_nD©a0
 ((
uöt32_t
)0x0000FF00Ë

	)

7907 
	#FLASH_D©a1_D©a1
 ((
uöt32_t
)0x00FF0000Ë

	)

7908 
	#FLASH_D©a1_nD©a1
 ((
uöt32_t
)0xFF000000Ë

	)

7911 
	#FLASH_WRP0_WRP0
 ((
uöt32_t
)0x000000FFË

	)

7912 
	#FLASH_WRP0_nWRP0
 ((
uöt32_t
)0x0000FF00Ë

	)

7915 
	#FLASH_WRP1_WRP1
 ((
uöt32_t
)0x00FF0000Ë

	)

7916 
	#FLASH_WRP1_nWRP1
 ((
uöt32_t
)0xFF000000Ë

	)

7919 
	#FLASH_WRP2_WRP2
 ((
uöt32_t
)0x000000FFË

	)

7920 
	#FLASH_WRP2_nWRP2
 ((
uöt32_t
)0x0000FF00Ë

	)

7923 
	#FLASH_WRP3_WRP3
 ((
uöt32_t
)0x00FF0000Ë

	)

7924 
	#FLASH_WRP3_nWRP3
 ((
uöt32_t
)0xFF000000Ë

	)

7926 #ifde‡
STM32F10X_CL


7931 
	#ETH_MACCR_WD
 ((
uöt32_t
)0x00800000Ë

	)

7932 
	#ETH_MACCR_JD
 ((
uöt32_t
)0x00400000Ë

	)

7933 
	#ETH_MACCR_IFG
 ((
uöt32_t
)0x000E0000Ë

	)

7934 
	#ETH_MACCR_IFG_96Bô
 ((
uöt32_t
)0x00000000Ë

	)

7935 
	#ETH_MACCR_IFG_88Bô
 ((
uöt32_t
)0x00020000Ë

	)

7936 
	#ETH_MACCR_IFG_80Bô
 ((
uöt32_t
)0x00040000Ë

	)

7937 
	#ETH_MACCR_IFG_72Bô
 ((
uöt32_t
)0x00060000Ë

	)

7938 
	#ETH_MACCR_IFG_64Bô
 ((
uöt32_t
)0x00080000Ë

	)

7939 
	#ETH_MACCR_IFG_56Bô
 ((
uöt32_t
)0x000A0000Ë

	)

7940 
	#ETH_MACCR_IFG_48Bô
 ((
uöt32_t
)0x000C0000Ë

	)

7941 
	#ETH_MACCR_IFG_40Bô
 ((
uöt32_t
)0x000E0000Ë

	)

7942 
	#ETH_MACCR_CSD
 ((
uöt32_t
)0x00010000Ë

	)

7943 
	#ETH_MACCR_FES
 ((
uöt32_t
)0x00004000Ë

	)

7944 
	#ETH_MACCR_ROD
 ((
uöt32_t
)0x00002000Ë

	)

7945 
	#ETH_MACCR_LM
 ((
uöt32_t
)0x00001000Ë

	)

7946 
	#ETH_MACCR_DM
 ((
uöt32_t
)0x00000800Ë

	)

7947 
	#ETH_MACCR_IPCO
 ((
uöt32_t
)0x00000400Ë

	)

7948 
	#ETH_MACCR_RD
 ((
uöt32_t
)0x00000200Ë

	)

7949 
	#ETH_MACCR_APCS
 ((
uöt32_t
)0x00000080Ë

	)

7950 
	#ETH_MACCR_BL
 ((
uöt32_t
)0x00000060Ë

	)

7952 
	#ETH_MACCR_BL_10
 ((
uöt32_t
)0x00000000Ë

	)

7953 
	#ETH_MACCR_BL_8
 ((
uöt32_t
)0x00000020Ë

	)

7954 
	#ETH_MACCR_BL_4
 ((
uöt32_t
)0x00000040Ë

	)

7955 
	#ETH_MACCR_BL_1
 ((
uöt32_t
)0x00000060Ë

	)

7956 
	#ETH_MACCR_DC
 ((
uöt32_t
)0x00000010Ë

	)

7957 
	#ETH_MACCR_TE
 ((
uöt32_t
)0x00000008Ë

	)

7958 
	#ETH_MACCR_RE
 ((
uöt32_t
)0x00000004Ë

	)

7961 
	#ETH_MACFFR_RA
 ((
uöt32_t
)0x80000000Ë

	)

7962 
	#ETH_MACFFR_HPF
 ((
uöt32_t
)0x00000400Ë

	)

7963 
	#ETH_MACFFR_SAF
 ((
uöt32_t
)0x00000200Ë

	)

7964 
	#ETH_MACFFR_SAIF
 ((
uöt32_t
)0x00000100Ë

	)

7965 
	#ETH_MACFFR_PCF
 ((
uöt32_t
)0x000000C0Ë

	)

7966 
	#ETH_MACFFR_PCF_BlockAŒ
 ((
uöt32_t
)0x00000040Ë

	)

7967 
	#ETH_MACFFR_PCF_F‹w¨dAŒ
 ((
uöt32_t
)0x00000080Ë

	)

7968 
	#ETH_MACFFR_PCF_F‹w¨dPas£dAddrFûãr
 ((
uöt32_t
)0x000000C0Ë

	)

7969 
	#ETH_MACFFR_BFD
 ((
uöt32_t
)0x00000020Ë

	)

7970 
	#ETH_MACFFR_PAM
 ((
uöt32_t
)0x00000010Ë

	)

7971 
	#ETH_MACFFR_DAIF
 ((
uöt32_t
)0x00000008Ë

	)

7972 
	#ETH_MACFFR_HM
 ((
uöt32_t
)0x00000004Ë

	)

7973 
	#ETH_MACFFR_HU
 ((
uöt32_t
)0x00000002Ë

	)

7974 
	#ETH_MACFFR_PM
 ((
uöt32_t
)0x00000001Ë

	)

7977 
	#ETH_MACHTHR_HTH
 ((
uöt32_t
)0xFFFFFFFFË

	)

7980 
	#ETH_MACHTLR_HTL
 ((
uöt32_t
)0xFFFFFFFFË

	)

7983 
	#ETH_MACMIIAR_PA
 ((
uöt32_t
)0x0000F800Ë

	)

7984 
	#ETH_MACMIIAR_MR
 ((
uöt32_t
)0x000007C0Ë

	)

7985 
	#ETH_MACMIIAR_CR
 ((
uöt32_t
)0x0000001CË

	)

7986 
	#ETH_MACMIIAR_CR_Div42
 ((
uöt32_t
)0x00000000Ë

	)

7987 
	#ETH_MACMIIAR_CR_Div16
 ((
uöt32_t
)0x00000008Ë

	)

7988 
	#ETH_MACMIIAR_CR_Div26
 ((
uöt32_t
)0x0000000CË

	)

7989 
	#ETH_MACMIIAR_MW
 ((
uöt32_t
)0x00000002Ë

	)

7990 
	#ETH_MACMIIAR_MB
 ((
uöt32_t
)0x00000001Ë

	)

7993 
	#ETH_MACMIIDR_MD
 ((
uöt32_t
)0x0000FFFFË

	)

7996 
	#ETH_MACFCR_PT
 ((
uöt32_t
)0xFFFF0000Ë

	)

7997 
	#ETH_MACFCR_ZQPD
 ((
uöt32_t
)0x00000080Ë

	)

7998 
	#ETH_MACFCR_PLT
 ((
uöt32_t
)0x00000030Ë

	)

7999 
	#ETH_MACFCR_PLT_Möus4
 ((
uöt32_t
)0x00000000Ë

	)

8000 
	#ETH_MACFCR_PLT_Möus28
 ((
uöt32_t
)0x00000010Ë

	)

8001 
	#ETH_MACFCR_PLT_Möus144
 ((
uöt32_t
)0x00000020Ë

	)

8002 
	#ETH_MACFCR_PLT_Möus256
 ((
uöt32_t
)0x00000030Ë

	)

8003 
	#ETH_MACFCR_UPFD
 ((
uöt32_t
)0x00000008Ë

	)

8004 
	#ETH_MACFCR_RFCE
 ((
uöt32_t
)0x00000004Ë

	)

8005 
	#ETH_MACFCR_TFCE
 ((
uöt32_t
)0x00000002Ë

	)

8006 
	#ETH_MACFCR_FCBBPA
 ((
uöt32_t
)0x00000001Ë

	)

8009 
	#ETH_MACVLANTR_VLANTC
 ((
uöt32_t
)0x00010000Ë

	)

8010 
	#ETH_MACVLANTR_VLANTI
 ((
uöt32_t
)0x0000FFFFË

	)

8013 
	#ETH_MACRWUFFR_D
 ((
uöt32_t
)0xFFFFFFFFË

	)

8027 
	#ETH_MACPMTCSR_WFFRPR
 ((
uöt32_t
)0x80000000Ë

	)

8028 
	#ETH_MACPMTCSR_GU
 ((
uöt32_t
)0x00000200Ë

	)

8029 
	#ETH_MACPMTCSR_WFR
 ((
uöt32_t
)0x00000040Ë

	)

8030 
	#ETH_MACPMTCSR_MPR
 ((
uöt32_t
)0x00000020Ë

	)

8031 
	#ETH_MACPMTCSR_WFE
 ((
uöt32_t
)0x00000004Ë

	)

8032 
	#ETH_MACPMTCSR_MPE
 ((
uöt32_t
)0x00000002Ë

	)

8033 
	#ETH_MACPMTCSR_PD
 ((
uöt32_t
)0x00000001Ë

	)

8036 
	#ETH_MACSR_TSTS
 ((
uöt32_t
)0x00000200Ë

	)

8037 
	#ETH_MACSR_MMCTS
 ((
uöt32_t
)0x00000040Ë

	)

8038 
	#ETH_MACSR_MMMCRS
 ((
uöt32_t
)0x00000020Ë

	)

8039 
	#ETH_MACSR_MMCS
 ((
uöt32_t
)0x00000010Ë

	)

8040 
	#ETH_MACSR_PMTS
 ((
uöt32_t
)0x00000008Ë

	)

8043 
	#ETH_MACIMR_TSTIM
 ((
uöt32_t
)0x00000200Ë

	)

8044 
	#ETH_MACIMR_PMTIM
 ((
uöt32_t
)0x00000008Ë

	)

8047 
	#ETH_MACA0HR_MACA0H
 ((
uöt32_t
)0x0000FFFFË

	)

8050 
	#ETH_MACA0LR_MACA0L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8053 
	#ETH_MACA1HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

8054 
	#ETH_MACA1HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

8055 
	#ETH_MACA1HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

8056 
	#ETH_MACA1HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

8057 
	#ETH_MACA1HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

8058 
	#ETH_MACA1HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

8059 
	#ETH_MACA1HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

8060 
	#ETH_MACA1HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

8061 
	#ETH_MACA1HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

8062 
	#ETH_MACA1HR_MACA1H
 ((
uöt32_t
)0x0000FFFFË

	)

8065 
	#ETH_MACA1LR_MACA1L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8068 
	#ETH_MACA2HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

8069 
	#ETH_MACA2HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

8070 
	#ETH_MACA2HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

8071 
	#ETH_MACA2HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

8072 
	#ETH_MACA2HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

8073 
	#ETH_MACA2HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

8074 
	#ETH_MACA2HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

8075 
	#ETH_MACA2HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

8076 
	#ETH_MACA2HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

8077 
	#ETH_MACA2HR_MACA2H
 ((
uöt32_t
)0x0000FFFFË

	)

8080 
	#ETH_MACA2LR_MACA2L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8083 
	#ETH_MACA3HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

8084 
	#ETH_MACA3HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

8085 
	#ETH_MACA3HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

8086 
	#ETH_MACA3HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

8087 
	#ETH_MACA3HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

8088 
	#ETH_MACA3HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

8089 
	#ETH_MACA3HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

8090 
	#ETH_MACA3HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

8091 
	#ETH_MACA3HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

8092 
	#ETH_MACA3HR_MACA3H
 ((
uöt32_t
)0x0000FFFFË

	)

8095 
	#ETH_MACA3LR_MACA3L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8102 
	#ETH_MMCCR_MCF
 ((
uöt32_t
)0x00000008Ë

	)

8103 
	#ETH_MMCCR_ROR
 ((
uöt32_t
)0x00000004Ë

	)

8104 
	#ETH_MMCCR_CSR
 ((
uöt32_t
)0x00000002Ë

	)

8105 
	#ETH_MMCCR_CR
 ((
uöt32_t
)0x00000001Ë

	)

8108 
	#ETH_MMCRIR_RGUFS
 ((
uöt32_t
)0x00020000Ë

	)

8109 
	#ETH_MMCRIR_RFAES
 ((
uöt32_t
)0x00000040Ë

	)

8110 
	#ETH_MMCRIR_RFCES
 ((
uöt32_t
)0x00000020Ë

	)

8113 
	#ETH_MMCTIR_TGFS
 ((
uöt32_t
)0x00200000Ë

	)

8114 
	#ETH_MMCTIR_TGFMSCS
 ((
uöt32_t
)0x00008000Ë

	)

8115 
	#ETH_MMCTIR_TGFSCS
 ((
uöt32_t
)0x00004000Ë

	)

8118 
	#ETH_MMCRIMR_RGUFM
 ((
uöt32_t
)0x00020000Ë

	)

8119 
	#ETH_MMCRIMR_RFAEM
 ((
uöt32_t
)0x00000040Ë

	)

8120 
	#ETH_MMCRIMR_RFCEM
 ((
uöt32_t
)0x00000020Ë

	)

8123 
	#ETH_MMCTIMR_TGFM
 ((
uöt32_t
)0x00200000Ë

	)

8124 
	#ETH_MMCTIMR_TGFMSCM
 ((
uöt32_t
)0x00008000Ë

	)

8125 
	#ETH_MMCTIMR_TGFSCM
 ((
uöt32_t
)0x00004000Ë

	)

8128 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8131 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8134 
	#ETH_MMCTGFCR_TGFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8137 
	#ETH_MMCRFCECR_RFCEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8140 
	#ETH_MMCRFAECR_RFAEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8143 
	#ETH_MMCRGUFCR_RGUFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8150 
	#ETH_PTPTSCR_TSARU
 ((
uöt32_t
)0x00000020Ë

	)

8151 
	#ETH_PTPTSCR_TSITE
 ((
uöt32_t
)0x00000010Ë

	)

8152 
	#ETH_PTPTSCR_TSSTU
 ((
uöt32_t
)0x00000008Ë

	)

8153 
	#ETH_PTPTSCR_TSSTI
 ((
uöt32_t
)0x00000004Ë

	)

8154 
	#ETH_PTPTSCR_TSFCU
 ((
uöt32_t
)0x00000002Ë

	)

8155 
	#ETH_PTPTSCR_TSE
 ((
uöt32_t
)0x00000001Ë

	)

8158 
	#ETH_PTPSSIR_STSSI
 ((
uöt32_t
)0x000000FFË

	)

8161 
	#ETH_PTPTSHR_STS
 ((
uöt32_t
)0xFFFFFFFFË

	)

8164 
	#ETH_PTPTSLR_STPNS
 ((
uöt32_t
)0x80000000Ë

	)

8165 
	#ETH_PTPTSLR_STSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

8168 
	#ETH_PTPTSHUR_TSUS
 ((
uöt32_t
)0xFFFFFFFFË

	)

8171 
	#ETH_PTPTSLUR_TSUPNS
 ((
uöt32_t
)0x80000000Ë

	)

8172 
	#ETH_PTPTSLUR_TSUSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

8175 
	#ETH_PTPTSAR_TSA
 ((
uöt32_t
)0xFFFFFFFFË

	)

8178 
	#ETH_PTPTTHR_TTSH
 ((
uöt32_t
)0xFFFFFFFFË

	)

8181 
	#ETH_PTPTTLR_TTSL
 ((
uöt32_t
)0xFFFFFFFFË

	)

8188 
	#ETH_DMABMR_AAB
 ((
uöt32_t
)0x02000000Ë

	)

8189 
	#ETH_DMABMR_FPM
 ((
uöt32_t
)0x01000000Ë

	)

8190 
	#ETH_DMABMR_USP
 ((
uöt32_t
)0x00800000Ë

	)

8191 
	#ETH_DMABMR_RDP
 ((
uöt32_t
)0x007E0000Ë

	)

8192 
	#ETH_DMABMR_RDP_1Bót
 ((
uöt32_t
)0x00020000Ë

	)

8193 
	#ETH_DMABMR_RDP_2Bót
 ((
uöt32_t
)0x00040000Ë

	)

8194 
	#ETH_DMABMR_RDP_4Bót
 ((
uöt32_t
)0x00080000Ë

	)

8195 
	#ETH_DMABMR_RDP_8Bót
 ((
uöt32_t
)0x00100000Ë

	)

8196 
	#ETH_DMABMR_RDP_16Bót
 ((
uöt32_t
)0x00200000Ë

	)

8197 
	#ETH_DMABMR_RDP_32Bót
 ((
uöt32_t
)0x00400000Ë

	)

8198 
	#ETH_DMABMR_RDP_4xPBL_4Bót
 ((
uöt32_t
)0x01020000Ë

	)

8199 
	#ETH_DMABMR_RDP_4xPBL_8Bót
 ((
uöt32_t
)0x01040000Ë

	)

8200 
	#ETH_DMABMR_RDP_4xPBL_16Bót
 ((
uöt32_t
)0x01080000Ë

	)

8201 
	#ETH_DMABMR_RDP_4xPBL_32Bót
 ((
uöt32_t
)0x01100000Ë

	)

8202 
	#ETH_DMABMR_RDP_4xPBL_64Bót
 ((
uöt32_t
)0x01200000Ë

	)

8203 
	#ETH_DMABMR_RDP_4xPBL_128Bót
 ((
uöt32_t
)0x01400000Ë

	)

8204 
	#ETH_DMABMR_FB
 ((
uöt32_t
)0x00010000Ë

	)

8205 
	#ETH_DMABMR_RTPR
 ((
uöt32_t
)0x0000C000Ë

	)

8206 
	#ETH_DMABMR_RTPR_1_1
 ((
uöt32_t
)0x00000000Ë

	)

8207 
	#ETH_DMABMR_RTPR_2_1
 ((
uöt32_t
)0x00004000Ë

	)

8208 
	#ETH_DMABMR_RTPR_3_1
 ((
uöt32_t
)0x00008000Ë

	)

8209 
	#ETH_DMABMR_RTPR_4_1
 ((
uöt32_t
)0x0000C000Ë

	)

8210 
	#ETH_DMABMR_PBL
 ((
uöt32_t
)0x00003F00Ë

	)

8211 
	#ETH_DMABMR_PBL_1Bót
 ((
uöt32_t
)0x00000100Ë

	)

8212 
	#ETH_DMABMR_PBL_2Bót
 ((
uöt32_t
)0x00000200Ë

	)

8213 
	#ETH_DMABMR_PBL_4Bót
 ((
uöt32_t
)0x00000400Ë

	)

8214 
	#ETH_DMABMR_PBL_8Bót
 ((
uöt32_t
)0x00000800Ë

	)

8215 
	#ETH_DMABMR_PBL_16Bót
 ((
uöt32_t
)0x00001000Ë

	)

8216 
	#ETH_DMABMR_PBL_32Bót
 ((
uöt32_t
)0x00002000Ë

	)

8217 
	#ETH_DMABMR_PBL_4xPBL_4Bót
 ((
uöt32_t
)0x01000100Ë

	)

8218 
	#ETH_DMABMR_PBL_4xPBL_8Bót
 ((
uöt32_t
)0x01000200Ë

	)

8219 
	#ETH_DMABMR_PBL_4xPBL_16Bót
 ((
uöt32_t
)0x01000400Ë

	)

8220 
	#ETH_DMABMR_PBL_4xPBL_32Bót
 ((
uöt32_t
)0x01000800Ë

	)

8221 
	#ETH_DMABMR_PBL_4xPBL_64Bót
 ((
uöt32_t
)0x01001000Ë

	)

8222 
	#ETH_DMABMR_PBL_4xPBL_128Bót
 ((
uöt32_t
)0x01002000Ë

	)

8223 
	#ETH_DMABMR_DSL
 ((
uöt32_t
)0x0000007CË

	)

8224 
	#ETH_DMABMR_DA
 ((
uöt32_t
)0x00000002Ë

	)

8225 
	#ETH_DMABMR_SR
 ((
uöt32_t
)0x00000001Ë

	)

8228 
	#ETH_DMATPDR_TPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

8231 
	#ETH_DMARPDR_RPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

8234 
	#ETH_DMARDLAR_SRL
 ((
uöt32_t
)0xFFFFFFFFË

	)

8237 
	#ETH_DMATDLAR_STL
 ((
uöt32_t
)0xFFFFFFFFË

	)

8240 
	#ETH_DMASR_TSTS
 ((
uöt32_t
)0x20000000Ë

	)

8241 
	#ETH_DMASR_PMTS
 ((
uöt32_t
)0x10000000Ë

	)

8242 
	#ETH_DMASR_MMCS
 ((
uöt32_t
)0x08000000Ë

	)

8243 
	#ETH_DMASR_EBS
 ((
uöt32_t
)0x03800000Ë

	)

8245 
	#ETH_DMASR_EBS_DescAc˚ss
 ((
uöt32_t
)0x02000000Ë

	)

8246 
	#ETH_DMASR_EBS_RódTønsf
 ((
uöt32_t
)0x01000000Ë

	)

8247 
	#ETH_DMASR_EBS_D©aTønsfTx
 ((
uöt32_t
)0x00800000Ë

	)

8248 
	#ETH_DMASR_TPS
 ((
uöt32_t
)0x00700000Ë

	)

8249 
	#ETH_DMASR_TPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

8250 
	#ETH_DMASR_TPS_Fëchög
 ((
uöt32_t
)0x00100000Ë

	)

8251 
	#ETH_DMASR_TPS_Waôög
 ((
uöt32_t
)0x00200000Ë

	)

8252 
	#ETH_DMASR_TPS_Ródög
 ((
uöt32_t
)0x00300000Ë

	)

8253 
	#ETH_DMASR_TPS_Su•íded
 ((
uöt32_t
)0x00600000Ë

	)

8254 
	#ETH_DMASR_TPS_Closög
 ((
uöt32_t
)0x00700000Ë

	)

8255 
	#ETH_DMASR_RPS
 ((
uöt32_t
)0x000E0000Ë

	)

8256 
	#ETH_DMASR_RPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

8257 
	#ETH_DMASR_RPS_Fëchög
 ((
uöt32_t
)0x00020000Ë

	)

8258 
	#ETH_DMASR_RPS_Waôög
 ((
uöt32_t
)0x00060000Ë

	)

8259 
	#ETH_DMASR_RPS_Su•íded
 ((
uöt32_t
)0x00080000Ë

	)

8260 
	#ETH_DMASR_RPS_Closög
 ((
uöt32_t
)0x000A0000Ë

	)

8261 
	#ETH_DMASR_RPS_Queuög
 ((
uöt32_t
)0x000E0000Ë

	)

8262 
	#ETH_DMASR_NIS
 ((
uöt32_t
)0x00010000Ë

	)

8263 
	#ETH_DMASR_AIS
 ((
uöt32_t
)0x00008000Ë

	)

8264 
	#ETH_DMASR_ERS
 ((
uöt32_t
)0x00004000Ë

	)

8265 
	#ETH_DMASR_FBES
 ((
uöt32_t
)0x00002000Ë

	)

8266 
	#ETH_DMASR_ETS
 ((
uöt32_t
)0x00000400Ë

	)

8267 
	#ETH_DMASR_RWTS
 ((
uöt32_t
)0x00000200Ë

	)

8268 
	#ETH_DMASR_RPSS
 ((
uöt32_t
)0x00000100Ë

	)

8269 
	#ETH_DMASR_RBUS
 ((
uöt32_t
)0x00000080Ë

	)

8270 
	#ETH_DMASR_RS
 ((
uöt32_t
)0x00000040Ë

	)

8271 
	#ETH_DMASR_TUS
 ((
uöt32_t
)0x00000020Ë

	)

8272 
	#ETH_DMASR_ROS
 ((
uöt32_t
)0x00000010Ë

	)

8273 
	#ETH_DMASR_TJTS
 ((
uöt32_t
)0x00000008Ë

	)

8274 
	#ETH_DMASR_TBUS
 ((
uöt32_t
)0x00000004Ë

	)

8275 
	#ETH_DMASR_TPSS
 ((
uöt32_t
)0x00000002Ë

	)

8276 
	#ETH_DMASR_TS
 ((
uöt32_t
)0x00000001Ë

	)

8279 
	#ETH_DMAOMR_DTCEFD
 ((
uöt32_t
)0x04000000Ë

	)

8280 
	#ETH_DMAOMR_RSF
 ((
uöt32_t
)0x02000000Ë

	)

8281 
	#ETH_DMAOMR_DFRF
 ((
uöt32_t
)0x01000000Ë

	)

8282 
	#ETH_DMAOMR_TSF
 ((
uöt32_t
)0x00200000Ë

	)

8283 
	#ETH_DMAOMR_FTF
 ((
uöt32_t
)0x00100000Ë

	)

8284 
	#ETH_DMAOMR_TTC
 ((
uöt32_t
)0x0001C000Ë

	)

8285 
	#ETH_DMAOMR_TTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

8286 
	#ETH_DMAOMR_TTC_128Byãs
 ((
uöt32_t
)0x00004000Ë

	)

8287 
	#ETH_DMAOMR_TTC_192Byãs
 ((
uöt32_t
)0x00008000Ë

	)

8288 
	#ETH_DMAOMR_TTC_256Byãs
 ((
uöt32_t
)0x0000C000Ë

	)

8289 
	#ETH_DMAOMR_TTC_40Byãs
 ((
uöt32_t
)0x00010000Ë

	)

8290 
	#ETH_DMAOMR_TTC_32Byãs
 ((
uöt32_t
)0x00014000Ë

	)

8291 
	#ETH_DMAOMR_TTC_24Byãs
 ((
uöt32_t
)0x00018000Ë

	)

8292 
	#ETH_DMAOMR_TTC_16Byãs
 ((
uöt32_t
)0x0001C000Ë

	)

8293 
	#ETH_DMAOMR_ST
 ((
uöt32_t
)0x00002000Ë

	)

8294 
	#ETH_DMAOMR_FEF
 ((
uöt32_t
)0x00000080Ë

	)

8295 
	#ETH_DMAOMR_FUGF
 ((
uöt32_t
)0x00000040Ë

	)

8296 
	#ETH_DMAOMR_RTC
 ((
uöt32_t
)0x00000018Ë

	)

8297 
	#ETH_DMAOMR_RTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

8298 
	#ETH_DMAOMR_RTC_32Byãs
 ((
uöt32_t
)0x00000008Ë

	)

8299 
	#ETH_DMAOMR_RTC_96Byãs
 ((
uöt32_t
)0x00000010Ë

	)

8300 
	#ETH_DMAOMR_RTC_128Byãs
 ((
uöt32_t
)0x00000018Ë

	)

8301 
	#ETH_DMAOMR_OSF
 ((
uöt32_t
)0x00000004Ë

	)

8302 
	#ETH_DMAOMR_SR
 ((
uöt32_t
)0x00000002Ë

	)

8305 
	#ETH_DMAIER_NISE
 ((
uöt32_t
)0x00010000Ë

	)

8306 
	#ETH_DMAIER_AISE
 ((
uöt32_t
)0x00008000Ë

	)

8307 
	#ETH_DMAIER_ERIE
 ((
uöt32_t
)0x00004000Ë

	)

8308 
	#ETH_DMAIER_FBEIE
 ((
uöt32_t
)0x00002000Ë

	)

8309 
	#ETH_DMAIER_ETIE
 ((
uöt32_t
)0x00000400Ë

	)

8310 
	#ETH_DMAIER_RWTIE
 ((
uöt32_t
)0x00000200Ë

	)

8311 
	#ETH_DMAIER_RPSIE
 ((
uöt32_t
)0x00000100Ë

	)

8312 
	#ETH_DMAIER_RBUIE
 ((
uöt32_t
)0x00000080Ë

	)

8313 
	#ETH_DMAIER_RIE
 ((
uöt32_t
)0x00000040Ë

	)

8314 
	#ETH_DMAIER_TUIE
 ((
uöt32_t
)0x00000020Ë

	)

8315 
	#ETH_DMAIER_ROIE
 ((
uöt32_t
)0x00000010Ë

	)

8316 
	#ETH_DMAIER_TJTIE
 ((
uöt32_t
)0x00000008Ë

	)

8317 
	#ETH_DMAIER_TBUIE
 ((
uöt32_t
)0x00000004Ë

	)

8318 
	#ETH_DMAIER_TPSIE
 ((
uöt32_t
)0x00000002Ë

	)

8319 
	#ETH_DMAIER_TIE
 ((
uöt32_t
)0x00000001Ë

	)

8322 
	#ETH_DMAMFBOCR_OFOC
 ((
uöt32_t
)0x10000000Ë

	)

8323 
	#ETH_DMAMFBOCR_MFA
 ((
uöt32_t
)0x0FFE0000Ë

	)

8324 
	#ETH_DMAMFBOCR_OMFC
 ((
uöt32_t
)0x00010000Ë

	)

8325 
	#ETH_DMAMFBOCR_MFC
 ((
uöt32_t
)0x0000FFFFË

	)

8328 
	#ETH_DMACHTDR_HTDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

8331 
	#ETH_DMACHRDR_HRDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

8334 
	#ETH_DMACHTBAR_HTBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

8337 
	#ETH_DMACHRBAR_HRBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

8348 #ifde‡
USE_STDPERIPH_DRIVER


8349 
	~"°m32f10x_c⁄f.h
"

8356 
	#SET_BIT
(
REG
, 
BIT
Ë((REGË|(BIT))

	)

8358 
	#CLEAR_BIT
(
REG
, 
BIT
Ë((REGË&~(BIT))

	)

8360 
	#READ_BIT
(
REG
, 
BIT
Ë((REGË& (BIT))

	)

8362 
	#CLEAR_REG
(
REG
Ë((REGË(0x0))

	)

8364 
	#WRITE_REG
(
REG
, 
VAL
Ë((REGË(VAL))

	)

8366 
	#READ_REG
(
REG
Ë((REG))

	)

8368 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
Ë
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)Ë& (~(CLEARMASK))Ë| (SETMASK)))

	)

8374 #ifde‡
__˝lu•lus


	@C:\Users\Victor\EMBITZ~1\STM32W~1\inc\SYSTEM~1.H

33 #i‚de‡
__SYSTEM_STM32F10X_H


34 
	#__SYSTEM_STM32F10X_H


	)

36 #ifde‡
__˝lu•lus


53 
uöt32_t
 
Sy°emC‹eClock
;

79 
Sy°emInô
();

80 
Sy°emC‹eClockUpd©e
();

85 #ifde‡
__˝lu•lus


	@C:\Users\Victor\EMBITZ~1\STM32W~1\readme.txt

1 
You
 
have
 
to
 
£t
 
the
 
c‹ª˘
 
mem‹y
 
œyout
 
your
 
devi˚
 
ö
Åhê
lökî
 
	gs¸ùt
.

2 
PÀa£
 
check
 
the
 
FLASH
 
™d
 
SRAM
 
	gÀngth
.

4 
	ge
.
	gg
.

7 
	gMEMORY


9 
FLASH
 (
rx
Ë: 
ORIGIN
 = 0x08000000, 
	gLENGTH
 = 0x08000

10 
RAM
 (
rwx
Ë: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 0x01000

	@C:\Users\Victor\EMBITZ~1\STM32W~1\src\STARTU~1.S

32 .
sy¡ax
 
	gunifõd


33 .
¨ch
 
	g¨mv7
-
	gm


35 .
	g£˘i⁄
 .
	g°ack


36 .
	gÆign
 3

37 #ifde‡
__STACK_SIZE


38 .
equ
 
	gSèck_Size
, 
	g__STACK_SIZE


40 .
equ
 
	gSèck_Size
, 0x400

42 .
globl
 
	g__SèckT›


43 .
globl
 
__SèckLimô


44 
	g__SèckLimô
:

45 .
•a˚
 
Sèck_Size


46 .
size
 
__SèckLimô
, . - __StackLimit

47 
	g__SèckT›
:

48 .
size
 
__SèckT›
, . - 
	g__SèckT›


50 .
	g£˘i⁄
 .
	ghóp


51 .
	gÆign
 3

52 #ifde‡
__HEAP_SIZE


53 .
equ
 
	gHóp_Size
, 
	g__HEAP_SIZE


55 .
equ
 
	gHóp_Size
, 0xC00

57 .
globl
 
	g__HópBa£


58 .
globl
 
__HópLimô


59 
	g__HópBa£
:

60 .
Hóp_Size


61 .
•a˚
 
Hóp_Size


62 .
ídif


63 .
size
 
__HópBa£
, . - __HeapBase

64 
	g__HópLimô
:

65 .
size
 
__HópLimô
, . - 
	g__HópLimô


67 .
	g£˘i⁄
 .
	gi§_ve˘‹


68 .
	gÆign
 2

69 .
globl
 
__i§_ve˘‹


70 
	g__i§_ve˘‹
:

71 .
__SèckT›


72 .
Re£t_H™dÀr


73 .
NMI_H™dÀr


74 .
H¨dFau…_H™dÀr


75 .
MemM™age_H™dÀr


76 .
BusFau…_H™dÀr


77 .
UßgeFau…_H™dÀr


82 .
SVC_H™dÀr


83 .
DebugM⁄_H™dÀr


85 .
PídSV_H™dÀr


86 .
SysTick_H™dÀr


89 .
WWDG_IRQH™dÀr


90 .
PVD_IRQH™dÀr


91 .
TAMPER_IRQH™dÀr


92 .
RTC_IRQH™dÀr


93 .
FLASH_IRQH™dÀr


94 .
RCC_IRQH™dÀr


95 .
EXTI0_IRQH™dÀr


96 .
EXTI1_IRQH™dÀr


97 .
EXTI2_IRQH™dÀr


98 .
EXTI3_IRQH™dÀr


99 .
EXTI4_IRQH™dÀr


100 .
DMA1_Ch™√l1_IRQH™dÀr


101 .
DMA1_Ch™√l2_IRQH™dÀr


102 .
DMA1_Ch™√l3_IRQH™dÀr


103 .
DMA1_Ch™√l4_IRQH™dÀr


104 .
DMA1_Ch™√l5_IRQH™dÀr


105 .
DMA1_Ch™√l6_IRQH™dÀr


106 .
DMA1_Ch™√l7_IRQH™dÀr


107 .
ADC1_2_IRQH™dÀr


108 .
USB_HP_CAN1_TX_IRQH™dÀr


109 .
USB_LP_CAN1_RX0_IRQH™dÀr


110 .
CAN1_RX1_IRQH™dÀr


111 .
CAN1_SCE_IRQH™dÀr


112 .
EXTI9_5_IRQH™dÀr


113 .
TIM1_BRK_IRQH™dÀr


114 .
TIM1_UP_IRQH™dÀr


115 .
TIM1_TRG_COM_IRQH™dÀr


116 .
TIM1_CC_IRQH™dÀr


117 .
TIM2_IRQH™dÀr


118 .
TIM3_IRQH™dÀr


119 .
TIM4_IRQH™dÀr


120 .
I2C1_EV_IRQH™dÀr


121 .
I2C1_ER_IRQH™dÀr


122 .
I2C2_EV_IRQH™dÀr


123 .
I2C2_ER_IRQH™dÀr


124 .
SPI1_IRQH™dÀr


125 .
SPI2_IRQH™dÀr


126 .
USART1_IRQH™dÀr


127 .
USART2_IRQH™dÀr


128 .
USART3_IRQH™dÀr


129 .
EXTI15_10_IRQH™dÀr


130 .
RTCAœrm_IRQH™dÀr


131 .
USBWakeUp_IRQH™dÀr


133 .
size
 
__i§_ve˘‹
, . - 
	g__i§_ve˘‹


135 .
	gãxt


136 .
	gthumb


137 .
	gthumb_func


138 .
	gÆign
 2

139 .
globl
 
	gRe£t_H™dÀr


140 .
ty≥
 
	gRe£t_H™dÀr
, %
fun˘i⁄


141 
	gRe£t_H™dÀr
:

149 
ldr
 
r1
, =
__ëext


150 
ldr
 
r2
, =
__d©a_°¨t__


151 
ldr
 
r3
, =
__d©a_íd__


157 .
Êash_to_øm_lo›
:

158 
cmp
 
r2
, 
r3


159 
ôâ
 
…


160 
ldæt
 
	gr0
, [
r1
], #4

161 
°æt
 
	gr0
, [
r2
], #4

162 
	gb…
 .
	gÊash_to_øm_lo›


164 
subs
 
	gr3
, 
r2


165 
	gbÀ
 .
	gÊash_to_øm_lo›_íd


166 .
	gÊash_to_øm_lo›
:

167 
subs
 
r3
, #4

168 
ldr
 
	gr0
, [
r1
, 
r3
]

169 
°r
 
	gr0
, [
r2
, 
r3
]

170 
	gbgt
 .
	gÊash_to_øm_lo›


171 .
	gÊash_to_øm_lo›_íd
:

174 #i‚de‡
__NO_SYSTEM_INIT


175 
ldr
 
r0
, =
Sy°emInô


176 
blx
 
r0


179 
ldr
 
r0
, =
_°¨t


180 
bx
 
r0


181 .
poﬁ


182 .
size
 
Re£t_H™dÀr
, . - 
	gRe£t_H™dÀr


187 .
	gÆign
 1

188 .
	gthumb_func


189 .
wók
 
	g_°¨t


190 .
ty≥
 
	g_°¨t
, %
fun˘i⁄


191 
	g_°¨t
:

194 
ldr
 
r1
, = 
__bss_°¨t__


195 
ldr
 
r2
, = 
__bss_íd__


196 
movs
 
r3
, #0

197 
	gb
 .
	gfûl_zîo_bss


198 .
	glo›_zîo_bss
:

199 
°r
 
r3
, [
r1
], #4

201 .
	gfûl_zîo_bss
:

202 
cmp
 
r1
, 
r2


203 
	gbcc
 .
lo›_zîo_bss


206 
bl
 
maö


207 
	gb
 .

208 .
size
 
	g_°¨t
, . - _start

213 .
ma¸o
 
def_úq_h™dÀr
 
	gh™dÀr_«me


214 .
	gÆign
 1

215 .
	gthumb_func


216 .
	gwók
 \
	gh™dÀr_«me


217 .
	gty≥
 \
	gh™dÀr_«me
, %
	gfun˘i⁄


218 \
	gh™dÀr_«me
 :

219 
b
 .

220 .
size
 \
h™dÀr_«me
, . - \
	gh™dÀr_«me


221 .
ídm


223 
def_úq_h™dÀr
 
NMI_H™dÀr


224 
def_úq_h™dÀr
 
H¨dFau…_H™dÀr


225 
def_úq_h™dÀr
 
MemM™age_H™dÀr


226 
def_úq_h™dÀr
 
BusFau…_H™dÀr


227 
def_úq_h™dÀr
 
UßgeFau…_H™dÀr


228 
def_úq_h™dÀr
 
SVC_H™dÀr


229 
def_úq_h™dÀr
 
DebugM⁄_H™dÀr


230 
def_úq_h™dÀr
 
PídSV_H™dÀr


231 
def_úq_h™dÀr
 
SysTick_H™dÀr


232 
def_úq_h™dÀr
 
DeÁu…_H™dÀr


235 
def_úq_h™dÀr
 
WWDG_IRQH™dÀr


236 
def_úq_h™dÀr
 
PVD_IRQH™dÀr


237 
def_úq_h™dÀr
 
TAMPER_IRQH™dÀr


238 
def_úq_h™dÀr
 
RTC_IRQH™dÀr


239 
def_úq_h™dÀr
 
FLASH_IRQH™dÀr


240 
def_úq_h™dÀr
 
RCC_IRQH™dÀr


241 
def_úq_h™dÀr
 
EXTI0_IRQH™dÀr


242 
def_úq_h™dÀr
 
EXTI1_IRQH™dÀr


243 
def_úq_h™dÀr
 
EXTI2_IRQH™dÀr


244 
def_úq_h™dÀr
 
EXTI3_IRQH™dÀr


245 
def_úq_h™dÀr
 
EXTI4_IRQH™dÀr


246 
def_úq_h™dÀr
 
DMA1_Ch™√l1_IRQH™dÀr


247 
def_úq_h™dÀr
 
DMA1_Ch™√l2_IRQH™dÀr


248 
def_úq_h™dÀr
 
DMA1_Ch™√l3_IRQH™dÀr


249 
def_úq_h™dÀr
 
DMA1_Ch™√l4_IRQH™dÀr


250 
def_úq_h™dÀr
 
DMA1_Ch™√l5_IRQH™dÀr


251 
def_úq_h™dÀr
 
DMA1_Ch™√l6_IRQH™dÀr


252 
def_úq_h™dÀr
 
DMA1_Ch™√l7_IRQH™dÀr


253 
def_úq_h™dÀr
 
ADC1_2_IRQH™dÀr


254 
def_úq_h™dÀr
 
USB_HP_CAN1_TX_IRQH™dÀr


255 
def_úq_h™dÀr
 
USB_LP_CAN1_RX0_IRQH™dÀr


256 
def_úq_h™dÀr
 
CAN1_RX1_IRQH™dÀr


257 
def_úq_h™dÀr
 
CAN1_SCE_IRQH™dÀr


258 
def_úq_h™dÀr
 
EXTI9_5_IRQH™dÀr


259 
def_úq_h™dÀr
 
TIM1_BRK_IRQH™dÀr


260 
def_úq_h™dÀr
 
TIM1_UP_IRQH™dÀr


261 
def_úq_h™dÀr
 
TIM1_TRG_COM_IRQH™dÀr


262 
def_úq_h™dÀr
 
TIM1_CC_IRQH™dÀr


263 
def_úq_h™dÀr
 
TIM2_IRQH™dÀr


264 
def_úq_h™dÀr
 
TIM3_IRQH™dÀr


265 
def_úq_h™dÀr
 
TIM4_IRQH™dÀr


266 
def_úq_h™dÀr
 
I2C1_EV_IRQH™dÀr


267 
def_úq_h™dÀr
 
I2C1_ER_IRQH™dÀr


268 
def_úq_h™dÀr
 
I2C2_EV_IRQH™dÀr


269 
def_úq_h™dÀr
 
I2C2_ER_IRQH™dÀr


270 
def_úq_h™dÀr
 
SPI1_IRQH™dÀr


271 
def_úq_h™dÀr
 
SPI2_IRQH™dÀr


272 
def_úq_h™dÀr
 
USART1_IRQH™dÀr


273 
def_úq_h™dÀr
 
USART2_IRQH™dÀr


274 
def_úq_h™dÀr
 
USART3_IRQH™dÀr


275 
def_úq_h™dÀr
 
EXTI15_10_IRQH™dÀr


276 
def_úq_h™dÀr
 
RTCAœrm_IRQH™dÀr


277 
def_úq_h™dÀr
 
	gUSBWakeUp_IRQH™dÀr


279 .
	gíd


	@C:\Users\Victor\EMBITZ~1\STM32W~1\src\SYSTEM~1.C

65 
	~"°m32f10x.h
"

106 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| (deföed 
STM32F10X_MD_VL
Ë|| (deföed 
STM32F10X_HD_VL
)

108 
	#SYSCLK_FREQ_24MHz
 24000000

	)

115 
	#SYSCLK_FREQ_72MHz
 72000000

	)

121 #i‡
deföed
 (
STM32F10X_HD
Ë|| (deföed 
STM32F10X_XL
Ë|| (deföed 
STM32F10X_HD_VL
)

128 
	#VECT_TAB_OFFSET
 0x0

	)

151 #ifde‡
SYSCLK_FREQ_HSE


152 
uöt32_t
 
	gSy°emC‹eClock
 = 
SYSCLK_FREQ_HSE
;

153 #ñi‡
deföed
 
SYSCLK_FREQ_24MHz


154 
uöt32_t
 
	gSy°emC‹eClock
 = 
SYSCLK_FREQ_24MHz
;

155 #ñi‡
deföed
 
SYSCLK_FREQ_36MHz


156 
uöt32_t
 
	gSy°emC‹eClock
 = 
SYSCLK_FREQ_36MHz
;

157 #ñi‡
deföed
 
SYSCLK_FREQ_48MHz


158 
uöt32_t
 
	gSy°emC‹eClock
 = 
SYSCLK_FREQ_48MHz
;

159 #ñi‡
deföed
 
SYSCLK_FREQ_56MHz


160 
uöt32_t
 
	gSy°emC‹eClock
 = 
SYSCLK_FREQ_56MHz
;

161 #ñi‡
deföed
 
SYSCLK_FREQ_72MHz


162 
uöt32_t
 
	gSy°emC‹eClock
 = 
SYSCLK_FREQ_72MHz
;

164 
uöt32_t
 
	gSy°emC‹eClock
 = 
HSI_VALUE
;

167 
__I
 
uöt8_t
 
	gAHBPªscTabÀ
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

176 
SëSysClock
();

178 #ifde‡
SYSCLK_FREQ_HSE


179 
SëSysClockToHSE
();

180 #ñi‡
deföed
 
SYSCLK_FREQ_24MHz


181 
SëSysClockTo24
();

182 #ñi‡
deföed
 
SYSCLK_FREQ_36MHz


183 
SëSysClockTo36
();

184 #ñi‡
deföed
 
SYSCLK_FREQ_48MHz


185 
SëSysClockTo48
();

186 #ñi‡
deföed
 
SYSCLK_FREQ_56MHz


187 
SëSysClockTo56
();

188 #ñi‡
deföed
 
SYSCLK_FREQ_72MHz


189 
SëSysClockTo72
();

192 #ifde‡
DATA_IN_ExtSRAM


193 
Sy°emInô_ExtMemCé
();

212 
	$Sy°emInô
 ()

216 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

219 #i‚de‡
STM32F10X_CL


220 
RCC
->
CFGR
 &(
uöt32_t
)0xF8FF0000;

222 
RCC
->
CFGR
 &(
uöt32_t
)0xF0FF0000;

226 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

229 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

232 
RCC
->
CFGR
 &(
uöt32_t
)0xFF80FFFF;

234 #ifde‡
STM32F10X_CL


236 
RCC
->
CR
 &(
uöt32_t
)0xEBFFFFFF;

239 
RCC
->
CIR
 = 0x00FF0000;

242 
RCC
->
CFGR2
 = 0x00000000;

243 #ñi‡
	`deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| (
deföed
 
STM32F10X_HD_VL
)

245 
RCC
->
CIR
 = 0x009F0000;

248 
RCC
->
CFGR2
 = 0x00000000;

251 
RCC
->
CIR
 = 0x009F0000;

254 #i‡
	`deföed
 (
STM32F10X_HD
Ë|| (
deföed
 
STM32F10X_XL
Ë|| (deföed 
STM32F10X_HD_VL
)

255 #ifde‡
DATA_IN_ExtSRAM


256 
	`Sy°emInô_ExtMemCé
();

262 
	`SëSysClock
();

271 #i‚de‡
__DONT_INIT_VTABLE


272 #ifde‡
VECT_TAB_SRAM


273 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

275 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

278 #w¨nög 
F‹
 
ªÀa£
 
vîsi⁄
 dÿ
nŸ
 
u£
 
	`__DONT_INIT_VTABLE
 (
£e
 
above
).

280 
	}
}

317 
	$Sy°emC‹eClockUpd©e
 ()

319 
uöt32_t
 
tmp
 = 0, 
∂lmuŒ
 = 0, 
∂lsour˚
 = 0;

321 #ifde‡ 
STM32F10X_CL


322 
uöt32_t
 
¥ediv1sour˚
 = 0, 
¥ediv1Á˘‹
 = 0, 
¥ediv2Á˘‹
 = 0, 
∂l2muŒ
 = 0;

325 #i‡
	`deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| (
deföed
 
STM32F10X_HD_VL
)

326 
uöt32_t
 
¥ediv1Á˘‹
 = 0;

330 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

332 
tmp
)

335 
Sy°emC‹eClock
 = 
HSI_VALUE
;

338 
Sy°emC‹eClock
 = 
HSE_VALUE
;

343 
∂lmuŒ
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

344 
∂lsour˚
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

346 #i‚de‡
STM32F10X_CL


347 
∂lmuŒ
 = (Öllmull >> 18) + 2;

349 i‡(
∂lsour˚
 == 0x00)

352 
Sy°emC‹eClock
 = (
HSI_VALUE
 >> 1Ë* 
∂lmuŒ
;

356 #i‡
	`deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| (
deföed
 
STM32F10X_HD_VL
)

357 
¥ediv1Á˘‹
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

359 
Sy°emC‹eClock
 = (
HSE_VALUE
 / 
¥ediv1Á˘‹
Ë* 
∂lmuŒ
;

362 i‡((
RCC
->
CFGR
 & 
RCC_CFGR_PLLXTPRE
Ë!(
uöt32_t
)
RESET
)

364 
Sy°emC‹eClock
 = (
HSE_VALUE
 >> 1Ë* 
∂lmuŒ
;

368 
Sy°emC‹eClock
 = 
HSE_VALUE
 * 
∂lmuŒ
;

373 
∂lmuŒ
 =Öllmull >> 18;

375 i‡(
∂lmuŒ
 != 0x0D)

377 
∂lmuŒ
 += 2;

381 
∂lmuŒ
 = 13 / 2;

384 i‡(
∂lsour˚
 == 0x00)

387 
Sy°emC‹eClock
 = (
HSI_VALUE
 >> 1Ë* 
∂lmuŒ
;

393 
¥ediv1sour˚
 = 
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1SRC
;

394 
¥ediv1Á˘‹
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

396 i‡(
¥ediv1sour˚
 == 0)

399 
Sy°emC‹eClock
 = (
HSE_VALUE
 / 
¥ediv1Á˘‹
Ë* 
∂lmuŒ
;

405 
¥ediv2Á˘‹
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
) >> 4) + 1;

406 
∂l2muŒ
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL2MUL
) >> 8 ) + 2;

407 
Sy°emC‹eClock
 = (((
HSE_VALUE
 / 
¥ediv2Á˘‹
Ë* 
∂l2muŒ
Ë/ 
¥ediv1Á˘‹
Ë* 
∂lmuŒ
;

414 
Sy°emC‹eClock
 = 
HSI_VALUE
;

420 
tmp
 = 
AHBPªscTabÀ
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

422 
Sy°emC‹eClock
 >>
tmp
;

423 
	}
}

430 
	$SëSysClock
()

432 #ifde‡
SYSCLK_FREQ_HSE


433 
	`SëSysClockToHSE
();

434 #ñi‡
deföed
 
SYSCLK_FREQ_24MHz


435 
	`SëSysClockTo24
();

436 #ñi‡
deföed
 
SYSCLK_FREQ_36MHz


437 
	`SëSysClockTo36
();

438 #ñi‡
deföed
 
SYSCLK_FREQ_48MHz


439 
	`SëSysClockTo48
();

440 #ñi‡
deföed
 
SYSCLK_FREQ_56MHz


441 
	`SëSysClockTo56
();

442 #ñi‡
deföed
 
SYSCLK_FREQ_72MHz


443 
	`SëSysClockTo72
();

448 
	}
}

456 #ifde‡
DATA_IN_ExtSRAM


466 
	$Sy°emInô_ExtMemCé
()

472 
RCC
->
AHBENR
 = 0x00000114;

475 
RCC
->
APB2ENR
 = 0x000001E0;

483 
GPIOD
->
CRL
 = 0x44BB44BB;

484 
GPIOD
->
CRH
 = 0xBBBBBBBB;

486 
GPIOE
->
CRL
 = 0xB44444BB;

487 
GPIOE
->
CRH
 = 0xBBBBBBBB;

489 
GPIOF
->
CRL
 = 0x44BBBBBB;

490 
GPIOF
->
CRH
 = 0xBBBB4444;

492 
GPIOG
->
CRL
 = 0x44BBBBBB;

493 
GPIOG
->
CRH
 = 0x44444B44;

498 
FSMC_B™k1
->
BTCR
[4] = 0x00001011;

499 
FSMC_B™k1
->
BTCR
[5] = 0x00000200;

500 
	}
}

503 #ifde‡
SYSCLK_FREQ_HSE


511 
	$SëSysClockToHSE
()

513 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

517 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

522 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

523 
SèπUpCou¡î
++;

524 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

526 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

528 
HSESètus
 = (
uöt32_t
)0x01;

532 
HSESètus
 = (
uöt32_t
)0x00;

535 i‡(
HSESètus
 =(
uöt32_t
)0x01)

538 #i‡!
deföed
 
STM32F10X_LD_VL
 && !deföed 
STM32F10X_MD_VL
 && !deföed 
STM32F10X_HD_VL


540 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

543 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

545 #i‚de‡
STM32F10X_CL


546 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_0
;

548 i‡(
HSE_VALUE
 <= 24000000)

550 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_0
;

554 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_1
;

560 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

563 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

566 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV1
;

569 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

570 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_HSE
;

573 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x04)

581 
	}
}

582 #ñi‡
deföed
 
SYSCLK_FREQ_24MHz


590 
	$SëSysClockTo24
()

592 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

596 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

601 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

602 
SèπUpCou¡î
++;

603 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

605 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

607 
HSESètus
 = (
uöt32_t
)0x01;

611 
HSESètus
 = (
uöt32_t
)0x00;

614 i‡(
HSESètus
 =(
uöt32_t
)0x01)

616 #i‡!
deföed
 
STM32F10X_LD_VL
 && !deföed 
STM32F10X_MD_VL
 && !deföed 
STM32F10X_HD_VL


618 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

621 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

622 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_0
;

626 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

629 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

632 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV1
;

634 #ifde‡
STM32F10X_CL


637 
RCC
->
CFGR
 &(
uöt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

638 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

639 
RCC_CFGR_PLLMULL6
);

643 
RCC
->
CFGR2
 &(
uöt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

644 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

645 
RCC
->
CFGR2
 |(
uöt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

646 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV10
);

649 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

651 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

654 #ñi‡
	`deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

656 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

657 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_PREDIV1
 | 
RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 | 
RCC_CFGR_PLLMULL6
);

660 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

661 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL6
);

665 
RCC
->
CR
 |
RCC_CR_PLLON
;

668 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

673 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

674 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

677 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

685 
	}
}

686 #ñi‡
deföed
 
SYSCLK_FREQ_36MHz


694 
	$SëSysClockTo36
()

696 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

700 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

705 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

706 
SèπUpCou¡î
++;

707 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

709 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

711 
HSESètus
 = (
uöt32_t
)0x01;

715 
HSESètus
 = (
uöt32_t
)0x00;

718 i‡(
HSESètus
 =(
uöt32_t
)0x01)

721 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

724 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

725 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_1
;

728 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

731 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

734 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV1
;

736 #ifde‡
STM32F10X_CL


740 
RCC
->
CFGR
 &(
uöt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

741 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

742 
RCC_CFGR_PLLMULL9
);

747 
RCC
->
CFGR2
 &(
uöt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

748 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

749 
RCC
->
CFGR2
 |(
uöt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

750 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV10
);

753 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

755 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

761 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

762 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL9
);

766 
RCC
->
CR
 |
RCC_CR_PLLON
;

769 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

774 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

775 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

778 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

786 
	}
}

787 #ñi‡
deföed
 
SYSCLK_FREQ_48MHz


795 
	$SëSysClockTo48
()

797 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

801 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

806 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

807 
SèπUpCou¡î
++;

808 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

810 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

812 
HSESètus
 = (
uöt32_t
)0x01;

816 
HSESètus
 = (
uöt32_t
)0x00;

819 i‡(
HSESètus
 =(
uöt32_t
)0x01)

822 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

825 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

826 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_1
;

829 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

832 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

835 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV2
;

837 #ifde‡
STM32F10X_CL


842 
RCC
->
CFGR2
 &(
uöt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

843 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

844 
RCC
->
CFGR2
 |(
uöt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

845 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

848 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

850 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

856 
RCC
->
CFGR
 &(
uöt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

857 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

858 
RCC_CFGR_PLLMULL6
);

861 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

862 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL6
);

866 
RCC
->
CR
 |
RCC_CR_PLLON
;

869 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

874 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

875 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

878 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

886 
	}
}

888 #ñi‡
deföed
 
SYSCLK_FREQ_56MHz


896 
	$SëSysClockTo56
()

898 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

902 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

907 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

908 
SèπUpCou¡î
++;

909 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

911 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

913 
HSESètus
 = (
uöt32_t
)0x01;

917 
HSESètus
 = (
uöt32_t
)0x00;

920 i‡(
HSESètus
 =(
uöt32_t
)0x01)

923 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

926 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

927 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_2
;

930 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

933 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

936 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV2
;

938 #ifde‡
STM32F10X_CL


943 
RCC
->
CFGR2
 &(
uöt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

944 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

945 
RCC
->
CFGR2
 |(
uöt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

946 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

949 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

951 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

957 
RCC
->
CFGR
 &(
uöt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

958 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

959 
RCC_CFGR_PLLMULL7
);

962 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

963 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL7
);

968 
RCC
->
CR
 |
RCC_CR_PLLON
;

971 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

976 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

977 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

980 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

988 
	}
}

990 #ñi‡
deföed
 
SYSCLK_FREQ_72MHz


998 
	$SëSysClockTo72
()

1000 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

1004 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

1009 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

1010 
SèπUpCou¡î
++;

1011 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

1013 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

1015 
HSESètus
 = (
uöt32_t
)0x01;

1019 
HSESètus
 = (
uöt32_t
)0x00;

1022 i‡(
HSESètus
 =(
uöt32_t
)0x01)

1025 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

1028 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

1029 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_2
;

1033 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

1036 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

1039 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV2
;

1041 #ifde‡
STM32F10X_CL


1046 
RCC
->
CFGR2
 &(
uöt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

1047 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

1048 
RCC
->
CFGR2
 |(
uöt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

1049 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

1052 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

1054 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

1060 
RCC
->
CFGR
 &(
uöt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

1061 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

1062 
RCC_CFGR_PLLMULL9
);

1065 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 |

1066 
RCC_CFGR_PLLMULL
));

1067 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL9
);

1071 
RCC
->
CR
 |
RCC_CR_PLLON
;

1074 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

1079 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

1080 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

1083 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

1091 
	}
}

	@C:\Users\Victor\EMBITZ~1\STM32W~1\src\main.c

14 
	~"°m32f10x.h
"

15 
	#ALARM_SECONDS
 86400

	)

16 
	#FLAG_REGISTER
 
DR1


	)

17 
	#DATE_REGISTER_L
 
DR2


	)

18 
	#DATE_REGISTER_H
 
DR3


	)

19 
	#BKP_PWR_LOSS_FLAG
 0x01

	)

21 
	#ZERO_YEAR
 1970

	)

23 
	sD©e
 {

24 
uöt8_t
 
	mwìkDay
;

25 
uöt8_t
 
	mday
;

26 
uöt8_t
 
	mm⁄th
;

27 
uöt16_t
 
	myór
;

29 
	sTime
 {

30 
uöt8_t
 
	mhour
;

31 
uöt8_t
 
	mmöuã
;

32 
uöt8_t
 
	m£c⁄d
;

37 
ö¸emítDay
(
D©e
*);

38 
wrôeD©e
(
D©e
);

39 
D©e
 
ªadD©e
();

40 
£tTube
(
uöt8_t
 
™ode
, uöt8_à
ˇthode
);

41 
	$dñay
(
i
){

42 --
i
);

43 
	}
}

45 
	$maö
() {

47 
RCC
->
APB2ENR
 |
RCC_APB2ENR_IOPCEN
 | 
RCC_APB2ENR_IOPAEN
;

48 
RCC
->
APB1ENR
 |
RCC_APB1ENR_BKPEN
;

49 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

55 
GPIOC
->
CRH
 |
GPIO_CRH_CNF14_1
;

56 
GPIOC
->
CRH
 &~
GPIO_CRH_CNF14_0
;

58 
GPIOC
->
CRH
 |
GPIO_CRH_CNF15_1
;

59 
GPIOC
->
CRH
 &~
GPIO_CRH_CNF15_0
;

61 
GPIOC
->
CRH
 |
GPIO_CRH_MODE14_0
 |

62 
GPIO_CRH_MODE14_1
 |

63 
GPIO_CRH_MODE15_0
 |

64 
GPIO_CRH_MODE15_1
;

66 
PWR
->
CR
 |
PWR_CR_DBP
;

67 if(!(
BKP
->
FLAG_REGISTER
 & 
BKP_PWR_LOSS_FLAG
)) {

69 
RCC
->
BDCR
 |
RCC_BDCR_BDRST
;

70 
RCC
->
BDCR
 &~
RCC_BDCR_BDRST
;

74 
RCC
->
BDCR
 |
RCC_BDCR_LSEON
;

75 
RCC
->
BDCR
 |
RCC_BDCR_RTCSEL_0
;

76 
RCC
->
BDCR
 |
RCC_BDCR_RTCEN
;

83 !(
RTC
->
CRL
 & 
RTC_CRL_RTOFF
));

84 
RTC
->
CRL
 |
RTC_CRL_CNF
;

86 
RTC
->
PRLH
 = 0x0000;

87 
RTC
->
PRLL
 = 0x7FFF;

90 
RTC
->
ALRH
 = (
ALARM_SECONDS
 - 1) >> 16;

91 
RTC
->
ALRL
 = (
ALARM_SECONDS
 - 1) >> 0;

93 
RTC
->
CRL
 &~
RTC_CRL_CNF
;

94 !(
RTC
->
CRL
 & 
RTC_CRL_RTOFF
));

98 
D©e
 
d©e
;

99 
d©e
.
day
 = 20;

100 
d©e
.
m⁄th
 = 7;

101 
d©e
.
yór
 = 2018;

102 
	`wrôeD©e
(
d©e
);

104 
BKP
->
FLAG_REGISTER
 |
BKP_PWR_LOSS_FLAG
;

106 !(
RTC
->
CRL
 & 
RTC_CRL_RTOFF
));

107 
RTC
->
CRH
 |
RTC_CRH_SECIE
;

108 
RTC
->
CRH
 |
RTC_CRH_ALRIE
;

109 
	`NVIC_E«bÀIRQ
(
RTC_IRQn
);

111 !(
RTC
->
CRL
 & 
RTC_CRL_RSF
));

113 
time
 = (
RTC
->
CNTH
 << 16Ë| RTC->
CNTL
;

114 if(
time
 >
ALARM_SECONDS
) {

115 !(
RTC
->
CRL
 & 
RTC_CRL_RTOFF
));

116 
RTC
->
CRL
 |
RTC_CRL_CNF
;

118 
d©eDñè
 = 
time
 / 
ALARM_SECONDS
;

119 
D©e
 
d©e
 = 
	`ªadD©e
();

120 
d©eDñè
--) {

121 
	`ö¸emítDay
(&
d©e
);

123 
	`wrôeD©e
(
d©e
);

124 
RTC
->
CNTH
 = 0x0000;

125 
RTC
->
CNTL
 = 
time
 % 3600;

126 
RTC
->
CRL
 &~
RTC_CRL_CNF
;

130 
	`SysTick_C⁄fig
(72000000 / 1000);

134 
RCC
->
APB2ENR
 |
RCC_APB2ENR_ADC1EN
;

135 
ADC1
->
CR2
 |
ADC_CR2_ADON
;

144 
RCC
->
APB1ENR
 |
RCC_APB1ENR_TIM2EN
;

146 
GPIOA
->
CRL
 |
GPIO_CRL_CNF1_1
;

147 
GPIOA
->
CRL
 &~
GPIO_CRL_CNF1_0
;

148 
GPIOA
->
CRL
 |
GPIO_CRL_MODE1_0
 | 
GPIO_CRL_MODE1_1
;

150 
TIM2
->
ARR
 = 0x05FF;

151 
TIM2
->
CR1
 |
TIM_CR1_CEN
;

153 
TIM2
->
CCMR1
 |
TIM_CCMR1_OC2M_2
 | 
TIM_CCMR1_OC2M_1
;

154 
TIM2
->
CCER
 |
TIM_CCER_CC2E
;

155 
TIM2
->
CCER
 |
TIM_CCER_CC2P
;

158 
GPIOA
->
CRL
 &~(
GPIO_CRL_CNF4_0
 | 
GPIO_CRL_CNF4_1
);

159 
GPIOA
->
CRL
 &~(
GPIO_CRL_CNF5_0
 | 
GPIO_CRL_CNF5_1
);

160 
GPIOA
->
CRL
 &~(
GPIO_CRL_CNF6_0
 | 
GPIO_CRL_CNF6_1
);

161 
GPIOA
->
CRL
 &~(
GPIO_CRL_CNF7_0
 | 
GPIO_CRL_CNF7_1
);

162 
GPIOA
->
CRH
 &~(
GPIO_CRH_CNF8_0
 | 
GPIO_CRH_CNF8_1
);

163 
GPIOA
->
CRH
 &~(
GPIO_CRH_CNF9_0
 | 
GPIO_CRH_CNF9_1
);

164 
GPIOA
->
CRH
 &~(
GPIO_CRH_CNF10_0
 | 
GPIO_CRH_CNF10_1
);

165 
GPIOA
->
CRH
 &~(
GPIO_CRH_CNF11_0
 | 
GPIO_CRH_CNF11_1
);

167 
GPIOA
->
CRL
 |
GPIO_CRL_MODE4_0
;

168 
GPIOA
->
CRL
 |
GPIO_CRL_MODE5_0
;

169 
GPIOA
->
CRL
 |
GPIO_CRL_MODE6_0
;

170 
GPIOA
->
CRL
 |
GPIO_CRL_MODE7_0
;

171 
GPIOA
->
CRH
 |
GPIO_CRH_MODE8_0
;

172 
GPIOA
->
CRH
 |
GPIO_CRH_MODE9_0
;

173 
GPIOA
->
CRH
 |
GPIO_CRH_MODE10_0
;

174 
GPIOA
->
CRH
 |
GPIO_CRH_MODE11_0
;

180 
D©e
 
d©e
 = 
	`ªadD©e
();

181 
GPIOC
->
CRH
 |
GPIO_CRH_MODE13_0
;

182 
GPIOC
->
CRH
 |
GPIO_CRH_MODE13_1
;

186 
TIM2
->
CCR2
 = 0x00FF;

188 
GPIOA
->
CRL
 |
GPIO_CRL_MODE4_0
 | 
GPIO_CRL_MODE4_1
;

189 
GPIOA
->
CRL
 &~
GPIO_CRL_CNF4_0
;

190 
GPIOA
->
CRL
 &~
GPIO_CRL_CNF4_1
;

191 
GPIOA
->
BSRR
 |
GPIO_BSRR_BS4
;

195 
˛ock
 = 
RTC
->
CNTH
 << 16 | RTC->
CNTL
;

196 
£c⁄ds
 = 
˛ock
 % 60;

197 
möuãs
 = 
˛ock
 / 60 % 60;

198 
hours
 = 
˛ock
 / 60 / 60 % 60;

201 
i
 = 1000000;

202 --
i
);

204 
	}
}

208 
	$RTC_IRQH™dÀr
() {

209 !(
RTC
->
CRL
 & 
RTC_CRL_RTOFF
));

211 if(
RTC
->
CRL
 & 
RTC_CRL_SECF
) {

212 
RTC
->
CRL
 &~ 
RTC_CRL_SECF
;

213 
GPIOC
->
BSRR
 |((
RTC
->
CNTL
 % 2Ë? 
GPIO_BSRR_BS13
 : 
GPIO_BSRR_BR13
);

215 if(
RTC
->
CRL
 & 
RTC_CRL_ALRF
) {

216 
RTC
->
CRL
 &~ 
RTC_CRL_ALRF
;

217 !(
RTC
->
CRL
 & 
RTC_CRL_RTOFF
));

218 
RTC
->
CRL
 |
RTC_CRL_CNF
;

219 
RTC
->
CNTH
 = 0x0000;

220 
RTC
->
CNTL
 = 0x0000;

221 
RTC
->
CRL
 &~
RTC_CRL_CNF
;

222 
D©e
 
d©e
 = 
	`ªadD©e
();

223 
	`ö¸emítDay
(&
d©e
);

224 
	`wrôeD©e
(
d©e
);

226 
	}
}

227 
	gtubeIndex
 = 0;

228 
	$SysTick_H™dÀr
() {

231 
tubeIndex
 = ++tubeIndex % 6;

233 
˛ock
 = 
RTC
->
CNTH
 << 16 | RTC->
CNTL
;

234 
£c⁄ds
 = 
˛ock
 % 60;

235 
möuãs
 = 
˛ock
 / 60 % 60;

236 
hours
 = 
˛ock
 / 60 / 60 % 60;

239 
uöt8_t
 
d©a
[6];

240 
d©a
[0] = 
£c⁄ds
 % 10;

241 
d©a
[1] = (
£c⁄ds
 / 10) % 10;

242 
d©a
[2] = 
möuãs
 % 10;

243 
d©a
[3] = (
möuãs
 / 10) % 10;

244 
d©a
[4] = 
hours
 % 10;

245 
d©a
[5] = (
hours
 / 10) % 10;

246 
	`£tTube
(
tubeIndex
, 
d©a
[tubeIndex]);

248 
	}
}

250 
ölöe
 
	$£tTube
(
uöt8_t
 
™ode
, uöt8_à
ˇthode
){

251 
GPIOA
->
BSRR
 |
™ode
 << 4 |

252 (((~
™ode
 << 4Ë<< 16Ë& (
GPIO_BSRR_BR4
 | 
GPIO_BSRR_BR5
 | 
GPIO_BSRR_BR6
 | 
GPIO_BSRR_BR7
));

253 
	`dñay
(1);

254 
GPIOA
->
BSRR
 |
ˇthode
 << 8 |

255 (((~
ˇthode
 << 8Ë<< 16Ë& (
GPIO_BSRR_BR8
 | 
GPIO_BSRR_BR9
 | 
GPIO_BSRR_BR10
 | 
GPIO_BSRR_BR11
));

256 
	}
}

259 
	$ö¸emítDay
(
D©e
 *
d©e
) {

262 
d©e
->
m⁄th
) {

270 if(
d©e
->
day
 < 31) {

271 
d©e
->
day
++;

274 if(
d©e
->
m⁄th
 != 12) {

275 
d©e
->
m⁄th
++;

276 
d©e
->
day
 = 1;

279 
d©e
->
m⁄th
 = 1;

280 
d©e
->
day
 = 1;

281 
d©e
->
yór
++;

287 if(
d©e
->
day
 < 30) {

288 
d©e
->
day
++;

291 
d©e
->
m⁄th
++;

292 
d©e
->
day
 = 1;

295 if(
d©e
->
day
 < 28) {

296 
d©e
->
day
++;

299 if((
d©e
->
day
 =28Ë&& (!(d©e->
yór
 % 400) || ((date->year % 100) && !(date->year % 4)))) {

300 
d©e
->
day
++;

302 
d©e
->
m⁄th
++;

303 
d©e
->
day
 = 1;

306 
	}
}

308 
	$wrôeD©e
(
D©e
 
d©e
) {

311 
d©e
.
yór
 -d©e.
m⁄th
 <= 2;

312 c⁄° 
îa
 = (
d©e
.
yór
 >= 0 ? date.year : date.year-399) / 400;

313 c⁄° 
uöt16_t
 
y€
 = 
d©e
.
yór
 - 
îa
 * 400;

314 c⁄° 
uöt16_t
 
doy
 = (153*(
d©e
.
m⁄th
 + (d©e.m⁄th > 2 ? -3 : 9)Ë+ 2)/5 + d©e.
day
-1;

315 c⁄° 
uöt32_t
 
d€
 = 
y€
 * 365 + y€/4 - y€/100 + 
doy
;

316 
unix
 = 
îa
 * 146097 + 
d€
 - 719468;

318 
BKP
->
DATE_REGISTER_H
 = 
unix
 >> 16;

319 
BKP
->
DATE_REGISTER_L
 = 
unix
;

321 
	}
}

322 
D©e
 
	$ªadD©e
() {

323 
D©e
 
d©e
;

324 
days
 = (
BKP
->
DATE_REGISTER_H
 << 16Ë| (BKP->
DATE_REGISTER_L
);

326 
d©e
.
wìkDay
 = 
days
 >= -3 ? (days+3) % 7 : (days+4) % 7 + 6;

327 
days
 += 719468;

328 c⁄° 
îa
 = (
days
 >= 0 ? days : days - 146096) / 146097;

329 c⁄° 
uöt32_t
 
d€
 = 
days
 - 
îa
 * 146097;

330 c⁄° 
uöt16_t
 
y€
 = (
d€
 - doe/1460 + doe/36524 - doe/146096) / 365;

331 c⁄° 
y
 = 
y€
 + 
îa
 * 400;

332 c⁄° 
uöt16_t
 
doy
 = 
d€
 - (365*
y€
 + yoe/4 - yoe/100);

333 c⁄° 
uöt16_t
 
mp
 = (5*
doy
 + 2)/153;

334 
d©e
.
day
 = 
doy
 - (153*
mp
+2)/5 + 1;

335 
d©e
.
m⁄th
 = 
mp
 + (mp < 10 ? 3 : -9);

336 
d©e
.
yór
 = 
y
 + (d©e.
m⁄th
 <= 2);

337  
d©e
;

338 
	}
}

	@C:\Users\Victor\EMBITZ~1\STM32W~1\src\test.c

1 
	~"°m32f10x.h
"

4 
	$maö
() {

6 
RCC
->
APB1ENR
 |
RCC_APB1ENR_TIM4EN
;

8 
	}
}

	@
1
.
0
12
576
C:\Users\Victor\EMBITZ~1\STM32W~1\STM32F~1.LD
C:\Users\Victor\EMBITZ~1\STM32W~1\STM32F~2.LD
C:\Users\Victor\EMBITZ~1\STM32W~1\cmsis\CORE_C~1.H
C:\Users\Victor\EMBITZ~1\STM32W~1\cmsis\CORE_C~2.H
C:\Users\Victor\EMBITZ~1\STM32W~1\cmsis\core_cm3.h
C:\Users\Victor\EMBITZ~1\STM32W~1\inc\STM32F~1.H
C:\Users\Victor\EMBITZ~1\STM32W~1\inc\SYSTEM~1.H
C:\Users\Victor\EMBITZ~1\STM32W~1\readme.txt
C:\Users\Victor\EMBITZ~1\STM32W~1\src\STARTU~1.S
C:\Users\Victor\EMBITZ~1\STM32W~1\src\SYSTEM~1.C
C:\Users\Victor\EMBITZ~1\STM32W~1\src\main.c
C:\Users\Victor\EMBITZ~1\STM32W~1\src\test.c
