<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Didah Morse Code PDA/Appliance: cpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Didah Morse Code PDA/Appliance
   &#160;<span id="projectnumber">1.3</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">cpu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#pragma once</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">///\file cpu.h Macros for identifying the CPU.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span><span class="comment">// From MK20DZ10.h</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      0xFu</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     0</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PINID_SHIFT))&amp;SIM_SDID_PINID_MASK)</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_MASK                      0x70u</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     4</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMID_SHIFT))&amp;SIM_SDID_FAMID_MASK)</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// [...]</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">   -- SIM</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * @addtogroup SIM_Peripheral SIM</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/** SIM - Peripheral register structure */</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html">   27</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structSIM__MemMap.html">SIM_MemMap</a> {</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#a1152a6ef88c78e762df97badf10b5050">   28</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#a1152a6ef88c78e762df97badf10b5050">SOPT1</a>;                                  <span class="comment">/**&lt; System Options Register 1, offset: 0x0 */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  uint8_t RESERVED_0[4096];</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#ae4c4bf827aeca9c2de082cdfafdea3d1">   30</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#ae4c4bf827aeca9c2de082cdfafdea3d1">SOPT2</a>;                                  <span class="comment">/**&lt; System Options Register 2, offset: 0x1004 */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  uint8_t RESERVED_1[4];</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#adf28cda65cea7072379ec6064d0d93cc">   32</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#adf28cda65cea7072379ec6064d0d93cc">SOPT4</a>;                                  <span class="comment">/**&lt; System Options Register 4, offset: 0x100C */</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#a19e2ddf391b1d9c03240be8267fdf781">   33</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#a19e2ddf391b1d9c03240be8267fdf781">SOPT5</a>;                                  <span class="comment">/**&lt; System Options Register 5, offset: 0x1010 */</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#aa8030cdf04fef86a5fd4b10f7686e5fa">   34</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#aa8030cdf04fef86a5fd4b10f7686e5fa">SOPT6</a>;                                  <span class="comment">/**&lt; System Options Register 6, offset: 0x1014 */</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#a04a22056fd7d08179705d29cda1b9e2a">   35</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#a04a22056fd7d08179705d29cda1b9e2a">SOPT7</a>;                                  <span class="comment">/**&lt; System Options Register 7, offset: 0x1018 */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  uint8_t RESERVED_2[8];</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#a536b8d3e185149c51e88387350e20fb3">   37</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#a536b8d3e185149c51e88387350e20fb3">SDID</a>;                                   <span class="comment">/**&lt; System Device Identification Register, offset: 0x1024 */</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#a60b8b2dca489117a38ffb151a9811a16">   38</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#a60b8b2dca489117a38ffb151a9811a16">SCGC1</a>;                                  <span class="comment">/**&lt; System Clock Gating Control Register 1, offset: 0x1028 */</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#a24daa19260e48fdf48c35cf7ed920d3a">   39</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#a24daa19260e48fdf48c35cf7ed920d3a">SCGC2</a>;                                  <span class="comment">/**&lt; System Clock Gating Control Register 2, offset: 0x102C */</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#a5001a137aa37a5970e622219a5703956">   40</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#a5001a137aa37a5970e622219a5703956">SCGC3</a>;                                  <span class="comment">/**&lt; System Clock Gating Control Register 3, offset: 0x1030 */</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#a96c123ab70356a131990c9ae3812834e">   41</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#a96c123ab70356a131990c9ae3812834e">SCGC4</a>;                                  <span class="comment">/**&lt; System Clock Gating Control Register 4, offset: 0x1034 */</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#ae9d560d3862eb171c739acaf92daa8aa">   42</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#ae9d560d3862eb171c739acaf92daa8aa">SCGC5</a>;                                  <span class="comment">/**&lt; System Clock Gating Control Register 5, offset: 0x1038 */</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#ad40dd833ac37056f5341b692039a5f10">   43</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#ad40dd833ac37056f5341b692039a5f10">SCGC6</a>;                                  <span class="comment">/**&lt; System Clock Gating Control Register 6, offset: 0x103C */</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#aa35362a8c756eedb82b8cf00f98c43da">   44</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#aa35362a8c756eedb82b8cf00f98c43da">SCGC7</a>;                                  <span class="comment">/**&lt; System Clock Gating Control Register 7, offset: 0x1040 */</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#afa315c39ebd4ef380b7f8d67a88d4f82">   45</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#afa315c39ebd4ef380b7f8d67a88d4f82">CLKDIV1</a>;                                <span class="comment">/**&lt; System Clock Divider Register 1, offset: 0x1044 */</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#a5596e21e5998efdcd3e29354487d8f2d">   46</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#a5596e21e5998efdcd3e29354487d8f2d">CLKDIV2</a>;                                <span class="comment">/**&lt; System Clock Divider Register 2, offset: 0x1048 */</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#a2b78edd16e6d046eb3399182216bf816">   47</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#a2b78edd16e6d046eb3399182216bf816">FCFG1</a>;                                  <span class="comment">/**&lt; Flash Configuration Register 1, offset: 0x104C */</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#afd105923b2815e01119a5bc195ceebd6">   48</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#afd105923b2815e01119a5bc195ceebd6">FCFG2</a>;                                  <span class="comment">/**&lt; Flash Configuration Register 2, offset: 0x1050 */</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#a28fe54037c53da17fa24c0b361dbdfa3">   49</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#a28fe54037c53da17fa24c0b361dbdfa3">UIDH</a>;                                   <span class="comment">/**&lt; Unique Identification Register High, offset: 0x1054 */</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#af4fb6d5bc3fa71f9c905570d87a2e93f">   50</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#af4fb6d5bc3fa71f9c905570d87a2e93f">UIDMH</a>;                                  <span class="comment">/**&lt; Unique Identification Register Mid-High, offset: 0x1058 */</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#a51e871d8ac13db8b605b6ec1b3292be4">   51</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#a51e871d8ac13db8b605b6ec1b3292be4">UIDML</a>;                                  <span class="comment">/**&lt; Unique Identification Register Mid Low, offset: 0x105C */</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structSIM__MemMap.html#ac23a694afa8d84e55fc43ff0c0ec1b29">   52</a></span>&#160;  uint32_t <a class="code" href="structSIM__MemMap.html#ac23a694afa8d84e55fc43ff0c0ec1b29">UIDL</a>;                                   <span class="comment">/**&lt; Unique Identification Register Low, offset: 0x1060 */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group__SIM__Peripheral.html#ga708a122e8ca55082e0cf67cab6a77d02">SIM_MemMapPtr</a>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define SIM_FCFG1_REG(base)                      ((base)-&gt;FCFG1)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define SIM_FCFG2_REG(base)                      ((base)-&gt;FCFG2)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_MASK                    0xF00u</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_SHIFT                   8</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_DEPART_SHIFT))&amp;SIM_FCFG1_DEPART_MASK)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_MASK                    0xF0000u</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_SHIFT                   16</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_EESIZE_SHIFT))&amp;SIM_FCFG1_EESIZE_MASK)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    0xF000000u</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   24</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_PFSIZE_SHIFT))&amp;SIM_FCFG1_PFSIZE_MASK)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_MASK                   0xF0000000u</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_SHIFT                  28</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_NVMSIZE_SHIFT))&amp;SIM_FCFG1_NVMSIZE_MASK)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* FCFG2 Bit Fields */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_MASK                  0x3F0000u</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_SHIFT                 16</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR1_SHIFT))&amp;SIM_FCFG2_MAXADDR1_MASK)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SIM_FCFG2_PFLSH_MASK                     0x800000u</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define SIM_FCFG2_PFLSH_SHIFT                    23</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  0x3F000000u</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 24</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR0_SHIFT))&amp;SIM_FCFG2_MAXADDR0_MASK)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define SIM_FCFG2_SWAPPFLSH_MASK                 0x80000000u</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define SIM_FCFG2_SWAPPFLSH_SHIFT                31</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/** @}*/</span></div><div class="ttc" id="structSIM__MemMap_html_a96c123ab70356a131990c9ae3812834e"><div class="ttname"><a href="structSIM__MemMap.html#a96c123ab70356a131990c9ae3812834e">SIM_MemMap::SCGC4</a></div><div class="ttdeci">uint32_t SCGC4</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00041">cpu.h:41</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_adf28cda65cea7072379ec6064d0d93cc"><div class="ttname"><a href="structSIM__MemMap.html#adf28cda65cea7072379ec6064d0d93cc">SIM_MemMap::SOPT4</a></div><div class="ttdeci">uint32_t SOPT4</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00032">cpu.h:32</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_ad40dd833ac37056f5341b692039a5f10"><div class="ttname"><a href="structSIM__MemMap.html#ad40dd833ac37056f5341b692039a5f10">SIM_MemMap::SCGC6</a></div><div class="ttdeci">uint32_t SCGC6</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00043">cpu.h:43</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_a04a22056fd7d08179705d29cda1b9e2a"><div class="ttname"><a href="structSIM__MemMap.html#a04a22056fd7d08179705d29cda1b9e2a">SIM_MemMap::SOPT7</a></div><div class="ttdeci">uint32_t SOPT7</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00035">cpu.h:35</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_a536b8d3e185149c51e88387350e20fb3"><div class="ttname"><a href="structSIM__MemMap.html#a536b8d3e185149c51e88387350e20fb3">SIM_MemMap::SDID</a></div><div class="ttdeci">uint32_t SDID</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00037">cpu.h:37</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_afa315c39ebd4ef380b7f8d67a88d4f82"><div class="ttname"><a href="structSIM__MemMap.html#afa315c39ebd4ef380b7f8d67a88d4f82">SIM_MemMap::CLKDIV1</a></div><div class="ttdeci">uint32_t CLKDIV1</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00045">cpu.h:45</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_ae4c4bf827aeca9c2de082cdfafdea3d1"><div class="ttname"><a href="structSIM__MemMap.html#ae4c4bf827aeca9c2de082cdfafdea3d1">SIM_MemMap::SOPT2</a></div><div class="ttdeci">uint32_t SOPT2</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00030">cpu.h:30</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_a60b8b2dca489117a38ffb151a9811a16"><div class="ttname"><a href="structSIM__MemMap.html#a60b8b2dca489117a38ffb151a9811a16">SIM_MemMap::SCGC1</a></div><div class="ttdeci">uint32_t SCGC1</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00038">cpu.h:38</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_a1152a6ef88c78e762df97badf10b5050"><div class="ttname"><a href="structSIM__MemMap.html#a1152a6ef88c78e762df97badf10b5050">SIM_MemMap::SOPT1</a></div><div class="ttdeci">uint32_t SOPT1</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00028">cpu.h:28</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_a24daa19260e48fdf48c35cf7ed920d3a"><div class="ttname"><a href="structSIM__MemMap.html#a24daa19260e48fdf48c35cf7ed920d3a">SIM_MemMap::SCGC2</a></div><div class="ttdeci">uint32_t SCGC2</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00039">cpu.h:39</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_af4fb6d5bc3fa71f9c905570d87a2e93f"><div class="ttname"><a href="structSIM__MemMap.html#af4fb6d5bc3fa71f9c905570d87a2e93f">SIM_MemMap::UIDMH</a></div><div class="ttdeci">uint32_t UIDMH</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00050">cpu.h:50</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_aa35362a8c756eedb82b8cf00f98c43da"><div class="ttname"><a href="structSIM__MemMap.html#aa35362a8c756eedb82b8cf00f98c43da">SIM_MemMap::SCGC7</a></div><div class="ttdeci">uint32_t SCGC7</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00044">cpu.h:44</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_ae9d560d3862eb171c739acaf92daa8aa"><div class="ttname"><a href="structSIM__MemMap.html#ae9d560d3862eb171c739acaf92daa8aa">SIM_MemMap::SCGC5</a></div><div class="ttdeci">uint32_t SCGC5</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00042">cpu.h:42</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_a28fe54037c53da17fa24c0b361dbdfa3"><div class="ttname"><a href="structSIM__MemMap.html#a28fe54037c53da17fa24c0b361dbdfa3">SIM_MemMap::UIDH</a></div><div class="ttdeci">uint32_t UIDH</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00049">cpu.h:49</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_a5001a137aa37a5970e622219a5703956"><div class="ttname"><a href="structSIM__MemMap.html#a5001a137aa37a5970e622219a5703956">SIM_MemMap::SCGC3</a></div><div class="ttdeci">uint32_t SCGC3</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00040">cpu.h:40</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_aa8030cdf04fef86a5fd4b10f7686e5fa"><div class="ttname"><a href="structSIM__MemMap.html#aa8030cdf04fef86a5fd4b10f7686e5fa">SIM_MemMap::SOPT6</a></div><div class="ttdeci">uint32_t SOPT6</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00034">cpu.h:34</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_afd105923b2815e01119a5bc195ceebd6"><div class="ttname"><a href="structSIM__MemMap.html#afd105923b2815e01119a5bc195ceebd6">SIM_MemMap::FCFG2</a></div><div class="ttdeci">uint32_t FCFG2</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00048">cpu.h:48</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_a19e2ddf391b1d9c03240be8267fdf781"><div class="ttname"><a href="structSIM__MemMap.html#a19e2ddf391b1d9c03240be8267fdf781">SIM_MemMap::SOPT5</a></div><div class="ttdeci">uint32_t SOPT5</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00033">cpu.h:33</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_a2b78edd16e6d046eb3399182216bf816"><div class="ttname"><a href="structSIM__MemMap.html#a2b78edd16e6d046eb3399182216bf816">SIM_MemMap::FCFG1</a></div><div class="ttdeci">uint32_t FCFG1</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00047">cpu.h:47</a></div></div>
<div class="ttc" id="group__SIM__Peripheral_html_ga708a122e8ca55082e0cf67cab6a77d02"><div class="ttname"><a href="group__SIM__Peripheral.html#ga708a122e8ca55082e0cf67cab6a77d02">SIM_MemMapPtr</a></div><div class="ttdeci">struct SIM_MemMap * SIM_MemMapPtr</div></div>
<div class="ttc" id="structSIM__MemMap_html_ac23a694afa8d84e55fc43ff0c0ec1b29"><div class="ttname"><a href="structSIM__MemMap.html#ac23a694afa8d84e55fc43ff0c0ec1b29">SIM_MemMap::UIDL</a></div><div class="ttdeci">uint32_t UIDL</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00052">cpu.h:52</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_a51e871d8ac13db8b605b6ec1b3292be4"><div class="ttname"><a href="structSIM__MemMap.html#a51e871d8ac13db8b605b6ec1b3292be4">SIM_MemMap::UIDML</a></div><div class="ttdeci">uint32_t UIDML</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00051">cpu.h:51</a></div></div>
<div class="ttc" id="structSIM__MemMap_html_a5596e21e5998efdcd3e29354487d8f2d"><div class="ttname"><a href="structSIM__MemMap.html#a5596e21e5998efdcd3e29354487d8f2d">SIM_MemMap::CLKDIV2</a></div><div class="ttdeci">uint32_t CLKDIV2</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00046">cpu.h:46</a></div></div>
<div class="ttc" id="structSIM__MemMap_html"><div class="ttname"><a href="structSIM__MemMap.html">SIM_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00027">cpu.h:27</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Apr 23 2018 13:15:12 for Didah Morse Code PDA/Appliance by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
