// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Wed Oct  9 15:30:40 2019
// Host        : DESKTOP-3TNSMFC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               e:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.srcs/sources_1/bd/brd/ip/brd_testAERDVSSM_0_0/brd_testAERDVSSM_0_0_sim_netlist.v
// Design      : brd_testAERDVSSM_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z045ffg900-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "brd_testAERDVSSM_0_0,testAERDVSSM,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "testAERDVSSM,Vivado 2018.1" *) 
(* NotValidForBitStream *)
module brd_testAERDVSSM_0_0
   (USBClock_CI,
    LogicClk_CI,
    ADCClk_CI,
    Reset_RI,
    SPISlaveSelect_ABI,
    SPIClock_AI,
    SPIMOSI_AI,
    SPIMISO_DZO,
    ChipBiasEnable_SO,
    ChipBiasDiagSelect_SO,
    ChipBiasAddrSelect_SBO,
    ChipBiasClock_CBO,
    ChipBiasBitIn_DO,
    ChipBiasLatch_SBO,
    DVSAERData_AI,
    DVSAERReq_ABI,
    DVSAERAck_SBO,
    DVSAERReset_SBO,
    IMUClock_CZO,
    IMUData_DZIO,
    IMUInterrupt_AI,
    IMUFSync_SO,
    SyncOutClock_CO,
    SyncOutSignal_SO,
    SyncInClock_AI,
    SyncInSignal_AI,
    SyncInSignal1_AI,
    SyncInSignal2_AI,
    AERSMFifoAlmostFull_AI,
    AERSMFifoFull_AI,
    AERSMOutFifoWrite_SO,
    AERSMOutFifoData_DO);
  input USBClock_CI;
  input LogicClk_CI;
  input ADCClk_CI;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 Reset_RI RST" *) (* x_interface_parameter = "XIL_INTERFACENAME Reset_RI, POLARITY ACTIVE_LOW" *) input Reset_RI;
  input SPISlaveSelect_ABI;
  input SPIClock_AI;
  input SPIMOSI_AI;
  output SPIMISO_DZO;
  output ChipBiasEnable_SO;
  output ChipBiasDiagSelect_SO;
  output ChipBiasAddrSelect_SBO;
  output ChipBiasClock_CBO;
  output ChipBiasBitIn_DO;
  output ChipBiasLatch_SBO;
  input [10:0]DVSAERData_AI;
  input DVSAERReq_ABI;
  output DVSAERAck_SBO;
  output DVSAERReset_SBO;
  output IMUClock_CZO;
  inout IMUData_DZIO;
  input IMUInterrupt_AI;
  output IMUFSync_SO;
  output SyncOutClock_CO;
  output SyncOutSignal_SO;
  input SyncInClock_AI;
  input SyncInSignal_AI;
  input SyncInSignal1_AI;
  input SyncInSignal2_AI;
  input AERSMFifoAlmostFull_AI;
  input AERSMFifoFull_AI;
  output AERSMOutFifoWrite_SO;
  output [15:0]AERSMOutFifoData_DO;

  wire AERSMFifoAlmostFull_AI;
  wire AERSMFifoFull_AI;
  wire [15:0]AERSMOutFifoData_DO;
  wire AERSMOutFifoWrite_SO;
  wire DVSAERAck_SBO;
  wire [10:0]DVSAERData_AI;
  wire DVSAERReq_ABI;
  wire DVSAERReset_SBO;
  wire LogicClk_CI;
  wire Reset_RI;
  wire SPIClock_AI;
  wire SPIMISO_DZO;
  wire SPIMOSI_AI;
  wire SPISlaveSelect_ABI;
  wire SyncInClock_AI;
  wire SyncOutClock_CO;

  brd_testAERDVSSM_0_0_testAERDVSSM U0
       (.AERSMFifoAlmostFull_AI(AERSMFifoAlmostFull_AI),
        .AERSMFifoFull_AI(AERSMFifoFull_AI),
        .AERSMOutFifoData_DO(AERSMOutFifoData_DO),
        .AERSMOutFifoWrite_SO(AERSMOutFifoWrite_SO),
        .DVSAERAck_SBO(DVSAERAck_SBO),
        .DVSAERData_AI(DVSAERData_AI),
        .DVSAERReq_ABI(DVSAERReq_ABI),
        .DVSAERReset_SBO(DVSAERReset_SBO),
        .LogicClk_CI(LogicClk_CI),
        .Reset_RI(Reset_RI),
        .SPIClock_AI(SPIClock_AI),
        .SPIMISO_DZO(SPIMISO_DZO),
        .SPIMOSI_AI(SPIMOSI_AI),
        .SPISlaveSelect_ABI(SPISlaveSelect_ABI),
        .SyncInClock_AI(SyncInClock_AI),
        .SyncOutClock_CO(SyncOutClock_CO));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear
   (TimestampResetBuffer_S,
    D,
    \State_DP_reg[2] ,
    \Output_SO_reg[0] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__9,
    Q,
    \State_DP_reg[1] ,
    \State_DP_reg[1]_0 ,
    \StateTimestampNext_DP_reg[2] ,
    \OutFifoControl_SO_reg[Empty_S] ,
    AERSMFifoAlmostFull_AI,
    \Count_DP_reg[3] ,
    AERSMFifoFull_AI);
  output TimestampResetBuffer_S;
  output [1:0]D;
  output \State_DP_reg[2] ;
  input \Output_SO_reg[0] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__9;
  input [4:0]Q;
  input \State_DP_reg[1] ;
  input \State_DP_reg[1]_0 ;
  input [0:0]\StateTimestampNext_DP_reg[2] ;
  input \OutFifoControl_SO_reg[Empty_S] ;
  input AERSMFifoAlmostFull_AI;
  input \Count_DP_reg[3] ;
  input AERSMFifoFull_AI;

  wire AERSMFifoAlmostFull_AI;
  wire AERSMFifoFull_AI;
  wire \Count_DP_reg[3] ;
  wire [1:0]D;
  wire LogicClk_CI;
  wire \OutFifoControl_SO_reg[Empty_S] ;
  wire \Output_SO_reg[0] ;
  wire [4:0]Q;
  wire [0:0]\StateTimestampNext_DP_reg[2] ;
  wire \State_DP[0]_i_2_n_0 ;
  wire \State_DP[2]_i_2_n_0 ;
  wire \State_DP_reg[1] ;
  wire \State_DP_reg[1]_0 ;
  wire \State_DP_reg[2] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__9;
  wire TimestampResetBuffer_S;

  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Output_SO_reg[0] ),
        .Q(TimestampResetBuffer_S));
  LUT6 #(
    .INIT(64'h0154005501540054)) 
    \State_DP[0]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\State_DP[0]_i_2_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \State_DP[0]_i_2 
       (.I0(TimestampResetBuffer_S),
        .I1(AERSMFifoFull_AI),
        .O(\State_DP[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000001F100000101)) 
    \State_DP[2]_i_1 
       (.I0(\State_DP[2]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(\State_DP_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h7770777777777777)) 
    \State_DP[2]_i_2 
       (.I0(\State_DP_reg[1]_0 ),
        .I1(\StateTimestampNext_DP_reg[2] ),
        .I2(\OutFifoControl_SO_reg[Empty_S] ),
        .I3(AERSMFifoAlmostFull_AI),
        .I4(\State_DP_reg[2] ),
        .I5(\Count_DP_reg[3] ),
        .O(\State_DP[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \State_DP[2]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(AERSMFifoFull_AI),
        .I3(TimestampResetBuffer_S),
        .O(\State_DP_reg[2] ));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_6
   (AERSMOutFifoWrite_SO,
    AERSMOutFifoData_DO,
    \AERSMOutFifoData_DO[14] ,
    HighestTimestampSent_SP_reg,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__10,
    Q,
    HighestTimestampSent_SP_reg_0,
    \TimestampBuffer_D_reg[13] ,
    \State_DP_reg[3] ,
    \State_DP_reg[0] ,
    \State_DP_reg[1] ,
    \State_DP_reg[4] ,
    \State_DP_reg[2] ,
    \FifoData_DO_reg[0] ,
    \State_DP_reg[1]_0 ,
    \State_DP_reg[1]_1 ,
    HighestTimestampSent_SP,
    \Count_DP_reg[3] ,
    \TimestampBuffer_D_reg[11] ,
    \State_DP_reg[3]_0 ,
    O);
  output AERSMOutFifoWrite_SO;
  output [1:0]AERSMOutFifoData_DO;
  output \AERSMOutFifoData_DO[14] ;
  output HighestTimestampSent_SP_reg;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__10;
  input [4:0]Q;
  input HighestTimestampSent_SP_reg_0;
  input \TimestampBuffer_D_reg[13] ;
  input \State_DP_reg[3] ;
  input \State_DP_reg[0] ;
  input \State_DP_reg[1] ;
  input \State_DP_reg[4] ;
  input \State_DP_reg[2] ;
  input [0:0]\FifoData_DO_reg[0] ;
  input \State_DP_reg[1]_0 ;
  input \State_DP_reg[1]_1 ;
  input HighestTimestampSent_SP;
  input \Count_DP_reg[3] ;
  input [6:0]\TimestampBuffer_D_reg[11] ;
  input \State_DP_reg[3]_0 ;
  input [0:0]O;

  wire [1:0]AERSMOutFifoData_DO;
  wire \AERSMOutFifoData_DO[0]_INST_0_i_3_n_0 ;
  wire \AERSMOutFifoData_DO[14] ;
  wire \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ;
  wire AERSMOutFifoWrite_SO;
  wire \Count_DP_reg[3] ;
  wire [0:0]\FifoData_DO_reg[0] ;
  wire HighestTimestampSent_SP;
  wire HighestTimestampSent_SP_i_5_n_0;
  wire HighestTimestampSent_SP_reg;
  wire HighestTimestampSent_SP_reg_0;
  wire LogicClk_CI;
  wire Memory_SP_i_1__0_n_0;
  wire [0:0]O;
  wire [4:0]Q;
  wire \State_DP_reg[0] ;
  wire \State_DP_reg[1] ;
  wire \State_DP_reg[1]_0 ;
  wire \State_DP_reg[1]_1 ;
  wire \State_DP_reg[2] ;
  wire \State_DP_reg[3] ;
  wire \State_DP_reg[3]_0 ;
  wire \State_DP_reg[4] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__10;
  wire [6:0]\TimestampBuffer_D_reg[11] ;
  wire \TimestampBuffer_D_reg[13] ;
  wire TimestampChanged_S;

  LUT6 #(
    .INIT(64'h80008888AAAAAAAA)) 
    \AERSMOutFifoData_DO[0]_INST_0 
       (.I0(\State_DP_reg[4] ),
        .I1(\State_DP_reg[2] ),
        .I2(\FifoData_DO_reg[0] ),
        .I3(\State_DP_reg[1]_0 ),
        .I4(\AERSMOutFifoData_DO[0]_INST_0_i_3_n_0 ),
        .I5(\State_DP_reg[1]_1 ),
        .O(AERSMOutFifoData_DO[0]));
  LUT5 #(
    .INIT(32'hDDDDFFFD)) 
    \AERSMOutFifoData_DO[0]_INST_0_i_3 
       (.I0(TimestampChanged_S),
        .I1(\State_DP_reg[1]_0 ),
        .I2(HighestTimestampSent_SP),
        .I3(\Count_DP_reg[3] ),
        .I4(\TimestampBuffer_D_reg[11] [0]),
        .O(\AERSMOutFifoData_DO[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFFFDFFFFFFFF)) 
    \AERSMOutFifoData_DO[14]_INST_0_i_1 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(TimestampChanged_S),
        .O(\AERSMOutFifoData_DO[14] ));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \AERSMOutFifoData_DO[15]_INST_0 
       (.I0(TimestampChanged_S),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I4(\TimestampBuffer_D_reg[13] ),
        .I5(HighestTimestampSent_SP_reg_0),
        .O(AERSMOutFifoData_DO[1]));
  LUT3 #(
    .INIT(8'h01)) 
    \AERSMOutFifoData_DO[15]_INST_0_i_1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFA80000FFFFFFFF)) 
    AERSMOutFifoWrite_SO_INST_0
       (.I0(TimestampChanged_S),
        .I1(HighestTimestampSent_SP_reg_0),
        .I2(\TimestampBuffer_D_reg[13] ),
        .I3(\State_DP_reg[3] ),
        .I4(\State_DP_reg[0] ),
        .I5(\State_DP_reg[1] ),
        .O(AERSMOutFifoWrite_SO));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    HighestTimestampSent_SP_i_4
       (.I0(HighestTimestampSent_SP_i_5_n_0),
        .I1(\TimestampBuffer_D_reg[11] [5]),
        .I2(\TimestampBuffer_D_reg[11] [4]),
        .I3(\TimestampBuffer_D_reg[11] [3]),
        .I4(\TimestampBuffer_D_reg[11] [1]),
        .I5(\State_DP_reg[3]_0 ),
        .O(HighestTimestampSent_SP_reg));
  LUT4 #(
    .INIT(16'h7FFF)) 
    HighestTimestampSent_SP_i_5
       (.I0(Q[0]),
        .I1(\TimestampBuffer_D_reg[11] [2]),
        .I2(\TimestampBuffer_D_reg[11] [6]),
        .I3(TimestampChanged_S),
        .O(HighestTimestampSent_SP_i_5_n_0));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    Memory_SP_i_1__0
       (.I0(O),
        .I1(TimestampChanged_S),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .O(Memory_SP_i_1__0_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Memory_SP_i_1__0_n_0),
        .Q(TimestampChanged_S));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector
   (AERSMOutFifoWrite_SO,
    AERSMOutFifoData_DO,
    \AERSMOutFifoData_DO[14] ,
    HighestTimestampSent_SP_reg,
    S,
    \TimestampBuffer_D_reg[13] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__10,
    Q,
    HighestTimestampSent_SP_reg_0,
    \TimestampBuffer_D_reg[13]_0 ,
    \State_DP_reg[3] ,
    \State_DP_reg[0] ,
    \State_DP_reg[1] ,
    \State_DP_reg[4] ,
    \State_DP_reg[2] ,
    \FifoData_DO_reg[0] ,
    \State_DP_reg[1]_0 ,
    \State_DP_reg[1]_1 ,
    HighestTimestampSent_SP,
    \Count_DP_reg[3] ,
    \TimestampBuffer_D_reg[11] ,
    \State_DP_reg[3]_0 );
  output AERSMOutFifoWrite_SO;
  output [1:0]AERSMOutFifoData_DO;
  output \AERSMOutFifoData_DO[14] ;
  output HighestTimestampSent_SP_reg;
  input [3:0]S;
  input [0:0]\TimestampBuffer_D_reg[13] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__10;
  input [4:0]Q;
  input HighestTimestampSent_SP_reg_0;
  input \TimestampBuffer_D_reg[13]_0 ;
  input \State_DP_reg[3] ;
  input \State_DP_reg[0] ;
  input \State_DP_reg[1] ;
  input \State_DP_reg[4] ;
  input \State_DP_reg[2] ;
  input [0:0]\FifoData_DO_reg[0] ;
  input \State_DP_reg[1]_0 ;
  input \State_DP_reg[1]_1 ;
  input HighestTimestampSent_SP;
  input \Count_DP_reg[3] ;
  input [6:0]\TimestampBuffer_D_reg[11] ;
  input \State_DP_reg[3]_0 ;

  wire [1:0]AERSMOutFifoData_DO;
  wire \AERSMOutFifoData_DO[14] ;
  wire AERSMOutFifoWrite_SO;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_n_6;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire \Count_DP_reg[3] ;
  wire [0:0]\FifoData_DO_reg[0] ;
  wire HighestTimestampSent_SP;
  wire HighestTimestampSent_SP_reg;
  wire HighestTimestampSent_SP_reg_0;
  wire LogicClk_CI;
  wire [4:0]Q;
  wire [3:0]S;
  wire \State_DP_reg[0] ;
  wire \State_DP_reg[1] ;
  wire \State_DP_reg[1]_0 ;
  wire \State_DP_reg[1]_1 ;
  wire \State_DP_reg[2] ;
  wire \State_DP_reg[3] ;
  wire \State_DP_reg[3]_0 ;
  wire \State_DP_reg[4] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__10;
  wire [6:0]\TimestampBuffer_D_reg[11] ;
  wire [0:0]\TimestampBuffer_D_reg[13] ;
  wire \TimestampBuffer_D_reg[13]_0 ;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:2],ChangeDetected_S1_carry__0_n_6,NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[0]}),
        .S({1'b0,1'b0,1'b1,\TimestampBuffer_D_reg[13] }));
  brd_testAERDVSSM_0_0_BufferClear_6 bufferChangeDetectedSignal
       (.AERSMOutFifoData_DO(AERSMOutFifoData_DO),
        .\AERSMOutFifoData_DO[14] (\AERSMOutFifoData_DO[14] ),
        .AERSMOutFifoWrite_SO(AERSMOutFifoWrite_SO),
        .\Count_DP_reg[3] (\Count_DP_reg[3] ),
        .\FifoData_DO_reg[0] (\FifoData_DO_reg[0] ),
        .HighestTimestampSent_SP(HighestTimestampSent_SP),
        .HighestTimestampSent_SP_reg(HighestTimestampSent_SP_reg),
        .HighestTimestampSent_SP_reg_0(HighestTimestampSent_SP_reg_0),
        .LogicClk_CI(LogicClk_CI),
        .O(ChangeDetected_S1_carry__0_n_6),
        .Q(Q),
        .\State_DP_reg[0] (\State_DP_reg[0] ),
        .\State_DP_reg[1] (\State_DP_reg[1] ),
        .\State_DP_reg[1]_0 (\State_DP_reg[1]_0 ),
        .\State_DP_reg[1]_1 (\State_DP_reg[1]_1 ),
        .\State_DP_reg[2] (\State_DP_reg[2] ),
        .\State_DP_reg[3] (\State_DP_reg[3] ),
        .\State_DP_reg[3]_0 (\State_DP_reg[3]_0 ),
        .\State_DP_reg[4] (\State_DP_reg[4] ),
        .SyncSignalSyncFF_S_reg_rep__10(SyncSignalSyncFF_S_reg_rep__10),
        .\TimestampBuffer_D_reg[11] (\TimestampBuffer_D_reg[11] ),
        .\TimestampBuffer_D_reg[13] (\TimestampBuffer_D_reg[13]_0 ));
endmodule

(* ORIG_REF_NAME = "ContinuousCounter" *) 
module brd_testAERDVSSM_0_0_ContinuousCounter
   (TimestampOverflow_S,
    Q,
    \AERSMOutFifoData_DO[11] ,
    \Count_DP_reg[1]_0 ,
    \Output_SO_reg[0] ,
    E,
    HighestTimestampSent_SP_reg,
    S,
    Memory_SP_reg,
    HighestTimestampSent_SP_reg_0,
    Overflow_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__9,
    \State_DP_reg[4] ,
    \TimestampBuffer_D_reg[13] ,
    \TimestampBuffer_D_reg[14] ,
    HighestTimestampSent_SP_reg_1,
    \TimestampBuffer_D_reg[14]_0 ,
    \TimestampBuffer_D_reg[8] ,
    HighestTimestampSent_SP,
    \DVSAERConfigReg_D_reg[Run_S] );
  output TimestampOverflow_S;
  output [14:0]Q;
  output \AERSMOutFifoData_DO[11] ;
  output \Count_DP_reg[1]_0 ;
  output \Output_SO_reg[0] ;
  output [0:0]E;
  output HighestTimestampSent_SP_reg;
  output [3:0]S;
  output [0:0]Memory_SP_reg;
  output HighestTimestampSent_SP_reg_0;
  input Overflow_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__9;
  input [4:0]\State_DP_reg[4] ;
  input \TimestampBuffer_D_reg[13] ;
  input [14:0]\TimestampBuffer_D_reg[14] ;
  input HighestTimestampSent_SP_reg_1;
  input \TimestampBuffer_D_reg[14]_0 ;
  input \TimestampBuffer_D_reg[8] ;
  input HighestTimestampSent_SP;
  input [0:0]\DVSAERConfigReg_D_reg[Run_S] ;

  wire \AERSMOutFifoData_DO[11] ;
  wire [14:0]Count_DN;
  wire \Count_DP_reg[1]_0 ;
  wire [0:0]\DVSAERConfigReg_D_reg[Run_S] ;
  wire [0:0]E;
  wire HighestTimestampSent_SP;
  wire HighestTimestampSent_SP_reg;
  wire HighestTimestampSent_SP_reg_0;
  wire HighestTimestampSent_SP_reg_1;
  wire LogicClk_CI;
  wire [0:0]Memory_SP_reg;
  wire \Output_SO_reg[0] ;
  wire Overflow_S;
  wire [14:0]Q;
  wire [3:0]S;
  wire [4:0]\State_DP_reg[4] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__9;
  wire \TimestampBuffer_D_reg[13] ;
  wire [14:0]\TimestampBuffer_D_reg[14] ;
  wire \TimestampBuffer_D_reg[14]_0 ;
  wire \TimestampBuffer_D_reg[8] ;
  wire TimestampOverflow_S;
  wire \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire [3:1]NLW_plusOp_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1
       (.I0(\TimestampBuffer_D_reg[14] [13]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(\TimestampBuffer_D_reg[14] [14]),
        .I4(Q[12]),
        .I5(\TimestampBuffer_D_reg[14] [12]),
        .O(Memory_SP_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1
       (.I0(\TimestampBuffer_D_reg[14] [11]),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(\TimestampBuffer_D_reg[14] [9]),
        .I4(Q[10]),
        .I5(\TimestampBuffer_D_reg[14] [10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2
       (.I0(\TimestampBuffer_D_reg[14] [8]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\TimestampBuffer_D_reg[14] [7]),
        .I4(Q[6]),
        .I5(\TimestampBuffer_D_reg[14] [6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3
       (.I0(\TimestampBuffer_D_reg[14] [5]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\TimestampBuffer_D_reg[14] [3]),
        .I4(Q[4]),
        .I5(\TimestampBuffer_D_reg[14] [4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4
       (.I0(\TimestampBuffer_D_reg[14] [2]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\TimestampBuffer_D_reg[14] [0]),
        .I4(Q[1]),
        .I5(\TimestampBuffer_D_reg[14] [1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h5555555555545555)) 
    \Count_DP[0]_i_1 
       (.I0(Q[0]),
        .I1(\State_DP_reg[4] [1]),
        .I2(\State_DP_reg[4] [3]),
        .I3(\State_DP_reg[4] [2]),
        .I4(\State_DP_reg[4] [0]),
        .I5(\State_DP_reg[4] [4]),
        .O(Count_DN[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Count_DP[10]_i_1 
       (.I0(\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ),
        .I1(plusOp_carry__1_n_6),
        .I2(\Count_DP_reg[1]_0 ),
        .O(Count_DN[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Count_DP[11]_i_1 
       (.I0(\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ),
        .I1(plusOp_carry__1_n_5),
        .I2(\Count_DP_reg[1]_0 ),
        .O(Count_DN[11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Count_DP[12]_i_1 
       (.I0(\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ),
        .I1(plusOp_carry__1_n_4),
        .I2(\Count_DP_reg[1]_0 ),
        .O(Count_DN[12]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Count_DP[13]_i_1 
       (.I0(\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ),
        .I1(plusOp_carry__2_n_7),
        .I2(\Count_DP_reg[1]_0 ),
        .O(Count_DN[13]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Count_DP[14]_i_2 
       (.I0(\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ),
        .I1(plusOp_carry__2_n_6),
        .I2(\Count_DP_reg[1]_0 ),
        .O(Count_DN[14]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \Count_DP[14]_i_3 
       (.I0(\State_DP_reg[4] [4]),
        .I1(\State_DP_reg[4] [0]),
        .I2(\State_DP_reg[4] [2]),
        .I3(\State_DP_reg[4] [3]),
        .I4(\State_DP_reg[4] [1]),
        .O(\Count_DP_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Count_DP[1]_i_1 
       (.I0(\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ),
        .I1(plusOp_carry_n_7),
        .I2(\Count_DP_reg[1]_0 ),
        .O(Count_DN[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Count_DP[2]_i_1 
       (.I0(\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ),
        .I1(plusOp_carry_n_6),
        .I2(\Count_DP_reg[1]_0 ),
        .O(Count_DN[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Count_DP[3]_i_1 
       (.I0(\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ),
        .I1(plusOp_carry_n_5),
        .I2(\Count_DP_reg[1]_0 ),
        .O(Count_DN[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Count_DP[4]_i_1 
       (.I0(\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ),
        .I1(plusOp_carry_n_4),
        .I2(\Count_DP_reg[1]_0 ),
        .O(Count_DN[4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Count_DP[5]_i_1 
       (.I0(\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ),
        .I1(plusOp_carry__0_n_7),
        .I2(\Count_DP_reg[1]_0 ),
        .O(Count_DN[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Count_DP[6]_i_1 
       (.I0(\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ),
        .I1(plusOp_carry__0_n_6),
        .I2(\Count_DP_reg[1]_0 ),
        .O(Count_DN[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Count_DP[7]_i_1 
       (.I0(\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ),
        .I1(plusOp_carry__0_n_5),
        .I2(\Count_DP_reg[1]_0 ),
        .O(Count_DN[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Count_DP[8]_i_1 
       (.I0(\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ),
        .I1(plusOp_carry__0_n_4),
        .I2(\Count_DP_reg[1]_0 ),
        .O(Count_DN[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Count_DP[9]_i_1 
       (.I0(\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ),
        .I1(plusOp_carry__1_n_7),
        .I2(\Count_DP_reg[1]_0 ),
        .O(Count_DN[9]));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\DVSAERConfigReg_D_reg[Run_S] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Count_DN[0]),
        .Q(Q[0]));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\DVSAERConfigReg_D_reg[Run_S] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Count_DN[10]),
        .Q(Q[10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\DVSAERConfigReg_D_reg[Run_S] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Count_DN[11]),
        .Q(Q[11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(\DVSAERConfigReg_D_reg[Run_S] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Count_DN[12]),
        .Q(Q[12]));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(\DVSAERConfigReg_D_reg[Run_S] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Count_DN[13]),
        .Q(Q[13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(\DVSAERConfigReg_D_reg[Run_S] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Count_DN[14]),
        .Q(Q[14]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\DVSAERConfigReg_D_reg[Run_S] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Count_DN[1]),
        .Q(Q[1]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\DVSAERConfigReg_D_reg[Run_S] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Count_DN[2]),
        .Q(Q[2]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\DVSAERConfigReg_D_reg[Run_S] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Count_DN[3]),
        .Q(Q[3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\DVSAERConfigReg_D_reg[Run_S] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Count_DN[4]),
        .Q(Q[4]));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\DVSAERConfigReg_D_reg[Run_S] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Count_DN[5]),
        .Q(Q[5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\DVSAERConfigReg_D_reg[Run_S] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Count_DN[6]),
        .Q(Q[6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\DVSAERConfigReg_D_reg[Run_S] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Count_DN[7]),
        .Q(Q[7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\DVSAERConfigReg_D_reg[Run_S] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Count_DN[8]),
        .Q(Q[8]));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\DVSAERConfigReg_D_reg[Run_S] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Count_DN[9]),
        .Q(Q[9]));
  brd_testAERDVSSM_0_0_SimpleRegister_5 \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay 
       (.\AERSMOutFifoData_DO[11] (\AERSMOutFifoData_DO[11] ),
        .\Count_DP_reg[11] (TimestampOverflow_S),
        .\Count_DP_reg[14] (\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3 ),
        .E(E),
        .HighestTimestampSent_SP(HighestTimestampSent_SP),
        .HighestTimestampSent_SP_reg(HighestTimestampSent_SP_reg),
        .HighestTimestampSent_SP_reg_0(HighestTimestampSent_SP_reg_0),
        .HighestTimestampSent_SP_reg_1(HighestTimestampSent_SP_reg_1),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0]_0 (\Output_SO_reg[0] ),
        .Overflow_S(Overflow_S),
        .Q(Q),
        .\State_DP_reg[4] (\State_DP_reg[4] ),
        .SyncSignalSyncFF_S_reg_rep__9(SyncSignalSyncFF_S_reg_rep__9),
        .\TimestampBuffer_D_reg[13] (\TimestampBuffer_D_reg[13] ),
        .\TimestampBuffer_D_reg[14] (\TimestampBuffer_D_reg[14]_0 ),
        .\TimestampBuffer_D_reg[8] (\TimestampBuffer_D_reg[8] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(Q[4:1]));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(Q[8:5]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(Q[12:9]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({NLW_plusOp_carry__2_CO_UNCONNECTED[3:1],plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__2_O_UNCONNECTED[3:2],plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S({1'b0,1'b0,Q[14:13]}));
endmodule

(* ORIG_REF_NAME = "ContinuousCounter" *) 
module brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0
   (TimestampOverflowBufferOverflow_S,
    AERSMOutFifoData_DO,
    HighestTimestampSent_SP_reg,
    AERSMOutFifoData_DO_0_sp_1,
    E,
    D,
    \State_DP_reg[4] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__9,
    \State_DP_reg[3] ,
    Q,
    \State_DP_reg[0] ,
    \FifoData_DO_reg[1] ,
    \State_DP_reg[2] ,
    \State_DP_reg[1] ,
    \FifoData_DO_reg[2] ,
    \FifoData_DO_reg[3] ,
    \FifoData_DO_reg[4] ,
    \FifoData_DO_reg[5] ,
    \FifoData_DO_reg[6] ,
    \FifoData_DO_reg[7] ,
    \FifoData_DO_reg[8] ,
    \FifoData_DO_reg[9] ,
    \FifoData_DO_reg[10] ,
    \FifoData_DO_reg[11] ,
    \FifoData_DO_reg[12] ,
    \FifoData_DO_reg[13] ,
    \FifoData_DO_reg[14] ,
    \State_DP_reg[4]_0 ,
    \DVSAERConfigReg_D_reg[Run_S] ,
    \State_DP_reg[2]_0 ,
    AERSMFifoAlmostFull_AI,
    TimestampResetBuffer_S,
    AERSMFifoFull_AI,
    \State_DP_reg[2]_1 ,
    TimestampOverflow_S,
    \State_DP_reg[0]_0 ,
    \State_DP_reg[1]_0 ,
    \OutFifoControl_SO_reg[AlmostEmpty_S] ,
    \State_DP_reg[0]_1 ,
    \StateTimestampNext_DP_reg[1] ,
    \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ,
    \DVSAERFifoControlOut_S[ReadSide][Empty_S] ,
    HighestTimestampSent_SP,
    \State_DP_reg[0]_2 );
  output TimestampOverflowBufferOverflow_S;
  output [13:0]AERSMOutFifoData_DO;
  output HighestTimestampSent_SP_reg;
  output AERSMOutFifoData_DO_0_sp_1;
  output [0:0]E;
  output [2:0]D;
  output \State_DP_reg[4] ;
  input LogicClk_CI;
  input [1:0]SyncSignalSyncFF_S_reg_rep__9;
  input \State_DP_reg[3] ;
  input [13:0]Q;
  input \State_DP_reg[0] ;
  input \FifoData_DO_reg[1] ;
  input \State_DP_reg[2] ;
  input \State_DP_reg[1] ;
  input \FifoData_DO_reg[2] ;
  input \FifoData_DO_reg[3] ;
  input \FifoData_DO_reg[4] ;
  input \FifoData_DO_reg[5] ;
  input \FifoData_DO_reg[6] ;
  input \FifoData_DO_reg[7] ;
  input \FifoData_DO_reg[8] ;
  input \FifoData_DO_reg[9] ;
  input \FifoData_DO_reg[10] ;
  input \FifoData_DO_reg[11] ;
  input \FifoData_DO_reg[12] ;
  input \FifoData_DO_reg[13] ;
  input \FifoData_DO_reg[14] ;
  input [4:0]\State_DP_reg[4]_0 ;
  input \DVSAERConfigReg_D_reg[Run_S] ;
  input \State_DP_reg[2]_0 ;
  input AERSMFifoAlmostFull_AI;
  input TimestampResetBuffer_S;
  input AERSMFifoFull_AI;
  input \State_DP_reg[2]_1 ;
  input TimestampOverflow_S;
  input \State_DP_reg[0]_0 ;
  input \State_DP_reg[1]_0 ;
  input \OutFifoControl_SO_reg[AlmostEmpty_S] ;
  input \State_DP_reg[0]_1 ;
  input [0:0]\StateTimestampNext_DP_reg[1] ;
  input \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ;
  input \DVSAERFifoControlOut_S[ReadSide][Empty_S] ;
  input HighestTimestampSent_SP;
  input [0:0]\State_DP_reg[0]_2 ;

  wire AERSMFifoAlmostFull_AI;
  wire AERSMFifoFull_AI;
  wire [13:0]AERSMOutFifoData_DO;
  wire \AERSMOutFifoData_DO[0]_INST_0_i_5_n_0 ;
  wire \AERSMOutFifoData_DO[10]_INST_0_i_2_n_0 ;
  wire \AERSMOutFifoData_DO[11]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[1]_INST_0_i_2_n_0 ;
  wire \AERSMOutFifoData_DO[2]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[3]_INST_0_i_2_n_0 ;
  wire \AERSMOutFifoData_DO[4]_INST_0_i_2_n_0 ;
  wire \AERSMOutFifoData_DO[5]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[6]_INST_0_i_2_n_0 ;
  wire \AERSMOutFifoData_DO[7]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[8]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[9]_INST_0_i_1_n_0 ;
  wire AERSMOutFifoData_DO_0_sn_1;
  wire AERSMOutFifoWrite_SO_INST_0_i_10_n_0;
  wire AERSMOutFifoWrite_SO_INST_0_i_11_n_0;
  wire \Count_DP[0]_i_1__1_n_0 ;
  wire \Count_DP[10]_i_1__0_n_0 ;
  wire \Count_DP[11]_i_2_n_0 ;
  wire \Count_DP[11]_i_3_n_0 ;
  wire \Count_DP[11]_i_4_n_0 ;
  wire \Count_DP[1]_i_1__2_n_0 ;
  wire \Count_DP[2]_i_1__2_n_0 ;
  wire \Count_DP[3]_i_1__2_n_0 ;
  wire \Count_DP[4]_i_1__1_n_0 ;
  wire \Count_DP[5]_i_1__1_n_0 ;
  wire \Count_DP[6]_i_1__0_n_0 ;
  wire \Count_DP[7]_i_1__0_n_0 ;
  wire \Count_DP[8]_i_1__0_n_0 ;
  wire \Count_DP[9]_i_1__0_n_0 ;
  wire \Count_DP_reg_n_0_[0] ;
  wire \Count_DP_reg_n_0_[10] ;
  wire \Count_DP_reg_n_0_[11] ;
  wire \Count_DP_reg_n_0_[1] ;
  wire \Count_DP_reg_n_0_[2] ;
  wire \Count_DP_reg_n_0_[3] ;
  wire \Count_DP_reg_n_0_[4] ;
  wire \Count_DP_reg_n_0_[5] ;
  wire \Count_DP_reg_n_0_[6] ;
  wire \Count_DP_reg_n_0_[7] ;
  wire \Count_DP_reg_n_0_[8] ;
  wire \Count_DP_reg_n_0_[9] ;
  wire [2:0]D;
  wire \DVSAERConfigReg_D_reg[Run_S] ;
  wire \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ;
  wire \DVSAERFifoControlOut_S[ReadSide][Empty_S] ;
  wire [0:0]E;
  wire \FifoData_DO_reg[10] ;
  wire \FifoData_DO_reg[11] ;
  wire \FifoData_DO_reg[12] ;
  wire \FifoData_DO_reg[13] ;
  wire \FifoData_DO_reg[14] ;
  wire \FifoData_DO_reg[1] ;
  wire \FifoData_DO_reg[2] ;
  wire \FifoData_DO_reg[3] ;
  wire \FifoData_DO_reg[4] ;
  wire \FifoData_DO_reg[5] ;
  wire \FifoData_DO_reg[6] ;
  wire \FifoData_DO_reg[7] ;
  wire \FifoData_DO_reg[8] ;
  wire \FifoData_DO_reg[9] ;
  wire HighestTimestampSent_SP;
  wire HighestTimestampSent_SP_reg;
  wire LogicClk_CI;
  wire \OutFifoControl_SO_reg[AlmostEmpty_S] ;
  wire [13:0]Q;
  wire [0:0]\StateTimestampNext_DP_reg[1] ;
  wire \State_DP[1]_i_2_n_0 ;
  wire \State_DP[4]_i_3_n_0 ;
  wire \State_DP_reg[0] ;
  wire \State_DP_reg[0]_0 ;
  wire \State_DP_reg[0]_1 ;
  wire [0:0]\State_DP_reg[0]_2 ;
  wire \State_DP_reg[1] ;
  wire \State_DP_reg[1]_0 ;
  wire \State_DP_reg[2] ;
  wire \State_DP_reg[2]_0 ;
  wire \State_DP_reg[2]_1 ;
  wire \State_DP_reg[3] ;
  wire \State_DP_reg[4] ;
  wire [4:0]\State_DP_reg[4]_0 ;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__9;
  wire TimestampOverflowBufferOverflow_S;
  wire TimestampOverflow_S;
  wire TimestampResetBuffer_S;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire [3:2]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__1_O_UNCONNECTED;

  assign AERSMOutFifoData_DO_0_sp_1 = AERSMOutFifoData_DO_0_sn_1;
  LUT6 #(
    .INIT(64'hFFFF3FFCFFFFFFF7)) 
    \AERSMOutFifoData_DO[0]_INST_0_i_4 
       (.I0(\AERSMOutFifoData_DO[0]_INST_0_i_5_n_0 ),
        .I1(\State_DP_reg[4]_0 [1]),
        .I2(\State_DP_reg[4]_0 [2]),
        .I3(\State_DP_reg[4]_0 [3]),
        .I4(\State_DP_reg[4]_0 [4]),
        .I5(\State_DP_reg[4]_0 [0]),
        .O(AERSMOutFifoData_DO_0_sn_1));
  LUT2 #(
    .INIT(4'h2)) 
    \AERSMOutFifoData_DO[0]_INST_0_i_5 
       (.I0(\Count_DP_reg_n_0_[0] ),
        .I1(TimestampOverflow_S),
        .O(\AERSMOutFifoData_DO[0]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0E0000)) 
    \AERSMOutFifoData_DO[10]_INST_0 
       (.I0(Q[9]),
        .I1(HighestTimestampSent_SP_reg),
        .I2(\State_DP_reg[0] ),
        .I3(\FifoData_DO_reg[10] ),
        .I4(\State_DP_reg[2] ),
        .I5(\AERSMOutFifoData_DO[10]_INST_0_i_2_n_0 ),
        .O(AERSMOutFifoData_DO[9]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AERSMOutFifoData_DO[10]_INST_0_i_2 
       (.I0(\Count_DP_reg_n_0_[10] ),
        .I1(\State_DP_reg[1] ),
        .O(\AERSMOutFifoData_DO[10]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFEAAAAAAAA)) 
    \AERSMOutFifoData_DO[11]_INST_0 
       (.I0(\AERSMOutFifoData_DO[11]_INST_0_i_1_n_0 ),
        .I1(Q[10]),
        .I2(HighestTimestampSent_SP_reg),
        .I3(\State_DP_reg[0] ),
        .I4(\FifoData_DO_reg[11] ),
        .I5(\State_DP_reg[2] ),
        .O(AERSMOutFifoData_DO[10]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AERSMOutFifoData_DO[11]_INST_0_i_1 
       (.I0(\Count_DP_reg_n_0_[11] ),
        .I1(\State_DP_reg[1] ),
        .O(\AERSMOutFifoData_DO[11]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF0E0000FFFFFFFF)) 
    \AERSMOutFifoData_DO[12]_INST_0 
       (.I0(Q[11]),
        .I1(HighestTimestampSent_SP_reg),
        .I2(\State_DP_reg[0] ),
        .I3(\FifoData_DO_reg[12] ),
        .I4(\State_DP_reg[2] ),
        .I5(\State_DP_reg[1] ),
        .O(AERSMOutFifoData_DO[11]));
  LUT6 #(
    .INIT(64'hFF0E0000FFFFFFFF)) 
    \AERSMOutFifoData_DO[13]_INST_0 
       (.I0(Q[12]),
        .I1(HighestTimestampSent_SP_reg),
        .I2(\State_DP_reg[0] ),
        .I3(\FifoData_DO_reg[13] ),
        .I4(\State_DP_reg[2] ),
        .I5(\State_DP_reg[1] ),
        .O(AERSMOutFifoData_DO[12]));
  LUT6 #(
    .INIT(64'hFF0E0000FFFFFFFF)) 
    \AERSMOutFifoData_DO[14]_INST_0 
       (.I0(Q[13]),
        .I1(HighestTimestampSent_SP_reg),
        .I2(\State_DP_reg[0] ),
        .I3(\FifoData_DO_reg[14] ),
        .I4(\State_DP_reg[2] ),
        .I5(\State_DP_reg[1] ),
        .O(AERSMOutFifoData_DO[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0E0000)) 
    \AERSMOutFifoData_DO[1]_INST_0 
       (.I0(Q[0]),
        .I1(HighestTimestampSent_SP_reg),
        .I2(\State_DP_reg[0] ),
        .I3(\FifoData_DO_reg[1] ),
        .I4(\State_DP_reg[2] ),
        .I5(\AERSMOutFifoData_DO[1]_INST_0_i_2_n_0 ),
        .O(AERSMOutFifoData_DO[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AERSMOutFifoData_DO[1]_INST_0_i_2 
       (.I0(\Count_DP_reg_n_0_[1] ),
        .I1(\State_DP_reg[1] ),
        .O(\AERSMOutFifoData_DO[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFEAAAAAAAA)) 
    \AERSMOutFifoData_DO[2]_INST_0 
       (.I0(\AERSMOutFifoData_DO[2]_INST_0_i_1_n_0 ),
        .I1(Q[1]),
        .I2(HighestTimestampSent_SP_reg),
        .I3(\State_DP_reg[0] ),
        .I4(\FifoData_DO_reg[2] ),
        .I5(\State_DP_reg[2] ),
        .O(AERSMOutFifoData_DO[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AERSMOutFifoData_DO[2]_INST_0_i_1 
       (.I0(\Count_DP_reg_n_0_[2] ),
        .I1(\State_DP_reg[1] ),
        .O(\AERSMOutFifoData_DO[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0E0000)) 
    \AERSMOutFifoData_DO[3]_INST_0 
       (.I0(Q[2]),
        .I1(HighestTimestampSent_SP_reg),
        .I2(\State_DP_reg[0] ),
        .I3(\FifoData_DO_reg[3] ),
        .I4(\State_DP_reg[2] ),
        .I5(\AERSMOutFifoData_DO[3]_INST_0_i_2_n_0 ),
        .O(AERSMOutFifoData_DO[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AERSMOutFifoData_DO[3]_INST_0_i_2 
       (.I0(\Count_DP_reg_n_0_[3] ),
        .I1(\State_DP_reg[1] ),
        .O(\AERSMOutFifoData_DO[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0E0000)) 
    \AERSMOutFifoData_DO[4]_INST_0 
       (.I0(Q[3]),
        .I1(HighestTimestampSent_SP_reg),
        .I2(\State_DP_reg[0] ),
        .I3(\FifoData_DO_reg[4] ),
        .I4(\State_DP_reg[2] ),
        .I5(\AERSMOutFifoData_DO[4]_INST_0_i_2_n_0 ),
        .O(AERSMOutFifoData_DO[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AERSMOutFifoData_DO[4]_INST_0_i_2 
       (.I0(\Count_DP_reg_n_0_[4] ),
        .I1(\State_DP_reg[1] ),
        .O(\AERSMOutFifoData_DO[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFEAAAAAAAA)) 
    \AERSMOutFifoData_DO[5]_INST_0 
       (.I0(\AERSMOutFifoData_DO[5]_INST_0_i_1_n_0 ),
        .I1(Q[4]),
        .I2(HighestTimestampSent_SP_reg),
        .I3(\State_DP_reg[0] ),
        .I4(\FifoData_DO_reg[5] ),
        .I5(\State_DP_reg[2] ),
        .O(AERSMOutFifoData_DO[4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AERSMOutFifoData_DO[5]_INST_0_i_1 
       (.I0(\Count_DP_reg_n_0_[5] ),
        .I1(\State_DP_reg[1] ),
        .O(\AERSMOutFifoData_DO[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0E0000)) 
    \AERSMOutFifoData_DO[6]_INST_0 
       (.I0(Q[5]),
        .I1(HighestTimestampSent_SP_reg),
        .I2(\State_DP_reg[0] ),
        .I3(\FifoData_DO_reg[6] ),
        .I4(\State_DP_reg[2] ),
        .I5(\AERSMOutFifoData_DO[6]_INST_0_i_2_n_0 ),
        .O(AERSMOutFifoData_DO[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AERSMOutFifoData_DO[6]_INST_0_i_2 
       (.I0(\Count_DP_reg_n_0_[6] ),
        .I1(\State_DP_reg[1] ),
        .O(\AERSMOutFifoData_DO[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFEAAAAAAAA)) 
    \AERSMOutFifoData_DO[7]_INST_0 
       (.I0(\AERSMOutFifoData_DO[7]_INST_0_i_1_n_0 ),
        .I1(Q[6]),
        .I2(HighestTimestampSent_SP_reg),
        .I3(\State_DP_reg[0] ),
        .I4(\FifoData_DO_reg[7] ),
        .I5(\State_DP_reg[2] ),
        .O(AERSMOutFifoData_DO[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \AERSMOutFifoData_DO[7]_INST_0_i_1 
       (.I0(\Count_DP_reg_n_0_[7] ),
        .I1(\State_DP_reg[1] ),
        .O(\AERSMOutFifoData_DO[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFEAAAAAAAA)) 
    \AERSMOutFifoData_DO[8]_INST_0 
       (.I0(\AERSMOutFifoData_DO[8]_INST_0_i_1_n_0 ),
        .I1(Q[7]),
        .I2(HighestTimestampSent_SP_reg),
        .I3(\State_DP_reg[0] ),
        .I4(\FifoData_DO_reg[8] ),
        .I5(\State_DP_reg[2] ),
        .O(AERSMOutFifoData_DO[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AERSMOutFifoData_DO[8]_INST_0_i_1 
       (.I0(\Count_DP_reg_n_0_[8] ),
        .I1(\State_DP_reg[1] ),
        .O(\AERSMOutFifoData_DO[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFEAAAAAAAA)) 
    \AERSMOutFifoData_DO[9]_INST_0 
       (.I0(\AERSMOutFifoData_DO[9]_INST_0_i_1_n_0 ),
        .I1(Q[8]),
        .I2(HighestTimestampSent_SP_reg),
        .I3(\State_DP_reg[0] ),
        .I4(\FifoData_DO_reg[9] ),
        .I5(\State_DP_reg[2] ),
        .O(AERSMOutFifoData_DO[8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AERSMOutFifoData_DO[9]_INST_0_i_1 
       (.I0(\Count_DP_reg_n_0_[9] ),
        .I1(\State_DP_reg[1] ),
        .O(\AERSMOutFifoData_DO[9]_INST_0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    AERSMOutFifoWrite_SO_INST_0_i_1
       (.I0(HighestTimestampSent_SP),
        .I1(\State_DP_reg[4] ),
        .O(HighestTimestampSent_SP_reg));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    AERSMOutFifoWrite_SO_INST_0_i_10
       (.I0(\Count_DP_reg_n_0_[9] ),
        .I1(\Count_DP_reg_n_0_[0] ),
        .I2(\Count_DP_reg_n_0_[8] ),
        .I3(\Count_DP_reg_n_0_[2] ),
        .O(AERSMOutFifoWrite_SO_INST_0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    AERSMOutFifoWrite_SO_INST_0_i_11
       (.I0(\Count_DP_reg_n_0_[11] ),
        .I1(\Count_DP_reg_n_0_[5] ),
        .I2(\Count_DP_reg_n_0_[1] ),
        .I3(\Count_DP_reg_n_0_[4] ),
        .O(AERSMOutFifoWrite_SO_INST_0_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    AERSMOutFifoWrite_SO_INST_0_i_6
       (.I0(\Count_DP_reg_n_0_[3] ),
        .I1(\Count_DP_reg_n_0_[10] ),
        .I2(\Count_DP_reg_n_0_[7] ),
        .I3(\Count_DP_reg_n_0_[6] ),
        .I4(AERSMOutFifoWrite_SO_INST_0_i_10_n_0),
        .I5(AERSMOutFifoWrite_SO_INST_0_i_11_n_0),
        .O(\State_DP_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Count_DP[0]_i_1__1 
       (.I0(\Count_DP_reg_n_0_[0] ),
        .I1(\State_DP_reg[3] ),
        .O(\Count_DP[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \Count_DP[10]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(\Count_DP[11]_i_4_n_0 ),
        .I2(plusOp_carry__1_n_6),
        .I3(\State_DP_reg[3] ),
        .O(\Count_DP[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \Count_DP[11]_i_2 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(\Count_DP[11]_i_4_n_0 ),
        .I2(plusOp_carry__1_n_5),
        .I3(\State_DP_reg[3] ),
        .O(\Count_DP[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \Count_DP[11]_i_3 
       (.I0(\Count_DP_reg_n_0_[0] ),
        .I1(\Count_DP_reg_n_0_[8] ),
        .I2(\Count_DP_reg_n_0_[1] ),
        .I3(\Count_DP_reg_n_0_[7] ),
        .I4(\Count_DP_reg_n_0_[10] ),
        .I5(\Count_DP_reg_n_0_[9] ),
        .O(\Count_DP[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \Count_DP[11]_i_4 
       (.I0(\Count_DP_reg_n_0_[5] ),
        .I1(\Count_DP_reg_n_0_[2] ),
        .I2(\Count_DP_reg_n_0_[4] ),
        .I3(\Count_DP_reg_n_0_[3] ),
        .I4(\Count_DP_reg_n_0_[11] ),
        .I5(\Count_DP_reg_n_0_[6] ),
        .O(\Count_DP[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \Count_DP[1]_i_1__2 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(\Count_DP[11]_i_4_n_0 ),
        .I2(plusOp_carry_n_7),
        .I3(\State_DP_reg[3] ),
        .O(\Count_DP[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \Count_DP[2]_i_1__2 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(\Count_DP[11]_i_4_n_0 ),
        .I2(plusOp_carry_n_6),
        .I3(\State_DP_reg[3] ),
        .O(\Count_DP[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \Count_DP[3]_i_1__2 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(\Count_DP[11]_i_4_n_0 ),
        .I2(plusOp_carry_n_5),
        .I3(\State_DP_reg[3] ),
        .O(\Count_DP[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \Count_DP[4]_i_1__1 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(\Count_DP[11]_i_4_n_0 ),
        .I2(plusOp_carry_n_4),
        .I3(\State_DP_reg[3] ),
        .O(\Count_DP[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \Count_DP[5]_i_1__1 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(\Count_DP[11]_i_4_n_0 ),
        .I2(plusOp_carry__0_n_7),
        .I3(\State_DP_reg[3] ),
        .O(\Count_DP[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \Count_DP[6]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(\Count_DP[11]_i_4_n_0 ),
        .I2(plusOp_carry__0_n_6),
        .I3(\State_DP_reg[3] ),
        .O(\Count_DP[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \Count_DP[7]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(\Count_DP[11]_i_4_n_0 ),
        .I2(plusOp_carry__0_n_5),
        .I3(\State_DP_reg[3] ),
        .O(\Count_DP[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \Count_DP[8]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(\Count_DP[11]_i_4_n_0 ),
        .I2(plusOp_carry__0_n_4),
        .I3(\State_DP_reg[3] ),
        .O(\Count_DP[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \Count_DP[9]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(\Count_DP[11]_i_4_n_0 ),
        .I2(plusOp_carry__1_n_7),
        .I3(\State_DP_reg[3] ),
        .O(\Count_DP[9]_i_1__0_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[0]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(\Count_DP[0]_i_1__1_n_0 ),
        .Q(\Count_DP_reg_n_0_[0] ));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[0]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(\Count_DP[10]_i_1__0_n_0 ),
        .Q(\Count_DP_reg_n_0_[10] ));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[0]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(\Count_DP[11]_i_2_n_0 ),
        .Q(\Count_DP_reg_n_0_[11] ));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[0]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(\Count_DP[1]_i_1__2_n_0 ),
        .Q(\Count_DP_reg_n_0_[1] ));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[0]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(\Count_DP[2]_i_1__2_n_0 ),
        .Q(\Count_DP_reg_n_0_[2] ));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[0]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(\Count_DP[3]_i_1__2_n_0 ),
        .Q(\Count_DP_reg_n_0_[3] ));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[0]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(\Count_DP[4]_i_1__1_n_0 ),
        .Q(\Count_DP_reg_n_0_[4] ));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[0]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(\Count_DP[5]_i_1__1_n_0 ),
        .Q(\Count_DP_reg_n_0_[5] ));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[0]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(\Count_DP[6]_i_1__0_n_0 ),
        .Q(\Count_DP_reg_n_0_[6] ));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[0]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(\Count_DP[7]_i_1__0_n_0 ),
        .Q(\Count_DP_reg_n_0_[7] ));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[0]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(\Count_DP[8]_i_1__0_n_0 ),
        .Q(\Count_DP_reg_n_0_[8] ));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[0]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(\Count_DP[9]_i_1__0_n_0 ),
        .Q(\Count_DP_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \State_DP[1]_i_1__0 
       (.I0(\State_DP[1]_i_2_n_0 ),
        .I1(\State_DP_reg[4]_0 [2]),
        .I2(\State_DP_reg[0]_0 ),
        .I3(\State_DP_reg[4]_0 [3]),
        .I4(\State_DP_reg[1]_0 ),
        .I5(\State_DP_reg[4]_0 [4]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFD0D0D0D0D0D0D0)) 
    \State_DP[1]_i_2 
       (.I0(\State_DP_reg[4] ),
        .I1(\OutFifoControl_SO_reg[AlmostEmpty_S] ),
        .I2(\State_DP_reg[0]_1 ),
        .I3(\State_DP_reg[4]_0 [1]),
        .I4(\State_DP_reg[4]_0 [0]),
        .I5(\StateTimestampNext_DP_reg[1] ),
        .O(\State_DP[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010101110101010)) 
    \State_DP[3]_i_1 
       (.I0(\State_DP_reg[4]_0 [0]),
        .I1(\State_DP_reg[4]_0 [4]),
        .I2(\State_DP_reg[4]_0 [3]),
        .I3(\State_DP_reg[4]_0 [1]),
        .I4(\State_DP_reg[4]_0 [2]),
        .I5(\State_DP[4]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000FFFFFFFF2)) 
    \State_DP[4]_i_1 
       (.I0(\DVSAERConfigReg_D_reg[Run_S] ),
        .I1(\State_DP[4]_i_3_n_0 ),
        .I2(\State_DP_reg[2]_0 ),
        .I3(\State_DP_reg[4]_0 [0]),
        .I4(\State_DP_reg[4]_0 [1]),
        .I5(\State_DP_reg[4]_0 [4]),
        .O(E));
  LUT5 #(
    .INIT(32'h0000FF08)) 
    \State_DP[4]_i_2 
       (.I0(AERSMFifoAlmostFull_AI),
        .I1(\State_DP_reg[4] ),
        .I2(TimestampResetBuffer_S),
        .I3(AERSMFifoFull_AI),
        .I4(\State_DP_reg[2]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \State_DP[4]_i_3 
       (.I0(\State_DP_reg[4] ),
        .I1(\DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ),
        .I2(\DVSAERFifoControlOut_S[ReadSide][Empty_S] ),
        .I3(AERSMFifoAlmostFull_AI),
        .I4(TimestampResetBuffer_S),
        .I5(AERSMFifoFull_AI),
        .O(\State_DP[4]_i_3_n_0 ));
  brd_testAERDVSSM_0_0_SimpleRegister \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay 
       (.LogicClk_CI(LogicClk_CI),
        .Q({\Count_DP_reg_n_0_[11] ,\Count_DP_reg_n_0_[10] ,\Count_DP_reg_n_0_[9] ,\Count_DP_reg_n_0_[8] ,\Count_DP_reg_n_0_[7] ,\Count_DP_reg_n_0_[6] ,\Count_DP_reg_n_0_[5] ,\Count_DP_reg_n_0_[4] ,\Count_DP_reg_n_0_[3] ,\Count_DP_reg_n_0_[2] ,\Count_DP_reg_n_0_[1] ,\Count_DP_reg_n_0_[0] }),
        .\State_DP_reg[3] (\State_DP_reg[3] ),
        .SyncSignalSyncFF_S_reg_rep__10(SyncSignalSyncFF_S_reg_rep__9[0]),
        .TimestampOverflowBufferOverflow_S(TimestampOverflowBufferOverflow_S),
        .TimestampOverflow_S(TimestampOverflow_S));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(\Count_DP_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S({\Count_DP_reg_n_0_[4] ,\Count_DP_reg_n_0_[3] ,\Count_DP_reg_n_0_[2] ,\Count_DP_reg_n_0_[1] }));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S({\Count_DP_reg_n_0_[8] ,\Count_DP_reg_n_0_[7] ,\Count_DP_reg_n_0_[6] ,\Count_DP_reg_n_0_[5] }));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({NLW_plusOp_carry__1_CO_UNCONNECTED[3:2],plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__1_O_UNCONNECTED[3],plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S({1'b0,\Count_DP_reg_n_0_[11] ,\Count_DP_reg_n_0_[10] ,\Count_DP_reg_n_0_[9] }));
endmodule

(* ORIG_REF_NAME = "ContinuousCounter" *) 
module brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1
   (E,
    StatisticsEventsRow_SN,
    D,
    DVSAERAckReg_SB,
    \FSM_sequential_State_DP_reg[2] ,
    \FSM_sequential_State_DP_reg[1] ,
    \FSM_sequential_State_DP_reg[0] ,
    \FSM_sequential_State_DP_reg[0]_0 ,
    \FSM_sequential_State_DP_reg[1]_0 ,
    \FSM_sequential_State_DP_reg[0]_1 ,
    out,
    \FSM_sequential_State_DP_reg[2]_0 ,
    \DVSAERConfigReg_D_reg[Run_S] ,
    SyncSignalSyncFF_S_reg,
    DVSAERReq_ABI,
    State_DN__0,
    in0,
    \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep);
  output [0:0]E;
  output StatisticsEventsRow_SN;
  output [0:0]D;
  output DVSAERAckReg_SB;
  output \FSM_sequential_State_DP_reg[2] ;
  output \FSM_sequential_State_DP_reg[1] ;
  output \FSM_sequential_State_DP_reg[0] ;
  input \FSM_sequential_State_DP_reg[0]_0 ;
  input \FSM_sequential_State_DP_reg[1]_0 ;
  input \FSM_sequential_State_DP_reg[0]_1 ;
  input [2:0]out;
  input \FSM_sequential_State_DP_reg[2]_0 ;
  input \DVSAERConfigReg_D_reg[Run_S] ;
  input SyncSignalSyncFF_S_reg;
  input DVSAERReq_ABI;
  input [1:0]State_DN__0;
  input [2:0]in0;
  input \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep;

  wire AckCount_S;
  wire [3:1]Count_DN;
  wire [3:0]Count_DP;
  wire \Count_DP[0]_i_1__7_n_0 ;
  wire \Count_DP[2]_i_2_n_0 ;
  wire \Count_DP[3]_i_3_n_0 ;
  wire \Count_DP[3]_i_4_n_0 ;
  wire [0:0]D;
  wire DVSAERAckReg_SB;
  wire DVSAERAck_SBO_i_2_n_0;
  wire \DVSAERConfigReg_D_reg[Run_S] ;
  wire \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ;
  wire DVSAERReq_ABI;
  wire [0:0]E;
  wire \FSM_sequential_State_DP[2]_i_3__0_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_4__0_n_0 ;
  wire \FSM_sequential_State_DP_reg[0] ;
  wire \FSM_sequential_State_DP_reg[0]_0 ;
  wire \FSM_sequential_State_DP_reg[0]_1 ;
  wire \FSM_sequential_State_DP_reg[1] ;
  wire \FSM_sequential_State_DP_reg[1]_0 ;
  wire \FSM_sequential_State_DP_reg[2] ;
  wire \FSM_sequential_State_DP_reg[2]_0 ;
  wire LogicClk_CI;
  wire [1:0]State_DN__0;
  wire StatisticsEventsRow_SN;
  wire SyncSignalSyncFF_S_reg;
  wire [0:0]SyncSignalSyncFF_S_reg_rep;
  wire [2:0]in0;
  wire [2:0]out;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_DP[0]_i_1__7 
       (.I0(\Count_DP[3]_i_3_n_0 ),
        .I1(Count_DP[0]),
        .O(\Count_DP[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \Count_DP[1]_i_1__1 
       (.I0(\Count_DP[3]_i_3_n_0 ),
        .I1(Count_DP[1]),
        .I2(Count_DP[0]),
        .O(Count_DN[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \Count_DP[2]_i_1__0 
       (.I0(Count_DP[0]),
        .I1(Count_DP[1]),
        .I2(Count_DP[2]),
        .I3(\Count_DP[2]_i_2_n_0 ),
        .O(Count_DN[2]));
  LUT6 #(
    .INIT(64'h0E0AF0A0FFFFFFFF)) 
    \Count_DP[2]_i_2 
       (.I0(Count_DP[3]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(Count_DP[2]),
        .I4(out[1]),
        .I5(\Count_DP[3]_i_4_n_0 ),
        .O(\Count_DP[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6066)) 
    \Count_DP[3]_i_1__0 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(DVSAERReq_ABI),
        .I3(out[0]),
        .O(AckCount_S));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \Count_DP[3]_i_2 
       (.I0(\Count_DP[3]_i_3_n_0 ),
        .I1(Count_DP[1]),
        .I2(Count_DP[0]),
        .I3(Count_DP[2]),
        .I4(Count_DP[3]),
        .O(Count_DN[3]));
  LUT6 #(
    .INIT(64'h88228822CE3BCEBB)) 
    \Count_DP[3]_i_3 
       (.I0(\Count_DP[3]_i_4_n_0 ),
        .I1(out[1]),
        .I2(Count_DP[2]),
        .I3(out[2]),
        .I4(out[0]),
        .I5(Count_DP[3]),
        .O(\Count_DP[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5105F10FF10FFD0F)) 
    \Count_DP[3]_i_4 
       (.I0(Count_DP[2]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(Count_DP[0]),
        .I5(Count_DP[1]),
        .O(\Count_DP[3]_i_4_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(AckCount_S),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP[0]_i_1__7_n_0 ),
        .Q(Count_DP[0]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(AckCount_S),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(Count_DN[1]),
        .Q(Count_DP[1]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(AckCount_S),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(Count_DN[2]),
        .Q(Count_DP[2]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(AckCount_S),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(Count_DN[3]),
        .Q(Count_DP[3]));
  LUT2 #(
    .INIT(4'h8)) 
    DVSAERAck_SBO_i_1
       (.I0(DVSAERAck_SBO_i_2_n_0),
        .I1(\FSM_sequential_State_DP_reg[2]_0 ),
        .O(DVSAERAckReg_SB));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hAA3838FF)) 
    DVSAERAck_SBO_i_2
       (.I0(DVSAERReq_ABI),
        .I1(out[0]),
        .I2(\Count_DP[3]_i_3_n_0 ),
        .I3(out[1]),
        .I4(out[2]),
        .O(DVSAERAck_SBO_i_2_n_0));
  LUT6 #(
    .INIT(64'h0551FFFF05510000)) 
    \FSM_sequential_State_DP[0]_i_1__2 
       (.I0(out[0]),
        .I1(\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ),
        .I2(out[2]),
        .I3(out[1]),
        .I4(\FSM_sequential_State_DP[2]_i_3__0_n_0 ),
        .I5(in0[0]),
        .O(\FSM_sequential_State_DP_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_State_DP[1]_i_1__1 
       (.I0(State_DN__0[0]),
        .I1(\FSM_sequential_State_DP[2]_i_3__0_n_0 ),
        .I2(in0[1]),
        .O(\FSM_sequential_State_DP_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_State_DP[2]_i_1__0 
       (.I0(State_DN__0[1]),
        .I1(\FSM_sequential_State_DP[2]_i_3__0_n_0 ),
        .I2(in0[2]),
        .O(\FSM_sequential_State_DP_reg[2] ));
  LUT6 #(
    .INIT(64'hF9F9F9E871717160)) 
    \FSM_sequential_State_DP[2]_i_3__0 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(\FSM_sequential_State_DP[2]_i_4__0_n_0 ),
        .I3(\DVSAERConfigReg_D_reg[Run_S] ),
        .I4(out[0]),
        .I5(SyncSignalSyncFF_S_reg),
        .O(\FSM_sequential_State_DP[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BA00FFAA)) 
    \FSM_sequential_State_DP[2]_i_4__0 
       (.I0(Count_DP[3]),
        .I1(\FSM_sequential_State_DP_reg[0]_0 ),
        .I2(Count_DP[2]),
        .I3(\FSM_sequential_State_DP_reg[1]_0 ),
        .I4(\Count_DP[3]_i_4_n_0 ),
        .I5(\FSM_sequential_State_DP_reg[0]_1 ),
        .O(\FSM_sequential_State_DP[2]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \Output_SO[0]_i_1__4 
       (.I0(out[0]),
        .I1(\Count_DP[3]_i_3_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .O(StatisticsEventsRow_SN));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    \Output_SO[13]_i_1__0 
       (.I0(out[0]),
        .I1(\Count_DP[3]_i_3_n_0 ),
        .I2(out[2]),
        .I3(out[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \Output_SO[13]_i_2__0 
       (.I0(out[0]),
        .I1(\Count_DP[3]_i_3_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter
   (D,
    S,
    NOTMultiplexerConfigReg_DRun_S,
    O,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__2,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ,
    SyncSignalSyncFF_S_reg_rep__1,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ,
    SyncSignalSyncFF_S_reg_rep__9,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_8 );
  output [39:0]D;
  output [0:0]S;
  input NOTMultiplexerConfigReg_DRun_S;
  input [3:0]O;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__2;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ;
  input [0:0]SyncSignalSyncFF_S_reg_rep__1;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ;
  input [0:0]SyncSignalSyncFF_S_reg_rep__9;
  input \DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ;

  wire [39:0]D;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ;
  wire \DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ;
  wire LogicClk_CI;
  wire NOTMultiplexerConfigReg_DRun_S;
  wire [3:0]O;
  wire [0:0]S;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__1;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__2;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__9;

  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_6 
       (.I0(D[0]),
        .I1(\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ),
        .O(S));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(O[0]),
        .Q(D[0]));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [2]),
        .Q(D[10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [3]),
        .Q(D[11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [0]),
        .Q(D[12]));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [1]),
        .Q(D[13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [2]),
        .Q(D[14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [3]),
        .Q(D[15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [0]),
        .Q(D[16]));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [1]),
        .Q(D[17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [2]),
        .Q(D[18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [3]),
        .Q(D[19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(O[1]),
        .Q(D[1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [0]),
        .Q(D[20]));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [1]),
        .Q(D[21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [2]),
        .Q(D[22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [3]),
        .Q(D[23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [0]),
        .Q(D[24]));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [1]),
        .Q(D[25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [2]),
        .Q(D[26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [3]),
        .Q(D[27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [0]),
        .Q(D[28]));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [1]),
        .Q(D[29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(O[2]),
        .Q(D[2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [2]),
        .Q(D[30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [3]),
        .Q(D[31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [0]),
        .Q(D[32]));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [1]),
        .Q(D[33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [2]),
        .Q(D[34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [3]),
        .Q(D[35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [0]),
        .Q(D[36]));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [1]),
        .Q(D[37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [2]),
        .Q(D[38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [3]),
        .Q(D[39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(O[3]),
        .Q(D[3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [0]),
        .Q(D[4]));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [1]),
        .Q(D[5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [2]),
        .Q(D[6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [3]),
        .Q(D[7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [0]),
        .Q(D[8]));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [1]),
        .Q(D[9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter_15
   (\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] ,
    \Output_SO_reg[0] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep,
    SyncSignalSyncFF_S_reg_rep__0,
    DI);
  output [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] ;
  input \Output_SO_reg[0] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep;
  input [0:0]SyncSignalSyncFF_S_reg_rep__0;
  input [0:0]DI;

  wire \Count_DP[0]_i_3__4_n_0 ;
  wire \Count_DP[0]_i_4__4_n_0 ;
  wire \Count_DP[0]_i_5__1_n_0 ;
  wire \Count_DP[0]_i_6__1_n_0 ;
  wire \Count_DP[12]_i_2__4_n_0 ;
  wire \Count_DP[12]_i_3__4_n_0 ;
  wire \Count_DP[12]_i_4__4_n_0 ;
  wire \Count_DP[12]_i_5__4_n_0 ;
  wire \Count_DP[16]_i_2__4_n_0 ;
  wire \Count_DP[16]_i_3__4_n_0 ;
  wire \Count_DP[16]_i_4__4_n_0 ;
  wire \Count_DP[16]_i_5__4_n_0 ;
  wire \Count_DP[20]_i_2__4_n_0 ;
  wire \Count_DP[20]_i_3__4_n_0 ;
  wire \Count_DP[20]_i_4__4_n_0 ;
  wire \Count_DP[20]_i_5__4_n_0 ;
  wire \Count_DP[24]_i_2__4_n_0 ;
  wire \Count_DP[24]_i_3__4_n_0 ;
  wire \Count_DP[24]_i_4__4_n_0 ;
  wire \Count_DP[24]_i_5__4_n_0 ;
  wire \Count_DP[28]_i_2__4_n_0 ;
  wire \Count_DP[28]_i_3__4_n_0 ;
  wire \Count_DP[28]_i_4__4_n_0 ;
  wire \Count_DP[28]_i_5__4_n_0 ;
  wire \Count_DP[32]_i_2__4_n_0 ;
  wire \Count_DP[32]_i_3__4_n_0 ;
  wire \Count_DP[32]_i_4__4_n_0 ;
  wire \Count_DP[32]_i_5__4_n_0 ;
  wire \Count_DP[36]_i_2__4_n_0 ;
  wire \Count_DP[36]_i_3__4_n_0 ;
  wire \Count_DP[36]_i_4__4_n_0 ;
  wire \Count_DP[36]_i_5__4_n_0 ;
  wire \Count_DP[4]_i_2__4_n_0 ;
  wire \Count_DP[4]_i_3__4_n_0 ;
  wire \Count_DP[4]_i_4__4_n_0 ;
  wire \Count_DP[4]_i_5__4_n_0 ;
  wire \Count_DP[8]_i_2__4_n_0 ;
  wire \Count_DP[8]_i_3__4_n_0 ;
  wire \Count_DP[8]_i_4__4_n_0 ;
  wire \Count_DP[8]_i_5__4_n_0 ;
  wire \Count_DP_reg[0]_i_2__1_n_0 ;
  wire \Count_DP_reg[0]_i_2__1_n_1 ;
  wire \Count_DP_reg[0]_i_2__1_n_2 ;
  wire \Count_DP_reg[0]_i_2__1_n_3 ;
  wire \Count_DP_reg[0]_i_2__1_n_4 ;
  wire \Count_DP_reg[0]_i_2__1_n_5 ;
  wire \Count_DP_reg[0]_i_2__1_n_6 ;
  wire \Count_DP_reg[0]_i_2__1_n_7 ;
  wire \Count_DP_reg[12]_i_1__4_n_0 ;
  wire \Count_DP_reg[12]_i_1__4_n_1 ;
  wire \Count_DP_reg[12]_i_1__4_n_2 ;
  wire \Count_DP_reg[12]_i_1__4_n_3 ;
  wire \Count_DP_reg[12]_i_1__4_n_4 ;
  wire \Count_DP_reg[12]_i_1__4_n_5 ;
  wire \Count_DP_reg[12]_i_1__4_n_6 ;
  wire \Count_DP_reg[12]_i_1__4_n_7 ;
  wire \Count_DP_reg[16]_i_1__4_n_0 ;
  wire \Count_DP_reg[16]_i_1__4_n_1 ;
  wire \Count_DP_reg[16]_i_1__4_n_2 ;
  wire \Count_DP_reg[16]_i_1__4_n_3 ;
  wire \Count_DP_reg[16]_i_1__4_n_4 ;
  wire \Count_DP_reg[16]_i_1__4_n_5 ;
  wire \Count_DP_reg[16]_i_1__4_n_6 ;
  wire \Count_DP_reg[16]_i_1__4_n_7 ;
  wire \Count_DP_reg[20]_i_1__4_n_0 ;
  wire \Count_DP_reg[20]_i_1__4_n_1 ;
  wire \Count_DP_reg[20]_i_1__4_n_2 ;
  wire \Count_DP_reg[20]_i_1__4_n_3 ;
  wire \Count_DP_reg[20]_i_1__4_n_4 ;
  wire \Count_DP_reg[20]_i_1__4_n_5 ;
  wire \Count_DP_reg[20]_i_1__4_n_6 ;
  wire \Count_DP_reg[20]_i_1__4_n_7 ;
  wire \Count_DP_reg[24]_i_1__4_n_0 ;
  wire \Count_DP_reg[24]_i_1__4_n_1 ;
  wire \Count_DP_reg[24]_i_1__4_n_2 ;
  wire \Count_DP_reg[24]_i_1__4_n_3 ;
  wire \Count_DP_reg[24]_i_1__4_n_4 ;
  wire \Count_DP_reg[24]_i_1__4_n_5 ;
  wire \Count_DP_reg[24]_i_1__4_n_6 ;
  wire \Count_DP_reg[24]_i_1__4_n_7 ;
  wire \Count_DP_reg[28]_i_1__4_n_0 ;
  wire \Count_DP_reg[28]_i_1__4_n_1 ;
  wire \Count_DP_reg[28]_i_1__4_n_2 ;
  wire \Count_DP_reg[28]_i_1__4_n_3 ;
  wire \Count_DP_reg[28]_i_1__4_n_4 ;
  wire \Count_DP_reg[28]_i_1__4_n_5 ;
  wire \Count_DP_reg[28]_i_1__4_n_6 ;
  wire \Count_DP_reg[28]_i_1__4_n_7 ;
  wire \Count_DP_reg[32]_i_1__4_n_0 ;
  wire \Count_DP_reg[32]_i_1__4_n_1 ;
  wire \Count_DP_reg[32]_i_1__4_n_2 ;
  wire \Count_DP_reg[32]_i_1__4_n_3 ;
  wire \Count_DP_reg[32]_i_1__4_n_4 ;
  wire \Count_DP_reg[32]_i_1__4_n_5 ;
  wire \Count_DP_reg[32]_i_1__4_n_6 ;
  wire \Count_DP_reg[32]_i_1__4_n_7 ;
  wire \Count_DP_reg[36]_i_1__4_n_1 ;
  wire \Count_DP_reg[36]_i_1__4_n_2 ;
  wire \Count_DP_reg[36]_i_1__4_n_3 ;
  wire \Count_DP_reg[36]_i_1__4_n_4 ;
  wire \Count_DP_reg[36]_i_1__4_n_5 ;
  wire \Count_DP_reg[36]_i_1__4_n_6 ;
  wire \Count_DP_reg[36]_i_1__4_n_7 ;
  wire \Count_DP_reg[4]_i_1__4_n_0 ;
  wire \Count_DP_reg[4]_i_1__4_n_1 ;
  wire \Count_DP_reg[4]_i_1__4_n_2 ;
  wire \Count_DP_reg[4]_i_1__4_n_3 ;
  wire \Count_DP_reg[4]_i_1__4_n_4 ;
  wire \Count_DP_reg[4]_i_1__4_n_5 ;
  wire \Count_DP_reg[4]_i_1__4_n_6 ;
  wire \Count_DP_reg[4]_i_1__4_n_7 ;
  wire \Count_DP_reg[8]_i_1__4_n_0 ;
  wire \Count_DP_reg[8]_i_1__4_n_1 ;
  wire \Count_DP_reg[8]_i_1__4_n_2 ;
  wire \Count_DP_reg[8]_i_1__4_n_3 ;
  wire \Count_DP_reg[8]_i_1__4_n_4 ;
  wire \Count_DP_reg[8]_i_1__4_n_5 ;
  wire \Count_DP_reg[8]_i_1__4_n_6 ;
  wire \Count_DP_reg[8]_i_1__4_n_7 ;
  wire [0:0]DI;
  wire [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] ;
  wire LogicClk_CI;
  wire \Output_SO_reg[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__0;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1__4_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [3]),
        .O(\Count_DP[0]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [2]),
        .O(\Count_DP[0]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_5__1 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [1]),
        .O(\Count_DP[0]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_6__1 
       (.I0(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [0]),
        .I1(DI),
        .O(\Count_DP[0]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [15]),
        .O(\Count_DP[12]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [14]),
        .O(\Count_DP[12]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [13]),
        .O(\Count_DP[12]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [12]),
        .O(\Count_DP[12]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [19]),
        .O(\Count_DP[16]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [18]),
        .O(\Count_DP[16]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [17]),
        .O(\Count_DP[16]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [16]),
        .O(\Count_DP[16]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [23]),
        .O(\Count_DP[20]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [22]),
        .O(\Count_DP[20]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [21]),
        .O(\Count_DP[20]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [20]),
        .O(\Count_DP[20]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [27]),
        .O(\Count_DP[24]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [26]),
        .O(\Count_DP[24]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [25]),
        .O(\Count_DP[24]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [24]),
        .O(\Count_DP[24]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [31]),
        .O(\Count_DP[28]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [30]),
        .O(\Count_DP[28]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [29]),
        .O(\Count_DP[28]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [28]),
        .O(\Count_DP[28]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [35]),
        .O(\Count_DP[32]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [34]),
        .O(\Count_DP[32]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [33]),
        .O(\Count_DP[32]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [32]),
        .O(\Count_DP[32]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [39]),
        .O(\Count_DP[36]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [38]),
        .O(\Count_DP[36]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [37]),
        .O(\Count_DP[36]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [36]),
        .O(\Count_DP[36]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [7]),
        .O(\Count_DP[4]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [6]),
        .O(\Count_DP[4]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [5]),
        .O(\Count_DP[4]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [4]),
        .O(\Count_DP[4]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [11]),
        .O(\Count_DP[8]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [10]),
        .O(\Count_DP[8]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [9]),
        .O(\Count_DP[8]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5__4 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [8]),
        .O(\Count_DP[8]_i_5__4_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[0]_i_2__1_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [0]));
  CARRY4 \Count_DP_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_2__1_n_0 ,\Count_DP_reg[0]_i_2__1_n_1 ,\Count_DP_reg[0]_i_2__1_n_2 ,\Count_DP_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({\Count_DP_reg[0]_i_2__1_n_4 ,\Count_DP_reg[0]_i_2__1_n_5 ,\Count_DP_reg[0]_i_2__1_n_6 ,\Count_DP_reg[0]_i_2__1_n_7 }),
        .S({\Count_DP[0]_i_3__4_n_0 ,\Count_DP[0]_i_4__4_n_0 ,\Count_DP[0]_i_5__1_n_0 ,\Count_DP[0]_i_6__1_n_0 }));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[8]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[8]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[12]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [12]));
  CARRY4 \Count_DP_reg[12]_i_1__4 
       (.CI(\Count_DP_reg[8]_i_1__4_n_0 ),
        .CO({\Count_DP_reg[12]_i_1__4_n_0 ,\Count_DP_reg[12]_i_1__4_n_1 ,\Count_DP_reg[12]_i_1__4_n_2 ,\Count_DP_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[12]_i_1__4_n_4 ,\Count_DP_reg[12]_i_1__4_n_5 ,\Count_DP_reg[12]_i_1__4_n_6 ,\Count_DP_reg[12]_i_1__4_n_7 }),
        .S({\Count_DP[12]_i_2__4_n_0 ,\Count_DP[12]_i_3__4_n_0 ,\Count_DP[12]_i_4__4_n_0 ,\Count_DP[12]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[12]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[12]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[12]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[16]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [16]));
  CARRY4 \Count_DP_reg[16]_i_1__4 
       (.CI(\Count_DP_reg[12]_i_1__4_n_0 ),
        .CO({\Count_DP_reg[16]_i_1__4_n_0 ,\Count_DP_reg[16]_i_1__4_n_1 ,\Count_DP_reg[16]_i_1__4_n_2 ,\Count_DP_reg[16]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[16]_i_1__4_n_4 ,\Count_DP_reg[16]_i_1__4_n_5 ,\Count_DP_reg[16]_i_1__4_n_6 ,\Count_DP_reg[16]_i_1__4_n_7 }),
        .S({\Count_DP[16]_i_2__4_n_0 ,\Count_DP[16]_i_3__4_n_0 ,\Count_DP[16]_i_4__4_n_0 ,\Count_DP[16]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[16]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[16]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[16]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[0]_i_2__1_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[20]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [20]));
  CARRY4 \Count_DP_reg[20]_i_1__4 
       (.CI(\Count_DP_reg[16]_i_1__4_n_0 ),
        .CO({\Count_DP_reg[20]_i_1__4_n_0 ,\Count_DP_reg[20]_i_1__4_n_1 ,\Count_DP_reg[20]_i_1__4_n_2 ,\Count_DP_reg[20]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[20]_i_1__4_n_4 ,\Count_DP_reg[20]_i_1__4_n_5 ,\Count_DP_reg[20]_i_1__4_n_6 ,\Count_DP_reg[20]_i_1__4_n_7 }),
        .S({\Count_DP[20]_i_2__4_n_0 ,\Count_DP[20]_i_3__4_n_0 ,\Count_DP[20]_i_4__4_n_0 ,\Count_DP[20]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[20]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[20]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[20]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[24]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [24]));
  CARRY4 \Count_DP_reg[24]_i_1__4 
       (.CI(\Count_DP_reg[20]_i_1__4_n_0 ),
        .CO({\Count_DP_reg[24]_i_1__4_n_0 ,\Count_DP_reg[24]_i_1__4_n_1 ,\Count_DP_reg[24]_i_1__4_n_2 ,\Count_DP_reg[24]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[24]_i_1__4_n_4 ,\Count_DP_reg[24]_i_1__4_n_5 ,\Count_DP_reg[24]_i_1__4_n_6 ,\Count_DP_reg[24]_i_1__4_n_7 }),
        .S({\Count_DP[24]_i_2__4_n_0 ,\Count_DP[24]_i_3__4_n_0 ,\Count_DP[24]_i_4__4_n_0 ,\Count_DP[24]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[24]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[24]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[24]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[28]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [28]));
  CARRY4 \Count_DP_reg[28]_i_1__4 
       (.CI(\Count_DP_reg[24]_i_1__4_n_0 ),
        .CO({\Count_DP_reg[28]_i_1__4_n_0 ,\Count_DP_reg[28]_i_1__4_n_1 ,\Count_DP_reg[28]_i_1__4_n_2 ,\Count_DP_reg[28]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[28]_i_1__4_n_4 ,\Count_DP_reg[28]_i_1__4_n_5 ,\Count_DP_reg[28]_i_1__4_n_6 ,\Count_DP_reg[28]_i_1__4_n_7 }),
        .S({\Count_DP[28]_i_2__4_n_0 ,\Count_DP[28]_i_3__4_n_0 ,\Count_DP[28]_i_4__4_n_0 ,\Count_DP[28]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[28]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[0]_i_2__1_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[28]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[28]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[32]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [32]));
  CARRY4 \Count_DP_reg[32]_i_1__4 
       (.CI(\Count_DP_reg[28]_i_1__4_n_0 ),
        .CO({\Count_DP_reg[32]_i_1__4_n_0 ,\Count_DP_reg[32]_i_1__4_n_1 ,\Count_DP_reg[32]_i_1__4_n_2 ,\Count_DP_reg[32]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[32]_i_1__4_n_4 ,\Count_DP_reg[32]_i_1__4_n_5 ,\Count_DP_reg[32]_i_1__4_n_6 ,\Count_DP_reg[32]_i_1__4_n_7 }),
        .S({\Count_DP[32]_i_2__4_n_0 ,\Count_DP[32]_i_3__4_n_0 ,\Count_DP[32]_i_4__4_n_0 ,\Count_DP[32]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[32]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[32]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[32]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[36]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [36]));
  CARRY4 \Count_DP_reg[36]_i_1__4 
       (.CI(\Count_DP_reg[32]_i_1__4_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1__4_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1__4_n_1 ,\Count_DP_reg[36]_i_1__4_n_2 ,\Count_DP_reg[36]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[36]_i_1__4_n_4 ,\Count_DP_reg[36]_i_1__4_n_5 ,\Count_DP_reg[36]_i_1__4_n_6 ,\Count_DP_reg[36]_i_1__4_n_7 }),
        .S({\Count_DP[36]_i_2__4_n_0 ,\Count_DP[36]_i_3__4_n_0 ,\Count_DP[36]_i_4__4_n_0 ,\Count_DP[36]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[36]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[36]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Count_DP_reg[36]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[0]_i_2__1_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[4]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [4]));
  CARRY4 \Count_DP_reg[4]_i_1__4 
       (.CI(\Count_DP_reg[0]_i_2__1_n_0 ),
        .CO({\Count_DP_reg[4]_i_1__4_n_0 ,\Count_DP_reg[4]_i_1__4_n_1 ,\Count_DP_reg[4]_i_1__4_n_2 ,\Count_DP_reg[4]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[4]_i_1__4_n_4 ,\Count_DP_reg[4]_i_1__4_n_5 ,\Count_DP_reg[4]_i_1__4_n_6 ,\Count_DP_reg[4]_i_1__4_n_7 }),
        .S({\Count_DP[4]_i_2__4_n_0 ,\Count_DP[4]_i_3__4_n_0 ,\Count_DP[4]_i_4__4_n_0 ,\Count_DP[4]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[4]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[4]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[4]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[8]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [8]));
  CARRY4 \Count_DP_reg[8]_i_1__4 
       (.CI(\Count_DP_reg[4]_i_1__4_n_0 ),
        .CO({\Count_DP_reg[8]_i_1__4_n_0 ,\Count_DP_reg[8]_i_1__4_n_1 ,\Count_DP_reg[8]_i_1__4_n_2 ,\Count_DP_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[8]_i_1__4_n_4 ,\Count_DP_reg[8]_i_1__4_n_5 ,\Count_DP_reg[8]_i_1__4_n_6 ,\Count_DP_reg[8]_i_1__4_n_7 }),
        .S({\Count_DP[8]_i_2__4_n_0 ,\Count_DP[8]_i_3__4_n_0 ,\Count_DP[8]_i_4__4_n_0 ,\Count_DP[8]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[8]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] [9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter_17
   (\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] ,
    \Output_SO_reg[0] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__3,
    DI);
  output [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] ;
  input \Output_SO_reg[0] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__3;
  input [0:0]DI;

  wire \Count_DP[0]_i_3__5_n_0 ;
  wire \Count_DP[0]_i_4__5_n_0 ;
  wire \Count_DP[0]_i_5__2_n_0 ;
  wire \Count_DP[0]_i_6__2_n_0 ;
  wire \Count_DP[12]_i_2__5_n_0 ;
  wire \Count_DP[12]_i_3__5_n_0 ;
  wire \Count_DP[12]_i_4__5_n_0 ;
  wire \Count_DP[12]_i_5__5_n_0 ;
  wire \Count_DP[16]_i_2__5_n_0 ;
  wire \Count_DP[16]_i_3__5_n_0 ;
  wire \Count_DP[16]_i_4__5_n_0 ;
  wire \Count_DP[16]_i_5__5_n_0 ;
  wire \Count_DP[20]_i_2__5_n_0 ;
  wire \Count_DP[20]_i_3__5_n_0 ;
  wire \Count_DP[20]_i_4__5_n_0 ;
  wire \Count_DP[20]_i_5__5_n_0 ;
  wire \Count_DP[24]_i_2__5_n_0 ;
  wire \Count_DP[24]_i_3__5_n_0 ;
  wire \Count_DP[24]_i_4__5_n_0 ;
  wire \Count_DP[24]_i_5__5_n_0 ;
  wire \Count_DP[28]_i_2__5_n_0 ;
  wire \Count_DP[28]_i_3__5_n_0 ;
  wire \Count_DP[28]_i_4__5_n_0 ;
  wire \Count_DP[28]_i_5__5_n_0 ;
  wire \Count_DP[32]_i_2__5_n_0 ;
  wire \Count_DP[32]_i_3__5_n_0 ;
  wire \Count_DP[32]_i_4__5_n_0 ;
  wire \Count_DP[32]_i_5__5_n_0 ;
  wire \Count_DP[36]_i_2__5_n_0 ;
  wire \Count_DP[36]_i_3__5_n_0 ;
  wire \Count_DP[36]_i_4__5_n_0 ;
  wire \Count_DP[36]_i_5__5_n_0 ;
  wire \Count_DP[4]_i_2__5_n_0 ;
  wire \Count_DP[4]_i_3__5_n_0 ;
  wire \Count_DP[4]_i_4__5_n_0 ;
  wire \Count_DP[4]_i_5__5_n_0 ;
  wire \Count_DP[8]_i_2__5_n_0 ;
  wire \Count_DP[8]_i_3__5_n_0 ;
  wire \Count_DP[8]_i_4__5_n_0 ;
  wire \Count_DP[8]_i_5__5_n_0 ;
  wire \Count_DP_reg[0]_i_2__2_n_0 ;
  wire \Count_DP_reg[0]_i_2__2_n_1 ;
  wire \Count_DP_reg[0]_i_2__2_n_2 ;
  wire \Count_DP_reg[0]_i_2__2_n_3 ;
  wire \Count_DP_reg[0]_i_2__2_n_4 ;
  wire \Count_DP_reg[0]_i_2__2_n_5 ;
  wire \Count_DP_reg[0]_i_2__2_n_6 ;
  wire \Count_DP_reg[0]_i_2__2_n_7 ;
  wire \Count_DP_reg[12]_i_1__5_n_0 ;
  wire \Count_DP_reg[12]_i_1__5_n_1 ;
  wire \Count_DP_reg[12]_i_1__5_n_2 ;
  wire \Count_DP_reg[12]_i_1__5_n_3 ;
  wire \Count_DP_reg[12]_i_1__5_n_4 ;
  wire \Count_DP_reg[12]_i_1__5_n_5 ;
  wire \Count_DP_reg[12]_i_1__5_n_6 ;
  wire \Count_DP_reg[12]_i_1__5_n_7 ;
  wire \Count_DP_reg[16]_i_1__5_n_0 ;
  wire \Count_DP_reg[16]_i_1__5_n_1 ;
  wire \Count_DP_reg[16]_i_1__5_n_2 ;
  wire \Count_DP_reg[16]_i_1__5_n_3 ;
  wire \Count_DP_reg[16]_i_1__5_n_4 ;
  wire \Count_DP_reg[16]_i_1__5_n_5 ;
  wire \Count_DP_reg[16]_i_1__5_n_6 ;
  wire \Count_DP_reg[16]_i_1__5_n_7 ;
  wire \Count_DP_reg[20]_i_1__5_n_0 ;
  wire \Count_DP_reg[20]_i_1__5_n_1 ;
  wire \Count_DP_reg[20]_i_1__5_n_2 ;
  wire \Count_DP_reg[20]_i_1__5_n_3 ;
  wire \Count_DP_reg[20]_i_1__5_n_4 ;
  wire \Count_DP_reg[20]_i_1__5_n_5 ;
  wire \Count_DP_reg[20]_i_1__5_n_6 ;
  wire \Count_DP_reg[20]_i_1__5_n_7 ;
  wire \Count_DP_reg[24]_i_1__5_n_0 ;
  wire \Count_DP_reg[24]_i_1__5_n_1 ;
  wire \Count_DP_reg[24]_i_1__5_n_2 ;
  wire \Count_DP_reg[24]_i_1__5_n_3 ;
  wire \Count_DP_reg[24]_i_1__5_n_4 ;
  wire \Count_DP_reg[24]_i_1__5_n_5 ;
  wire \Count_DP_reg[24]_i_1__5_n_6 ;
  wire \Count_DP_reg[24]_i_1__5_n_7 ;
  wire \Count_DP_reg[28]_i_1__5_n_0 ;
  wire \Count_DP_reg[28]_i_1__5_n_1 ;
  wire \Count_DP_reg[28]_i_1__5_n_2 ;
  wire \Count_DP_reg[28]_i_1__5_n_3 ;
  wire \Count_DP_reg[28]_i_1__5_n_4 ;
  wire \Count_DP_reg[28]_i_1__5_n_5 ;
  wire \Count_DP_reg[28]_i_1__5_n_6 ;
  wire \Count_DP_reg[28]_i_1__5_n_7 ;
  wire \Count_DP_reg[32]_i_1__5_n_0 ;
  wire \Count_DP_reg[32]_i_1__5_n_1 ;
  wire \Count_DP_reg[32]_i_1__5_n_2 ;
  wire \Count_DP_reg[32]_i_1__5_n_3 ;
  wire \Count_DP_reg[32]_i_1__5_n_4 ;
  wire \Count_DP_reg[32]_i_1__5_n_5 ;
  wire \Count_DP_reg[32]_i_1__5_n_6 ;
  wire \Count_DP_reg[32]_i_1__5_n_7 ;
  wire \Count_DP_reg[36]_i_1__5_n_1 ;
  wire \Count_DP_reg[36]_i_1__5_n_2 ;
  wire \Count_DP_reg[36]_i_1__5_n_3 ;
  wire \Count_DP_reg[36]_i_1__5_n_4 ;
  wire \Count_DP_reg[36]_i_1__5_n_5 ;
  wire \Count_DP_reg[36]_i_1__5_n_6 ;
  wire \Count_DP_reg[36]_i_1__5_n_7 ;
  wire \Count_DP_reg[4]_i_1__5_n_0 ;
  wire \Count_DP_reg[4]_i_1__5_n_1 ;
  wire \Count_DP_reg[4]_i_1__5_n_2 ;
  wire \Count_DP_reg[4]_i_1__5_n_3 ;
  wire \Count_DP_reg[4]_i_1__5_n_4 ;
  wire \Count_DP_reg[4]_i_1__5_n_5 ;
  wire \Count_DP_reg[4]_i_1__5_n_6 ;
  wire \Count_DP_reg[4]_i_1__5_n_7 ;
  wire \Count_DP_reg[8]_i_1__5_n_0 ;
  wire \Count_DP_reg[8]_i_1__5_n_1 ;
  wire \Count_DP_reg[8]_i_1__5_n_2 ;
  wire \Count_DP_reg[8]_i_1__5_n_3 ;
  wire \Count_DP_reg[8]_i_1__5_n_4 ;
  wire \Count_DP_reg[8]_i_1__5_n_5 ;
  wire \Count_DP_reg[8]_i_1__5_n_6 ;
  wire \Count_DP_reg[8]_i_1__5_n_7 ;
  wire [0:0]DI;
  wire [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] ;
  wire LogicClk_CI;
  wire \Output_SO_reg[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__3;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1__5_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [3]),
        .O(\Count_DP[0]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [2]),
        .O(\Count_DP[0]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_5__2 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [1]),
        .O(\Count_DP[0]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_6__2 
       (.I0(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [0]),
        .I1(DI),
        .O(\Count_DP[0]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [15]),
        .O(\Count_DP[12]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [14]),
        .O(\Count_DP[12]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [13]),
        .O(\Count_DP[12]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [12]),
        .O(\Count_DP[12]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [19]),
        .O(\Count_DP[16]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [18]),
        .O(\Count_DP[16]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [17]),
        .O(\Count_DP[16]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [16]),
        .O(\Count_DP[16]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [23]),
        .O(\Count_DP[20]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [22]),
        .O(\Count_DP[20]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [21]),
        .O(\Count_DP[20]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [20]),
        .O(\Count_DP[20]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [27]),
        .O(\Count_DP[24]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [26]),
        .O(\Count_DP[24]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [25]),
        .O(\Count_DP[24]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [24]),
        .O(\Count_DP[24]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [31]),
        .O(\Count_DP[28]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [30]),
        .O(\Count_DP[28]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [29]),
        .O(\Count_DP[28]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [28]),
        .O(\Count_DP[28]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [35]),
        .O(\Count_DP[32]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [34]),
        .O(\Count_DP[32]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [33]),
        .O(\Count_DP[32]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [32]),
        .O(\Count_DP[32]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [39]),
        .O(\Count_DP[36]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [38]),
        .O(\Count_DP[36]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [37]),
        .O(\Count_DP[36]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [36]),
        .O(\Count_DP[36]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [7]),
        .O(\Count_DP[4]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [6]),
        .O(\Count_DP[4]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [5]),
        .O(\Count_DP[4]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [4]),
        .O(\Count_DP[4]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [11]),
        .O(\Count_DP[8]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [10]),
        .O(\Count_DP[8]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [9]),
        .O(\Count_DP[8]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5__5 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [8]),
        .O(\Count_DP[8]_i_5__5_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[0]_i_2__2_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [0]));
  CARRY4 \Count_DP_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_2__2_n_0 ,\Count_DP_reg[0]_i_2__2_n_1 ,\Count_DP_reg[0]_i_2__2_n_2 ,\Count_DP_reg[0]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({\Count_DP_reg[0]_i_2__2_n_4 ,\Count_DP_reg[0]_i_2__2_n_5 ,\Count_DP_reg[0]_i_2__2_n_6 ,\Count_DP_reg[0]_i_2__2_n_7 }),
        .S({\Count_DP[0]_i_3__5_n_0 ,\Count_DP[0]_i_4__5_n_0 ,\Count_DP[0]_i_5__2_n_0 ,\Count_DP[0]_i_6__2_n_0 }));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[8]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[8]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[12]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [12]));
  CARRY4 \Count_DP_reg[12]_i_1__5 
       (.CI(\Count_DP_reg[8]_i_1__5_n_0 ),
        .CO({\Count_DP_reg[12]_i_1__5_n_0 ,\Count_DP_reg[12]_i_1__5_n_1 ,\Count_DP_reg[12]_i_1__5_n_2 ,\Count_DP_reg[12]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[12]_i_1__5_n_4 ,\Count_DP_reg[12]_i_1__5_n_5 ,\Count_DP_reg[12]_i_1__5_n_6 ,\Count_DP_reg[12]_i_1__5_n_7 }),
        .S({\Count_DP[12]_i_2__5_n_0 ,\Count_DP[12]_i_3__5_n_0 ,\Count_DP[12]_i_4__5_n_0 ,\Count_DP[12]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[12]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[12]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[12]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[16]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [16]));
  CARRY4 \Count_DP_reg[16]_i_1__5 
       (.CI(\Count_DP_reg[12]_i_1__5_n_0 ),
        .CO({\Count_DP_reg[16]_i_1__5_n_0 ,\Count_DP_reg[16]_i_1__5_n_1 ,\Count_DP_reg[16]_i_1__5_n_2 ,\Count_DP_reg[16]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[16]_i_1__5_n_4 ,\Count_DP_reg[16]_i_1__5_n_5 ,\Count_DP_reg[16]_i_1__5_n_6 ,\Count_DP_reg[16]_i_1__5_n_7 }),
        .S({\Count_DP[16]_i_2__5_n_0 ,\Count_DP[16]_i_3__5_n_0 ,\Count_DP[16]_i_4__5_n_0 ,\Count_DP[16]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[16]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[16]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[16]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[0]_i_2__2_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[20]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [20]));
  CARRY4 \Count_DP_reg[20]_i_1__5 
       (.CI(\Count_DP_reg[16]_i_1__5_n_0 ),
        .CO({\Count_DP_reg[20]_i_1__5_n_0 ,\Count_DP_reg[20]_i_1__5_n_1 ,\Count_DP_reg[20]_i_1__5_n_2 ,\Count_DP_reg[20]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[20]_i_1__5_n_4 ,\Count_DP_reg[20]_i_1__5_n_5 ,\Count_DP_reg[20]_i_1__5_n_6 ,\Count_DP_reg[20]_i_1__5_n_7 }),
        .S({\Count_DP[20]_i_2__5_n_0 ,\Count_DP[20]_i_3__5_n_0 ,\Count_DP[20]_i_4__5_n_0 ,\Count_DP[20]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[20]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[20]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[20]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[24]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [24]));
  CARRY4 \Count_DP_reg[24]_i_1__5 
       (.CI(\Count_DP_reg[20]_i_1__5_n_0 ),
        .CO({\Count_DP_reg[24]_i_1__5_n_0 ,\Count_DP_reg[24]_i_1__5_n_1 ,\Count_DP_reg[24]_i_1__5_n_2 ,\Count_DP_reg[24]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[24]_i_1__5_n_4 ,\Count_DP_reg[24]_i_1__5_n_5 ,\Count_DP_reg[24]_i_1__5_n_6 ,\Count_DP_reg[24]_i_1__5_n_7 }),
        .S({\Count_DP[24]_i_2__5_n_0 ,\Count_DP[24]_i_3__5_n_0 ,\Count_DP[24]_i_4__5_n_0 ,\Count_DP[24]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[24]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[24]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[24]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[28]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [28]));
  CARRY4 \Count_DP_reg[28]_i_1__5 
       (.CI(\Count_DP_reg[24]_i_1__5_n_0 ),
        .CO({\Count_DP_reg[28]_i_1__5_n_0 ,\Count_DP_reg[28]_i_1__5_n_1 ,\Count_DP_reg[28]_i_1__5_n_2 ,\Count_DP_reg[28]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[28]_i_1__5_n_4 ,\Count_DP_reg[28]_i_1__5_n_5 ,\Count_DP_reg[28]_i_1__5_n_6 ,\Count_DP_reg[28]_i_1__5_n_7 }),
        .S({\Count_DP[28]_i_2__5_n_0 ,\Count_DP[28]_i_3__5_n_0 ,\Count_DP[28]_i_4__5_n_0 ,\Count_DP[28]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[28]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[0]_i_2__2_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[28]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[28]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[32]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [32]));
  CARRY4 \Count_DP_reg[32]_i_1__5 
       (.CI(\Count_DP_reg[28]_i_1__5_n_0 ),
        .CO({\Count_DP_reg[32]_i_1__5_n_0 ,\Count_DP_reg[32]_i_1__5_n_1 ,\Count_DP_reg[32]_i_1__5_n_2 ,\Count_DP_reg[32]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[32]_i_1__5_n_4 ,\Count_DP_reg[32]_i_1__5_n_5 ,\Count_DP_reg[32]_i_1__5_n_6 ,\Count_DP_reg[32]_i_1__5_n_7 }),
        .S({\Count_DP[32]_i_2__5_n_0 ,\Count_DP[32]_i_3__5_n_0 ,\Count_DP[32]_i_4__5_n_0 ,\Count_DP[32]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[32]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[32]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[32]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[36]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [36]));
  CARRY4 \Count_DP_reg[36]_i_1__5 
       (.CI(\Count_DP_reg[32]_i_1__5_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1__5_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1__5_n_1 ,\Count_DP_reg[36]_i_1__5_n_2 ,\Count_DP_reg[36]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[36]_i_1__5_n_4 ,\Count_DP_reg[36]_i_1__5_n_5 ,\Count_DP_reg[36]_i_1__5_n_6 ,\Count_DP_reg[36]_i_1__5_n_7 }),
        .S({\Count_DP[36]_i_2__5_n_0 ,\Count_DP[36]_i_3__5_n_0 ,\Count_DP[36]_i_4__5_n_0 ,\Count_DP[36]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[36]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[36]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[36]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[0]_i_2__2_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[4]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [4]));
  CARRY4 \Count_DP_reg[4]_i_1__5 
       (.CI(\Count_DP_reg[0]_i_2__2_n_0 ),
        .CO({\Count_DP_reg[4]_i_1__5_n_0 ,\Count_DP_reg[4]_i_1__5_n_1 ,\Count_DP_reg[4]_i_1__5_n_2 ,\Count_DP_reg[4]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[4]_i_1__5_n_4 ,\Count_DP_reg[4]_i_1__5_n_5 ,\Count_DP_reg[4]_i_1__5_n_6 ,\Count_DP_reg[4]_i_1__5_n_7 }),
        .S({\Count_DP[4]_i_2__5_n_0 ,\Count_DP[4]_i_3__5_n_0 ,\Count_DP[4]_i_4__5_n_0 ,\Count_DP[4]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[4]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[4]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[4]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[8]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [8]));
  CARRY4 \Count_DP_reg[8]_i_1__5 
       (.CI(\Count_DP_reg[4]_i_1__5_n_0 ),
        .CO({\Count_DP_reg[8]_i_1__5_n_0 ,\Count_DP_reg[8]_i_1__5_n_1 ,\Count_DP_reg[8]_i_1__5_n_2 ,\Count_DP_reg[8]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[8]_i_1__5_n_4 ,\Count_DP_reg[8]_i_1__5_n_5 ,\Count_DP_reg[8]_i_1__5_n_6 ,\Count_DP_reg[8]_i_1__5_n_7 }),
        .S({\Count_DP[8]_i_2__5_n_0 ,\Count_DP[8]_i_3__5_n_0 ,\Count_DP[8]_i_4__5_n_0 ,\Count_DP[8]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[8]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] [9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter_19
   (D,
    \Output_SO_reg[0] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__3,
    SyncSignalSyncFF_S_reg_rep__2,
    SyncSignalSyncFF_S_reg_rep__9,
    \DVSAERConfigReg_D_reg[Run_S]_rep );
  output [39:0]D;
  input \Output_SO_reg[0] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__3;
  input [1:0]SyncSignalSyncFF_S_reg_rep__2;
  input [0:0]SyncSignalSyncFF_S_reg_rep__9;
  input \DVSAERConfigReg_D_reg[Run_S]_rep ;

  wire \Count_DP[0]_i_3__3_n_0 ;
  wire \Count_DP[0]_i_4__3_n_0 ;
  wire \Count_DP[0]_i_5__0_n_0 ;
  wire \Count_DP[0]_i_6__0_n_0 ;
  wire \Count_DP[12]_i_2__3_n_0 ;
  wire \Count_DP[12]_i_3__3_n_0 ;
  wire \Count_DP[12]_i_4__3_n_0 ;
  wire \Count_DP[12]_i_5__3_n_0 ;
  wire \Count_DP[16]_i_2__3_n_0 ;
  wire \Count_DP[16]_i_3__3_n_0 ;
  wire \Count_DP[16]_i_4__3_n_0 ;
  wire \Count_DP[16]_i_5__3_n_0 ;
  wire \Count_DP[20]_i_2__3_n_0 ;
  wire \Count_DP[20]_i_3__3_n_0 ;
  wire \Count_DP[20]_i_4__3_n_0 ;
  wire \Count_DP[20]_i_5__3_n_0 ;
  wire \Count_DP[24]_i_2__3_n_0 ;
  wire \Count_DP[24]_i_3__3_n_0 ;
  wire \Count_DP[24]_i_4__3_n_0 ;
  wire \Count_DP[24]_i_5__3_n_0 ;
  wire \Count_DP[28]_i_2__3_n_0 ;
  wire \Count_DP[28]_i_3__3_n_0 ;
  wire \Count_DP[28]_i_4__3_n_0 ;
  wire \Count_DP[28]_i_5__3_n_0 ;
  wire \Count_DP[32]_i_2__3_n_0 ;
  wire \Count_DP[32]_i_3__3_n_0 ;
  wire \Count_DP[32]_i_4__3_n_0 ;
  wire \Count_DP[32]_i_5__3_n_0 ;
  wire \Count_DP[36]_i_2__3_n_0 ;
  wire \Count_DP[36]_i_3__3_n_0 ;
  wire \Count_DP[36]_i_4__3_n_0 ;
  wire \Count_DP[36]_i_5__3_n_0 ;
  wire \Count_DP[4]_i_2__3_n_0 ;
  wire \Count_DP[4]_i_3__3_n_0 ;
  wire \Count_DP[4]_i_4__3_n_0 ;
  wire \Count_DP[4]_i_5__3_n_0 ;
  wire \Count_DP[8]_i_2__3_n_0 ;
  wire \Count_DP[8]_i_3__3_n_0 ;
  wire \Count_DP[8]_i_4__3_n_0 ;
  wire \Count_DP[8]_i_5__3_n_0 ;
  wire \Count_DP_reg[0]_i_2__0_n_0 ;
  wire \Count_DP_reg[0]_i_2__0_n_1 ;
  wire \Count_DP_reg[0]_i_2__0_n_2 ;
  wire \Count_DP_reg[0]_i_2__0_n_3 ;
  wire \Count_DP_reg[0]_i_2__0_n_4 ;
  wire \Count_DP_reg[0]_i_2__0_n_5 ;
  wire \Count_DP_reg[0]_i_2__0_n_6 ;
  wire \Count_DP_reg[0]_i_2__0_n_7 ;
  wire \Count_DP_reg[12]_i_1__3_n_0 ;
  wire \Count_DP_reg[12]_i_1__3_n_1 ;
  wire \Count_DP_reg[12]_i_1__3_n_2 ;
  wire \Count_DP_reg[12]_i_1__3_n_3 ;
  wire \Count_DP_reg[12]_i_1__3_n_4 ;
  wire \Count_DP_reg[12]_i_1__3_n_5 ;
  wire \Count_DP_reg[12]_i_1__3_n_6 ;
  wire \Count_DP_reg[12]_i_1__3_n_7 ;
  wire \Count_DP_reg[16]_i_1__3_n_0 ;
  wire \Count_DP_reg[16]_i_1__3_n_1 ;
  wire \Count_DP_reg[16]_i_1__3_n_2 ;
  wire \Count_DP_reg[16]_i_1__3_n_3 ;
  wire \Count_DP_reg[16]_i_1__3_n_4 ;
  wire \Count_DP_reg[16]_i_1__3_n_5 ;
  wire \Count_DP_reg[16]_i_1__3_n_6 ;
  wire \Count_DP_reg[16]_i_1__3_n_7 ;
  wire \Count_DP_reg[20]_i_1__3_n_0 ;
  wire \Count_DP_reg[20]_i_1__3_n_1 ;
  wire \Count_DP_reg[20]_i_1__3_n_2 ;
  wire \Count_DP_reg[20]_i_1__3_n_3 ;
  wire \Count_DP_reg[20]_i_1__3_n_4 ;
  wire \Count_DP_reg[20]_i_1__3_n_5 ;
  wire \Count_DP_reg[20]_i_1__3_n_6 ;
  wire \Count_DP_reg[20]_i_1__3_n_7 ;
  wire \Count_DP_reg[24]_i_1__3_n_0 ;
  wire \Count_DP_reg[24]_i_1__3_n_1 ;
  wire \Count_DP_reg[24]_i_1__3_n_2 ;
  wire \Count_DP_reg[24]_i_1__3_n_3 ;
  wire \Count_DP_reg[24]_i_1__3_n_4 ;
  wire \Count_DP_reg[24]_i_1__3_n_5 ;
  wire \Count_DP_reg[24]_i_1__3_n_6 ;
  wire \Count_DP_reg[24]_i_1__3_n_7 ;
  wire \Count_DP_reg[28]_i_1__3_n_0 ;
  wire \Count_DP_reg[28]_i_1__3_n_1 ;
  wire \Count_DP_reg[28]_i_1__3_n_2 ;
  wire \Count_DP_reg[28]_i_1__3_n_3 ;
  wire \Count_DP_reg[28]_i_1__3_n_4 ;
  wire \Count_DP_reg[28]_i_1__3_n_5 ;
  wire \Count_DP_reg[28]_i_1__3_n_6 ;
  wire \Count_DP_reg[28]_i_1__3_n_7 ;
  wire \Count_DP_reg[32]_i_1__3_n_0 ;
  wire \Count_DP_reg[32]_i_1__3_n_1 ;
  wire \Count_DP_reg[32]_i_1__3_n_2 ;
  wire \Count_DP_reg[32]_i_1__3_n_3 ;
  wire \Count_DP_reg[32]_i_1__3_n_4 ;
  wire \Count_DP_reg[32]_i_1__3_n_5 ;
  wire \Count_DP_reg[32]_i_1__3_n_6 ;
  wire \Count_DP_reg[32]_i_1__3_n_7 ;
  wire \Count_DP_reg[36]_i_1__3_n_1 ;
  wire \Count_DP_reg[36]_i_1__3_n_2 ;
  wire \Count_DP_reg[36]_i_1__3_n_3 ;
  wire \Count_DP_reg[36]_i_1__3_n_4 ;
  wire \Count_DP_reg[36]_i_1__3_n_5 ;
  wire \Count_DP_reg[36]_i_1__3_n_6 ;
  wire \Count_DP_reg[36]_i_1__3_n_7 ;
  wire \Count_DP_reg[4]_i_1__3_n_0 ;
  wire \Count_DP_reg[4]_i_1__3_n_1 ;
  wire \Count_DP_reg[4]_i_1__3_n_2 ;
  wire \Count_DP_reg[4]_i_1__3_n_3 ;
  wire \Count_DP_reg[4]_i_1__3_n_4 ;
  wire \Count_DP_reg[4]_i_1__3_n_5 ;
  wire \Count_DP_reg[4]_i_1__3_n_6 ;
  wire \Count_DP_reg[4]_i_1__3_n_7 ;
  wire \Count_DP_reg[8]_i_1__3_n_0 ;
  wire \Count_DP_reg[8]_i_1__3_n_1 ;
  wire \Count_DP_reg[8]_i_1__3_n_2 ;
  wire \Count_DP_reg[8]_i_1__3_n_3 ;
  wire \Count_DP_reg[8]_i_1__3_n_4 ;
  wire \Count_DP_reg[8]_i_1__3_n_5 ;
  wire \Count_DP_reg[8]_i_1__3_n_6 ;
  wire \Count_DP_reg[8]_i_1__3_n_7 ;
  wire [39:0]D;
  wire \DVSAERConfigReg_D_reg[Run_S]_rep ;
  wire LogicClk_CI;
  wire \Output_SO_reg[0] ;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__2;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__3;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__9;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1__3_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[3]),
        .O(\Count_DP[0]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[2]),
        .O(\Count_DP[0]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_5__0 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[1]),
        .O(\Count_DP[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_6__0 
       (.I0(D[0]),
        .I1(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .O(\Count_DP[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[15]),
        .O(\Count_DP[12]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[14]),
        .O(\Count_DP[12]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[13]),
        .O(\Count_DP[12]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[12]),
        .O(\Count_DP[12]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[19]),
        .O(\Count_DP[16]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[18]),
        .O(\Count_DP[16]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[17]),
        .O(\Count_DP[16]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[16]),
        .O(\Count_DP[16]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[23]),
        .O(\Count_DP[20]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[22]),
        .O(\Count_DP[20]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[21]),
        .O(\Count_DP[20]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[20]),
        .O(\Count_DP[20]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[27]),
        .O(\Count_DP[24]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[26]),
        .O(\Count_DP[24]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[25]),
        .O(\Count_DP[24]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[24]),
        .O(\Count_DP[24]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[31]),
        .O(\Count_DP[28]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[30]),
        .O(\Count_DP[28]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[29]),
        .O(\Count_DP[28]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[28]),
        .O(\Count_DP[28]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[35]),
        .O(\Count_DP[32]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[34]),
        .O(\Count_DP[32]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[33]),
        .O(\Count_DP[32]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[32]),
        .O(\Count_DP[32]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[39]),
        .O(\Count_DP[36]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[38]),
        .O(\Count_DP[36]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[37]),
        .O(\Count_DP[36]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[36]),
        .O(\Count_DP[36]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[7]),
        .O(\Count_DP[4]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[6]),
        .O(\Count_DP[4]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[5]),
        .O(\Count_DP[4]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[4]),
        .O(\Count_DP[4]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[11]),
        .O(\Count_DP[8]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[10]),
        .O(\Count_DP[8]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[9]),
        .O(\Count_DP[8]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5__3 
       (.I0(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .I1(D[8]),
        .O(\Count_DP[8]_i_5__3_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[0]_i_2__0_n_7 ),
        .Q(D[0]));
  CARRY4 \Count_DP_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_2__0_n_0 ,\Count_DP_reg[0]_i_2__0_n_1 ,\Count_DP_reg[0]_i_2__0_n_2 ,\Count_DP_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DVSAERConfigReg_D_reg[Run_S]_rep }),
        .O({\Count_DP_reg[0]_i_2__0_n_4 ,\Count_DP_reg[0]_i_2__0_n_5 ,\Count_DP_reg[0]_i_2__0_n_6 ,\Count_DP_reg[0]_i_2__0_n_7 }),
        .S({\Count_DP[0]_i_3__3_n_0 ,\Count_DP[0]_i_4__3_n_0 ,\Count_DP[0]_i_5__0_n_0 ,\Count_DP[0]_i_6__0_n_0 }));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[1]),
        .D(\Count_DP_reg[8]_i_1__3_n_5 ),
        .Q(D[10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[1]),
        .D(\Count_DP_reg[8]_i_1__3_n_4 ),
        .Q(D[11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[0]),
        .D(\Count_DP_reg[12]_i_1__3_n_7 ),
        .Q(D[12]));
  CARRY4 \Count_DP_reg[12]_i_1__3 
       (.CI(\Count_DP_reg[8]_i_1__3_n_0 ),
        .CO({\Count_DP_reg[12]_i_1__3_n_0 ,\Count_DP_reg[12]_i_1__3_n_1 ,\Count_DP_reg[12]_i_1__3_n_2 ,\Count_DP_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[12]_i_1__3_n_4 ,\Count_DP_reg[12]_i_1__3_n_5 ,\Count_DP_reg[12]_i_1__3_n_6 ,\Count_DP_reg[12]_i_1__3_n_7 }),
        .S({\Count_DP[12]_i_2__3_n_0 ,\Count_DP[12]_i_3__3_n_0 ,\Count_DP[12]_i_4__3_n_0 ,\Count_DP[12]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[0]),
        .D(\Count_DP_reg[12]_i_1__3_n_6 ),
        .Q(D[13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[0]),
        .D(\Count_DP_reg[12]_i_1__3_n_5 ),
        .Q(D[14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[0]),
        .D(\Count_DP_reg[12]_i_1__3_n_4 ),
        .Q(D[15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[0]),
        .D(\Count_DP_reg[16]_i_1__3_n_7 ),
        .Q(D[16]));
  CARRY4 \Count_DP_reg[16]_i_1__3 
       (.CI(\Count_DP_reg[12]_i_1__3_n_0 ),
        .CO({\Count_DP_reg[16]_i_1__3_n_0 ,\Count_DP_reg[16]_i_1__3_n_1 ,\Count_DP_reg[16]_i_1__3_n_2 ,\Count_DP_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[16]_i_1__3_n_4 ,\Count_DP_reg[16]_i_1__3_n_5 ,\Count_DP_reg[16]_i_1__3_n_6 ,\Count_DP_reg[16]_i_1__3_n_7 }),
        .S({\Count_DP[16]_i_2__3_n_0 ,\Count_DP[16]_i_3__3_n_0 ,\Count_DP[16]_i_4__3_n_0 ,\Count_DP[16]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[0]),
        .D(\Count_DP_reg[16]_i_1__3_n_6 ),
        .Q(D[17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[0]),
        .D(\Count_DP_reg[16]_i_1__3_n_5 ),
        .Q(D[18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[0]),
        .D(\Count_DP_reg[16]_i_1__3_n_4 ),
        .Q(D[19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[0]_i_2__0_n_6 ),
        .Q(D[1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[20]_i_1__3_n_7 ),
        .Q(D[20]));
  CARRY4 \Count_DP_reg[20]_i_1__3 
       (.CI(\Count_DP_reg[16]_i_1__3_n_0 ),
        .CO({\Count_DP_reg[20]_i_1__3_n_0 ,\Count_DP_reg[20]_i_1__3_n_1 ,\Count_DP_reg[20]_i_1__3_n_2 ,\Count_DP_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[20]_i_1__3_n_4 ,\Count_DP_reg[20]_i_1__3_n_5 ,\Count_DP_reg[20]_i_1__3_n_6 ,\Count_DP_reg[20]_i_1__3_n_7 }),
        .S({\Count_DP[20]_i_2__3_n_0 ,\Count_DP[20]_i_3__3_n_0 ,\Count_DP[20]_i_4__3_n_0 ,\Count_DP[20]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[20]_i_1__3_n_6 ),
        .Q(D[21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[20]_i_1__3_n_5 ),
        .Q(D[22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[20]_i_1__3_n_4 ),
        .Q(D[23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[24]_i_1__3_n_7 ),
        .Q(D[24]));
  CARRY4 \Count_DP_reg[24]_i_1__3 
       (.CI(\Count_DP_reg[20]_i_1__3_n_0 ),
        .CO({\Count_DP_reg[24]_i_1__3_n_0 ,\Count_DP_reg[24]_i_1__3_n_1 ,\Count_DP_reg[24]_i_1__3_n_2 ,\Count_DP_reg[24]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[24]_i_1__3_n_4 ,\Count_DP_reg[24]_i_1__3_n_5 ,\Count_DP_reg[24]_i_1__3_n_6 ,\Count_DP_reg[24]_i_1__3_n_7 }),
        .S({\Count_DP[24]_i_2__3_n_0 ,\Count_DP[24]_i_3__3_n_0 ,\Count_DP[24]_i_4__3_n_0 ,\Count_DP[24]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[24]_i_1__3_n_6 ),
        .Q(D[25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[24]_i_1__3_n_5 ),
        .Q(D[26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[24]_i_1__3_n_4 ),
        .Q(D[27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[28]_i_1__3_n_7 ),
        .Q(D[28]));
  CARRY4 \Count_DP_reg[28]_i_1__3 
       (.CI(\Count_DP_reg[24]_i_1__3_n_0 ),
        .CO({\Count_DP_reg[28]_i_1__3_n_0 ,\Count_DP_reg[28]_i_1__3_n_1 ,\Count_DP_reg[28]_i_1__3_n_2 ,\Count_DP_reg[28]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[28]_i_1__3_n_4 ,\Count_DP_reg[28]_i_1__3_n_5 ,\Count_DP_reg[28]_i_1__3_n_6 ,\Count_DP_reg[28]_i_1__3_n_7 }),
        .S({\Count_DP[28]_i_2__3_n_0 ,\Count_DP[28]_i_3__3_n_0 ,\Count_DP[28]_i_4__3_n_0 ,\Count_DP[28]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[28]_i_1__3_n_6 ),
        .Q(D[29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[0]_i_2__0_n_5 ),
        .Q(D[2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[28]_i_1__3_n_5 ),
        .Q(D[30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[28]_i_1__3_n_4 ),
        .Q(D[31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[1]),
        .D(\Count_DP_reg[32]_i_1__3_n_7 ),
        .Q(D[32]));
  CARRY4 \Count_DP_reg[32]_i_1__3 
       (.CI(\Count_DP_reg[28]_i_1__3_n_0 ),
        .CO({\Count_DP_reg[32]_i_1__3_n_0 ,\Count_DP_reg[32]_i_1__3_n_1 ,\Count_DP_reg[32]_i_1__3_n_2 ,\Count_DP_reg[32]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[32]_i_1__3_n_4 ,\Count_DP_reg[32]_i_1__3_n_5 ,\Count_DP_reg[32]_i_1__3_n_6 ,\Count_DP_reg[32]_i_1__3_n_7 }),
        .S({\Count_DP[32]_i_2__3_n_0 ,\Count_DP[32]_i_3__3_n_0 ,\Count_DP[32]_i_4__3_n_0 ,\Count_DP[32]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[1]),
        .D(\Count_DP_reg[32]_i_1__3_n_6 ),
        .Q(D[33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[1]),
        .D(\Count_DP_reg[32]_i_1__3_n_5 ),
        .Q(D[34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[1]),
        .D(\Count_DP_reg[32]_i_1__3_n_4 ),
        .Q(D[35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[1]),
        .D(\Count_DP_reg[36]_i_1__3_n_7 ),
        .Q(D[36]));
  CARRY4 \Count_DP_reg[36]_i_1__3 
       (.CI(\Count_DP_reg[32]_i_1__3_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1__3_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1__3_n_1 ,\Count_DP_reg[36]_i_1__3_n_2 ,\Count_DP_reg[36]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[36]_i_1__3_n_4 ,\Count_DP_reg[36]_i_1__3_n_5 ,\Count_DP_reg[36]_i_1__3_n_6 ,\Count_DP_reg[36]_i_1__3_n_7 }),
        .S({\Count_DP[36]_i_2__3_n_0 ,\Count_DP[36]_i_3__3_n_0 ,\Count_DP[36]_i_4__3_n_0 ,\Count_DP[36]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[1]),
        .D(\Count_DP_reg[36]_i_1__3_n_6 ),
        .Q(D[37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[1]),
        .D(\Count_DP_reg[36]_i_1__3_n_5 ),
        .Q(D[38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2[1]),
        .D(\Count_DP_reg[36]_i_1__3_n_4 ),
        .Q(D[39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[0]_i_2__0_n_4 ),
        .Q(D[3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[4]_i_1__3_n_7 ),
        .Q(D[4]));
  CARRY4 \Count_DP_reg[4]_i_1__3 
       (.CI(\Count_DP_reg[0]_i_2__0_n_0 ),
        .CO({\Count_DP_reg[4]_i_1__3_n_0 ,\Count_DP_reg[4]_i_1__3_n_1 ,\Count_DP_reg[4]_i_1__3_n_2 ,\Count_DP_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[4]_i_1__3_n_4 ,\Count_DP_reg[4]_i_1__3_n_5 ,\Count_DP_reg[4]_i_1__3_n_6 ,\Count_DP_reg[4]_i_1__3_n_7 }),
        .S({\Count_DP[4]_i_2__3_n_0 ,\Count_DP[4]_i_3__3_n_0 ,\Count_DP[4]_i_4__3_n_0 ,\Count_DP[4]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[4]_i_1__3_n_6 ),
        .Q(D[5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[4]_i_1__3_n_5 ),
        .Q(D[6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[4]_i_1__3_n_4 ),
        .Q(D[7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[8]_i_1__3_n_7 ),
        .Q(D[8]));
  CARRY4 \Count_DP_reg[8]_i_1__3 
       (.CI(\Count_DP_reg[4]_i_1__3_n_0 ),
        .CO({\Count_DP_reg[8]_i_1__3_n_0 ,\Count_DP_reg[8]_i_1__3_n_1 ,\Count_DP_reg[8]_i_1__3_n_2 ,\Count_DP_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[8]_i_1__3_n_4 ,\Count_DP_reg[8]_i_1__3_n_5 ,\Count_DP_reg[8]_i_1__3_n_6 ,\Count_DP_reg[8]_i_1__3_n_7 }),
        .S({\Count_DP[8]_i_2__3_n_0 ,\Count_DP[8]_i_3__3_n_0 ,\Count_DP[8]_i_4__3_n_0 ,\Count_DP[8]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__3),
        .D(\Count_DP_reg[8]_i_1__3_n_6 ),
        .Q(D[9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter_2
   (\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] ,
    \Count_DP_reg[3]_0 ,
    NOTMultiplexerConfigReg_DRun_S,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0 ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__1,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_9 );
  output [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] ;
  output [0:0]\Count_DP_reg[3]_0 ;
  input NOTMultiplexerConfigReg_DRun_S;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0 ;
  input LogicClk_CI;
  input [1:0]SyncSignalSyncFF_S_reg_rep__1;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ;
  input \DVSAERConfigReg_D_reg[Run_S]_rep__0_9 ;

  wire [0:0]\Count_DP_reg[3]_0 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ;
  wire \DVSAERConfigReg_D_reg[Run_S]_rep__0_9 ;
  wire LogicClk_CI;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] ;
  wire NOTMultiplexerConfigReg_DRun_S;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__1;

  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_5__4 
       (.I0(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [0]),
        .I1(\DVSAERConfigReg_D_reg[Run_S]_rep__0_9 ),
        .O(\Count_DP_reg[3]_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[0]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [0]));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [12]));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [16]));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[0]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [20]));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [24]));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [28]));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [32]));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [36]));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [4]));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [8]));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter_21
   (\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] ,
    \Output_SO_reg[0] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep,
    SyncSignalSyncFF_S_reg_rep__8,
    SyncSignalSyncFF_S_reg_rep__9,
    DI);
  output [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] ;
  input \Output_SO_reg[0] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep;
  input [0:0]SyncSignalSyncFF_S_reg_rep__8;
  input [0:0]SyncSignalSyncFF_S_reg_rep__9;
  input [0:0]DI;

  wire \Count_DP[0]_i_3__6_n_0 ;
  wire \Count_DP[0]_i_4__6_n_0 ;
  wire \Count_DP[0]_i_5__3_n_0 ;
  wire \Count_DP[0]_i_6__3_n_0 ;
  wire \Count_DP[12]_i_2__6_n_0 ;
  wire \Count_DP[12]_i_3__6_n_0 ;
  wire \Count_DP[12]_i_4__6_n_0 ;
  wire \Count_DP[12]_i_5__6_n_0 ;
  wire \Count_DP[16]_i_2__6_n_0 ;
  wire \Count_DP[16]_i_3__6_n_0 ;
  wire \Count_DP[16]_i_4__6_n_0 ;
  wire \Count_DP[16]_i_5__6_n_0 ;
  wire \Count_DP[20]_i_2__6_n_0 ;
  wire \Count_DP[20]_i_3__6_n_0 ;
  wire \Count_DP[20]_i_4__6_n_0 ;
  wire \Count_DP[20]_i_5__6_n_0 ;
  wire \Count_DP[24]_i_2__6_n_0 ;
  wire \Count_DP[24]_i_3__6_n_0 ;
  wire \Count_DP[24]_i_4__6_n_0 ;
  wire \Count_DP[24]_i_5__6_n_0 ;
  wire \Count_DP[28]_i_2__6_n_0 ;
  wire \Count_DP[28]_i_3__6_n_0 ;
  wire \Count_DP[28]_i_4__6_n_0 ;
  wire \Count_DP[28]_i_5__6_n_0 ;
  wire \Count_DP[32]_i_2__6_n_0 ;
  wire \Count_DP[32]_i_3__6_n_0 ;
  wire \Count_DP[32]_i_4__6_n_0 ;
  wire \Count_DP[32]_i_5__6_n_0 ;
  wire \Count_DP[36]_i_2__6_n_0 ;
  wire \Count_DP[36]_i_3__6_n_0 ;
  wire \Count_DP[36]_i_4__6_n_0 ;
  wire \Count_DP[36]_i_5__6_n_0 ;
  wire \Count_DP[4]_i_2__6_n_0 ;
  wire \Count_DP[4]_i_3__6_n_0 ;
  wire \Count_DP[4]_i_4__6_n_0 ;
  wire \Count_DP[4]_i_5__6_n_0 ;
  wire \Count_DP[8]_i_2__6_n_0 ;
  wire \Count_DP[8]_i_3__6_n_0 ;
  wire \Count_DP[8]_i_4__6_n_0 ;
  wire \Count_DP[8]_i_5__6_n_0 ;
  wire \Count_DP_reg[0]_i_2__3_n_0 ;
  wire \Count_DP_reg[0]_i_2__3_n_1 ;
  wire \Count_DP_reg[0]_i_2__3_n_2 ;
  wire \Count_DP_reg[0]_i_2__3_n_3 ;
  wire \Count_DP_reg[0]_i_2__3_n_4 ;
  wire \Count_DP_reg[0]_i_2__3_n_5 ;
  wire \Count_DP_reg[0]_i_2__3_n_6 ;
  wire \Count_DP_reg[0]_i_2__3_n_7 ;
  wire \Count_DP_reg[12]_i_1__6_n_0 ;
  wire \Count_DP_reg[12]_i_1__6_n_1 ;
  wire \Count_DP_reg[12]_i_1__6_n_2 ;
  wire \Count_DP_reg[12]_i_1__6_n_3 ;
  wire \Count_DP_reg[12]_i_1__6_n_4 ;
  wire \Count_DP_reg[12]_i_1__6_n_5 ;
  wire \Count_DP_reg[12]_i_1__6_n_6 ;
  wire \Count_DP_reg[12]_i_1__6_n_7 ;
  wire \Count_DP_reg[16]_i_1__6_n_0 ;
  wire \Count_DP_reg[16]_i_1__6_n_1 ;
  wire \Count_DP_reg[16]_i_1__6_n_2 ;
  wire \Count_DP_reg[16]_i_1__6_n_3 ;
  wire \Count_DP_reg[16]_i_1__6_n_4 ;
  wire \Count_DP_reg[16]_i_1__6_n_5 ;
  wire \Count_DP_reg[16]_i_1__6_n_6 ;
  wire \Count_DP_reg[16]_i_1__6_n_7 ;
  wire \Count_DP_reg[20]_i_1__6_n_0 ;
  wire \Count_DP_reg[20]_i_1__6_n_1 ;
  wire \Count_DP_reg[20]_i_1__6_n_2 ;
  wire \Count_DP_reg[20]_i_1__6_n_3 ;
  wire \Count_DP_reg[20]_i_1__6_n_4 ;
  wire \Count_DP_reg[20]_i_1__6_n_5 ;
  wire \Count_DP_reg[20]_i_1__6_n_6 ;
  wire \Count_DP_reg[20]_i_1__6_n_7 ;
  wire \Count_DP_reg[24]_i_1__6_n_0 ;
  wire \Count_DP_reg[24]_i_1__6_n_1 ;
  wire \Count_DP_reg[24]_i_1__6_n_2 ;
  wire \Count_DP_reg[24]_i_1__6_n_3 ;
  wire \Count_DP_reg[24]_i_1__6_n_4 ;
  wire \Count_DP_reg[24]_i_1__6_n_5 ;
  wire \Count_DP_reg[24]_i_1__6_n_6 ;
  wire \Count_DP_reg[24]_i_1__6_n_7 ;
  wire \Count_DP_reg[28]_i_1__6_n_0 ;
  wire \Count_DP_reg[28]_i_1__6_n_1 ;
  wire \Count_DP_reg[28]_i_1__6_n_2 ;
  wire \Count_DP_reg[28]_i_1__6_n_3 ;
  wire \Count_DP_reg[28]_i_1__6_n_4 ;
  wire \Count_DP_reg[28]_i_1__6_n_5 ;
  wire \Count_DP_reg[28]_i_1__6_n_6 ;
  wire \Count_DP_reg[28]_i_1__6_n_7 ;
  wire \Count_DP_reg[32]_i_1__6_n_0 ;
  wire \Count_DP_reg[32]_i_1__6_n_1 ;
  wire \Count_DP_reg[32]_i_1__6_n_2 ;
  wire \Count_DP_reg[32]_i_1__6_n_3 ;
  wire \Count_DP_reg[32]_i_1__6_n_4 ;
  wire \Count_DP_reg[32]_i_1__6_n_5 ;
  wire \Count_DP_reg[32]_i_1__6_n_6 ;
  wire \Count_DP_reg[32]_i_1__6_n_7 ;
  wire \Count_DP_reg[36]_i_1__6_n_1 ;
  wire \Count_DP_reg[36]_i_1__6_n_2 ;
  wire \Count_DP_reg[36]_i_1__6_n_3 ;
  wire \Count_DP_reg[36]_i_1__6_n_4 ;
  wire \Count_DP_reg[36]_i_1__6_n_5 ;
  wire \Count_DP_reg[36]_i_1__6_n_6 ;
  wire \Count_DP_reg[36]_i_1__6_n_7 ;
  wire \Count_DP_reg[4]_i_1__6_n_0 ;
  wire \Count_DP_reg[4]_i_1__6_n_1 ;
  wire \Count_DP_reg[4]_i_1__6_n_2 ;
  wire \Count_DP_reg[4]_i_1__6_n_3 ;
  wire \Count_DP_reg[4]_i_1__6_n_4 ;
  wire \Count_DP_reg[4]_i_1__6_n_5 ;
  wire \Count_DP_reg[4]_i_1__6_n_6 ;
  wire \Count_DP_reg[4]_i_1__6_n_7 ;
  wire \Count_DP_reg[8]_i_1__6_n_0 ;
  wire \Count_DP_reg[8]_i_1__6_n_1 ;
  wire \Count_DP_reg[8]_i_1__6_n_2 ;
  wire \Count_DP_reg[8]_i_1__6_n_3 ;
  wire \Count_DP_reg[8]_i_1__6_n_4 ;
  wire \Count_DP_reg[8]_i_1__6_n_5 ;
  wire \Count_DP_reg[8]_i_1__6_n_6 ;
  wire \Count_DP_reg[8]_i_1__6_n_7 ;
  wire [0:0]DI;
  wire [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] ;
  wire LogicClk_CI;
  wire \Output_SO_reg[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__8;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__9;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1__6_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [3]),
        .O(\Count_DP[0]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [2]),
        .O(\Count_DP[0]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_5__3 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [1]),
        .O(\Count_DP[0]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_6__3 
       (.I0(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [0]),
        .I1(DI),
        .O(\Count_DP[0]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [15]),
        .O(\Count_DP[12]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [14]),
        .O(\Count_DP[12]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [13]),
        .O(\Count_DP[12]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [12]),
        .O(\Count_DP[12]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [19]),
        .O(\Count_DP[16]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [18]),
        .O(\Count_DP[16]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [17]),
        .O(\Count_DP[16]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [16]),
        .O(\Count_DP[16]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [23]),
        .O(\Count_DP[20]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [22]),
        .O(\Count_DP[20]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [21]),
        .O(\Count_DP[20]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [20]),
        .O(\Count_DP[20]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [27]),
        .O(\Count_DP[24]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [26]),
        .O(\Count_DP[24]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [25]),
        .O(\Count_DP[24]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [24]),
        .O(\Count_DP[24]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [31]),
        .O(\Count_DP[28]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [30]),
        .O(\Count_DP[28]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [29]),
        .O(\Count_DP[28]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [28]),
        .O(\Count_DP[28]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [35]),
        .O(\Count_DP[32]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [34]),
        .O(\Count_DP[32]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [33]),
        .O(\Count_DP[32]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [32]),
        .O(\Count_DP[32]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [39]),
        .O(\Count_DP[36]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [38]),
        .O(\Count_DP[36]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [37]),
        .O(\Count_DP[36]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [36]),
        .O(\Count_DP[36]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [7]),
        .O(\Count_DP[4]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [6]),
        .O(\Count_DP[4]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [5]),
        .O(\Count_DP[4]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [4]),
        .O(\Count_DP[4]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [11]),
        .O(\Count_DP[8]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [10]),
        .O(\Count_DP[8]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [9]),
        .O(\Count_DP[8]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5__6 
       (.I0(DI),
        .I1(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [8]),
        .O(\Count_DP[8]_i_5__6_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[0]_i_2__3_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [0]));
  CARRY4 \Count_DP_reg[0]_i_2__3 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_2__3_n_0 ,\Count_DP_reg[0]_i_2__3_n_1 ,\Count_DP_reg[0]_i_2__3_n_2 ,\Count_DP_reg[0]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({\Count_DP_reg[0]_i_2__3_n_4 ,\Count_DP_reg[0]_i_2__3_n_5 ,\Count_DP_reg[0]_i_2__3_n_6 ,\Count_DP_reg[0]_i_2__3_n_7 }),
        .S({\Count_DP[0]_i_3__6_n_0 ,\Count_DP[0]_i_4__6_n_0 ,\Count_DP[0]_i_5__3_n_0 ,\Count_DP[0]_i_6__3_n_0 }));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[8]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[8]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(\Count_DP_reg[12]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [12]));
  CARRY4 \Count_DP_reg[12]_i_1__6 
       (.CI(\Count_DP_reg[8]_i_1__6_n_0 ),
        .CO({\Count_DP_reg[12]_i_1__6_n_0 ,\Count_DP_reg[12]_i_1__6_n_1 ,\Count_DP_reg[12]_i_1__6_n_2 ,\Count_DP_reg[12]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[12]_i_1__6_n_4 ,\Count_DP_reg[12]_i_1__6_n_5 ,\Count_DP_reg[12]_i_1__6_n_6 ,\Count_DP_reg[12]_i_1__6_n_7 }),
        .S({\Count_DP[12]_i_2__6_n_0 ,\Count_DP[12]_i_3__6_n_0 ,\Count_DP[12]_i_4__6_n_0 ,\Count_DP[12]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(\Count_DP_reg[12]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(\Count_DP_reg[12]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(\Count_DP_reg[12]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(\Count_DP_reg[16]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [16]));
  CARRY4 \Count_DP_reg[16]_i_1__6 
       (.CI(\Count_DP_reg[12]_i_1__6_n_0 ),
        .CO({\Count_DP_reg[16]_i_1__6_n_0 ,\Count_DP_reg[16]_i_1__6_n_1 ,\Count_DP_reg[16]_i_1__6_n_2 ,\Count_DP_reg[16]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[16]_i_1__6_n_4 ,\Count_DP_reg[16]_i_1__6_n_5 ,\Count_DP_reg[16]_i_1__6_n_6 ,\Count_DP_reg[16]_i_1__6_n_7 }),
        .S({\Count_DP[16]_i_2__6_n_0 ,\Count_DP[16]_i_3__6_n_0 ,\Count_DP[16]_i_4__6_n_0 ,\Count_DP[16]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(\Count_DP_reg[16]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(\Count_DP_reg[16]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(\Count_DP_reg[16]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[0]_i_2__3_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(\Count_DP_reg[20]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [20]));
  CARRY4 \Count_DP_reg[20]_i_1__6 
       (.CI(\Count_DP_reg[16]_i_1__6_n_0 ),
        .CO({\Count_DP_reg[20]_i_1__6_n_0 ,\Count_DP_reg[20]_i_1__6_n_1 ,\Count_DP_reg[20]_i_1__6_n_2 ,\Count_DP_reg[20]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[20]_i_1__6_n_4 ,\Count_DP_reg[20]_i_1__6_n_5 ,\Count_DP_reg[20]_i_1__6_n_6 ,\Count_DP_reg[20]_i_1__6_n_7 }),
        .S({\Count_DP[20]_i_2__6_n_0 ,\Count_DP[20]_i_3__6_n_0 ,\Count_DP[20]_i_4__6_n_0 ,\Count_DP[20]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(\Count_DP_reg[20]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[20]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[20]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[24]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [24]));
  CARRY4 \Count_DP_reg[24]_i_1__6 
       (.CI(\Count_DP_reg[20]_i_1__6_n_0 ),
        .CO({\Count_DP_reg[24]_i_1__6_n_0 ,\Count_DP_reg[24]_i_1__6_n_1 ,\Count_DP_reg[24]_i_1__6_n_2 ,\Count_DP_reg[24]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[24]_i_1__6_n_4 ,\Count_DP_reg[24]_i_1__6_n_5 ,\Count_DP_reg[24]_i_1__6_n_6 ,\Count_DP_reg[24]_i_1__6_n_7 }),
        .S({\Count_DP[24]_i_2__6_n_0 ,\Count_DP[24]_i_3__6_n_0 ,\Count_DP[24]_i_4__6_n_0 ,\Count_DP[24]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[24]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[24]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[24]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[28]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [28]));
  CARRY4 \Count_DP_reg[28]_i_1__6 
       (.CI(\Count_DP_reg[24]_i_1__6_n_0 ),
        .CO({\Count_DP_reg[28]_i_1__6_n_0 ,\Count_DP_reg[28]_i_1__6_n_1 ,\Count_DP_reg[28]_i_1__6_n_2 ,\Count_DP_reg[28]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[28]_i_1__6_n_4 ,\Count_DP_reg[28]_i_1__6_n_5 ,\Count_DP_reg[28]_i_1__6_n_6 ,\Count_DP_reg[28]_i_1__6_n_7 }),
        .S({\Count_DP[28]_i_2__6_n_0 ,\Count_DP[28]_i_3__6_n_0 ,\Count_DP[28]_i_4__6_n_0 ,\Count_DP[28]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[28]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[0]_i_2__3_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[28]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\Count_DP_reg[28]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[32]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [32]));
  CARRY4 \Count_DP_reg[32]_i_1__6 
       (.CI(\Count_DP_reg[28]_i_1__6_n_0 ),
        .CO({\Count_DP_reg[32]_i_1__6_n_0 ,\Count_DP_reg[32]_i_1__6_n_1 ,\Count_DP_reg[32]_i_1__6_n_2 ,\Count_DP_reg[32]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[32]_i_1__6_n_4 ,\Count_DP_reg[32]_i_1__6_n_5 ,\Count_DP_reg[32]_i_1__6_n_6 ,\Count_DP_reg[32]_i_1__6_n_7 }),
        .S({\Count_DP[32]_i_2__6_n_0 ,\Count_DP[32]_i_3__6_n_0 ,\Count_DP[32]_i_4__6_n_0 ,\Count_DP[32]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[32]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[32]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[32]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[36]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [36]));
  CARRY4 \Count_DP_reg[36]_i_1__6 
       (.CI(\Count_DP_reg[32]_i_1__6_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1__6_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1__6_n_1 ,\Count_DP_reg[36]_i_1__6_n_2 ,\Count_DP_reg[36]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[36]_i_1__6_n_4 ,\Count_DP_reg[36]_i_1__6_n_5 ,\Count_DP_reg[36]_i_1__6_n_6 ,\Count_DP_reg[36]_i_1__6_n_7 }),
        .S({\Count_DP[36]_i_2__6_n_0 ,\Count_DP[36]_i_3__6_n_0 ,\Count_DP[36]_i_4__6_n_0 ,\Count_DP[36]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[36]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[36]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[36]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[0]_i_2__3_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[4]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [4]));
  CARRY4 \Count_DP_reg[4]_i_1__6 
       (.CI(\Count_DP_reg[0]_i_2__3_n_0 ),
        .CO({\Count_DP_reg[4]_i_1__6_n_0 ,\Count_DP_reg[4]_i_1__6_n_1 ,\Count_DP_reg[4]_i_1__6_n_2 ,\Count_DP_reg[4]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[4]_i_1__6_n_4 ,\Count_DP_reg[4]_i_1__6_n_5 ,\Count_DP_reg[4]_i_1__6_n_6 ,\Count_DP_reg[4]_i_1__6_n_7 }),
        .S({\Count_DP[4]_i_2__6_n_0 ,\Count_DP[4]_i_3__6_n_0 ,\Count_DP[4]_i_4__6_n_0 ,\Count_DP[4]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[4]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[4]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[4]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[8]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [8]));
  CARRY4 \Count_DP_reg[8]_i_1__6 
       (.CI(\Count_DP_reg[4]_i_1__6_n_0 ),
        .CO({\Count_DP_reg[8]_i_1__6_n_0 ,\Count_DP_reg[8]_i_1__6_n_1 ,\Count_DP_reg[8]_i_1__6_n_2 ,\Count_DP_reg[8]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[8]_i_1__6_n_4 ,\Count_DP_reg[8]_i_1__6_n_5 ,\Count_DP_reg[8]_i_1__6_n_6 ,\Count_DP_reg[8]_i_1__6_n_7 }),
        .S({\Count_DP[8]_i_2__6_n_0 ,\Count_DP[8]_i_3__6_n_0 ,\Count_DP[8]_i_4__6_n_0 ,\Count_DP[8]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\Count_DP_reg[8]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] [9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter_3
   (\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] ,
    \Count_DP_reg[3]_0 ,
    NOTMultiplexerConfigReg_DRun_S,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0 ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__2,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_9 );
  output [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] ;
  output [0:0]\Count_DP_reg[3]_0 ;
  input NOTMultiplexerConfigReg_DRun_S;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0 ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__2;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ;
  input \DVSAERConfigReg_D_reg[Run_S]_rep__0_9 ;

  wire [0:0]\Count_DP_reg[3]_0 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ;
  wire \DVSAERConfigReg_D_reg[Run_S]_rep__0_9 ;
  wire LogicClk_CI;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] ;
  wire NOTMultiplexerConfigReg_DRun_S;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__2;

  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_5__5 
       (.I0(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [0]),
        .I1(\DVSAERConfigReg_D_reg[Run_S]_rep__0_9 ),
        .O(\Count_DP_reg[3]_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [0]));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [12]));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [16]));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [20]));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [24]));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [28]));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [32]));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [36]));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [4]));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [8]));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter_4
   (\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] ,
    \Count_DP_reg[3]_0 ,
    NOTMultiplexerConfigReg_DRun_S,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0 ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__0,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_9 );
  output [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] ;
  output [0:0]\Count_DP_reg[3]_0 ;
  input NOTMultiplexerConfigReg_DRun_S;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0 ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__0;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ;
  input \DVSAERConfigReg_D_reg[Run_S]_rep__0_9 ;

  wire [0:0]\Count_DP_reg[3]_0 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ;
  wire \DVSAERConfigReg_D_reg[Run_S]_rep__0_9 ;
  wire LogicClk_CI;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] ;
  wire NOTMultiplexerConfigReg_DRun_S;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__0;

  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_5__6 
       (.I0(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [0]),
        .I1(\DVSAERConfigReg_D_reg[Run_S]_rep__0_9 ),
        .O(\Count_DP_reg[3]_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [0]));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [12]));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [16]));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [20]));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [24]));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [28]));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [32]));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [36]));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [4]));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [8]));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter__parameterized0
   (E,
    \ParamInput_DP_reg[7] ,
    \ParamAddressReg_DP_reg[0]_rep ,
    D,
    \ShiftReg_DP_reg[0] ,
    \State_DP_reg[1] ,
    \State_DP_reg[0] ,
    \ParamInput_DP_reg[8] ,
    \State_DP_reg[0]_0 ,
    State_DP,
    SPISlaveSelectSync_SB,
    SPIClockEdgeDetectorReg_S_reg,
    SPIClockSync_C,
    \SyncSignalSyncFF_S_reg[0] ,
    Q,
    SPISlaveSelectEdgeDetectorReg_S,
    ReadOperationReg_SP,
    \ShiftReg_DP_reg[0]_0 ,
    \ParamInput_DP_reg[8]_0 ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__6);
  output [0:0]E;
  output \ParamInput_DP_reg[7] ;
  output [0:0]\ParamAddressReg_DP_reg[0]_rep ;
  output [0:0]D;
  output \ShiftReg_DP_reg[0] ;
  output \State_DP_reg[1] ;
  output \State_DP_reg[0] ;
  output \ParamInput_DP_reg[8] ;
  input \State_DP_reg[0]_0 ;
  input [0:0]State_DP;
  input SPISlaveSelectSync_SB;
  input SPIClockEdgeDetectorReg_S_reg;
  input SPIClockSync_C;
  input \SyncSignalSyncFF_S_reg[0] ;
  input [0:0]Q;
  input SPISlaveSelectEdgeDetectorReg_S;
  input ReadOperationReg_SP;
  input [0:0]\ShiftReg_DP_reg[0]_0 ;
  input [0:0]\ParamInput_DP_reg[8]_0 ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__6;

  wire [1:0]Count_DN;
  wire \Count_DP[2]_i_1__1_n_0 ;
  wire \Count_DP[3]_i_1__1_n_0 ;
  wire \Count_DP[4]_i_1__0_n_0 ;
  wire \Count_DP[5]_i_1__0_n_0 ;
  wire \Count_DP[5]_i_2_n_0 ;
  wire \Count_DP[5]_i_3_n_0 ;
  wire [0:0]D;
  wire [0:0]E;
  wire LogicClk_CI;
  wire \ModuleAddressReg_DP[6]_i_2_n_0 ;
  wire \ParamAddressReg_DP[7]_i_2_n_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep ;
  wire \ParamInput_DP[7]_i_2_n_0 ;
  wire \ParamInput_DP_reg[7] ;
  wire \ParamInput_DP_reg[8] ;
  wire [0:0]\ParamInput_DP_reg[8]_0 ;
  wire [0:0]Q;
  wire ReadOperationReg_SP;
  wire [5:0]SPIBitCount_D;
  wire SPIClockEdgeDetectorReg_S_reg;
  wire SPIClockSync_C;
  wire SPISlaveSelectEdgeDetectorReg_S;
  wire SPISlaveSelectSync_SB;
  wire \ShiftReg_DP_reg[0] ;
  wire [0:0]\ShiftReg_DP_reg[0]_0 ;
  wire [0:0]State_DN__0;
  wire [0:0]State_DP;
  wire \State_DP[1]_i_2__0_n_0 ;
  wire \State_DP[1]_i_3__0_n_0 ;
  wire \State_DP[1]_i_4__0_n_0 ;
  wire \State_DP_reg[0] ;
  wire \State_DP_reg[0]_0 ;
  wire \State_DP_reg[1] ;
  wire \SyncSignalSyncFF_S_reg[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__6;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \Count_DP[0]_i_1__6 
       (.I0(SPIBitCount_D[0]),
        .I1(\State_DP_reg[0]_0 ),
        .I2(State_DP),
        .O(Count_DN[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \Count_DP[1]_i_1__0 
       (.I0(SPIBitCount_D[1]),
        .I1(SPIBitCount_D[0]),
        .I2(\State_DP_reg[0]_0 ),
        .I3(State_DP),
        .O(Count_DN[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h0EEEE000)) 
    \Count_DP[2]_i_1__1 
       (.I0(\State_DP_reg[0]_0 ),
        .I1(State_DP),
        .I2(SPIBitCount_D[0]),
        .I3(SPIBitCount_D[1]),
        .I4(SPIBitCount_D[2]),
        .O(\Count_DP[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0EEEEEEEE0000000)) 
    \Count_DP[3]_i_1__1 
       (.I0(\State_DP_reg[0]_0 ),
        .I1(State_DP),
        .I2(SPIBitCount_D[1]),
        .I3(SPIBitCount_D[0]),
        .I4(SPIBitCount_D[2]),
        .I5(SPIBitCount_D[3]),
        .O(\Count_DP[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \Count_DP[4]_i_1__0 
       (.I0(State_DN__0),
        .I1(SPIBitCount_D[2]),
        .I2(SPIBitCount_D[0]),
        .I3(SPIBitCount_D[1]),
        .I4(SPIBitCount_D[3]),
        .I5(SPIBitCount_D[4]),
        .O(\Count_DP[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Count_DP[4]_i_2__7 
       (.I0(State_DP),
        .I1(\State_DP_reg[0]_0 ),
        .O(State_DN__0));
  LUT5 #(
    .INIT(32'h040010FF)) 
    \Count_DP[5]_i_1__0 
       (.I0(SPISlaveSelectSync_SB),
        .I1(SPIClockEdgeDetectorReg_S_reg),
        .I2(SPIClockSync_C),
        .I3(\State_DP_reg[0]_0 ),
        .I4(State_DP),
        .O(\Count_DP[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h0EEEE000)) 
    \Count_DP[5]_i_2 
       (.I0(\State_DP_reg[0]_0 ),
        .I1(State_DP),
        .I2(\Count_DP[5]_i_3_n_0 ),
        .I3(SPIBitCount_D[4]),
        .I4(SPIBitCount_D[5]),
        .O(\Count_DP[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \Count_DP[5]_i_3 
       (.I0(SPIBitCount_D[2]),
        .I1(SPIBitCount_D[0]),
        .I2(SPIBitCount_D[1]),
        .I3(SPIBitCount_D[3]),
        .O(\Count_DP[5]_i_3_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[5]_i_1__0_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__6),
        .D(Count_DN[0]),
        .Q(SPIBitCount_D[0]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[5]_i_1__0_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__6),
        .D(Count_DN[1]),
        .Q(SPIBitCount_D[1]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[5]_i_1__0_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__6),
        .D(\Count_DP[2]_i_1__1_n_0 ),
        .Q(SPIBitCount_D[2]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[5]_i_1__0_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__6),
        .D(\Count_DP[3]_i_1__1_n_0 ),
        .Q(SPIBitCount_D[3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[5]_i_1__0_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__6),
        .D(\Count_DP[4]_i_1__0_n_0 ),
        .Q(SPIBitCount_D[4]));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[5]_i_1__0_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__6),
        .D(\Count_DP[5]_i_2_n_0 ),
        .Q(SPIBitCount_D[5]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \ModuleAddressReg_DP[6]_i_1 
       (.I0(\ModuleAddressReg_DP[6]_i_2_n_0 ),
        .I1(SPIBitCount_D[5]),
        .I2(SPIBitCount_D[1]),
        .I3(SPIBitCount_D[0]),
        .I4(SPIBitCount_D[3]),
        .I5(SPIBitCount_D[4]),
        .O(E));
  LUT3 #(
    .INIT(8'h04)) 
    \ModuleAddressReg_DP[6]_i_2 
       (.I0(SPIBitCount_D[2]),
        .I1(\State_DP_reg[0]_0 ),
        .I2(State_DP),
        .O(\ModuleAddressReg_DP[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \ParamAddressReg_DP[7]_i_1 
       (.I0(\ParamAddressReg_DP[7]_i_2_n_0 ),
        .I1(SPIBitCount_D[0]),
        .I2(SPIBitCount_D[5]),
        .I3(State_DP),
        .I4(\State_DP_reg[0]_0 ),
        .O(\ParamAddressReg_DP_reg[0]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ParamAddressReg_DP[7]_i_2 
       (.I0(SPIBitCount_D[3]),
        .I1(SPIBitCount_D[4]),
        .I2(SPIBitCount_D[2]),
        .I3(SPIBitCount_D[1]),
        .O(\ParamAddressReg_DP[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ParamInput_DP[7]_i_1 
       (.I0(SPIBitCount_D[3]),
        .I1(SPIBitCount_D[4]),
        .I2(\ParamInput_DP[7]_i_2_n_0 ),
        .O(\ParamInput_DP_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \ParamInput_DP[7]_i_2 
       (.I0(State_DP),
        .I1(\State_DP_reg[0]_0 ),
        .I2(SPIBitCount_D[2]),
        .I3(SPIBitCount_D[0]),
        .I4(SPIBitCount_D[1]),
        .I5(SPIBitCount_D[5]),
        .O(\ParamInput_DP[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ParamInput_DP[8]_i_1 
       (.I0(\ShiftReg_DP_reg[0]_0 ),
        .I1(SPIBitCount_D[4]),
        .I2(SPIBitCount_D[3]),
        .I3(\ParamInput_DP[7]_i_2_n_0 ),
        .I4(\ParamInput_DP_reg[8]_0 ),
        .O(\ParamInput_DP_reg[8] ));
  LUT3 #(
    .INIT(8'h80)) 
    \ShiftReg_DP[0]_i_1 
       (.I0(\ShiftReg_DP_reg[0] ),
        .I1(\SyncSignalSyncFF_S_reg[0] ),
        .I2(Q),
        .O(D));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ShiftReg_DP[31]_i_4 
       (.I0(SPIBitCount_D[1]),
        .I1(SPIBitCount_D[2]),
        .I2(SPIBitCount_D[4]),
        .I3(SPIBitCount_D[3]),
        .I4(SPIBitCount_D[5]),
        .I5(SPIBitCount_D[0]),
        .O(\ShiftReg_DP_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \State_DP[0]_i_1 
       (.I0(State_DP),
        .I1(\State_DP[1]_i_2__0_n_0 ),
        .I2(\State_DP_reg[0]_0 ),
        .O(\State_DP_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h00FFA800)) 
    \State_DP[1]_i_1 
       (.I0(\State_DP_reg[0]_0 ),
        .I1(SPIBitCount_D[5]),
        .I2(ReadOperationReg_SP),
        .I3(\State_DP[1]_i_2__0_n_0 ),
        .I4(State_DP),
        .O(\State_DP_reg[1] ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \State_DP[1]_i_2__0 
       (.I0(\State_DP[1]_i_3__0_n_0 ),
        .I1(SPIBitCount_D[0]),
        .I2(State_DP),
        .I3(SPIBitCount_D[5]),
        .I4(\ParamAddressReg_DP[7]_i_2_n_0 ),
        .O(\State_DP[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202F20)) 
    \State_DP[1]_i_3__0 
       (.I0(\ParamAddressReg_DP[7]_i_2_n_0 ),
        .I1(\State_DP[1]_i_4__0_n_0 ),
        .I2(\State_DP_reg[0]_0 ),
        .I3(State_DP),
        .I4(SPISlaveSelectSync_SB),
        .I5(SPISlaveSelectEdgeDetectorReg_S),
        .O(\State_DP[1]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFAB)) 
    \State_DP[1]_i_4__0 
       (.I0(SPIBitCount_D[0]),
        .I1(SPIBitCount_D[5]),
        .I2(ReadOperationReg_SP),
        .I3(State_DP),
        .O(\State_DP[1]_i_4__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "DFFSynchronizer" *) 
module brd_testAERDVSSM_0_0_DFFSynchronizer
   (SPISlaveSelectSync_SB,
    SPISlaveSelect_ABI,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__6);
  output SPISlaveSelectSync_SB;
  input SPISlaveSelect_ABI;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__6;

  wire LogicClk_CI;
  wire SPISlaveSelectSync_SB;
  wire SPISlaveSelect_ABI;
  wire \SyncSignalDemetFF_S_reg_n_0_[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__6;

  FDPE \SyncSignalDemetFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SPISlaveSelect_ABI),
        .PRE(SyncSignalSyncFF_S_reg_rep__6),
        .Q(\SyncSignalDemetFF_S_reg_n_0_[0] ));
  FDPE \SyncSignalSyncFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\SyncSignalDemetFF_S_reg_n_0_[0] ),
        .PRE(SyncSignalSyncFF_S_reg_rep__6),
        .Q(SPISlaveSelectSync_SB));
endmodule

(* ORIG_REF_NAME = "DFFSynchronizer" *) 
module brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0
   (SPIClockSync_C,
    SPIClock_AI,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__6);
  output SPIClockSync_C;
  input SPIClock_AI;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__6;

  wire LogicClk_CI;
  wire SPIClockSync_C;
  wire SPIClock_AI;
  wire \SyncSignalDemetFF_S_reg_n_0_[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__6;

  FDCE \SyncSignalDemetFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__6),
        .D(SPIClock_AI),
        .Q(\SyncSignalDemetFF_S_reg_n_0_[0] ));
  FDCE \SyncSignalSyncFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__6),
        .D(\SyncSignalDemetFF_S_reg_n_0_[0] ),
        .Q(SPIClockSync_C));
endmodule

(* ORIG_REF_NAME = "DFFSynchronizer" *) 
module brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_0
   (\ShiftReg_DP_reg[0] ,
    SPIMOSI_AI,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__6,
    SPIMISOReg_DZ0,
    SPIClockSync_C,
    SPIClockEdgeDetectorReg_S,
    SPISlaveSelectSync_SB);
  output [0:0]\ShiftReg_DP_reg[0] ;
  input SPIMOSI_AI;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__6;
  input SPIMISOReg_DZ0;
  input SPIClockSync_C;
  input SPIClockEdgeDetectorReg_S;
  input SPISlaveSelectSync_SB;

  wire LogicClk_CI;
  wire SPIClockEdgeDetectorReg_S;
  wire SPIClockSync_C;
  wire SPIMISOReg_DZ0;
  wire SPIMOSISync_D;
  wire SPIMOSI_AI;
  wire SPISlaveSelectSync_SB;
  wire [0:0]\ShiftReg_DP_reg[0] ;
  wire \SyncSignalDemetFF_S_reg_n_0_[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__6;

  LUT5 #(
    .INIT(32'h00000080)) 
    \ShiftReg_DP[0]_i_1__0 
       (.I0(SPIMOSISync_D),
        .I1(SPIMISOReg_DZ0),
        .I2(SPIClockSync_C),
        .I3(SPIClockEdgeDetectorReg_S),
        .I4(SPISlaveSelectSync_SB),
        .O(\ShiftReg_DP_reg[0] ));
  FDCE \SyncSignalDemetFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__6),
        .D(SPIMOSI_AI),
        .Q(\SyncSignalDemetFF_S_reg_n_0_[0] ));
  FDCE \SyncSignalSyncFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__6),
        .D(\SyncSignalDemetFF_S_reg_n_0_[0] ),
        .Q(SPIMOSISync_D));
endmodule

(* ORIG_REF_NAME = "DFFSynchronizer" *) 
module brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1
   (SyncInClockSync_C,
    SyncInClock_AI,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__10);
  output SyncInClockSync_C;
  input SyncInClock_AI;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__10;

  wire LogicClk_CI;
  wire SyncInClockSync_C;
  wire SyncInClock_AI;
  wire \SyncSignalDemetFF_S_reg_n_0_[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__10;

  FDCE \SyncSignalDemetFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(SyncInClock_AI),
        .Q(\SyncSignalDemetFF_S_reg_n_0_[0] ));
  FDCE \SyncSignalSyncFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\SyncSignalDemetFF_S_reg_n_0_[0] ),
        .Q(SyncInClockSync_C));
endmodule

(* ORIG_REF_NAME = "DVSAERSPIConfig" *) 
module brd_testAERDVSSM_0_0_DVSAERSPIConfig
   (\DVSAERConfigReg_DP_reg[Run_S]_0 ,
    \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0 ,
    \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0 ,
    \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 ,
    \DVSAEROutput_DP_reg[0]_0 ,
    \DVSAEROutput_DP_reg[2]_0 ,
    \DVSAEROutput_DP_reg[3]_0 ,
    \DVSAEROutput_DP_reg[4]_0 ,
    \DVSAEROutput_DP_reg[6]_0 ,
    \DVSAEROutput_DP_reg[7]_0 ,
    \DVSAEROutput_DP_reg[7]_1 ,
    \DVSAEROutput_DP_reg[7]_2 ,
    \DVSAEROutput_DP_reg[6]_1 ,
    \DVSAEROutput_DP_reg[6]_2 ,
    \DVSAEROutput_DP_reg[5]_0 ,
    \DVSAEROutput_DP_reg[5]_1 ,
    \DVSAEROutput_DP_reg[5]_2 ,
    \DVSAEROutput_DP_reg[5]_3 ,
    \DVSAEROutput_DP_reg[5]_4 ,
    \DVSAEROutput_DP_reg[4]_1 ,
    \DVSAEROutput_DP_reg[4]_2 ,
    \DVSAEROutput_DP_reg[3]_1 ,
    \DVSAEROutput_DP_reg[2]_1 ,
    \DVSAEROutput_DP_reg[1]_0 ,
    \DVSAEROutput_DP_reg[1]_1 ,
    \DVSAEROutput_DP_reg[1]_2 ,
    \DVSAEROutput_DP_reg[1]_3 ,
    \DVSAEROutput_DP_reg[1]_4 ,
    \DVSAEROutput_DP_reg[1]_5 ,
    \DVSAEROutput_DP_reg[0]_1 ,
    \DVSAEROutput_DP_reg[0]_2 ,
    \DVSAEROutput_DP_reg[0]_3 ,
    \DVSAEROutput_DP_reg[0]_4 ,
    \DVSAEROutput_DP_reg[8]_0 ,
    \DVSAEROutput_DP_reg[8]_1 ,
    \DVSAEROutput_DP_reg[8]_2 ,
    \DVSAEROutput_DP_reg[8]_3 ,
    \DVSAEROutput_DP_reg[8]_4 ,
    \DVSAEROutput_DP_reg[8]_5 ,
    \DVSAEROutput_DP_reg[8]_6 ,
    \DVSAEROutput_DP_reg[8]_7 ,
    \DVSAEROutput_DP_reg[8]_8 ,
    \DVSAEROutput_DP_reg[8]_9 ,
    \ParamOutput_DP_reg[31] ,
    \ParamInput_DP_reg[0] ,
    LogicClk_CI,
    AR,
    \ParamInput_DP_reg[0]_0 ,
    \ParamInput_DP_reg[0]_1 ,
    \ParamInput_DP_reg[0]_2 ,
    Q,
    \ParamAddressReg_DP_reg[1]_rep ,
    \ParamAddressReg_DP_reg[0]_rep ,
    E,
    D,
    SyncSignalSyncFF_S_reg_rep__7,
    \ParamAddressReg_DP_reg[0]_rep_0 ,
    \ParamAddressReg_DP_reg[3] ,
    \ParamAddressReg_DP_reg[3]_0 ,
    \ParamAddressReg_DP_reg[0]_rep_1 ,
    \ParamAddressReg_DP_reg[1]_rep_0 ,
    \ParamAddressReg_DP_reg[1]_rep_1 ,
    \ParamAddressReg_DP_reg[0]_rep_2 ,
    \ParamAddressReg_DP_reg[4] ,
    \ParamAddressReg_DP_reg[5] ,
    \ParamAddressReg_DP_reg[0]_rep_3 ,
    \ParamAddressReg_DP_reg[2] ,
    \ParamAddressReg_DP_reg[3]_1 ,
    \ParamAddressReg_DP_reg[1]_rep_2 ,
    \ParamAddressReg_DP_reg[3]_2 ,
    \ParamAddressReg_DP_reg[3]_3 ,
    \ParamAddressReg_DP_reg[0]_rep_4 ,
    \ParamAddressReg_DP_reg[0]_rep_5 ,
    \ParamAddressReg_DP_reg[0]_rep_6 ,
    \ParamAddressReg_DP_reg[4]_0 ,
    \ParamAddressReg_DP_reg[5]_0 ,
    \ParamAddressReg_DP_reg[1]_rep_3 ,
    \ParamAddressReg_DP_reg[4]_1 ,
    \ParamAddressReg_DP_reg[2]_0 ,
    \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] );
  output \DVSAERConfigReg_DP_reg[Run_S]_0 ;
  output \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0 ;
  output \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0 ;
  output \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 ;
  output \DVSAEROutput_DP_reg[0]_0 ;
  output \DVSAEROutput_DP_reg[2]_0 ;
  output \DVSAEROutput_DP_reg[3]_0 ;
  output \DVSAEROutput_DP_reg[4]_0 ;
  output \DVSAEROutput_DP_reg[6]_0 ;
  output \DVSAEROutput_DP_reg[7]_0 ;
  output \DVSAEROutput_DP_reg[7]_1 ;
  output \DVSAEROutput_DP_reg[7]_2 ;
  output \DVSAEROutput_DP_reg[6]_1 ;
  output \DVSAEROutput_DP_reg[6]_2 ;
  output \DVSAEROutput_DP_reg[5]_0 ;
  output \DVSAEROutput_DP_reg[5]_1 ;
  output \DVSAEROutput_DP_reg[5]_2 ;
  output \DVSAEROutput_DP_reg[5]_3 ;
  output \DVSAEROutput_DP_reg[5]_4 ;
  output \DVSAEROutput_DP_reg[4]_1 ;
  output \DVSAEROutput_DP_reg[4]_2 ;
  output \DVSAEROutput_DP_reg[3]_1 ;
  output \DVSAEROutput_DP_reg[2]_1 ;
  output \DVSAEROutput_DP_reg[1]_0 ;
  output \DVSAEROutput_DP_reg[1]_1 ;
  output \DVSAEROutput_DP_reg[1]_2 ;
  output \DVSAEROutput_DP_reg[1]_3 ;
  output \DVSAEROutput_DP_reg[1]_4 ;
  output \DVSAEROutput_DP_reg[1]_5 ;
  output \DVSAEROutput_DP_reg[0]_1 ;
  output \DVSAEROutput_DP_reg[0]_2 ;
  output \DVSAEROutput_DP_reg[0]_3 ;
  output \DVSAEROutput_DP_reg[0]_4 ;
  output [0:0]\DVSAEROutput_DP_reg[8]_0 ;
  output [0:0]\DVSAEROutput_DP_reg[8]_1 ;
  output [0:0]\DVSAEROutput_DP_reg[8]_2 ;
  output [0:0]\DVSAEROutput_DP_reg[8]_3 ;
  output [0:0]\DVSAEROutput_DP_reg[8]_4 ;
  output [0:0]\DVSAEROutput_DP_reg[8]_5 ;
  output [0:0]\DVSAEROutput_DP_reg[8]_6 ;
  output [0:0]\DVSAEROutput_DP_reg[8]_7 ;
  output [0:0]\DVSAEROutput_DP_reg[8]_8 ;
  output [0:0]\DVSAEROutput_DP_reg[8]_9 ;
  output [31:0]\ParamOutput_DP_reg[31] ;
  input \ParamInput_DP_reg[0] ;
  input LogicClk_CI;
  input [1:0]AR;
  input \ParamInput_DP_reg[0]_0 ;
  input \ParamInput_DP_reg[0]_1 ;
  input \ParamInput_DP_reg[0]_2 ;
  input [2:0]Q;
  input \ParamAddressReg_DP_reg[1]_rep ;
  input \ParamAddressReg_DP_reg[0]_rep ;
  input [0:0]E;
  input [8:0]D;
  input [1:0]SyncSignalSyncFF_S_reg_rep__7;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_0 ;
  input [0:0]\ParamAddressReg_DP_reg[3] ;
  input [0:0]\ParamAddressReg_DP_reg[3]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_1 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_0 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_1 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_2 ;
  input [0:0]\ParamAddressReg_DP_reg[4] ;
  input [0:0]\ParamAddressReg_DP_reg[5] ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_3 ;
  input [0:0]\ParamAddressReg_DP_reg[2] ;
  input [0:0]\ParamAddressReg_DP_reg[3]_1 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_2 ;
  input [0:0]\ParamAddressReg_DP_reg[3]_2 ;
  input [0:0]\ParamAddressReg_DP_reg[3]_3 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_4 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_5 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_6 ;
  input [0:0]\ParamAddressReg_DP_reg[4]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[5]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_3 ;
  input [0:0]\ParamAddressReg_DP_reg[4]_1 ;
  input [0:0]\ParamAddressReg_DP_reg[2]_0 ;
  input [31:0]\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] ;

  wire [1:0]AR;
  wire [8:0]D;
  wire [31:0]\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] ;
  wire \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0 ;
  wire \DVSAERConfigReg_DP_reg[Run_S]_0 ;
  wire \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0 ;
  wire \DVSAEROutput_DP[0]_i_14_n_0 ;
  wire \DVSAEROutput_DP[0]_i_15_n_0 ;
  wire \DVSAEROutput_DP[0]_i_16_n_0 ;
  wire \DVSAEROutput_DP[2]_i_10_n_0 ;
  wire \DVSAEROutput_DP[2]_i_11_n_0 ;
  wire \DVSAEROutput_DP[2]_i_12_n_0 ;
  wire \DVSAEROutput_DP[2]_i_13_n_0 ;
  wire \DVSAEROutput_DP[2]_i_8_n_0 ;
  wire \DVSAEROutput_DP[2]_i_9_n_0 ;
  wire \DVSAEROutput_DP[3]_i_10_n_0 ;
  wire \DVSAEROutput_DP[3]_i_11_n_0 ;
  wire \DVSAEROutput_DP[3]_i_12_n_0 ;
  wire \DVSAEROutput_DP[3]_i_13_n_0 ;
  wire \DVSAEROutput_DP[3]_i_8_n_0 ;
  wire \DVSAEROutput_DP[3]_i_9_n_0 ;
  wire \DVSAEROutput_DP[4]_i_10_n_0 ;
  wire \DVSAEROutput_DP[4]_i_8_n_0 ;
  wire \DVSAEROutput_DP[4]_i_9_n_0 ;
  wire \DVSAEROutput_DP[6]_i_10_n_0 ;
  wire \DVSAEROutput_DP[6]_i_11_n_0 ;
  wire \DVSAEROutput_DP[6]_i_12_n_0 ;
  wire \DVSAEROutput_DP[7]_i_10_n_0 ;
  wire \DVSAEROutput_DP[7]_i_8_n_0 ;
  wire \DVSAEROutput_DP[7]_i_9_n_0 ;
  wire \DVSAEROutput_DP_reg[0]_0 ;
  wire \DVSAEROutput_DP_reg[0]_1 ;
  wire \DVSAEROutput_DP_reg[0]_2 ;
  wire \DVSAEROutput_DP_reg[0]_3 ;
  wire \DVSAEROutput_DP_reg[0]_4 ;
  wire \DVSAEROutput_DP_reg[1]_0 ;
  wire \DVSAEROutput_DP_reg[1]_1 ;
  wire \DVSAEROutput_DP_reg[1]_2 ;
  wire \DVSAEROutput_DP_reg[1]_3 ;
  wire \DVSAEROutput_DP_reg[1]_4 ;
  wire \DVSAEROutput_DP_reg[1]_5 ;
  wire \DVSAEROutput_DP_reg[2]_0 ;
  wire \DVSAEROutput_DP_reg[2]_1 ;
  wire \DVSAEROutput_DP_reg[3]_0 ;
  wire \DVSAEROutput_DP_reg[3]_1 ;
  wire \DVSAEROutput_DP_reg[4]_0 ;
  wire \DVSAEROutput_DP_reg[4]_1 ;
  wire \DVSAEROutput_DP_reg[4]_2 ;
  wire \DVSAEROutput_DP_reg[5]_0 ;
  wire \DVSAEROutput_DP_reg[5]_1 ;
  wire \DVSAEROutput_DP_reg[5]_2 ;
  wire \DVSAEROutput_DP_reg[5]_3 ;
  wire \DVSAEROutput_DP_reg[5]_4 ;
  wire \DVSAEROutput_DP_reg[6]_0 ;
  wire \DVSAEROutput_DP_reg[6]_1 ;
  wire \DVSAEROutput_DP_reg[6]_2 ;
  wire \DVSAEROutput_DP_reg[7]_0 ;
  wire \DVSAEROutput_DP_reg[7]_1 ;
  wire \DVSAEROutput_DP_reg[7]_2 ;
  wire [0:0]\DVSAEROutput_DP_reg[8]_0 ;
  wire [0:0]\DVSAEROutput_DP_reg[8]_1 ;
  wire [0:0]\DVSAEROutput_DP_reg[8]_2 ;
  wire [0:0]\DVSAEROutput_DP_reg[8]_3 ;
  wire [0:0]\DVSAEROutput_DP_reg[8]_4 ;
  wire [0:0]\DVSAEROutput_DP_reg[8]_5 ;
  wire [0:0]\DVSAEROutput_DP_reg[8]_6 ;
  wire [0:0]\DVSAEROutput_DP_reg[8]_7 ;
  wire [0:0]\DVSAEROutput_DP_reg[8]_8 ;
  wire [0:0]\DVSAEROutput_DP_reg[8]_9 ;
  wire [0:0]E;
  wire LogicClk_CI;
  wire \ParamAddressReg_DP_reg[0]_rep ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_3 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_4 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_5 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_6 ;
  wire \ParamAddressReg_DP_reg[1]_rep ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_3 ;
  wire [0:0]\ParamAddressReg_DP_reg[2] ;
  wire [0:0]\ParamAddressReg_DP_reg[2]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[3] ;
  wire [0:0]\ParamAddressReg_DP_reg[3]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[3]_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[3]_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[3]_3 ;
  wire [0:0]\ParamAddressReg_DP_reg[4] ;
  wire [0:0]\ParamAddressReg_DP_reg[4]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[4]_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[5] ;
  wire [0:0]\ParamAddressReg_DP_reg[5]_0 ;
  wire \ParamInput_DP_reg[0] ;
  wire \ParamInput_DP_reg[0]_0 ;
  wire \ParamInput_DP_reg[0]_1 ;
  wire \ParamInput_DP_reg[0]_2 ;
  wire [31:0]\ParamOutput_DP_reg[31] ;
  wire [2:0]Q;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__7;

  FDCE \DVSAERConfigReg_DP_reg[AckDelayColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[AckDelayColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[AckDelayColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[AckDelayColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_DP_reg[AckDelayRow_D][0] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[AckDelayRow_D][1] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][1] ));
  FDPE \DVSAERConfigReg_DP_reg[AckDelayRow_D][2] 
       (.C(LogicClk_CI),
        .CE(E),
        .D(D[2]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[AckDelayRow_D][3] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][3] ));
  FDPE \DVSAERConfigReg_DP_reg[AckExtensionRow_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .D(D[0]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[0]),
        .Q(\DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[AckExtensionRow_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[AckExtensionRow_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[AckExtensionRow_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_DP_reg[ExternalAERControl_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0]_2 ),
        .Q(\DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[4]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(AR[0]),
        .D(D[5]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .D(D[8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAEROutput_DP_reg[8]_0 ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][3] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .D(D[4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][4] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .D(D[5]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][6] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .D(D[7]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][7] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[4]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .CLR(AR[0]),
        .D(D[5]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .D(D[8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAEROutput_DP_reg[8]_1 ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][3] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .D(D[4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][4] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .D(D[5]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][6] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .D(D[7]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][7] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[4]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5] ),
        .CLR(AR[0]),
        .D(D[5]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5] ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5] ),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5] ),
        .D(D[8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAEROutput_DP_reg[8]_2 ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][3] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .D(D[4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][4] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .D(D[5]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][6] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .D(D[7]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][7] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[4]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(AR[0]),
        .D(D[5]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .D(D[8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAEROutput_DP_reg[8]_3 ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][3] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .D(D[4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][4] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .D(D[5]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][6] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .D(D[7]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][7] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[4]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(AR[0]),
        .D(D[5]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .D(D[8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAEROutput_DP_reg[8]_4 ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][3] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .D(D[4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][4] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .D(D[5]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][6] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .D(D[7]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][7] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[4]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_3 ),
        .CLR(AR[0]),
        .D(D[5]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_3 ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_3 ),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_3 ),
        .D(D[8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAEROutput_DP_reg[8]_5 ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][3] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .D(D[4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][4] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .D(D[5]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][6] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .D(D[7]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][7] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[4]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[5]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .D(D[8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAEROutput_DP_reg[8]_6 ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][3] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .D(D[4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][4] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .D(D[5]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][6] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .D(D[7]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][7] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[4]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[5]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .D(D[8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAEROutput_DP_reg[8]_7 ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][3] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_6 ),
        .D(D[4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][4] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_6 ),
        .D(D[5]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_6 ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][6] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_6 ),
        .D(D[7]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][7] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .D(D[0]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][0] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .D(D[1]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][1] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .D(D[2]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][2] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .D(D[3]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][3] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .D(D[4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][4] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .D(D[5]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][5] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(AR[0]),
        .D(D[6]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][6] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][7] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .D(D[8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAEROutput_DP_reg[8]_9 ));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .D(D[0]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][0] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .D(D[1]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][1] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .D(D[2]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][2] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .D(D[3]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[4]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][4] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .D(D[5]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][5] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .D(D[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][6] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .D(D[7]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][7] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[4]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][4] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[5]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][5] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(AR[0]),
        .D(D[6]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][6] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][7] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[8]),
        .Q(\DVSAEROutput_DP_reg[8]_8 ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(D[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[4]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][4] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(D[5]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][5] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(AR[0]),
        .D(D[6]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][6] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][7] ));
  FDPE \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\ParamInput_DP_reg[0]_1 ),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0 ));
  FDCE \DVSAERConfigReg_DP_reg[Run_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0] ),
        .Q(\DVSAERConfigReg_DP_reg[Run_S]_0 ));
  FDCE \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0]_0 ),
        .Q(\DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0 ));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \DVSAEROutput_DP[0]_i_11 
       (.I0(\DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 ),
        .I1(\ParamAddressReg_DP_reg[1]_rep ),
        .I2(\DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0 ),
        .O(\DVSAEROutput_DP_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[0]_i_12 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][0] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][0] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][0] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][0] ),
        .O(\DVSAEROutput_DP_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[0]_i_13 
       (.I0(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][0] ),
        .I1(\DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][0] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][0] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][0] ),
        .O(\DVSAEROutput_DP_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[0]_i_14 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][0] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][0] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][0] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][0] ),
        .O(\DVSAEROutput_DP[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[0]_i_15 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][0] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][0] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][0] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][0] ),
        .O(\DVSAEROutput_DP[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[0]_i_16 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][0] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][0] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][0] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][0] ),
        .O(\DVSAEROutput_DP[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCC000C44CCCC0C44)) 
    \DVSAEROutput_DP[0]_i_5 
       (.I0(\DVSAEROutput_DP[0]_i_14_n_0 ),
        .I1(Q[2]),
        .I2(\DVSAEROutput_DP[0]_i_15_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\DVSAEROutput_DP[0]_i_16_n_0 ),
        .O(\DVSAEROutput_DP_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[0]_i_6 
       (.I0(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][0] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][0] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][0] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][0] ),
        .O(\DVSAEROutput_DP_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[1]_i_10 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][1] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][1] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][1] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][1] ),
        .O(\DVSAEROutput_DP_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[1]_i_13 
       (.I0(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][1] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][1] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][1] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][1] ),
        .O(\DVSAEROutput_DP_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[1]_i_6 
       (.I0(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][1] ),
        .I1(\DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][1] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][1] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][1] ),
        .O(\DVSAEROutput_DP_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[1]_i_7 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][1] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][1] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][1] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][1] ),
        .O(\DVSAEROutput_DP_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[1]_i_8 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][1] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][1] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][1] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][1] ),
        .O(\DVSAEROutput_DP_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[1]_i_9 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][1] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][1] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][1] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][1] ),
        .O(\DVSAEROutput_DP_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[2]_i_10 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][2] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][2] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][2] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][2] ),
        .O(\DVSAEROutput_DP[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[2]_i_11 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][2] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][2] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][2] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][2] ),
        .O(\DVSAEROutput_DP[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[2]_i_12 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][2] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][2] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][2] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][2] ),
        .O(\DVSAEROutput_DP[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[2]_i_13 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][2] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][2] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][2] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][2] ),
        .O(\DVSAEROutput_DP[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h88BB8BBBBBBB8BBB)) 
    \DVSAEROutput_DP[2]_i_4 
       (.I0(\DVSAEROutput_DP[2]_i_8_n_0 ),
        .I1(Q[2]),
        .I2(\DVSAEROutput_DP[2]_i_9_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\DVSAEROutput_DP[2]_i_10_n_0 ),
        .O(\DVSAEROutput_DP_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[2]_i_6 
       (.I0(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][2] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][2] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][2] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][2] ),
        .O(\DVSAEROutput_DP_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \DVSAEROutput_DP[2]_i_8 
       (.I0(\DVSAEROutput_DP[2]_i_11_n_0 ),
        .I1(\DVSAEROutput_DP[2]_i_12_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\DVSAEROutput_DP[2]_i_13_n_0 ),
        .O(\DVSAEROutput_DP[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[2]_i_9 
       (.I0(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][2] ),
        .I1(\DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][2] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][2] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][2] ),
        .O(\DVSAEROutput_DP[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[3]_i_10 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][3] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][3] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][3] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][3] ),
        .O(\DVSAEROutput_DP[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[3]_i_11 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][3] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][3] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][3] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][3] ),
        .O(\DVSAEROutput_DP[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[3]_i_12 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][3] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][3] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][3] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][3] ),
        .O(\DVSAEROutput_DP[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[3]_i_13 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][3] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][3] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][3] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][3] ),
        .O(\DVSAEROutput_DP[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h88BB8BBBBBBB8BBB)) 
    \DVSAEROutput_DP[3]_i_4 
       (.I0(\DVSAEROutput_DP[3]_i_8_n_0 ),
        .I1(Q[2]),
        .I2(\DVSAEROutput_DP[3]_i_9_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\DVSAEROutput_DP[3]_i_10_n_0 ),
        .O(\DVSAEROutput_DP_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[3]_i_5 
       (.I0(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][3] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][3] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][3] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][3] ),
        .O(\DVSAEROutput_DP_reg[3]_1 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \DVSAEROutput_DP[3]_i_8 
       (.I0(\DVSAEROutput_DP[3]_i_11_n_0 ),
        .I1(\DVSAEROutput_DP[3]_i_12_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\DVSAEROutput_DP[3]_i_13_n_0 ),
        .O(\DVSAEROutput_DP[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[3]_i_9 
       (.I0(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][3] ),
        .I1(\DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][3] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][3] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][3] ),
        .O(\DVSAEROutput_DP[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[4]_i_10 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][4] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][4] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][4] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][4] ),
        .O(\DVSAEROutput_DP[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[4]_i_12 
       (.I0(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][4] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][4] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][4] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][4] ),
        .O(\DVSAEROutput_DP_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h00AACCF0FFFFFFFF)) 
    \DVSAEROutput_DP[4]_i_4 
       (.I0(\DVSAEROutput_DP[4]_i_8_n_0 ),
        .I1(\DVSAEROutput_DP[4]_i_9_n_0 ),
        .I2(\DVSAEROutput_DP[4]_i_10_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\DVSAEROutput_DP_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[4]_i_7 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][4] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][4] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][4] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][4] ),
        .O(\DVSAEROutput_DP_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[4]_i_8 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][4] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][4] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][4] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][4] ),
        .O(\DVSAEROutput_DP[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[4]_i_9 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][4] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][4] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][4] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][4] ),
        .O(\DVSAEROutput_DP[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[5]_i_10 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][5] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][5] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][5] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][5] ),
        .O(\DVSAEROutput_DP_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[5]_i_12 
       (.I0(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][5] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][5] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][5] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][5] ),
        .O(\DVSAEROutput_DP_reg[5]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[5]_i_7 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][5] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][5] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][5] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][5] ),
        .O(\DVSAEROutput_DP_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[5]_i_8 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][5] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][5] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][5] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][5] ),
        .O(\DVSAEROutput_DP_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[5]_i_9 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][5] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][5] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][5] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][5] ),
        .O(\DVSAEROutput_DP_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[6]_i_10 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][6] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][6] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][6] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][6] ),
        .O(\DVSAEROutput_DP[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[6]_i_11 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][6] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][6] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][6] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][6] ),
        .O(\DVSAEROutput_DP[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[6]_i_12 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][6] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][6] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][6] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][6] ),
        .O(\DVSAEROutput_DP[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00CCF0AAFFFFFFFF)) 
    \DVSAEROutput_DP[6]_i_5 
       (.I0(\DVSAEROutput_DP[6]_i_10_n_0 ),
        .I1(\DVSAEROutput_DP[6]_i_11_n_0 ),
        .I2(\DVSAEROutput_DP[6]_i_12_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\DVSAEROutput_DP_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[6]_i_7 
       (.I0(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][6] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][6] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][6] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][6] ),
        .O(\DVSAEROutput_DP_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[6]_i_9 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][6] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][6] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][6] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][6] ),
        .O(\DVSAEROutput_DP_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[7]_i_10 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][7] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][7] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][7] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][7] ),
        .O(\DVSAEROutput_DP[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[7]_i_12 
       (.I0(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][7] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][7] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][7] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][7] ),
        .O(\DVSAEROutput_DP_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h00CCF0AAFFFFFFFF)) 
    \DVSAEROutput_DP[7]_i_4 
       (.I0(\DVSAEROutput_DP[7]_i_8_n_0 ),
        .I1(\DVSAEROutput_DP[7]_i_9_n_0 ),
        .I2(\DVSAEROutput_DP[7]_i_10_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\DVSAEROutput_DP_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[7]_i_7 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][7] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][7] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][7] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][7] ),
        .O(\DVSAEROutput_DP_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[7]_i_8 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][7] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][7] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][7] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][7] ),
        .O(\DVSAEROutput_DP[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[7]_i_9 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][7] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][7] ),
        .I2(\ParamAddressReg_DP_reg[1]_rep ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][7] ),
        .I4(\ParamAddressReg_DP_reg[0]_rep ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][7] ),
        .O(\DVSAEROutput_DP[7]_i_9_n_0 ));
  FDCE \DVSAEROutput_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [0]),
        .Q(\ParamOutput_DP_reg[31] [0]));
  FDCE \DVSAEROutput_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [10]),
        .Q(\ParamOutput_DP_reg[31] [10]));
  FDCE \DVSAEROutput_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [11]),
        .Q(\ParamOutput_DP_reg[31] [11]));
  FDCE \DVSAEROutput_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [12]),
        .Q(\ParamOutput_DP_reg[31] [12]));
  FDCE \DVSAEROutput_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [13]),
        .Q(\ParamOutput_DP_reg[31] [13]));
  FDCE \DVSAEROutput_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [14]),
        .Q(\ParamOutput_DP_reg[31] [14]));
  FDCE \DVSAEROutput_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [15]),
        .Q(\ParamOutput_DP_reg[31] [15]));
  FDCE \DVSAEROutput_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [16]),
        .Q(\ParamOutput_DP_reg[31] [16]));
  FDCE \DVSAEROutput_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [17]),
        .Q(\ParamOutput_DP_reg[31] [17]));
  FDCE \DVSAEROutput_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [18]),
        .Q(\ParamOutput_DP_reg[31] [18]));
  FDCE \DVSAEROutput_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [19]),
        .Q(\ParamOutput_DP_reg[31] [19]));
  FDCE \DVSAEROutput_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [1]),
        .Q(\ParamOutput_DP_reg[31] [1]));
  FDCE \DVSAEROutput_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [20]),
        .Q(\ParamOutput_DP_reg[31] [20]));
  FDCE \DVSAEROutput_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [21]),
        .Q(\ParamOutput_DP_reg[31] [21]));
  FDCE \DVSAEROutput_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [22]),
        .Q(\ParamOutput_DP_reg[31] [22]));
  FDCE \DVSAEROutput_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [23]),
        .Q(\ParamOutput_DP_reg[31] [23]));
  FDCE \DVSAEROutput_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [24]),
        .Q(\ParamOutput_DP_reg[31] [24]));
  FDCE \DVSAEROutput_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [25]),
        .Q(\ParamOutput_DP_reg[31] [25]));
  FDCE \DVSAEROutput_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [26]),
        .Q(\ParamOutput_DP_reg[31] [26]));
  FDCE \DVSAEROutput_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [27]),
        .Q(\ParamOutput_DP_reg[31] [27]));
  FDCE \DVSAEROutput_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [28]),
        .Q(\ParamOutput_DP_reg[31] [28]));
  FDCE \DVSAEROutput_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [29]),
        .Q(\ParamOutput_DP_reg[31] [29]));
  FDCE \DVSAEROutput_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [2]),
        .Q(\ParamOutput_DP_reg[31] [2]));
  FDCE \DVSAEROutput_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [30]),
        .Q(\ParamOutput_DP_reg[31] [30]));
  FDCE \DVSAEROutput_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [31]),
        .Q(\ParamOutput_DP_reg[31] [31]));
  FDCE \DVSAEROutput_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [3]),
        .Q(\ParamOutput_DP_reg[31] [3]));
  FDCE \DVSAEROutput_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [4]),
        .Q(\ParamOutput_DP_reg[31] [4]));
  FDCE \DVSAEROutput_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [5]),
        .Q(\ParamOutput_DP_reg[31] [5]));
  FDCE \DVSAEROutput_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [6]),
        .Q(\ParamOutput_DP_reg[31] [6]));
  FDCE \DVSAEROutput_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [7]),
        .Q(\ParamOutput_DP_reg[31] [7]));
  FDCE \DVSAEROutput_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [8]),
        .Q(\ParamOutput_DP_reg[31] [8]));
  FDCE \DVSAEROutput_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] [9]),
        .Q(\ParamOutput_DP_reg[31] [9]));
endmodule

(* ORIG_REF_NAME = "DVSAERStateMachine" *) 
module brd_testAERDVSSM_0_0_DVSAERStateMachine
   (DVSAERAck_SBO,
    DVSAERReset_SBO,
    \Count_DP_reg[39] ,
    D,
    \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] ,
    \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] ,
    \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] ,
    \Count_DP_reg[3] ,
    NOTMultiplexerConfigReg_DRun_S,
    O,
    \Count_DP_reg[7] ,
    \Count_DP_reg[11] ,
    \Count_DP_reg[15] ,
    \Count_DP_reg[19] ,
    \Count_DP_reg[23] ,
    \Count_DP_reg[27] ,
    \Count_DP_reg[31] ,
    \Count_DP_reg[35] ,
    \Count_DP_reg[39]_0 ,
    \Count_DP_reg[3]_0 ,
    \Count_DP_reg[7]_0 ,
    \Count_DP_reg[11]_0 ,
    \Count_DP_reg[15]_0 ,
    \Count_DP_reg[19]_0 ,
    \Count_DP_reg[23]_0 ,
    \Count_DP_reg[27]_0 ,
    \Count_DP_reg[31]_0 ,
    \Count_DP_reg[35]_0 ,
    \Count_DP_reg[39]_1 ,
    \Count_DP_reg[3]_1 ,
    \Count_DP_reg[7]_1 ,
    \Count_DP_reg[11]_1 ,
    \Count_DP_reg[15]_1 ,
    \Count_DP_reg[19]_1 ,
    \Count_DP_reg[23]_1 ,
    \Count_DP_reg[27]_1 ,
    \Count_DP_reg[31]_1 ,
    \Count_DP_reg[35]_1 ,
    \Count_DP_reg[39]_2 ,
    \Count_DP_reg[3]_2 ,
    \Count_DP_reg[7]_2 ,
    \Count_DP_reg[11]_2 ,
    \Count_DP_reg[15]_2 ,
    \Count_DP_reg[19]_2 ,
    \Count_DP_reg[23]_2 ,
    \Count_DP_reg[27]_2 ,
    \Count_DP_reg[31]_2 ,
    \Count_DP_reg[35]_2 ,
    \Count_DP_reg[39]_3 ,
    Q,
    \DVSAERFifoControlIn_S[WriteSide][Write_S] ,
    LogicClk_CI,
    AR,
    SyncSignalSyncFF_S_reg_rep__9,
    \MultiplexerConfigReg2_D_reg[Run_S] ,
    SyncSignalSyncFF_S_reg_rep,
    SyncSignalSyncFF_S_reg_rep__3,
    SyncSignalSyncFF_S_reg_rep__2,
    SyncSignalSyncFF_S_reg_rep__0,
    DVSAERData_AI,
    \Count_DP_reg[39]_4 ,
    \Count_DP_reg[39]_5 ,
    \Count_DP_reg[39]_6 ,
    \Count_DP_reg[39]_7 ,
    SyncSignalSyncFF_S_reg,
    DVSAERReq_ABI,
    \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ,
    S,
    \Count_DP_reg[0] ,
    \Count_DP_reg[0]_0 ,
    \Count_DP_reg[0]_1 );
  output DVSAERAck_SBO;
  output DVSAERReset_SBO;
  output \Count_DP_reg[39] ;
  output [39:0]D;
  output [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] ;
  output [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] ;
  output [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] ;
  output \Count_DP_reg[3] ;
  output NOTMultiplexerConfigReg_DRun_S;
  output [3:0]O;
  output [3:0]\Count_DP_reg[7] ;
  output [3:0]\Count_DP_reg[11] ;
  output [3:0]\Count_DP_reg[15] ;
  output [3:0]\Count_DP_reg[19] ;
  output [3:0]\Count_DP_reg[23] ;
  output [3:0]\Count_DP_reg[27] ;
  output [3:0]\Count_DP_reg[31] ;
  output [3:0]\Count_DP_reg[35] ;
  output [3:0]\Count_DP_reg[39]_0 ;
  output [3:0]\Count_DP_reg[3]_0 ;
  output [3:0]\Count_DP_reg[7]_0 ;
  output [3:0]\Count_DP_reg[11]_0 ;
  output [3:0]\Count_DP_reg[15]_0 ;
  output [3:0]\Count_DP_reg[19]_0 ;
  output [3:0]\Count_DP_reg[23]_0 ;
  output [3:0]\Count_DP_reg[27]_0 ;
  output [3:0]\Count_DP_reg[31]_0 ;
  output [3:0]\Count_DP_reg[35]_0 ;
  output [3:0]\Count_DP_reg[39]_1 ;
  output [3:0]\Count_DP_reg[3]_1 ;
  output [3:0]\Count_DP_reg[7]_1 ;
  output [3:0]\Count_DP_reg[11]_1 ;
  output [3:0]\Count_DP_reg[15]_1 ;
  output [3:0]\Count_DP_reg[19]_1 ;
  output [3:0]\Count_DP_reg[23]_1 ;
  output [3:0]\Count_DP_reg[27]_1 ;
  output [3:0]\Count_DP_reg[31]_1 ;
  output [3:0]\Count_DP_reg[35]_1 ;
  output [3:0]\Count_DP_reg[39]_2 ;
  output [3:0]\Count_DP_reg[3]_2 ;
  output [3:0]\Count_DP_reg[7]_2 ;
  output [3:0]\Count_DP_reg[11]_2 ;
  output [3:0]\Count_DP_reg[15]_2 ;
  output [3:0]\Count_DP_reg[19]_2 ;
  output [3:0]\Count_DP_reg[23]_2 ;
  output [3:0]\Count_DP_reg[27]_2 ;
  output [3:0]\Count_DP_reg[31]_2 ;
  output [3:0]\Count_DP_reg[35]_2 ;
  output [3:0]\Count_DP_reg[39]_3 ;
  output [10:0]Q;
  output \DVSAERFifoControlIn_S[WriteSide][Write_S] ;
  input LogicClk_CI;
  input [1:0]AR;
  input [0:0]SyncSignalSyncFF_S_reg_rep__9;
  input \MultiplexerConfigReg2_D_reg[Run_S] ;
  input [0:0]SyncSignalSyncFF_S_reg_rep;
  input [0:0]SyncSignalSyncFF_S_reg_rep__3;
  input [1:0]SyncSignalSyncFF_S_reg_rep__2;
  input [0:0]SyncSignalSyncFF_S_reg_rep__0;
  input [10:0]DVSAERData_AI;
  input [38:0]\Count_DP_reg[39]_4 ;
  input [38:0]\Count_DP_reg[39]_5 ;
  input [38:0]\Count_DP_reg[39]_6 ;
  input [38:0]\Count_DP_reg[39]_7 ;
  input SyncSignalSyncFF_S_reg;
  input DVSAERReq_ABI;
  input \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ;
  input [0:0]S;
  input [0:0]\Count_DP_reg[0] ;
  input [0:0]\Count_DP_reg[0]_0 ;
  input [0:0]\Count_DP_reg[0]_1 ;

  wire [1:0]AR;
  wire BOOL121_in;
  wire BOOL122_in;
  wire BOOL123_in;
  wire BOOL124_in;
  wire \BOOL1_inferred__1/i__carry_n_1 ;
  wire \BOOL1_inferred__1/i__carry_n_2 ;
  wire \BOOL1_inferred__1/i__carry_n_3 ;
  wire \BOOL1_inferred__2/i__carry_n_0 ;
  wire \BOOL1_inferred__2/i__carry_n_1 ;
  wire \BOOL1_inferred__2/i__carry_n_2 ;
  wire \BOOL1_inferred__2/i__carry_n_3 ;
  wire \BOOL1_inferred__3/i__carry_n_1 ;
  wire \BOOL1_inferred__3/i__carry_n_2 ;
  wire \BOOL1_inferred__3/i__carry_n_3 ;
  wire \BOOL1_inferred__4/i__carry_n_0 ;
  wire \BOOL1_inferred__4/i__carry_n_1 ;
  wire \BOOL1_inferred__4/i__carry_n_2 ;
  wire \BOOL1_inferred__4/i__carry_n_3 ;
  wire \Count_DP[0]_i_2__0_n_0 ;
  wire \Count_DP[0]_i_2__1_n_0 ;
  wire \Count_DP[0]_i_2_n_0 ;
  wire \Count_DP[0]_i_3__0_n_0 ;
  wire \Count_DP[0]_i_3__1_n_0 ;
  wire \Count_DP[0]_i_3__2_n_0 ;
  wire \Count_DP[0]_i_3_n_0 ;
  wire \Count_DP[0]_i_4__0_n_0 ;
  wire \Count_DP[0]_i_4__1_n_0 ;
  wire \Count_DP[0]_i_4__2_n_0 ;
  wire \Count_DP[0]_i_4_n_0 ;
  wire \Count_DP[0]_i_5_n_0 ;
  wire \Count_DP[12]_i_2__0_n_0 ;
  wire \Count_DP[12]_i_2__1_n_0 ;
  wire \Count_DP[12]_i_2__2_n_0 ;
  wire \Count_DP[12]_i_2_n_0 ;
  wire \Count_DP[12]_i_3__0_n_0 ;
  wire \Count_DP[12]_i_3__1_n_0 ;
  wire \Count_DP[12]_i_3__2_n_0 ;
  wire \Count_DP[12]_i_3_n_0 ;
  wire \Count_DP[12]_i_4__0_n_0 ;
  wire \Count_DP[12]_i_4__1_n_0 ;
  wire \Count_DP[12]_i_4__2_n_0 ;
  wire \Count_DP[12]_i_4_n_0 ;
  wire \Count_DP[12]_i_5__0_n_0 ;
  wire \Count_DP[12]_i_5__1_n_0 ;
  wire \Count_DP[12]_i_5__2_n_0 ;
  wire \Count_DP[12]_i_5_n_0 ;
  wire \Count_DP[16]_i_2__0_n_0 ;
  wire \Count_DP[16]_i_2__1_n_0 ;
  wire \Count_DP[16]_i_2__2_n_0 ;
  wire \Count_DP[16]_i_2_n_0 ;
  wire \Count_DP[16]_i_3__0_n_0 ;
  wire \Count_DP[16]_i_3__1_n_0 ;
  wire \Count_DP[16]_i_3__2_n_0 ;
  wire \Count_DP[16]_i_3_n_0 ;
  wire \Count_DP[16]_i_4__0_n_0 ;
  wire \Count_DP[16]_i_4__1_n_0 ;
  wire \Count_DP[16]_i_4__2_n_0 ;
  wire \Count_DP[16]_i_4_n_0 ;
  wire \Count_DP[16]_i_5__0_n_0 ;
  wire \Count_DP[16]_i_5__1_n_0 ;
  wire \Count_DP[16]_i_5__2_n_0 ;
  wire \Count_DP[16]_i_5_n_0 ;
  wire \Count_DP[20]_i_2__0_n_0 ;
  wire \Count_DP[20]_i_2__1_n_0 ;
  wire \Count_DP[20]_i_2__2_n_0 ;
  wire \Count_DP[20]_i_2_n_0 ;
  wire \Count_DP[20]_i_3__0_n_0 ;
  wire \Count_DP[20]_i_3__1_n_0 ;
  wire \Count_DP[20]_i_3__2_n_0 ;
  wire \Count_DP[20]_i_3_n_0 ;
  wire \Count_DP[20]_i_4__0_n_0 ;
  wire \Count_DP[20]_i_4__1_n_0 ;
  wire \Count_DP[20]_i_4__2_n_0 ;
  wire \Count_DP[20]_i_4_n_0 ;
  wire \Count_DP[20]_i_5__0_n_0 ;
  wire \Count_DP[20]_i_5__1_n_0 ;
  wire \Count_DP[20]_i_5__2_n_0 ;
  wire \Count_DP[20]_i_5_n_0 ;
  wire \Count_DP[24]_i_2__0_n_0 ;
  wire \Count_DP[24]_i_2__1_n_0 ;
  wire \Count_DP[24]_i_2__2_n_0 ;
  wire \Count_DP[24]_i_2_n_0 ;
  wire \Count_DP[24]_i_3__0_n_0 ;
  wire \Count_DP[24]_i_3__1_n_0 ;
  wire \Count_DP[24]_i_3__2_n_0 ;
  wire \Count_DP[24]_i_3_n_0 ;
  wire \Count_DP[24]_i_4__0_n_0 ;
  wire \Count_DP[24]_i_4__1_n_0 ;
  wire \Count_DP[24]_i_4__2_n_0 ;
  wire \Count_DP[24]_i_4_n_0 ;
  wire \Count_DP[24]_i_5__0_n_0 ;
  wire \Count_DP[24]_i_5__1_n_0 ;
  wire \Count_DP[24]_i_5__2_n_0 ;
  wire \Count_DP[24]_i_5_n_0 ;
  wire \Count_DP[28]_i_2__0_n_0 ;
  wire \Count_DP[28]_i_2__1_n_0 ;
  wire \Count_DP[28]_i_2__2_n_0 ;
  wire \Count_DP[28]_i_2_n_0 ;
  wire \Count_DP[28]_i_3__0_n_0 ;
  wire \Count_DP[28]_i_3__1_n_0 ;
  wire \Count_DP[28]_i_3__2_n_0 ;
  wire \Count_DP[28]_i_3_n_0 ;
  wire \Count_DP[28]_i_4__0_n_0 ;
  wire \Count_DP[28]_i_4__1_n_0 ;
  wire \Count_DP[28]_i_4__2_n_0 ;
  wire \Count_DP[28]_i_4_n_0 ;
  wire \Count_DP[28]_i_5__0_n_0 ;
  wire \Count_DP[28]_i_5__1_n_0 ;
  wire \Count_DP[28]_i_5__2_n_0 ;
  wire \Count_DP[28]_i_5_n_0 ;
  wire \Count_DP[32]_i_2__0_n_0 ;
  wire \Count_DP[32]_i_2__1_n_0 ;
  wire \Count_DP[32]_i_2__2_n_0 ;
  wire \Count_DP[32]_i_2_n_0 ;
  wire \Count_DP[32]_i_3__0_n_0 ;
  wire \Count_DP[32]_i_3__1_n_0 ;
  wire \Count_DP[32]_i_3__2_n_0 ;
  wire \Count_DP[32]_i_3_n_0 ;
  wire \Count_DP[32]_i_4__0_n_0 ;
  wire \Count_DP[32]_i_4__1_n_0 ;
  wire \Count_DP[32]_i_4__2_n_0 ;
  wire \Count_DP[32]_i_4_n_0 ;
  wire \Count_DP[32]_i_5__0_n_0 ;
  wire \Count_DP[32]_i_5__1_n_0 ;
  wire \Count_DP[32]_i_5__2_n_0 ;
  wire \Count_DP[32]_i_5_n_0 ;
  wire \Count_DP[36]_i_2__0_n_0 ;
  wire \Count_DP[36]_i_2__1_n_0 ;
  wire \Count_DP[36]_i_2__2_n_0 ;
  wire \Count_DP[36]_i_2_n_0 ;
  wire \Count_DP[36]_i_3__0_n_0 ;
  wire \Count_DP[36]_i_3__1_n_0 ;
  wire \Count_DP[36]_i_3__2_n_0 ;
  wire \Count_DP[36]_i_3_n_0 ;
  wire \Count_DP[36]_i_4__0_n_0 ;
  wire \Count_DP[36]_i_4__1_n_0 ;
  wire \Count_DP[36]_i_4__2_n_0 ;
  wire \Count_DP[36]_i_4_n_0 ;
  wire \Count_DP[36]_i_5__0_n_0 ;
  wire \Count_DP[36]_i_5__1_n_0 ;
  wire \Count_DP[36]_i_5__2_n_0 ;
  wire \Count_DP[36]_i_5_n_0 ;
  wire \Count_DP[4]_i_2__0_n_0 ;
  wire \Count_DP[4]_i_2__1_n_0 ;
  wire \Count_DP[4]_i_2__2_n_0 ;
  wire \Count_DP[4]_i_2_n_0 ;
  wire \Count_DP[4]_i_3__0_n_0 ;
  wire \Count_DP[4]_i_3__1_n_0 ;
  wire \Count_DP[4]_i_3__2_n_0 ;
  wire \Count_DP[4]_i_3_n_0 ;
  wire \Count_DP[4]_i_4__0_n_0 ;
  wire \Count_DP[4]_i_4__1_n_0 ;
  wire \Count_DP[4]_i_4__2_n_0 ;
  wire \Count_DP[4]_i_4_n_0 ;
  wire \Count_DP[4]_i_5__0_n_0 ;
  wire \Count_DP[4]_i_5__1_n_0 ;
  wire \Count_DP[4]_i_5__2_n_0 ;
  wire \Count_DP[4]_i_5_n_0 ;
  wire \Count_DP[8]_i_2__0_n_0 ;
  wire \Count_DP[8]_i_2__1_n_0 ;
  wire \Count_DP[8]_i_2__2_n_0 ;
  wire \Count_DP[8]_i_2_n_0 ;
  wire \Count_DP[8]_i_3__0_n_0 ;
  wire \Count_DP[8]_i_3__1_n_0 ;
  wire \Count_DP[8]_i_3__2_n_0 ;
  wire \Count_DP[8]_i_3_n_0 ;
  wire \Count_DP[8]_i_4__0_n_0 ;
  wire \Count_DP[8]_i_4__1_n_0 ;
  wire \Count_DP[8]_i_4__2_n_0 ;
  wire \Count_DP[8]_i_4_n_0 ;
  wire \Count_DP[8]_i_5__0_n_0 ;
  wire \Count_DP[8]_i_5__1_n_0 ;
  wire \Count_DP[8]_i_5__2_n_0 ;
  wire \Count_DP[8]_i_5_n_0 ;
  wire [0:0]\Count_DP_reg[0] ;
  wire [0:0]\Count_DP_reg[0]_0 ;
  wire [0:0]\Count_DP_reg[0]_1 ;
  wire \Count_DP_reg[0]_i_1__0_n_0 ;
  wire \Count_DP_reg[0]_i_1__0_n_1 ;
  wire \Count_DP_reg[0]_i_1__0_n_2 ;
  wire \Count_DP_reg[0]_i_1__0_n_3 ;
  wire \Count_DP_reg[0]_i_1__1_n_0 ;
  wire \Count_DP_reg[0]_i_1__1_n_1 ;
  wire \Count_DP_reg[0]_i_1__1_n_2 ;
  wire \Count_DP_reg[0]_i_1__1_n_3 ;
  wire \Count_DP_reg[0]_i_1_n_0 ;
  wire \Count_DP_reg[0]_i_1_n_1 ;
  wire \Count_DP_reg[0]_i_1_n_2 ;
  wire \Count_DP_reg[0]_i_1_n_3 ;
  wire \Count_DP_reg[0]_i_2_n_0 ;
  wire \Count_DP_reg[0]_i_2_n_1 ;
  wire \Count_DP_reg[0]_i_2_n_2 ;
  wire \Count_DP_reg[0]_i_2_n_3 ;
  wire [3:0]\Count_DP_reg[11] ;
  wire [3:0]\Count_DP_reg[11]_0 ;
  wire [3:0]\Count_DP_reg[11]_1 ;
  wire [3:0]\Count_DP_reg[11]_2 ;
  wire \Count_DP_reg[12]_i_1__0_n_0 ;
  wire \Count_DP_reg[12]_i_1__0_n_1 ;
  wire \Count_DP_reg[12]_i_1__0_n_2 ;
  wire \Count_DP_reg[12]_i_1__0_n_3 ;
  wire \Count_DP_reg[12]_i_1__1_n_0 ;
  wire \Count_DP_reg[12]_i_1__1_n_1 ;
  wire \Count_DP_reg[12]_i_1__1_n_2 ;
  wire \Count_DP_reg[12]_i_1__1_n_3 ;
  wire \Count_DP_reg[12]_i_1__2_n_0 ;
  wire \Count_DP_reg[12]_i_1__2_n_1 ;
  wire \Count_DP_reg[12]_i_1__2_n_2 ;
  wire \Count_DP_reg[12]_i_1__2_n_3 ;
  wire \Count_DP_reg[12]_i_1_n_0 ;
  wire \Count_DP_reg[12]_i_1_n_1 ;
  wire \Count_DP_reg[12]_i_1_n_2 ;
  wire \Count_DP_reg[12]_i_1_n_3 ;
  wire [3:0]\Count_DP_reg[15] ;
  wire [3:0]\Count_DP_reg[15]_0 ;
  wire [3:0]\Count_DP_reg[15]_1 ;
  wire [3:0]\Count_DP_reg[15]_2 ;
  wire \Count_DP_reg[16]_i_1__0_n_0 ;
  wire \Count_DP_reg[16]_i_1__0_n_1 ;
  wire \Count_DP_reg[16]_i_1__0_n_2 ;
  wire \Count_DP_reg[16]_i_1__0_n_3 ;
  wire \Count_DP_reg[16]_i_1__1_n_0 ;
  wire \Count_DP_reg[16]_i_1__1_n_1 ;
  wire \Count_DP_reg[16]_i_1__1_n_2 ;
  wire \Count_DP_reg[16]_i_1__1_n_3 ;
  wire \Count_DP_reg[16]_i_1__2_n_0 ;
  wire \Count_DP_reg[16]_i_1__2_n_1 ;
  wire \Count_DP_reg[16]_i_1__2_n_2 ;
  wire \Count_DP_reg[16]_i_1__2_n_3 ;
  wire \Count_DP_reg[16]_i_1_n_0 ;
  wire \Count_DP_reg[16]_i_1_n_1 ;
  wire \Count_DP_reg[16]_i_1_n_2 ;
  wire \Count_DP_reg[16]_i_1_n_3 ;
  wire [3:0]\Count_DP_reg[19] ;
  wire [3:0]\Count_DP_reg[19]_0 ;
  wire [3:0]\Count_DP_reg[19]_1 ;
  wire [3:0]\Count_DP_reg[19]_2 ;
  wire \Count_DP_reg[20]_i_1__0_n_0 ;
  wire \Count_DP_reg[20]_i_1__0_n_1 ;
  wire \Count_DP_reg[20]_i_1__0_n_2 ;
  wire \Count_DP_reg[20]_i_1__0_n_3 ;
  wire \Count_DP_reg[20]_i_1__1_n_0 ;
  wire \Count_DP_reg[20]_i_1__1_n_1 ;
  wire \Count_DP_reg[20]_i_1__1_n_2 ;
  wire \Count_DP_reg[20]_i_1__1_n_3 ;
  wire \Count_DP_reg[20]_i_1__2_n_0 ;
  wire \Count_DP_reg[20]_i_1__2_n_1 ;
  wire \Count_DP_reg[20]_i_1__2_n_2 ;
  wire \Count_DP_reg[20]_i_1__2_n_3 ;
  wire \Count_DP_reg[20]_i_1_n_0 ;
  wire \Count_DP_reg[20]_i_1_n_1 ;
  wire \Count_DP_reg[20]_i_1_n_2 ;
  wire \Count_DP_reg[20]_i_1_n_3 ;
  wire [3:0]\Count_DP_reg[23] ;
  wire [3:0]\Count_DP_reg[23]_0 ;
  wire [3:0]\Count_DP_reg[23]_1 ;
  wire [3:0]\Count_DP_reg[23]_2 ;
  wire \Count_DP_reg[24]_i_1__0_n_0 ;
  wire \Count_DP_reg[24]_i_1__0_n_1 ;
  wire \Count_DP_reg[24]_i_1__0_n_2 ;
  wire \Count_DP_reg[24]_i_1__0_n_3 ;
  wire \Count_DP_reg[24]_i_1__1_n_0 ;
  wire \Count_DP_reg[24]_i_1__1_n_1 ;
  wire \Count_DP_reg[24]_i_1__1_n_2 ;
  wire \Count_DP_reg[24]_i_1__1_n_3 ;
  wire \Count_DP_reg[24]_i_1__2_n_0 ;
  wire \Count_DP_reg[24]_i_1__2_n_1 ;
  wire \Count_DP_reg[24]_i_1__2_n_2 ;
  wire \Count_DP_reg[24]_i_1__2_n_3 ;
  wire \Count_DP_reg[24]_i_1_n_0 ;
  wire \Count_DP_reg[24]_i_1_n_1 ;
  wire \Count_DP_reg[24]_i_1_n_2 ;
  wire \Count_DP_reg[24]_i_1_n_3 ;
  wire [3:0]\Count_DP_reg[27] ;
  wire [3:0]\Count_DP_reg[27]_0 ;
  wire [3:0]\Count_DP_reg[27]_1 ;
  wire [3:0]\Count_DP_reg[27]_2 ;
  wire \Count_DP_reg[28]_i_1__0_n_0 ;
  wire \Count_DP_reg[28]_i_1__0_n_1 ;
  wire \Count_DP_reg[28]_i_1__0_n_2 ;
  wire \Count_DP_reg[28]_i_1__0_n_3 ;
  wire \Count_DP_reg[28]_i_1__1_n_0 ;
  wire \Count_DP_reg[28]_i_1__1_n_1 ;
  wire \Count_DP_reg[28]_i_1__1_n_2 ;
  wire \Count_DP_reg[28]_i_1__1_n_3 ;
  wire \Count_DP_reg[28]_i_1__2_n_0 ;
  wire \Count_DP_reg[28]_i_1__2_n_1 ;
  wire \Count_DP_reg[28]_i_1__2_n_2 ;
  wire \Count_DP_reg[28]_i_1__2_n_3 ;
  wire \Count_DP_reg[28]_i_1_n_0 ;
  wire \Count_DP_reg[28]_i_1_n_1 ;
  wire \Count_DP_reg[28]_i_1_n_2 ;
  wire \Count_DP_reg[28]_i_1_n_3 ;
  wire [3:0]\Count_DP_reg[31] ;
  wire [3:0]\Count_DP_reg[31]_0 ;
  wire [3:0]\Count_DP_reg[31]_1 ;
  wire [3:0]\Count_DP_reg[31]_2 ;
  wire \Count_DP_reg[32]_i_1__0_n_0 ;
  wire \Count_DP_reg[32]_i_1__0_n_1 ;
  wire \Count_DP_reg[32]_i_1__0_n_2 ;
  wire \Count_DP_reg[32]_i_1__0_n_3 ;
  wire \Count_DP_reg[32]_i_1__1_n_0 ;
  wire \Count_DP_reg[32]_i_1__1_n_1 ;
  wire \Count_DP_reg[32]_i_1__1_n_2 ;
  wire \Count_DP_reg[32]_i_1__1_n_3 ;
  wire \Count_DP_reg[32]_i_1__2_n_0 ;
  wire \Count_DP_reg[32]_i_1__2_n_1 ;
  wire \Count_DP_reg[32]_i_1__2_n_2 ;
  wire \Count_DP_reg[32]_i_1__2_n_3 ;
  wire \Count_DP_reg[32]_i_1_n_0 ;
  wire \Count_DP_reg[32]_i_1_n_1 ;
  wire \Count_DP_reg[32]_i_1_n_2 ;
  wire \Count_DP_reg[32]_i_1_n_3 ;
  wire [3:0]\Count_DP_reg[35] ;
  wire [3:0]\Count_DP_reg[35]_0 ;
  wire [3:0]\Count_DP_reg[35]_1 ;
  wire [3:0]\Count_DP_reg[35]_2 ;
  wire \Count_DP_reg[36]_i_1__0_n_1 ;
  wire \Count_DP_reg[36]_i_1__0_n_2 ;
  wire \Count_DP_reg[36]_i_1__0_n_3 ;
  wire \Count_DP_reg[36]_i_1__1_n_1 ;
  wire \Count_DP_reg[36]_i_1__1_n_2 ;
  wire \Count_DP_reg[36]_i_1__1_n_3 ;
  wire \Count_DP_reg[36]_i_1__2_n_1 ;
  wire \Count_DP_reg[36]_i_1__2_n_2 ;
  wire \Count_DP_reg[36]_i_1__2_n_3 ;
  wire \Count_DP_reg[36]_i_1_n_1 ;
  wire \Count_DP_reg[36]_i_1_n_2 ;
  wire \Count_DP_reg[36]_i_1_n_3 ;
  wire \Count_DP_reg[39] ;
  wire [3:0]\Count_DP_reg[39]_0 ;
  wire [3:0]\Count_DP_reg[39]_1 ;
  wire [3:0]\Count_DP_reg[39]_2 ;
  wire [3:0]\Count_DP_reg[39]_3 ;
  wire [38:0]\Count_DP_reg[39]_4 ;
  wire [38:0]\Count_DP_reg[39]_5 ;
  wire [38:0]\Count_DP_reg[39]_6 ;
  wire [38:0]\Count_DP_reg[39]_7 ;
  wire \Count_DP_reg[3] ;
  wire [3:0]\Count_DP_reg[3]_0 ;
  wire [3:0]\Count_DP_reg[3]_1 ;
  wire [3:0]\Count_DP_reg[3]_2 ;
  wire \Count_DP_reg[4]_i_1__0_n_0 ;
  wire \Count_DP_reg[4]_i_1__0_n_1 ;
  wire \Count_DP_reg[4]_i_1__0_n_2 ;
  wire \Count_DP_reg[4]_i_1__0_n_3 ;
  wire \Count_DP_reg[4]_i_1__1_n_0 ;
  wire \Count_DP_reg[4]_i_1__1_n_1 ;
  wire \Count_DP_reg[4]_i_1__1_n_2 ;
  wire \Count_DP_reg[4]_i_1__1_n_3 ;
  wire \Count_DP_reg[4]_i_1__2_n_0 ;
  wire \Count_DP_reg[4]_i_1__2_n_1 ;
  wire \Count_DP_reg[4]_i_1__2_n_2 ;
  wire \Count_DP_reg[4]_i_1__2_n_3 ;
  wire \Count_DP_reg[4]_i_1_n_0 ;
  wire \Count_DP_reg[4]_i_1_n_1 ;
  wire \Count_DP_reg[4]_i_1_n_2 ;
  wire \Count_DP_reg[4]_i_1_n_3 ;
  wire [3:0]\Count_DP_reg[7] ;
  wire [3:0]\Count_DP_reg[7]_0 ;
  wire [3:0]\Count_DP_reg[7]_1 ;
  wire [3:0]\Count_DP_reg[7]_2 ;
  wire \Count_DP_reg[8]_i_1__0_n_0 ;
  wire \Count_DP_reg[8]_i_1__0_n_1 ;
  wire \Count_DP_reg[8]_i_1__0_n_2 ;
  wire \Count_DP_reg[8]_i_1__0_n_3 ;
  wire \Count_DP_reg[8]_i_1__1_n_0 ;
  wire \Count_DP_reg[8]_i_1__1_n_1 ;
  wire \Count_DP_reg[8]_i_1__1_n_2 ;
  wire \Count_DP_reg[8]_i_1__1_n_3 ;
  wire \Count_DP_reg[8]_i_1__2_n_0 ;
  wire \Count_DP_reg[8]_i_1__2_n_1 ;
  wire \Count_DP_reg[8]_i_1__2_n_2 ;
  wire \Count_DP_reg[8]_i_1__2_n_3 ;
  wire \Count_DP_reg[8]_i_1_n_0 ;
  wire \Count_DP_reg[8]_i_1_n_1 ;
  wire \Count_DP_reg[8]_i_1_n_2 ;
  wire \Count_DP_reg[8]_i_1_n_3 ;
  wire [39:0]D;
  wire DVSAERAckReg_SB;
  wire DVSAERAck_SBO;
  wire DVSAERAck_SBO_i_3_n_0;
  wire [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] ;
  wire [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] ;
  wire [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] ;
  wire \DVSAERConfigReg_D_reg[Run_S]_rep_n_0 ;
  wire [10:0]DVSAERData_AI;
  wire \DVSAERFifoControlIn_S[WriteSide][Write_S] ;
  wire \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ;
  wire DVSAERReq_ABI;
  wire DVSAERResetReg_SB;
  wire DVSAERReset_SBO;
  wire [13:13]DVSEventDataReg_D;
  wire [13:13]DVSEventOutDataReg_D;
  wire DVSEventOutValidReg_S;
  wire DVSEventValidReg_S;
  wire \FSM_sequential_State_DP[2]_i_5__0_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_7__0_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_8__0_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_9__0_n_0 ;
  wire LogicClk_CI;
  wire \MultiplexerConfigReg2_D_reg[Run_S] ;
  wire NOTMultiplexerConfigReg_DRun_S;
  wire [3:0]O;
  wire [7:0]Output_SO;
  wire \Output_SO[0]_i_1_n_0 ;
  wire \Output_SO[1]_i_1__0_n_0 ;
  wire \Output_SO[2]_i_1__0_n_0 ;
  wire \Output_SO[3]_i_1__0_n_0 ;
  wire \Output_SO[4]_i_1__0_n_0 ;
  wire \Output_SO[5]_i_1__0_n_0 ;
  wire \Output_SO[6]_i_1__0_n_0 ;
  wire \Output_SO[7]_i_1__1_n_0 ;
  wire [12:0]Output_SO__0;
  wire PixelFilterInValidReg_S;
  wire [13:13]PixelFilterOutDataReg_D;
  wire PixelFilterOutValidReg_S;
  wire [10:0]Q;
  wire ROIFilterInValidReg_S__0;
  wire [13:13]ROIFilterOutDataReg_D;
  wire ROIFilterOutValidReg_S;
  wire RowOnlyFilterInValidReg_S__0;
  wire RowOnlyFilterOutValidReg_S;
  wire [0:0]S;
  wire [2:1]State_DN__0;
  (* RTL_KEEP = "yes" *) wire [2:0]State_DP;
  wire StatisticsEventsRow_SN;
  wire StatisticsFilteredPixels_SN;
  wire SyncSignalSyncFF_S_reg;
  wire [0:0]SyncSignalSyncFF_S_reg_rep;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__0;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__2;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__3;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__9;
  wire aerAckCounter_n_4;
  wire aerAckCounter_n_5;
  wire aerAckCounter_n_6;
  wire dvsEventDataRegister_n_0;
  wire dvsEventDataRegister_n_1;
  wire dvsEventDataRegister_n_15;
  wire dvsEventDataRegister_n_16;
  wire dvsEventDataRegister_n_17;
  wire dvsEventDataRegister_n_18;
  wire dvsEventDataRegister_n_19;
  wire dvsEventDataRegister_n_2;
  wire dvsEventDataRegister_n_20;
  wire dvsEventDataRegister_n_21;
  wire dvsEventDataRegister_n_22;
  wire dvsEventDataRegister_n_23;
  wire dvsEventDataRegister_n_24;
  wire dvsEventDataRegister_n_25;
  wire dvsEventDataRegister_n_26;
  wire dvsEventDataRegister_n_27;
  wire dvsEventDataRegister_n_3;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_1 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_10 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_2 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_3 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_4 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_5 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_6 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_7 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_8 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_9 ;
  wire \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_0 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_1 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_10 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_2 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_3 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_4 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_5 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_6 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_7 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_8 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_9 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_0 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_1 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_12 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_13 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_14 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_15 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_16 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_17 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_18 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_19 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_2 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_20 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_21 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_22 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_23 ;
  wire \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_3 ;
  wire \roiFilterSupportEnabled.roiFilterValidRegister_n_1 ;
  wire \statisticsSupport.StatisticsEventsColumnReg_n_0 ;
  wire \statisticsSupport.StatisticsEventsDroppedReg_n_0 ;
  wire \statisticsSupport.StatisticsEventsRowReg_n_0 ;
  wire \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_0 ;
  wire [3:0]\NLW_BOOL1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_BOOL1_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_BOOL1_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_BOOL1_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_BOOL1_inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_BOOL1_inferred__4/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_BOOL1_inferred__4/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_BOOL1_inferred__4/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1__2_CO_UNCONNECTED ;

  CARRY4 \BOOL1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({BOOL121_in,\BOOL1_inferred__1/i__carry_n_1 ,\BOOL1_inferred__1/i__carry_n_2 ,\BOOL1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_0 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_1 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_2 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_3 }),
        .O(\NLW_BOOL1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_16 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_17 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_18 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_19 }));
  CARRY4 \BOOL1_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\BOOL1_inferred__2/i__carry_n_0 ,\BOOL1_inferred__2/i__carry_n_1 ,\BOOL1_inferred__2/i__carry_n_2 ,\BOOL1_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,dvsEventDataRegister_n_15,dvsEventDataRegister_n_16,dvsEventDataRegister_n_17}),
        .O(\NLW_BOOL1_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({dvsEventDataRegister_n_18,dvsEventDataRegister_n_19,dvsEventDataRegister_n_20,dvsEventDataRegister_n_21}));
  CARRY4 \BOOL1_inferred__2/i__carry__0 
       (.CI(\BOOL1_inferred__2/i__carry_n_0 ),
        .CO({\NLW_BOOL1_inferred__2/i__carry__0_CO_UNCONNECTED [3:1],BOOL122_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,dvsEventDataRegister_n_27}),
        .O(\NLW_BOOL1_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,Output_SO__0[8]}));
  CARRY4 \BOOL1_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({BOOL123_in,\BOOL1_inferred__3/i__carry_n_1 ,\BOOL1_inferred__3/i__carry_n_2 ,\BOOL1_inferred__3/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_20 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_21 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_22 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_23 }),
        .O(\NLW_BOOL1_inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_12 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_13 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_14 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_15 }));
  CARRY4 \BOOL1_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\BOOL1_inferred__4/i__carry_n_0 ,\BOOL1_inferred__4/i__carry_n_1 ,\BOOL1_inferred__4/i__carry_n_2 ,\BOOL1_inferred__4/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({dvsEventDataRegister_n_22,dvsEventDataRegister_n_23,dvsEventDataRegister_n_24,dvsEventDataRegister_n_25}),
        .O(\NLW_BOOL1_inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({dvsEventDataRegister_n_0,dvsEventDataRegister_n_1,dvsEventDataRegister_n_2,dvsEventDataRegister_n_3}));
  CARRY4 \BOOL1_inferred__4/i__carry__0 
       (.CI(\BOOL1_inferred__4/i__carry_n_0 ),
        .CO({\NLW_BOOL1_inferred__4/i__carry__0_CO_UNCONNECTED [3:1],BOOL124_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Output_SO__0[8]}),
        .O(\NLW_BOOL1_inferred__4/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,dvsEventDataRegister_n_26}));
  LUT1 #(
    .INIT(2'h1)) 
    \Count_DP[0]_i_1__0 
       (.I0(\Count_DP_reg[3] ),
        .O(NOTMultiplexerConfigReg_DRun_S));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [2]),
        .O(\Count_DP[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_2__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [2]),
        .O(\Count_DP[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_2__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [2]),
        .O(\Count_DP[0]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [2]),
        .O(\Count_DP[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [1]),
        .O(\Count_DP[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [1]),
        .O(\Count_DP[0]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [1]),
        .O(\Count_DP[0]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [1]),
        .O(\Count_DP[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [0]),
        .O(\Count_DP[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [0]),
        .O(\Count_DP[0]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [0]),
        .O(\Count_DP[0]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_5 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [0]),
        .O(\Count_DP[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [14]),
        .O(\Count_DP[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [14]),
        .O(\Count_DP[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [14]),
        .O(\Count_DP[12]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [14]),
        .O(\Count_DP[12]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [13]),
        .O(\Count_DP[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [13]),
        .O(\Count_DP[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [13]),
        .O(\Count_DP[12]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [13]),
        .O(\Count_DP[12]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [12]),
        .O(\Count_DP[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [12]),
        .O(\Count_DP[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [12]),
        .O(\Count_DP[12]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [12]),
        .O(\Count_DP[12]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [11]),
        .O(\Count_DP[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [11]),
        .O(\Count_DP[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [11]),
        .O(\Count_DP[12]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [11]),
        .O(\Count_DP[12]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [18]),
        .O(\Count_DP[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [18]),
        .O(\Count_DP[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [18]),
        .O(\Count_DP[16]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [18]),
        .O(\Count_DP[16]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [17]),
        .O(\Count_DP[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [17]),
        .O(\Count_DP[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [17]),
        .O(\Count_DP[16]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [17]),
        .O(\Count_DP[16]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [16]),
        .O(\Count_DP[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [16]),
        .O(\Count_DP[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [16]),
        .O(\Count_DP[16]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [16]),
        .O(\Count_DP[16]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [15]),
        .O(\Count_DP[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [15]),
        .O(\Count_DP[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [15]),
        .O(\Count_DP[16]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [15]),
        .O(\Count_DP[16]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [22]),
        .O(\Count_DP[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [22]),
        .O(\Count_DP[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [22]),
        .O(\Count_DP[20]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [22]),
        .O(\Count_DP[20]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [21]),
        .O(\Count_DP[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [21]),
        .O(\Count_DP[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [21]),
        .O(\Count_DP[20]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [21]),
        .O(\Count_DP[20]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [20]),
        .O(\Count_DP[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [20]),
        .O(\Count_DP[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [20]),
        .O(\Count_DP[20]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [20]),
        .O(\Count_DP[20]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [19]),
        .O(\Count_DP[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [19]),
        .O(\Count_DP[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [19]),
        .O(\Count_DP[20]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [19]),
        .O(\Count_DP[20]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [26]),
        .O(\Count_DP[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [26]),
        .O(\Count_DP[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [26]),
        .O(\Count_DP[24]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [26]),
        .O(\Count_DP[24]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [25]),
        .O(\Count_DP[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [25]),
        .O(\Count_DP[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [25]),
        .O(\Count_DP[24]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [25]),
        .O(\Count_DP[24]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [24]),
        .O(\Count_DP[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [24]),
        .O(\Count_DP[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [24]),
        .O(\Count_DP[24]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [24]),
        .O(\Count_DP[24]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [23]),
        .O(\Count_DP[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [23]),
        .O(\Count_DP[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [23]),
        .O(\Count_DP[24]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [23]),
        .O(\Count_DP[24]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [30]),
        .O(\Count_DP[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [30]),
        .O(\Count_DP[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [30]),
        .O(\Count_DP[28]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [30]),
        .O(\Count_DP[28]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [29]),
        .O(\Count_DP[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [29]),
        .O(\Count_DP[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [29]),
        .O(\Count_DP[28]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [29]),
        .O(\Count_DP[28]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [28]),
        .O(\Count_DP[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [28]),
        .O(\Count_DP[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [28]),
        .O(\Count_DP[28]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [28]),
        .O(\Count_DP[28]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [27]),
        .O(\Count_DP[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [27]),
        .O(\Count_DP[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [27]),
        .O(\Count_DP[28]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [27]),
        .O(\Count_DP[28]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [34]),
        .O(\Count_DP[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [34]),
        .O(\Count_DP[32]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [34]),
        .O(\Count_DP[32]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [34]),
        .O(\Count_DP[32]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [33]),
        .O(\Count_DP[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [33]),
        .O(\Count_DP[32]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [33]),
        .O(\Count_DP[32]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [33]),
        .O(\Count_DP[32]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [32]),
        .O(\Count_DP[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [32]),
        .O(\Count_DP[32]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [32]),
        .O(\Count_DP[32]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [32]),
        .O(\Count_DP[32]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [31]),
        .O(\Count_DP[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [31]),
        .O(\Count_DP[32]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [31]),
        .O(\Count_DP[32]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [31]),
        .O(\Count_DP[32]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [38]),
        .O(\Count_DP[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [38]),
        .O(\Count_DP[36]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [38]),
        .O(\Count_DP[36]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [38]),
        .O(\Count_DP[36]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [37]),
        .O(\Count_DP[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [37]),
        .O(\Count_DP[36]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [37]),
        .O(\Count_DP[36]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [37]),
        .O(\Count_DP[36]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [36]),
        .O(\Count_DP[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [36]),
        .O(\Count_DP[36]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [36]),
        .O(\Count_DP[36]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [36]),
        .O(\Count_DP[36]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [35]),
        .O(\Count_DP[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [35]),
        .O(\Count_DP[36]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [35]),
        .O(\Count_DP[36]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [35]),
        .O(\Count_DP[36]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [6]),
        .O(\Count_DP[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [6]),
        .O(\Count_DP[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [6]),
        .O(\Count_DP[4]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [6]),
        .O(\Count_DP[4]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [5]),
        .O(\Count_DP[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [5]),
        .O(\Count_DP[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [5]),
        .O(\Count_DP[4]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [5]),
        .O(\Count_DP[4]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [4]),
        .O(\Count_DP[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [4]),
        .O(\Count_DP[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [4]),
        .O(\Count_DP[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [4]),
        .O(\Count_DP[4]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [3]),
        .O(\Count_DP[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [3]),
        .O(\Count_DP[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [3]),
        .O(\Count_DP[4]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [3]),
        .O(\Count_DP[4]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [10]),
        .O(\Count_DP[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [10]),
        .O(\Count_DP[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [10]),
        .O(\Count_DP[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [10]),
        .O(\Count_DP[8]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [9]),
        .O(\Count_DP[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [9]),
        .O(\Count_DP[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [9]),
        .O(\Count_DP[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [9]),
        .O(\Count_DP[8]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [8]),
        .O(\Count_DP[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [8]),
        .O(\Count_DP[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [8]),
        .O(\Count_DP[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [8]),
        .O(\Count_DP[8]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_4 [7]),
        .O(\Count_DP[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5__0 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_5 [7]),
        .O(\Count_DP[8]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5__1 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_6 [7]),
        .O(\Count_DP[8]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5__2 
       (.I0(\Count_DP_reg[3] ),
        .I1(\Count_DP_reg[39]_7 [7]),
        .O(\Count_DP[8]_i_5__2_n_0 ));
  CARRY4 \Count_DP_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_1_n_0 ,\Count_DP_reg[0]_i_1_n_1 ,\Count_DP_reg[0]_i_1_n_2 ,\Count_DP_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Count_DP_reg[3] }),
        .O(\Count_DP_reg[3]_0 ),
        .S({\Count_DP[0]_i_2_n_0 ,\Count_DP[0]_i_3__0_n_0 ,\Count_DP[0]_i_4__0_n_0 ,\Count_DP_reg[0] }));
  CARRY4 \Count_DP_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_1__0_n_0 ,\Count_DP_reg[0]_i_1__0_n_1 ,\Count_DP_reg[0]_i_1__0_n_2 ,\Count_DP_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Count_DP_reg[3] }),
        .O(\Count_DP_reg[3]_1 ),
        .S({\Count_DP[0]_i_2__0_n_0 ,\Count_DP[0]_i_3__1_n_0 ,\Count_DP[0]_i_4__1_n_0 ,\Count_DP_reg[0]_0 }));
  CARRY4 \Count_DP_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_1__1_n_0 ,\Count_DP_reg[0]_i_1__1_n_1 ,\Count_DP_reg[0]_i_1__1_n_2 ,\Count_DP_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Count_DP_reg[3] }),
        .O(\Count_DP_reg[3]_2 ),
        .S({\Count_DP[0]_i_2__1_n_0 ,\Count_DP[0]_i_3__2_n_0 ,\Count_DP[0]_i_4__2_n_0 ,\Count_DP_reg[0]_1 }));
  CARRY4 \Count_DP_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_2_n_0 ,\Count_DP_reg[0]_i_2_n_1 ,\Count_DP_reg[0]_i_2_n_2 ,\Count_DP_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Count_DP_reg[3] }),
        .O(O),
        .S({\Count_DP[0]_i_3_n_0 ,\Count_DP[0]_i_4_n_0 ,\Count_DP[0]_i_5_n_0 ,S}));
  CARRY4 \Count_DP_reg[12]_i_1 
       (.CI(\Count_DP_reg[8]_i_1_n_0 ),
        .CO({\Count_DP_reg[12]_i_1_n_0 ,\Count_DP_reg[12]_i_1_n_1 ,\Count_DP_reg[12]_i_1_n_2 ,\Count_DP_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[15] ),
        .S({\Count_DP[12]_i_2_n_0 ,\Count_DP[12]_i_3_n_0 ,\Count_DP[12]_i_4_n_0 ,\Count_DP[12]_i_5_n_0 }));
  CARRY4 \Count_DP_reg[12]_i_1__0 
       (.CI(\Count_DP_reg[8]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[12]_i_1__0_n_0 ,\Count_DP_reg[12]_i_1__0_n_1 ,\Count_DP_reg[12]_i_1__0_n_2 ,\Count_DP_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[15]_0 ),
        .S({\Count_DP[12]_i_2__0_n_0 ,\Count_DP[12]_i_3__0_n_0 ,\Count_DP[12]_i_4__0_n_0 ,\Count_DP[12]_i_5__0_n_0 }));
  CARRY4 \Count_DP_reg[12]_i_1__1 
       (.CI(\Count_DP_reg[8]_i_1__1_n_0 ),
        .CO({\Count_DP_reg[12]_i_1__1_n_0 ,\Count_DP_reg[12]_i_1__1_n_1 ,\Count_DP_reg[12]_i_1__1_n_2 ,\Count_DP_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[15]_1 ),
        .S({\Count_DP[12]_i_2__1_n_0 ,\Count_DP[12]_i_3__1_n_0 ,\Count_DP[12]_i_4__1_n_0 ,\Count_DP[12]_i_5__1_n_0 }));
  CARRY4 \Count_DP_reg[12]_i_1__2 
       (.CI(\Count_DP_reg[8]_i_1__2_n_0 ),
        .CO({\Count_DP_reg[12]_i_1__2_n_0 ,\Count_DP_reg[12]_i_1__2_n_1 ,\Count_DP_reg[12]_i_1__2_n_2 ,\Count_DP_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[15]_2 ),
        .S({\Count_DP[12]_i_2__2_n_0 ,\Count_DP[12]_i_3__2_n_0 ,\Count_DP[12]_i_4__2_n_0 ,\Count_DP[12]_i_5__2_n_0 }));
  CARRY4 \Count_DP_reg[16]_i_1 
       (.CI(\Count_DP_reg[12]_i_1_n_0 ),
        .CO({\Count_DP_reg[16]_i_1_n_0 ,\Count_DP_reg[16]_i_1_n_1 ,\Count_DP_reg[16]_i_1_n_2 ,\Count_DP_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[19] ),
        .S({\Count_DP[16]_i_2_n_0 ,\Count_DP[16]_i_3_n_0 ,\Count_DP[16]_i_4_n_0 ,\Count_DP[16]_i_5_n_0 }));
  CARRY4 \Count_DP_reg[16]_i_1__0 
       (.CI(\Count_DP_reg[12]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[16]_i_1__0_n_0 ,\Count_DP_reg[16]_i_1__0_n_1 ,\Count_DP_reg[16]_i_1__0_n_2 ,\Count_DP_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[19]_0 ),
        .S({\Count_DP[16]_i_2__0_n_0 ,\Count_DP[16]_i_3__0_n_0 ,\Count_DP[16]_i_4__0_n_0 ,\Count_DP[16]_i_5__0_n_0 }));
  CARRY4 \Count_DP_reg[16]_i_1__1 
       (.CI(\Count_DP_reg[12]_i_1__1_n_0 ),
        .CO({\Count_DP_reg[16]_i_1__1_n_0 ,\Count_DP_reg[16]_i_1__1_n_1 ,\Count_DP_reg[16]_i_1__1_n_2 ,\Count_DP_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[19]_1 ),
        .S({\Count_DP[16]_i_2__1_n_0 ,\Count_DP[16]_i_3__1_n_0 ,\Count_DP[16]_i_4__1_n_0 ,\Count_DP[16]_i_5__1_n_0 }));
  CARRY4 \Count_DP_reg[16]_i_1__2 
       (.CI(\Count_DP_reg[12]_i_1__2_n_0 ),
        .CO({\Count_DP_reg[16]_i_1__2_n_0 ,\Count_DP_reg[16]_i_1__2_n_1 ,\Count_DP_reg[16]_i_1__2_n_2 ,\Count_DP_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[19]_2 ),
        .S({\Count_DP[16]_i_2__2_n_0 ,\Count_DP[16]_i_3__2_n_0 ,\Count_DP[16]_i_4__2_n_0 ,\Count_DP[16]_i_5__2_n_0 }));
  CARRY4 \Count_DP_reg[20]_i_1 
       (.CI(\Count_DP_reg[16]_i_1_n_0 ),
        .CO({\Count_DP_reg[20]_i_1_n_0 ,\Count_DP_reg[20]_i_1_n_1 ,\Count_DP_reg[20]_i_1_n_2 ,\Count_DP_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[23] ),
        .S({\Count_DP[20]_i_2_n_0 ,\Count_DP[20]_i_3_n_0 ,\Count_DP[20]_i_4_n_0 ,\Count_DP[20]_i_5_n_0 }));
  CARRY4 \Count_DP_reg[20]_i_1__0 
       (.CI(\Count_DP_reg[16]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[20]_i_1__0_n_0 ,\Count_DP_reg[20]_i_1__0_n_1 ,\Count_DP_reg[20]_i_1__0_n_2 ,\Count_DP_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[23]_0 ),
        .S({\Count_DP[20]_i_2__0_n_0 ,\Count_DP[20]_i_3__0_n_0 ,\Count_DP[20]_i_4__0_n_0 ,\Count_DP[20]_i_5__0_n_0 }));
  CARRY4 \Count_DP_reg[20]_i_1__1 
       (.CI(\Count_DP_reg[16]_i_1__1_n_0 ),
        .CO({\Count_DP_reg[20]_i_1__1_n_0 ,\Count_DP_reg[20]_i_1__1_n_1 ,\Count_DP_reg[20]_i_1__1_n_2 ,\Count_DP_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[23]_1 ),
        .S({\Count_DP[20]_i_2__1_n_0 ,\Count_DP[20]_i_3__1_n_0 ,\Count_DP[20]_i_4__1_n_0 ,\Count_DP[20]_i_5__1_n_0 }));
  CARRY4 \Count_DP_reg[20]_i_1__2 
       (.CI(\Count_DP_reg[16]_i_1__2_n_0 ),
        .CO({\Count_DP_reg[20]_i_1__2_n_0 ,\Count_DP_reg[20]_i_1__2_n_1 ,\Count_DP_reg[20]_i_1__2_n_2 ,\Count_DP_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[23]_2 ),
        .S({\Count_DP[20]_i_2__2_n_0 ,\Count_DP[20]_i_3__2_n_0 ,\Count_DP[20]_i_4__2_n_0 ,\Count_DP[20]_i_5__2_n_0 }));
  CARRY4 \Count_DP_reg[24]_i_1 
       (.CI(\Count_DP_reg[20]_i_1_n_0 ),
        .CO({\Count_DP_reg[24]_i_1_n_0 ,\Count_DP_reg[24]_i_1_n_1 ,\Count_DP_reg[24]_i_1_n_2 ,\Count_DP_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[27] ),
        .S({\Count_DP[24]_i_2_n_0 ,\Count_DP[24]_i_3_n_0 ,\Count_DP[24]_i_4_n_0 ,\Count_DP[24]_i_5_n_0 }));
  CARRY4 \Count_DP_reg[24]_i_1__0 
       (.CI(\Count_DP_reg[20]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[24]_i_1__0_n_0 ,\Count_DP_reg[24]_i_1__0_n_1 ,\Count_DP_reg[24]_i_1__0_n_2 ,\Count_DP_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[27]_0 ),
        .S({\Count_DP[24]_i_2__0_n_0 ,\Count_DP[24]_i_3__0_n_0 ,\Count_DP[24]_i_4__0_n_0 ,\Count_DP[24]_i_5__0_n_0 }));
  CARRY4 \Count_DP_reg[24]_i_1__1 
       (.CI(\Count_DP_reg[20]_i_1__1_n_0 ),
        .CO({\Count_DP_reg[24]_i_1__1_n_0 ,\Count_DP_reg[24]_i_1__1_n_1 ,\Count_DP_reg[24]_i_1__1_n_2 ,\Count_DP_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[27]_1 ),
        .S({\Count_DP[24]_i_2__1_n_0 ,\Count_DP[24]_i_3__1_n_0 ,\Count_DP[24]_i_4__1_n_0 ,\Count_DP[24]_i_5__1_n_0 }));
  CARRY4 \Count_DP_reg[24]_i_1__2 
       (.CI(\Count_DP_reg[20]_i_1__2_n_0 ),
        .CO({\Count_DP_reg[24]_i_1__2_n_0 ,\Count_DP_reg[24]_i_1__2_n_1 ,\Count_DP_reg[24]_i_1__2_n_2 ,\Count_DP_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[27]_2 ),
        .S({\Count_DP[24]_i_2__2_n_0 ,\Count_DP[24]_i_3__2_n_0 ,\Count_DP[24]_i_4__2_n_0 ,\Count_DP[24]_i_5__2_n_0 }));
  CARRY4 \Count_DP_reg[28]_i_1 
       (.CI(\Count_DP_reg[24]_i_1_n_0 ),
        .CO({\Count_DP_reg[28]_i_1_n_0 ,\Count_DP_reg[28]_i_1_n_1 ,\Count_DP_reg[28]_i_1_n_2 ,\Count_DP_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[31] ),
        .S({\Count_DP[28]_i_2_n_0 ,\Count_DP[28]_i_3_n_0 ,\Count_DP[28]_i_4_n_0 ,\Count_DP[28]_i_5_n_0 }));
  CARRY4 \Count_DP_reg[28]_i_1__0 
       (.CI(\Count_DP_reg[24]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[28]_i_1__0_n_0 ,\Count_DP_reg[28]_i_1__0_n_1 ,\Count_DP_reg[28]_i_1__0_n_2 ,\Count_DP_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[31]_0 ),
        .S({\Count_DP[28]_i_2__0_n_0 ,\Count_DP[28]_i_3__0_n_0 ,\Count_DP[28]_i_4__0_n_0 ,\Count_DP[28]_i_5__0_n_0 }));
  CARRY4 \Count_DP_reg[28]_i_1__1 
       (.CI(\Count_DP_reg[24]_i_1__1_n_0 ),
        .CO({\Count_DP_reg[28]_i_1__1_n_0 ,\Count_DP_reg[28]_i_1__1_n_1 ,\Count_DP_reg[28]_i_1__1_n_2 ,\Count_DP_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[31]_1 ),
        .S({\Count_DP[28]_i_2__1_n_0 ,\Count_DP[28]_i_3__1_n_0 ,\Count_DP[28]_i_4__1_n_0 ,\Count_DP[28]_i_5__1_n_0 }));
  CARRY4 \Count_DP_reg[28]_i_1__2 
       (.CI(\Count_DP_reg[24]_i_1__2_n_0 ),
        .CO({\Count_DP_reg[28]_i_1__2_n_0 ,\Count_DP_reg[28]_i_1__2_n_1 ,\Count_DP_reg[28]_i_1__2_n_2 ,\Count_DP_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[31]_2 ),
        .S({\Count_DP[28]_i_2__2_n_0 ,\Count_DP[28]_i_3__2_n_0 ,\Count_DP[28]_i_4__2_n_0 ,\Count_DP[28]_i_5__2_n_0 }));
  CARRY4 \Count_DP_reg[32]_i_1 
       (.CI(\Count_DP_reg[28]_i_1_n_0 ),
        .CO({\Count_DP_reg[32]_i_1_n_0 ,\Count_DP_reg[32]_i_1_n_1 ,\Count_DP_reg[32]_i_1_n_2 ,\Count_DP_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[35] ),
        .S({\Count_DP[32]_i_2_n_0 ,\Count_DP[32]_i_3_n_0 ,\Count_DP[32]_i_4_n_0 ,\Count_DP[32]_i_5_n_0 }));
  CARRY4 \Count_DP_reg[32]_i_1__0 
       (.CI(\Count_DP_reg[28]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[32]_i_1__0_n_0 ,\Count_DP_reg[32]_i_1__0_n_1 ,\Count_DP_reg[32]_i_1__0_n_2 ,\Count_DP_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[35]_0 ),
        .S({\Count_DP[32]_i_2__0_n_0 ,\Count_DP[32]_i_3__0_n_0 ,\Count_DP[32]_i_4__0_n_0 ,\Count_DP[32]_i_5__0_n_0 }));
  CARRY4 \Count_DP_reg[32]_i_1__1 
       (.CI(\Count_DP_reg[28]_i_1__1_n_0 ),
        .CO({\Count_DP_reg[32]_i_1__1_n_0 ,\Count_DP_reg[32]_i_1__1_n_1 ,\Count_DP_reg[32]_i_1__1_n_2 ,\Count_DP_reg[32]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[35]_1 ),
        .S({\Count_DP[32]_i_2__1_n_0 ,\Count_DP[32]_i_3__1_n_0 ,\Count_DP[32]_i_4__1_n_0 ,\Count_DP[32]_i_5__1_n_0 }));
  CARRY4 \Count_DP_reg[32]_i_1__2 
       (.CI(\Count_DP_reg[28]_i_1__2_n_0 ),
        .CO({\Count_DP_reg[32]_i_1__2_n_0 ,\Count_DP_reg[32]_i_1__2_n_1 ,\Count_DP_reg[32]_i_1__2_n_2 ,\Count_DP_reg[32]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[35]_2 ),
        .S({\Count_DP[32]_i_2__2_n_0 ,\Count_DP[32]_i_3__2_n_0 ,\Count_DP[32]_i_4__2_n_0 ,\Count_DP[32]_i_5__2_n_0 }));
  CARRY4 \Count_DP_reg[36]_i_1 
       (.CI(\Count_DP_reg[32]_i_1_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1_n_1 ,\Count_DP_reg[36]_i_1_n_2 ,\Count_DP_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[39]_0 ),
        .S({\Count_DP[36]_i_2_n_0 ,\Count_DP[36]_i_3_n_0 ,\Count_DP[36]_i_4_n_0 ,\Count_DP[36]_i_5_n_0 }));
  CARRY4 \Count_DP_reg[36]_i_1__0 
       (.CI(\Count_DP_reg[32]_i_1__0_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1__0_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1__0_n_1 ,\Count_DP_reg[36]_i_1__0_n_2 ,\Count_DP_reg[36]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[39]_1 ),
        .S({\Count_DP[36]_i_2__0_n_0 ,\Count_DP[36]_i_3__0_n_0 ,\Count_DP[36]_i_4__0_n_0 ,\Count_DP[36]_i_5__0_n_0 }));
  CARRY4 \Count_DP_reg[36]_i_1__1 
       (.CI(\Count_DP_reg[32]_i_1__1_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1__1_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1__1_n_1 ,\Count_DP_reg[36]_i_1__1_n_2 ,\Count_DP_reg[36]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[39]_2 ),
        .S({\Count_DP[36]_i_2__1_n_0 ,\Count_DP[36]_i_3__1_n_0 ,\Count_DP[36]_i_4__1_n_0 ,\Count_DP[36]_i_5__1_n_0 }));
  CARRY4 \Count_DP_reg[36]_i_1__2 
       (.CI(\Count_DP_reg[32]_i_1__2_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1__2_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1__2_n_1 ,\Count_DP_reg[36]_i_1__2_n_2 ,\Count_DP_reg[36]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[39]_3 ),
        .S({\Count_DP[36]_i_2__2_n_0 ,\Count_DP[36]_i_3__2_n_0 ,\Count_DP[36]_i_4__2_n_0 ,\Count_DP[36]_i_5__2_n_0 }));
  CARRY4 \Count_DP_reg[4]_i_1 
       (.CI(\Count_DP_reg[0]_i_2_n_0 ),
        .CO({\Count_DP_reg[4]_i_1_n_0 ,\Count_DP_reg[4]_i_1_n_1 ,\Count_DP_reg[4]_i_1_n_2 ,\Count_DP_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[7] ),
        .S({\Count_DP[4]_i_2_n_0 ,\Count_DP[4]_i_3_n_0 ,\Count_DP[4]_i_4_n_0 ,\Count_DP[4]_i_5_n_0 }));
  CARRY4 \Count_DP_reg[4]_i_1__0 
       (.CI(\Count_DP_reg[0]_i_1_n_0 ),
        .CO({\Count_DP_reg[4]_i_1__0_n_0 ,\Count_DP_reg[4]_i_1__0_n_1 ,\Count_DP_reg[4]_i_1__0_n_2 ,\Count_DP_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[7]_0 ),
        .S({\Count_DP[4]_i_2__0_n_0 ,\Count_DP[4]_i_3__0_n_0 ,\Count_DP[4]_i_4__0_n_0 ,\Count_DP[4]_i_5__0_n_0 }));
  CARRY4 \Count_DP_reg[4]_i_1__1 
       (.CI(\Count_DP_reg[0]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[4]_i_1__1_n_0 ,\Count_DP_reg[4]_i_1__1_n_1 ,\Count_DP_reg[4]_i_1__1_n_2 ,\Count_DP_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[7]_1 ),
        .S({\Count_DP[4]_i_2__1_n_0 ,\Count_DP[4]_i_3__1_n_0 ,\Count_DP[4]_i_4__1_n_0 ,\Count_DP[4]_i_5__1_n_0 }));
  CARRY4 \Count_DP_reg[4]_i_1__2 
       (.CI(\Count_DP_reg[0]_i_1__1_n_0 ),
        .CO({\Count_DP_reg[4]_i_1__2_n_0 ,\Count_DP_reg[4]_i_1__2_n_1 ,\Count_DP_reg[4]_i_1__2_n_2 ,\Count_DP_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[7]_2 ),
        .S({\Count_DP[4]_i_2__2_n_0 ,\Count_DP[4]_i_3__2_n_0 ,\Count_DP[4]_i_4__2_n_0 ,\Count_DP[4]_i_5__2_n_0 }));
  CARRY4 \Count_DP_reg[8]_i_1 
       (.CI(\Count_DP_reg[4]_i_1_n_0 ),
        .CO({\Count_DP_reg[8]_i_1_n_0 ,\Count_DP_reg[8]_i_1_n_1 ,\Count_DP_reg[8]_i_1_n_2 ,\Count_DP_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[11] ),
        .S({\Count_DP[8]_i_2_n_0 ,\Count_DP[8]_i_3_n_0 ,\Count_DP[8]_i_4_n_0 ,\Count_DP[8]_i_5_n_0 }));
  CARRY4 \Count_DP_reg[8]_i_1__0 
       (.CI(\Count_DP_reg[4]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[8]_i_1__0_n_0 ,\Count_DP_reg[8]_i_1__0_n_1 ,\Count_DP_reg[8]_i_1__0_n_2 ,\Count_DP_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[11]_0 ),
        .S({\Count_DP[8]_i_2__0_n_0 ,\Count_DP[8]_i_3__0_n_0 ,\Count_DP[8]_i_4__0_n_0 ,\Count_DP[8]_i_5__0_n_0 }));
  CARRY4 \Count_DP_reg[8]_i_1__1 
       (.CI(\Count_DP_reg[4]_i_1__1_n_0 ),
        .CO({\Count_DP_reg[8]_i_1__1_n_0 ,\Count_DP_reg[8]_i_1__1_n_1 ,\Count_DP_reg[8]_i_1__1_n_2 ,\Count_DP_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[11]_1 ),
        .S({\Count_DP[8]_i_2__1_n_0 ,\Count_DP[8]_i_3__1_n_0 ,\Count_DP[8]_i_4__1_n_0 ,\Count_DP[8]_i_5__1_n_0 }));
  CARRY4 \Count_DP_reg[8]_i_1__2 
       (.CI(\Count_DP_reg[4]_i_1__2_n_0 ),
        .CO({\Count_DP_reg[8]_i_1__2_n_0 ,\Count_DP_reg[8]_i_1__2_n_1 ,\Count_DP_reg[8]_i_1__2_n_2 ,\Count_DP_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Count_DP_reg[11]_2 ),
        .S({\Count_DP[8]_i_2__2_n_0 ,\Count_DP[8]_i_3__2_n_0 ,\Count_DP[8]_i_4__2_n_0 ,\Count_DP[8]_i_5__2_n_0 }));
  LUT3 #(
    .INIT(8'h7F)) 
    DVSAERAck_SBO_i_3
       (.I0(State_DP[2]),
        .I1(State_DP[1]),
        .I2(State_DP[0]),
        .O(DVSAERAck_SBO_i_3_n_0));
  FDPE DVSAERAck_SBO_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(DVSAERAckReg_SB),
        .PRE(AR[0]),
        .Q(DVSAERAck_SBO));
  (* ORIG_CELL_NAME = "DVSAERConfigReg_D_reg[Run_S]" *) 
  FDCE \DVSAERConfigReg_D_reg[Run_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\MultiplexerConfigReg2_D_reg[Run_S] ),
        .Q(\Count_DP_reg[39] ));
  (* ORIG_CELL_NAME = "DVSAERConfigReg_D_reg[Run_S]" *) 
  FDCE \DVSAERConfigReg_D_reg[Run_S]_rep 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\MultiplexerConfigReg2_D_reg[Run_S] ),
        .Q(\DVSAERConfigReg_D_reg[Run_S]_rep_n_0 ));
  (* ORIG_CELL_NAME = "DVSAERConfigReg_D_reg[Run_S]" *) 
  FDCE \DVSAERConfigReg_D_reg[Run_S]_rep__0 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(\MultiplexerConfigReg2_D_reg[Run_S] ),
        .Q(\Count_DP_reg[3] ));
  LUT4 #(
    .INIT(16'h3FFE)) 
    DVSAERReset_SBO_i_1
       (.I0(\Count_DP_reg[39] ),
        .I1(State_DP[2]),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .O(DVSAERResetReg_SB));
  FDCE DVSAERReset_SBO_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(DVSAERResetReg_SB),
        .Q(DVSAERReset_SBO));
  LUT5 #(
    .INIT(32'h00033232)) 
    \FSM_sequential_State_DP[1]_i_2__0 
       (.I0(\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ),
        .I1(State_DP[2]),
        .I2(State_DP[1]),
        .I3(DVSAERData_AI[10]),
        .I4(State_DP[0]),
        .O(State_DN__0[1]));
  LUT5 #(
    .INIT(32'h003300E2)) 
    \FSM_sequential_State_DP[2]_i_2__0 
       (.I0(\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ),
        .I1(State_DP[0]),
        .I2(DVSAERData_AI[10]),
        .I3(State_DP[1]),
        .I4(State_DP[2]),
        .O(State_DN__0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_State_DP[2]_i_5__0 
       (.I0(\Count_DP_reg[39] ),
        .I1(DVSAERReq_ABI),
        .O(\FSM_sequential_State_DP[2]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_State_DP[2]_i_7__0 
       (.I0(State_DP[0]),
        .I1(State_DP[2]),
        .O(\FSM_sequential_State_DP[2]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_State_DP[2]_i_8__0 
       (.I0(State_DP[1]),
        .I1(State_DP[2]),
        .O(\FSM_sequential_State_DP[2]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_State_DP[2]_i_9__0 
       (.I0(State_DP[0]),
        .I1(DVSAERReq_ABI),
        .O(\FSM_sequential_State_DP[2]_i_9__0_n_0 ));
  (* FSM_ENCODED_STATES = "stidle:000,staerackrow:011,staerackcol:101,stfifofull:110,stdifferentiaterowcol:001,staerhandlecol:100,staerhandlerow:010" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(aerAckCounter_n_6),
        .Q(State_DP[0]));
  (* FSM_ENCODED_STATES = "stidle:000,staerackrow:011,staerackcol:101,stfifofull:110,stdifferentiaterowcol:001,staerhandlecol:100,staerhandlerow:010" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(aerAckCounter_n_5),
        .Q(State_DP[1]));
  (* FSM_ENCODED_STATES = "stidle:000,staerackrow:011,staerackcol:101,stfifofull:110,stdifferentiaterowcol:001,staerhandlecol:100,staerhandlerow:010" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(aerAckCounter_n_4),
        .Q(State_DP[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    \OutFifoControl_SO[Write_S] 
       (.I0(RowOnlyFilterOutValidReg_S),
        .I1(PixelFilterOutDataReg_D),
        .I2(Q[10]),
        .I3(PixelFilterOutValidReg_S),
        .O(\DVSAERFifoControlIn_S[WriteSide][Write_S] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[0]_i_1 
       (.I0(Output_SO[0]),
        .I1(DVSEventOutDataReg_D),
        .I2(Output_SO__0[0]),
        .O(\Output_SO[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[1]_i_1__0 
       (.I0(Output_SO[1]),
        .I1(DVSEventOutDataReg_D),
        .I2(Output_SO__0[1]),
        .O(\Output_SO[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[2]_i_1__0 
       (.I0(Output_SO[2]),
        .I1(DVSEventOutDataReg_D),
        .I2(Output_SO__0[2]),
        .O(\Output_SO[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[3]_i_1__0 
       (.I0(Output_SO[3]),
        .I1(DVSEventOutDataReg_D),
        .I2(Output_SO__0[3]),
        .O(\Output_SO[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[4]_i_1__0 
       (.I0(Output_SO[4]),
        .I1(DVSEventOutDataReg_D),
        .I2(Output_SO__0[4]),
        .O(\Output_SO[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[5]_i_1__0 
       (.I0(Output_SO[5]),
        .I1(DVSEventOutDataReg_D),
        .I2(Output_SO__0[5]),
        .O(\Output_SO[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[6]_i_1__0 
       (.I0(Output_SO[6]),
        .I1(DVSEventOutDataReg_D),
        .I2(Output_SO__0[6]),
        .O(\Output_SO[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[7]_i_1__1 
       (.I0(Output_SO[7]),
        .I1(DVSEventOutDataReg_D),
        .I2(Output_SO__0[7]),
        .O(\Output_SO[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hA222222222222222)) 
    ROIFilterInValidReg_S
       (.I0(DVSEventOutValidReg_S),
        .I1(DVSEventOutDataReg_D),
        .I2(BOOL122_in),
        .I3(BOOL121_in),
        .I4(BOOL124_in),
        .I5(BOOL123_in),
        .O(ROIFilterInValidReg_S__0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RowOnlyFilterInValidReg_S
       (.I0(PixelFilterOutValidReg_S),
        .I1(PixelFilterOutDataReg_D),
        .O(RowOnlyFilterInValidReg_S__0));
  brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1 aerAckCounter
       (.D(DVSEventDataReg_D),
        .DVSAERAckReg_SB(DVSAERAckReg_SB),
        .\DVSAERConfigReg_D_reg[Run_S] (\FSM_sequential_State_DP[2]_i_5__0_n_0 ),
        .\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] (\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ),
        .DVSAERReq_ABI(DVSAERReq_ABI),
        .E(DVSEventValidReg_S),
        .\FSM_sequential_State_DP_reg[0] (aerAckCounter_n_6),
        .\FSM_sequential_State_DP_reg[0]_0 (\FSM_sequential_State_DP[2]_i_7__0_n_0 ),
        .\FSM_sequential_State_DP_reg[0]_1 (\FSM_sequential_State_DP[2]_i_9__0_n_0 ),
        .\FSM_sequential_State_DP_reg[1] (aerAckCounter_n_5),
        .\FSM_sequential_State_DP_reg[1]_0 (\FSM_sequential_State_DP[2]_i_8__0_n_0 ),
        .\FSM_sequential_State_DP_reg[2] (aerAckCounter_n_4),
        .\FSM_sequential_State_DP_reg[2]_0 (DVSAERAck_SBO_i_3_n_0),
        .LogicClk_CI(LogicClk_CI),
        .State_DN__0(State_DN__0),
        .StatisticsEventsRow_SN(StatisticsEventsRow_SN),
        .SyncSignalSyncFF_S_reg(SyncSignalSyncFF_S_reg),
        .SyncSignalSyncFF_S_reg_rep(SyncSignalSyncFF_S_reg_rep),
        .in0(State_DP),
        .out(State_DP));
  brd_testAERDVSSM_0_0_SimpleRegister__parameterized0 dvsEventDataRegister
       (.AR(AR[1]),
        .D(DVSEventDataReg_D),
        .DI({dvsEventDataRegister_n_15,dvsEventDataRegister_n_16,dvsEventDataRegister_n_17}),
        .DVSAERData_AI(DVSAERData_AI[9:0]),
        .E(DVSEventValidReg_S),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0]_0 ({dvsEventDataRegister_n_18,dvsEventDataRegister_n_19,dvsEventDataRegister_n_20,dvsEventDataRegister_n_21}),
        .\Output_SO_reg[0]_1 ({dvsEventDataRegister_n_22,dvsEventDataRegister_n_23,dvsEventDataRegister_n_24,dvsEventDataRegister_n_25}),
        .\Output_SO_reg[0]_2 (dvsEventDataRegister_n_26),
        .\Output_SO_reg[0]_3 (dvsEventDataRegister_n_27),
        .Q({DVSEventOutDataReg_D,Output_SO__0[12],Output_SO__0[8:0]}),
        .S({dvsEventDataRegister_n_0,dvsEventDataRegister_n_1,dvsEventDataRegister_n_2,dvsEventDataRegister_n_3}),
        .out(State_DP[2:1]));
  brd_testAERDVSSM_0_0_SimpleRegister_7 dvsEventValidRegister
       (.AR(AR[1]),
        .DVSEventOutValidReg_S(DVSEventOutValidReg_S),
        .E(DVSEventValidReg_S),
        .LogicClk_CI(LogicClk_CI));
  brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_8 \pixelFilterSupportEnabled.pixelFilterDataRegister 
       (.AR(AR[1]),
        .E(PixelFilterInValidReg_S),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[13]_0 ({ROIFilterOutDataReg_D,\roiFilterSupportEnabled.roiFilterDataRegister_n_1 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_2 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_3 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_4 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_5 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_6 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_7 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_8 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_9 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_10 }),
        .Q({PixelFilterOutDataReg_D,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_1 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_2 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_3 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_4 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_5 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_6 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_7 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_8 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_9 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_10 }));
  brd_testAERDVSSM_0_0_SimpleRegister__parameterized1 \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister 
       (.AR(AR),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0]_0 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_0 ),
        .\Output_SO_reg[0]_1 (\roiFilterSupportEnabled.roiFilterValidRegister_n_1 ),
        .Q({\roiFilterSupportEnabled.roiFilterDataRegister_n_3 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_4 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_5 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_6 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_7 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_8 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_9 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_10 }));
  brd_testAERDVSSM_0_0_SimpleRegister_9 \pixelFilterSupportEnabled.pixelFilterValidRegister 
       (.AR(AR[1]),
        .E(PixelFilterInValidReg_S),
        .LogicClk_CI(LogicClk_CI),
        .PixelFilterOutValidReg_S(PixelFilterOutValidReg_S));
  brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10 \roiFilterSupportEnabled.roiFilterDataRegister 
       (.AR(AR[1]),
        .E(PixelFilterInValidReg_S),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0]_0 (ROIFilterInValidReg_S__0),
        .\Output_SO_reg[13]_0 ({DVSEventOutDataReg_D,Output_SO__0[12],Output_SO__0[8:0]}),
        .\Output_SO_reg[2]_0 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_0 ),
        .Q({ROIFilterOutDataReg_D,\roiFilterSupportEnabled.roiFilterDataRegister_n_1 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_2 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_3 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_4 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_5 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_6 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_7 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_8 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_9 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_10 }),
        .ROIFilterOutValidReg_S(ROIFilterOutValidReg_S),
        .StatisticsFilteredPixels_SN(StatisticsFilteredPixels_SN));
  brd_testAERDVSSM_0_0_SimpleRegister__parameterized1_11 \roiFilterSupportEnabled.roiFilterLastRowAddressRegister 
       (.AR(AR[1]),
        .DI({\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_0 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_1 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_2 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_3 }),
        .DVSEventOutValidReg_S(DVSEventOutValidReg_S),
        .LogicClk_CI(LogicClk_CI),
        .Output_SO(Output_SO),
        .\Output_SO_reg[0]_0 ({\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_16 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_17 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_18 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_19 }),
        .\Output_SO_reg[0]_1 ({\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_20 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_21 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_22 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_23 }),
        .\Output_SO_reg[0]_2 (\Output_SO[0]_i_1_n_0 ),
        .\Output_SO_reg[1]_0 (\Output_SO[1]_i_1__0_n_0 ),
        .\Output_SO_reg[2]_0 (\Output_SO[2]_i_1__0_n_0 ),
        .\Output_SO_reg[3]_0 (\Output_SO[3]_i_1__0_n_0 ),
        .\Output_SO_reg[4]_0 (\Output_SO[4]_i_1__0_n_0 ),
        .\Output_SO_reg[5]_0 (\Output_SO[5]_i_1__0_n_0 ),
        .\Output_SO_reg[6]_0 (\Output_SO[6]_i_1__0_n_0 ),
        .\Output_SO_reg[7]_0 (\Output_SO[7]_i_1__1_n_0 ),
        .S({\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_12 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_13 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_14 ,\roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_15 }));
  brd_testAERDVSSM_0_0_SimpleRegister_12 \roiFilterSupportEnabled.roiFilterValidRegister 
       (.AR(AR[1]),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0]_0 (ROIFilterInValidReg_S__0),
        .\Output_SO_reg[7] (\roiFilterSupportEnabled.roiFilterValidRegister_n_1 ),
        .Q(ROIFilterOutDataReg_D),
        .ROIFilterOutValidReg_S(ROIFilterOutValidReg_S));
  brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_13 rowOnlyFilterDataRegister
       (.AR(AR),
        .D({PixelFilterOutDataReg_D,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_1 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_2 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_3 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_4 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_5 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_6 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_7 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_8 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_9 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_10 }),
        .LogicClk_CI(LogicClk_CI),
        .Q(Q));
  brd_testAERDVSSM_0_0_SimpleRegister_14 rowOnlyFilterValidRegister
       (.AR(AR[1]),
        .LogicClk_CI(LogicClk_CI),
        .RowOnlyFilterInValidReg_S(RowOnlyFilterInValidReg_S__0),
        .RowOnlyFilterOutValidReg_S(RowOnlyFilterOutValidReg_S));
  brd_testAERDVSSM_0_0_Counter_15 \statisticsSupport.StatisticsEventsColumnCounter 
       (.DI(\Count_DP_reg[39] ),
        .\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] (\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] ),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0] (\statisticsSupport.StatisticsEventsColumnReg_n_0 ),
        .SyncSignalSyncFF_S_reg_rep(SyncSignalSyncFF_S_reg_rep),
        .SyncSignalSyncFF_S_reg_rep__0(SyncSignalSyncFF_S_reg_rep__0));
  brd_testAERDVSSM_0_0_SimpleRegister_16 \statisticsSupport.StatisticsEventsColumnReg 
       (.\Count_DP_reg[39] (\statisticsSupport.StatisticsEventsColumnReg_n_0 ),
        .D(DVSEventDataReg_D),
        .DI(\Count_DP_reg[39] ),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__9(SyncSignalSyncFF_S_reg_rep__9));
  brd_testAERDVSSM_0_0_Counter_17 \statisticsSupport.StatisticsEventsDroppedCounter 
       (.DI(\Count_DP_reg[39] ),
        .\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] (\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] ),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0] (\statisticsSupport.StatisticsEventsDroppedReg_n_0 ),
        .SyncSignalSyncFF_S_reg_rep__3(SyncSignalSyncFF_S_reg_rep__3));
  brd_testAERDVSSM_0_0_SimpleRegister_18 \statisticsSupport.StatisticsEventsDroppedReg 
       (.\Count_DP_reg[39] (\statisticsSupport.StatisticsEventsDroppedReg_n_0 ),
        .DI(\Count_DP_reg[39] ),
        .\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] (\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ),
        .DVSAERReq_ABI(DVSAERReq_ABI),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__9(SyncSignalSyncFF_S_reg_rep__9),
        .out(State_DP));
  brd_testAERDVSSM_0_0_Counter_19 \statisticsSupport.StatisticsEventsRowCounter 
       (.D(D),
        .\DVSAERConfigReg_D_reg[Run_S]_rep (\DVSAERConfigReg_D_reg[Run_S]_rep_n_0 ),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0] (\statisticsSupport.StatisticsEventsRowReg_n_0 ),
        .SyncSignalSyncFF_S_reg_rep__2(SyncSignalSyncFF_S_reg_rep__2),
        .SyncSignalSyncFF_S_reg_rep__3(SyncSignalSyncFF_S_reg_rep__3),
        .SyncSignalSyncFF_S_reg_rep__9(SyncSignalSyncFF_S_reg_rep__9));
  brd_testAERDVSSM_0_0_SimpleRegister_20 \statisticsSupport.StatisticsEventsRowReg 
       (.\Count_DP_reg[39] (\statisticsSupport.StatisticsEventsRowReg_n_0 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep (\DVSAERConfigReg_D_reg[Run_S]_rep_n_0 ),
        .LogicClk_CI(LogicClk_CI),
        .StatisticsEventsRow_SN(StatisticsEventsRow_SN),
        .SyncSignalSyncFF_S_reg_rep__9(SyncSignalSyncFF_S_reg_rep__9));
  brd_testAERDVSSM_0_0_Counter_21 \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsCounter 
       (.DI(\Count_DP_reg[39] ),
        .\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] (\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] ),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0] (\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_0 ),
        .SyncSignalSyncFF_S_reg_rep(SyncSignalSyncFF_S_reg_rep),
        .SyncSignalSyncFF_S_reg_rep__8(SyncSignalSyncFF_S_reg_rep__2[0]),
        .SyncSignalSyncFF_S_reg_rep__9(SyncSignalSyncFF_S_reg_rep__9));
  brd_testAERDVSSM_0_0_SimpleRegister_22 \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg 
       (.\Count_DP_reg[39] (\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_0 ),
        .DI(\Count_DP_reg[39] ),
        .LogicClk_CI(LogicClk_CI),
        .StatisticsFilteredPixels_SN(StatisticsFilteredPixels_SN),
        .SyncSignalSyncFF_S_reg_rep__9(SyncSignalSyncFF_S_reg_rep__9));
endmodule

(* ORIG_REF_NAME = "FIFO" *) 
module brd_testAERDVSSM_0_0_FIFO
   (\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ,
    \DVSAERFifoControlOut_S[ReadSide][Empty_S] ,
    \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ,
    \State_DP_reg[1] ,
    \State_DP_reg[2] ,
    \State_DP_reg[1]_0 ,
    \State_DP_reg[2]_0 ,
    \State_DP_reg[2]_1 ,
    \FSM_sequential_State_DP_reg[0] ,
    LogicClk_CI,
    LogicReset_R,
    \DVSAERFifoControlIn_S[WriteSide][Write_S] ,
    Q,
    AR,
    \State_DP_reg[3] ,
    AERSMFifoAlmostFull_AI,
    \State_DP_reg[3]_0 ,
    DVSAERReq_ABI,
    SyncSignalSyncFF_S_reg_rep);
  output \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ;
  output \DVSAERFifoControlOut_S[ReadSide][Empty_S] ;
  output \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ;
  output \State_DP_reg[1] ;
  output \State_DP_reg[2] ;
  output \State_DP_reg[1]_0 ;
  output [14:0]\State_DP_reg[2]_0 ;
  output \State_DP_reg[2]_1 ;
  output \FSM_sequential_State_DP_reg[0] ;
  input LogicClk_CI;
  input LogicReset_R;
  input \DVSAERFifoControlIn_S[WriteSide][Write_S] ;
  input [10:0]Q;
  input [0:0]AR;
  input \State_DP_reg[3] ;
  input AERSMFifoAlmostFull_AI;
  input [2:0]\State_DP_reg[3]_0 ;
  input DVSAERReq_ABI;
  input [0:0]SyncSignalSyncFF_S_reg_rep;

  wire AERSMFifoAlmostFull_AI;
  wire [0:0]AR;
  wire AlmostEmptyReg_S;
  wire \DVSAERFifoControlIn_S[WriteSide][Write_S] ;
  wire \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ;
  wire \DVSAERFifoControlOut_S[ReadSide][Empty_S] ;
  wire \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ;
  wire DVSAERReq_ABI;
  wire [14:0]FIFOData_D;
  wire \FIFORead_S[Read_S] ;
  wire \FIFOState_S[Empty_S] ;
  wire \FSM_sequential_State_DP_reg[0] ;
  wire LogicClk_CI;
  wire LogicReset_R;
  wire [10:0]Q;
  wire \State_DP_reg[1] ;
  wire \State_DP_reg[1]_0 ;
  wire \State_DP_reg[2] ;
  wire [14:0]\State_DP_reg[2]_0 ;
  wire \State_DP_reg[2]_1 ;
  wire \State_DP_reg[3] ;
  wire [2:0]\State_DP_reg[3]_0 ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep;
  wire readSideOutputDelayReg_n_0;
  wire readSideOutputDelayReg_n_1;

  brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO fifo
       (.AlmostEmptyReg_S(AlmostEmptyReg_S),
        .D(FIFOData_D),
        .\DVSAERFifoControlIn_S[WriteSide][Write_S] (\DVSAERFifoControlIn_S[WriteSide][Write_S] ),
        .\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] (\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ),
        .DVSAERReq_ABI(DVSAERReq_ABI),
        .\FIFORead_S[Read_S] (\FIFORead_S[Read_S] ),
        .\FIFOState_S[Empty_S] (\FIFOState_S[Empty_S] ),
        .\FSM_sequential_State_DP_reg[0] (\FSM_sequential_State_DP_reg[0] ),
        .LogicClk_CI(LogicClk_CI),
        .LogicReset_R(LogicReset_R),
        .Q(Q),
        .\State_DP_reg[3] (\State_DP_reg[3] ),
        .out({readSideOutputDelayReg_n_0,readSideOutputDelayReg_n_1}));
  brd_testAERDVSSM_0_0_FIFOReadSideDelay readSideOutputDelayReg
       (.AERSMFifoAlmostFull_AI(AERSMFifoAlmostFull_AI),
        .AR({AR,SyncSignalSyncFF_S_reg_rep}),
        .AlmostEmptyReg_S(AlmostEmptyReg_S),
        .D(FIFOData_D),
        .\DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] (\DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ),
        .\DVSAERFifoControlOut_S[ReadSide][Empty_S] (\DVSAERFifoControlOut_S[ReadSide][Empty_S] ),
        .\FIFORead_S[Read_S] (\FIFORead_S[Read_S] ),
        .\FIFOState_S[Empty_S] (\FIFOState_S[Empty_S] ),
        .LogicClk_CI(LogicClk_CI),
        .\State_DP_reg[1] (\State_DP_reg[1] ),
        .\State_DP_reg[1]_0 (\State_DP_reg[1]_0 ),
        .\State_DP_reg[2] (\State_DP_reg[2] ),
        .\State_DP_reg[2]_0 (\State_DP_reg[2]_0 ),
        .\State_DP_reg[2]_1 (\State_DP_reg[2]_1 ),
        .\State_DP_reg[3] (\State_DP_reg[3] ),
        .\State_DP_reg[3]_0 (\State_DP_reg[3]_0 ),
        .out({readSideOutputDelayReg_n_0,readSideOutputDelayReg_n_1}));
endmodule

(* ORIG_REF_NAME = "FIFOReadSideDelay" *) 
module brd_testAERDVSSM_0_0_FIFOReadSideDelay
   (out,
    \DVSAERFifoControlOut_S[ReadSide][Empty_S] ,
    \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ,
    \FIFORead_S[Read_S] ,
    \State_DP_reg[1] ,
    \State_DP_reg[2] ,
    \State_DP_reg[1]_0 ,
    \State_DP_reg[2]_0 ,
    \State_DP_reg[2]_1 ,
    LogicClk_CI,
    AR,
    AlmostEmptyReg_S,
    \FIFOState_S[Empty_S] ,
    \State_DP_reg[3] ,
    AERSMFifoAlmostFull_AI,
    \State_DP_reg[3]_0 ,
    D);
  output [1:0]out;
  output \DVSAERFifoControlOut_S[ReadSide][Empty_S] ;
  output \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ;
  output \FIFORead_S[Read_S] ;
  output \State_DP_reg[1] ;
  output \State_DP_reg[2] ;
  output \State_DP_reg[1]_0 ;
  output [14:0]\State_DP_reg[2]_0 ;
  output \State_DP_reg[2]_1 ;
  input LogicClk_CI;
  input [1:0]AR;
  input AlmostEmptyReg_S;
  input \FIFOState_S[Empty_S] ;
  input \State_DP_reg[3] ;
  input AERSMFifoAlmostFull_AI;
  input [2:0]\State_DP_reg[3]_0 ;
  input [14:0]D;

  wire AERSMFifoAlmostFull_AI;
  wire [1:0]AR;
  wire AlmostEmptyReg_S;
  wire [14:0]D;
  wire \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ;
  wire \DVSAERFifoControlOut_S[ReadSide][Empty_S] ;
  wire DataInRegEnable_S;
  wire EmptyReg_S;
  wire \FIFORead_S[Read_S] ;
  wire \FIFOState_S[Empty_S] ;
  wire \FSM_sequential_State_DP[0]_i_1__1_n_0 ;
  wire \FSM_sequential_State_DP[1]_i_1__0_n_0 ;
  wire LogicClk_CI;
  wire \State_DP_reg[1] ;
  wire \State_DP_reg[1]_0 ;
  wire \State_DP_reg[2] ;
  wire [14:0]\State_DP_reg[2]_0 ;
  wire \State_DP_reg[2]_1 ;
  wire \State_DP_reg[3] ;
  wire [2:0]\State_DP_reg[3]_0 ;
  (* RTL_KEEP = "yes" *) wire [1:0]out;

  LUT5 #(
    .INIT(32'hCE7F000B)) 
    \FSM_sequential_State_DP[0]_i_1__1 
       (.I0(\State_DP_reg[3] ),
        .I1(out[1]),
        .I2(\FIFOState_S[Empty_S] ),
        .I3(out[0]),
        .I4(out[0]),
        .O(\FSM_sequential_State_DP[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hDF741100)) 
    \FSM_sequential_State_DP[1]_i_1__0 
       (.I0(\State_DP_reg[3] ),
        .I1(out[1]),
        .I2(\FIFOState_S[Empty_S] ),
        .I3(out[0]),
        .I4(out[1]),
        .O(\FSM_sequential_State_DP[1]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "stwaitread:10,stinit:00,stgetdata:01" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\FSM_sequential_State_DP[0]_i_1__1_n_0 ),
        .Q(out[0]));
  (* FSM_ENCODED_STATES = "stwaitread:10,stinit:00,stgetdata:01" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\FSM_sequential_State_DP[1]_i_1__0_n_0 ),
        .Q(out[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \FifoData_DO[14]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .O(DataInRegEnable_S));
  FDCE \FifoData_DO_reg[0] 
       (.C(LogicClk_CI),
        .CE(DataInRegEnable_S),
        .CLR(AR[0]),
        .D(D[0]),
        .Q(\State_DP_reg[2]_0 [0]));
  FDCE \FifoData_DO_reg[10] 
       (.C(LogicClk_CI),
        .CE(DataInRegEnable_S),
        .CLR(AR[1]),
        .D(D[10]),
        .Q(\State_DP_reg[2]_0 [10]));
  FDCE \FifoData_DO_reg[11] 
       (.C(LogicClk_CI),
        .CE(DataInRegEnable_S),
        .CLR(AR[1]),
        .D(D[11]),
        .Q(\State_DP_reg[2]_0 [11]));
  FDCE \FifoData_DO_reg[12] 
       (.C(LogicClk_CI),
        .CE(DataInRegEnable_S),
        .CLR(AR[1]),
        .D(D[12]),
        .Q(\State_DP_reg[2]_0 [12]));
  FDCE \FifoData_DO_reg[13] 
       (.C(LogicClk_CI),
        .CE(DataInRegEnable_S),
        .CLR(AR[1]),
        .D(D[13]),
        .Q(\State_DP_reg[2]_0 [13]));
  FDCE \FifoData_DO_reg[14] 
       (.C(LogicClk_CI),
        .CE(DataInRegEnable_S),
        .CLR(AR[1]),
        .D(D[14]),
        .Q(\State_DP_reg[2]_0 [14]));
  FDCE \FifoData_DO_reg[1] 
       (.C(LogicClk_CI),
        .CE(DataInRegEnable_S),
        .CLR(AR[1]),
        .D(D[1]),
        .Q(\State_DP_reg[2]_0 [1]));
  FDCE \FifoData_DO_reg[2] 
       (.C(LogicClk_CI),
        .CE(DataInRegEnable_S),
        .CLR(AR[1]),
        .D(D[2]),
        .Q(\State_DP_reg[2]_0 [2]));
  FDCE \FifoData_DO_reg[3] 
       (.C(LogicClk_CI),
        .CE(DataInRegEnable_S),
        .CLR(AR[1]),
        .D(D[3]),
        .Q(\State_DP_reg[2]_0 [3]));
  FDCE \FifoData_DO_reg[4] 
       (.C(LogicClk_CI),
        .CE(DataInRegEnable_S),
        .CLR(AR[1]),
        .D(D[4]),
        .Q(\State_DP_reg[2]_0 [4]));
  FDCE \FifoData_DO_reg[5] 
       (.C(LogicClk_CI),
        .CE(DataInRegEnable_S),
        .CLR(AR[1]),
        .D(D[5]),
        .Q(\State_DP_reg[2]_0 [5]));
  FDCE \FifoData_DO_reg[6] 
       (.C(LogicClk_CI),
        .CE(DataInRegEnable_S),
        .CLR(AR[1]),
        .D(D[6]),
        .Q(\State_DP_reg[2]_0 [6]));
  FDCE \FifoData_DO_reg[7] 
       (.C(LogicClk_CI),
        .CE(DataInRegEnable_S),
        .CLR(AR[1]),
        .D(D[7]),
        .Q(\State_DP_reg[2]_0 [7]));
  FDCE \FifoData_DO_reg[8] 
       (.C(LogicClk_CI),
        .CE(DataInRegEnable_S),
        .CLR(AR[1]),
        .D(D[8]),
        .Q(\State_DP_reg[2]_0 [8]));
  FDCE \FifoData_DO_reg[9] 
       (.C(LogicClk_CI),
        .CE(DataInRegEnable_S),
        .CLR(AR[1]),
        .D(D[9]),
        .Q(\State_DP_reg[2]_0 [9]));
  LUT4 #(
    .INIT(16'h2A02)) 
    \OutFifoControl_SO[Empty_S]_i_1 
       (.I0(\FIFOState_S[Empty_S] ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\State_DP_reg[3] ),
        .O(EmptyReg_S));
  FDPE \OutFifoControl_SO_reg[AlmostEmpty_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(AlmostEmptyReg_S),
        .PRE(AR[1]),
        .Q(\DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ));
  FDPE \OutFifoControl_SO_reg[Empty_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(EmptyReg_S),
        .PRE(AR[1]),
        .Q(\DVSAERFifoControlOut_S[ReadSide][Empty_S] ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \StateTimestampNext_DP[2]_i_2 
       (.I0(\State_DP_reg[3]_0 [1]),
        .I1(\State_DP_reg[3]_0 [2]),
        .I2(\State_DP_reg[2]_0 [13]),
        .I3(\State_DP_reg[2]_0 [12]),
        .I4(\State_DP_reg[2]_0 [14]),
        .O(\State_DP_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h55550010)) 
    \State_DP[1]_i_3 
       (.I0(\State_DP_reg[3]_0 [0]),
        .I1(\State_DP_reg[2]_0 [13]),
        .I2(\State_DP_reg[2]_0 [12]),
        .I3(\State_DP_reg[2]_0 [14]),
        .I4(\State_DP_reg[3]_0 [1]),
        .O(\State_DP_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \State_DP[1]_i_5 
       (.I0(\DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ),
        .I1(\DVSAERFifoControlOut_S[ReadSide][Empty_S] ),
        .I2(AERSMFifoAlmostFull_AI),
        .O(\State_DP_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \State_DP[2]_i_4 
       (.I0(\DVSAERFifoControlOut_S[ReadSide][Empty_S] ),
        .I1(\DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ),
        .O(\State_DP_reg[2] ));
  LUT4 #(
    .INIT(16'h1501)) 
    \bl.fifo_18_inst_bl.fifo_18_bl_i_1 
       (.I0(\FIFOState_S[Empty_S] ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\State_DP_reg[3] ),
        .O(\FIFORead_S[Read_S] ));
endmodule

(* ORIG_REF_NAME = "LogicClockSynchronizer" *) 
module brd_testAERDVSSM_0_0_LogicClockSynchronizer
   (SPISlaveSelectSync_SB,
    SPIClockSync_C,
    SyncInClockSync_C,
    \ShiftReg_DP_reg[0] ,
    SPISlaveSelect_ABI,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__6,
    SPIClock_AI,
    SPIMOSI_AI,
    SyncInClock_AI,
    SyncSignalSyncFF_S_reg_rep__10,
    SPIMISOReg_DZ0,
    SPIClockEdgeDetectorReg_S);
  output SPISlaveSelectSync_SB;
  output SPIClockSync_C;
  output SyncInClockSync_C;
  output [0:0]\ShiftReg_DP_reg[0] ;
  input SPISlaveSelect_ABI;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__6;
  input SPIClock_AI;
  input SPIMOSI_AI;
  input SyncInClock_AI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__10;
  input SPIMISOReg_DZ0;
  input SPIClockEdgeDetectorReg_S;

  wire LogicClk_CI;
  wire SPIClockEdgeDetectorReg_S;
  wire SPIClockSync_C;
  wire SPIClock_AI;
  wire SPIMISOReg_DZ0;
  wire SPIMOSI_AI;
  wire SPISlaveSelectSync_SB;
  wire SPISlaveSelect_ABI;
  wire [0:0]\ShiftReg_DP_reg[0] ;
  wire SyncInClockSync_C;
  wire SyncInClock_AI;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__10;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__6;

  brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0 syncSPIClock
       (.LogicClk_CI(LogicClk_CI),
        .SPIClockSync_C(SPIClockSync_C),
        .SPIClock_AI(SPIClock_AI),
        .SyncSignalSyncFF_S_reg_rep__6(SyncSignalSyncFF_S_reg_rep__6));
  brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_0 syncSPIMOSI
       (.LogicClk_CI(LogicClk_CI),
        .SPIClockEdgeDetectorReg_S(SPIClockEdgeDetectorReg_S),
        .SPIClockSync_C(SPIClockSync_C),
        .SPIMISOReg_DZ0(SPIMISOReg_DZ0),
        .SPIMOSI_AI(SPIMOSI_AI),
        .SPISlaveSelectSync_SB(SPISlaveSelectSync_SB),
        .\ShiftReg_DP_reg[0] (\ShiftReg_DP_reg[0] ),
        .SyncSignalSyncFF_S_reg_rep__6(SyncSignalSyncFF_S_reg_rep__6));
  brd_testAERDVSSM_0_0_DFFSynchronizer syncSPISlaveSelect
       (.LogicClk_CI(LogicClk_CI),
        .SPISlaveSelectSync_SB(SPISlaveSelectSync_SB),
        .SPISlaveSelect_ABI(SPISlaveSelect_ABI),
        .SyncSignalSyncFF_S_reg_rep__6(SyncSignalSyncFF_S_reg_rep__6));
  brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1 syncSyncInClock
       (.LogicClk_CI(LogicClk_CI),
        .SyncInClockSync_C(SyncInClockSync_C),
        .SyncInClock_AI(SyncInClock_AI),
        .SyncSignalSyncFF_S_reg_rep__10(SyncSignalSyncFF_S_reg_rep__10));
endmodule

(* ORIG_REF_NAME = "MultiplexerSPIConfig" *) 
module brd_testAERDVSSM_0_0_MultiplexerSPIConfig
   (\MultiplexerConfigReg_DP_reg[Run_S]_0 ,
    \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 ,
    \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0 ,
    \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ,
    \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0 ,
    \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ,
    \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ,
    \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ,
    \MultiplexerOutput_DP_reg[0]_0 ,
    \MultiplexerOutput_DP_reg[0]_1 ,
    \ParamOutput_DP_reg[31] ,
    \ParamInput_DP_reg[0] ,
    LogicClk_CI,
    AR,
    \ParamInput_DP_reg[0]_0 ,
    \ParamInput_DP_reg[0]_1 ,
    \ParamInput_DP_reg[0]_2 ,
    \ParamInput_DP_reg[0]_3 ,
    \ParamInput_DP_reg[0]_4 ,
    \ParamInput_DP_reg[0]_5 ,
    \ParamInput_DP_reg[0]_6 ,
    Q,
    D);
  output \MultiplexerConfigReg_DP_reg[Run_S]_0 ;
  output \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 ;
  output \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0 ;
  output \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ;
  output \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0 ;
  output \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ;
  output \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ;
  output \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ;
  output \MultiplexerOutput_DP_reg[0]_0 ;
  output \MultiplexerOutput_DP_reg[0]_1 ;
  output [31:0]\ParamOutput_DP_reg[31] ;
  input \ParamInput_DP_reg[0] ;
  input LogicClk_CI;
  input [1:0]AR;
  input \ParamInput_DP_reg[0]_0 ;
  input \ParamInput_DP_reg[0]_1 ;
  input \ParamInput_DP_reg[0]_2 ;
  input \ParamInput_DP_reg[0]_3 ;
  input \ParamInput_DP_reg[0]_4 ;
  input \ParamInput_DP_reg[0]_5 ;
  input \ParamInput_DP_reg[0]_6 ;
  input [1:0]Q;
  input [31:0]D;

  wire [1:0]AR;
  wire [31:0]D;
  wire LogicClk_CI;
  wire \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[Run_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 ;
  wire \MultiplexerOutput_DP_reg[0]_0 ;
  wire \MultiplexerOutput_DP_reg[0]_1 ;
  wire \ParamInput_DP_reg[0] ;
  wire \ParamInput_DP_reg[0]_0 ;
  wire \ParamInput_DP_reg[0]_1 ;
  wire \ParamInput_DP_reg[0]_2 ;
  wire \ParamInput_DP_reg[0]_3 ;
  wire \ParamInput_DP_reg[0]_4 ;
  wire \ParamInput_DP_reg[0]_5 ;
  wire \ParamInput_DP_reg[0]_6 ;
  wire [31:0]\ParamOutput_DP_reg[31] ;
  wire [1:0]Q;

  FDCE \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0]_3 ),
        .Q(\MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0 ));
  FDCE \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0]_4 ),
        .Q(\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ));
  FDCE \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0]_5 ),
        .Q(\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ));
  FDCE \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0]_6 ),
        .Q(\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ));
  FDCE \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0]_2 ),
        .Q(\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ));
  FDCE \MultiplexerConfigReg_DP_reg[Run_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0] ),
        .Q(\MultiplexerConfigReg_DP_reg[Run_S]_0 ));
  FDCE \MultiplexerConfigReg_DP_reg[TimestampReset_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0]_1 ),
        .Q(\MultiplexerConfigReg_DP_reg[TimestampReset_S]_0 ));
  FDCE \MultiplexerConfigReg_DP_reg[TimestampRun_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0]_0 ),
        .Q(\MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MultiplexerOutput_DP[0]_i_5 
       (.I0(\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ),
        .I1(\MultiplexerConfigReg_DP_reg[TimestampReset_S]_0 ),
        .I2(Q[1]),
        .I3(\MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 ),
        .I4(Q[0]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S]_0 ),
        .O(\MultiplexerOutput_DP_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MultiplexerOutput_DP[0]_i_6 
       (.I0(\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ),
        .I1(\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ),
        .I2(Q[1]),
        .I3(\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ),
        .I4(Q[0]),
        .I5(\MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0 ),
        .O(\MultiplexerOutput_DP_reg[0]_0 ));
  FDCE \MultiplexerOutput_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[0]),
        .Q(\ParamOutput_DP_reg[31] [0]));
  FDCE \MultiplexerOutput_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[10]),
        .Q(\ParamOutput_DP_reg[31] [10]));
  FDCE \MultiplexerOutput_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[11]),
        .Q(\ParamOutput_DP_reg[31] [11]));
  FDCE \MultiplexerOutput_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[12]),
        .Q(\ParamOutput_DP_reg[31] [12]));
  FDCE \MultiplexerOutput_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[13]),
        .Q(\ParamOutput_DP_reg[31] [13]));
  FDCE \MultiplexerOutput_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[14]),
        .Q(\ParamOutput_DP_reg[31] [14]));
  FDCE \MultiplexerOutput_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[15]),
        .Q(\ParamOutput_DP_reg[31] [15]));
  FDCE \MultiplexerOutput_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[16]),
        .Q(\ParamOutput_DP_reg[31] [16]));
  FDCE \MultiplexerOutput_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[17]),
        .Q(\ParamOutput_DP_reg[31] [17]));
  FDCE \MultiplexerOutput_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[18]),
        .Q(\ParamOutput_DP_reg[31] [18]));
  FDCE \MultiplexerOutput_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[19]),
        .Q(\ParamOutput_DP_reg[31] [19]));
  FDCE \MultiplexerOutput_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[1]),
        .Q(\ParamOutput_DP_reg[31] [1]));
  FDCE \MultiplexerOutput_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[20]),
        .Q(\ParamOutput_DP_reg[31] [20]));
  FDCE \MultiplexerOutput_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[21]),
        .Q(\ParamOutput_DP_reg[31] [21]));
  FDCE \MultiplexerOutput_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[22]),
        .Q(\ParamOutput_DP_reg[31] [22]));
  FDCE \MultiplexerOutput_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[23]),
        .Q(\ParamOutput_DP_reg[31] [23]));
  FDCE \MultiplexerOutput_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[24]),
        .Q(\ParamOutput_DP_reg[31] [24]));
  FDCE \MultiplexerOutput_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[25]),
        .Q(\ParamOutput_DP_reg[31] [25]));
  FDCE \MultiplexerOutput_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[26]),
        .Q(\ParamOutput_DP_reg[31] [26]));
  FDCE \MultiplexerOutput_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[27]),
        .Q(\ParamOutput_DP_reg[31] [27]));
  FDCE \MultiplexerOutput_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[28]),
        .Q(\ParamOutput_DP_reg[31] [28]));
  FDCE \MultiplexerOutput_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[29]),
        .Q(\ParamOutput_DP_reg[31] [29]));
  FDCE \MultiplexerOutput_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[2]),
        .Q(\ParamOutput_DP_reg[31] [2]));
  FDCE \MultiplexerOutput_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[30]),
        .Q(\ParamOutput_DP_reg[31] [30]));
  FDCE \MultiplexerOutput_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[31]),
        .Q(\ParamOutput_DP_reg[31] [31]));
  FDCE \MultiplexerOutput_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[3]),
        .Q(\ParamOutput_DP_reg[31] [3]));
  FDCE \MultiplexerOutput_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[4]),
        .Q(\ParamOutput_DP_reg[31] [4]));
  FDCE \MultiplexerOutput_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[5]),
        .Q(\ParamOutput_DP_reg[31] [5]));
  FDCE \MultiplexerOutput_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[6]),
        .Q(\ParamOutput_DP_reg[31] [6]));
  FDCE \MultiplexerOutput_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(\ParamOutput_DP_reg[31] [7]));
  FDCE \MultiplexerOutput_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[8]),
        .Q(\ParamOutput_DP_reg[31] [8]));
  FDCE \MultiplexerOutput_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[9]),
        .Q(\ParamOutput_DP_reg[31] [9]));
endmodule

(* ORIG_REF_NAME = "MultiplexerStateMachine" *) 
module brd_testAERDVSSM_0_0_MultiplexerStateMachine
   (SyncOutClock_CO,
    D,
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] ,
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] ,
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] ,
    Q,
    AERSMOutFifoData_DO,
    AERSMOutFifoWrite_SO,
    \OutFifoControl_SO_reg[Empty_S] ,
    S,
    \Count_DP_reg[3] ,
    \Count_DP_reg[3]_0 ,
    \Count_DP_reg[3]_1 ,
    LogicClk_CI,
    AR,
    SyncSignalSyncFF_S_reg_rep__9,
    NOTMultiplexerConfigReg_DRun_S,
    O,
    SyncSignalSyncFF_S_reg_rep__2,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ,
    SyncSignalSyncFF_S_reg_rep__1,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_9 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_10 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_11 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_12 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_13 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_14 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_15 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_16 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_17 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_18 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_19 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_20 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_21 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_22 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_23 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_24 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_25 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_26 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_27 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_28 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_29 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_30 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_31 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_32 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_33 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_34 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_35 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_36 ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_37 ,
    SyncInClockSync_C,
    \FifoData_DO_reg[14] ,
    \DVSAERConfigReg_D_reg[Run_S] ,
    AERSMFifoAlmostFull_AI,
    AERSMFifoFull_AI,
    \DVSAERFifoControlOut_S[ReadSide][Empty_S] ,
    \State_DP_reg[1]_0 ,
    \State_DP_reg[0]_0 ,
    \OutFifoControl_SO_reg[AlmostEmpty_S] ,
    \OutFifoControl_SO_reg[Empty_S]_0 ,
    \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ,
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_38 );
  output SyncOutClock_CO;
  output [39:0]D;
  output [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] ;
  output [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] ;
  output [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] ;
  output [2:0]Q;
  output [15:0]AERSMOutFifoData_DO;
  output AERSMOutFifoWrite_SO;
  output \OutFifoControl_SO_reg[Empty_S] ;
  output [0:0]S;
  output [0:0]\Count_DP_reg[3] ;
  output [0:0]\Count_DP_reg[3]_0 ;
  output [0:0]\Count_DP_reg[3]_1 ;
  input LogicClk_CI;
  input [1:0]AR;
  input [1:0]SyncSignalSyncFF_S_reg_rep__9;
  input NOTMultiplexerConfigReg_DRun_S;
  input [3:0]O;
  input [0:0]SyncSignalSyncFF_S_reg_rep__2;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ;
  input [1:0]SyncSignalSyncFF_S_reg_rep__1;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_9 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_10 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_11 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_12 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_13 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_14 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_15 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_16 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_17 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_18 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_19 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_20 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_21 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_22 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_23 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_24 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_25 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_26 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_27 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_28 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_29 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_30 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_31 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_32 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_33 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_34 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_35 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_36 ;
  input [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_37 ;
  input SyncInClockSync_C;
  input [14:0]\FifoData_DO_reg[14] ;
  input \DVSAERConfigReg_D_reg[Run_S] ;
  input AERSMFifoAlmostFull_AI;
  input AERSMFifoFull_AI;
  input \DVSAERFifoControlOut_S[ReadSide][Empty_S] ;
  input \State_DP_reg[1]_0 ;
  input \State_DP_reg[0]_0 ;
  input \OutFifoControl_SO_reg[AlmostEmpty_S] ;
  input \OutFifoControl_SO_reg[Empty_S]_0 ;
  input \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ;
  input \DVSAERConfigReg_D_reg[Run_S]_rep__0_38 ;

  wire AERSMFifoAlmostFull_AI;
  wire AERSMFifoFull_AI;
  wire [15:0]AERSMOutFifoData_DO;
  wire \AERSMOutFifoData_DO[0]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[0]_INST_0_i_2_n_0 ;
  wire \AERSMOutFifoData_DO[10]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[11]_INST_0_i_2_n_0 ;
  wire \AERSMOutFifoData_DO[12]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[13]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[14]_INST_0_i_2_n_0 ;
  wire \AERSMOutFifoData_DO[14]_INST_0_i_3_n_0 ;
  wire \AERSMOutFifoData_DO[1]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[2]_INST_0_i_2_n_0 ;
  wire \AERSMOutFifoData_DO[3]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[4]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[5]_INST_0_i_2_n_0 ;
  wire \AERSMOutFifoData_DO[6]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[7]_INST_0_i_2_n_0 ;
  wire \AERSMOutFifoData_DO[8]_INST_0_i_2_n_0 ;
  wire \AERSMOutFifoData_DO[9]_INST_0_i_2_n_0 ;
  wire AERSMOutFifoWrite_SO;
  wire AERSMOutFifoWrite_SO_INST_0_i_2_n_0;
  wire AERSMOutFifoWrite_SO_INST_0_i_3_n_0;
  wire AERSMOutFifoWrite_SO_INST_0_i_4_n_0;
  wire AERSMOutFifoWrite_SO_INST_0_i_7_n_0;
  wire AERSMOutFifoWrite_SO_INST_0_i_8_n_0;
  wire AERSMOutFifoWrite_SO_INST_0_i_9_n_0;
  wire [1:0]AR;
  wire [0:0]\Count_DP_reg[3] ;
  wire [0:0]\Count_DP_reg[3]_0 ;
  wire [0:0]\Count_DP_reg[3]_1 ;
  wire [39:0]D;
  wire \DVSAERConfigReg_D_reg[Run_S] ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_10 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_11 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_12 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_13 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_14 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_15 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_16 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_17 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_18 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_19 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_20 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_21 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_22 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_23 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_24 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_25 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_26 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_27 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_28 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_29 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_30 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_31 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_32 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_33 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_34 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_35 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_36 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_37 ;
  wire \DVSAERConfigReg_D_reg[Run_S]_rep__0_38 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ;
  wire [3:0]\DVSAERConfigReg_D_reg[Run_S]_rep__0_9 ;
  wire \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ;
  wire \DVSAERFifoControlOut_S[ReadSide][Empty_S] ;
  wire [14:0]\FifoData_DO_reg[14] ;
  wire HighestTimestampSent_SP;
  wire HighestTimestampSent_SP_i_3_n_0;
  wire HighestTimestampSent_SP_i_6_n_0;
  wire LogicClk_CI;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] ;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] ;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] ;
  wire NOTMultiplexerConfigReg_DRun_S;
  wire [3:0]O;
  wire \OutFifoControl_SO_reg[AlmostEmpty_S] ;
  wire \OutFifoControl_SO_reg[Empty_S] ;
  wire \OutFifoControl_SO_reg[Empty_S]_0 ;
  wire Overflow_S;
  wire [14:0]PreviousData_DP;
  wire [2:0]Q;
  wire [0:0]S;
  wire [2:1]StateTimestampNext_DN;
  wire [2:1]StateTimestampNext_DP;
  wire [4:0]State_DN;
  wire [4:2]State_DP;
  wire \State_DP[1]_i_4_n_0 ;
  wire \State_DP[2]_i_3_n_0 ;
  wire \State_DP[4]_i_4_n_0 ;
  wire \State_DP[4]_i_5_n_0 ;
  wire \State_DP_reg[0]_0 ;
  wire \State_DP_reg[1]_0 ;
  wire SyncInClockSync_C;
  wire SyncOutClock_CO;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__1;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__2;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__9;
  wire TimestampOverflowBufferOverflow_S;
  wire TimestampOverflow_S;
  wire TimestampResetBuffer_S;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_i_3_n_0 ;
  wire timestampChangeDetector_n_3;
  wire timestampChangeDetector_n_4;
  wire tsGenerator_n_1;
  wire tsGenerator_n_10;
  wire tsGenerator_n_11;
  wire tsGenerator_n_12;
  wire tsGenerator_n_13;
  wire tsGenerator_n_14;
  wire tsGenerator_n_15;
  wire tsGenerator_n_16;
  wire tsGenerator_n_17;
  wire tsGenerator_n_18;
  wire tsGenerator_n_19;
  wire tsGenerator_n_2;
  wire tsGenerator_n_20;
  wire tsGenerator_n_21;
  wire tsGenerator_n_22;
  wire tsGenerator_n_23;
  wire tsGenerator_n_24;
  wire tsGenerator_n_25;
  wire tsGenerator_n_26;
  wire tsGenerator_n_3;
  wire tsGenerator_n_4;
  wire tsGenerator_n_5;
  wire tsGenerator_n_6;
  wire tsGenerator_n_7;
  wire tsGenerator_n_8;
  wire tsGenerator_n_9;
  wire tsOverflowBuffer_n_15;
  wire tsOverflowBuffer_n_16;
  wire tsOverflowBuffer_n_17;
  wire tsOverflowBuffer_n_21;
  wire tsResetBuffer_n_3;
  wire tsSynchronizer_n_2;
  wire tsSynchronizer_n_3;

  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hBBBFFFFF)) 
    \AERSMOutFifoData_DO[0]_INST_0_i_1 
       (.I0(State_DP[4]),
        .I1(Q[0]),
        .I2(State_DP[2]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\AERSMOutFifoData_DO[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFF54FFFF)) 
    \AERSMOutFifoData_DO[0]_INST_0_i_2 
       (.I0(Q[1]),
        .I1(State_DP[2]),
        .I2(Q[2]),
        .I3(State_DP[4]),
        .I4(Q[0]),
        .O(\AERSMOutFifoData_DO[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2AAAAAAA2)) 
    \AERSMOutFifoData_DO[10]_INST_0_i_1 
       (.I0(\FifoData_DO_reg[14] [10]),
        .I1(Q[0]),
        .I2(State_DP[4]),
        .I3(Q[2]),
        .I4(State_DP[2]),
        .I5(Q[1]),
        .O(\AERSMOutFifoData_DO[10]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2AAAAAAA2)) 
    \AERSMOutFifoData_DO[11]_INST_0_i_2 
       (.I0(\FifoData_DO_reg[14] [11]),
        .I1(Q[0]),
        .I2(State_DP[4]),
        .I3(Q[2]),
        .I4(State_DP[2]),
        .I5(Q[1]),
        .O(\AERSMOutFifoData_DO[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2AAAAAAA2)) 
    \AERSMOutFifoData_DO[12]_INST_0_i_1 
       (.I0(\FifoData_DO_reg[14] [12]),
        .I1(Q[0]),
        .I2(State_DP[4]),
        .I3(Q[2]),
        .I4(State_DP[2]),
        .I5(Q[1]),
        .O(\AERSMOutFifoData_DO[12]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2AAAAAAA2)) 
    \AERSMOutFifoData_DO[13]_INST_0_i_1 
       (.I0(\FifoData_DO_reg[14] [13]),
        .I1(Q[0]),
        .I2(State_DP[4]),
        .I3(Q[2]),
        .I4(State_DP[2]),
        .I5(Q[1]),
        .O(\AERSMOutFifoData_DO[13]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2AAAAAAA2)) 
    \AERSMOutFifoData_DO[14]_INST_0_i_2 
       (.I0(\FifoData_DO_reg[14] [14]),
        .I1(Q[0]),
        .I2(State_DP[4]),
        .I3(Q[2]),
        .I4(State_DP[2]),
        .I5(Q[1]),
        .O(\AERSMOutFifoData_DO[14]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00060000)) 
    \AERSMOutFifoData_DO[14]_INST_0_i_3 
       (.I0(State_DP[2]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(State_DP[4]),
        .I4(Q[0]),
        .O(\AERSMOutFifoData_DO[14]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2AAAAAAA2)) 
    \AERSMOutFifoData_DO[1]_INST_0_i_1 
       (.I0(\FifoData_DO_reg[14] [1]),
        .I1(Q[0]),
        .I2(State_DP[4]),
        .I3(Q[2]),
        .I4(State_DP[2]),
        .I5(Q[1]),
        .O(\AERSMOutFifoData_DO[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2AAAAAAA2)) 
    \AERSMOutFifoData_DO[2]_INST_0_i_2 
       (.I0(\FifoData_DO_reg[14] [2]),
        .I1(Q[0]),
        .I2(State_DP[4]),
        .I3(Q[2]),
        .I4(State_DP[2]),
        .I5(Q[1]),
        .O(\AERSMOutFifoData_DO[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2AAAAAAA2)) 
    \AERSMOutFifoData_DO[3]_INST_0_i_1 
       (.I0(\FifoData_DO_reg[14] [3]),
        .I1(Q[0]),
        .I2(State_DP[4]),
        .I3(Q[2]),
        .I4(State_DP[2]),
        .I5(Q[1]),
        .O(\AERSMOutFifoData_DO[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2AAAAAAA2)) 
    \AERSMOutFifoData_DO[4]_INST_0_i_1 
       (.I0(\FifoData_DO_reg[14] [4]),
        .I1(Q[0]),
        .I2(State_DP[4]),
        .I3(Q[2]),
        .I4(State_DP[2]),
        .I5(Q[1]),
        .O(\AERSMOutFifoData_DO[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2AAAAAAA2)) 
    \AERSMOutFifoData_DO[5]_INST_0_i_2 
       (.I0(\FifoData_DO_reg[14] [5]),
        .I1(Q[0]),
        .I2(State_DP[4]),
        .I3(Q[2]),
        .I4(State_DP[2]),
        .I5(Q[1]),
        .O(\AERSMOutFifoData_DO[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2AAAAAAA2)) 
    \AERSMOutFifoData_DO[6]_INST_0_i_1 
       (.I0(\FifoData_DO_reg[14] [6]),
        .I1(Q[0]),
        .I2(State_DP[4]),
        .I3(Q[2]),
        .I4(State_DP[2]),
        .I5(Q[1]),
        .O(\AERSMOutFifoData_DO[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2AAAAAAA2)) 
    \AERSMOutFifoData_DO[7]_INST_0_i_2 
       (.I0(\FifoData_DO_reg[14] [7]),
        .I1(Q[0]),
        .I2(State_DP[4]),
        .I3(Q[2]),
        .I4(State_DP[2]),
        .I5(Q[1]),
        .O(\AERSMOutFifoData_DO[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2AAAAAAA2)) 
    \AERSMOutFifoData_DO[8]_INST_0_i_2 
       (.I0(\FifoData_DO_reg[14] [8]),
        .I1(Q[0]),
        .I2(State_DP[4]),
        .I3(Q[2]),
        .I4(State_DP[2]),
        .I5(Q[1]),
        .O(\AERSMOutFifoData_DO[8]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2AAAAAAA2)) 
    \AERSMOutFifoData_DO[9]_INST_0_i_2 
       (.I0(\FifoData_DO_reg[14] [9]),
        .I1(Q[0]),
        .I2(State_DP[4]),
        .I3(Q[2]),
        .I4(State_DP[2]),
        .I5(Q[1]),
        .O(\AERSMOutFifoData_DO[9]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    AERSMOutFifoWrite_SO_INST_0_i_2
       (.I0(PreviousData_DP[13]),
        .I1(PreviousData_DP[14]),
        .I2(PreviousData_DP[12]),
        .I3(AERSMOutFifoWrite_SO_INST_0_i_7_n_0),
        .I4(AERSMOutFifoWrite_SO_INST_0_i_8_n_0),
        .I5(AERSMOutFifoWrite_SO_INST_0_i_9_n_0),
        .O(AERSMOutFifoWrite_SO_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    AERSMOutFifoWrite_SO_INST_0_i_3
       (.I0(Q[2]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .O(AERSMOutFifoWrite_SO_INST_0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    AERSMOutFifoWrite_SO_INST_0_i_4
       (.I0(Q[0]),
        .I1(State_DP[4]),
        .O(AERSMOutFifoWrite_SO_INST_0_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    AERSMOutFifoWrite_SO_INST_0_i_7
       (.I0(PreviousData_DP[11]),
        .I1(PreviousData_DP[10]),
        .I2(PreviousData_DP[9]),
        .I3(PreviousData_DP[8]),
        .O(AERSMOutFifoWrite_SO_INST_0_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    AERSMOutFifoWrite_SO_INST_0_i_8
       (.I0(PreviousData_DP[7]),
        .I1(PreviousData_DP[6]),
        .I2(PreviousData_DP[5]),
        .I3(PreviousData_DP[4]),
        .O(AERSMOutFifoWrite_SO_INST_0_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    AERSMOutFifoWrite_SO_INST_0_i_9
       (.I0(PreviousData_DP[3]),
        .I1(PreviousData_DP[2]),
        .I2(PreviousData_DP[1]),
        .I3(PreviousData_DP[0]),
        .O(AERSMOutFifoWrite_SO_INST_0_i_9_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    HighestTimestampSent_SP_i_3
       (.I0(PreviousData_DP[14]),
        .I1(PreviousData_DP[12]),
        .I2(PreviousData_DP[0]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[3]),
        .I5(PreviousData_DP[6]),
        .O(HighestTimestampSent_SP_i_3_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    HighestTimestampSent_SP_i_6
       (.I0(Q[2]),
        .I1(State_DP[4]),
        .I2(State_DP[2]),
        .I3(PreviousData_DP[2]),
        .I4(PreviousData_DP[10]),
        .I5(PreviousData_DP[9]),
        .O(HighestTimestampSent_SP_i_6_n_0));
  FDCE HighestTimestampSent_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[0]),
        .D(tsGenerator_n_26),
        .Q(HighestTimestampSent_SP));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \StateTimestampNext_DP[1]_i_1 
       (.I0(State_DP[2]),
        .I1(Q[0]),
        .I2(State_DP[4]),
        .I3(\State_DP_reg[1]_0 ),
        .O(StateTimestampNext_DN[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \StateTimestampNext_DP[2]_i_1 
       (.I0(\State_DP_reg[1]_0 ),
        .I1(State_DP[4]),
        .I2(Q[0]),
        .I3(State_DP[2]),
        .O(StateTimestampNext_DN[2]));
  FDPE \StateTimestampNext_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(StateTimestampNext_DN[1]),
        .PRE(SyncSignalSyncFF_S_reg_rep__9[0]),
        .Q(StateTimestampNext_DP[1]));
  FDCE \StateTimestampNext_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(StateTimestampNext_DN[2]),
        .Q(StateTimestampNext_DP[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \State_DP[1]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\State_DP[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \State_DP[2]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\State_DP[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \State_DP[4]_i_4 
       (.I0(State_DP[2]),
        .I1(Q[2]),
        .O(\State_DP[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \State_DP[4]_i_5 
       (.I0(State_DP[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(State_DP[4]),
        .O(\State_DP[4]_i_5_n_0 ));
  FDCE \State_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(tsOverflowBuffer_n_17),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[0]),
        .D(State_DN[0]),
        .Q(Q[0]));
  FDCE \State_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(tsOverflowBuffer_n_17),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[0]),
        .D(State_DN[1]),
        .Q(Q[1]));
  FDCE \State_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(tsOverflowBuffer_n_17),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[0]),
        .D(State_DN[2]),
        .Q(State_DP[2]));
  FDCE \State_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(tsOverflowBuffer_n_17),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[0]),
        .D(State_DN[3]),
        .Q(Q[2]));
  FDCE \State_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(tsOverflowBuffer_n_17),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[0]),
        .D(State_DN[4]),
        .Q(State_DP[4]));
  FDCE \TimestampBuffer_D_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[0]),
        .D(tsGenerator_n_15),
        .Q(PreviousData_DP[0]));
  FDCE \TimestampBuffer_D_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(tsGenerator_n_5),
        .Q(PreviousData_DP[10]));
  FDCE \TimestampBuffer_D_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(tsGenerator_n_4),
        .Q(PreviousData_DP[11]));
  FDCE \TimestampBuffer_D_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(tsGenerator_n_3),
        .Q(PreviousData_DP[12]));
  FDCE \TimestampBuffer_D_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(tsGenerator_n_2),
        .Q(PreviousData_DP[13]));
  FDCE \TimestampBuffer_D_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(tsGenerator_n_1),
        .Q(PreviousData_DP[14]));
  FDCE \TimestampBuffer_D_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[0]),
        .D(tsGenerator_n_14),
        .Q(PreviousData_DP[1]));
  FDCE \TimestampBuffer_D_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[0]),
        .D(tsGenerator_n_13),
        .Q(PreviousData_DP[2]));
  FDCE \TimestampBuffer_D_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[0]),
        .D(tsGenerator_n_12),
        .Q(PreviousData_DP[3]));
  FDCE \TimestampBuffer_D_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[0]),
        .D(tsGenerator_n_11),
        .Q(PreviousData_DP[4]));
  FDCE \TimestampBuffer_D_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(tsGenerator_n_10),
        .Q(PreviousData_DP[5]));
  FDCE \TimestampBuffer_D_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(tsGenerator_n_9),
        .Q(PreviousData_DP[6]));
  FDCE \TimestampBuffer_D_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(tsGenerator_n_8),
        .Q(PreviousData_DP[7]));
  FDCE \TimestampBuffer_D_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(tsGenerator_n_7),
        .Q(PreviousData_DP[8]));
  FDCE \TimestampBuffer_D_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9[1]),
        .D(tsGenerator_n_6),
        .Q(PreviousData_DP[9]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bl.fifo_18_inst_bl.fifo_18_bl_i_2 
       (.I0(Q[2]),
        .I1(State_DP[4]),
        .I2(Q[1]),
        .I3(\bl.fifo_18_inst_bl.fifo_18_bl_i_3_n_0 ),
        .O(\OutFifoControl_SO_reg[Empty_S] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hBFBFBFBC)) 
    \bl.fifo_18_inst_bl.fifo_18_bl_i_3 
       (.I0(State_DP[4]),
        .I1(State_DP[2]),
        .I2(Q[0]),
        .I3(\DVSAERConfigReg_D_reg[Run_S] ),
        .I4(\DVSAERFifoControlOut_S[ReadSide][Empty_S] ),
        .O(\bl.fifo_18_inst_bl.fifo_18_bl_i_3_n_0 ));
  brd_testAERDVSSM_0_0_Counter \statisticsSupport.StatisticsInput1DroppedCounter 
       (.D(D),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0 (\DVSAERConfigReg_D_reg[Run_S]_rep__0 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_38 ),
        .LogicClk_CI(LogicClk_CI),
        .NOTMultiplexerConfigReg_DRun_S(NOTMultiplexerConfigReg_DRun_S),
        .O(O),
        .S(S),
        .SyncSignalSyncFF_S_reg_rep__1(SyncSignalSyncFF_S_reg_rep__1[1]),
        .SyncSignalSyncFF_S_reg_rep__2(SyncSignalSyncFF_S_reg_rep__2),
        .SyncSignalSyncFF_S_reg_rep__9(SyncSignalSyncFF_S_reg_rep__9[1]));
  brd_testAERDVSSM_0_0_Counter_2 \statisticsSupport.StatisticsInput2DroppedCounter 
       (.\Count_DP_reg[3]_0 (\Count_DP_reg[3] ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_9 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_10 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_11 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_12 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_13 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_14 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_15 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_16 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_17 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_9 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_38 ),
        .LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] (\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] ),
        .NOTMultiplexerConfigReg_DRun_S(NOTMultiplexerConfigReg_DRun_S),
        .SyncSignalSyncFF_S_reg_rep__1(SyncSignalSyncFF_S_reg_rep__1));
  brd_testAERDVSSM_0_0_Counter_3 \statisticsSupport.StatisticsInput3DroppedCounter 
       (.\Count_DP_reg[3]_0 (\Count_DP_reg[3]_0 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_18 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_19 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_20 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_21 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_22 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_23 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_24 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_25 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_26 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_27 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_9 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_38 ),
        .LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] (\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] ),
        .NOTMultiplexerConfigReg_DRun_S(NOTMultiplexerConfigReg_DRun_S),
        .SyncSignalSyncFF_S_reg_rep__2(SyncSignalSyncFF_S_reg_rep__2));
  brd_testAERDVSSM_0_0_Counter_4 \statisticsSupport.StatisticsInput4DroppedCounter 
       (.\Count_DP_reg[3]_0 (\Count_DP_reg[3]_1 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_28 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_29 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_30 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_31 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_32 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_33 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_34 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_35 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_36 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_37 ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_9 (\DVSAERConfigReg_D_reg[Run_S]_rep__0_38 ),
        .LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] (\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] ),
        .NOTMultiplexerConfigReg_DRun_S(NOTMultiplexerConfigReg_DRun_S),
        .SyncSignalSyncFF_S_reg_rep__0(SyncSignalSyncFF_S_reg_rep__1[0]));
  brd_testAERDVSSM_0_0_ChangeDetector timestampChangeDetector
       (.AERSMOutFifoData_DO({AERSMOutFifoData_DO[15],AERSMOutFifoData_DO[0]}),
        .\AERSMOutFifoData_DO[14] (timestampChangeDetector_n_3),
        .AERSMOutFifoWrite_SO(AERSMOutFifoWrite_SO),
        .\Count_DP_reg[3] (tsOverflowBuffer_n_21),
        .\FifoData_DO_reg[0] (\FifoData_DO_reg[14] [0]),
        .HighestTimestampSent_SP(HighestTimestampSent_SP),
        .HighestTimestampSent_SP_reg(timestampChangeDetector_n_4),
        .HighestTimestampSent_SP_reg_0(tsOverflowBuffer_n_15),
        .LogicClk_CI(LogicClk_CI),
        .Q({State_DP[4],Q[2],State_DP[2],Q[1:0]}),
        .S({tsGenerator_n_21,tsGenerator_n_22,tsGenerator_n_23,tsGenerator_n_24}),
        .\State_DP_reg[0] (AERSMOutFifoWrite_SO_INST_0_i_4_n_0),
        .\State_DP_reg[1] (tsGenerator_n_16),
        .\State_DP_reg[1]_0 (\AERSMOutFifoData_DO[0]_INST_0_i_2_n_0 ),
        .\State_DP_reg[1]_1 (tsOverflowBuffer_n_16),
        .\State_DP_reg[2] (\AERSMOutFifoData_DO[14]_INST_0_i_3_n_0 ),
        .\State_DP_reg[3] (AERSMOutFifoWrite_SO_INST_0_i_3_n_0),
        .\State_DP_reg[3]_0 (HighestTimestampSent_SP_i_6_n_0),
        .\State_DP_reg[4] (\AERSMOutFifoData_DO[0]_INST_0_i_1_n_0 ),
        .SyncSignalSyncFF_S_reg_rep__10(SyncSignalSyncFF_S_reg_rep__9[0]),
        .\TimestampBuffer_D_reg[11] ({PreviousData_DP[11],PreviousData_DP[8:7],PreviousData_DP[5:4],PreviousData_DP[1:0]}),
        .\TimestampBuffer_D_reg[13] (tsGenerator_n_25),
        .\TimestampBuffer_D_reg[13]_0 (AERSMOutFifoWrite_SO_INST_0_i_2_n_0));
  brd_testAERDVSSM_0_0_ContinuousCounter tsGenerator
       (.\AERSMOutFifoData_DO[11] (tsGenerator_n_16),
        .\Count_DP_reg[1]_0 (tsGenerator_n_17),
        .\DVSAERConfigReg_D_reg[Run_S] (tsSynchronizer_n_2),
        .E(tsGenerator_n_19),
        .HighestTimestampSent_SP(HighestTimestampSent_SP),
        .HighestTimestampSent_SP_reg(tsGenerator_n_20),
        .HighestTimestampSent_SP_reg_0(tsGenerator_n_26),
        .HighestTimestampSent_SP_reg_1(tsOverflowBuffer_n_15),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(tsGenerator_n_25),
        .\Output_SO_reg[0] (tsGenerator_n_18),
        .Overflow_S(Overflow_S),
        .Q({tsGenerator_n_1,tsGenerator_n_2,tsGenerator_n_3,tsGenerator_n_4,tsGenerator_n_5,tsGenerator_n_6,tsGenerator_n_7,tsGenerator_n_8,tsGenerator_n_9,tsGenerator_n_10,tsGenerator_n_11,tsGenerator_n_12,tsGenerator_n_13,tsGenerator_n_14,tsGenerator_n_15}),
        .S({tsGenerator_n_21,tsGenerator_n_22,tsGenerator_n_23,tsGenerator_n_24}),
        .\State_DP_reg[4] ({State_DP[4],Q[2],State_DP[2],Q[1:0]}),
        .SyncSignalSyncFF_S_reg_rep__9(SyncSignalSyncFF_S_reg_rep__9[1]),
        .\TimestampBuffer_D_reg[13] (AERSMOutFifoWrite_SO_INST_0_i_2_n_0),
        .\TimestampBuffer_D_reg[14] (PreviousData_DP),
        .\TimestampBuffer_D_reg[14]_0 (HighestTimestampSent_SP_i_3_n_0),
        .\TimestampBuffer_D_reg[8] (timestampChangeDetector_n_4),
        .TimestampOverflow_S(TimestampOverflow_S));
  brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0 tsOverflowBuffer
       (.AERSMFifoAlmostFull_AI(AERSMFifoAlmostFull_AI),
        .AERSMFifoFull_AI(AERSMFifoFull_AI),
        .AERSMOutFifoData_DO(AERSMOutFifoData_DO[14:1]),
        .AERSMOutFifoData_DO_0_sp_1(tsOverflowBuffer_n_16),
        .D({State_DN[4:3],State_DN[1]}),
        .\DVSAERConfigReg_D_reg[Run_S] (\DVSAERConfigReg_D_reg[Run_S] ),
        .\DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] (\DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ),
        .\DVSAERFifoControlOut_S[ReadSide][Empty_S] (\DVSAERFifoControlOut_S[ReadSide][Empty_S] ),
        .E(tsOverflowBuffer_n_17),
        .\FifoData_DO_reg[10] (\AERSMOutFifoData_DO[10]_INST_0_i_1_n_0 ),
        .\FifoData_DO_reg[11] (\AERSMOutFifoData_DO[11]_INST_0_i_2_n_0 ),
        .\FifoData_DO_reg[12] (\AERSMOutFifoData_DO[12]_INST_0_i_1_n_0 ),
        .\FifoData_DO_reg[13] (\AERSMOutFifoData_DO[13]_INST_0_i_1_n_0 ),
        .\FifoData_DO_reg[14] (\AERSMOutFifoData_DO[14]_INST_0_i_2_n_0 ),
        .\FifoData_DO_reg[1] (\AERSMOutFifoData_DO[1]_INST_0_i_1_n_0 ),
        .\FifoData_DO_reg[2] (\AERSMOutFifoData_DO[2]_INST_0_i_2_n_0 ),
        .\FifoData_DO_reg[3] (\AERSMOutFifoData_DO[3]_INST_0_i_1_n_0 ),
        .\FifoData_DO_reg[4] (\AERSMOutFifoData_DO[4]_INST_0_i_1_n_0 ),
        .\FifoData_DO_reg[5] (\AERSMOutFifoData_DO[5]_INST_0_i_2_n_0 ),
        .\FifoData_DO_reg[6] (\AERSMOutFifoData_DO[6]_INST_0_i_1_n_0 ),
        .\FifoData_DO_reg[7] (\AERSMOutFifoData_DO[7]_INST_0_i_2_n_0 ),
        .\FifoData_DO_reg[8] (\AERSMOutFifoData_DO[8]_INST_0_i_2_n_0 ),
        .\FifoData_DO_reg[9] (\AERSMOutFifoData_DO[9]_INST_0_i_2_n_0 ),
        .HighestTimestampSent_SP(HighestTimestampSent_SP),
        .HighestTimestampSent_SP_reg(tsOverflowBuffer_n_15),
        .LogicClk_CI(LogicClk_CI),
        .\OutFifoControl_SO_reg[AlmostEmpty_S] (\OutFifoControl_SO_reg[AlmostEmpty_S] ),
        .Q(PreviousData_DP[14:1]),
        .\StateTimestampNext_DP_reg[1] (StateTimestampNext_DP[1]),
        .\State_DP_reg[0] (timestampChangeDetector_n_3),
        .\State_DP_reg[0]_0 (\State_DP_reg[0]_0 ),
        .\State_DP_reg[0]_1 (tsResetBuffer_n_3),
        .\State_DP_reg[0]_2 (tsGenerator_n_19),
        .\State_DP_reg[1] (tsGenerator_n_16),
        .\State_DP_reg[1]_0 (\State_DP[1]_i_4_n_0 ),
        .\State_DP_reg[2] (\AERSMOutFifoData_DO[14]_INST_0_i_3_n_0 ),
        .\State_DP_reg[2]_0 (\State_DP[4]_i_4_n_0 ),
        .\State_DP_reg[2]_1 (\State_DP[4]_i_5_n_0 ),
        .\State_DP_reg[3] (tsGenerator_n_20),
        .\State_DP_reg[4] (tsOverflowBuffer_n_21),
        .\State_DP_reg[4]_0 ({State_DP[4],Q[2],State_DP[2],Q[1:0]}),
        .SyncSignalSyncFF_S_reg_rep__9(SyncSignalSyncFF_S_reg_rep__9),
        .TimestampOverflowBufferOverflow_S(TimestampOverflowBufferOverflow_S),
        .TimestampOverflow_S(TimestampOverflow_S),
        .TimestampResetBuffer_S(TimestampResetBuffer_S));
  brd_testAERDVSSM_0_0_BufferClear tsResetBuffer
       (.AERSMFifoAlmostFull_AI(AERSMFifoAlmostFull_AI),
        .AERSMFifoFull_AI(AERSMFifoFull_AI),
        .\Count_DP_reg[3] (tsOverflowBuffer_n_21),
        .D({State_DN[2],State_DN[0]}),
        .LogicClk_CI(LogicClk_CI),
        .\OutFifoControl_SO_reg[Empty_S] (\OutFifoControl_SO_reg[Empty_S]_0 ),
        .\Output_SO_reg[0] (tsSynchronizer_n_3),
        .Q({State_DP[4],Q[2],State_DP[2],Q[1:0]}),
        .\StateTimestampNext_DP_reg[2] (StateTimestampNext_DP[2]),
        .\State_DP_reg[1] (\State_DP_reg[1]_0 ),
        .\State_DP_reg[1]_0 (\State_DP[2]_i_3_n_0 ),
        .\State_DP_reg[2] (tsResetBuffer_n_3),
        .SyncSignalSyncFF_S_reg_rep__9(SyncSignalSyncFF_S_reg_rep__9[1]),
        .TimestampResetBuffer_S(TimestampResetBuffer_S));
  brd_testAERDVSSM_0_0_PulseDetector tsResetExternalDetector
       (.AR(AR[0]),
        .LogicClk_CI(LogicClk_CI));
  brd_testAERDVSSM_0_0_TimestampSynchronizer tsSynchronizer
       (.AR(AR[0]),
        .\Count_DP_reg[14] (tsSynchronizer_n_2),
        .\DVSAERConfigReg_D_reg[Run_S] (\DVSAERConfigReg_D_reg[Run_S] ),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(tsSynchronizer_n_3),
        .Overflow_S(Overflow_S),
        .\State_DP_reg[1] (tsGenerator_n_18),
        .\State_DP_reg[4] (tsGenerator_n_17),
        .SyncInClockSync_C(SyncInClockSync_C),
        .SyncOutClock_CO(SyncOutClock_CO),
        .SyncSignalSyncFF_S_reg_rep__10(SyncSignalSyncFF_S_reg_rep__9[0]),
        .TimestampOverflowBufferOverflow_S(TimestampOverflowBufferOverflow_S),
        .TimestampResetBuffer_S(TimestampResetBuffer_S));
endmodule

(* ORIG_REF_NAME = "PulseDetector" *) 
module brd_testAERDVSSM_0_0_PulseDetector
   (LogicClk_CI,
    AR);
  input LogicClk_CI;
  input [0:0]AR;

  wire [0:0]AR;
  wire \FSM_sequential_State_DP[0]_i_1_n_0 ;
  wire LogicClk_CI;
  (* RTL_KEEP = "yes" *) wire [1:0]State_DP;
  wire \__1/i__n_0 ;

  LUT3 #(
    .INIT(8'h90)) 
    \FSM_sequential_State_DP[0]_i_1 
       (.I0(State_DP[0]),
        .I1(State_DP[1]),
        .I2(State_DP[0]),
        .O(\FSM_sequential_State_DP[0]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "stpulsedetected:01,stwaitforpulse:00,stpulseoverflowwait:10" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_State_DP[0]_i_1_n_0 ),
        .Q(State_DP[0]));
  (* FSM_ENCODED_STATES = "stpulsedetected:01,stwaitforpulse:00,stpulseoverflowwait:10" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\__1/i__n_0 ),
        .Q(State_DP[1]));
  LUT3 #(
    .INIT(8'h90)) 
    \__1/i_ 
       (.I0(State_DP[0]),
        .I1(State_DP[1]),
        .I2(State_DP[1]),
        .O(\__1/i__n_0 ));
endmodule

(* ORIG_REF_NAME = "ResetSynchronizer" *) 
module brd_testAERDVSSM_0_0_ResetSynchronizer
   (AR,
    \Count_DP_reg[39] ,
    \Count_DP_reg[0] ,
    \ShiftReg_DP_reg[0] ,
    ReadOperationReg_SP_reg,
    \SyncSignalSyncFF_S_reg[0] ,
    LogicClk_CI,
    Reset_RI);
  output [2:0]AR;
  output [1:0]\Count_DP_reg[39] ;
  output [2:0]\Count_DP_reg[0] ;
  output [1:0]\ShiftReg_DP_reg[0] ;
  output [1:0]ReadOperationReg_SP_reg;
  output [0:0]\SyncSignalSyncFF_S_reg[0] ;
  input LogicClk_CI;
  input Reset_RI;

  wire [2:0]AR;
  wire [2:0]\Count_DP_reg[0] ;
  wire [1:0]\Count_DP_reg[39] ;
  wire LogicClk_CI;
  wire [1:0]ReadOperationReg_SP_reg;
  wire Reset_RI;
  wire [1:0]\ShiftReg_DP_reg[0] ;
  wire SyncSignalDemetFF_S;
  wire [0:0]\SyncSignalSyncFF_S_reg[0] ;

  FDPE SyncSignalDemetFF_S_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Reset_RI),
        .Q(SyncSignalDemetFF_S));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(AR[0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(AR[1]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__0
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\Count_DP_reg[39] [0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__1
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\Count_DP_reg[39] [1]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__10
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\SyncSignalSyncFF_S_reg[0] ));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__2
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\Count_DP_reg[0] [2]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__3
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\Count_DP_reg[0] [0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__4
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\ShiftReg_DP_reg[0] [1]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__5
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\ShiftReg_DP_reg[0] [0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__6
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(ReadOperationReg_SP_reg[0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__7
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(ReadOperationReg_SP_reg[1]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__8
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(AR[2]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__9
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\Count_DP_reg[0] [1]));
endmodule

(* ORIG_REF_NAME = "SPIConfig" *) 
module brd_testAERDVSSM_0_0_SPIConfig
   (SPIMISO_DZO,
    SPIClockEdgeDetectorReg_S,
    SPIMISOReg_DZ0,
    Q,
    \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][0] ,
    \DVSAERConfigReg_DP_reg[Run_S] ,
    \DVSAERConfigReg_DP_reg[Run_S]_0 ,
    \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][0] ,
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0] ,
    \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][0] ,
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0] ,
    \DVSAERConfigReg_DP_reg[AckExtensionRow_D][0] ,
    D,
    \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7] ,
    \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7] ,
    \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7] ,
    \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7] ,
    \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8] ,
    \DVSAERConfigReg_DP_reg[AckDelayColumn_D][3] ,
    E,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7] ,
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7] ,
    \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7] ,
    \DVSAEROutput_DP_reg[31] ,
    \MultiplexerConfigReg_DP_reg[Run_S] ,
    \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 ,
    \MultiplexerConfigReg_DP_reg[TimestampRun_S] ,
    \MultiplexerConfigReg_DP_reg[TimestampReset_S] ,
    \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S] ,
    \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S] ,
    \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S] ,
    \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S] ,
    \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S] ,
    \DVSAERConfigReg_DP_reg[Run_S]_1 ,
    \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S] ,
    \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S] ,
    \DVSAERConfigReg_DP_reg[ExternalAERControl_S] ,
    LogicClk_CI,
    SPIClockSync_C,
    SyncSignalSyncFF_S_reg_rep__7,
    SPISlaveSelectSync_SB,
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] ,
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] ,
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] ,
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] ,
    \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] ,
    \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] ,
    \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] ,
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1] ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1] ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0 ,
    \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_1 ,
    \SyncSignalSyncFF_S_reg[0] ,
    \MultiplexerOutput_DP_reg[31] ,
    \DVSAEROutput_DP_reg[31]_0 ,
    \ParamAddressReg_DP_reg[4]_0 ,
    \ParamAddressReg_DP_reg[4]_1 ,
    \ParamAddressReg_DP_reg[4]_2 ,
    \ParamAddressReg_DP_reg[3]_0 ,
    \ParamAddressReg_DP_reg[2]_0 ,
    \ParamAddressReg_DP_reg[2]_1 ,
    \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6] ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4] ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5] ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0 ,
    \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0 ,
    \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ,
    \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ,
    \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0] ,
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]_0 ,
    \DVSAERConfigReg_DP_reg[Run_S]_2 ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3] ,
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][1] ,
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][1] ,
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][1] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5] ,
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][5] ,
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][5] ,
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][5] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]_0 ,
    \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0 ,
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0 ,
    \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0 ,
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0 ,
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0 ,
    \MultiplexerConfigReg_DP_reg[Run_S]_0 ,
    \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 ,
    \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0 ,
    \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_1 ,
    \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0 ,
    \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ,
    \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ,
    \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_1 ,
    \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0 ,
    \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0 ,
    \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_1 ,
    AR,
    SyncSignalSyncFF_S_reg_rep__8,
    SyncSignalSyncFF_S_reg_rep__5);
  output SPIMISO_DZO;
  output SPIClockEdgeDetectorReg_S;
  output SPIMISOReg_DZ0;
  output [4:0]Q;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][0] ;
  output \DVSAERConfigReg_DP_reg[Run_S] ;
  output \DVSAERConfigReg_DP_reg[Run_S]_0 ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][0] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][0] ;
  output [0:0]\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0] ;
  output [0:0]\DVSAERConfigReg_DP_reg[AckExtensionRow_D][0] ;
  output [31:0]D;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[AckDelayColumn_D][3] ;
  output [0:0]E;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7] ;
  output [31:0]\DVSAEROutput_DP_reg[31] ;
  output \MultiplexerConfigReg_DP_reg[Run_S] ;
  output [8:0]\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 ;
  output \MultiplexerConfigReg_DP_reg[TimestampRun_S] ;
  output \MultiplexerConfigReg_DP_reg[TimestampReset_S] ;
  output \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S] ;
  output \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S] ;
  output \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S] ;
  output \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S] ;
  output \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S] ;
  output \DVSAERConfigReg_DP_reg[Run_S]_1 ;
  output \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S] ;
  output \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S] ;
  output \DVSAERConfigReg_DP_reg[ExternalAERControl_S] ;
  input LogicClk_CI;
  input SPIClockSync_C;
  input [1:0]SyncSignalSyncFF_S_reg_rep__7;
  input SPISlaveSelectSync_SB;
  input [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] ;
  input [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] ;
  input [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] ;
  input [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] ;
  input [39:0]\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] ;
  input [39:0]\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] ;
  input [39:0]\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] ;
  input \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1] ;
  input [0:0]\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0 ;
  input [0:0]\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_1 ;
  input [0:0]\SyncSignalSyncFF_S_reg[0] ;
  input [31:0]\MultiplexerOutput_DP_reg[31] ;
  input [31:0]\DVSAEROutput_DP_reg[31]_0 ;
  input \ParamAddressReg_DP_reg[4]_0 ;
  input \ParamAddressReg_DP_reg[4]_1 ;
  input \ParamAddressReg_DP_reg[4]_2 ;
  input \ParamAddressReg_DP_reg[3]_0 ;
  input \ParamAddressReg_DP_reg[2]_0 ;
  input \ParamAddressReg_DP_reg[2]_1 ;
  input [39:0]\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7] ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] ;
  input [0:0]\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0 ;
  input [0:0]\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0 ;
  input \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ;
  input \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ;
  input \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 ;
  input \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0] ;
  input \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]_0 ;
  input \DVSAERConfigReg_DP_reg[Run_S]_2 ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][1] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][1] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][1] ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1] ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2] ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4] ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][5] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][5] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][5] ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6] ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]_0 ;
  input [0:0]\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0 ;
  input [0:0]\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0 ;
  input [0:0]\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0 ;
  input [0:0]\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0 ;
  input [0:0]\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8] ;
  input [0:0]\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0 ;
  input \MultiplexerConfigReg_DP_reg[Run_S]_0 ;
  input \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 ;
  input \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0 ;
  input \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_1 ;
  input \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0 ;
  input \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ;
  input \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ;
  input \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_1 ;
  input \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0 ;
  input \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0 ;
  input \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_1 ;
  input [1:0]AR;
  input [2:0]SyncSignalSyncFF_S_reg_rep__8;
  input [0:0]SyncSignalSyncFF_S_reg_rep__5;

  wire [1:0]AR;
  wire ConfigLatchInput_S;
  wire [6:0]ConfigModuleAddress_D;
  wire [7:5]ConfigParamAddress_D;
  wire [31:0]D;
  wire [39:0]\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] ;
  wire [39:0]\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] ;
  wire [39:0]\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] ;
  wire [39:0]\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] ;
  wire \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_3_n_0 ;
  wire \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_3_n_0 ;
  wire \DVSAERConfigReg_DP[FilterRowOnlyEvents_S]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[Run_S]_i_2_n_0 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[AckDelayColumn_D][3] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0] ;
  wire \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]_0 ;
  wire \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[AckExtensionRow_D][0] ;
  wire \DVSAERConfigReg_DP_reg[ExternalAERControl_S] ;
  wire \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 ;
  wire \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_1 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8] ;
  wire [8:0]\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_1 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][0] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][5] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][5] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][0] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][5] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0 ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]_0 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7] ;
  wire \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S] ;
  wire \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0 ;
  wire \DVSAERConfigReg_DP_reg[Run_S] ;
  wire \DVSAERConfigReg_DP_reg[Run_S]_0 ;
  wire \DVSAERConfigReg_DP_reg[Run_S]_1 ;
  wire \DVSAERConfigReg_DP_reg[Run_S]_2 ;
  wire \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S] ;
  wire \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0 ;
  wire \DVSAEROutput_DP[0]_i_10_n_0 ;
  wire \DVSAEROutput_DP[0]_i_2_n_0 ;
  wire \DVSAEROutput_DP[0]_i_3_n_0 ;
  wire \DVSAEROutput_DP[0]_i_4_n_0 ;
  wire \DVSAEROutput_DP[0]_i_7_n_0 ;
  wire \DVSAEROutput_DP[0]_i_8_n_0 ;
  wire \DVSAEROutput_DP[0]_i_9_n_0 ;
  wire \DVSAEROutput_DP[10]_i_2_n_0 ;
  wire \DVSAEROutput_DP[11]_i_2_n_0 ;
  wire \DVSAEROutput_DP[12]_i_2_n_0 ;
  wire \DVSAEROutput_DP[13]_i_2_n_0 ;
  wire \DVSAEROutput_DP[14]_i_2_n_0 ;
  wire \DVSAEROutput_DP[15]_i_2_n_0 ;
  wire \DVSAEROutput_DP[16]_i_2_n_0 ;
  wire \DVSAEROutput_DP[17]_i_2_n_0 ;
  wire \DVSAEROutput_DP[18]_i_2_n_0 ;
  wire \DVSAEROutput_DP[19]_i_2_n_0 ;
  wire \DVSAEROutput_DP[1]_i_11_n_0 ;
  wire \DVSAEROutput_DP[1]_i_12_n_0 ;
  wire \DVSAEROutput_DP[1]_i_14_n_0 ;
  wire \DVSAEROutput_DP[1]_i_2_n_0 ;
  wire \DVSAEROutput_DP[1]_i_3_n_0 ;
  wire \DVSAEROutput_DP[1]_i_4_n_0 ;
  wire \DVSAEROutput_DP[1]_i_5_n_0 ;
  wire \DVSAEROutput_DP[20]_i_2_n_0 ;
  wire \DVSAEROutput_DP[21]_i_2_n_0 ;
  wire \DVSAEROutput_DP[22]_i_2_n_0 ;
  wire \DVSAEROutput_DP[23]_i_2_n_0 ;
  wire \DVSAEROutput_DP[24]_i_2_n_0 ;
  wire \DVSAEROutput_DP[25]_i_2_n_0 ;
  wire \DVSAEROutput_DP[26]_i_2_n_0 ;
  wire \DVSAEROutput_DP[27]_i_2_n_0 ;
  wire \DVSAEROutput_DP[28]_i_2_n_0 ;
  wire \DVSAEROutput_DP[29]_i_2_n_0 ;
  wire \DVSAEROutput_DP[2]_i_2_n_0 ;
  wire \DVSAEROutput_DP[2]_i_3_n_0 ;
  wire \DVSAEROutput_DP[2]_i_5_n_0 ;
  wire \DVSAEROutput_DP[2]_i_7_n_0 ;
  wire \DVSAEROutput_DP[30]_i_2_n_0 ;
  wire \DVSAEROutput_DP[31]_i_2_n_0 ;
  wire \DVSAEROutput_DP[31]_i_3_n_0 ;
  wire \DVSAEROutput_DP[31]_i_4_n_0 ;
  wire \DVSAEROutput_DP[3]_i_2_n_0 ;
  wire \DVSAEROutput_DP[3]_i_3_n_0 ;
  wire \DVSAEROutput_DP[3]_i_6_n_0 ;
  wire \DVSAEROutput_DP[3]_i_7_n_0 ;
  wire \DVSAEROutput_DP[4]_i_11_n_0 ;
  wire \DVSAEROutput_DP[4]_i_13_n_0 ;
  wire \DVSAEROutput_DP[4]_i_3_n_0 ;
  wire \DVSAEROutput_DP[4]_i_5_n_0 ;
  wire \DVSAEROutput_DP[4]_i_6_n_0 ;
  wire \DVSAEROutput_DP[5]_i_11_n_0 ;
  wire \DVSAEROutput_DP[5]_i_13_n_0 ;
  wire \DVSAEROutput_DP[5]_i_3_n_0 ;
  wire \DVSAEROutput_DP[5]_i_4_n_0 ;
  wire \DVSAEROutput_DP[5]_i_5_n_0 ;
  wire \DVSAEROutput_DP[5]_i_6_n_0 ;
  wire \DVSAEROutput_DP[6]_i_2_n_0 ;
  wire \DVSAEROutput_DP[6]_i_3_n_0 ;
  wire \DVSAEROutput_DP[6]_i_4_n_0 ;
  wire \DVSAEROutput_DP[6]_i_6_n_0 ;
  wire \DVSAEROutput_DP[6]_i_8_n_0 ;
  wire \DVSAEROutput_DP[7]_i_11_n_0 ;
  wire \DVSAEROutput_DP[7]_i_13_n_0 ;
  wire \DVSAEROutput_DP[7]_i_3_n_0 ;
  wire \DVSAEROutput_DP[7]_i_5_n_0 ;
  wire \DVSAEROutput_DP[7]_i_6_n_0 ;
  wire \DVSAEROutput_DP[8]_i_10_n_0 ;
  wire \DVSAEROutput_DP[8]_i_11_n_0 ;
  wire \DVSAEROutput_DP[8]_i_3_n_0 ;
  wire \DVSAEROutput_DP[8]_i_4_n_0 ;
  wire \DVSAEROutput_DP[8]_i_5_n_0 ;
  wire \DVSAEROutput_DP[8]_i_6_n_0 ;
  wire \DVSAEROutput_DP[8]_i_7_n_0 ;
  wire \DVSAEROutput_DP[8]_i_8_n_0 ;
  wire \DVSAEROutput_DP[8]_i_9_n_0 ;
  wire \DVSAEROutput_DP[9]_i_2_n_0 ;
  wire [31:0]\DVSAEROutput_DP_reg[31] ;
  wire [31:0]\DVSAEROutput_DP_reg[31]_0 ;
  wire \DVSAEROutput_DP_reg[4]_i_2_n_0 ;
  wire \DVSAEROutput_DP_reg[5]_i_2_n_0 ;
  wire \DVSAEROutput_DP_reg[7]_i_2_n_0 ;
  wire \DVSAEROutput_DP_reg[8]_i_2_n_0 ;
  wire [0:0]E;
  wire LatchInputReg_SN;
  wire LogicClk_CI;
  wire [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] ;
  wire [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] ;
  wire [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] ;
  wire [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] ;
  wire \MultiplexerConfigReg_DP[DropInput1OnTransferStall_S]_i_2_n_0 ;
  wire \MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_2_n_0 ;
  wire \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ;
  wire \MultiplexerConfigReg_DP[Run_S]_i_2_n_0 ;
  wire \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ;
  wire \MultiplexerConfigReg_DP[TimestampRun_S]_i_3_n_0 ;
  wire \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S] ;
  wire \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S] ;
  wire \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S] ;
  wire \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S] ;
  wire \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_1 ;
  wire \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S] ;
  wire \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_1 ;
  wire \MultiplexerConfigReg_DP_reg[Run_S] ;
  wire \MultiplexerConfigReg_DP_reg[Run_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[TimestampReset_S] ;
  wire \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[TimestampRun_S] ;
  wire \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 ;
  wire \MultiplexerOutput_DP[0]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[0]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[0]_i_4_n_0 ;
  wire \MultiplexerOutput_DP[0]_i_7_n_0 ;
  wire \MultiplexerOutput_DP[10]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[10]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[11]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[11]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[12]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[12]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[13]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[14]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[14]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[15]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[15]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[15]_i_4_n_0 ;
  wire \MultiplexerOutput_DP[15]_i_5_n_0 ;
  wire \MultiplexerOutput_DP[16]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[17]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[17]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[18]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[18]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[19]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[1]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[1]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[20]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[20]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[21]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[21]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[22]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[23]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[23]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[24]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[24]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[25]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[25]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[25]_i_4_n_0 ;
  wire \MultiplexerOutput_DP[25]_i_5_n_0 ;
  wire \MultiplexerOutput_DP[26]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[26]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[27]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[27]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[28]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[28]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[29]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[29]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[2]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[2]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[30]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[30]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[30]_i_4_n_0 ;
  wire \MultiplexerOutput_DP[31]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[31]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[31]_i_4_n_0 ;
  wire \MultiplexerOutput_DP[3]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[3]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[4]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[4]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[5]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[5]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[6]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[6]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[7]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[7]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[7]_i_4_n_0 ;
  wire \MultiplexerOutput_DP[8]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[8]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[9]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[9]_i_3_n_0 ;
  wire [31:0]\MultiplexerOutput_DP_reg[31] ;
  wire ParamAddressReg_DN;
  wire \ParamAddressReg_DP_reg[2]_0 ;
  wire \ParamAddressReg_DP_reg[2]_1 ;
  wire \ParamAddressReg_DP_reg[3]_0 ;
  wire \ParamAddressReg_DP_reg[4]_0 ;
  wire \ParamAddressReg_DP_reg[4]_1 ;
  wire \ParamAddressReg_DP_reg[4]_2 ;
  wire [31:0]ParamOutput_DP;
  wire \ParamOutput_DP[0]_i_1_n_0 ;
  wire \ParamOutput_DP[10]_i_1_n_0 ;
  wire \ParamOutput_DP[11]_i_1_n_0 ;
  wire \ParamOutput_DP[12]_i_1_n_0 ;
  wire \ParamOutput_DP[13]_i_1_n_0 ;
  wire \ParamOutput_DP[14]_i_1_n_0 ;
  wire \ParamOutput_DP[15]_i_1_n_0 ;
  wire \ParamOutput_DP[16]_i_1_n_0 ;
  wire \ParamOutput_DP[17]_i_1_n_0 ;
  wire \ParamOutput_DP[18]_i_1_n_0 ;
  wire \ParamOutput_DP[19]_i_1_n_0 ;
  wire \ParamOutput_DP[1]_i_1_n_0 ;
  wire \ParamOutput_DP[20]_i_1_n_0 ;
  wire \ParamOutput_DP[21]_i_1_n_0 ;
  wire \ParamOutput_DP[22]_i_1_n_0 ;
  wire \ParamOutput_DP[23]_i_1_n_0 ;
  wire \ParamOutput_DP[24]_i_1_n_0 ;
  wire \ParamOutput_DP[25]_i_1_n_0 ;
  wire \ParamOutput_DP[26]_i_1_n_0 ;
  wire \ParamOutput_DP[27]_i_1_n_0 ;
  wire \ParamOutput_DP[28]_i_1_n_0 ;
  wire \ParamOutput_DP[29]_i_1_n_0 ;
  wire \ParamOutput_DP[2]_i_1_n_0 ;
  wire \ParamOutput_DP[30]_i_1_n_0 ;
  wire \ParamOutput_DP[31]_i_1_n_0 ;
  wire \ParamOutput_DP[31]_i_2_n_0 ;
  wire \ParamOutput_DP[3]_i_1_n_0 ;
  wire \ParamOutput_DP[4]_i_1_n_0 ;
  wire \ParamOutput_DP[5]_i_1_n_0 ;
  wire \ParamOutput_DP[6]_i_1_n_0 ;
  wire \ParamOutput_DP[7]_i_1_n_0 ;
  wire \ParamOutput_DP[8]_i_1_n_0 ;
  wire \ParamOutput_DP[9]_i_1_n_0 ;
  wire [4:0]Q;
  wire ReadOperationReg_SN;
  wire ReadOperationReg_SP;
  wire SPIClockEdgeDetectorReg_S;
  wire SPIClockSync_C;
  wire SPIMISOReg_DZ;
  wire SPIMISOReg_DZ0;
  wire SPIMISO_DZO;
  wire SPISlaveSelectEdgeDetectorReg_S;
  wire SPISlaveSelectSync_SB;
  wire [0:0]ShiftReg_DN;
  wire [1:1]State_DP;
  wire [0:0]\SyncSignalSyncFF_S_reg[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__5;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__7;
  wire [2:0]SyncSignalSyncFF_S_reg_rep__8;
  wire [1:1]data2;
  wire [6:0]data3;
  wire spiBitCounter_n_1;
  wire spiBitCounter_n_4;
  wire spiBitCounter_n_5;
  wire spiBitCounter_n_6;
  wire spiBitCounter_n_7;
  wire spiOutputShiftRegister_n_1;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_1 
       (.I0(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[AckDelayColumn_D][3] ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_1 
       (.I0(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigReg_DP_reg[Run_S] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2 
       (.I0(Q[4]),
        .I1(\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0 ),
        .I2(ConfigParamAddress_D[5]),
        .I3(ConfigParamAddress_D[7]),
        .I4(ConfigParamAddress_D[6]),
        .O(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \DVSAERConfigReg_DP[AckExtensionColumn_D][3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I4(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I4(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[AckExtensionRow_D][0] ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    \DVSAERConfigReg_DP[ExternalAERControl_S]_i_1 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [0]),
        .I1(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_2_n_0 ),
        .I5(\DVSAERConfigReg_DP_reg[ExternalAERControl_S]_1 ),
        .O(\DVSAERConfigReg_DP_reg[ExternalAERControl_S] ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2 
       (.I0(ConfigParamAddress_D[6]),
        .I1(ConfigParamAddress_D[7]),
        .I2(ConfigParamAddress_D[5]),
        .I3(\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2 
       (.I0(ConfigModuleAddress_D[4]),
        .I1(ConfigLatchInput_S),
        .I2(\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_3_n_0 ),
        .I3(ConfigModuleAddress_D[0]),
        .O(\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_3 
       (.I0(ConfigModuleAddress_D[5]),
        .I1(ConfigModuleAddress_D[6]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(ConfigModuleAddress_D[3]),
        .O(\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \DVSAERConfigReg_DP[FilterPixel1Row_D][7]_i_1 
       (.I0(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0 ),
        .I1(ConfigParamAddress_D[5]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(ConfigParamAddress_D[6]),
        .I4(ConfigParamAddress_D[7]),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8] ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2 
       (.I0(\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I4(Q[2]),
        .O(\DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0 ),
        .I4(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I5(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7] ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2 
       (.I0(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I1(Q[2]),
        .O(\DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8] ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_2 
       (.I0(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \DVSAERConfigReg_DP[FilterPixel3Row_D][7]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(Q[2]),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8] ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \DVSAERConfigReg_DP[FilterPixel4Row_D][7]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I4(Q[4]),
        .I5(\DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7] ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \DVSAERConfigReg_DP[FilterPixel5Column_D][8]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I4(Q[4]),
        .I5(\DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0] ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \DVSAERConfigReg_DP[FilterPixel5Row_D][7]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I4(Q[4]),
        .I5(\DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \DVSAERConfigReg_DP[FilterPixel6Row_D][7]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7] ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \DVSAERConfigReg_DP[FilterPixel7Column_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DVSAERConfigReg_DP[FilterPixel7Row_D][7]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7] ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \DVSAERConfigReg_DP[FilterROIEndColumn_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(Q[2]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I5(\DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_3_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8] ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \DVSAERConfigReg_DP[FilterROIEndRow_D][7]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(ConfigParamAddress_D[5]),
        .I3(\DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_3_n_0 ),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7] ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0 ),
        .I1(ConfigParamAddress_D[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I5(\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2 
       (.I0(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I1(ConfigParamAddress_D[6]),
        .I2(ConfigParamAddress_D[7]),
        .I3(Q[4]),
        .O(\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_3_n_0 ),
        .I3(Q[4]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I5(Q[2]),
        .O(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7] ));
  LUT3 #(
    .INIT(8'h04)) 
    \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_2 
       (.I0(Q[3]),
        .I1(ConfigParamAddress_D[5]),
        .I2(\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_3 
       (.I0(ConfigParamAddress_D[6]),
        .I1(ConfigParamAddress_D[7]),
        .O(\DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \DVSAERConfigReg_DP[FilterRowOnlyEvents_S]_i_1 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [0]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigReg_DP[FilterRowOnlyEvents_S]_i_2_n_0 ),
        .I4(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .I5(\DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S] ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DVSAERConfigReg_DP[FilterRowOnlyEvents_S]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\DVSAERConfigReg_DP[FilterRowOnlyEvents_S]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \DVSAERConfigReg_DP[Run_S]_i_1 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [0]),
        .I1(\DVSAERConfigReg_DP[Run_S]_i_2_n_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I4(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .I5(\DVSAERConfigReg_DP_reg[Run_S]_2 ),
        .O(\DVSAERConfigReg_DP_reg[Run_S]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \DVSAERConfigReg_DP[Run_S]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\DVSAERConfigReg_DP[Run_S]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_1 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [0]),
        .I1(\MultiplexerOutput_DP[25]_i_4_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .I5(\DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0 ),
        .O(\DVSAERConfigReg_DP_reg[WaitOnTransferStall_S] ));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0D0D0FF)) 
    \DVSAEROutput_DP[0]_i_1 
       (.I0(\DVSAEROutput_DP[0]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[0]_i_3_n_0 ),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\DVSAEROutput_DP[0]_i_4_n_0 ),
        .I4(\ParamAddressReg_DP_reg[4]_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAABAAAAAAABAAABA)) 
    \DVSAEROutput_DP[0]_i_10 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[3]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_2 ),
        .I5(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .O(\DVSAEROutput_DP[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEFFFFEFFFFF)) 
    \DVSAEROutput_DP[0]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[2]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I5(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] ),
        .O(\DVSAEROutput_DP[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8888888B88888)) 
    \DVSAEROutput_DP[0]_i_3 
       (.I0(\DVSAEROutput_DP[0]_i_7_n_0 ),
        .I1(Q[4]),
        .I2(\DVSAEROutput_DP[0]_i_8_n_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\DVSAEROutput_DP[0]_i_9_n_0 ),
        .O(\DVSAEROutput_DP[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0500115505551155)) 
    \DVSAEROutput_DP[0]_i_4 
       (.I0(\DVSAEROutput_DP[0]_i_10_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0] ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]_0 ),
        .O(\DVSAEROutput_DP[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \DVSAEROutput_DP[0]_i_7 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[2]),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [0]),
        .O(\DVSAEROutput_DP[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \DVSAEROutput_DP[0]_i_8 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [32]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [0]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [32]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .O(\DVSAEROutput_DP[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[0]_i_9 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [32]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [0]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [32]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [0]),
        .O(\DVSAEROutput_DP[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \DVSAEROutput_DP[10]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [10]),
        .I3(\DVSAEROutput_DP[10]_i_2_n_0 ),
        .I4(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [10]),
        .O(\DVSAEROutput_DP_reg[31] [10]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \DVSAEROutput_DP[10]_i_2 
       (.I0(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [10]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [10]),
        .O(\DVSAEROutput_DP[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \DVSAEROutput_DP[11]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [11]),
        .I3(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [11]),
        .I5(\DVSAEROutput_DP[11]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [11]));
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \DVSAEROutput_DP[11]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [11]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [11]),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAEROutput_DP[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \DVSAEROutput_DP[12]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [12]),
        .I3(\DVSAEROutput_DP[12]_i_2_n_0 ),
        .I4(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [12]),
        .O(\DVSAEROutput_DP_reg[31] [12]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \DVSAEROutput_DP[12]_i_2 
       (.I0(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [12]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [12]),
        .O(\DVSAEROutput_DP[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \DVSAEROutput_DP[13]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [13]),
        .I3(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [13]),
        .I5(\DVSAEROutput_DP[13]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [13]));
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \DVSAEROutput_DP[13]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [13]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [13]),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAEROutput_DP[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \DVSAEROutput_DP[14]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [14]),
        .I3(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [14]),
        .I5(\DVSAEROutput_DP[14]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \DVSAEROutput_DP[14]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [14]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [14]),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAEROutput_DP[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \DVSAEROutput_DP[15]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [15]),
        .I3(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [15]),
        .I5(\DVSAEROutput_DP[15]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [15]));
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \DVSAEROutput_DP[15]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [15]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [15]),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAEROutput_DP[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \DVSAEROutput_DP[16]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[16]_i_2_n_0 ),
        .I2(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [16]),
        .I4(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [16]),
        .O(\DVSAEROutput_DP_reg[31] [16]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \DVSAEROutput_DP[16]_i_2 
       (.I0(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [16]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [16]),
        .O(\DVSAEROutput_DP[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \DVSAEROutput_DP[17]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[17]_i_2_n_0 ),
        .I2(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [17]),
        .I4(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [17]),
        .O(\DVSAEROutput_DP_reg[31] [17]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \DVSAEROutput_DP[17]_i_2 
       (.I0(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [17]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [17]),
        .O(\DVSAEROutput_DP[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \DVSAEROutput_DP[18]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [18]),
        .I3(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [18]),
        .I5(\DVSAEROutput_DP[18]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [18]));
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \DVSAEROutput_DP[18]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [18]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [18]),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAEROutput_DP[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \DVSAEROutput_DP[19]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [19]),
        .I3(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [19]),
        .I5(\DVSAEROutput_DP[19]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [19]));
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \DVSAEROutput_DP[19]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [19]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [19]),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAEROutput_DP[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \DVSAEROutput_DP[1]_i_1 
       (.I0(\DVSAEROutput_DP[1]_i_2_n_0 ),
        .I1(ConfigParamAddress_D[5]),
        .I2(\DVSAEROutput_DP[1]_i_3_n_0 ),
        .I3(\DVSAEROutput_DP[1]_i_4_n_0 ),
        .I4(\DVSAEROutput_DP[1]_i_5_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [1]));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    \DVSAEROutput_DP[1]_i_11 
       (.I0(\DVSAEROutput_DP[1]_i_12_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\DVSAEROutput_DP[1]_i_14_n_0 ),
        .O(\DVSAEROutput_DP[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[1]_i_12 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [33]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [1]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [33]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [1]),
        .O(\DVSAEROutput_DP[1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \DVSAEROutput_DP[1]_i_14 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [33]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [1]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [33]),
        .O(\DVSAEROutput_DP[1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \DVSAEROutput_DP[1]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I4(Q[2]),
        .O(\DVSAEROutput_DP[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h50400040)) 
    \DVSAEROutput_DP[1]_i_3 
       (.I0(Q[4]),
        .I1(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1] ),
        .O(\DVSAEROutput_DP[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h08AA08A0080A0800)) 
    \DVSAEROutput_DP[1]_i_4 
       (.I0(Q[4]),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][1] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][1] ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][1] ),
        .O(\DVSAEROutput_DP[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A8A8A00)) 
    \DVSAEROutput_DP[1]_i_5 
       (.I0(ConfigParamAddress_D[5]),
        .I1(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [1]),
        .I3(\DVSAEROutput_DP[1]_i_11_n_0 ),
        .I4(Q[4]),
        .I5(\DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_3_n_0 ),
        .O(\DVSAEROutput_DP[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \DVSAEROutput_DP[20]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [20]),
        .I3(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [20]),
        .I5(\DVSAEROutput_DP[20]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [20]));
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \DVSAEROutput_DP[20]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [20]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [20]),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAEROutput_DP[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \DVSAEROutput_DP[21]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [21]),
        .I3(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [21]),
        .I5(\DVSAEROutput_DP[21]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [21]));
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \DVSAEROutput_DP[21]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [21]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [21]),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAEROutput_DP[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \DVSAEROutput_DP[22]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [22]),
        .I3(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [22]),
        .I5(\DVSAEROutput_DP[22]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [22]));
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \DVSAEROutput_DP[22]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [22]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [22]),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAEROutput_DP[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \DVSAEROutput_DP[23]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [23]),
        .I3(\DVSAEROutput_DP[23]_i_2_n_0 ),
        .I4(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [23]),
        .O(\DVSAEROutput_DP_reg[31] [23]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \DVSAEROutput_DP[23]_i_2 
       (.I0(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [23]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [23]),
        .O(\DVSAEROutput_DP[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \DVSAEROutput_DP[24]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [24]),
        .I3(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [24]),
        .I5(\DVSAEROutput_DP[24]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [24]));
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \DVSAEROutput_DP[24]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [24]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [24]),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAEROutput_DP[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \DVSAEROutput_DP[25]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [25]),
        .I3(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [25]),
        .I5(\DVSAEROutput_DP[25]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [25]));
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \DVSAEROutput_DP[25]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [25]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [25]),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAEROutput_DP[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \DVSAEROutput_DP[26]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [26]),
        .I3(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [26]),
        .I5(\DVSAEROutput_DP[26]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [26]));
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \DVSAEROutput_DP[26]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [26]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [26]),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAEROutput_DP[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \DVSAEROutput_DP[27]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [27]),
        .I3(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [27]),
        .I5(\DVSAEROutput_DP[27]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [27]));
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \DVSAEROutput_DP[27]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [27]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [27]),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAEROutput_DP[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \DVSAEROutput_DP[28]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [28]),
        .I3(\DVSAEROutput_DP[28]_i_2_n_0 ),
        .I4(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [28]),
        .O(\DVSAEROutput_DP_reg[31] [28]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \DVSAEROutput_DP[28]_i_2 
       (.I0(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [28]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [28]),
        .O(\DVSAEROutput_DP[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \DVSAEROutput_DP[29]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[29]_i_2_n_0 ),
        .I2(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [29]),
        .I4(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [29]),
        .O(\DVSAEROutput_DP_reg[31] [29]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \DVSAEROutput_DP[29]_i_2 
       (.I0(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [29]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [29]),
        .O(\DVSAEROutput_DP[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h470047004700FFFF)) 
    \DVSAEROutput_DP[2]_i_1 
       (.I0(\DVSAEROutput_DP[2]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(\DVSAEROutput_DP[2]_i_3_n_0 ),
        .I3(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I4(\ParamAddressReg_DP_reg[4]_1 ),
        .I5(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \DVSAEROutput_DP[2]_i_2 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[2]),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [2]),
        .O(\DVSAEROutput_DP[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    \DVSAEROutput_DP[2]_i_3 
       (.I0(\DVSAEROutput_DP[2]_i_5_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\DVSAEROutput_DP[2]_i_7_n_0 ),
        .O(\DVSAEROutput_DP[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[2]_i_5 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [34]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [2]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [34]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [2]),
        .O(\DVSAEROutput_DP[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \DVSAEROutput_DP[2]_i_7 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [34]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [2]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [34]),
        .O(\DVSAEROutput_DP[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \DVSAEROutput_DP[30]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [30]),
        .I3(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [30]),
        .I5(\DVSAEROutput_DP[30]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [30]));
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \DVSAEROutput_DP[30]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [30]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [30]),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAEROutput_DP[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA20AA2020)) 
    \DVSAEROutput_DP[31]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [31]),
        .I3(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [31]),
        .I5(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \DVSAEROutput_DP[31]_i_2 
       (.I0(ConfigParamAddress_D[5]),
        .I1(ConfigParamAddress_D[7]),
        .I2(ConfigParamAddress_D[6]),
        .O(\DVSAEROutput_DP[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \DVSAEROutput_DP[31]_i_3 
       (.I0(Q[4]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S] ),
        .O(\DVSAEROutput_DP[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \DVSAEROutput_DP[31]_i_4 
       (.I0(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [31]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [31]),
        .O(\DVSAEROutput_DP[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h470047004700FFFF)) 
    \DVSAEROutput_DP[3]_i_1 
       (.I0(\DVSAEROutput_DP[3]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(\DVSAEROutput_DP[3]_i_3_n_0 ),
        .I3(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I4(\ParamAddressReg_DP_reg[4]_2 ),
        .I5(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \DVSAEROutput_DP[3]_i_2 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[2]),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [3]),
        .O(\DVSAEROutput_DP[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h350F35FF)) 
    \DVSAEROutput_DP[3]_i_3 
       (.I0(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3] ),
        .I1(\DVSAEROutput_DP[3]_i_6_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\DVSAEROutput_DP[3]_i_7_n_0 ),
        .O(\DVSAEROutput_DP[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[3]_i_6 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [35]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [3]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [35]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [3]),
        .O(\DVSAEROutput_DP[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \DVSAEROutput_DP[3]_i_7 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [35]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [3]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [35]),
        .O(\DVSAEROutput_DP[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0100010301000100)) 
    \DVSAEROutput_DP[4]_i_1 
       (.I0(\DVSAEROutput_DP_reg[4]_i_2_n_0 ),
        .I1(ConfigParamAddress_D[6]),
        .I2(ConfigParamAddress_D[7]),
        .I3(ConfigParamAddress_D[5]),
        .I4(\DVSAEROutput_DP[4]_i_3_n_0 ),
        .I5(\ParamAddressReg_DP_reg[3]_0 ),
        .O(\DVSAEROutput_DP_reg[31] [4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \DVSAEROutput_DP[4]_i_11 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [36]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [4]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [36]),
        .O(\DVSAEROutput_DP[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[4]_i_13 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [36]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [4]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [36]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [4]),
        .O(\DVSAEROutput_DP[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0033333133333331)) 
    \DVSAEROutput_DP[4]_i_3 
       (.I0(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I1(Q[4]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4] ),
        .O(\DVSAEROutput_DP[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h053FF53F)) 
    \DVSAEROutput_DP[4]_i_5 
       (.I0(\DVSAEROutput_DP[4]_i_11_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\DVSAEROutput_DP[4]_i_13_n_0 ),
        .O(\DVSAEROutput_DP[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \DVSAEROutput_DP[4]_i_6 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[2]),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [4]),
        .O(\DVSAEROutput_DP[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0100010301000100)) 
    \DVSAEROutput_DP[5]_i_1 
       (.I0(\DVSAEROutput_DP_reg[5]_i_2_n_0 ),
        .I1(ConfigParamAddress_D[6]),
        .I2(ConfigParamAddress_D[7]),
        .I3(ConfigParamAddress_D[5]),
        .I4(\DVSAEROutput_DP[5]_i_3_n_0 ),
        .I5(\DVSAEROutput_DP[5]_i_4_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \DVSAEROutput_DP[5]_i_11 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [37]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [5]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [37]),
        .O(\DVSAEROutput_DP[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[5]_i_13 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [37]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [5]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [37]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [5]),
        .O(\DVSAEROutput_DP[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0033333133333331)) 
    \DVSAEROutput_DP[5]_i_3 
       (.I0(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I1(Q[4]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5] ),
        .O(\DVSAEROutput_DP[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55DDF5FF55DDF555)) 
    \DVSAEROutput_DP[5]_i_4 
       (.I0(Q[4]),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][5] ),
        .I2(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][5] ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][5] ),
        .O(\DVSAEROutput_DP[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h053FF53F)) 
    \DVSAEROutput_DP[5]_i_5 
       (.I0(\DVSAEROutput_DP[5]_i_11_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\DVSAEROutput_DP[5]_i_13_n_0 ),
        .O(\DVSAEROutput_DP[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \DVSAEROutput_DP[5]_i_6 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[2]),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [5]),
        .O(\DVSAEROutput_DP[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4700FFFF47004700)) 
    \DVSAEROutput_DP[6]_i_1 
       (.I0(\DVSAEROutput_DP[6]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(\DVSAEROutput_DP[6]_i_3_n_0 ),
        .I3(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I4(\DVSAEROutput_DP[6]_i_4_n_0 ),
        .I5(\ParamAddressReg_DP_reg[2]_0 ),
        .O(\DVSAEROutput_DP_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \DVSAEROutput_DP[6]_i_2 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[2]),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [6]),
        .O(\DVSAEROutput_DP[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h053FF53F)) 
    \DVSAEROutput_DP[6]_i_3 
       (.I0(\DVSAEROutput_DP[6]_i_6_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\DVSAEROutput_DP[6]_i_8_n_0 ),
        .O(\DVSAEROutput_DP[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAABFFA)) 
    \DVSAEROutput_DP[6]_i_4 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6] ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\DVSAERConfigReg_DP_reg[Run_S] ),
        .O(\DVSAEROutput_DP[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \DVSAEROutput_DP[6]_i_6 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [38]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [6]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [38]),
        .O(\DVSAEROutput_DP[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[6]_i_8 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [38]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [6]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [38]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [6]),
        .O(\DVSAEROutput_DP[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0100010301000100)) 
    \DVSAEROutput_DP[7]_i_1 
       (.I0(\DVSAEROutput_DP_reg[7]_i_2_n_0 ),
        .I1(ConfigParamAddress_D[6]),
        .I2(ConfigParamAddress_D[7]),
        .I3(ConfigParamAddress_D[5]),
        .I4(\DVSAEROutput_DP[7]_i_3_n_0 ),
        .I5(\ParamAddressReg_DP_reg[2]_1 ),
        .O(\DVSAEROutput_DP_reg[31] [7]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \DVSAEROutput_DP[7]_i_11 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [39]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [7]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [39]),
        .O(\DVSAEROutput_DP[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[7]_i_13 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [39]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [7]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [39]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [7]),
        .O(\DVSAEROutput_DP[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0033333133333331)) 
    \DVSAEROutput_DP[7]_i_3 
       (.I0(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I1(Q[4]),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7] ),
        .O(\DVSAEROutput_DP[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h053FF53F)) 
    \DVSAEROutput_DP[7]_i_5 
       (.I0(\DVSAEROutput_DP[7]_i_11_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\DVSAEROutput_DP[7]_i_13_n_0 ),
        .O(\DVSAEROutput_DP[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \DVSAEROutput_DP[7]_i_6 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[2]),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [7]),
        .O(\DVSAEROutput_DP[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F444F4F4F4F4F)) 
    \DVSAEROutput_DP[8]_i_1 
       (.I0(\DVSAEROutput_DP_reg[8]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I2(\DVSAEROutput_DP[8]_i_3_n_0 ),
        .I3(Q[4]),
        .I4(\DVSAEROutput_DP[8]_i_4_n_0 ),
        .I5(\DVSAEROutput_DP[8]_i_5_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [8]));
  LUT6 #(
    .INIT(64'h00000B0000000800)) 
    \DVSAEROutput_DP[8]_i_10 
       (.I0(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0 ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0 ),
        .O(\DVSAEROutput_DP[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000808800008000)) 
    \DVSAEROutput_DP[8]_i_11 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [8]),
        .I3(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [8]),
        .O(\DVSAEROutput_DP[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \DVSAEROutput_DP[8]_i_3 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(\DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2_n_0 ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(Q[3]),
        .I5(\DVSAEROutput_DP[8]_i_8_n_0 ),
        .O(\DVSAEROutput_DP[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A0000C00)) 
    \DVSAEROutput_DP[8]_i_4 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\DVSAEROutput_DP[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000003F7FBFFF)) 
    \DVSAEROutput_DP[8]_i_5 
       (.I0(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP[FilterRowOnlyEvents_S]_i_2_n_0 ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0 ),
        .I4(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0 ),
        .I5(\DVSAEROutput_DP[8]_i_9_n_0 ),
        .O(\DVSAEROutput_DP[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FDFF)) 
    \DVSAEROutput_DP[8]_i_6 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [8]),
        .I1(\MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\DVSAEROutput_DP[8]_i_10_n_0 ),
        .I5(\DVSAEROutput_DP[8]_i_11_n_0 ),
        .O(\DVSAEROutput_DP[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \DVSAEROutput_DP[8]_i_7 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(Q[2]),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [8]),
        .O(\DVSAEROutput_DP[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4F7FFFFFFFFFFFFF)) 
    \DVSAEROutput_DP[8]_i_8 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0 ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_1 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\DVSAEROutput_DP[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \DVSAEROutput_DP[8]_i_9 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0 ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0 ),
        .O(\DVSAEROutput_DP[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \DVSAEROutput_DP[9]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] [9]),
        .I3(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [9]),
        .I5(\DVSAEROutput_DP[9]_i_2_n_0 ),
        .O(\DVSAEROutput_DP_reg[31] [9]));
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \DVSAEROutput_DP[9]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [9]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [9]),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(\DVSAEROutput_DP[9]_i_2_n_0 ));
  MUXF7 \DVSAEROutput_DP_reg[4]_i_2 
       (.I0(\DVSAEROutput_DP[4]_i_5_n_0 ),
        .I1(\DVSAEROutput_DP[4]_i_6_n_0 ),
        .O(\DVSAEROutput_DP_reg[4]_i_2_n_0 ),
        .S(Q[4]));
  MUXF7 \DVSAEROutput_DP_reg[5]_i_2 
       (.I0(\DVSAEROutput_DP[5]_i_5_n_0 ),
        .I1(\DVSAEROutput_DP[5]_i_6_n_0 ),
        .O(\DVSAEROutput_DP_reg[5]_i_2_n_0 ),
        .S(Q[4]));
  MUXF7 \DVSAEROutput_DP_reg[7]_i_2 
       (.I0(\DVSAEROutput_DP[7]_i_5_n_0 ),
        .I1(\DVSAEROutput_DP[7]_i_6_n_0 ),
        .O(\DVSAEROutput_DP_reg[7]_i_2_n_0 ),
        .S(Q[4]));
  MUXF7 \DVSAEROutput_DP_reg[8]_i_2 
       (.I0(\DVSAEROutput_DP[8]_i_6_n_0 ),
        .I1(\DVSAEROutput_DP[8]_i_7_n_0 ),
        .O(\DVSAEROutput_DP_reg[8]_i_2_n_0 ),
        .S(Q[4]));
  LUT2 #(
    .INIT(4'h2)) 
    LatchInputReg_SP_i_1
       (.I0(State_DP),
        .I1(SPIMISOReg_DZ0),
        .O(LatchInputReg_SN));
  FDCE LatchInputReg_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(LatchInputReg_SN),
        .Q(ConfigLatchInput_S));
  FDPE \ModuleAddressReg_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .D(data2),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(ConfigModuleAddress_D[0]));
  FDPE \ModuleAddressReg_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .D(data3[0]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(ConfigModuleAddress_D[1]));
  FDPE \ModuleAddressReg_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .D(data3[1]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(ConfigModuleAddress_D[2]));
  FDPE \ModuleAddressReg_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .D(data3[2]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(ConfigModuleAddress_D[3]));
  FDPE \ModuleAddressReg_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .D(data3[3]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(ConfigModuleAddress_D[4]));
  FDPE \ModuleAddressReg_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .D(data3[4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(ConfigModuleAddress_D[5]));
  FDPE \ModuleAddressReg_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .D(data3[5]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[1]),
        .Q(ConfigModuleAddress_D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \MultiplexerConfigReg_DP[DropInput1OnTransferStall_S]_i_1 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [0]),
        .I1(\MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ),
        .I2(\MultiplexerConfigReg_DP[DropInput1OnTransferStall_S]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0 ),
        .O(\MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \MultiplexerConfigReg_DP[DropInput1OnTransferStall_S]_i_2 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\MultiplexerConfigReg_DP[DropInput1OnTransferStall_S]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \MultiplexerConfigReg_DP[DropInput2OnTransferStall_S]_i_1 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [0]),
        .I1(\MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\MultiplexerConfigReg_DP[TimestampRun_S]_i_3_n_0 ),
        .I5(\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ),
        .O(\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S] ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_1 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [0]),
        .I1(\MultiplexerConfigReg_DP[Run_S]_i_2_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_2_n_0 ),
        .I5(\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ),
        .O(\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S] ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_2 
       (.I0(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .O(\MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_1 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [0]),
        .I1(\MultiplexerConfigReg_DP[Run_S]_i_2_n_0 ),
        .I2(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_1 ),
        .O(\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S] ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \MultiplexerConfigReg_DP[ForceChipBiasEnable_S]_i_1 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [0]),
        .I1(\MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\MultiplexerConfigReg_DP[TimestampRun_S]_i_3_n_0 ),
        .I5(\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_1 ),
        .O(\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \MultiplexerConfigReg_DP[Run_S]_i_1 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [0]),
        .I1(\DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\MultiplexerConfigReg_DP[Run_S]_i_2_n_0 ),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S]_0 ),
        .O(\MultiplexerConfigReg_DP_reg[Run_S] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \MultiplexerConfigReg_DP[Run_S]_i_2 
       (.I0(Q[4]),
        .I1(\MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ),
        .I2(ConfigParamAddress_D[5]),
        .I3(ConfigParamAddress_D[7]),
        .I4(ConfigParamAddress_D[6]),
        .O(\MultiplexerConfigReg_DP[Run_S]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \MultiplexerConfigReg_DP[TimestampReset_S]_i_1 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [0]),
        .I1(\DVSAEROutput_DP[1]_i_2_n_0 ),
        .I2(\MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ),
        .I3(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[TimestampReset_S]_0 ),
        .O(\MultiplexerConfigReg_DP_reg[TimestampReset_S] ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \MultiplexerConfigReg_DP[TimestampRun_S]_i_1 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [0]),
        .I1(\MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ),
        .I2(\MultiplexerConfigReg_DP[TimestampRun_S]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 ),
        .O(\MultiplexerConfigReg_DP_reg[TimestampRun_S] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \MultiplexerConfigReg_DP[TimestampRun_S]_i_2 
       (.I0(ConfigModuleAddress_D[0]),
        .I1(ConfigModuleAddress_D[4]),
        .I2(ConfigLatchInput_S),
        .I3(\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_3_n_0 ),
        .O(\MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \MultiplexerConfigReg_DP[TimestampRun_S]_i_3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(ConfigParamAddress_D[6]),
        .I3(ConfigParamAddress_D[7]),
        .I4(Q[0]),
        .I5(ConfigParamAddress_D[5]),
        .O(\MultiplexerConfigReg_DP[TimestampRun_S]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000002FF00000200)) 
    \MultiplexerOutput_DP[0]_i_1 
       (.I0(\MultiplexerOutput_DP[0]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I5(\MultiplexerOutput_DP[0]_i_3_n_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \MultiplexerOutput_DP[0]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [0]),
        .I1(Q[1]),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [32]),
        .I3(Q[0]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [0]),
        .O(\MultiplexerOutput_DP[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFAEEAAAAFAEE)) 
    \MultiplexerOutput_DP[0]_i_3 
       (.I0(\MultiplexerOutput_DP[0]_i_4_n_0 ),
        .I1(\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\MultiplexerOutput_DP[0]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00D00000)) 
    \MultiplexerOutput_DP[0]_i_4 
       (.I0(Q[0]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [32]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\MultiplexerOutput_DP[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MultiplexerOutput_DP[0]_i_7 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [32]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [32]),
        .I4(Q[0]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [0]),
        .O(\MultiplexerOutput_DP[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000001004000410)) 
    \MultiplexerOutput_DP[10]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\MultiplexerOutput_DP[10]_i_2_n_0 ),
        .I5(\MultiplexerOutput_DP[10]_i_3_n_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \MultiplexerOutput_DP[10]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [10]),
        .O(\MultiplexerOutput_DP[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCDFD)) 
    \MultiplexerOutput_DP[10]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [10]),
        .O(\MultiplexerOutput_DP[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001004000410)) 
    \MultiplexerOutput_DP[11]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\MultiplexerOutput_DP[11]_i_2_n_0 ),
        .I5(\MultiplexerOutput_DP[11]_i_3_n_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \MultiplexerOutput_DP[11]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [11]),
        .O(\MultiplexerOutput_DP[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCDFD)) 
    \MultiplexerOutput_DP[11]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [11]),
        .O(\MultiplexerOutput_DP[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001004000410)) 
    \MultiplexerOutput_DP[12]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\MultiplexerOutput_DP[12]_i_2_n_0 ),
        .I5(\MultiplexerOutput_DP[12]_i_3_n_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \MultiplexerOutput_DP[12]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [12]),
        .O(\MultiplexerOutput_DP[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCDFD)) 
    \MultiplexerOutput_DP[12]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [12]),
        .O(\MultiplexerOutput_DP[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAEAAAAAAAA)) 
    \MultiplexerOutput_DP[13]_i_1 
       (.I0(\MultiplexerOutput_DP[13]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [13]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [13]),
        .I5(\MultiplexerOutput_DP[25]_i_2_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \MultiplexerOutput_DP[13]_i_2 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [13]),
        .O(\MultiplexerOutput_DP[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4544555545444544)) 
    \MultiplexerOutput_DP[14]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[14]_i_2_n_0 ),
        .I2(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [14]),
        .I4(\MultiplexerOutput_DP[14]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \MultiplexerOutput_DP[14]_i_2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [14]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I5(\DVSAERConfigReg_DP_reg[Run_S] ),
        .O(\MultiplexerOutput_DP[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCDFD)) 
    \MultiplexerOutput_DP[14]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [14]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [14]),
        .O(\MultiplexerOutput_DP[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4544555545444544)) 
    \MultiplexerOutput_DP[15]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_2_n_0 ),
        .I2(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [15]),
        .I4(\MultiplexerOutput_DP[15]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \MultiplexerOutput_DP[15]_i_2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [15]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I5(\DVSAERConfigReg_DP_reg[Run_S] ),
        .O(\MultiplexerOutput_DP[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \MultiplexerOutput_DP[15]_i_3 
       (.I0(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I4(Q[2]),
        .O(\MultiplexerOutput_DP[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCDFD)) 
    \MultiplexerOutput_DP[15]_i_4 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [15]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [15]),
        .O(\MultiplexerOutput_DP[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \MultiplexerOutput_DP[15]_i_5 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\MultiplexerOutput_DP[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAEAAAAAAAA)) 
    \MultiplexerOutput_DP[16]_i_1 
       (.I0(\MultiplexerOutput_DP[16]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [16]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [16]),
        .I5(\MultiplexerOutput_DP[25]_i_2_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \MultiplexerOutput_DP[16]_i_2 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [16]),
        .O(\MultiplexerOutput_DP[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D555555)) 
    \MultiplexerOutput_DP[17]_i_1 
       (.I0(\MultiplexerOutput_DP[17]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [17]),
        .I4(\MultiplexerOutput_DP[30]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h00000000F5F7FFF7)) 
    \MultiplexerOutput_DP[17]_i_2 
       (.I0(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [17]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [17]),
        .I5(\MultiplexerOutput_DP[17]_i_3_n_0 ),
        .O(\MultiplexerOutput_DP[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \MultiplexerOutput_DP[17]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [17]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\MultiplexerOutput_DP[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D555555)) 
    \MultiplexerOutput_DP[18]_i_1 
       (.I0(\MultiplexerOutput_DP[18]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [18]),
        .I4(\MultiplexerOutput_DP[30]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h00000000F5F7FFF7)) 
    \MultiplexerOutput_DP[18]_i_2 
       (.I0(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [18]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [18]),
        .I5(\MultiplexerOutput_DP[18]_i_3_n_0 ),
        .O(\MultiplexerOutput_DP[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \MultiplexerOutput_DP[18]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [18]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\MultiplexerOutput_DP[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAEAAAAAAAA)) 
    \MultiplexerOutput_DP[19]_i_1 
       (.I0(\MultiplexerOutput_DP[19]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [19]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [19]),
        .I5(\MultiplexerOutput_DP[25]_i_2_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \MultiplexerOutput_DP[19]_i_2 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [19]),
        .O(\MultiplexerOutput_DP[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4055555540554055)) 
    \MultiplexerOutput_DP[1]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[1]_i_2_n_0 ),
        .I2(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I3(\MultiplexerOutput_DP[1]_i_3_n_0 ),
        .I4(\MultiplexerOutput_DP[7]_i_4_n_0 ),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [33]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MultiplexerOutput_DP[1]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [33]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [1]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [33]),
        .I4(Q[0]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [1]),
        .O(\MultiplexerOutput_DP[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \MultiplexerOutput_DP[1]_i_3 
       (.I0(\MultiplexerOutput_DP[30]_i_3_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [1]),
        .I2(Q[0]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [33]),
        .I4(Q[1]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [1]),
        .O(\MultiplexerOutput_DP[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001004000410)) 
    \MultiplexerOutput_DP[20]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\MultiplexerOutput_DP[20]_i_2_n_0 ),
        .I5(\MultiplexerOutput_DP[20]_i_3_n_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \MultiplexerOutput_DP[20]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [20]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [20]),
        .O(\MultiplexerOutput_DP[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCDFD)) 
    \MultiplexerOutput_DP[20]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [20]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [20]),
        .O(\MultiplexerOutput_DP[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001004000410)) 
    \MultiplexerOutput_DP[21]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\MultiplexerOutput_DP[21]_i_2_n_0 ),
        .I5(\MultiplexerOutput_DP[21]_i_3_n_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \MultiplexerOutput_DP[21]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [21]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [21]),
        .O(\MultiplexerOutput_DP[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCDFD)) 
    \MultiplexerOutput_DP[21]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [21]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [21]),
        .O(\MultiplexerOutput_DP[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAEAAAAAAAA)) 
    \MultiplexerOutput_DP[22]_i_1 
       (.I0(\MultiplexerOutput_DP[22]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [22]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [22]),
        .I5(\MultiplexerOutput_DP[25]_i_2_n_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \MultiplexerOutput_DP[22]_i_2 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [22]),
        .O(\MultiplexerOutput_DP[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001004000410)) 
    \MultiplexerOutput_DP[23]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\MultiplexerOutput_DP[23]_i_2_n_0 ),
        .I5(\MultiplexerOutput_DP[23]_i_3_n_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \MultiplexerOutput_DP[23]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [23]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [23]),
        .O(\MultiplexerOutput_DP[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCDFD)) 
    \MultiplexerOutput_DP[23]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [23]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [23]),
        .O(\MultiplexerOutput_DP[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001004000410)) 
    \MultiplexerOutput_DP[24]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\MultiplexerOutput_DP[24]_i_2_n_0 ),
        .I5(\MultiplexerOutput_DP[24]_i_3_n_0 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \MultiplexerOutput_DP[24]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [24]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [24]),
        .O(\MultiplexerOutput_DP[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCDFD)) 
    \MultiplexerOutput_DP[24]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [24]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [24]),
        .O(\MultiplexerOutput_DP[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F888)) 
    \MultiplexerOutput_DP[25]_i_1 
       (.I0(\MultiplexerOutput_DP[25]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [25]),
        .I2(\MultiplexerOutput_DP[25]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [25]),
        .I4(\MultiplexerOutput_DP[25]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[25]_i_5_n_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \MultiplexerOutput_DP[25]_i_2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ConfigParamAddress_D[6]),
        .I4(ConfigParamAddress_D[7]),
        .I5(ConfigParamAddress_D[5]),
        .O(\MultiplexerOutput_DP[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \MultiplexerOutput_DP[25]_i_3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(ConfigParamAddress_D[6]),
        .I4(ConfigParamAddress_D[7]),
        .I5(ConfigParamAddress_D[5]),
        .O(\MultiplexerOutput_DP[25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \MultiplexerOutput_DP[25]_i_4 
       (.I0(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I1(\DVSAERConfigReg_DP_reg[Run_S] ),
        .O(\MultiplexerOutput_DP[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0505040004000400)) 
    \MultiplexerOutput_DP[25]_i_5 
       (.I0(\MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [25]),
        .I2(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [25]),
        .I5(\MultiplexerOutput_DP[30]_i_3_n_0 ),
        .O(\MultiplexerOutput_DP[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D555555)) 
    \MultiplexerOutput_DP[26]_i_1 
       (.I0(\MultiplexerOutput_DP[26]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [26]),
        .I4(\MultiplexerOutput_DP[30]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h00000000F5F7FFF7)) 
    \MultiplexerOutput_DP[26]_i_2 
       (.I0(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [26]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [26]),
        .I5(\MultiplexerOutput_DP[26]_i_3_n_0 ),
        .O(\MultiplexerOutput_DP[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \MultiplexerOutput_DP[26]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [26]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\MultiplexerOutput_DP[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001004000410)) 
    \MultiplexerOutput_DP[27]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\MultiplexerOutput_DP[27]_i_2_n_0 ),
        .I5(\MultiplexerOutput_DP[27]_i_3_n_0 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \MultiplexerOutput_DP[27]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [27]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [27]),
        .O(\MultiplexerOutput_DP[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCDFD)) 
    \MultiplexerOutput_DP[27]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [27]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [27]),
        .O(\MultiplexerOutput_DP[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D555555)) 
    \MultiplexerOutput_DP[28]_i_1 
       (.I0(\MultiplexerOutput_DP[28]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [28]),
        .I4(\MultiplexerOutput_DP[30]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h00000000F5F7FFF7)) 
    \MultiplexerOutput_DP[28]_i_2 
       (.I0(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [28]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [28]),
        .I5(\MultiplexerOutput_DP[28]_i_3_n_0 ),
        .O(\MultiplexerOutput_DP[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \MultiplexerOutput_DP[28]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [28]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\MultiplexerOutput_DP[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D555555)) 
    \MultiplexerOutput_DP[29]_i_1 
       (.I0(\MultiplexerOutput_DP[29]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [29]),
        .I4(\MultiplexerOutput_DP[30]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h00000000F5F7FFF7)) 
    \MultiplexerOutput_DP[29]_i_2 
       (.I0(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [29]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [29]),
        .I5(\MultiplexerOutput_DP[29]_i_3_n_0 ),
        .O(\MultiplexerOutput_DP[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \MultiplexerOutput_DP[29]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [29]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\MultiplexerOutput_DP[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4055555540554055)) 
    \MultiplexerOutput_DP[2]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[2]_i_2_n_0 ),
        .I2(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I3(\MultiplexerOutput_DP[2]_i_3_n_0 ),
        .I4(\MultiplexerOutput_DP[7]_i_4_n_0 ),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [34]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MultiplexerOutput_DP[2]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [34]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [2]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [34]),
        .I4(Q[0]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [2]),
        .O(\MultiplexerOutput_DP[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \MultiplexerOutput_DP[2]_i_3 
       (.I0(\MultiplexerOutput_DP[30]_i_3_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [2]),
        .I2(Q[0]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [34]),
        .I4(Q[1]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [2]),
        .O(\MultiplexerOutput_DP[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D555555)) 
    \MultiplexerOutput_DP[30]_i_1 
       (.I0(\MultiplexerOutput_DP[30]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [30]),
        .I4(\MultiplexerOutput_DP[30]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h00000000F5F7FFF7)) 
    \MultiplexerOutput_DP[30]_i_2 
       (.I0(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [30]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [30]),
        .I5(\MultiplexerOutput_DP[30]_i_4_n_0 ),
        .O(\MultiplexerOutput_DP[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \MultiplexerOutput_DP[30]_i_3 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\MultiplexerOutput_DP[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \MultiplexerOutput_DP[30]_i_4 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [30]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\MultiplexerOutput_DP[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000001004000410)) 
    \MultiplexerOutput_DP[31]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .O(D[31]));
  LUT3 #(
    .INIT(8'hFE)) 
    \MultiplexerOutput_DP[31]_i_2 
       (.I0(ConfigParamAddress_D[5]),
        .I1(ConfigParamAddress_D[7]),
        .I2(ConfigParamAddress_D[6]),
        .O(\MultiplexerOutput_DP[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \MultiplexerOutput_DP[31]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [31]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [31]),
        .O(\MultiplexerOutput_DP[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCDFD)) 
    \MultiplexerOutput_DP[31]_i_4 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [31]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [31]),
        .O(\MultiplexerOutput_DP[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4055555540554055)) 
    \MultiplexerOutput_DP[3]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[3]_i_2_n_0 ),
        .I2(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I3(\MultiplexerOutput_DP[3]_i_3_n_0 ),
        .I4(\MultiplexerOutput_DP[7]_i_4_n_0 ),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [35]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MultiplexerOutput_DP[3]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [35]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [3]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [35]),
        .I4(Q[0]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [3]),
        .O(\MultiplexerOutput_DP[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \MultiplexerOutput_DP[3]_i_3 
       (.I0(\MultiplexerOutput_DP[30]_i_3_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [3]),
        .I2(Q[0]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [35]),
        .I4(Q[1]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [3]),
        .O(\MultiplexerOutput_DP[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4055555540554055)) 
    \MultiplexerOutput_DP[4]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[4]_i_2_n_0 ),
        .I2(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I3(\MultiplexerOutput_DP[4]_i_3_n_0 ),
        .I4(\MultiplexerOutput_DP[7]_i_4_n_0 ),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [36]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MultiplexerOutput_DP[4]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [36]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [4]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [36]),
        .I4(Q[0]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [4]),
        .O(\MultiplexerOutput_DP[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \MultiplexerOutput_DP[4]_i_3 
       (.I0(\MultiplexerOutput_DP[30]_i_3_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [4]),
        .I2(Q[0]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [36]),
        .I4(Q[1]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [4]),
        .O(\MultiplexerOutput_DP[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF757575)) 
    \MultiplexerOutput_DP[5]_i_1 
       (.I0(\MultiplexerOutput_DP[5]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[7]_i_4_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [37]),
        .I3(\MultiplexerOutput_DP[5]_i_3_n_0 ),
        .I4(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \MultiplexerOutput_DP[5]_i_2 
       (.I0(\MultiplexerOutput_DP[30]_i_3_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [5]),
        .I2(Q[0]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [37]),
        .I4(Q[1]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [5]),
        .O(\MultiplexerOutput_DP[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MultiplexerOutput_DP[5]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [37]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [5]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [37]),
        .I4(Q[0]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [5]),
        .O(\MultiplexerOutput_DP[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4055555540554055)) 
    \MultiplexerOutput_DP[6]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[6]_i_2_n_0 ),
        .I2(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I3(\MultiplexerOutput_DP[6]_i_3_n_0 ),
        .I4(\MultiplexerOutput_DP[7]_i_4_n_0 ),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [38]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MultiplexerOutput_DP[6]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [38]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [6]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [38]),
        .I4(Q[0]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [6]),
        .O(\MultiplexerOutput_DP[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \MultiplexerOutput_DP[6]_i_3 
       (.I0(\MultiplexerOutput_DP[30]_i_3_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [6]),
        .I2(Q[0]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [38]),
        .I4(Q[1]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [6]),
        .O(\MultiplexerOutput_DP[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5444555554445444)) 
    \MultiplexerOutput_DP[7]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[7]_i_2_n_0 ),
        .I2(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I3(\MultiplexerOutput_DP[7]_i_3_n_0 ),
        .I4(\MultiplexerOutput_DP[7]_i_4_n_0 ),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [39]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \MultiplexerOutput_DP[7]_i_2 
       (.I0(\MultiplexerOutput_DP[30]_i_3_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [7]),
        .I2(Q[0]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [39]),
        .I4(Q[1]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [7]),
        .O(\MultiplexerOutput_DP[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MultiplexerOutput_DP[7]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [39]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [7]),
        .I2(Q[1]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [39]),
        .I4(Q[0]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [7]),
        .O(\MultiplexerOutput_DP[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \MultiplexerOutput_DP[7]_i_4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\MultiplexerOutput_DP[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D555555)) 
    \MultiplexerOutput_DP[8]_i_1 
       (.I0(\MultiplexerOutput_DP[8]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [8]),
        .I4(\MultiplexerOutput_DP[30]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h00000000F5F7FFF7)) 
    \MultiplexerOutput_DP[8]_i_2 
       (.I0(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [8]),
        .I5(\MultiplexerOutput_DP[8]_i_3_n_0 ),
        .O(\MultiplexerOutput_DP[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \MultiplexerOutput_DP[8]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [8]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\MultiplexerOutput_DP[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4544555545444544)) 
    \MultiplexerOutput_DP[9]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[9]_i_2_n_0 ),
        .I2(\MultiplexerOutput_DP[15]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [9]),
        .I4(\MultiplexerOutput_DP[9]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[15]_i_5_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \MultiplexerOutput_DP[9]_i_2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [9]),
        .I4(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I5(\DVSAERConfigReg_DP_reg[Run_S] ),
        .O(\MultiplexerOutput_DP[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCDFD)) 
    \MultiplexerOutput_DP[9]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [9]),
        .I1(\DVSAERConfigReg_DP_reg[Run_S]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[Run_S] ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [9]),
        .O(\MultiplexerOutput_DP[9]_i_3_n_0 ));
  (* ORIG_CELL_NAME = "ParamAddressReg_DP_reg[0]" *) 
  FDPE \ParamAddressReg_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data2),
        .PRE(AR[0]),
        .Q(Q[0]));
  (* ORIG_CELL_NAME = "ParamAddressReg_DP_reg[0]" *) 
  FDPE \ParamAddressReg_DP_reg[0]_rep 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data2),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[0]),
        .Q(\DVSAERConfigReg_DP_reg[Run_S]_0 ));
  (* ORIG_CELL_NAME = "ParamAddressReg_DP_reg[1]" *) 
  FDPE \ParamAddressReg_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[0]),
        .PRE(AR[0]),
        .Q(Q[1]));
  (* ORIG_CELL_NAME = "ParamAddressReg_DP_reg[1]" *) 
  FDPE \ParamAddressReg_DP_reg[1]_rep 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[0]),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[0]),
        .Q(\DVSAERConfigReg_DP_reg[Run_S] ));
  FDPE \ParamAddressReg_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[1]),
        .PRE(AR[0]),
        .Q(Q[2]));
  FDPE \ParamAddressReg_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[2]),
        .PRE(AR[0]),
        .Q(Q[3]));
  FDPE \ParamAddressReg_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[3]),
        .PRE(AR[0]),
        .Q(Q[4]));
  FDPE \ParamAddressReg_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[4]),
        .PRE(AR[0]),
        .Q(ConfigParamAddress_D[5]));
  FDPE \ParamAddressReg_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[5]),
        .PRE(AR[0]),
        .Q(ConfigParamAddress_D[6]));
  FDPE \ParamAddressReg_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[6]),
        .PRE(AR[0]),
        .Q(ConfigParamAddress_D[7]));
  FDCE \ParamInput_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_1),
        .CLR(SyncSignalSyncFF_S_reg_rep__5),
        .D(data2),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [0]));
  FDCE \ParamInput_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_1),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(data3[0]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [1]));
  FDCE \ParamInput_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_1),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(data3[1]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [2]));
  FDCE \ParamInput_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_1),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(data3[2]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [3]));
  FDCE \ParamInput_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_1),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(data3[3]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [4]));
  FDCE \ParamInput_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_1),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(data3[4]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [5]));
  FDCE \ParamInput_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[2]),
        .D(data3[5]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [6]));
  FDCE \ParamInput_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[2]),
        .D(data3[6]),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [7]));
  FDCE \ParamInput_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(spiBitCounter_n_7),
        .Q(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [8]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[0]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [0]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [0]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[10]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [10]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [10]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[11]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [11]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [11]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[12]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [12]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [12]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[13]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [13]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [13]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[14]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [14]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [14]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[15]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [15]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [15]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[16]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [16]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [16]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[17]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [17]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [17]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[18]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [18]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [18]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[19]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [19]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [19]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[1]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [1]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [1]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[20]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [20]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [20]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[21]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [21]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [21]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[22]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [22]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [22]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[23]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [23]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [23]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[24]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [24]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [24]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[25]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [25]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [25]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[26]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [26]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [26]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[27]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [27]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [27]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[28]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [28]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [28]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[29]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [29]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [29]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[2]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [2]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [2]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[30]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [30]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [30]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[31]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [31]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [31]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ParamOutput_DP[31]_i_2 
       (.I0(ConfigModuleAddress_D[4]),
        .I1(ConfigModuleAddress_D[3]),
        .I2(ConfigModuleAddress_D[2]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[6]),
        .I5(ConfigModuleAddress_D[5]),
        .O(\ParamOutput_DP[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[3]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [3]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [3]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[4]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [4]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [4]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[5]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [5]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [5]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[6]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [6]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [6]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[7]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [7]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [7]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[8]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [8]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [8]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ParamOutput_DP[9]_i_1 
       (.I0(\MultiplexerOutput_DP_reg[31] [9]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(\DVSAEROutput_DP_reg[31]_0 [9]),
        .I3(\ParamOutput_DP[31]_i_2_n_0 ),
        .O(\ParamOutput_DP[9]_i_1_n_0 ));
  FDCE \ParamOutput_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[0]_i_1_n_0 ),
        .Q(ParamOutput_DP[0]));
  FDCE \ParamOutput_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[10]_i_1_n_0 ),
        .Q(ParamOutput_DP[10]));
  FDCE \ParamOutput_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[11]_i_1_n_0 ),
        .Q(ParamOutput_DP[11]));
  FDCE \ParamOutput_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[12]_i_1_n_0 ),
        .Q(ParamOutput_DP[12]));
  FDCE \ParamOutput_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[13]_i_1_n_0 ),
        .Q(ParamOutput_DP[13]));
  FDCE \ParamOutput_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[14]_i_1_n_0 ),
        .Q(ParamOutput_DP[14]));
  FDCE \ParamOutput_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[15]_i_1_n_0 ),
        .Q(ParamOutput_DP[15]));
  FDCE \ParamOutput_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(\ParamOutput_DP[16]_i_1_n_0 ),
        .Q(ParamOutput_DP[16]));
  FDCE \ParamOutput_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(\ParamOutput_DP[17]_i_1_n_0 ),
        .Q(ParamOutput_DP[17]));
  FDCE \ParamOutput_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(\ParamOutput_DP[18]_i_1_n_0 ),
        .Q(ParamOutput_DP[18]));
  FDCE \ParamOutput_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(\ParamOutput_DP[19]_i_1_n_0 ),
        .Q(ParamOutput_DP[19]));
  FDCE \ParamOutput_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[1]_i_1_n_0 ),
        .Q(ParamOutput_DP[1]));
  FDCE \ParamOutput_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(\ParamOutput_DP[20]_i_1_n_0 ),
        .Q(ParamOutput_DP[20]));
  FDCE \ParamOutput_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(\ParamOutput_DP[21]_i_1_n_0 ),
        .Q(ParamOutput_DP[21]));
  FDCE \ParamOutput_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(\ParamOutput_DP[22]_i_1_n_0 ),
        .Q(ParamOutput_DP[22]));
  FDCE \ParamOutput_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(\ParamOutput_DP[23]_i_1_n_0 ),
        .Q(ParamOutput_DP[23]));
  FDCE \ParamOutput_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(\ParamOutput_DP[24]_i_1_n_0 ),
        .Q(ParamOutput_DP[24]));
  FDCE \ParamOutput_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(\ParamOutput_DP[25]_i_1_n_0 ),
        .Q(ParamOutput_DP[25]));
  FDCE \ParamOutput_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(\ParamOutput_DP[26]_i_1_n_0 ),
        .Q(ParamOutput_DP[26]));
  FDCE \ParamOutput_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(\ParamOutput_DP[27]_i_1_n_0 ),
        .Q(ParamOutput_DP[27]));
  FDCE \ParamOutput_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(\ParamOutput_DP[28]_i_1_n_0 ),
        .Q(ParamOutput_DP[28]));
  FDCE \ParamOutput_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(\ParamOutput_DP[29]_i_1_n_0 ),
        .Q(ParamOutput_DP[29]));
  FDCE \ParamOutput_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[2]_i_1_n_0 ),
        .Q(ParamOutput_DP[2]));
  FDCE \ParamOutput_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(\ParamOutput_DP[30]_i_1_n_0 ),
        .Q(ParamOutput_DP[30]));
  FDCE \ParamOutput_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[2]),
        .D(\ParamOutput_DP[31]_i_1_n_0 ),
        .Q(ParamOutput_DP[31]));
  FDCE \ParamOutput_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[3]_i_1_n_0 ),
        .Q(ParamOutput_DP[3]));
  FDCE \ParamOutput_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[4]_i_1_n_0 ),
        .Q(ParamOutput_DP[4]));
  FDCE \ParamOutput_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[5]_i_1_n_0 ),
        .Q(ParamOutput_DP[5]));
  FDCE \ParamOutput_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[6]_i_1_n_0 ),
        .Q(ParamOutput_DP[6]));
  FDCE \ParamOutput_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[7]_i_1_n_0 ),
        .Q(ParamOutput_DP[7]));
  FDCE \ParamOutput_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[8]_i_1_n_0 ),
        .Q(ParamOutput_DP[8]));
  FDCE \ParamOutput_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(\ParamOutput_DP[9]_i_1_n_0 ),
        .Q(ParamOutput_DP[9]));
  FDCE ReadOperationReg_SP_reg
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[1]),
        .D(data3[6]),
        .Q(ReadOperationReg_SP));
  FDCE SPIClockEdgeDetectorReg_S_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__7[0]),
        .D(SPIClockSync_C),
        .Q(SPIClockEdgeDetectorReg_S));
  FDRE SPIMISO_DZO_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SPIMISOReg_DZ),
        .Q(SPIMISO_DZO),
        .R(1'b0));
  FDPE SPISlaveSelectEdgeDetectorReg_S_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SPISlaveSelectSync_SB),
        .PRE(SyncSignalSyncFF_S_reg_rep__7[0]),
        .Q(SPISlaveSelectEdgeDetectorReg_S));
  (* FSM_ENCODED_STATES = "stinput:01,stinputlatch:10,stidle:00,stoutput:11" *) 
  FDCE \State_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(spiBitCounter_n_6),
        .Q(SPIMISOReg_DZ0));
  (* FSM_ENCODED_STATES = "stinput:01,stinputlatch:10,stidle:00,stoutput:11" *) 
  FDCE \State_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(spiBitCounter_n_5),
        .Q(State_DP));
  brd_testAERDVSSM_0_0_Counter__parameterized0 spiBitCounter
       (.D(ShiftReg_DN),
        .E(ReadOperationReg_SN),
        .LogicClk_CI(LogicClk_CI),
        .\ParamAddressReg_DP_reg[0]_rep (ParamAddressReg_DN),
        .\ParamInput_DP_reg[7] (spiBitCounter_n_1),
        .\ParamInput_DP_reg[8] (spiBitCounter_n_7),
        .\ParamInput_DP_reg[8]_0 (\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 [8]),
        .Q(ParamOutput_DP[0]),
        .ReadOperationReg_SP(ReadOperationReg_SP),
        .SPIClockEdgeDetectorReg_S_reg(SPIClockEdgeDetectorReg_S),
        .SPIClockSync_C(SPIClockSync_C),
        .SPISlaveSelectEdgeDetectorReg_S(SPISlaveSelectEdgeDetectorReg_S),
        .SPISlaveSelectSync_SB(SPISlaveSelectSync_SB),
        .\ShiftReg_DP_reg[0] (spiBitCounter_n_4),
        .\ShiftReg_DP_reg[0]_0 (data2),
        .State_DP(State_DP),
        .\State_DP_reg[0] (spiBitCounter_n_6),
        .\State_DP_reg[0]_0 (SPIMISOReg_DZ0),
        .\State_DP_reg[1] (spiBitCounter_n_5),
        .\SyncSignalSyncFF_S_reg[0] (spiOutputShiftRegister_n_1),
        .SyncSignalSyncFF_S_reg_rep__6(SyncSignalSyncFF_S_reg_rep__7[0]));
  brd_testAERDVSSM_0_0_ShiftRegister spiInputShiftRegister
       (.AR(AR[0]),
        .LogicClk_CI(LogicClk_CI),
        .Q({data3,data2}),
        .SPIClockEdgeDetectorReg_S_reg(SPIClockEdgeDetectorReg_S),
        .SPIClockSync_C(SPIClockSync_C),
        .SPISlaveSelectSync_SB(SPISlaveSelectSync_SB),
        .State_DP(State_DP),
        .\State_DP_reg[0] (SPIMISOReg_DZ0),
        .\SyncSignalSyncFF_S_reg[0] (\SyncSignalSyncFF_S_reg[0] ));
  brd_testAERDVSSM_0_0_ShiftRegister__parameterized0 spiOutputShiftRegister
       (.\Count_DP_reg[1] (spiBitCounter_n_4),
        .D(ShiftReg_DN),
        .LogicClk_CI(LogicClk_CI),
        .Q(ParamOutput_DP[31:1]),
        .SPIClockEdgeDetectorReg_S_reg(SPIClockEdgeDetectorReg_S),
        .SPIClockSync_C(SPIClockSync_C),
        .SPIMISOReg_DZ(SPIMISOReg_DZ),
        .SPISlaveSelectSync_SB(SPISlaveSelectSync_SB),
        .\ShiftReg_DP_reg[31]_0 (spiOutputShiftRegister_n_1),
        .State_DP(State_DP),
        .\State_DP_reg[0] (SPIMISOReg_DZ0),
        .SyncSignalSyncFF_S_reg_rep__8(SyncSignalSyncFF_S_reg_rep__8));
endmodule

(* ORIG_REF_NAME = "ShiftRegister" *) 
module brd_testAERDVSSM_0_0_ShiftRegister
   (Q,
    SPIClockSync_C,
    SPIClockEdgeDetectorReg_S_reg,
    SPISlaveSelectSync_SB,
    \State_DP_reg[0] ,
    State_DP,
    LogicClk_CI,
    AR,
    \SyncSignalSyncFF_S_reg[0] );
  output [7:0]Q;
  input SPIClockSync_C;
  input SPIClockEdgeDetectorReg_S_reg;
  input SPISlaveSelectSync_SB;
  input \State_DP_reg[0] ;
  input [0:0]State_DP;
  input LogicClk_CI;
  input [0:0]AR;
  input [0:0]\SyncSignalSyncFF_S_reg[0] ;

  wire [0:0]AR;
  wire LogicClk_CI;
  wire [7:0]Q;
  wire SPIClockEdgeDetectorReg_S_reg;
  wire SPIClockSync_C;
  wire SPISlaveSelectSync_SB;
  wire [7:1]ShiftReg_DN;
  wire \ShiftReg_DP[7]_i_1_n_0 ;
  wire [0:0]State_DP;
  wire \State_DP_reg[0] ;
  wire [0:0]\SyncSignalSyncFF_S_reg[0] ;

  LUT5 #(
    .INIT(32'h00000080)) 
    \ShiftReg_DP[1]_i_1__0 
       (.I0(Q[0]),
        .I1(\State_DP_reg[0] ),
        .I2(SPIClockSync_C),
        .I3(SPIClockEdgeDetectorReg_S_reg),
        .I4(SPISlaveSelectSync_SB),
        .O(ShiftReg_DN[1]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \ShiftReg_DP[2]_i_1__0 
       (.I0(Q[1]),
        .I1(\State_DP_reg[0] ),
        .I2(SPIClockSync_C),
        .I3(SPIClockEdgeDetectorReg_S_reg),
        .I4(SPISlaveSelectSync_SB),
        .O(ShiftReg_DN[2]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \ShiftReg_DP[3]_i_1__0 
       (.I0(Q[2]),
        .I1(\State_DP_reg[0] ),
        .I2(SPIClockSync_C),
        .I3(SPIClockEdgeDetectorReg_S_reg),
        .I4(SPISlaveSelectSync_SB),
        .O(ShiftReg_DN[3]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \ShiftReg_DP[4]_i_1__0 
       (.I0(Q[3]),
        .I1(\State_DP_reg[0] ),
        .I2(SPIClockSync_C),
        .I3(SPIClockEdgeDetectorReg_S_reg),
        .I4(SPISlaveSelectSync_SB),
        .O(ShiftReg_DN[4]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \ShiftReg_DP[5]_i_1__0 
       (.I0(Q[4]),
        .I1(\State_DP_reg[0] ),
        .I2(SPIClockSync_C),
        .I3(SPIClockEdgeDetectorReg_S_reg),
        .I4(SPISlaveSelectSync_SB),
        .O(ShiftReg_DN[5]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \ShiftReg_DP[6]_i_1__0 
       (.I0(Q[5]),
        .I1(\State_DP_reg[0] ),
        .I2(SPIClockSync_C),
        .I3(SPIClockEdgeDetectorReg_S_reg),
        .I4(SPISlaveSelectSync_SB),
        .O(ShiftReg_DN[6]));
  LUT5 #(
    .INIT(32'h000002FF)) 
    \ShiftReg_DP[7]_i_1 
       (.I0(SPIClockSync_C),
        .I1(SPIClockEdgeDetectorReg_S_reg),
        .I2(SPISlaveSelectSync_SB),
        .I3(\State_DP_reg[0] ),
        .I4(State_DP),
        .O(\ShiftReg_DP[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \ShiftReg_DP[7]_i_2 
       (.I0(Q[6]),
        .I1(\State_DP_reg[0] ),
        .I2(SPIClockSync_C),
        .I3(SPIClockEdgeDetectorReg_S_reg),
        .I4(SPISlaveSelectSync_SB),
        .O(ShiftReg_DN[7]));
  FDCE \ShiftReg_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\SyncSignalSyncFF_S_reg[0] ),
        .Q(Q[0]));
  FDCE \ShiftReg_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(ShiftReg_DN[1]),
        .Q(Q[1]));
  FDCE \ShiftReg_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(ShiftReg_DN[2]),
        .Q(Q[2]));
  FDCE \ShiftReg_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(ShiftReg_DN[3]),
        .Q(Q[3]));
  FDCE \ShiftReg_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(ShiftReg_DN[4]),
        .Q(Q[4]));
  FDCE \ShiftReg_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(ShiftReg_DN[5]),
        .Q(Q[5]));
  FDCE \ShiftReg_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(ShiftReg_DN[6]),
        .Q(Q[6]));
  FDCE \ShiftReg_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(ShiftReg_DN[7]),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "ShiftRegister" *) 
module brd_testAERDVSSM_0_0_ShiftRegister__parameterized0
   (SPIMISOReg_DZ,
    \ShiftReg_DP_reg[31]_0 ,
    \State_DP_reg[0] ,
    State_DP,
    SPIClockSync_C,
    SPIClockEdgeDetectorReg_S_reg,
    SPISlaveSelectSync_SB,
    D,
    Q,
    \Count_DP_reg[1] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__8);
  output SPIMISOReg_DZ;
  output \ShiftReg_DP_reg[31]_0 ;
  input \State_DP_reg[0] ;
  input [0:0]State_DP;
  input SPIClockSync_C;
  input SPIClockEdgeDetectorReg_S_reg;
  input SPISlaveSelectSync_SB;
  input [0:0]D;
  input [30:0]Q;
  input \Count_DP_reg[1] ;
  input LogicClk_CI;
  input [2:0]SyncSignalSyncFF_S_reg_rep__8;

  wire \Count_DP_reg[1] ;
  wire [0:0]D;
  wire LogicClk_CI;
  wire [30:0]Q;
  wire SPIClockEdgeDetectorReg_S_reg;
  wire SPIClockSync_C;
  wire SPIMISOReg_DZ;
  wire SPIMISO_DZO_i_2_n_0;
  wire [31:31]SPIOutputContent_D;
  wire SPISlaveSelectSync_SB;
  wire [31:1]ShiftReg_DN;
  wire \ShiftReg_DP[31]_i_1_n_0 ;
  wire \ShiftReg_DP_reg[31]_0 ;
  wire [0:0]State_DP;
  wire \State_DP_reg[0] ;
  wire [2:0]SyncSignalSyncFF_S_reg_rep__8;
  wire [31:1]data4;

  LUT2 #(
    .INIT(4'h8)) 
    SPIMISO_DZO_i_1
       (.I0(SPIMISO_DZO_i_2_n_0),
        .I1(\State_DP_reg[0] ),
        .O(SPIMISOReg_DZ));
  LUT2 #(
    .INIT(4'h8)) 
    SPIMISO_DZO_i_2
       (.I0(SPIOutputContent_D),
        .I1(State_DP),
        .O(SPIMISO_DZO_i_2_n_0));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[10]_i_1 
       (.I0(data4[10]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[9]),
        .O(ShiftReg_DN[10]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[11]_i_1 
       (.I0(data4[11]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[10]),
        .O(ShiftReg_DN[11]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[12]_i_1 
       (.I0(data4[12]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[11]),
        .O(ShiftReg_DN[12]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[13]_i_1 
       (.I0(data4[13]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[12]),
        .O(ShiftReg_DN[13]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[14]_i_1 
       (.I0(data4[14]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[13]),
        .O(ShiftReg_DN[14]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[15]_i_1 
       (.I0(data4[15]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[14]),
        .O(ShiftReg_DN[15]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[16]_i_1 
       (.I0(data4[16]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[15]),
        .O(ShiftReg_DN[16]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[17]_i_1 
       (.I0(data4[17]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[16]),
        .O(ShiftReg_DN[17]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[18]_i_1 
       (.I0(data4[18]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[17]),
        .O(ShiftReg_DN[18]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[19]_i_1 
       (.I0(data4[19]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[18]),
        .O(ShiftReg_DN[19]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[1]_i_1 
       (.I0(data4[1]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[0]),
        .O(ShiftReg_DN[1]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[20]_i_1 
       (.I0(data4[20]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[19]),
        .O(ShiftReg_DN[20]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[21]_i_1 
       (.I0(data4[21]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[20]),
        .O(ShiftReg_DN[21]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[22]_i_1 
       (.I0(data4[22]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[21]),
        .O(ShiftReg_DN[22]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[23]_i_1 
       (.I0(data4[23]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[22]),
        .O(ShiftReg_DN[23]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[24]_i_1 
       (.I0(data4[24]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[23]),
        .O(ShiftReg_DN[24]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[25]_i_1 
       (.I0(data4[25]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[24]),
        .O(ShiftReg_DN[25]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[26]_i_1 
       (.I0(data4[26]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[25]),
        .O(ShiftReg_DN[26]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[27]_i_1 
       (.I0(data4[27]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[26]),
        .O(ShiftReg_DN[27]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[28]_i_1 
       (.I0(data4[28]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[27]),
        .O(ShiftReg_DN[28]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[29]_i_1 
       (.I0(data4[29]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[28]),
        .O(ShiftReg_DN[29]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[2]_i_1 
       (.I0(data4[2]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[1]),
        .O(ShiftReg_DN[2]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[30]_i_1 
       (.I0(data4[30]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[29]),
        .O(ShiftReg_DN[30]));
  LUT5 #(
    .INIT(32'h11111911)) 
    \ShiftReg_DP[31]_i_1 
       (.I0(State_DP),
        .I1(\State_DP_reg[0] ),
        .I2(SPIClockSync_C),
        .I3(SPIClockEdgeDetectorReg_S_reg),
        .I4(SPISlaveSelectSync_SB),
        .O(\ShiftReg_DP[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0CC88888888)) 
    \ShiftReg_DP[31]_i_2 
       (.I0(data4[31]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(Q[30]),
        .I3(\State_DP_reg[0] ),
        .I4(State_DP),
        .I5(\Count_DP_reg[1] ),
        .O(ShiftReg_DN[31]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \ShiftReg_DP[31]_i_3 
       (.I0(SPISlaveSelectSync_SB),
        .I1(SPIClockEdgeDetectorReg_S_reg),
        .I2(SPIClockSync_C),
        .I3(\State_DP_reg[0] ),
        .I4(State_DP),
        .O(\ShiftReg_DP_reg[31]_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[3]_i_1 
       (.I0(data4[3]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[2]),
        .O(ShiftReg_DN[3]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[4]_i_1 
       (.I0(data4[4]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[3]),
        .O(ShiftReg_DN[4]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[5]_i_1 
       (.I0(data4[5]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[4]),
        .O(ShiftReg_DN[5]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[6]_i_1 
       (.I0(data4[6]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[5]),
        .O(ShiftReg_DN[6]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[7]_i_1__0 
       (.I0(data4[7]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[6]),
        .O(ShiftReg_DN[7]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[8]_i_1 
       (.I0(data4[8]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[7]),
        .O(ShiftReg_DN[8]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ShiftReg_DP[9]_i_1 
       (.I0(data4[9]),
        .I1(\ShiftReg_DP_reg[31]_0 ),
        .I2(\Count_DP_reg[1] ),
        .I3(Q[8]),
        .O(ShiftReg_DN[9]));
  FDCE \ShiftReg_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(D),
        .Q(data4[1]));
  FDCE \ShiftReg_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(ShiftReg_DN[10]),
        .Q(data4[11]));
  FDCE \ShiftReg_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(ShiftReg_DN[11]),
        .Q(data4[12]));
  FDCE \ShiftReg_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(ShiftReg_DN[12]),
        .Q(data4[13]));
  FDCE \ShiftReg_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(ShiftReg_DN[13]),
        .Q(data4[14]));
  FDCE \ShiftReg_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(ShiftReg_DN[14]),
        .Q(data4[15]));
  FDCE \ShiftReg_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(ShiftReg_DN[15]),
        .Q(data4[16]));
  FDCE \ShiftReg_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(ShiftReg_DN[16]),
        .Q(data4[17]));
  FDCE \ShiftReg_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(ShiftReg_DN[17]),
        .Q(data4[18]));
  FDCE \ShiftReg_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(ShiftReg_DN[18]),
        .Q(data4[19]));
  FDCE \ShiftReg_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(ShiftReg_DN[19]),
        .Q(data4[20]));
  FDCE \ShiftReg_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(ShiftReg_DN[1]),
        .Q(data4[2]));
  FDCE \ShiftReg_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(ShiftReg_DN[20]),
        .Q(data4[21]));
  FDCE \ShiftReg_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(ShiftReg_DN[21]),
        .Q(data4[22]));
  FDCE \ShiftReg_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(ShiftReg_DN[22]),
        .Q(data4[23]));
  FDCE \ShiftReg_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(ShiftReg_DN[23]),
        .Q(data4[24]));
  FDCE \ShiftReg_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(ShiftReg_DN[24]),
        .Q(data4[25]));
  FDCE \ShiftReg_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(ShiftReg_DN[25]),
        .Q(data4[26]));
  FDCE \ShiftReg_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(ShiftReg_DN[26]),
        .Q(data4[27]));
  FDCE \ShiftReg_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(ShiftReg_DN[27]),
        .Q(data4[28]));
  FDCE \ShiftReg_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(ShiftReg_DN[28]),
        .Q(data4[29]));
  FDCE \ShiftReg_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[1]),
        .D(ShiftReg_DN[29]),
        .Q(data4[30]));
  FDCE \ShiftReg_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(ShiftReg_DN[2]),
        .Q(data4[3]));
  FDCE \ShiftReg_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[2]),
        .D(ShiftReg_DN[30]),
        .Q(data4[31]));
  FDCE \ShiftReg_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[2]),
        .D(ShiftReg_DN[31]),
        .Q(SPIOutputContent_D));
  FDCE \ShiftReg_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(ShiftReg_DN[3]),
        .Q(data4[4]));
  FDCE \ShiftReg_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(ShiftReg_DN[4]),
        .Q(data4[5]));
  FDCE \ShiftReg_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(ShiftReg_DN[5]),
        .Q(data4[6]));
  FDCE \ShiftReg_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(ShiftReg_DN[6]),
        .Q(data4[7]));
  FDCE \ShiftReg_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(ShiftReg_DN[7]),
        .Q(data4[8]));
  FDCE \ShiftReg_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(ShiftReg_DN[8]),
        .Q(data4[9]));
  FDCE \ShiftReg_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__8[0]),
        .D(ShiftReg_DN[9]),
        .Q(data4[10]));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister
   (TimestampOverflowBufferOverflow_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__10,
    \State_DP_reg[3] ,
    TimestampOverflow_S,
    Q);
  output TimestampOverflowBufferOverflow_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__10;
  input \State_DP_reg[3] ;
  input TimestampOverflow_S;
  input [11:0]Q;

  wire LogicClk_CI;
  wire \Output_SO[0]_i_3__0_n_0 ;
  wire \Output_SO[0]_i_4_n_0 ;
  wire \Output_SO[0]_i_5_n_0 ;
  wire Overflow_S;
  wire [11:0]Q;
  wire \State_DP_reg[3] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__10;
  wire TimestampOverflowBufferOverflow_S;
  wire TimestampOverflow_S;

  LUT5 #(
    .INIT(32'h00010000)) 
    \Output_SO[0]_i_1__0 
       (.I0(\State_DP_reg[3] ),
        .I1(\Output_SO[0]_i_3__0_n_0 ),
        .I2(\Output_SO[0]_i_4_n_0 ),
        .I3(\Output_SO[0]_i_5_n_0 ),
        .I4(TimestampOverflow_S),
        .O(Overflow_S));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Output_SO[0]_i_3__0 
       (.I0(Q[10]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\Output_SO[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Output_SO[0]_i_4 
       (.I0(Q[6]),
        .I1(Q[1]),
        .I2(Q[11]),
        .I3(Q[4]),
        .O(\Output_SO[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Output_SO[0]_i_5 
       (.I0(Q[9]),
        .I1(Q[3]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(\Output_SO[0]_i_5_n_0 ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Overflow_S),
        .Q(TimestampOverflowBufferOverflow_S));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_12
   (ROIFilterOutValidReg_S,
    \Output_SO_reg[7] ,
    \Output_SO_reg[0]_0 ,
    LogicClk_CI,
    AR,
    Q);
  output ROIFilterOutValidReg_S;
  output \Output_SO_reg[7] ;
  input [0:0]\Output_SO_reg[0]_0 ;
  input LogicClk_CI;
  input [0:0]AR;
  input [0:0]Q;

  wire [0:0]AR;
  wire LogicClk_CI;
  wire [0:0]\Output_SO_reg[0]_0 ;
  wire \Output_SO_reg[7] ;
  wire [0:0]Q;
  wire ROIFilterOutValidReg_S;

  LUT2 #(
    .INIT(4'h2)) 
    \Output_SO[7]_i_1__0 
       (.I0(ROIFilterOutValidReg_S),
        .I1(Q),
        .O(\Output_SO_reg[7] ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\Output_SO_reg[0]_0 ),
        .Q(ROIFilterOutValidReg_S));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_14
   (RowOnlyFilterOutValidReg_S,
    RowOnlyFilterInValidReg_S,
    LogicClk_CI,
    AR);
  output RowOnlyFilterOutValidReg_S;
  input RowOnlyFilterInValidReg_S;
  input LogicClk_CI;
  input [0:0]AR;

  wire [0:0]AR;
  wire LogicClk_CI;
  wire RowOnlyFilterInValidReg_S;
  wire RowOnlyFilterOutValidReg_S;

  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(RowOnlyFilterInValidReg_S),
        .Q(RowOnlyFilterOutValidReg_S));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_16
   (\Count_DP_reg[39] ,
    D,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__9,
    DI);
  output \Count_DP_reg[39] ;
  input [0:0]D;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__9;
  input [0:0]DI;

  wire \Count_DP_reg[39] ;
  wire [0:0]D;
  wire [0:0]DI;
  wire LogicClk_CI;
  wire StatisticsEventsColumn_SP;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__9;

  LUT2 #(
    .INIT(4'hB)) 
    \Count_DP[0]_i_1__3 
       (.I0(StatisticsEventsColumn_SP),
        .I1(DI),
        .O(\Count_DP_reg[39] ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(D),
        .Q(StatisticsEventsColumn_SP));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_18
   (\Count_DP_reg[39] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__9,
    DI,
    out,
    DVSAERReq_ABI,
    \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] );
  output \Count_DP_reg[39] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__9;
  input [0:0]DI;
  input [2:0]out;
  input DVSAERReq_ABI;
  input \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ;

  wire \Count_DP_reg[39] ;
  wire [0:0]DI;
  wire \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ;
  wire DVSAERReq_ABI;
  wire LogicClk_CI;
  wire StatisticsEventsDropped_SN;
  wire StatisticsEventsDropped_SP;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__9;
  wire [2:0]out;

  LUT2 #(
    .INIT(4'hB)) 
    \Count_DP[0]_i_1__4 
       (.I0(StatisticsEventsDropped_SP),
        .I1(DI),
        .O(\Count_DP_reg[39] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \Output_SO[0]_i_1__1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(DI),
        .I4(DVSAERReq_ABI),
        .I5(\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ),
        .O(StatisticsEventsDropped_SN));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(StatisticsEventsDropped_SN),
        .Q(StatisticsEventsDropped_SP));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_20
   (\Count_DP_reg[39] ,
    StatisticsEventsRow_SN,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__9,
    \DVSAERConfigReg_D_reg[Run_S]_rep );
  output \Count_DP_reg[39] ;
  input StatisticsEventsRow_SN;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__9;
  input \DVSAERConfigReg_D_reg[Run_S]_rep ;

  wire \Count_DP_reg[39] ;
  wire \DVSAERConfigReg_D_reg[Run_S]_rep ;
  wire LogicClk_CI;
  wire StatisticsEventsRow_SN;
  wire StatisticsEventsRow_SP;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__9;

  LUT2 #(
    .INIT(4'hB)) 
    \Count_DP[0]_i_1__2 
       (.I0(StatisticsEventsRow_SP),
        .I1(\DVSAERConfigReg_D_reg[Run_S]_rep ),
        .O(\Count_DP_reg[39] ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(StatisticsEventsRow_SN),
        .Q(StatisticsEventsRow_SP));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_22
   (\Count_DP_reg[39] ,
    StatisticsFilteredPixels_SN,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__9,
    DI);
  output \Count_DP_reg[39] ;
  input StatisticsFilteredPixels_SN;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__9;
  input [0:0]DI;

  wire \Count_DP_reg[39] ;
  wire [0:0]DI;
  wire LogicClk_CI;
  wire \Output_SO_reg_n_0_[0] ;
  wire StatisticsFilteredPixels_SN;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__9;

  LUT2 #(
    .INIT(4'hB)) 
    \Count_DP[0]_i_1__5 
       (.I0(\Output_SO_reg_n_0_[0] ),
        .I1(DI),
        .O(\Count_DP_reg[39] ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(StatisticsFilteredPixels_SN),
        .Q(\Output_SO_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_5
   (\Count_DP_reg[11] ,
    \AERSMOutFifoData_DO[11] ,
    \Output_SO_reg[0]_0 ,
    \Count_DP_reg[14] ,
    E,
    HighestTimestampSent_SP_reg,
    HighestTimestampSent_SP_reg_0,
    Overflow_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__9,
    \State_DP_reg[4] ,
    \TimestampBuffer_D_reg[13] ,
    Q,
    HighestTimestampSent_SP_reg_1,
    \TimestampBuffer_D_reg[14] ,
    \TimestampBuffer_D_reg[8] ,
    HighestTimestampSent_SP);
  output \Count_DP_reg[11] ;
  output \AERSMOutFifoData_DO[11] ;
  output \Output_SO_reg[0]_0 ;
  output \Count_DP_reg[14] ;
  output [0:0]E;
  output HighestTimestampSent_SP_reg;
  output HighestTimestampSent_SP_reg_0;
  input Overflow_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__9;
  input [4:0]\State_DP_reg[4] ;
  input \TimestampBuffer_D_reg[13] ;
  input [14:0]Q;
  input HighestTimestampSent_SP_reg_1;
  input \TimestampBuffer_D_reg[14] ;
  input \TimestampBuffer_D_reg[8] ;
  input HighestTimestampSent_SP;

  wire \AERSMOutFifoData_DO[11] ;
  wire \Count_DP[14]_i_5_n_0 ;
  wire \Count_DP[14]_i_6_n_0 ;
  wire \Count_DP[14]_i_7_n_0 ;
  wire \Count_DP_reg[11] ;
  wire \Count_DP_reg[14] ;
  wire [0:0]E;
  wire HighestTimestampSent_SP;
  wire HighestTimestampSent_SP_i_2_n_0;
  wire HighestTimestampSent_SP_reg;
  wire HighestTimestampSent_SP_reg_0;
  wire HighestTimestampSent_SP_reg_1;
  wire LogicClk_CI;
  wire \Output_SO_reg[0]_0 ;
  wire Overflow_S;
  wire [14:0]Q;
  wire [4:0]\State_DP_reg[4] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__9;
  wire \TimestampBuffer_D_reg[13] ;
  wire \TimestampBuffer_D_reg[14] ;
  wire \TimestampBuffer_D_reg[8] ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    AERSMOutFifoWrite_SO_INST_0_i_5
       (.I0(\State_DP_reg[4] [1]),
        .I1(\State_DP_reg[4] [2]),
        .I2(\State_DP_reg[4] [3]),
        .I3(\State_DP_reg[4] [4]),
        .I4(\State_DP_reg[4] [0]),
        .I5(\Count_DP_reg[11] ),
        .O(\AERSMOutFifoData_DO[11] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCDE)) 
    \Count_DP[11]_i_1__0 
       (.I0(\State_DP_reg[4] [0]),
        .I1(\Count_DP_reg[11] ),
        .I2(\State_DP_reg[4] [1]),
        .I3(\State_DP_reg[4] [2]),
        .I4(\State_DP_reg[4] [4]),
        .I5(\State_DP_reg[4] [3]),
        .O(E));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \Count_DP[14]_i_4 
       (.I0(\Count_DP[14]_i_5_n_0 ),
        .I1(\Count_DP[14]_i_6_n_0 ),
        .I2(\Count_DP[14]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\Count_DP_reg[14] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Count_DP[14]_i_5 
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\Count_DP[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Count_DP[14]_i_6 
       (.I0(Q[12]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(Q[4]),
        .O(\Count_DP[14]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Count_DP[14]_i_7 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[7]),
        .I3(Q[0]),
        .O(\Count_DP[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    HighestTimestampSent_SP_i_1
       (.I0(HighestTimestampSent_SP_i_2_n_0),
        .I1(HighestTimestampSent_SP_reg),
        .I2(HighestTimestampSent_SP_reg_1),
        .I3(\TimestampBuffer_D_reg[14] ),
        .I4(\TimestampBuffer_D_reg[8] ),
        .I5(HighestTimestampSent_SP),
        .O(HighestTimestampSent_SP_reg_0));
  LUT4 #(
    .INIT(16'h8C80)) 
    HighestTimestampSent_SP_i_2
       (.I0(\TimestampBuffer_D_reg[13] ),
        .I1(\State_DP_reg[4] [1]),
        .I2(\State_DP_reg[4] [0]),
        .I3(\Count_DP_reg[11] ),
        .O(HighestTimestampSent_SP_i_2_n_0));
  LUT6 #(
    .INIT(64'h0001000100000100)) 
    \Output_SO[0]_i_2__0 
       (.I0(\State_DP_reg[4] [3]),
        .I1(\State_DP_reg[4] [4]),
        .I2(\State_DP_reg[4] [2]),
        .I3(\State_DP_reg[4] [1]),
        .I4(\Count_DP_reg[11] ),
        .I5(\State_DP_reg[4] [0]),
        .O(HighestTimestampSent_SP_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \Output_SO[0]_i_3 
       (.I0(\State_DP_reg[4] [1]),
        .I1(\State_DP_reg[4] [3]),
        .I2(\State_DP_reg[4] [2]),
        .I3(\State_DP_reg[4] [0]),
        .I4(\State_DP_reg[4] [4]),
        .I5(\Count_DP_reg[14] ),
        .O(\Output_SO_reg[0]_0 ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(Overflow_S),
        .Q(\Count_DP_reg[11] ));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_7
   (DVSEventOutValidReg_S,
    E,
    LogicClk_CI,
    AR);
  output DVSEventOutValidReg_S;
  input [0:0]E;
  input LogicClk_CI;
  input [0:0]AR;

  wire [0:0]AR;
  wire DVSEventOutValidReg_S;
  wire [0:0]E;
  wire LogicClk_CI;

  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(DVSEventOutValidReg_S));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_9
   (PixelFilterOutValidReg_S,
    E,
    LogicClk_CI,
    AR);
  output PixelFilterOutValidReg_S;
  input [0:0]E;
  input LogicClk_CI;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire LogicClk_CI;
  wire PixelFilterOutValidReg_S;

  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(PixelFilterOutValidReg_S));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister__parameterized0
   (S,
    Q,
    DI,
    \Output_SO_reg[0]_0 ,
    \Output_SO_reg[0]_1 ,
    \Output_SO_reg[0]_2 ,
    \Output_SO_reg[0]_3 ,
    D,
    DVSAERData_AI,
    out,
    E,
    LogicClk_CI,
    AR);
  output [3:0]S;
  output [10:0]Q;
  output [2:0]DI;
  output [3:0]\Output_SO_reg[0]_0 ;
  output [3:0]\Output_SO_reg[0]_1 ;
  output [0:0]\Output_SO_reg[0]_2 ;
  output [0:0]\Output_SO_reg[0]_3 ;
  input [0:0]D;
  input [9:0]DVSAERData_AI;
  input [1:0]out;
  input [0:0]E;
  input LogicClk_CI;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  wire [2:0]DI;
  wire [9:0]DVSAERData_AI;
  wire [12:0]DVSEventDataReg_D;
  wire [0:0]E;
  wire LogicClk_CI;
  wire \Output_SO[7]_i_2_n_0 ;
  wire [3:0]\Output_SO_reg[0]_0 ;
  wire [3:0]\Output_SO_reg[0]_1 ;
  wire [0:0]\Output_SO_reg[0]_2 ;
  wire [0:0]\Output_SO_reg[0]_3 ;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]out;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0530)) 
    \Output_SO[0]_i_1__2 
       (.I0(DVSAERData_AI[1]),
        .I1(DVSAERData_AI[0]),
        .I2(out[0]),
        .I3(out[1]),
        .O(DVSEventDataReg_D[0]));
  LUT3 #(
    .INIT(8'h4A)) 
    \Output_SO[12]_i_1 
       (.I0(out[0]),
        .I1(DVSAERData_AI[0]),
        .I2(out[1]),
        .O(DVSEventDataReg_D[12]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0530)) 
    \Output_SO[1]_i_1 
       (.I0(DVSAERData_AI[2]),
        .I1(DVSAERData_AI[1]),
        .I2(out[0]),
        .I3(out[1]),
        .O(DVSEventDataReg_D[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0530)) 
    \Output_SO[2]_i_1 
       (.I0(DVSAERData_AI[3]),
        .I1(DVSAERData_AI[2]),
        .I2(out[0]),
        .I3(out[1]),
        .O(DVSEventDataReg_D[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0530)) 
    \Output_SO[3]_i_1 
       (.I0(DVSAERData_AI[4]),
        .I1(DVSAERData_AI[3]),
        .I2(out[0]),
        .I3(out[1]),
        .O(DVSEventDataReg_D[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h1C10)) 
    \Output_SO[4]_i_1 
       (.I0(DVSAERData_AI[5]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(DVSAERData_AI[4]),
        .O(DVSEventDataReg_D[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h000F9900)) 
    \Output_SO[5]_i_1 
       (.I0(DVSAERData_AI[5]),
        .I1(DVSAERData_AI[4]),
        .I2(DVSAERData_AI[6]),
        .I3(out[0]),
        .I4(out[1]),
        .O(DVSEventDataReg_D[5]));
  LUT6 #(
    .INIT(64'h00FF870000008700)) 
    \Output_SO[6]_i_1 
       (.I0(DVSAERData_AI[4]),
        .I1(DVSAERData_AI[5]),
        .I2(DVSAERData_AI[6]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(DVSAERData_AI[7]),
        .O(DVSEventDataReg_D[6]));
  LUT5 #(
    .INIT(32'h0440FFFF)) 
    \Output_SO[7]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(DVSAERData_AI[8]),
        .I3(DVSAERData_AI[7]),
        .I4(\Output_SO[7]_i_2_n_0 ),
        .O(DVSEventDataReg_D[7]));
  LUT6 #(
    .INIT(64'hDFFFFFFFFDDDDDDD)) 
    \Output_SO[7]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(DVSAERData_AI[5]),
        .I3(DVSAERData_AI[4]),
        .I4(DVSAERData_AI[6]),
        .I5(DVSAERData_AI[7]),
        .O(\Output_SO[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22200002)) 
    \Output_SO[8]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(DVSAERData_AI[7]),
        .I3(DVSAERData_AI[8]),
        .I4(DVSAERData_AI[9]),
        .O(DVSEventDataReg_D[8]));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(DVSEventDataReg_D[0]),
        .Q(Q[0]));
  FDCE \Output_SO_reg[12] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(DVSEventDataReg_D[12]),
        .Q(Q[9]));
  FDCE \Output_SO_reg[13] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(D),
        .Q(Q[10]));
  FDCE \Output_SO_reg[1] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(DVSEventDataReg_D[1]),
        .Q(Q[1]));
  FDCE \Output_SO_reg[2] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(DVSEventDataReg_D[2]),
        .Q(Q[2]));
  FDCE \Output_SO_reg[3] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(DVSEventDataReg_D[3]),
        .Q(Q[3]));
  FDCE \Output_SO_reg[4] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(DVSEventDataReg_D[4]),
        .Q(Q[4]));
  FDCE \Output_SO_reg[5] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(DVSEventDataReg_D[5]),
        .Q(Q[5]));
  FDCE \Output_SO_reg[6] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(DVSEventDataReg_D[6]),
        .Q(Q[6]));
  FDCE \Output_SO_reg[7] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(DVSEventDataReg_D[7]),
        .Q(Q[7]));
  FDCE \Output_SO_reg[8] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(DVSEventDataReg_D[8]),
        .Q(Q[8]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(Q[8]),
        .O(\Output_SO_reg[0]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__0
       (.I0(Q[8]),
        .O(\Output_SO_reg[0]_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_1__0
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\Output_SO_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_1__2
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\Output_SO_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_2__2
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\Output_SO_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_3__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_4__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\Output_SO_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_4__2
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\Output_SO_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_5__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\Output_SO_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5__2
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_6
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\Output_SO_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__2
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_7__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\Output_SO_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__2
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_8__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10
   (Q,
    E,
    StatisticsFilteredPixels_SN,
    \Output_SO_reg[2]_0 ,
    ROIFilterOutValidReg_S,
    \Output_SO_reg[0]_0 ,
    \Output_SO_reg[13]_0 ,
    LogicClk_CI,
    AR);
  output [10:0]Q;
  output [0:0]E;
  output StatisticsFilteredPixels_SN;
  input \Output_SO_reg[2]_0 ;
  input ROIFilterOutValidReg_S;
  input [0:0]\Output_SO_reg[0]_0 ;
  input [10:0]\Output_SO_reg[13]_0 ;
  input LogicClk_CI;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire LogicClk_CI;
  wire \Output_SO[13]_i_14_n_0 ;
  wire \Output_SO[13]_i_15_n_0 ;
  wire \Output_SO[13]_i_16_n_0 ;
  wire \Output_SO[13]_i_17_n_0 ;
  wire \Output_SO[13]_i_18_n_0 ;
  wire \Output_SO[13]_i_19_n_0 ;
  wire \Output_SO[13]_i_20_n_0 ;
  wire \Output_SO[13]_i_21_n_0 ;
  wire \Output_SO[13]_i_22_n_0 ;
  wire \Output_SO[13]_i_23_n_0 ;
  wire \Output_SO[13]_i_24_n_0 ;
  wire \Output_SO[13]_i_25_n_0 ;
  wire \Output_SO[13]_i_26_n_0 ;
  wire \Output_SO[13]_i_27_n_0 ;
  wire \Output_SO[13]_i_28_n_0 ;
  wire \Output_SO[13]_i_29_n_0 ;
  wire \Output_SO[13]_i_30_n_0 ;
  wire \Output_SO[13]_i_31_n_0 ;
  wire \Output_SO[13]_i_32_n_0 ;
  wire \Output_SO[13]_i_33_n_0 ;
  wire \Output_SO[13]_i_34_n_0 ;
  wire \Output_SO[13]_i_35_n_0 ;
  wire \Output_SO[13]_i_36_n_0 ;
  wire \Output_SO[13]_i_37_n_0 ;
  wire \Output_SO[13]_i_3_n_0 ;
  wire \Output_SO[13]_i_4_n_0 ;
  wire [0:0]\Output_SO_reg[0]_0 ;
  wire [10:0]\Output_SO_reg[13]_0 ;
  wire \Output_SO_reg[13]_i_10_n_1 ;
  wire \Output_SO_reg[13]_i_10_n_2 ;
  wire \Output_SO_reg[13]_i_10_n_3 ;
  wire \Output_SO_reg[13]_i_11_n_1 ;
  wire \Output_SO_reg[13]_i_11_n_2 ;
  wire \Output_SO_reg[13]_i_11_n_3 ;
  wire \Output_SO_reg[13]_i_12_n_1 ;
  wire \Output_SO_reg[13]_i_12_n_2 ;
  wire \Output_SO_reg[13]_i_12_n_3 ;
  wire \Output_SO_reg[13]_i_13_n_1 ;
  wire \Output_SO_reg[13]_i_13_n_2 ;
  wire \Output_SO_reg[13]_i_13_n_3 ;
  wire \Output_SO_reg[13]_i_6_n_1 ;
  wire \Output_SO_reg[13]_i_6_n_2 ;
  wire \Output_SO_reg[13]_i_6_n_3 ;
  wire \Output_SO_reg[13]_i_7_n_1 ;
  wire \Output_SO_reg[13]_i_7_n_2 ;
  wire \Output_SO_reg[13]_i_7_n_3 ;
  wire \Output_SO_reg[13]_i_8_n_1 ;
  wire \Output_SO_reg[13]_i_8_n_2 ;
  wire \Output_SO_reg[13]_i_8_n_3 ;
  wire \Output_SO_reg[13]_i_9_n_1 ;
  wire \Output_SO_reg[13]_i_9_n_2 ;
  wire \Output_SO_reg[13]_i_9_n_3 ;
  wire \Output_SO_reg[2]_0 ;
  wire [10:0]Q;
  wire ROIFilterOutValidReg_S;
  wire StatisticsFilteredPixels_SN;
  wire [3:3]\NLW_Output_SO_reg[13]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_12_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_13_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_9_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00008880)) 
    \Output_SO[0]_i_1__3 
       (.I0(Q[10]),
        .I1(ROIFilterOutValidReg_S),
        .I2(\Output_SO[13]_i_4_n_0 ),
        .I3(\Output_SO[13]_i_3_n_0 ),
        .I4(\Output_SO_reg[2]_0 ),
        .O(StatisticsFilteredPixels_SN));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hAB00FF00)) 
    \Output_SO[13]_i_1 
       (.I0(\Output_SO_reg[2]_0 ),
        .I1(\Output_SO[13]_i_3_n_0 ),
        .I2(\Output_SO[13]_i_4_n_0 ),
        .I3(ROIFilterOutValidReg_S),
        .I4(Q[10]),
        .O(E));
  LUT3 #(
    .INIT(8'h40)) 
    \Output_SO[13]_i_14 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[6]),
        .O(\Output_SO[13]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_15 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\Output_SO[13]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_16 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\Output_SO[13]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \Output_SO[13]_i_17 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[6]),
        .O(\Output_SO[13]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_18 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\Output_SO[13]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_19 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\Output_SO[13]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \Output_SO[13]_i_20 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[6]),
        .O(\Output_SO[13]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_21 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\Output_SO[13]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_22 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\Output_SO[13]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \Output_SO[13]_i_23 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[6]),
        .O(\Output_SO[13]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_24 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\Output_SO[13]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_25 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\Output_SO[13]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \Output_SO[13]_i_26 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[6]),
        .O(\Output_SO[13]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_27 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\Output_SO[13]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_28 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\Output_SO[13]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \Output_SO[13]_i_29 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[6]),
        .O(\Output_SO[13]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Output_SO[13]_i_3 
       (.I0(\Output_SO_reg[13]_i_6_n_1 ),
        .I1(\Output_SO_reg[13]_i_7_n_1 ),
        .I2(\Output_SO_reg[13]_i_8_n_1 ),
        .I3(\Output_SO_reg[13]_i_9_n_1 ),
        .O(\Output_SO[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_30 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\Output_SO[13]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_31 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\Output_SO[13]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \Output_SO[13]_i_32 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[6]),
        .O(\Output_SO[13]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_33 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\Output_SO[13]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_34 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\Output_SO[13]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \Output_SO[13]_i_35 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[6]),
        .O(\Output_SO[13]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_36 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\Output_SO[13]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Output_SO[13]_i_37 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\Output_SO[13]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Output_SO[13]_i_4 
       (.I0(\Output_SO_reg[13]_i_10_n_1 ),
        .I1(\Output_SO_reg[13]_i_11_n_1 ),
        .I2(\Output_SO_reg[13]_i_12_n_1 ),
        .I3(\Output_SO_reg[13]_i_13_n_1 ),
        .O(\Output_SO[13]_i_4_n_0 ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_0 ),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [0]),
        .Q(Q[0]));
  FDCE \Output_SO_reg[12] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_0 ),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [9]),
        .Q(Q[9]));
  FDCE \Output_SO_reg[13] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_0 ),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [10]),
        .Q(Q[10]));
  CARRY4 \Output_SO_reg[13]_i_10 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_10_CO_UNCONNECTED [3],\Output_SO_reg[13]_i_10_n_1 ,\Output_SO_reg[13]_i_10_n_2 ,\Output_SO_reg[13]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_10_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_26_n_0 ,\Output_SO[13]_i_27_n_0 ,\Output_SO[13]_i_28_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_11 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_11_CO_UNCONNECTED [3],\Output_SO_reg[13]_i_11_n_1 ,\Output_SO_reg[13]_i_11_n_2 ,\Output_SO_reg[13]_i_11_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_29_n_0 ,\Output_SO[13]_i_30_n_0 ,\Output_SO[13]_i_31_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_12 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_12_CO_UNCONNECTED [3],\Output_SO_reg[13]_i_12_n_1 ,\Output_SO_reg[13]_i_12_n_2 ,\Output_SO_reg[13]_i_12_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_12_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_32_n_0 ,\Output_SO[13]_i_33_n_0 ,\Output_SO[13]_i_34_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_13 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_13_CO_UNCONNECTED [3],\Output_SO_reg[13]_i_13_n_1 ,\Output_SO_reg[13]_i_13_n_2 ,\Output_SO_reg[13]_i_13_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_13_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_35_n_0 ,\Output_SO[13]_i_36_n_0 ,\Output_SO[13]_i_37_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_6 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_6_CO_UNCONNECTED [3],\Output_SO_reg[13]_i_6_n_1 ,\Output_SO_reg[13]_i_6_n_2 ,\Output_SO_reg[13]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_14_n_0 ,\Output_SO[13]_i_15_n_0 ,\Output_SO[13]_i_16_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_7 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_7_CO_UNCONNECTED [3],\Output_SO_reg[13]_i_7_n_1 ,\Output_SO_reg[13]_i_7_n_2 ,\Output_SO_reg[13]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_17_n_0 ,\Output_SO[13]_i_18_n_0 ,\Output_SO[13]_i_19_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_8 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_8_CO_UNCONNECTED [3],\Output_SO_reg[13]_i_8_n_1 ,\Output_SO_reg[13]_i_8_n_2 ,\Output_SO_reg[13]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_20_n_0 ,\Output_SO[13]_i_21_n_0 ,\Output_SO[13]_i_22_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_9 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_9_CO_UNCONNECTED [3],\Output_SO_reg[13]_i_9_n_1 ,\Output_SO_reg[13]_i_9_n_2 ,\Output_SO_reg[13]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_23_n_0 ,\Output_SO[13]_i_24_n_0 ,\Output_SO[13]_i_25_n_0 }));
  FDCE \Output_SO_reg[1] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_0 ),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [1]),
        .Q(Q[1]));
  FDCE \Output_SO_reg[2] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_0 ),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [2]),
        .Q(Q[2]));
  FDCE \Output_SO_reg[3] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_0 ),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [3]),
        .Q(Q[3]));
  FDCE \Output_SO_reg[4] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_0 ),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [4]),
        .Q(Q[4]));
  FDCE \Output_SO_reg[5] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_0 ),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [5]),
        .Q(Q[5]));
  FDCE \Output_SO_reg[6] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_0 ),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [6]),
        .Q(Q[6]));
  FDCE \Output_SO_reg[7] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_0 ),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [7]),
        .Q(Q[7]));
  FDCE \Output_SO_reg[8] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_0 ),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_13
   (Q,
    D,
    LogicClk_CI,
    AR);
  output [10:0]Q;
  input [10:0]D;
  input LogicClk_CI;
  input [1:0]AR;

  wire [1:0]AR;
  wire [10:0]D;
  wire LogicClk_CI;
  wire [10:0]Q;

  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \Output_SO_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[9]),
        .Q(Q[9]));
  FDCE \Output_SO_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \Output_SO_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \Output_SO_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \Output_SO_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \Output_SO_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \Output_SO_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \Output_SO_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \Output_SO_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \Output_SO_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_8
   (Q,
    E,
    \Output_SO_reg[13]_0 ,
    LogicClk_CI,
    AR);
  output [10:0]Q;
  input [0:0]E;
  input [10:0]\Output_SO_reg[13]_0 ;
  input LogicClk_CI;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire LogicClk_CI;
  wire [10:0]\Output_SO_reg[13]_0 ;
  wire [10:0]Q;

  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [0]),
        .Q(Q[0]));
  FDCE \Output_SO_reg[12] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [9]),
        .Q(Q[9]));
  FDCE \Output_SO_reg[13] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [10]),
        .Q(Q[10]));
  FDCE \Output_SO_reg[1] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [1]),
        .Q(Q[1]));
  FDCE \Output_SO_reg[2] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [2]),
        .Q(Q[2]));
  FDCE \Output_SO_reg[3] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [3]),
        .Q(Q[3]));
  FDCE \Output_SO_reg[4] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [4]),
        .Q(Q[4]));
  FDCE \Output_SO_reg[5] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [5]),
        .Q(Q[5]));
  FDCE \Output_SO_reg[6] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [6]),
        .Q(Q[6]));
  FDCE \Output_SO_reg[7] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [7]),
        .Q(Q[7]));
  FDCE \Output_SO_reg[8] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR),
        .D(\Output_SO_reg[13]_0 [8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister__parameterized1
   (\Output_SO_reg[0]_0 ,
    \Output_SO_reg[0]_1 ,
    Q,
    LogicClk_CI,
    AR);
  output \Output_SO_reg[0]_0 ;
  input \Output_SO_reg[0]_1 ;
  input [7:0]Q;
  input LogicClk_CI;
  input [1:0]AR;

  wire [1:0]AR;
  wire LogicClk_CI;
  wire \Output_SO[13]_i_5_n_0 ;
  wire \Output_SO_reg[0]_0 ;
  wire \Output_SO_reg[0]_1 ;
  wire \Output_SO_reg_n_0_[0] ;
  wire \Output_SO_reg_n_0_[1] ;
  wire \Output_SO_reg_n_0_[2] ;
  wire \Output_SO_reg_n_0_[3] ;
  wire \Output_SO_reg_n_0_[4] ;
  wire \Output_SO_reg_n_0_[5] ;
  wire \Output_SO_reg_n_0_[6] ;
  wire \Output_SO_reg_n_0_[7] ;
  wire [7:0]Q;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Output_SO[13]_i_2 
       (.I0(\Output_SO_reg_n_0_[2] ),
        .I1(\Output_SO_reg_n_0_[3] ),
        .I2(\Output_SO_reg_n_0_[0] ),
        .I3(\Output_SO_reg_n_0_[1] ),
        .I4(\Output_SO[13]_i_5_n_0 ),
        .O(\Output_SO_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Output_SO[13]_i_5 
       (.I0(\Output_SO_reg_n_0_[5] ),
        .I1(\Output_SO_reg_n_0_[4] ),
        .I2(\Output_SO_reg_n_0_[7] ),
        .I3(\Output_SO_reg_n_0_[6] ),
        .O(\Output_SO[13]_i_5_n_0 ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_1 ),
        .CLR(AR[1]),
        .D(Q[0]),
        .Q(\Output_SO_reg_n_0_[0] ));
  FDCE \Output_SO_reg[1] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_1 ),
        .CLR(AR[1]),
        .D(Q[1]),
        .Q(\Output_SO_reg_n_0_[1] ));
  FDCE \Output_SO_reg[2] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_1 ),
        .CLR(AR[1]),
        .D(Q[2]),
        .Q(\Output_SO_reg_n_0_[2] ));
  FDCE \Output_SO_reg[3] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_1 ),
        .CLR(AR[1]),
        .D(Q[3]),
        .Q(\Output_SO_reg_n_0_[3] ));
  FDCE \Output_SO_reg[4] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_1 ),
        .CLR(AR[0]),
        .D(Q[4]),
        .Q(\Output_SO_reg_n_0_[4] ));
  FDCE \Output_SO_reg[5] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_1 ),
        .CLR(AR[0]),
        .D(Q[5]),
        .Q(\Output_SO_reg_n_0_[5] ));
  FDCE \Output_SO_reg[6] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_1 ),
        .CLR(AR[0]),
        .D(Q[6]),
        .Q(\Output_SO_reg_n_0_[6] ));
  FDCE \Output_SO_reg[7] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0]_1 ),
        .CLR(AR[0]),
        .D(Q[7]),
        .Q(\Output_SO_reg_n_0_[7] ));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister__parameterized1_11
   (DI,
    Output_SO,
    S,
    \Output_SO_reg[0]_0 ,
    \Output_SO_reg[0]_1 ,
    DVSEventOutValidReg_S,
    \Output_SO_reg[7]_0 ,
    LogicClk_CI,
    AR,
    \Output_SO_reg[6]_0 ,
    \Output_SO_reg[5]_0 ,
    \Output_SO_reg[4]_0 ,
    \Output_SO_reg[3]_0 ,
    \Output_SO_reg[2]_0 ,
    \Output_SO_reg[1]_0 ,
    \Output_SO_reg[0]_2 );
  output [3:0]DI;
  output [7:0]Output_SO;
  output [3:0]S;
  output [3:0]\Output_SO_reg[0]_0 ;
  output [3:0]\Output_SO_reg[0]_1 ;
  input DVSEventOutValidReg_S;
  input \Output_SO_reg[7]_0 ;
  input LogicClk_CI;
  input [0:0]AR;
  input \Output_SO_reg[6]_0 ;
  input \Output_SO_reg[5]_0 ;
  input \Output_SO_reg[4]_0 ;
  input \Output_SO_reg[3]_0 ;
  input \Output_SO_reg[2]_0 ;
  input \Output_SO_reg[1]_0 ;
  input \Output_SO_reg[0]_2 ;

  wire [0:0]AR;
  wire [3:0]DI;
  wire DVSEventOutValidReg_S;
  wire LogicClk_CI;
  wire [7:0]Output_SO;
  wire [3:0]\Output_SO_reg[0]_0 ;
  wire [3:0]\Output_SO_reg[0]_1 ;
  wire \Output_SO_reg[0]_2 ;
  wire \Output_SO_reg[1]_0 ;
  wire \Output_SO_reg[2]_0 ;
  wire \Output_SO_reg[3]_0 ;
  wire \Output_SO_reg[4]_0 ;
  wire \Output_SO_reg[5]_0 ;
  wire \Output_SO_reg[6]_0 ;
  wire \Output_SO_reg[7]_0 ;
  wire [3:0]S;

  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(AR),
        .D(\Output_SO_reg[0]_2 ),
        .Q(Output_SO[0]));
  FDCE \Output_SO_reg[1] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(AR),
        .D(\Output_SO_reg[1]_0 ),
        .Q(Output_SO[1]));
  FDCE \Output_SO_reg[2] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(AR),
        .D(\Output_SO_reg[2]_0 ),
        .Q(Output_SO[2]));
  FDCE \Output_SO_reg[3] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(AR),
        .D(\Output_SO_reg[3]_0 ),
        .Q(Output_SO[3]));
  FDCE \Output_SO_reg[4] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(AR),
        .D(\Output_SO_reg[4]_0 ),
        .Q(Output_SO[4]));
  FDCE \Output_SO_reg[5] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(AR),
        .D(\Output_SO_reg[5]_0 ),
        .Q(Output_SO[5]));
  FDCE \Output_SO_reg[6] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(AR),
        .D(\Output_SO_reg[6]_0 ),
        .Q(Output_SO[6]));
  FDCE \Output_SO_reg[7] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(AR),
        .D(\Output_SO_reg[7]_0 ),
        .Q(Output_SO[7]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_1
       (.I0(Output_SO[6]),
        .I1(Output_SO[7]),
        .O(\Output_SO_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_1__1
       (.I0(Output_SO[6]),
        .I1(Output_SO[7]),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2
       (.I0(Output_SO[4]),
        .I1(Output_SO[5]),
        .O(\Output_SO_reg[0]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__1
       (.I0(Output_SO[5]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3
       (.I0(Output_SO[2]),
        .I1(Output_SO[3]),
        .O(\Output_SO_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_3__1
       (.I0(Output_SO[2]),
        .I1(Output_SO[3]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_4
       (.I0(Output_SO[0]),
        .I1(Output_SO[1]),
        .O(\Output_SO_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_4__1
       (.I0(Output_SO[0]),
        .I1(Output_SO[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_5
       (.I0(Output_SO[6]),
        .I1(Output_SO[7]),
        .O(\Output_SO_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5__1
       (.I0(Output_SO[6]),
        .I1(Output_SO[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_6__0
       (.I0(Output_SO[5]),
        .I1(Output_SO[4]),
        .O(\Output_SO_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__1
       (.I0(Output_SO[4]),
        .I1(Output_SO[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_7
       (.I0(Output_SO[2]),
        .I1(Output_SO[3]),
        .O(\Output_SO_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__1
       (.I0(Output_SO[2]),
        .I1(Output_SO[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_8
       (.I0(Output_SO[0]),
        .I1(Output_SO[1]),
        .O(\Output_SO_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_8__0
       (.I0(Output_SO[0]),
        .I1(Output_SO[1]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "TimestampSynchronizer" *) 
module brd_testAERDVSSM_0_0_TimestampSynchronizer
   (SyncOutClock_CO,
    Overflow_S,
    \Count_DP_reg[14] ,
    Memory_SP_reg,
    LogicClk_CI,
    AR,
    SyncInClockSync_C,
    \DVSAERConfigReg_D_reg[Run_S] ,
    \State_DP_reg[1] ,
    \State_DP_reg[4] ,
    TimestampOverflowBufferOverflow_S,
    TimestampResetBuffer_S,
    SyncSignalSyncFF_S_reg_rep__10);
  output SyncOutClock_CO;
  output Overflow_S;
  output [0:0]\Count_DP_reg[14] ;
  output Memory_SP_reg;
  input LogicClk_CI;
  input [0:0]AR;
  input SyncInClockSync_C;
  input \DVSAERConfigReg_D_reg[Run_S] ;
  input \State_DP_reg[1] ;
  input \State_DP_reg[4] ;
  input TimestampOverflowBufferOverflow_S;
  input TimestampResetBuffer_S;
  input [0:0]SyncSignalSyncFF_S_reg_rep__10;

  wire [0:0]AR;
  wire [12:0]Confirm_DN;
  wire [12:0]Confirm_DP;
  wire \Confirm_DP[12]_i_2_n_0 ;
  wire \Confirm_DP[12]_i_4_n_0 ;
  wire \Confirm_DP[12]_i_5_n_0 ;
  wire \Confirm_DP_reg[12]_i_3_n_1 ;
  wire \Confirm_DP_reg[12]_i_3_n_2 ;
  wire \Confirm_DP_reg[12]_i_3_n_3 ;
  wire \Confirm_DP_reg[12]_i_3_n_4 ;
  wire \Confirm_DP_reg[12]_i_3_n_5 ;
  wire \Confirm_DP_reg[12]_i_3_n_6 ;
  wire \Confirm_DP_reg[12]_i_3_n_7 ;
  wire \Confirm_DP_reg[4]_i_2_n_0 ;
  wire \Confirm_DP_reg[4]_i_2_n_1 ;
  wire \Confirm_DP_reg[4]_i_2_n_2 ;
  wire \Confirm_DP_reg[4]_i_2_n_3 ;
  wire \Confirm_DP_reg[4]_i_2_n_4 ;
  wire \Confirm_DP_reg[4]_i_2_n_5 ;
  wire \Confirm_DP_reg[4]_i_2_n_6 ;
  wire \Confirm_DP_reg[4]_i_2_n_7 ;
  wire \Confirm_DP_reg[8]_i_2_n_0 ;
  wire \Confirm_DP_reg[8]_i_2_n_1 ;
  wire \Confirm_DP_reg[8]_i_2_n_2 ;
  wire \Confirm_DP_reg[8]_i_2_n_3 ;
  wire \Confirm_DP_reg[8]_i_2_n_4 ;
  wire \Confirm_DP_reg[8]_i_2_n_5 ;
  wire \Confirm_DP_reg[8]_i_2_n_6 ;
  wire \Confirm_DP_reg[8]_i_2_n_7 ;
  wire [0:0]\Count_DP_reg[14] ;
  wire \Counter_DP[0]_i_1_n_0 ;
  wire \Counter_DP[10]_i_1_n_0 ;
  wire \Counter_DP[11]_i_1_n_0 ;
  wire \Counter_DP[12]_i_1_n_0 ;
  wire \Counter_DP[13]_i_1_n_0 ;
  wire \Counter_DP[14]_i_1_n_0 ;
  wire \Counter_DP[14]_i_3_n_0 ;
  wire \Counter_DP[14]_i_4_n_0 ;
  wire \Counter_DP[14]_i_5_n_0 ;
  wire \Counter_DP[14]_i_6_n_0 ;
  wire \Counter_DP[14]_i_7_n_0 ;
  wire \Counter_DP[14]_i_8_n_0 ;
  wire \Counter_DP[1]_i_1_n_0 ;
  wire \Counter_DP[2]_i_1_n_0 ;
  wire \Counter_DP[3]_i_1_n_0 ;
  wire \Counter_DP[4]_i_1_n_0 ;
  wire \Counter_DP[5]_i_1_n_0 ;
  wire \Counter_DP[6]_i_1_n_0 ;
  wire \Counter_DP[7]_i_1_n_0 ;
  wire \Counter_DP[8]_i_1_n_0 ;
  wire \Counter_DP[9]_i_1_n_0 ;
  wire \Counter_DP_reg[12]_i_2_n_0 ;
  wire \Counter_DP_reg[12]_i_2_n_1 ;
  wire \Counter_DP_reg[12]_i_2_n_2 ;
  wire \Counter_DP_reg[12]_i_2_n_3 ;
  wire \Counter_DP_reg[12]_i_2_n_4 ;
  wire \Counter_DP_reg[12]_i_2_n_5 ;
  wire \Counter_DP_reg[12]_i_2_n_6 ;
  wire \Counter_DP_reg[12]_i_2_n_7 ;
  wire \Counter_DP_reg[14]_i_2_n_3 ;
  wire \Counter_DP_reg[14]_i_2_n_6 ;
  wire \Counter_DP_reg[14]_i_2_n_7 ;
  wire \Counter_DP_reg[4]_i_2_n_0 ;
  wire \Counter_DP_reg[4]_i_2_n_1 ;
  wire \Counter_DP_reg[4]_i_2_n_2 ;
  wire \Counter_DP_reg[4]_i_2_n_3 ;
  wire \Counter_DP_reg[4]_i_2_n_4 ;
  wire \Counter_DP_reg[4]_i_2_n_5 ;
  wire \Counter_DP_reg[4]_i_2_n_6 ;
  wire \Counter_DP_reg[4]_i_2_n_7 ;
  wire \Counter_DP_reg[8]_i_2_n_0 ;
  wire \Counter_DP_reg[8]_i_2_n_1 ;
  wire \Counter_DP_reg[8]_i_2_n_2 ;
  wire \Counter_DP_reg[8]_i_2_n_3 ;
  wire \Counter_DP_reg[8]_i_2_n_4 ;
  wire \Counter_DP_reg[8]_i_2_n_5 ;
  wire \Counter_DP_reg[8]_i_2_n_6 ;
  wire \Counter_DP_reg[8]_i_2_n_7 ;
  wire \Counter_DP_reg_n_0_[0] ;
  wire \Counter_DP_reg_n_0_[10] ;
  wire \Counter_DP_reg_n_0_[11] ;
  wire \Counter_DP_reg_n_0_[12] ;
  wire \Counter_DP_reg_n_0_[13] ;
  wire \Counter_DP_reg_n_0_[14] ;
  wire \Counter_DP_reg_n_0_[1] ;
  wire \Counter_DP_reg_n_0_[2] ;
  wire \Counter_DP_reg_n_0_[3] ;
  wire \Counter_DP_reg_n_0_[4] ;
  wire \Counter_DP_reg_n_0_[5] ;
  wire \Counter_DP_reg_n_0_[6] ;
  wire \Counter_DP_reg_n_0_[7] ;
  wire \Counter_DP_reg_n_0_[8] ;
  wire \Counter_DP_reg_n_0_[9] ;
  wire \DVSAERConfigReg_D_reg[Run_S] ;
  wire Divider_DN;
  wire [6:0]Divider_DP;
  wire \Divider_DP[0]_i_1_n_0 ;
  wire \Divider_DP[1]_i_1_n_0 ;
  wire \Divider_DP[2]_i_1_n_0 ;
  wire \Divider_DP[3]_i_1_n_0 ;
  wire \Divider_DP[3]_i_2_n_0 ;
  wire \Divider_DP[4]_i_1_n_0 ;
  wire \Divider_DP[4]_i_2_n_0 ;
  wire \Divider_DP[5]_i_1_n_0 ;
  wire \Divider_DP[5]_i_2_n_0 ;
  wire \Divider_DP[6]_i_2_n_0 ;
  wire \Divider_DP[6]_i_3_n_0 ;
  wire \Divider_DP[6]_i_4_n_0 ;
  wire \Divider_DP[6]_i_5_n_0 ;
  wire \Divider_DP[6]_i_6_n_0 ;
  wire \Divider_DP[6]_i_7_n_0 ;
  wire \Divider_DP[6]_i_8_n_0 ;
  wire \Divider_DP[6]_i_9_n_0 ;
  wire \FSM_sequential_State_DP[0]_i_1__0_n_0 ;
  wire \FSM_sequential_State_DP[1]_i_1_n_0 ;
  wire \FSM_sequential_State_DP[1]_i_2_n_0 ;
  wire \FSM_sequential_State_DP[1]_i_3_n_0 ;
  wire \FSM_sequential_State_DP[1]_i_4_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_10_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_11_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_1_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_2_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_3_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_4_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_5_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_6_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_7_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_8_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_9_n_0 ;
  wire LogicClk_CI;
  wire Memory_SP_reg;
  wire \Output_SO[0]_i_2_n_0 ;
  wire Overflow_S;
  (* RTL_KEEP = "yes" *) wire [2:0]State_DP;
  wire \State_DP_reg[1] ;
  wire \State_DP_reg[4] ;
  wire SyncInClockSync_C;
  wire SyncOutClockReg_C;
  wire SyncOutClock_CO;
  wire SyncOutClock_CO_i_2_n_0;
  wire SyncOutClock_CO_i_3_n_0;
  wire SyncOutClock_CO_i_4_n_0;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__10;
  wire TimestampOverflowBufferOverflow_S;
  wire TimestampResetBuffer_S;
  wire [3:3]\NLW_Confirm_DP_reg[12]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_Counter_DP_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_Counter_DP_reg[14]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \Confirm_DP[0]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(SyncInClockSync_C),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .I4(State_DP[2]),
        .I5(Confirm_DP[0]),
        .O(Confirm_DN[0]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Confirm_DP[10]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(SyncInClockSync_C),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .I4(State_DP[2]),
        .I5(\Confirm_DP_reg[12]_i_3_n_6 ),
        .O(Confirm_DN[10]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Confirm_DP[11]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(SyncInClockSync_C),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .I4(State_DP[2]),
        .I5(\Confirm_DP_reg[12]_i_3_n_5 ),
        .O(Confirm_DN[11]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Confirm_DP[12]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(SyncInClockSync_C),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .I4(State_DP[2]),
        .I5(\Confirm_DP_reg[12]_i_3_n_4 ),
        .O(Confirm_DN[12]));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \Confirm_DP[12]_i_2 
       (.I0(\Confirm_DP[12]_i_4_n_0 ),
        .I1(\Confirm_DP[12]_i_5_n_0 ),
        .I2(Confirm_DP[12]),
        .I3(Confirm_DP[5]),
        .I4(Confirm_DP[1]),
        .O(\Confirm_DP[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \Confirm_DP[12]_i_4 
       (.I0(Confirm_DP[8]),
        .I1(Confirm_DP[7]),
        .I2(Confirm_DP[6]),
        .I3(Confirm_DP[10]),
        .I4(Confirm_DP[0]),
        .I5(Confirm_DP[2]),
        .O(\Confirm_DP[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \Confirm_DP[12]_i_5 
       (.I0(Confirm_DP[11]),
        .I1(Confirm_DP[4]),
        .I2(Confirm_DP[9]),
        .I3(Confirm_DP[3]),
        .O(\Confirm_DP[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Confirm_DP[1]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(SyncInClockSync_C),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .I4(State_DP[2]),
        .I5(\Confirm_DP_reg[4]_i_2_n_7 ),
        .O(Confirm_DN[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Confirm_DP[2]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(SyncInClockSync_C),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .I4(State_DP[2]),
        .I5(\Confirm_DP_reg[4]_i_2_n_6 ),
        .O(Confirm_DN[2]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Confirm_DP[3]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(SyncInClockSync_C),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .I4(State_DP[2]),
        .I5(\Confirm_DP_reg[4]_i_2_n_5 ),
        .O(Confirm_DN[3]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Confirm_DP[4]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(SyncInClockSync_C),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .I4(State_DP[2]),
        .I5(\Confirm_DP_reg[4]_i_2_n_4 ),
        .O(Confirm_DN[4]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Confirm_DP[5]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(SyncInClockSync_C),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .I4(State_DP[2]),
        .I5(\Confirm_DP_reg[8]_i_2_n_7 ),
        .O(Confirm_DN[5]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Confirm_DP[6]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(SyncInClockSync_C),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .I4(State_DP[2]),
        .I5(\Confirm_DP_reg[8]_i_2_n_6 ),
        .O(Confirm_DN[6]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Confirm_DP[7]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(SyncInClockSync_C),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .I4(State_DP[2]),
        .I5(\Confirm_DP_reg[8]_i_2_n_5 ),
        .O(Confirm_DN[7]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Confirm_DP[8]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(SyncInClockSync_C),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .I4(State_DP[2]),
        .I5(\Confirm_DP_reg[8]_i_2_n_4 ),
        .O(Confirm_DN[8]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Confirm_DP[9]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(SyncInClockSync_C),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .I4(State_DP[2]),
        .I5(\Confirm_DP_reg[12]_i_3_n_7 ),
        .O(Confirm_DN[9]));
  FDCE \Confirm_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Confirm_DN[0]),
        .Q(Confirm_DP[0]));
  FDCE \Confirm_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Confirm_DN[10]),
        .Q(Confirm_DP[10]));
  FDCE \Confirm_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Confirm_DN[11]),
        .Q(Confirm_DP[11]));
  FDCE \Confirm_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Confirm_DN[12]),
        .Q(Confirm_DP[12]));
  CARRY4 \Confirm_DP_reg[12]_i_3 
       (.CI(\Confirm_DP_reg[8]_i_2_n_0 ),
        .CO({\NLW_Confirm_DP_reg[12]_i_3_CO_UNCONNECTED [3],\Confirm_DP_reg[12]_i_3_n_1 ,\Confirm_DP_reg[12]_i_3_n_2 ,\Confirm_DP_reg[12]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Confirm_DP_reg[12]_i_3_n_4 ,\Confirm_DP_reg[12]_i_3_n_5 ,\Confirm_DP_reg[12]_i_3_n_6 ,\Confirm_DP_reg[12]_i_3_n_7 }),
        .S(Confirm_DP[12:9]));
  FDCE \Confirm_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Confirm_DN[1]),
        .Q(Confirm_DP[1]));
  FDCE \Confirm_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Confirm_DN[2]),
        .Q(Confirm_DP[2]));
  FDCE \Confirm_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Confirm_DN[3]),
        .Q(Confirm_DP[3]));
  FDCE \Confirm_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Confirm_DN[4]),
        .Q(Confirm_DP[4]));
  CARRY4 \Confirm_DP_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\Confirm_DP_reg[4]_i_2_n_0 ,\Confirm_DP_reg[4]_i_2_n_1 ,\Confirm_DP_reg[4]_i_2_n_2 ,\Confirm_DP_reg[4]_i_2_n_3 }),
        .CYINIT(Confirm_DP[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Confirm_DP_reg[4]_i_2_n_4 ,\Confirm_DP_reg[4]_i_2_n_5 ,\Confirm_DP_reg[4]_i_2_n_6 ,\Confirm_DP_reg[4]_i_2_n_7 }),
        .S(Confirm_DP[4:1]));
  FDCE \Confirm_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Confirm_DN[5]),
        .Q(Confirm_DP[5]));
  FDCE \Confirm_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Confirm_DN[6]),
        .Q(Confirm_DP[6]));
  FDCE \Confirm_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Confirm_DN[7]),
        .Q(Confirm_DP[7]));
  FDCE \Confirm_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Confirm_DN[8]),
        .Q(Confirm_DP[8]));
  CARRY4 \Confirm_DP_reg[8]_i_2 
       (.CI(\Confirm_DP_reg[4]_i_2_n_0 ),
        .CO({\Confirm_DP_reg[8]_i_2_n_0 ,\Confirm_DP_reg[8]_i_2_n_1 ,\Confirm_DP_reg[8]_i_2_n_2 ,\Confirm_DP_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Confirm_DP_reg[8]_i_2_n_4 ,\Confirm_DP_reg[8]_i_2_n_5 ,\Confirm_DP_reg[8]_i_2_n_6 ,\Confirm_DP_reg[8]_i_2_n_7 }),
        .S(Confirm_DP[8:5]));
  FDCE \Confirm_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Confirm_DN[9]),
        .Q(Confirm_DP[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF08C80000)) 
    \Count_DP[14]_i_1 
       (.I0(\Output_SO[0]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .I2(State_DP[0]),
        .I3(SyncInClockSync_C),
        .I4(\FSM_sequential_State_DP[1]_i_2_n_0 ),
        .I5(\State_DP_reg[4] ),
        .O(\Count_DP_reg[14] ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \Counter_DP[0]_i_1 
       (.I0(\Counter_DP_reg_n_0_[0] ),
        .I1(\Counter_DP[14]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\Counter_DP[14]_i_4_n_0 ),
        .I5(\Counter_DP[14]_i_5_n_0 ),
        .O(\Counter_DP[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A888A888A88)) 
    \Counter_DP[10]_i_1 
       (.I0(\Counter_DP_reg[12]_i_2_n_6 ),
        .I1(\Counter_DP[14]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\Counter_DP[14]_i_4_n_0 ),
        .I5(\Counter_DP[14]_i_5_n_0 ),
        .O(\Counter_DP[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A888A888A88)) 
    \Counter_DP[11]_i_1 
       (.I0(\Counter_DP_reg[12]_i_2_n_5 ),
        .I1(\Counter_DP[14]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\Counter_DP[14]_i_4_n_0 ),
        .I5(\Counter_DP[14]_i_5_n_0 ),
        .O(\Counter_DP[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A888A888A88)) 
    \Counter_DP[12]_i_1 
       (.I0(\Counter_DP_reg[12]_i_2_n_4 ),
        .I1(\Counter_DP[14]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\Counter_DP[14]_i_4_n_0 ),
        .I5(\Counter_DP[14]_i_5_n_0 ),
        .O(\Counter_DP[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A888A888A88)) 
    \Counter_DP[13]_i_1 
       (.I0(\Counter_DP_reg[14]_i_2_n_7 ),
        .I1(\Counter_DP[14]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\Counter_DP[14]_i_4_n_0 ),
        .I5(\Counter_DP[14]_i_5_n_0 ),
        .O(\Counter_DP[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A888A888A88)) 
    \Counter_DP[14]_i_1 
       (.I0(\Counter_DP_reg[14]_i_2_n_6 ),
        .I1(\Counter_DP[14]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\Counter_DP[14]_i_4_n_0 ),
        .I5(\Counter_DP[14]_i_5_n_0 ),
        .O(\Counter_DP[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \Counter_DP[14]_i_3 
       (.I0(\FSM_sequential_State_DP[2]_i_6_n_0 ),
        .I1(State_DP[1]),
        .I2(State_DP[0]),
        .I3(State_DP[2]),
        .I4(SyncInClockSync_C),
        .O(\Counter_DP[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEE0EEEEEEEEE)) 
    \Counter_DP[14]_i_4 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(SyncInClockSync_C),
        .I2(\Counter_DP_reg_n_0_[11] ),
        .I3(\Counter_DP[14]_i_6_n_0 ),
        .I4(\Counter_DP[14]_i_7_n_0 ),
        .I5(\Counter_DP[14]_i_8_n_0 ),
        .O(\Counter_DP[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \Counter_DP[14]_i_5 
       (.I0(State_DP[2]),
        .I1(State_DP[1]),
        .I2(State_DP[0]),
        .O(\Counter_DP[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \Counter_DP[14]_i_6 
       (.I0(\Counter_DP_reg_n_0_[4] ),
        .I1(\Counter_DP_reg_n_0_[3] ),
        .O(\Counter_DP[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \Counter_DP[14]_i_7 
       (.I0(\Counter_DP_reg_n_0_[8] ),
        .I1(\Counter_DP_reg_n_0_[9] ),
        .I2(\Counter_DP_reg_n_0_[10] ),
        .I3(\Counter_DP_reg_n_0_[12] ),
        .I4(\Counter_DP_reg_n_0_[7] ),
        .I5(\Counter_DP_reg_n_0_[13] ),
        .O(\Counter_DP[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \Counter_DP[14]_i_8 
       (.I0(\Counter_DP_reg_n_0_[6] ),
        .I1(\Counter_DP_reg_n_0_[2] ),
        .I2(\Counter_DP_reg_n_0_[0] ),
        .I3(\Counter_DP_reg_n_0_[1] ),
        .I4(\Counter_DP_reg_n_0_[5] ),
        .I5(\Counter_DP_reg_n_0_[14] ),
        .O(\Counter_DP[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A888A888A88)) 
    \Counter_DP[1]_i_1 
       (.I0(\Counter_DP_reg[4]_i_2_n_7 ),
        .I1(\Counter_DP[14]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\Counter_DP[14]_i_4_n_0 ),
        .I5(\Counter_DP[14]_i_5_n_0 ),
        .O(\Counter_DP[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A888A888A88)) 
    \Counter_DP[2]_i_1 
       (.I0(\Counter_DP_reg[4]_i_2_n_6 ),
        .I1(\Counter_DP[14]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\Counter_DP[14]_i_4_n_0 ),
        .I5(\Counter_DP[14]_i_5_n_0 ),
        .O(\Counter_DP[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A888A888A88)) 
    \Counter_DP[3]_i_1 
       (.I0(\Counter_DP_reg[4]_i_2_n_5 ),
        .I1(\Counter_DP[14]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\Counter_DP[14]_i_4_n_0 ),
        .I5(\Counter_DP[14]_i_5_n_0 ),
        .O(\Counter_DP[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A888A888A88)) 
    \Counter_DP[4]_i_1 
       (.I0(\Counter_DP_reg[4]_i_2_n_4 ),
        .I1(\Counter_DP[14]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\Counter_DP[14]_i_4_n_0 ),
        .I5(\Counter_DP[14]_i_5_n_0 ),
        .O(\Counter_DP[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A888A888A88)) 
    \Counter_DP[5]_i_1 
       (.I0(\Counter_DP_reg[8]_i_2_n_7 ),
        .I1(\Counter_DP[14]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\Counter_DP[14]_i_4_n_0 ),
        .I5(\Counter_DP[14]_i_5_n_0 ),
        .O(\Counter_DP[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A888A888A88)) 
    \Counter_DP[6]_i_1 
       (.I0(\Counter_DP_reg[8]_i_2_n_6 ),
        .I1(\Counter_DP[14]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\Counter_DP[14]_i_4_n_0 ),
        .I5(\Counter_DP[14]_i_5_n_0 ),
        .O(\Counter_DP[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A888A888A88)) 
    \Counter_DP[7]_i_1 
       (.I0(\Counter_DP_reg[8]_i_2_n_5 ),
        .I1(\Counter_DP[14]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\Counter_DP[14]_i_4_n_0 ),
        .I5(\Counter_DP[14]_i_5_n_0 ),
        .O(\Counter_DP[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A888A888A88)) 
    \Counter_DP[8]_i_1 
       (.I0(\Counter_DP_reg[8]_i_2_n_4 ),
        .I1(\Counter_DP[14]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\Counter_DP[14]_i_4_n_0 ),
        .I5(\Counter_DP[14]_i_5_n_0 ),
        .O(\Counter_DP[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A888A888A88)) 
    \Counter_DP[9]_i_1 
       (.I0(\Counter_DP_reg[12]_i_2_n_7 ),
        .I1(\Counter_DP[14]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\Counter_DP[14]_i_4_n_0 ),
        .I5(\Counter_DP[14]_i_5_n_0 ),
        .O(\Counter_DP[9]_i_1_n_0 ));
  FDCE \Counter_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Counter_DP[0]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[0] ));
  FDCE \Counter_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Counter_DP[10]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[10] ));
  FDCE \Counter_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Counter_DP[11]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[11] ));
  FDCE \Counter_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Counter_DP[12]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[12] ));
  CARRY4 \Counter_DP_reg[12]_i_2 
       (.CI(\Counter_DP_reg[8]_i_2_n_0 ),
        .CO({\Counter_DP_reg[12]_i_2_n_0 ,\Counter_DP_reg[12]_i_2_n_1 ,\Counter_DP_reg[12]_i_2_n_2 ,\Counter_DP_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Counter_DP_reg[12]_i_2_n_4 ,\Counter_DP_reg[12]_i_2_n_5 ,\Counter_DP_reg[12]_i_2_n_6 ,\Counter_DP_reg[12]_i_2_n_7 }),
        .S({\Counter_DP_reg_n_0_[12] ,\Counter_DP_reg_n_0_[11] ,\Counter_DP_reg_n_0_[10] ,\Counter_DP_reg_n_0_[9] }));
  FDCE \Counter_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Counter_DP[13]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[13] ));
  FDCE \Counter_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Counter_DP[14]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[14] ));
  CARRY4 \Counter_DP_reg[14]_i_2 
       (.CI(\Counter_DP_reg[12]_i_2_n_0 ),
        .CO({\NLW_Counter_DP_reg[14]_i_2_CO_UNCONNECTED [3:1],\Counter_DP_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Counter_DP_reg[14]_i_2_O_UNCONNECTED [3:2],\Counter_DP_reg[14]_i_2_n_6 ,\Counter_DP_reg[14]_i_2_n_7 }),
        .S({1'b0,1'b0,\Counter_DP_reg_n_0_[14] ,\Counter_DP_reg_n_0_[13] }));
  FDCE \Counter_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Counter_DP[1]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[1] ));
  FDCE \Counter_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Counter_DP[2]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[2] ));
  FDCE \Counter_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Counter_DP[3]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[3] ));
  FDCE \Counter_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Counter_DP[4]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[4] ));
  CARRY4 \Counter_DP_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\Counter_DP_reg[4]_i_2_n_0 ,\Counter_DP_reg[4]_i_2_n_1 ,\Counter_DP_reg[4]_i_2_n_2 ,\Counter_DP_reg[4]_i_2_n_3 }),
        .CYINIT(\Counter_DP_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Counter_DP_reg[4]_i_2_n_4 ,\Counter_DP_reg[4]_i_2_n_5 ,\Counter_DP_reg[4]_i_2_n_6 ,\Counter_DP_reg[4]_i_2_n_7 }),
        .S({\Counter_DP_reg_n_0_[4] ,\Counter_DP_reg_n_0_[3] ,\Counter_DP_reg_n_0_[2] ,\Counter_DP_reg_n_0_[1] }));
  FDCE \Counter_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Counter_DP[5]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[5] ));
  FDCE \Counter_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Counter_DP[6]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[6] ));
  FDCE \Counter_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Counter_DP[7]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[7] ));
  FDCE \Counter_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Counter_DP[8]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[8] ));
  CARRY4 \Counter_DP_reg[8]_i_2 
       (.CI(\Counter_DP_reg[4]_i_2_n_0 ),
        .CO({\Counter_DP_reg[8]_i_2_n_0 ,\Counter_DP_reg[8]_i_2_n_1 ,\Counter_DP_reg[8]_i_2_n_2 ,\Counter_DP_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Counter_DP_reg[8]_i_2_n_4 ,\Counter_DP_reg[8]_i_2_n_5 ,\Counter_DP_reg[8]_i_2_n_6 ,\Counter_DP_reg[8]_i_2_n_7 }),
        .S({\Counter_DP_reg_n_0_[8] ,\Counter_DP_reg_n_0_[7] ,\Counter_DP_reg_n_0_[6] ,\Counter_DP_reg_n_0_[5] }));
  FDCE \Counter_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Counter_DP[9]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[9] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \Divider_DP[0]_i_1 
       (.I0(\Counter_DP[14]_i_4_n_0 ),
        .I1(State_DP[1]),
        .I2(\Divider_DP[6]_i_4_n_0 ),
        .I3(Divider_DP[0]),
        .O(\Divider_DP[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E200)) 
    \Divider_DP[1]_i_1 
       (.I0(\Counter_DP[14]_i_4_n_0 ),
        .I1(State_DP[1]),
        .I2(\Divider_DP[6]_i_4_n_0 ),
        .I3(Divider_DP[0]),
        .I4(Divider_DP[1]),
        .O(\Divider_DP[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7770007088800080)) 
    \Divider_DP[2]_i_1 
       (.I0(Divider_DP[0]),
        .I1(Divider_DP[1]),
        .I2(\Counter_DP[14]_i_4_n_0 ),
        .I3(State_DP[1]),
        .I4(\Divider_DP[6]_i_4_n_0 ),
        .I5(Divider_DP[2]),
        .O(\Divider_DP[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \Divider_DP[3]_i_1 
       (.I0(\Counter_DP[14]_i_4_n_0 ),
        .I1(State_DP[1]),
        .I2(\Divider_DP[6]_i_4_n_0 ),
        .I3(\Divider_DP[3]_i_2_n_0 ),
        .O(\Divider_DP[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FFFF80)) 
    \Divider_DP[3]_i_2 
       (.I0(Divider_DP[5]),
        .I1(Divider_DP[6]),
        .I2(Divider_DP[4]),
        .I3(\Divider_DP[6]_i_5_n_0 ),
        .I4(Divider_DP[3]),
        .I5(State_DP[2]),
        .O(\Divider_DP[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \Divider_DP[4]_i_1 
       (.I0(\Counter_DP[14]_i_4_n_0 ),
        .I1(State_DP[1]),
        .I2(\Divider_DP[6]_i_4_n_0 ),
        .I3(\Divider_DP[4]_i_2_n_0 ),
        .O(\Divider_DP[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABABAEFEFEFEF)) 
    \Divider_DP[4]_i_2 
       (.I0(State_DP[2]),
        .I1(\Divider_DP[6]_i_5_n_0 ),
        .I2(Divider_DP[3]),
        .I3(Divider_DP[6]),
        .I4(Divider_DP[5]),
        .I5(Divider_DP[4]),
        .O(\Divider_DP[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \Divider_DP[5]_i_1 
       (.I0(\Counter_DP[14]_i_4_n_0 ),
        .I1(State_DP[1]),
        .I2(\Divider_DP[6]_i_4_n_0 ),
        .I3(\Divider_DP[5]_i_2_n_0 ),
        .O(\Divider_DP[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBAAEFFFBAAAEFFF)) 
    \Divider_DP[5]_i_2 
       (.I0(State_DP[2]),
        .I1(\Divider_DP[6]_i_5_n_0 ),
        .I2(Divider_DP[3]),
        .I3(Divider_DP[4]),
        .I4(Divider_DP[5]),
        .I5(Divider_DP[6]),
        .O(\Divider_DP[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Divider_DP[6]_i_1 
       (.I0(State_DP[2]),
        .I1(State_DP[0]),
        .O(Divider_DN));
  LUT4 #(
    .INIT(16'hA808)) 
    \Divider_DP[6]_i_2 
       (.I0(\Divider_DP[6]_i_3_n_0 ),
        .I1(\Counter_DP[14]_i_4_n_0 ),
        .I2(State_DP[1]),
        .I3(\Divider_DP[6]_i_4_n_0 ),
        .O(\Divider_DP[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0F038F0)) 
    \Divider_DP[6]_i_3 
       (.I0(Divider_DP[3]),
        .I1(Divider_DP[5]),
        .I2(Divider_DP[6]),
        .I3(Divider_DP[4]),
        .I4(\Divider_DP[6]_i_5_n_0 ),
        .I5(State_DP[2]),
        .O(\Divider_DP[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Divider_DP[6]_i_4 
       (.I0(\Divider_DP[6]_i_6_n_0 ),
        .I1(\Counter_DP_reg_n_0_[3] ),
        .I2(\Counter_DP_reg_n_0_[12] ),
        .I3(\Divider_DP[6]_i_7_n_0 ),
        .I4(\Divider_DP[6]_i_8_n_0 ),
        .I5(\Divider_DP[6]_i_9_n_0 ),
        .O(\Divider_DP[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \Divider_DP[6]_i_5 
       (.I0(Divider_DP[1]),
        .I1(Divider_DP[0]),
        .I2(Divider_DP[2]),
        .O(\Divider_DP[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \Divider_DP[6]_i_6 
       (.I0(\Counter_DP_reg_n_0_[0] ),
        .I1(\Counter_DP_reg_n_0_[7] ),
        .O(\Divider_DP[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \Divider_DP[6]_i_7 
       (.I0(\Counter_DP_reg_n_0_[6] ),
        .I1(\Counter_DP_reg_n_0_[5] ),
        .I2(\Counter_DP_reg_n_0_[13] ),
        .I3(\Counter_DP_reg_n_0_[1] ),
        .O(\Divider_DP[6]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \Divider_DP[6]_i_8 
       (.I0(\Counter_DP_reg_n_0_[11] ),
        .I1(\Counter_DP_reg_n_0_[8] ),
        .I2(\Counter_DP_reg_n_0_[4] ),
        .I3(\Counter_DP_reg_n_0_[14] ),
        .O(\Divider_DP[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \Divider_DP[6]_i_9 
       (.I0(\Counter_DP_reg_n_0_[10] ),
        .I1(\Counter_DP_reg_n_0_[9] ),
        .I2(\Counter_DP_reg_n_0_[2] ),
        .O(\Divider_DP[6]_i_9_n_0 ));
  FDCE \Divider_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(Divider_DN),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Divider_DP[0]_i_1_n_0 ),
        .Q(Divider_DP[0]));
  FDCE \Divider_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(Divider_DN),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Divider_DP[1]_i_1_n_0 ),
        .Q(Divider_DP[1]));
  FDCE \Divider_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(Divider_DN),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Divider_DP[2]_i_1_n_0 ),
        .Q(Divider_DP[2]));
  FDCE \Divider_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(Divider_DN),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Divider_DP[3]_i_1_n_0 ),
        .Q(Divider_DP[3]));
  FDCE \Divider_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(Divider_DN),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Divider_DP[4]_i_1_n_0 ),
        .Q(Divider_DP[4]));
  FDCE \Divider_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(Divider_DN),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Divider_DP[5]_i_1_n_0 ),
        .Q(Divider_DP[5]));
  FDCE \Divider_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(Divider_DN),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\Divider_DP[6]_i_2_n_0 ),
        .Q(Divider_DP[6]));
  LUT6 #(
    .INIT(64'h3353337300500040)) 
    \FSM_sequential_State_DP[0]_i_1__0 
       (.I0(State_DP[0]),
        .I1(\FSM_sequential_State_DP[2]_i_3_n_0 ),
        .I2(State_DP[1]),
        .I3(State_DP[2]),
        .I4(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I5(State_DP[0]),
        .O(\FSM_sequential_State_DP[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEFEFEEE0E0E0)) 
    \FSM_sequential_State_DP[1]_i_1 
       (.I0(\FSM_sequential_State_DP[1]_i_2_n_0 ),
        .I1(\FSM_sequential_State_DP[1]_i_3_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_3_n_0 ),
        .I3(\FSM_sequential_State_DP[1]_i_4_n_0 ),
        .I4(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I5(State_DP[1]),
        .O(\FSM_sequential_State_DP[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2033)) 
    \FSM_sequential_State_DP[1]_i_2 
       (.I0(State_DP[1]),
        .I1(State_DP[2]),
        .I2(\FSM_sequential_State_DP[2]_i_5_n_0 ),
        .I3(State_DP[0]),
        .O(\FSM_sequential_State_DP[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_sequential_State_DP[1]_i_3 
       (.I0(State_DP[2]),
        .I1(State_DP[0]),
        .I2(State_DP[1]),
        .I3(SyncInClockSync_C),
        .O(\FSM_sequential_State_DP[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_State_DP[1]_i_4 
       (.I0(State_DP[1]),
        .I1(State_DP[2]),
        .O(\FSM_sequential_State_DP[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h33A333B300A00080)) 
    \FSM_sequential_State_DP[2]_i_1 
       (.I0(\FSM_sequential_State_DP[2]_i_2_n_0 ),
        .I1(\FSM_sequential_State_DP[2]_i_3_n_0 ),
        .I2(State_DP[1]),
        .I3(State_DP[2]),
        .I4(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I5(State_DP[2]),
        .O(\FSM_sequential_State_DP[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \FSM_sequential_State_DP[2]_i_10 
       (.I0(\Counter_DP_reg_n_0_[13] ),
        .I1(\Counter_DP_reg_n_0_[8] ),
        .I2(\Counter_DP_reg_n_0_[1] ),
        .I3(\Counter_DP_reg_n_0_[0] ),
        .O(\FSM_sequential_State_DP[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_State_DP[2]_i_11 
       (.I0(\Counter_DP_reg_n_0_[5] ),
        .I1(\Counter_DP_reg_n_0_[14] ),
        .I2(\Counter_DP_reg_n_0_[12] ),
        .I3(\Counter_DP_reg_n_0_[11] ),
        .O(\FSM_sequential_State_DP[2]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_State_DP[2]_i_2 
       (.I0(State_DP[0]),
        .I1(\FSM_sequential_State_DP[2]_i_5_n_0 ),
        .O(\FSM_sequential_State_DP[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22222223AFAAAFAB)) 
    \FSM_sequential_State_DP[2]_i_3 
       (.I0(State_DP[2]),
        .I1(SyncInClockSync_C),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .I4(\Confirm_DP[12]_i_2_n_0 ),
        .I5(\FSM_sequential_State_DP[2]_i_6_n_0 ),
        .O(\FSM_sequential_State_DP[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DDD)) 
    \FSM_sequential_State_DP[2]_i_4 
       (.I0(\Divider_DP[6]_i_4_n_0 ),
        .I1(State_DP[0]),
        .I2(SyncInClockSync_C),
        .I3(\FSM_sequential_State_DP[2]_i_5_n_0 ),
        .O(\FSM_sequential_State_DP[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \FSM_sequential_State_DP[2]_i_5 
       (.I0(\FSM_sequential_State_DP[2]_i_7_n_0 ),
        .I1(\FSM_sequential_State_DP[2]_i_8_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_9_n_0 ),
        .I3(\Counter_DP_reg_n_0_[11] ),
        .I4(\Counter_DP_reg_n_0_[10] ),
        .I5(\Counter_DP_reg_n_0_[9] ),
        .O(\FSM_sequential_State_DP[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \FSM_sequential_State_DP[2]_i_6 
       (.I0(\Divider_DP[6]_i_9_n_0 ),
        .I1(\FSM_sequential_State_DP[2]_i_10_n_0 ),
        .I2(\Counter_DP[14]_i_6_n_0 ),
        .I3(\Counter_DP_reg_n_0_[6] ),
        .I4(\Counter_DP_reg_n_0_[7] ),
        .I5(\FSM_sequential_State_DP[2]_i_11_n_0 ),
        .O(\FSM_sequential_State_DP[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \FSM_sequential_State_DP[2]_i_7 
       (.I0(\Counter_DP_reg_n_0_[3] ),
        .I1(\Counter_DP_reg_n_0_[4] ),
        .I2(\Counter_DP_reg_n_0_[5] ),
        .I3(\Counter_DP_reg_n_0_[14] ),
        .O(\FSM_sequential_State_DP[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_sequential_State_DP[2]_i_8 
       (.I0(\Counter_DP_reg_n_0_[13] ),
        .I1(\Counter_DP_reg_n_0_[8] ),
        .I2(\Counter_DP_reg_n_0_[7] ),
        .I3(\Counter_DP_reg_n_0_[0] ),
        .O(\FSM_sequential_State_DP[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_State_DP[2]_i_9 
       (.I0(\Counter_DP_reg_n_0_[6] ),
        .I1(\Counter_DP_reg_n_0_[2] ),
        .I2(\Counter_DP_reg_n_0_[1] ),
        .I3(\Counter_DP_reg_n_0_[12] ),
        .O(\FSM_sequential_State_DP[2]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "stslavewaitedge:011,stmasterresetslaves:001,ststlavewaitreset:100,stmasterrun:000,stslaverun:010" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\FSM_sequential_State_DP[0]_i_1__0_n_0 ),
        .Q(State_DP[0]));
  (* FSM_ENCODED_STATES = "stslavewaitedge:011,stmasterresetslaves:001,ststlavewaitreset:100,stmasterrun:000,stslaverun:010" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\FSM_sequential_State_DP[1]_i_1_n_0 ),
        .Q(State_DP[1]));
  (* FSM_ENCODED_STATES = "stslavewaitedge:011,stmasterresetslaves:001,ststlavewaitreset:100,stmasterrun:000,stslaverun:010" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\FSM_sequential_State_DP[2]_i_1_n_0 ),
        .Q(State_DP[2]));
  LUT4 #(
    .INIT(16'hFDFC)) 
    Memory_SP_i_1
       (.I0(\State_DP_reg[4] ),
        .I1(\FSM_sequential_State_DP[2]_i_3_n_0 ),
        .I2(TimestampOverflowBufferOverflow_S),
        .I3(TimestampResetBuffer_S),
        .O(Memory_SP_reg));
  LUT6 #(
    .INIT(64'h0000000008C80000)) 
    \Output_SO[0]_i_1 
       (.I0(\Output_SO[0]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .I2(State_DP[0]),
        .I3(SyncInClockSync_C),
        .I4(\FSM_sequential_State_DP[1]_i_2_n_0 ),
        .I5(\State_DP_reg[1] ),
        .O(Overflow_S));
  LUT5 #(
    .INIT(32'h10000000)) 
    \Output_SO[0]_i_2 
       (.I0(\Divider_DP[6]_i_5_n_0 ),
        .I1(Divider_DP[3]),
        .I2(Divider_DP[5]),
        .I3(Divider_DP[6]),
        .I4(Divider_DP[4]),
        .O(\Output_SO[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABABABA8)) 
    SyncOutClock_CO_i_1
       (.I0(SyncInClockSync_C),
        .I1(State_DP[2]),
        .I2(State_DP[1]),
        .I3(\Counter_DP_reg_n_0_[13] ),
        .I4(\Counter_DP_reg_n_0_[14] ),
        .I5(SyncOutClock_CO_i_2_n_0),
        .O(SyncOutClockReg_C));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    SyncOutClock_CO_i_2
       (.I0(SyncOutClock_CO_i_3_n_0),
        .I1(SyncOutClock_CO_i_4_n_0),
        .I2(\Counter_DP_reg_n_0_[11] ),
        .I3(\Counter_DP_reg_n_0_[12] ),
        .I4(State_DP[0]),
        .O(SyncOutClock_CO_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    SyncOutClock_CO_i_3
       (.I0(\Counter_DP_reg_n_0_[10] ),
        .I1(\Counter_DP_reg_n_0_[9] ),
        .I2(\Counter_DP_reg_n_0_[8] ),
        .O(SyncOutClock_CO_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    SyncOutClock_CO_i_4
       (.I0(\Counter_DP_reg_n_0_[5] ),
        .I1(\Counter_DP_reg_n_0_[6] ),
        .I2(\Counter_DP_reg_n_0_[7] ),
        .I3(\Counter_DP_reg_n_0_[12] ),
        .O(SyncOutClock_CO_i_4_n_0));
  FDCE SyncOutClock_CO_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(SyncOutClockReg_C),
        .Q(SyncOutClock_CO));
endmodule

(* ORIG_REF_NAME = "testAERDVSSM" *) 
module brd_testAERDVSSM_0_0_testAERDVSSM
   (SyncOutClock_CO,
    DVSAERAck_SBO,
    DVSAERReset_SBO,
    SPIMISO_DZO,
    AERSMOutFifoData_DO,
    AERSMOutFifoWrite_SO,
    DVSAERData_AI,
    LogicClk_CI,
    Reset_RI,
    SPISlaveSelect_ABI,
    SPIClock_AI,
    SPIMOSI_AI,
    SyncInClock_AI,
    AERSMFifoAlmostFull_AI,
    AERSMFifoFull_AI,
    DVSAERReq_ABI);
  output SyncOutClock_CO;
  output DVSAERAck_SBO;
  output DVSAERReset_SBO;
  output SPIMISO_DZO;
  output [15:0]AERSMOutFifoData_DO;
  output AERSMOutFifoWrite_SO;
  input [10:0]DVSAERData_AI;
  input LogicClk_CI;
  input Reset_RI;
  input SPISlaveSelect_ABI;
  input SPIClock_AI;
  input SPIMOSI_AI;
  input SyncInClock_AI;
  input AERSMFifoAlmostFull_AI;
  input AERSMFifoFull_AI;
  input DVSAERReq_ABI;

  wire AERSMFifoAlmostFull_AI;
  wire AERSMFifoFull_AI;
  wire [15:0]AERSMOutFifoData_DO;
  wire AERSMOutFifoWrite_SO;
  wire [4:0]ConfigParamAddress_D;
  wire [8:0]ConfigParamInput_D;
  wire DVSAERAck_SBO;
  wire [39:0]\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] ;
  wire [39:0]\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] ;
  wire [39:0]\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] ;
  wire [39:0]\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] ;
  wire [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 ;
  wire [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 ;
  wire [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 ;
  wire [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][0] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][10] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][11] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][12] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][13] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][14] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][15] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][16] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][17] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][18] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][19] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][1] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][20] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][21] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][22] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][23] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][24] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][25] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][26] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][27] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][28] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][29] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][2] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][30] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][31] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][32] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][33] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][34] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][35] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][36] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][37] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][38] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][39] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][3] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][4] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][5] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][6] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][7] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][8] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][9] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][0] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][10] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][11] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][12] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][13] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][14] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][15] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][16] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][17] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][18] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][19] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][1] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][20] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][21] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][22] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][23] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][24] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][25] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][26] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][27] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][28] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][29] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][2] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][30] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][31] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][32] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][33] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][34] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][35] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][36] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][37] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][38] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][39] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][3] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][4] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][5] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][6] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][7] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][8] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][9] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][0] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][10] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][11] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][12] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][13] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][14] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][15] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][16] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][17] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][18] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][19] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][1] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][20] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][21] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][22] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][23] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][24] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][25] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][26] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][27] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][28] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][29] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][2] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][30] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][31] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][32] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][33] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][34] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][35] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][36] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][37] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][38] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][39] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][3] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][4] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][5] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][6] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][7] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][8] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][9] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][0] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][10] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][11] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][12] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][13] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][14] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][15] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][16] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][17] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][18] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][19] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][1] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][20] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][21] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][22] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][23] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][24] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][25] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][26] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][27] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][28] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][29] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][2] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][30] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][31] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][32] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][33] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][34] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][35] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][36] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][37] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][38] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][39] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][3] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][4] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][5] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][6] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][7] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][8] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][9] ;
  wire [31:0]DVSAERConfigParamOutput_D;
  wire \DVSAERConfigReg_DP[AckDelayColumn_D] ;
  wire \DVSAERConfigReg_DP[AckDelayRow_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel0Column_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel1Column_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel2Column_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel2Row_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel3Column_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel3Row_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel4Column_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel4Row_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel6Column_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel6Row_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel7Column_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel7Row_D] ;
  wire \DVSAERConfigReg_DP[FilterROIEndColumn_D] ;
  wire \DVSAERConfigReg_DP[FilterROIEndRow_D] ;
  wire \DVSAERConfigReg_DP[FilterROIStartColumn_D] ;
  wire \DVSAERConfigReg_DP[FilterROIStartRow_D] ;
  wire \DVSAERConfigReg_D_reg[Run_S] ;
  wire [10:0]DVSAERData_AI;
  wire \DVSAERFifoControlIn_S[WriteSide][Write_S] ;
  wire \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ;
  wire \DVSAERFifoControlOut_S[ReadSide][Empty_S] ;
  wire \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ;
  wire [13:0]DVSAERFifoDataIn_D;
  wire [14:0]DVSAERFifoDataOut_D;
  wire DVSAERReq_ABI;
  wire DVSAERReset_SBO;
  wire LogicClk_CI;
  wire LogicReset_R;
  wire [39:0]\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] ;
  wire [39:0]\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] ;
  wire [39:0]\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] ;
  wire [39:0]\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] ;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 ;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 ;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 ;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][0] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][10] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][11] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][12] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][13] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][14] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][15] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][16] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][17] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][18] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][19] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][1] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][20] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][21] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][22] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][23] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][24] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][25] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][26] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][27] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][28] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][29] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][2] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][30] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][31] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][32] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][33] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][34] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][35] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][36] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][37] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][38] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][39] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][3] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][4] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][5] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][6] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][7] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][8] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][9] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][0] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][10] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][11] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][12] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][13] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][14] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][15] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][16] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][17] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][18] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][19] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][1] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][20] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][21] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][22] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][23] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][24] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][25] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][26] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][27] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][28] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][29] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][2] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][30] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][31] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][32] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][33] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][34] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][35] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][36] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][37] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][38] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][39] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][3] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][4] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][5] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][6] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][7] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][8] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][9] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][0] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][10] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][11] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][12] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][13] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][14] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][15] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][16] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][17] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][18] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][19] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][1] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][20] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][21] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][22] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][23] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][24] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][25] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][26] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][27] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][28] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][29] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][2] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][30] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][31] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][32] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][33] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][34] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][35] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][36] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][37] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][38] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][39] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][3] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][4] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][5] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][6] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][7] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][8] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][9] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][0] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][10] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][11] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][12] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][13] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][14] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][15] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][16] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][17] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][18] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][19] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][1] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][20] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][21] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][22] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][23] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][24] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][25] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][26] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][27] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][28] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][29] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][2] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][30] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][31] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][32] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][33] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][34] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][35] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][36] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][37] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][38] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][39] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][3] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][4] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][5] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][6] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][7] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][8] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][9] ;
  wire [31:0]MultiplexerConfigParamOutput_D;
  wire \MultiplexerConfigReg2_D_reg[Run_S_n_0_] ;
  wire \MultiplexerConfigReg_D_reg[Run_S]__0 ;
  wire NOTMultiplexerConfigReg_DRun_S;
  wire Reset_RI;
  wire SPIClockEdgeDetectorReg_S;
  wire SPIClockSync_C;
  wire SPIClock_AI;
  wire SPIMISOReg_DZ0;
  wire SPIMISO_DZO;
  wire SPIMOSI_AI;
  wire SPISlaveSelectSync_SB;
  wire SPISlaveSelect_ABI;
  wire [3:0]State_DP;
  wire SyncInClockSync_C;
  wire SyncInClock_AI;
  wire SyncOutClock_CO;
  wire dvsAerFifo_n_21;
  wire dvsAerFifo_n_22;
  wire dvsAerFifo_n_3;
  wire dvsAerFifo_n_4;
  wire dvsAerFifo_n_5;
  wire dvsAerSMTest_n_163;
  wire dvsAerSMTest_n_165;
  wire dvsAerSMTest_n_166;
  wire dvsAerSMTest_n_167;
  wire dvsAerSMTest_n_168;
  wire dvsAerSMTest_n_169;
  wire dvsAerSMTest_n_170;
  wire dvsAerSMTest_n_171;
  wire dvsAerSMTest_n_172;
  wire dvsAerSMTest_n_173;
  wire dvsAerSMTest_n_174;
  wire dvsAerSMTest_n_175;
  wire dvsAerSMTest_n_176;
  wire dvsAerSMTest_n_177;
  wire dvsAerSMTest_n_178;
  wire dvsAerSMTest_n_179;
  wire dvsAerSMTest_n_180;
  wire dvsAerSMTest_n_181;
  wire dvsAerSMTest_n_182;
  wire dvsAerSMTest_n_183;
  wire dvsAerSMTest_n_184;
  wire dvsAerSMTest_n_185;
  wire dvsAerSMTest_n_186;
  wire dvsAerSMTest_n_187;
  wire dvsAerSMTest_n_188;
  wire dvsAerSMTest_n_189;
  wire dvsAerSMTest_n_190;
  wire dvsAerSMTest_n_191;
  wire dvsAerSMTest_n_192;
  wire dvsAerSMTest_n_193;
  wire dvsAerSMTest_n_194;
  wire dvsAerSMTest_n_195;
  wire dvsAerSMTest_n_196;
  wire dvsAerSMTest_n_197;
  wire dvsAerSMTest_n_198;
  wire dvsAerSMTest_n_199;
  wire dvsAerSMTest_n_200;
  wire dvsAerSMTest_n_201;
  wire dvsAerSMTest_n_202;
  wire dvsAerSMTest_n_203;
  wire dvsAerSMTest_n_204;
  wire dvsAerSMTest_n_205;
  wire dvsAerSMTest_n_206;
  wire dvsAerSMTest_n_207;
  wire dvsAerSMTest_n_208;
  wire dvsAerSMTest_n_209;
  wire dvsAerSMTest_n_210;
  wire dvsAerSMTest_n_211;
  wire dvsAerSMTest_n_212;
  wire dvsAerSMTest_n_213;
  wire dvsAerSMTest_n_214;
  wire dvsAerSMTest_n_215;
  wire dvsAerSMTest_n_216;
  wire dvsAerSMTest_n_217;
  wire dvsAerSMTest_n_218;
  wire dvsAerSMTest_n_219;
  wire dvsAerSMTest_n_220;
  wire dvsAerSMTest_n_221;
  wire dvsAerSMTest_n_222;
  wire dvsAerSMTest_n_223;
  wire dvsAerSMTest_n_224;
  wire dvsAerSMTest_n_225;
  wire dvsAerSMTest_n_226;
  wire dvsAerSMTest_n_227;
  wire dvsAerSMTest_n_228;
  wire dvsAerSMTest_n_229;
  wire dvsAerSMTest_n_230;
  wire dvsAerSMTest_n_231;
  wire dvsAerSMTest_n_232;
  wire dvsAerSMTest_n_233;
  wire dvsAerSMTest_n_234;
  wire dvsAerSMTest_n_235;
  wire dvsAerSMTest_n_236;
  wire dvsAerSMTest_n_237;
  wire dvsAerSMTest_n_238;
  wire dvsAerSMTest_n_239;
  wire dvsAerSMTest_n_240;
  wire dvsAerSMTest_n_241;
  wire dvsAerSMTest_n_242;
  wire dvsAerSMTest_n_243;
  wire dvsAerSMTest_n_244;
  wire dvsAerSMTest_n_245;
  wire dvsAerSMTest_n_246;
  wire dvsAerSMTest_n_247;
  wire dvsAerSMTest_n_248;
  wire dvsAerSMTest_n_249;
  wire dvsAerSMTest_n_250;
  wire dvsAerSMTest_n_251;
  wire dvsAerSMTest_n_252;
  wire dvsAerSMTest_n_253;
  wire dvsAerSMTest_n_254;
  wire dvsAerSMTest_n_255;
  wire dvsAerSMTest_n_256;
  wire dvsAerSMTest_n_257;
  wire dvsAerSMTest_n_258;
  wire dvsAerSMTest_n_259;
  wire dvsAerSMTest_n_260;
  wire dvsAerSMTest_n_261;
  wire dvsAerSMTest_n_262;
  wire dvsAerSMTest_n_263;
  wire dvsAerSMTest_n_264;
  wire dvsAerSMTest_n_265;
  wire dvsAerSMTest_n_266;
  wire dvsAerSMTest_n_267;
  wire dvsAerSMTest_n_268;
  wire dvsAerSMTest_n_269;
  wire dvsAerSMTest_n_270;
  wire dvsAerSMTest_n_271;
  wire dvsAerSMTest_n_272;
  wire dvsAerSMTest_n_273;
  wire dvsAerSMTest_n_274;
  wire dvsAerSMTest_n_275;
  wire dvsAerSMTest_n_276;
  wire dvsAerSMTest_n_277;
  wire dvsAerSMTest_n_278;
  wire dvsAerSMTest_n_279;
  wire dvsAerSMTest_n_280;
  wire dvsAerSMTest_n_281;
  wire dvsAerSMTest_n_282;
  wire dvsAerSMTest_n_283;
  wire dvsAerSMTest_n_284;
  wire dvsAerSMTest_n_285;
  wire dvsAerSMTest_n_286;
  wire dvsAerSMTest_n_287;
  wire dvsAerSMTest_n_288;
  wire dvsAerSMTest_n_289;
  wire dvsAerSMTest_n_290;
  wire dvsAerSMTest_n_291;
  wire dvsAerSMTest_n_292;
  wire dvsAerSMTest_n_293;
  wire dvsAerSMTest_n_294;
  wire dvsAerSMTest_n_295;
  wire dvsAerSMTest_n_296;
  wire dvsAerSMTest_n_297;
  wire dvsAerSMTest_n_298;
  wire dvsAerSMTest_n_299;
  wire dvsAerSMTest_n_300;
  wire dvsAerSMTest_n_301;
  wire dvsAerSMTest_n_302;
  wire dvsAerSMTest_n_303;
  wire dvsAerSMTest_n_304;
  wire dvsAerSMTest_n_305;
  wire dvsAerSMTest_n_306;
  wire dvsAerSMTest_n_307;
  wire dvsAerSMTest_n_308;
  wire dvsAerSMTest_n_309;
  wire dvsAerSMTest_n_310;
  wire dvsAerSMTest_n_311;
  wire dvsAerSMTest_n_312;
  wire dvsAerSMTest_n_313;
  wire dvsAerSMTest_n_314;
  wire dvsAerSMTest_n_315;
  wire dvsAerSMTest_n_316;
  wire dvsAerSMTest_n_317;
  wire dvsAerSMTest_n_318;
  wire dvsAerSMTest_n_319;
  wire dvsAerSMTest_n_320;
  wire dvsAerSMTest_n_321;
  wire dvsAerSMTest_n_322;
  wire dvsAerSMTest_n_323;
  wire dvsAerSMTest_n_324;
  wire dvsaerSPIConfig_n_0;
  wire dvsaerSPIConfig_n_1;
  wire dvsaerSPIConfig_n_10;
  wire dvsaerSPIConfig_n_11;
  wire dvsaerSPIConfig_n_12;
  wire dvsaerSPIConfig_n_13;
  wire dvsaerSPIConfig_n_14;
  wire dvsaerSPIConfig_n_15;
  wire dvsaerSPIConfig_n_16;
  wire dvsaerSPIConfig_n_17;
  wire dvsaerSPIConfig_n_18;
  wire dvsaerSPIConfig_n_19;
  wire dvsaerSPIConfig_n_2;
  wire dvsaerSPIConfig_n_20;
  wire dvsaerSPIConfig_n_21;
  wire dvsaerSPIConfig_n_22;
  wire dvsaerSPIConfig_n_23;
  wire dvsaerSPIConfig_n_24;
  wire dvsaerSPIConfig_n_25;
  wire dvsaerSPIConfig_n_26;
  wire dvsaerSPIConfig_n_27;
  wire dvsaerSPIConfig_n_28;
  wire dvsaerSPIConfig_n_29;
  wire dvsaerSPIConfig_n_3;
  wire dvsaerSPIConfig_n_30;
  wire dvsaerSPIConfig_n_31;
  wire dvsaerSPIConfig_n_32;
  wire dvsaerSPIConfig_n_33;
  wire dvsaerSPIConfig_n_34;
  wire dvsaerSPIConfig_n_35;
  wire dvsaerSPIConfig_n_36;
  wire dvsaerSPIConfig_n_37;
  wire dvsaerSPIConfig_n_38;
  wire dvsaerSPIConfig_n_39;
  wire dvsaerSPIConfig_n_4;
  wire dvsaerSPIConfig_n_40;
  wire dvsaerSPIConfig_n_41;
  wire dvsaerSPIConfig_n_42;
  wire dvsaerSPIConfig_n_5;
  wire dvsaerSPIConfig_n_6;
  wire dvsaerSPIConfig_n_7;
  wire dvsaerSPIConfig_n_8;
  wire dvsaerSPIConfig_n_9;
  wire logiecResetSync_n_0;
  wire logiecResetSync_n_1;
  wire logiecResetSync_n_10;
  wire logiecResetSync_n_11;
  wire logiecResetSync_n_12;
  wire logiecResetSync_n_3;
  wire logiecResetSync_n_4;
  wire logiecResetSync_n_5;
  wire logiecResetSync_n_6;
  wire logiecResetSync_n_7;
  wire logiecResetSync_n_8;
  wire logiecResetSync_n_9;
  wire multiplexerSM_n_181;
  wire multiplexerSM_n_182;
  wire multiplexerSM_n_183;
  wire multiplexerSM_n_184;
  wire multiplexerSM_n_185;
  wire multiplexerSPIConfig_n_0;
  wire multiplexerSPIConfig_n_1;
  wire multiplexerSPIConfig_n_2;
  wire multiplexerSPIConfig_n_3;
  wire multiplexerSPIConfig_n_4;
  wire multiplexerSPIConfig_n_5;
  wire multiplexerSPIConfig_n_6;
  wire multiplexerSPIConfig_n_7;
  wire multiplexerSPIConfig_n_8;
  wire multiplexerSPIConfig_n_9;
  wire spiConfiguration_n_10;
  wire spiConfiguration_n_108;
  wire spiConfiguration_n_109;
  wire spiConfiguration_n_11;
  wire spiConfiguration_n_110;
  wire spiConfiguration_n_111;
  wire spiConfiguration_n_112;
  wire spiConfiguration_n_113;
  wire spiConfiguration_n_114;
  wire spiConfiguration_n_115;
  wire spiConfiguration_n_116;
  wire spiConfiguration_n_117;
  wire spiConfiguration_n_118;
  wire spiConfiguration_n_12;
  wire spiConfiguration_n_13;
  wire spiConfiguration_n_14;
  wire spiConfiguration_n_15;
  wire spiConfiguration_n_16;
  wire spiConfiguration_n_17;
  wire spiConfiguration_n_18;
  wire spiConfiguration_n_19;
  wire spiConfiguration_n_20;
  wire spiConfiguration_n_21;
  wire spiConfiguration_n_22;
  wire spiConfiguration_n_23;
  wire spiConfiguration_n_24;
  wire spiConfiguration_n_25;
  wire spiConfiguration_n_26;
  wire spiConfiguration_n_27;
  wire spiConfiguration_n_28;
  wire spiConfiguration_n_29;
  wire spiConfiguration_n_30;
  wire spiConfiguration_n_31;
  wire spiConfiguration_n_32;
  wire spiConfiguration_n_33;
  wire spiConfiguration_n_34;
  wire spiConfiguration_n_35;
  wire spiConfiguration_n_36;
  wire spiConfiguration_n_37;
  wire spiConfiguration_n_38;
  wire spiConfiguration_n_39;
  wire spiConfiguration_n_40;
  wire spiConfiguration_n_41;
  wire spiConfiguration_n_42;
  wire spiConfiguration_n_43;
  wire spiConfiguration_n_44;
  wire spiConfiguration_n_45;
  wire spiConfiguration_n_46;
  wire spiConfiguration_n_47;
  wire spiConfiguration_n_66;
  wire spiConfiguration_n_67;
  wire spiConfiguration_n_68;
  wire spiConfiguration_n_69;
  wire spiConfiguration_n_70;
  wire spiConfiguration_n_71;
  wire spiConfiguration_n_72;
  wire spiConfiguration_n_73;
  wire spiConfiguration_n_74;
  wire spiConfiguration_n_75;
  wire spiConfiguration_n_76;
  wire spiConfiguration_n_77;
  wire spiConfiguration_n_78;
  wire spiConfiguration_n_79;
  wire spiConfiguration_n_8;
  wire spiConfiguration_n_80;
  wire spiConfiguration_n_81;
  wire spiConfiguration_n_82;
  wire spiConfiguration_n_83;
  wire spiConfiguration_n_84;
  wire spiConfiguration_n_85;
  wire spiConfiguration_n_86;
  wire spiConfiguration_n_87;
  wire spiConfiguration_n_88;
  wire spiConfiguration_n_89;
  wire spiConfiguration_n_9;
  wire spiConfiguration_n_90;
  wire spiConfiguration_n_91;
  wire spiConfiguration_n_92;
  wire spiConfiguration_n_93;
  wire spiConfiguration_n_94;
  wire spiConfiguration_n_95;
  wire spiConfiguration_n_96;
  wire spiConfiguration_n_97;
  wire spiConfiguration_n_98;
  wire [0:0]\spiInputShiftRegister/ShiftReg_DN ;

  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [0]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [0]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [10]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [10]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [11]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [11]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [12]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [12]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [13]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [13]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [14]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [14]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [15]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [15]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [16]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [16]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [17]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [17]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [18]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [18]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [19]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [19]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [1]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [1]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [20]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [20]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [21]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [21]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [22]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [22]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [23]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [23]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [24]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [24]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [25]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [25]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [26]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [26]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [27]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [27]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [28]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [28]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [29]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [29]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [2]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [2]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [30]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [30]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [31]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [31]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [32]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [32]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [33]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [33]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [34]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [34]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [35]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [35]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [36]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [36]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [37]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [37]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [38]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [38]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [39]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [39]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [3]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [3]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [4]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [4]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [5]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [5]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [6]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [6]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [7]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [7]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [8]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [8]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [9]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [9]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [0]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [0]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [10]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [10]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [11]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [11]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [12]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [12]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [13]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [13]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [14]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [14]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [15]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [15]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [16]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [16]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [17]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [17]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [18]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [18]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [19]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [19]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [1]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [1]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [20]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [20]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [21]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [21]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [22]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [22]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [23]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [23]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [24]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [24]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [25]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [25]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [26]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [26]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [27]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [27]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [28]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [28]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [29]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [29]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [2]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [2]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [30]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [30]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [31]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [31]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [32]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [32]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [33]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [33]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [34]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [34]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [35]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [35]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [36]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [36]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [37]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [37]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [38]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [38]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [39]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [39]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [3]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [3]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [4]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [4]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [5]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [5]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [6]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [6]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [7]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [7]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [8]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [8]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [9]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [9]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [0]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [0]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [10]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [10]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [11]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [11]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [12]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [12]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [13]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [13]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [14]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [14]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [15]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [15]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [16]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [16]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [17]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [17]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [18]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [18]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [19]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [19]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [1]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [1]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [20]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [20]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [21]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [21]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [22]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [22]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [23]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [23]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [24]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [24]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [25]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [25]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [26]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [26]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [27]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [27]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [28]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [28]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [29]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [29]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [2]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [2]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [30]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [30]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [31]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [31]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [32]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [32]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [33]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [33]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [34]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [34]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [35]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [35]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [36]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [36]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [37]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [37]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [38]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [38]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [39]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [39]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [3]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [3]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [4]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [4]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [5]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [5]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [6]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [6]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [7]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [7]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [8]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [8]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [9]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [9]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [0]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [0]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [10]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [10]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [11]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [11]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [12]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [12]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [13]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [13]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [14]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [14]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [15]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [15]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [16]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [16]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [17]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [17]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [18]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [18]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [19]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [19]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [1]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [1]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [20]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [20]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [21]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [21]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [22]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [22]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [23]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [23]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [24]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [24]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [25]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [25]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [26]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [26]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [27]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [27]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [28]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [28]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [29]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [29]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [2]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [2]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [30]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [30]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [31]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [31]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [32]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [32]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [33]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [33]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [34]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [34]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [35]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [35]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [36]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [36]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [37]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [37]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [38]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [38]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [39]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [39]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [3]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [3]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [4]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [4]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [5]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [5]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [6]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [6]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [7]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [7]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [8]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [8]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [9]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [9]));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [0]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][0] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [10]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][10] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [11]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][11] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [12]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][12] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [13]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][13] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [14]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][14] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [15]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][15] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [16]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][16] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [17]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][17] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [18]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][18] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [19]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][19] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [1]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][1] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [20]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][20] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [21]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][21] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [22]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][22] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [23]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][23] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [24]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][24] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [25]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][25] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [26]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][26] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [27]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][27] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [28]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][28] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [29]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][29] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [2]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][2] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [30]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][30] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [31]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][31] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [32]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][32] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [33]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][33] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [34]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][34] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [35]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][35] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [36]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][36] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [37]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][37] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [38]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][38] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [39]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][39] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [3]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][3] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [4]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][4] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [5]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][5] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [6]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][6] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [7]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][7] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [8]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][8] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [9]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][9] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [0]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][0] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [10]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][10] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [11]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][11] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [12]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][12] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [13]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][13] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [14]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][14] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [15]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][15] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [16]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][16] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [17]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][17] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [18]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][18] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [19]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][19] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [1]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][1] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [20]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][20] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [21]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][21] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [22]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][22] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [23]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][23] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [24]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][24] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [25]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][25] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [26]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][26] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [27]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][27] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [28]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][28] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [29]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][29] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [2]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][2] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [30]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][30] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [31]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][31] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [32]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][32] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [33]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][33] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [34]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][34] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [35]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][35] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [36]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][36] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [37]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][37] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [38]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][38] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [39]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][39] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [3]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][3] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [4]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][4] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [5]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][5] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [6]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][6] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [7]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][7] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [8]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][8] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [9]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][9] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [0]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][0] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [10]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][10] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [11]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][11] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [12]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][12] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [13]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][13] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [14]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][14] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [15]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][15] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [16]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][16] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [17]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][17] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [18]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][18] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [19]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][19] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [1]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][1] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [20]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][20] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [21]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][21] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [22]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][22] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [23]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][23] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [24]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][24] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [25]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][25] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [26]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][26] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [27]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][27] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [28]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][28] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [29]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][29] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [2]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][2] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [30]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][30] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [31]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][31] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [32]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][32] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [33]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][33] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [34]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][34] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [35]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][35] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [36]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][36] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [37]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][37] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [38]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][38] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [39]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][39] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [3]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][3] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [4]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][4] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [5]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][5] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [6]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][6] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [7]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][7] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [8]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][8] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [9]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][9] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [0]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][0] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [10]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][10] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [11]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][11] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [12]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][12] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [13]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][13] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [14]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][14] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [15]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][15] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [16]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][16] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [17]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][17] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [18]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][18] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [19]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][19] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [1]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][1] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [20]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][20] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [21]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][21] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [22]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][22] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [23]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][23] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [24]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][24] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [25]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][25] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [26]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][26] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [27]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][27] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [28]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][28] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [29]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][29] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [2]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][2] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [30]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][30] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [31]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][31] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [32]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][32] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [33]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][33] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [34]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][34] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [35]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][35] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [36]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][36] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [37]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][37] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [38]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][38] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [39]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][39] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [3]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][3] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [4]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][4] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [5]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][5] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [6]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][6] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [7]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][7] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [8]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][8] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [9]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][9] ));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [0]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [10]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [10]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [11]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [11]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [12]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [12]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [13]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [13]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [14]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [14]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [15]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [15]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [16]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [16]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [17]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [17]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [18]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [18]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [19]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [19]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [1]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [20]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [20]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [21]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [21]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [22]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [22]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [23]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [23]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [24]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [24]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [25]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [25]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [26]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [26]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [27]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [27]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [28]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [28]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [29]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [29]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [2]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [30]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [30]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [31]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [31]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [32]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [32]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [33]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [33]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [34]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [34]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [35]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [35]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [36]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [36]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [37]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [37]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [38]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [38]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [39]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [39]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [3]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [4]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [4]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [5]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [5]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [6]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [6]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [7]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [7]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [8]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [8]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [9]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [9]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [0]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [10]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [10]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [11]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [11]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [12]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [12]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [13]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [13]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [14]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [14]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [15]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [15]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [16]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [16]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [17]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [17]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [18]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [18]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [19]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [19]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [1]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [20]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [20]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [21]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [21]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [22]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [22]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [23]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [23]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [24]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [24]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [25]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [25]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [26]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [26]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [27]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [27]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [28]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [28]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [29]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [29]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [2]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [30]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [30]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [31]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [31]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [32]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [32]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [33]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [33]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [34]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [34]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [35]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [35]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [36]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [36]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [37]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [37]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [38]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [38]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [39]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [39]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [3]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [4]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [4]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [5]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [5]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [6]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [6]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [7]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [7]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [8]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [8]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [9]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [9]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [0]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [10]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [10]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [11]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [11]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [12]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [12]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [13]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [13]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [14]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [14]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [15]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [15]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [16]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [16]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [17]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [17]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [18]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [18]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [19]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [19]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [1]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [20]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [20]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [21]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [21]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [22]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [22]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [23]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [23]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [24]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [24]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [25]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [25]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [26]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [26]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [27]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [27]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [28]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [28]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [29]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [29]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [2]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [30]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [30]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [31]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [31]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [32]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [32]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [33]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [33]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [34]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [34]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [35]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [35]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [36]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [36]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [37]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [37]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [38]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [38]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [39]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [39]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [3]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [4]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [4]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [5]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [5]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [6]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [6]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [7]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [7]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [8]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [8]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [9]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [9]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [0]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [10]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [10]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [11]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [11]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [12]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [12]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [13]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [13]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [14]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [14]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [15]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [15]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [16]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [16]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [17]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [17]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [18]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [18]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [19]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [19]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [1]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [20]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [20]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [21]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [21]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [22]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [22]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [23]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [23]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [24]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [24]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [25]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [25]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [26]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [26]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [27]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [27]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [28]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [28]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [29]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [29]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [2]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [30]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [30]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [31]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [31]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [32]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [32]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [33]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [33]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [34]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [34]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [35]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [35]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [36]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [36]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [37]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [37]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [38]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [38]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [39]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [39]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [3]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [4]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [4]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [5]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [5]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [6]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [6]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [7]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [7]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [8]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [8]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [9]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [9]));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [0]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][0] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [10]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][10] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [11]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][11] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [12]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][12] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [13]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][13] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [14]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][14] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [15]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][15] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [16]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][16] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [17]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][17] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [18]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][18] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [19]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][19] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [1]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][1] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [20]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][20] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [21]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][21] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [22]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][22] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [23]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][23] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [24]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][24] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [25]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][25] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [26]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][26] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [27]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][27] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [28]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][28] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [29]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][29] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [2]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][2] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [30]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][30] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [31]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][31] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [32]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][32] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [33]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][33] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [34]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][34] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [35]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][35] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [36]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][36] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [37]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][37] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [38]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][38] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [39]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][39] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [3]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][3] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [4]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][4] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [5]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][5] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [6]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][6] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [7]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][7] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [8]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][8] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [9]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][9] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [0]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][0] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [10]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][10] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [11]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][11] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [12]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][12] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [13]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][13] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [14]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][14] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [15]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][15] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [16]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][16] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [17]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][17] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [18]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][18] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [19]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][19] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [1]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][1] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [20]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][20] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [21]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][21] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [22]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][22] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [23]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][23] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [24]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][24] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [25]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][25] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [26]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][26] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [27]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][27] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [28]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][28] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [29]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][29] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [2]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][2] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [30]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][30] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [31]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][31] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [32]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][32] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [33]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][33] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [34]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][34] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [35]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][35] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [36]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][36] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [37]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][37] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [38]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][38] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [39]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][39] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [3]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][3] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [4]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][4] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [5]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][5] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [6]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][6] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [7]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][7] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [8]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][8] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [9]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][9] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [0]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][0] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [10]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][10] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [11]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][11] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [12]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][12] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [13]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][13] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [14]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][14] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [15]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][15] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [16]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][16] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [17]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][17] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [18]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][18] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [19]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][19] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [1]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][1] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [20]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][20] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [21]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][21] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [22]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][22] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [23]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][23] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [24]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][24] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [25]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][25] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [26]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][26] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [27]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][27] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [28]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][28] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [29]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][29] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [2]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][2] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [30]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][30] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [31]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][31] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [32]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][32] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [33]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][33] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [34]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][34] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [35]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][35] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [36]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][36] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [37]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][37] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [38]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][38] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [39]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][39] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [3]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][3] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [4]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][4] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [5]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][5] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [6]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][6] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [7]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][7] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [8]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][8] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [9]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][9] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [0]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][0] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [10]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][10] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [11]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][11] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [12]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][12] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [13]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][13] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [14]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][14] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [15]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][15] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [16]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][16] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [17]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][17] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [18]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][18] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [19]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][19] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [1]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][1] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [20]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][20] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [21]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][21] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [22]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][22] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [23]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][23] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [24]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][24] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_0),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [25]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][25] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [26]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][26] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [27]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][27] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [28]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][28] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [29]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][29] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [2]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][2] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [30]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][30] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [31]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][31] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [32]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][32] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [33]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][33] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [34]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][34] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [35]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][35] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [36]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][36] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [37]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][37] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [38]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][38] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [39]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][39] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [3]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][3] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [4]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][4] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [5]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][5] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [6]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][6] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [7]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][7] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [8]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][8] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [9]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][9] ));
  FDCE \MultiplexerConfigReg2_D_reg[Run_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(\MultiplexerConfigReg_D_reg[Run_S]__0 ),
        .Q(\MultiplexerConfigReg2_D_reg[Run_S_n_0_] ));
  FDCE \MultiplexerConfigReg_D_reg[Run_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_1),
        .D(1'b1),
        .Q(\MultiplexerConfigReg_D_reg[Run_S]__0 ));
  brd_testAERDVSSM_0_0_FIFO dvsAerFifo
       (.AERSMFifoAlmostFull_AI(AERSMFifoAlmostFull_AI),
        .AR(logiecResetSync_n_12),
        .\DVSAERFifoControlIn_S[WriteSide][Write_S] (\DVSAERFifoControlIn_S[WriteSide][Write_S] ),
        .\DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] (\DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ),
        .\DVSAERFifoControlOut_S[ReadSide][Empty_S] (\DVSAERFifoControlOut_S[ReadSide][Empty_S] ),
        .\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] (\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ),
        .DVSAERReq_ABI(DVSAERReq_ABI),
        .\FSM_sequential_State_DP_reg[0] (dvsAerFifo_n_22),
        .LogicClk_CI(LogicClk_CI),
        .LogicReset_R(LogicReset_R),
        .Q({DVSAERFifoDataIn_D[13:12],DVSAERFifoDataIn_D[8:0]}),
        .\State_DP_reg[1] (dvsAerFifo_n_3),
        .\State_DP_reg[1]_0 (dvsAerFifo_n_5),
        .\State_DP_reg[2] (dvsAerFifo_n_4),
        .\State_DP_reg[2]_0 (DVSAERFifoDataOut_D),
        .\State_DP_reg[2]_1 (dvsAerFifo_n_21),
        .\State_DP_reg[3] (multiplexerSM_n_181),
        .\State_DP_reg[3]_0 ({State_DP[3],State_DP[1:0]}),
        .SyncSignalSyncFF_S_reg_rep(logiecResetSync_n_1));
  brd_testAERDVSSM_0_0_DVSAERStateMachine dvsAerSMTest
       (.AR({logiecResetSync_n_12,LogicReset_R}),
        .\Count_DP_reg[0] (multiplexerSM_n_183),
        .\Count_DP_reg[0]_0 (multiplexerSM_n_184),
        .\Count_DP_reg[0]_1 (multiplexerSM_n_185),
        .\Count_DP_reg[11] ({dvsAerSMTest_n_173,dvsAerSMTest_n_174,dvsAerSMTest_n_175,dvsAerSMTest_n_176}),
        .\Count_DP_reg[11]_0 ({dvsAerSMTest_n_213,dvsAerSMTest_n_214,dvsAerSMTest_n_215,dvsAerSMTest_n_216}),
        .\Count_DP_reg[11]_1 ({dvsAerSMTest_n_253,dvsAerSMTest_n_254,dvsAerSMTest_n_255,dvsAerSMTest_n_256}),
        .\Count_DP_reg[11]_2 ({dvsAerSMTest_n_293,dvsAerSMTest_n_294,dvsAerSMTest_n_295,dvsAerSMTest_n_296}),
        .\Count_DP_reg[15] ({dvsAerSMTest_n_177,dvsAerSMTest_n_178,dvsAerSMTest_n_179,dvsAerSMTest_n_180}),
        .\Count_DP_reg[15]_0 ({dvsAerSMTest_n_217,dvsAerSMTest_n_218,dvsAerSMTest_n_219,dvsAerSMTest_n_220}),
        .\Count_DP_reg[15]_1 ({dvsAerSMTest_n_257,dvsAerSMTest_n_258,dvsAerSMTest_n_259,dvsAerSMTest_n_260}),
        .\Count_DP_reg[15]_2 ({dvsAerSMTest_n_297,dvsAerSMTest_n_298,dvsAerSMTest_n_299,dvsAerSMTest_n_300}),
        .\Count_DP_reg[19] ({dvsAerSMTest_n_181,dvsAerSMTest_n_182,dvsAerSMTest_n_183,dvsAerSMTest_n_184}),
        .\Count_DP_reg[19]_0 ({dvsAerSMTest_n_221,dvsAerSMTest_n_222,dvsAerSMTest_n_223,dvsAerSMTest_n_224}),
        .\Count_DP_reg[19]_1 ({dvsAerSMTest_n_261,dvsAerSMTest_n_262,dvsAerSMTest_n_263,dvsAerSMTest_n_264}),
        .\Count_DP_reg[19]_2 ({dvsAerSMTest_n_301,dvsAerSMTest_n_302,dvsAerSMTest_n_303,dvsAerSMTest_n_304}),
        .\Count_DP_reg[23] ({dvsAerSMTest_n_185,dvsAerSMTest_n_186,dvsAerSMTest_n_187,dvsAerSMTest_n_188}),
        .\Count_DP_reg[23]_0 ({dvsAerSMTest_n_225,dvsAerSMTest_n_226,dvsAerSMTest_n_227,dvsAerSMTest_n_228}),
        .\Count_DP_reg[23]_1 ({dvsAerSMTest_n_265,dvsAerSMTest_n_266,dvsAerSMTest_n_267,dvsAerSMTest_n_268}),
        .\Count_DP_reg[23]_2 ({dvsAerSMTest_n_305,dvsAerSMTest_n_306,dvsAerSMTest_n_307,dvsAerSMTest_n_308}),
        .\Count_DP_reg[27] ({dvsAerSMTest_n_189,dvsAerSMTest_n_190,dvsAerSMTest_n_191,dvsAerSMTest_n_192}),
        .\Count_DP_reg[27]_0 ({dvsAerSMTest_n_229,dvsAerSMTest_n_230,dvsAerSMTest_n_231,dvsAerSMTest_n_232}),
        .\Count_DP_reg[27]_1 ({dvsAerSMTest_n_269,dvsAerSMTest_n_270,dvsAerSMTest_n_271,dvsAerSMTest_n_272}),
        .\Count_DP_reg[27]_2 ({dvsAerSMTest_n_309,dvsAerSMTest_n_310,dvsAerSMTest_n_311,dvsAerSMTest_n_312}),
        .\Count_DP_reg[31] ({dvsAerSMTest_n_193,dvsAerSMTest_n_194,dvsAerSMTest_n_195,dvsAerSMTest_n_196}),
        .\Count_DP_reg[31]_0 ({dvsAerSMTest_n_233,dvsAerSMTest_n_234,dvsAerSMTest_n_235,dvsAerSMTest_n_236}),
        .\Count_DP_reg[31]_1 ({dvsAerSMTest_n_273,dvsAerSMTest_n_274,dvsAerSMTest_n_275,dvsAerSMTest_n_276}),
        .\Count_DP_reg[31]_2 ({dvsAerSMTest_n_313,dvsAerSMTest_n_314,dvsAerSMTest_n_315,dvsAerSMTest_n_316}),
        .\Count_DP_reg[35] ({dvsAerSMTest_n_197,dvsAerSMTest_n_198,dvsAerSMTest_n_199,dvsAerSMTest_n_200}),
        .\Count_DP_reg[35]_0 ({dvsAerSMTest_n_237,dvsAerSMTest_n_238,dvsAerSMTest_n_239,dvsAerSMTest_n_240}),
        .\Count_DP_reg[35]_1 ({dvsAerSMTest_n_277,dvsAerSMTest_n_278,dvsAerSMTest_n_279,dvsAerSMTest_n_280}),
        .\Count_DP_reg[35]_2 ({dvsAerSMTest_n_317,dvsAerSMTest_n_318,dvsAerSMTest_n_319,dvsAerSMTest_n_320}),
        .\Count_DP_reg[39] (\DVSAERConfigReg_D_reg[Run_S] ),
        .\Count_DP_reg[39]_0 ({dvsAerSMTest_n_201,dvsAerSMTest_n_202,dvsAerSMTest_n_203,dvsAerSMTest_n_204}),
        .\Count_DP_reg[39]_1 ({dvsAerSMTest_n_241,dvsAerSMTest_n_242,dvsAerSMTest_n_243,dvsAerSMTest_n_244}),
        .\Count_DP_reg[39]_2 ({dvsAerSMTest_n_281,dvsAerSMTest_n_282,dvsAerSMTest_n_283,dvsAerSMTest_n_284}),
        .\Count_DP_reg[39]_3 ({dvsAerSMTest_n_321,dvsAerSMTest_n_322,dvsAerSMTest_n_323,dvsAerSMTest_n_324}),
        .\Count_DP_reg[39]_4 (\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [39:1]),
        .\Count_DP_reg[39]_5 (\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [39:1]),
        .\Count_DP_reg[39]_6 (\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [39:1]),
        .\Count_DP_reg[39]_7 (\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [39:1]),
        .\Count_DP_reg[3] (dvsAerSMTest_n_163),
        .\Count_DP_reg[3]_0 ({dvsAerSMTest_n_205,dvsAerSMTest_n_206,dvsAerSMTest_n_207,dvsAerSMTest_n_208}),
        .\Count_DP_reg[3]_1 ({dvsAerSMTest_n_245,dvsAerSMTest_n_246,dvsAerSMTest_n_247,dvsAerSMTest_n_248}),
        .\Count_DP_reg[3]_2 ({dvsAerSMTest_n_285,dvsAerSMTest_n_286,dvsAerSMTest_n_287,dvsAerSMTest_n_288}),
        .\Count_DP_reg[7] ({dvsAerSMTest_n_169,dvsAerSMTest_n_170,dvsAerSMTest_n_171,dvsAerSMTest_n_172}),
        .\Count_DP_reg[7]_0 ({dvsAerSMTest_n_209,dvsAerSMTest_n_210,dvsAerSMTest_n_211,dvsAerSMTest_n_212}),
        .\Count_DP_reg[7]_1 ({dvsAerSMTest_n_249,dvsAerSMTest_n_250,dvsAerSMTest_n_251,dvsAerSMTest_n_252}),
        .\Count_DP_reg[7]_2 ({dvsAerSMTest_n_289,dvsAerSMTest_n_290,dvsAerSMTest_n_291,dvsAerSMTest_n_292}),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] ),
        .DVSAERAck_SBO(DVSAERAck_SBO),
        .\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] (\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] ),
        .\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] (\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] ),
        .\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] (\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] ),
        .DVSAERData_AI(DVSAERData_AI),
        .\DVSAERFifoControlIn_S[WriteSide][Write_S] (\DVSAERFifoControlIn_S[WriteSide][Write_S] ),
        .\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] (\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ),
        .DVSAERReq_ABI(DVSAERReq_ABI),
        .DVSAERReset_SBO(DVSAERReset_SBO),
        .LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigReg2_D_reg[Run_S] (\MultiplexerConfigReg2_D_reg[Run_S_n_0_] ),
        .NOTMultiplexerConfigReg_DRun_S(NOTMultiplexerConfigReg_DRun_S),
        .O({dvsAerSMTest_n_165,dvsAerSMTest_n_166,dvsAerSMTest_n_167,dvsAerSMTest_n_168}),
        .Q({DVSAERFifoDataIn_D[13:12],DVSAERFifoDataIn_D[8:0]}),
        .S(multiplexerSM_n_182),
        .SyncSignalSyncFF_S_reg(dvsAerFifo_n_22),
        .SyncSignalSyncFF_S_reg_rep(logiecResetSync_n_1),
        .SyncSignalSyncFF_S_reg_rep__0(logiecResetSync_n_4),
        .SyncSignalSyncFF_S_reg_rep__2({logiecResetSync_n_5,logiecResetSync_n_0}),
        .SyncSignalSyncFF_S_reg_rep__3(logiecResetSync_n_7),
        .SyncSignalSyncFF_S_reg_rep__9(logiecResetSync_n_6));
  brd_testAERDVSSM_0_0_DVSAERSPIConfig dvsaerSPIConfig
       (.AR({logiecResetSync_n_8,logiecResetSync_n_0}),
        .D(ConfigParamInput_D),
        .\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] ({spiConfiguration_n_66,spiConfiguration_n_67,spiConfiguration_n_68,spiConfiguration_n_69,spiConfiguration_n_70,spiConfiguration_n_71,spiConfiguration_n_72,spiConfiguration_n_73,spiConfiguration_n_74,spiConfiguration_n_75,spiConfiguration_n_76,spiConfiguration_n_77,spiConfiguration_n_78,spiConfiguration_n_79,spiConfiguration_n_80,spiConfiguration_n_81,spiConfiguration_n_82,spiConfiguration_n_83,spiConfiguration_n_84,spiConfiguration_n_85,spiConfiguration_n_86,spiConfiguration_n_87,spiConfiguration_n_88,spiConfiguration_n_89,spiConfiguration_n_90,spiConfiguration_n_91,spiConfiguration_n_92,spiConfiguration_n_93,spiConfiguration_n_94,spiConfiguration_n_95,spiConfiguration_n_96,spiConfiguration_n_97}),
        .\DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 (dvsaerSPIConfig_n_3),
        .\DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0 (dvsaerSPIConfig_n_2),
        .\DVSAERConfigReg_DP_reg[Run_S]_0 (dvsaerSPIConfig_n_0),
        .\DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0 (dvsaerSPIConfig_n_1),
        .\DVSAEROutput_DP_reg[0]_0 (dvsaerSPIConfig_n_4),
        .\DVSAEROutput_DP_reg[0]_1 (dvsaerSPIConfig_n_29),
        .\DVSAEROutput_DP_reg[0]_2 (dvsaerSPIConfig_n_30),
        .\DVSAEROutput_DP_reg[0]_3 (dvsaerSPIConfig_n_31),
        .\DVSAEROutput_DP_reg[0]_4 (dvsaerSPIConfig_n_32),
        .\DVSAEROutput_DP_reg[1]_0 (dvsaerSPIConfig_n_23),
        .\DVSAEROutput_DP_reg[1]_1 (dvsaerSPIConfig_n_24),
        .\DVSAEROutput_DP_reg[1]_2 (dvsaerSPIConfig_n_25),
        .\DVSAEROutput_DP_reg[1]_3 (dvsaerSPIConfig_n_26),
        .\DVSAEROutput_DP_reg[1]_4 (dvsaerSPIConfig_n_27),
        .\DVSAEROutput_DP_reg[1]_5 (dvsaerSPIConfig_n_28),
        .\DVSAEROutput_DP_reg[2]_0 (dvsaerSPIConfig_n_5),
        .\DVSAEROutput_DP_reg[2]_1 (dvsaerSPIConfig_n_22),
        .\DVSAEROutput_DP_reg[3]_0 (dvsaerSPIConfig_n_6),
        .\DVSAEROutput_DP_reg[3]_1 (dvsaerSPIConfig_n_21),
        .\DVSAEROutput_DP_reg[4]_0 (dvsaerSPIConfig_n_7),
        .\DVSAEROutput_DP_reg[4]_1 (dvsaerSPIConfig_n_19),
        .\DVSAEROutput_DP_reg[4]_2 (dvsaerSPIConfig_n_20),
        .\DVSAEROutput_DP_reg[5]_0 (dvsaerSPIConfig_n_14),
        .\DVSAEROutput_DP_reg[5]_1 (dvsaerSPIConfig_n_15),
        .\DVSAEROutput_DP_reg[5]_2 (dvsaerSPIConfig_n_16),
        .\DVSAEROutput_DP_reg[5]_3 (dvsaerSPIConfig_n_17),
        .\DVSAEROutput_DP_reg[5]_4 (dvsaerSPIConfig_n_18),
        .\DVSAEROutput_DP_reg[6]_0 (dvsaerSPIConfig_n_8),
        .\DVSAEROutput_DP_reg[6]_1 (dvsaerSPIConfig_n_12),
        .\DVSAEROutput_DP_reg[6]_2 (dvsaerSPIConfig_n_13),
        .\DVSAEROutput_DP_reg[7]_0 (dvsaerSPIConfig_n_9),
        .\DVSAEROutput_DP_reg[7]_1 (dvsaerSPIConfig_n_10),
        .\DVSAEROutput_DP_reg[7]_2 (dvsaerSPIConfig_n_11),
        .\DVSAEROutput_DP_reg[8]_0 (dvsaerSPIConfig_n_33),
        .\DVSAEROutput_DP_reg[8]_1 (dvsaerSPIConfig_n_34),
        .\DVSAEROutput_DP_reg[8]_2 (dvsaerSPIConfig_n_35),
        .\DVSAEROutput_DP_reg[8]_3 (dvsaerSPIConfig_n_36),
        .\DVSAEROutput_DP_reg[8]_4 (dvsaerSPIConfig_n_37),
        .\DVSAEROutput_DP_reg[8]_5 (dvsaerSPIConfig_n_38),
        .\DVSAEROutput_DP_reg[8]_6 (dvsaerSPIConfig_n_39),
        .\DVSAEROutput_DP_reg[8]_7 (dvsaerSPIConfig_n_40),
        .\DVSAEROutput_DP_reg[8]_8 (dvsaerSPIConfig_n_41),
        .\DVSAEROutput_DP_reg[8]_9 (dvsaerSPIConfig_n_42),
        .E(\DVSAERConfigReg_DP[AckDelayRow_D] ),
        .LogicClk_CI(LogicClk_CI),
        .\ParamAddressReg_DP_reg[0]_rep (spiConfiguration_n_10),
        .\ParamAddressReg_DP_reg[0]_rep_0 (\DVSAERConfigReg_DP[AckDelayColumn_D] ),
        .\ParamAddressReg_DP_reg[0]_rep_1 (spiConfiguration_n_11),
        .\ParamAddressReg_DP_reg[0]_rep_2 (\DVSAERConfigReg_DP[FilterPixel1Column_D] ),
        .\ParamAddressReg_DP_reg[0]_rep_3 (\DVSAERConfigReg_DP[FilterPixel3Row_D] ),
        .\ParamAddressReg_DP_reg[0]_rep_4 (\DVSAERConfigReg_DP[FilterPixel6Row_D] ),
        .\ParamAddressReg_DP_reg[0]_rep_5 (\DVSAERConfigReg_DP[FilterPixel6Column_D] ),
        .\ParamAddressReg_DP_reg[0]_rep_6 (\DVSAERConfigReg_DP[FilterPixel7Row_D] ),
        .\ParamAddressReg_DP_reg[1]_rep (spiConfiguration_n_9),
        .\ParamAddressReg_DP_reg[1]_rep_0 (\DVSAERConfigReg_DP[FilterPixel0Column_D] ),
        .\ParamAddressReg_DP_reg[1]_rep_1 (spiConfiguration_n_8),
        .\ParamAddressReg_DP_reg[1]_rep_2 (\DVSAERConfigReg_DP[FilterPixel4Column_D] ),
        .\ParamAddressReg_DP_reg[1]_rep_3 (\DVSAERConfigReg_DP[FilterROIStartRow_D] ),
        .\ParamAddressReg_DP_reg[2] (\DVSAERConfigReg_DP[FilterPixel3Column_D] ),
        .\ParamAddressReg_DP_reg[2]_0 (\DVSAERConfigReg_DP[FilterROIEndRow_D] ),
        .\ParamAddressReg_DP_reg[3] (spiConfiguration_n_15),
        .\ParamAddressReg_DP_reg[3]_0 (spiConfiguration_n_14),
        .\ParamAddressReg_DP_reg[3]_1 (\DVSAERConfigReg_DP[FilterPixel4Row_D] ),
        .\ParamAddressReg_DP_reg[3]_2 (spiConfiguration_n_13),
        .\ParamAddressReg_DP_reg[3]_3 (spiConfiguration_n_12),
        .\ParamAddressReg_DP_reg[4] (\DVSAERConfigReg_DP[FilterPixel2Row_D] ),
        .\ParamAddressReg_DP_reg[4]_0 (\DVSAERConfigReg_DP[FilterPixel7Column_D] ),
        .\ParamAddressReg_DP_reg[4]_1 (\DVSAERConfigReg_DP[FilterROIEndColumn_D] ),
        .\ParamAddressReg_DP_reg[5] (\DVSAERConfigReg_DP[FilterPixel2Column_D] ),
        .\ParamAddressReg_DP_reg[5]_0 (\DVSAERConfigReg_DP[FilterROIStartColumn_D] ),
        .\ParamInput_DP_reg[0] (spiConfiguration_n_115),
        .\ParamInput_DP_reg[0]_0 (spiConfiguration_n_116),
        .\ParamInput_DP_reg[0]_1 (spiConfiguration_n_117),
        .\ParamInput_DP_reg[0]_2 (spiConfiguration_n_118),
        .\ParamOutput_DP_reg[31] (DVSAERConfigParamOutput_D),
        .Q(ConfigParamAddress_D[4:2]),
        .SyncSignalSyncFF_S_reg_rep__7({logiecResetSync_n_10,logiecResetSync_n_11}));
  brd_testAERDVSSM_0_0_ResetSynchronizer logiecResetSync
       (.AR({logiecResetSync_n_0,logiecResetSync_n_1,LogicReset_R}),
        .\Count_DP_reg[0] ({logiecResetSync_n_5,logiecResetSync_n_6,logiecResetSync_n_7}),
        .\Count_DP_reg[39] ({logiecResetSync_n_3,logiecResetSync_n_4}),
        .LogicClk_CI(LogicClk_CI),
        .ReadOperationReg_SP_reg({logiecResetSync_n_10,logiecResetSync_n_11}),
        .Reset_RI(Reset_RI),
        .\ShiftReg_DP_reg[0] ({logiecResetSync_n_8,logiecResetSync_n_9}),
        .\SyncSignalSyncFF_S_reg[0] (logiecResetSync_n_12));
  brd_testAERDVSSM_0_0_MultiplexerStateMachine multiplexerSM
       (.AERSMFifoAlmostFull_AI(AERSMFifoAlmostFull_AI),
        .AERSMFifoFull_AI(AERSMFifoFull_AI),
        .AERSMOutFifoData_DO(AERSMOutFifoData_DO),
        .AERSMOutFifoWrite_SO(AERSMOutFifoWrite_SO),
        .AR({logiecResetSync_n_1,LogicReset_R}),
        .\Count_DP_reg[3] (multiplexerSM_n_183),
        .\Count_DP_reg[3]_0 (multiplexerSM_n_184),
        .\Count_DP_reg[3]_1 (multiplexerSM_n_185),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] ),
        .\DVSAERConfigReg_D_reg[Run_S] (\DVSAERConfigReg_D_reg[Run_S] ),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0 ({dvsAerSMTest_n_169,dvsAerSMTest_n_170,dvsAerSMTest_n_171,dvsAerSMTest_n_172}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_0 ({dvsAerSMTest_n_173,dvsAerSMTest_n_174,dvsAerSMTest_n_175,dvsAerSMTest_n_176}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_1 ({dvsAerSMTest_n_177,dvsAerSMTest_n_178,dvsAerSMTest_n_179,dvsAerSMTest_n_180}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_10 ({dvsAerSMTest_n_213,dvsAerSMTest_n_214,dvsAerSMTest_n_215,dvsAerSMTest_n_216}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_11 ({dvsAerSMTest_n_217,dvsAerSMTest_n_218,dvsAerSMTest_n_219,dvsAerSMTest_n_220}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_12 ({dvsAerSMTest_n_221,dvsAerSMTest_n_222,dvsAerSMTest_n_223,dvsAerSMTest_n_224}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_13 ({dvsAerSMTest_n_225,dvsAerSMTest_n_226,dvsAerSMTest_n_227,dvsAerSMTest_n_228}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_14 ({dvsAerSMTest_n_229,dvsAerSMTest_n_230,dvsAerSMTest_n_231,dvsAerSMTest_n_232}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_15 ({dvsAerSMTest_n_233,dvsAerSMTest_n_234,dvsAerSMTest_n_235,dvsAerSMTest_n_236}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_16 ({dvsAerSMTest_n_237,dvsAerSMTest_n_238,dvsAerSMTest_n_239,dvsAerSMTest_n_240}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_17 ({dvsAerSMTest_n_241,dvsAerSMTest_n_242,dvsAerSMTest_n_243,dvsAerSMTest_n_244}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_18 ({dvsAerSMTest_n_245,dvsAerSMTest_n_246,dvsAerSMTest_n_247,dvsAerSMTest_n_248}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_19 ({dvsAerSMTest_n_249,dvsAerSMTest_n_250,dvsAerSMTest_n_251,dvsAerSMTest_n_252}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_2 ({dvsAerSMTest_n_181,dvsAerSMTest_n_182,dvsAerSMTest_n_183,dvsAerSMTest_n_184}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_20 ({dvsAerSMTest_n_253,dvsAerSMTest_n_254,dvsAerSMTest_n_255,dvsAerSMTest_n_256}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_21 ({dvsAerSMTest_n_257,dvsAerSMTest_n_258,dvsAerSMTest_n_259,dvsAerSMTest_n_260}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_22 ({dvsAerSMTest_n_261,dvsAerSMTest_n_262,dvsAerSMTest_n_263,dvsAerSMTest_n_264}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_23 ({dvsAerSMTest_n_265,dvsAerSMTest_n_266,dvsAerSMTest_n_267,dvsAerSMTest_n_268}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_24 ({dvsAerSMTest_n_269,dvsAerSMTest_n_270,dvsAerSMTest_n_271,dvsAerSMTest_n_272}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_25 ({dvsAerSMTest_n_273,dvsAerSMTest_n_274,dvsAerSMTest_n_275,dvsAerSMTest_n_276}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_26 ({dvsAerSMTest_n_277,dvsAerSMTest_n_278,dvsAerSMTest_n_279,dvsAerSMTest_n_280}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_27 ({dvsAerSMTest_n_281,dvsAerSMTest_n_282,dvsAerSMTest_n_283,dvsAerSMTest_n_284}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_28 ({dvsAerSMTest_n_285,dvsAerSMTest_n_286,dvsAerSMTest_n_287,dvsAerSMTest_n_288}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_29 ({dvsAerSMTest_n_289,dvsAerSMTest_n_290,dvsAerSMTest_n_291,dvsAerSMTest_n_292}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_3 ({dvsAerSMTest_n_185,dvsAerSMTest_n_186,dvsAerSMTest_n_187,dvsAerSMTest_n_188}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_30 ({dvsAerSMTest_n_293,dvsAerSMTest_n_294,dvsAerSMTest_n_295,dvsAerSMTest_n_296}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_31 ({dvsAerSMTest_n_297,dvsAerSMTest_n_298,dvsAerSMTest_n_299,dvsAerSMTest_n_300}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_32 ({dvsAerSMTest_n_301,dvsAerSMTest_n_302,dvsAerSMTest_n_303,dvsAerSMTest_n_304}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_33 ({dvsAerSMTest_n_305,dvsAerSMTest_n_306,dvsAerSMTest_n_307,dvsAerSMTest_n_308}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_34 ({dvsAerSMTest_n_309,dvsAerSMTest_n_310,dvsAerSMTest_n_311,dvsAerSMTest_n_312}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_35 ({dvsAerSMTest_n_313,dvsAerSMTest_n_314,dvsAerSMTest_n_315,dvsAerSMTest_n_316}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_36 ({dvsAerSMTest_n_317,dvsAerSMTest_n_318,dvsAerSMTest_n_319,dvsAerSMTest_n_320}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_37 ({dvsAerSMTest_n_321,dvsAerSMTest_n_322,dvsAerSMTest_n_323,dvsAerSMTest_n_324}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_38 (dvsAerSMTest_n_163),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_4 ({dvsAerSMTest_n_189,dvsAerSMTest_n_190,dvsAerSMTest_n_191,dvsAerSMTest_n_192}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_5 ({dvsAerSMTest_n_193,dvsAerSMTest_n_194,dvsAerSMTest_n_195,dvsAerSMTest_n_196}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_6 ({dvsAerSMTest_n_197,dvsAerSMTest_n_198,dvsAerSMTest_n_199,dvsAerSMTest_n_200}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_7 ({dvsAerSMTest_n_201,dvsAerSMTest_n_202,dvsAerSMTest_n_203,dvsAerSMTest_n_204}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_8 ({dvsAerSMTest_n_205,dvsAerSMTest_n_206,dvsAerSMTest_n_207,dvsAerSMTest_n_208}),
        .\DVSAERConfigReg_D_reg[Run_S]_rep__0_9 ({dvsAerSMTest_n_209,dvsAerSMTest_n_210,dvsAerSMTest_n_211,dvsAerSMTest_n_212}),
        .\DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] (\DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ),
        .\DVSAERFifoControlOut_S[ReadSide][Empty_S] (\DVSAERFifoControlOut_S[ReadSide][Empty_S] ),
        .\FifoData_DO_reg[14] (DVSAERFifoDataOut_D),
        .LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] (\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] ),
        .\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] (\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] ),
        .\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] (\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] ),
        .NOTMultiplexerConfigReg_DRun_S(NOTMultiplexerConfigReg_DRun_S),
        .O({dvsAerSMTest_n_165,dvsAerSMTest_n_166,dvsAerSMTest_n_167,dvsAerSMTest_n_168}),
        .\OutFifoControl_SO_reg[AlmostEmpty_S] (dvsAerFifo_n_3),
        .\OutFifoControl_SO_reg[Empty_S] (multiplexerSM_n_181),
        .\OutFifoControl_SO_reg[Empty_S]_0 (dvsAerFifo_n_4),
        .Q({State_DP[3],State_DP[1:0]}),
        .S(multiplexerSM_n_182),
        .\State_DP_reg[0]_0 (dvsAerFifo_n_5),
        .\State_DP_reg[1]_0 (dvsAerFifo_n_21),
        .SyncInClockSync_C(SyncInClockSync_C),
        .SyncOutClock_CO(SyncOutClock_CO),
        .SyncSignalSyncFF_S_reg_rep__1({logiecResetSync_n_3,logiecResetSync_n_4}),
        .SyncSignalSyncFF_S_reg_rep__2(logiecResetSync_n_5),
        .SyncSignalSyncFF_S_reg_rep__9({logiecResetSync_n_6,logiecResetSync_n_12}));
  brd_testAERDVSSM_0_0_MultiplexerSPIConfig multiplexerSPIConfig
       (.AR({logiecResetSync_n_7,logiecResetSync_n_8}),
        .D({spiConfiguration_n_16,spiConfiguration_n_17,spiConfiguration_n_18,spiConfiguration_n_19,spiConfiguration_n_20,spiConfiguration_n_21,spiConfiguration_n_22,spiConfiguration_n_23,spiConfiguration_n_24,spiConfiguration_n_25,spiConfiguration_n_26,spiConfiguration_n_27,spiConfiguration_n_28,spiConfiguration_n_29,spiConfiguration_n_30,spiConfiguration_n_31,spiConfiguration_n_32,spiConfiguration_n_33,spiConfiguration_n_34,spiConfiguration_n_35,spiConfiguration_n_36,spiConfiguration_n_37,spiConfiguration_n_38,spiConfiguration_n_39,spiConfiguration_n_40,spiConfiguration_n_41,spiConfiguration_n_42,spiConfiguration_n_43,spiConfiguration_n_44,spiConfiguration_n_45,spiConfiguration_n_46,spiConfiguration_n_47}),
        .LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0 (multiplexerSPIConfig_n_4),
        .\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 (multiplexerSPIConfig_n_5),
        .\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 (multiplexerSPIConfig_n_6),
        .\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 (multiplexerSPIConfig_n_7),
        .\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 (multiplexerSPIConfig_n_3),
        .\MultiplexerConfigReg_DP_reg[Run_S]_0 (multiplexerSPIConfig_n_0),
        .\MultiplexerConfigReg_DP_reg[TimestampReset_S]_0 (multiplexerSPIConfig_n_2),
        .\MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 (multiplexerSPIConfig_n_1),
        .\MultiplexerOutput_DP_reg[0]_0 (multiplexerSPIConfig_n_8),
        .\MultiplexerOutput_DP_reg[0]_1 (multiplexerSPIConfig_n_9),
        .\ParamInput_DP_reg[0] (spiConfiguration_n_98),
        .\ParamInput_DP_reg[0]_0 (spiConfiguration_n_108),
        .\ParamInput_DP_reg[0]_1 (spiConfiguration_n_109),
        .\ParamInput_DP_reg[0]_2 (spiConfiguration_n_110),
        .\ParamInput_DP_reg[0]_3 (spiConfiguration_n_111),
        .\ParamInput_DP_reg[0]_4 (spiConfiguration_n_112),
        .\ParamInput_DP_reg[0]_5 (spiConfiguration_n_113),
        .\ParamInput_DP_reg[0]_6 (spiConfiguration_n_114),
        .\ParamOutput_DP_reg[31] (MultiplexerConfigParamOutput_D),
        .Q(ConfigParamAddress_D[1:0]));
  brd_testAERDVSSM_0_0_SPIConfig spiConfiguration
       (.AR({logiecResetSync_n_7,logiecResetSync_n_8}),
        .D({spiConfiguration_n_16,spiConfiguration_n_17,spiConfiguration_n_18,spiConfiguration_n_19,spiConfiguration_n_20,spiConfiguration_n_21,spiConfiguration_n_22,spiConfiguration_n_23,spiConfiguration_n_24,spiConfiguration_n_25,spiConfiguration_n_26,spiConfiguration_n_27,spiConfiguration_n_28,spiConfiguration_n_29,spiConfiguration_n_30,spiConfiguration_n_31,spiConfiguration_n_32,spiConfiguration_n_33,spiConfiguration_n_34,spiConfiguration_n_35,spiConfiguration_n_36,spiConfiguration_n_37,spiConfiguration_n_38,spiConfiguration_n_39,spiConfiguration_n_40,spiConfiguration_n_41,spiConfiguration_n_42,spiConfiguration_n_43,spiConfiguration_n_44,spiConfiguration_n_45,spiConfiguration_n_46,spiConfiguration_n_47}),
        .\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] ({\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][39] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][38] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][37] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][36] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][35] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][34] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][33] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][32] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][31] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][30] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][29] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][28] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][27] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][26] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][25] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][24] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][23] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][22] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][21] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][20] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][19] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][18] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][17] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][16] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][15] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][14] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][13] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][12] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][11] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][10] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][9] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][8] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][7] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][6] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][5] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][4] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][3] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][2] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][1] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][0] }),
        .\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] ({\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][39] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][38] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][37] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][36] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][35] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][34] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][33] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][32] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][31] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][30] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][29] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][28] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][27] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][26] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][25] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][24] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][23] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][22] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][21] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][20] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][19] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][18] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][17] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][16] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][15] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][14] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][13] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][12] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][11] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][10] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][9] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][8] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][7] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][6] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][5] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][4] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][3] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][2] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][1] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][0] }),
        .\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] ({\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][39] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][38] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][37] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][36] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][35] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][34] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][33] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][32] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][31] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][30] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][29] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][28] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][27] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][26] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][25] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][24] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][23] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][22] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][21] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][20] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][19] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][18] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][17] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][16] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][15] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][14] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][13] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][12] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][11] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][10] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][9] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][8] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][7] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][6] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][5] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][4] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][3] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][2] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][1] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][0] }),
        .\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] ({\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][39] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][38] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][37] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][36] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][35] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][34] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][33] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][32] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][31] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][30] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][29] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][28] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][27] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][26] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][25] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][24] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][23] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][22] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][21] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][20] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][19] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][18] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][17] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][16] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][15] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][14] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][13] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][12] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][11] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][10] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][9] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][8] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][7] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][6] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][5] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][4] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][3] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][2] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][1] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][0] }),
        .\DVSAERConfigReg_DP_reg[AckDelayColumn_D][3] (\DVSAERConfigReg_DP[AckDelayColumn_D] ),
        .\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0] (spiConfiguration_n_14),
        .\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]_0 (dvsaerSPIConfig_n_30),
        .\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1] (dvsaerSPIConfig_n_24),
        .\DVSAERConfigReg_DP_reg[AckExtensionRow_D][0] (spiConfiguration_n_15),
        .\DVSAERConfigReg_DP_reg[ExternalAERControl_S] (spiConfiguration_n_118),
        .\DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 (dvsaerSPIConfig_n_31),
        .\DVSAERConfigReg_DP_reg[ExternalAERControl_S]_1 (dvsaerSPIConfig_n_3),
        .\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8] (\DVSAERConfigReg_DP[FilterPixel0Column_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0 (ConfigParamInput_D),
        .\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_1 (dvsaerSPIConfig_n_33),
        .\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][0] (spiConfiguration_n_11),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0] (dvsaerSPIConfig_n_29),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1] (dvsaerSPIConfig_n_25),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4] (dvsaerSPIConfig_n_19),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5] (dvsaerSPIConfig_n_14),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6] (dvsaerSPIConfig_n_12),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7] (dvsaerSPIConfig_n_10),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8] (\DVSAERConfigReg_DP[FilterPixel1Column_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0 (dvsaerSPIConfig_n_34),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][0] (spiConfiguration_n_8),
        .\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8] (\DVSAERConfigReg_DP[FilterPixel2Column_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0 (dvsaerSPIConfig_n_35),
        .\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7] (\DVSAERConfigReg_DP[FilterPixel2Row_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][1] (dvsaerSPIConfig_n_26),
        .\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][5] (dvsaerSPIConfig_n_16),
        .\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8] (\DVSAERConfigReg_DP[FilterPixel3Column_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0 (dvsaerSPIConfig_n_36),
        .\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7] (\DVSAERConfigReg_DP[FilterPixel3Row_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8] (\DVSAERConfigReg_DP[FilterPixel4Column_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0 (dvsaerSPIConfig_n_37),
        .\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7] (\DVSAERConfigReg_DP[FilterPixel4Row_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0] (spiConfiguration_n_12),
        .\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][1] (dvsaerSPIConfig_n_28),
        .\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][5] (dvsaerSPIConfig_n_15),
        .\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8] (dvsaerSPIConfig_n_38),
        .\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][0] (spiConfiguration_n_13),
        .\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8] (\DVSAERConfigReg_DP[FilterPixel6Column_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0 (dvsaerSPIConfig_n_39),
        .\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7] (\DVSAERConfigReg_DP[FilterPixel6Row_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][1] (dvsaerSPIConfig_n_27),
        .\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][5] (dvsaerSPIConfig_n_17),
        .\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8] (\DVSAERConfigReg_DP[FilterPixel7Column_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0 (dvsaerSPIConfig_n_40),
        .\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7] (\DVSAERConfigReg_DP[FilterPixel7Row_D] ),
        .\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8] (\DVSAERConfigReg_DP[FilterROIEndColumn_D] ),
        .\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0 (dvsaerSPIConfig_n_42),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] (dvsaerSPIConfig_n_32),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1] (dvsaerSPIConfig_n_23),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2] (dvsaerSPIConfig_n_22),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3] (dvsaerSPIConfig_n_21),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4] (dvsaerSPIConfig_n_20),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5] (dvsaerSPIConfig_n_18),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6] (dvsaerSPIConfig_n_13),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7] (\DVSAERConfigReg_DP[FilterROIEndRow_D] ),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]_0 (dvsaerSPIConfig_n_11),
        .\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8] (\DVSAERConfigReg_DP[FilterROIStartColumn_D] ),
        .\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0 (dvsaerSPIConfig_n_41),
        .\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7] (\DVSAERConfigReg_DP[FilterROIStartRow_D] ),
        .\DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S] (spiConfiguration_n_117),
        .\DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0 (dvsaerSPIConfig_n_2),
        .\DVSAERConfigReg_DP_reg[Run_S] (spiConfiguration_n_9),
        .\DVSAERConfigReg_DP_reg[Run_S]_0 (spiConfiguration_n_10),
        .\DVSAERConfigReg_DP_reg[Run_S]_1 (spiConfiguration_n_115),
        .\DVSAERConfigReg_DP_reg[Run_S]_2 (dvsaerSPIConfig_n_0),
        .\DVSAERConfigReg_DP_reg[WaitOnTransferStall_S] (spiConfiguration_n_116),
        .\DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0 (dvsaerSPIConfig_n_1),
        .\DVSAEROutput_DP_reg[31] ({spiConfiguration_n_66,spiConfiguration_n_67,spiConfiguration_n_68,spiConfiguration_n_69,spiConfiguration_n_70,spiConfiguration_n_71,spiConfiguration_n_72,spiConfiguration_n_73,spiConfiguration_n_74,spiConfiguration_n_75,spiConfiguration_n_76,spiConfiguration_n_77,spiConfiguration_n_78,spiConfiguration_n_79,spiConfiguration_n_80,spiConfiguration_n_81,spiConfiguration_n_82,spiConfiguration_n_83,spiConfiguration_n_84,spiConfiguration_n_85,spiConfiguration_n_86,spiConfiguration_n_87,spiConfiguration_n_88,spiConfiguration_n_89,spiConfiguration_n_90,spiConfiguration_n_91,spiConfiguration_n_92,spiConfiguration_n_93,spiConfiguration_n_94,spiConfiguration_n_95,spiConfiguration_n_96,spiConfiguration_n_97}),
        .\DVSAEROutput_DP_reg[31]_0 (DVSAERConfigParamOutput_D),
        .E(\DVSAERConfigReg_DP[AckDelayRow_D] ),
        .LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] ({\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][39] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][38] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][37] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][36] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][35] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][34] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][33] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][32] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][31] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][30] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][29] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][28] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][27] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][26] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][25] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][24] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][23] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][22] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][21] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][20] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][19] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][18] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][17] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][16] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][15] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][14] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][13] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][12] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][11] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][10] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][9] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][8] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][7] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][6] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][5] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][4] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][3] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][2] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][1] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][0] }),
        .\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] ({\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][39] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][38] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][37] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][36] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][35] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][34] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][33] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][32] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][31] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][30] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][29] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][28] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][27] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][26] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][25] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][24] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][23] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][22] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][21] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][20] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][19] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][18] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][17] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][16] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][15] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][14] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][13] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][12] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][11] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][10] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][9] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][8] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][7] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][6] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][5] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][4] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][3] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][2] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][1] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][0] }),
        .\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] ({\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][39] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][38] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][37] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][36] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][35] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][34] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][33] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][32] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][31] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][30] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][29] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][28] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][27] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][26] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][25] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][24] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][23] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][22] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][21] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][20] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][19] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][18] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][17] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][16] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][15] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][14] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][13] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][12] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][11] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][10] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][9] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][8] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][7] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][6] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][5] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][4] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][3] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][2] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][1] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][0] }),
        .\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] ({\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][39] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][38] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][37] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][36] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][35] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][34] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][33] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][32] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][31] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][30] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][29] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][28] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][27] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][26] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][25] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][24] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][23] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][22] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][21] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][20] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][19] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][18] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][17] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][16] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][15] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][14] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][13] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][12] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][11] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][10] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][9] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][8] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][7] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][6] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][5] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][4] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][3] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][2] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][1] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][0] }),
        .\MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S] (spiConfiguration_n_111),
        .\MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0 (multiplexerSPIConfig_n_4),
        .\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S] (spiConfiguration_n_112),
        .\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 (multiplexerSPIConfig_n_5),
        .\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S] (spiConfiguration_n_113),
        .\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 (multiplexerSPIConfig_n_6),
        .\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S] (spiConfiguration_n_114),
        .\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 (multiplexerSPIConfig_n_8),
        .\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_1 (multiplexerSPIConfig_n_7),
        .\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S] (spiConfiguration_n_110),
        .\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 (multiplexerSPIConfig_n_9),
        .\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_1 (multiplexerSPIConfig_n_3),
        .\MultiplexerConfigReg_DP_reg[Run_S] (spiConfiguration_n_98),
        .\MultiplexerConfigReg_DP_reg[Run_S]_0 (multiplexerSPIConfig_n_0),
        .\MultiplexerConfigReg_DP_reg[TimestampReset_S] (spiConfiguration_n_109),
        .\MultiplexerConfigReg_DP_reg[TimestampReset_S]_0 (multiplexerSPIConfig_n_2),
        .\MultiplexerConfigReg_DP_reg[TimestampRun_S] (spiConfiguration_n_108),
        .\MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 (multiplexerSPIConfig_n_1),
        .\MultiplexerOutput_DP_reg[31] (MultiplexerConfigParamOutput_D),
        .\ParamAddressReg_DP_reg[2]_0 (dvsaerSPIConfig_n_8),
        .\ParamAddressReg_DP_reg[2]_1 (dvsaerSPIConfig_n_9),
        .\ParamAddressReg_DP_reg[3]_0 (dvsaerSPIConfig_n_7),
        .\ParamAddressReg_DP_reg[4]_0 (dvsaerSPIConfig_n_4),
        .\ParamAddressReg_DP_reg[4]_1 (dvsaerSPIConfig_n_5),
        .\ParamAddressReg_DP_reg[4]_2 (dvsaerSPIConfig_n_6),
        .Q(ConfigParamAddress_D),
        .SPIClockEdgeDetectorReg_S(SPIClockEdgeDetectorReg_S),
        .SPIClockSync_C(SPIClockSync_C),
        .SPIMISOReg_DZ0(SPIMISOReg_DZ0),
        .SPIMISO_DZO(SPIMISO_DZO),
        .SPISlaveSelectSync_SB(SPISlaveSelectSync_SB),
        .\SyncSignalSyncFF_S_reg[0] (\spiInputShiftRegister/ShiftReg_DN ),
        .SyncSignalSyncFF_S_reg_rep__5(logiecResetSync_n_9),
        .SyncSignalSyncFF_S_reg_rep__7({logiecResetSync_n_10,logiecResetSync_n_11}),
        .SyncSignalSyncFF_S_reg_rep__8({logiecResetSync_n_0,logiecResetSync_n_1,LogicReset_R}));
  brd_testAERDVSSM_0_0_LogicClockSynchronizer syncInputsToLogicClock
       (.LogicClk_CI(LogicClk_CI),
        .SPIClockEdgeDetectorReg_S(SPIClockEdgeDetectorReg_S),
        .SPIClockSync_C(SPIClockSync_C),
        .SPIClock_AI(SPIClock_AI),
        .SPIMISOReg_DZ0(SPIMISOReg_DZ0),
        .SPIMOSI_AI(SPIMOSI_AI),
        .SPISlaveSelectSync_SB(SPISlaveSelectSync_SB),
        .SPISlaveSelect_ABI(SPISlaveSelect_ABI),
        .\ShiftReg_DP_reg[0] (\spiInputShiftRegister/ShiftReg_DN ),
        .SyncInClockSync_C(SyncInClockSync_C),
        .SyncInClock_AI(SyncInClock_AI),
        .SyncSignalSyncFF_S_reg_rep__10(logiecResetSync_n_12),
        .SyncSignalSyncFF_S_reg_rep__6(logiecResetSync_n_11));
endmodule

(* ORIG_REF_NAME = "unimacro_FIFO_SYNC_MACRO" *) 
module brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO
   (\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ,
    \FIFOState_S[Empty_S] ,
    D,
    AlmostEmptyReg_S,
    \FSM_sequential_State_DP_reg[0] ,
    LogicClk_CI,
    \FIFORead_S[Read_S] ,
    LogicReset_R,
    \DVSAERFifoControlIn_S[WriteSide][Write_S] ,
    Q,
    \State_DP_reg[3] ,
    out,
    DVSAERReq_ABI);
  output \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ;
  output \FIFOState_S[Empty_S] ;
  output [14:0]D;
  output AlmostEmptyReg_S;
  output \FSM_sequential_State_DP_reg[0] ;
  input LogicClk_CI;
  input \FIFORead_S[Read_S] ;
  input LogicReset_R;
  input \DVSAERFifoControlIn_S[WriteSide][Write_S] ;
  input [10:0]Q;
  input \State_DP_reg[3] ;
  input [1:0]out;
  input DVSAERReq_ABI;

  wire AlmostEmptyReg_S;
  wire [14:0]D;
  wire \DVSAERFifoControlIn_S[WriteSide][Write_S] ;
  wire \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ;
  wire \DVSAERFifoControlOut_S[WriteSide][Full_S] ;
  wire DVSAERReq_ABI;
  wire \FIFORead_S[Read_S] ;
  wire \FIFOState_S[AlmostEmpty_S] ;
  wire \FIFOState_S[Empty_S] ;
  wire \FSM_sequential_State_DP_reg[0] ;
  wire LogicClk_CI;
  wire LogicReset_R;
  wire [10:0]Q;
  wire \State_DP_reg[3] ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_10 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_11 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_12 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_13 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_14 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_15 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_16 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_17 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_20 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_21 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_22 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_23 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_24 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_25 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_26 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_27 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_28 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_29 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_4 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_5 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_8 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_9 ;
  wire [1:0]out;
  wire [31:15]\NLW_bl.fifo_18_inst_bl.fifo_18_bl_DO_UNCONNECTED ;
  wire [3:0]\NLW_bl.fifo_18_inst_bl.fifo_18_bl_DOP_UNCONNECTED ;
  wire [11:10]\NLW_bl.fifo_18_inst_bl.fifo_18_bl_RDCOUNT_UNCONNECTED ;
  wire [11:10]\NLW_bl.fifo_18_inst_bl.fifo_18_bl_WRCOUNT_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_State_DP[2]_i_6__0 
       (.I0(DVSAERReq_ABI),
        .I1(\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ),
        .O(\FSM_sequential_State_DP_reg[0] ));
  LUT5 #(
    .INIT(32'h0EEF0AAA)) 
    \OutFifoControl_SO[AlmostEmpty_S]_i_1 
       (.I0(\FIFOState_S[AlmostEmpty_S] ),
        .I1(\State_DP_reg[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\FIFOState_S[Empty_S] ),
        .O(AlmostEmptyReg_S));
  (* box_type = "PRIMITIVE" *) 
  FIFO18E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(18),
    .DO_REG(0),
    .EN_SYN("TRUE"),
    .FIFO_MODE("FIFO18"),
    .FIRST_WORD_FALL_THROUGH("FALSE"),
    .INIT(36'h000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(36'h000000000)) 
    \bl.fifo_18_inst_bl.fifo_18_bl 
       (.ALMOSTEMPTY(\FIFOState_S[AlmostEmpty_S] ),
        .ALMOSTFULL(\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[10:9],1'b0,1'b0,1'b0,Q[8:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_bl.fifo_18_inst_bl.fifo_18_bl_DO_UNCONNECTED [31:15],D}),
        .DOP(\NLW_bl.fifo_18_inst_bl.fifo_18_bl_DOP_UNCONNECTED [3:0]),
        .EMPTY(\FIFOState_S[Empty_S] ),
        .FULL(\DVSAERFifoControlOut_S[WriteSide][Full_S] ),
        .RDCLK(LogicClk_CI),
        .RDCOUNT({\NLW_bl.fifo_18_inst_bl.fifo_18_bl_RDCOUNT_UNCONNECTED [11:10],\bl.fifo_18_inst_bl.fifo_18_bl_n_8 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_9 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_10 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_11 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_12 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_13 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_14 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_15 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_16 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_17 }),
        .RDEN(\FIFORead_S[Read_S] ),
        .RDERR(\bl.fifo_18_inst_bl.fifo_18_bl_n_4 ),
        .REGCE(1'b0),
        .RST(LogicReset_R),
        .RSTREG(1'b0),
        .WRCLK(LogicClk_CI),
        .WRCOUNT({\NLW_bl.fifo_18_inst_bl.fifo_18_bl_WRCOUNT_UNCONNECTED [11:10],\bl.fifo_18_inst_bl.fifo_18_bl_n_20 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_21 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_22 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_23 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_24 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_25 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_26 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_27 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_28 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_29 }),
        .WREN(\DVSAERFifoControlIn_S[WriteSide][Write_S] ),
        .WRERR(\bl.fifo_18_inst_bl.fifo_18_bl_n_5 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
