
26_InteractingWithInterruptServiceRoutines.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a68  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08008c38  08008c38  00009c38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800902c  0800902c  0000b1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800902c  0800902c  0000a02c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009034  08009034  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009034  08009034  0000a034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009038  08009038  0000a038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800903c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bc0  200001d8  08009214  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d98  08009214  0000bd98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017cc7  00000000  00000000  0000b208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000353a  00000000  00000000  00022ecf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001548  00000000  00000000  00026410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001081  00000000  00000000  00027958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004a31  00000000  00000000  000289d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001780c  00000000  00000000  0002d40a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd378  00000000  00000000  00044c16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00121f8e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b6c  00000000  00000000  00121fd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  00128b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008c20 	.word	0x08008c20

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	08008c20 	.word	0x08008c20

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	db0b      	blt.n	8000f3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	f003 021f 	and.w	r2, r3, #31
 8000f2c:	4907      	ldr	r1, [pc, #28]	@ (8000f4c <__NVIC_EnableIRQ+0x38>)
 8000f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f32:	095b      	lsrs	r3, r3, #5
 8000f34:	2001      	movs	r0, #1
 8000f36:	fa00 f202 	lsl.w	r2, r0, r2
 8000f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f3e:	bf00      	nop
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	e000e100 	.word	0xe000e100

08000f50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	6039      	str	r1, [r7, #0]
 8000f5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	db0a      	blt.n	8000f7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	490c      	ldr	r1, [pc, #48]	@ (8000f9c <__NVIC_SetPriority+0x4c>)
 8000f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6e:	0112      	lsls	r2, r2, #4
 8000f70:	b2d2      	uxtb	r2, r2
 8000f72:	440b      	add	r3, r1
 8000f74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f78:	e00a      	b.n	8000f90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	4908      	ldr	r1, [pc, #32]	@ (8000fa0 <__NVIC_SetPriority+0x50>)
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	f003 030f 	and.w	r3, r3, #15
 8000f86:	3b04      	subs	r3, #4
 8000f88:	0112      	lsls	r2, r2, #4
 8000f8a:	b2d2      	uxtb	r2, r2
 8000f8c:	440b      	add	r3, r1
 8000f8e:	761a      	strb	r2, [r3, #24]
}
 8000f90:	bf00      	nop
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr
 8000f9c:	e000e100 	.word	0xe000e100
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <main>:
char msg[100];



int main(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af02      	add	r7, sp, #8
	HAL_Init();
 8000faa:	f000 fb6d 	bl	8001688 <HAL_Init>


	SystemClock_Config();
 8000fae:	f000 f8a3 	bl	80010f8 <SystemClock_Config>
	MX_GPIO_Init();
 8000fb2:	f000 f929 	bl	8001208 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000fb6:	f000 f8fd 	bl	80011b4 <MX_USART2_UART_Init>
	/*
	 * printf won't work sometimes if you didn't enable newlib for RTOS
	 * */

	snprintf(msg, sizeof(msg), "System is initilized \r\n");
 8000fba:	4a13      	ldr	r2, [pc, #76]	@ (8001008 <main+0x64>)
 8000fbc:	2164      	movs	r1, #100	@ 0x64
 8000fbe:	4813      	ldr	r0, [pc, #76]	@ (800100c <main+0x68>)
 8000fc0:	f005 fce4 	bl	800698c <sniprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000fc4:	4811      	ldr	r0, [pc, #68]	@ (800100c <main+0x68>)
 8000fc6:	f7ff f973 	bl	80002b0 <strlen>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd2:	490e      	ldr	r1, [pc, #56]	@ (800100c <main+0x68>)
 8000fd4:	480e      	ldr	r0, [pc, #56]	@ (8001010 <main+0x6c>)
 8000fd6:	f001 fe8f 	bl	8002cf8 <HAL_UART_Transmit>



	uart2_BytesReceived= xQueueCreate(10,sizeof(char));
 8000fda:	2200      	movs	r2, #0
 8000fdc:	2101      	movs	r1, #1
 8000fde:	200a      	movs	r0, #10
 8000fe0:	f002 fc25 	bl	800382e <xQueueGenericCreate>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	4a0b      	ldr	r2, [pc, #44]	@ (8001014 <main+0x70>)
 8000fe8:	6013      	str	r3, [r2, #0]





	xTaskCreate(HandleTask,
 8000fea:	2300      	movs	r3, #0
 8000fec:	9301      	str	r3, [sp, #4]
 8000fee:	2303      	movs	r3, #3
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	2280      	movs	r2, #128	@ 0x80
 8000ff6:	4908      	ldr	r1, [pc, #32]	@ (8001018 <main+0x74>)
 8000ff8:	4808      	ldr	r0, [pc, #32]	@ (800101c <main+0x78>)
 8000ffa:	f003 f966 	bl	80042ca <xTaskCreate>
			NULL,
			tskIDLE_PRIORITY+3, //tskIDLE_PRIORITY=0
			NULL);


	vTaskStartScheduler();
 8000ffe:	f003 faa9 	bl	8004554 <vTaskStartScheduler>

	while (1)
 8001002:	bf00      	nop
 8001004:	e7fd      	b.n	8001002 <main+0x5e>
 8001006:	bf00      	nop
 8001008:	08008c38 	.word	0x08008c38
 800100c:	20000244 	.word	0x20000244
 8001010:	200001f4 	.word	0x200001f4
 8001014:	20000240 	.word	0x20000240
 8001018:	08008c50 	.word	0x08008c50
 800101c:	08001021 	.word	0x08001021

08001020 <HandleTask>:



char rcvByte;
void HandleTask(void *Parameter)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	start_rx_interrupt();
 8001028:	f000 f80e 	bl	8001048 <start_rx_interrupt>


	while(1)
	{
		xQueueReceive(uart2_BytesReceived, &rcvByte, portMAX_DELAY);
 800102c:	4b04      	ldr	r3, [pc, #16]	@ (8001040 <HandleTask+0x20>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f04f 32ff 	mov.w	r2, #4294967295
 8001034:	4903      	ldr	r1, [pc, #12]	@ (8001044 <HandleTask+0x24>)
 8001036:	4618      	mov	r0, r3
 8001038:	f002 fe2e 	bl	8003c98 <xQueueReceive>
 800103c:	e7f6      	b.n	800102c <HandleTask+0xc>
 800103e:	bf00      	nop
 8001040:	20000240 	.word	0x20000240
 8001044:	200002a8 	.word	0x200002a8

08001048 <start_rx_interrupt>:

}


void start_rx_interrupt(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
	rxInProgress=1;
 800104c:	4b08      	ldr	r3, [pc, #32]	@ (8001070 <start_rx_interrupt+0x28>)
 800104e:	2201      	movs	r2, #1
 8001050:	601a      	str	r2, [r3, #0]
	USART2->CR1|=USART_CR1_RXNEIE;
 8001052:	4b08      	ldr	r3, [pc, #32]	@ (8001074 <start_rx_interrupt+0x2c>)
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	4a07      	ldr	r2, [pc, #28]	@ (8001074 <start_rx_interrupt+0x2c>)
 8001058:	f043 0320 	orr.w	r3, r3, #32
 800105c:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriority(USART2_IRQn,5);
 800105e:	2105      	movs	r1, #5
 8001060:	2026      	movs	r0, #38	@ 0x26
 8001062:	f7ff ff75 	bl	8000f50 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 8001066:	2026      	movs	r0, #38	@ 0x26
 8001068:	f7ff ff54 	bl	8000f14 <__NVIC_EnableIRQ>

}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	2000023c 	.word	0x2000023c
 8001074:	40004400 	.word	0x40004400

08001078 <USART2_IRQHandler>:



void USART2_IRQHandler(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken=pdFALSE;
 800107e:	2300      	movs	r3, #0
 8001080:	607b      	str	r3, [r7, #4]
	if(USART2->SR & USART_SR_RXNE)
 8001082:	4b12      	ldr	r3, [pc, #72]	@ (80010cc <USART2_IRQHandler+0x54>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f003 0320 	and.w	r3, r3, #32
 800108a:	2b00      	cmp	r3, #0
 800108c:	d00e      	beq.n	80010ac <USART2_IRQHandler+0x34>
	{
		uint8_t tempVal=(uint8_t)USART2->DR;
 800108e:	4b0f      	ldr	r3, [pc, #60]	@ (80010cc <USART2_IRQHandler+0x54>)
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	b2db      	uxtb	r3, r3
 8001094:	70fb      	strb	r3, [r7, #3]
		if(rxInProgress)
 8001096:	4b0e      	ldr	r3, [pc, #56]	@ (80010d0 <USART2_IRQHandler+0x58>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d006      	beq.n	80010ac <USART2_IRQHandler+0x34>
		{
			xQueueSendFromISR(uart2_BytesReceived,&tempVal,& xHigherPriorityTaskWoken);
 800109e:	4b0d      	ldr	r3, [pc, #52]	@ (80010d4 <USART2_IRQHandler+0x5c>)
 80010a0:	6818      	ldr	r0, [r3, #0]
 80010a2:	1d3a      	adds	r2, r7, #4
 80010a4:	1cf9      	adds	r1, r7, #3
 80010a6:	2300      	movs	r3, #0
 80010a8:	f002 fd40 	bl	8003b2c <xQueueGenericSendFromISR>
		}
	}
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d007      	beq.n	80010c2 <USART2_IRQHandler+0x4a>
 80010b2:	4b09      	ldr	r3, [pc, #36]	@ (80010d8 <USART2_IRQHandler+0x60>)
 80010b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	f3bf 8f4f 	dsb	sy
 80010be:	f3bf 8f6f 	isb	sy
}
 80010c2:	bf00      	nop
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40004400 	.word	0x40004400
 80010d0:	2000023c 	.word	0x2000023c
 80010d4:	20000240 	.word	0x20000240
 80010d8:	e000ed04 	.word	0xe000ed04

080010dc <vApplicationStackOverflowHook>:


// Add this function anywhere in your main.c file

void vApplicationStackOverflowHook( TaskHandle_t xTask, char *pcTaskName )
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
	// The pcTaskName parameter holds the name of the task that overflowed.
	// The xTask parameter is the handle of the task that overflowed.

	// You can use these to log the error.
	// WARNING: printf itself uses stack and may not be safe to call here.
	printf("!!! STACK OVERFLOW in task: %s !!!\r\n", pcTaskName);
 80010e6:	6839      	ldr	r1, [r7, #0]
 80010e8:	4802      	ldr	r0, [pc, #8]	@ (80010f4 <vApplicationStackOverflowHook+0x18>)
 80010ea:	f005 fc3d 	bl	8006968 <iprintf>

	// Halt the system. Blinking an LED is a common way to indicate a fault.
	for(;;)
 80010ee:	bf00      	nop
 80010f0:	e7fd      	b.n	80010ee <vApplicationStackOverflowHook+0x12>
 80010f2:	bf00      	nop
 80010f4:	08008c60 	.word	0x08008c60

080010f8 <SystemClock_Config>:
	}
}


void SystemClock_Config(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b094      	sub	sp, #80	@ 0x50
 80010fc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010fe:	f107 031c 	add.w	r3, r7, #28
 8001102:	2234      	movs	r2, #52	@ 0x34
 8001104:	2100      	movs	r1, #0
 8001106:	4618      	mov	r0, r3
 8001108:	f005 fcb9 	bl	8006a7e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800110c:	f107 0308 	add.w	r3, r7, #8
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800111c:	2300      	movs	r3, #0
 800111e:	607b      	str	r3, [r7, #4]
 8001120:	4b22      	ldr	r3, [pc, #136]	@ (80011ac <SystemClock_Config+0xb4>)
 8001122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001124:	4a21      	ldr	r2, [pc, #132]	@ (80011ac <SystemClock_Config+0xb4>)
 8001126:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800112a:	6413      	str	r3, [r2, #64]	@ 0x40
 800112c:	4b1f      	ldr	r3, [pc, #124]	@ (80011ac <SystemClock_Config+0xb4>)
 800112e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001130:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001134:	607b      	str	r3, [r7, #4]
 8001136:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001138:	2300      	movs	r3, #0
 800113a:	603b      	str	r3, [r7, #0]
 800113c:	4b1c      	ldr	r3, [pc, #112]	@ (80011b0 <SystemClock_Config+0xb8>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a1b      	ldr	r2, [pc, #108]	@ (80011b0 <SystemClock_Config+0xb8>)
 8001142:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001146:	6013      	str	r3, [r2, #0]
 8001148:	4b19      	ldr	r3, [pc, #100]	@ (80011b0 <SystemClock_Config+0xb8>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001150:	603b      	str	r3, [r7, #0]
 8001152:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001154:	2302      	movs	r3, #2
 8001156:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001158:	2301      	movs	r3, #1
 800115a:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800115c:	2310      	movs	r3, #16
 800115e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001160:	2300      	movs	r3, #0
 8001162:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001164:	f107 031c 	add.w	r3, r7, #28
 8001168:	4618      	mov	r0, r3
 800116a:	f001 f83b 	bl	80021e4 <HAL_RCC_OscConfig>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <SystemClock_Config+0x80>
	{
		Error_Handler();
 8001174:	f000 f874 	bl	8001260 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001178:	230f      	movs	r3, #15
 800117a:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800117c:	2300      	movs	r3, #0
 800117e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001180:	2300      	movs	r3, #0
 8001182:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001188:	2300      	movs	r3, #0
 800118a:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800118c:	f107 0308 	add.w	r3, r7, #8
 8001190:	2100      	movs	r1, #0
 8001192:	4618      	mov	r0, r3
 8001194:	f000 fd30 	bl	8001bf8 <HAL_RCC_ClockConfig>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <SystemClock_Config+0xaa>
	{
		Error_Handler();
 800119e:	f000 f85f 	bl	8001260 <Error_Handler>
	}
}
 80011a2:	bf00      	nop
 80011a4:	3750      	adds	r7, #80	@ 0x50
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40023800 	.word	0x40023800
 80011b0:	40007000 	.word	0x40007000

080011b4 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80011b8:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <MX_USART2_UART_Init+0x4c>)
 80011ba:	4a12      	ldr	r2, [pc, #72]	@ (8001204 <MX_USART2_UART_Init+0x50>)
 80011bc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80011be:	4b10      	ldr	r3, [pc, #64]	@ (8001200 <MX_USART2_UART_Init+0x4c>)
 80011c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011c4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001200 <MX_USART2_UART_Init+0x4c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80011cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <MX_USART2_UART_Init+0x4c>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80011d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001200 <MX_USART2_UART_Init+0x4c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80011d8:	4b09      	ldr	r3, [pc, #36]	@ (8001200 <MX_USART2_UART_Init+0x4c>)
 80011da:	220c      	movs	r2, #12
 80011dc:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011de:	4b08      	ldr	r3, [pc, #32]	@ (8001200 <MX_USART2_UART_Init+0x4c>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011e4:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <MX_USART2_UART_Init+0x4c>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80011ea:	4805      	ldr	r0, [pc, #20]	@ (8001200 <MX_USART2_UART_Init+0x4c>)
 80011ec:	f001 fd34 	bl	8002c58 <HAL_UART_Init>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 80011f6:	f000 f833 	bl	8001260 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	200001f4 	.word	0x200001f4
 8001204:	40004400 	.word	0x40004400

08001208 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	607b      	str	r3, [r7, #4]
 8001212:	4b09      	ldr	r3, [pc, #36]	@ (8001238 <MX_GPIO_Init+0x30>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	4a08      	ldr	r2, [pc, #32]	@ (8001238 <MX_GPIO_Init+0x30>)
 8001218:	f043 0301 	orr.w	r3, r3, #1
 800121c:	6313      	str	r3, [r2, #48]	@ 0x30
 800121e:	4b06      	ldr	r3, [pc, #24]	@ (8001238 <MX_GPIO_Init+0x30>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	607b      	str	r3, [r7, #4]
 8001228:	687b      	ldr	r3, [r7, #4]

}
 800122a:	bf00      	nop
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	40023800 	.word	0x40023800

0800123c <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM11) {
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a04      	ldr	r2, [pc, #16]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d101      	bne.n	8001252 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 800124e:	f000 fa3d 	bl	80016cc <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40014800 	.word	0x40014800

08001260 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001264:	b672      	cpsid	i
}
 8001266:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001268:	bf00      	nop
 800126a:	e7fd      	b.n	8001268 <Error_Handler+0x8>

0800126c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	607b      	str	r3, [r7, #4]
 8001276:	4b12      	ldr	r3, [pc, #72]	@ (80012c0 <HAL_MspInit+0x54>)
 8001278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800127a:	4a11      	ldr	r2, [pc, #68]	@ (80012c0 <HAL_MspInit+0x54>)
 800127c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001280:	6453      	str	r3, [r2, #68]	@ 0x44
 8001282:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <HAL_MspInit+0x54>)
 8001284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001286:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	603b      	str	r3, [r7, #0]
 8001292:	4b0b      	ldr	r3, [pc, #44]	@ (80012c0 <HAL_MspInit+0x54>)
 8001294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001296:	4a0a      	ldr	r2, [pc, #40]	@ (80012c0 <HAL_MspInit+0x54>)
 8001298:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800129c:	6413      	str	r3, [r2, #64]	@ 0x40
 800129e:	4b08      	ldr	r3, [pc, #32]	@ (80012c0 <HAL_MspInit+0x54>)
 80012a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012a6:	603b      	str	r3, [r7, #0]
 80012a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80012aa:	2200      	movs	r2, #0
 80012ac:	210f      	movs	r1, #15
 80012ae:	f06f 0001 	mvn.w	r0, #1
 80012b2:	f000 fae3 	bl	800187c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012b6:	bf00      	nop
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40023800 	.word	0x40023800

080012c4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b08a      	sub	sp, #40	@ 0x28
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012cc:	f107 0314 	add.w	r3, r7, #20
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]
 80012da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a19      	ldr	r2, [pc, #100]	@ (8001348 <HAL_UART_MspInit+0x84>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d12b      	bne.n	800133e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	613b      	str	r3, [r7, #16]
 80012ea:	4b18      	ldr	r3, [pc, #96]	@ (800134c <HAL_UART_MspInit+0x88>)
 80012ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ee:	4a17      	ldr	r2, [pc, #92]	@ (800134c <HAL_UART_MspInit+0x88>)
 80012f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80012f6:	4b15      	ldr	r3, [pc, #84]	@ (800134c <HAL_UART_MspInit+0x88>)
 80012f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012fe:	613b      	str	r3, [r7, #16]
 8001300:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001302:	2300      	movs	r3, #0
 8001304:	60fb      	str	r3, [r7, #12]
 8001306:	4b11      	ldr	r3, [pc, #68]	@ (800134c <HAL_UART_MspInit+0x88>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130a:	4a10      	ldr	r2, [pc, #64]	@ (800134c <HAL_UART_MspInit+0x88>)
 800130c:	f043 0301 	orr.w	r3, r3, #1
 8001310:	6313      	str	r3, [r2, #48]	@ 0x30
 8001312:	4b0e      	ldr	r3, [pc, #56]	@ (800134c <HAL_UART_MspInit+0x88>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001316:	f003 0301 	and.w	r3, r3, #1
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800131e:	230c      	movs	r3, #12
 8001320:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001322:	2302      	movs	r3, #2
 8001324:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001326:	2300      	movs	r3, #0
 8001328:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800132a:	2303      	movs	r3, #3
 800132c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800132e:	2307      	movs	r3, #7
 8001330:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001332:	f107 0314 	add.w	r3, r7, #20
 8001336:	4619      	mov	r1, r3
 8001338:	4805      	ldr	r0, [pc, #20]	@ (8001350 <HAL_UART_MspInit+0x8c>)
 800133a:	f000 fac9 	bl	80018d0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800133e:	bf00      	nop
 8001340:	3728      	adds	r7, #40	@ 0x28
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	40004400 	.word	0x40004400
 800134c:	40023800 	.word	0x40023800
 8001350:	40020000 	.word	0x40020000

08001354 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b08c      	sub	sp, #48	@ 0x30
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800135c:	2300      	movs	r3, #0
 800135e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001360:	2300      	movs	r3, #0
 8001362:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001364:	2300      	movs	r3, #0
 8001366:	60bb      	str	r3, [r7, #8]
 8001368:	4b2e      	ldr	r3, [pc, #184]	@ (8001424 <HAL_InitTick+0xd0>)
 800136a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800136c:	4a2d      	ldr	r2, [pc, #180]	@ (8001424 <HAL_InitTick+0xd0>)
 800136e:	f043 0301 	orr.w	r3, r3, #1
 8001372:	6453      	str	r3, [r2, #68]	@ 0x44
 8001374:	4b2b      	ldr	r3, [pc, #172]	@ (8001424 <HAL_InitTick+0xd0>)
 8001376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001378:	f003 0301 	and.w	r3, r3, #1
 800137c:	60bb      	str	r3, [r7, #8]
 800137e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001380:	f107 020c 	add.w	r2, r7, #12
 8001384:	f107 0310 	add.w	r3, r7, #16
 8001388:	4611      	mov	r1, r2
 800138a:	4618      	mov	r0, r3
 800138c:	f000 fd4e 	bl	8001e2c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001390:	f000 fd38 	bl	8001e04 <HAL_RCC_GetPCLK2Freq>
 8001394:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001398:	4a23      	ldr	r2, [pc, #140]	@ (8001428 <HAL_InitTick+0xd4>)
 800139a:	fba2 2303 	umull	r2, r3, r2, r3
 800139e:	0c9b      	lsrs	r3, r3, #18
 80013a0:	3b01      	subs	r3, #1
 80013a2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80013a4:	4b21      	ldr	r3, [pc, #132]	@ (800142c <HAL_InitTick+0xd8>)
 80013a6:	4a22      	ldr	r2, [pc, #136]	@ (8001430 <HAL_InitTick+0xdc>)
 80013a8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80013aa:	4b20      	ldr	r3, [pc, #128]	@ (800142c <HAL_InitTick+0xd8>)
 80013ac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80013b0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80013b2:	4a1e      	ldr	r2, [pc, #120]	@ (800142c <HAL_InitTick+0xd8>)
 80013b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80013b8:	4b1c      	ldr	r3, [pc, #112]	@ (800142c <HAL_InitTick+0xd8>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013be:	4b1b      	ldr	r3, [pc, #108]	@ (800142c <HAL_InitTick+0xd8>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013c4:	4b19      	ldr	r3, [pc, #100]	@ (800142c <HAL_InitTick+0xd8>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80013ca:	4818      	ldr	r0, [pc, #96]	@ (800142c <HAL_InitTick+0xd8>)
 80013cc:	f001 f9a8 	bl	8002720 <HAL_TIM_Base_Init>
 80013d0:	4603      	mov	r3, r0
 80013d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80013d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d11b      	bne.n	8001416 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80013de:	4813      	ldr	r0, [pc, #76]	@ (800142c <HAL_InitTick+0xd8>)
 80013e0:	f001 f9f8 	bl	80027d4 <HAL_TIM_Base_Start_IT>
 80013e4:	4603      	mov	r3, r0
 80013e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80013ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d111      	bne.n	8001416 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80013f2:	2019      	movs	r0, #25
 80013f4:	f000 fa5e 	bl	80018b4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2b0f      	cmp	r3, #15
 80013fc:	d808      	bhi.n	8001410 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80013fe:	2200      	movs	r2, #0
 8001400:	6879      	ldr	r1, [r7, #4]
 8001402:	2019      	movs	r0, #25
 8001404:	f000 fa3a 	bl	800187c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001408:	4a0a      	ldr	r2, [pc, #40]	@ (8001434 <HAL_InitTick+0xe0>)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6013      	str	r3, [r2, #0]
 800140e:	e002      	b.n	8001416 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001416:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800141a:	4618      	mov	r0, r3
 800141c:	3730      	adds	r7, #48	@ 0x30
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40023800 	.word	0x40023800
 8001428:	431bde83 	.word	0x431bde83
 800142c:	200002ac 	.word	0x200002ac
 8001430:	40010000 	.word	0x40010000
 8001434:	20000004 	.word	0x20000004

08001438 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800143c:	bf00      	nop
 800143e:	e7fd      	b.n	800143c <NMI_Handler+0x4>

08001440 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001444:	bf00      	nop
 8001446:	e7fd      	b.n	8001444 <HardFault_Handler+0x4>

08001448 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800144c:	bf00      	nop
 800144e:	e7fd      	b.n	800144c <MemManage_Handler+0x4>

08001450 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001454:	bf00      	nop
 8001456:	e7fd      	b.n	8001454 <BusFault_Handler+0x4>

08001458 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800145c:	bf00      	nop
 800145e:	e7fd      	b.n	800145c <UsageFault_Handler+0x4>

08001460 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001464:	bf00      	nop
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
	...

08001470 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001474:	4802      	ldr	r0, [pc, #8]	@ (8001480 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001476:	f001 fa1d 	bl	80028b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	200002ac 	.word	0x200002ac

08001484 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  return 1;
 8001488:	2301      	movs	r3, #1
}
 800148a:	4618      	mov	r0, r3
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr

08001494 <_kill>:

int _kill(int pid, int sig)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800149e:	f005 fb41 	bl	8006b24 <__errno>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2216      	movs	r2, #22
 80014a6:	601a      	str	r2, [r3, #0]
  return -1;
 80014a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <_exit>:

void _exit (int status)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014bc:	f04f 31ff 	mov.w	r1, #4294967295
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7ff ffe7 	bl	8001494 <_kill>
  while (1) {}    /* Make sure we hang here */
 80014c6:	bf00      	nop
 80014c8:	e7fd      	b.n	80014c6 <_exit+0x12>

080014ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b086      	sub	sp, #24
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	60f8      	str	r0, [r7, #12]
 80014d2:	60b9      	str	r1, [r7, #8]
 80014d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d6:	2300      	movs	r3, #0
 80014d8:	617b      	str	r3, [r7, #20]
 80014da:	e00a      	b.n	80014f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014dc:	f3af 8000 	nop.w
 80014e0:	4601      	mov	r1, r0
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	1c5a      	adds	r2, r3, #1
 80014e6:	60ba      	str	r2, [r7, #8]
 80014e8:	b2ca      	uxtb	r2, r1
 80014ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	3301      	adds	r3, #1
 80014f0:	617b      	str	r3, [r7, #20]
 80014f2:	697a      	ldr	r2, [r7, #20]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	429a      	cmp	r2, r3
 80014f8:	dbf0      	blt.n	80014dc <_read+0x12>
  }

  return len;
 80014fa:	687b      	ldr	r3, [r7, #4]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3718      	adds	r7, #24
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af00      	add	r7, sp, #0
 800150a:	60f8      	str	r0, [r7, #12]
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
 8001514:	e009      	b.n	800152a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	1c5a      	adds	r2, r3, #1
 800151a:	60ba      	str	r2, [r7, #8]
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	4618      	mov	r0, r3
 8001520:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	3301      	adds	r3, #1
 8001528:	617b      	str	r3, [r7, #20]
 800152a:	697a      	ldr	r2, [r7, #20]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	429a      	cmp	r2, r3
 8001530:	dbf1      	blt.n	8001516 <_write+0x12>
  }
  return len;
 8001532:	687b      	ldr	r3, [r7, #4]
}
 8001534:	4618      	mov	r0, r3
 8001536:	3718      	adds	r7, #24
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}

0800153c <_close>:

int _close(int file)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001544:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001548:	4618      	mov	r0, r3
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001564:	605a      	str	r2, [r3, #4]
  return 0;
 8001566:	2300      	movs	r3, #0
}
 8001568:	4618      	mov	r0, r3
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <_isatty>:

int _isatty(int file)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800157c:	2301      	movs	r3, #1
}
 800157e:	4618      	mov	r0, r3
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr

0800158a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800158a:	b480      	push	{r7}
 800158c:	b085      	sub	sp, #20
 800158e:	af00      	add	r7, sp, #0
 8001590:	60f8      	str	r0, [r7, #12]
 8001592:	60b9      	str	r1, [r7, #8]
 8001594:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001596:	2300      	movs	r3, #0
}
 8001598:	4618      	mov	r0, r3
 800159a:	3714      	adds	r7, #20
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015ac:	4a14      	ldr	r2, [pc, #80]	@ (8001600 <_sbrk+0x5c>)
 80015ae:	4b15      	ldr	r3, [pc, #84]	@ (8001604 <_sbrk+0x60>)
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015b8:	4b13      	ldr	r3, [pc, #76]	@ (8001608 <_sbrk+0x64>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d102      	bne.n	80015c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015c0:	4b11      	ldr	r3, [pc, #68]	@ (8001608 <_sbrk+0x64>)
 80015c2:	4a12      	ldr	r2, [pc, #72]	@ (800160c <_sbrk+0x68>)
 80015c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015c6:	4b10      	ldr	r3, [pc, #64]	@ (8001608 <_sbrk+0x64>)
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4413      	add	r3, r2
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d207      	bcs.n	80015e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015d4:	f005 faa6 	bl	8006b24 <__errno>
 80015d8:	4603      	mov	r3, r0
 80015da:	220c      	movs	r2, #12
 80015dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015de:	f04f 33ff 	mov.w	r3, #4294967295
 80015e2:	e009      	b.n	80015f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015e4:	4b08      	ldr	r3, [pc, #32]	@ (8001608 <_sbrk+0x64>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015ea:	4b07      	ldr	r3, [pc, #28]	@ (8001608 <_sbrk+0x64>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4413      	add	r3, r2
 80015f2:	4a05      	ldr	r2, [pc, #20]	@ (8001608 <_sbrk+0x64>)
 80015f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015f6:	68fb      	ldr	r3, [r7, #12]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3718      	adds	r7, #24
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20020000 	.word	0x20020000
 8001604:	00000400 	.word	0x00000400
 8001608:	200002f4 	.word	0x200002f4
 800160c:	20004d98 	.word	0x20004d98

08001610 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001614:	4b06      	ldr	r3, [pc, #24]	@ (8001630 <SystemInit+0x20>)
 8001616:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800161a:	4a05      	ldr	r2, [pc, #20]	@ (8001630 <SystemInit+0x20>)
 800161c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001620:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001624:	bf00      	nop
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	e000ed00 	.word	0xe000ed00

08001634 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001634:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800166c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001638:	f7ff ffea 	bl	8001610 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800163c:	480c      	ldr	r0, [pc, #48]	@ (8001670 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800163e:	490d      	ldr	r1, [pc, #52]	@ (8001674 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001640:	4a0d      	ldr	r2, [pc, #52]	@ (8001678 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001642:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001644:	e002      	b.n	800164c <LoopCopyDataInit>

08001646 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001646:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001648:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800164a:	3304      	adds	r3, #4

0800164c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800164c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800164e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001650:	d3f9      	bcc.n	8001646 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001652:	4a0a      	ldr	r2, [pc, #40]	@ (800167c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001654:	4c0a      	ldr	r4, [pc, #40]	@ (8001680 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001656:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001658:	e001      	b.n	800165e <LoopFillZerobss>

0800165a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800165a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800165c:	3204      	adds	r2, #4

0800165e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800165e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001660:	d3fb      	bcc.n	800165a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001662:	f005 fa65 	bl	8006b30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001666:	f7ff fc9d 	bl	8000fa4 <main>
  bx  lr    
 800166a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800166c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001670:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001674:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001678:	0800903c 	.word	0x0800903c
  ldr r2, =_sbss
 800167c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001680:	20004d98 	.word	0x20004d98

08001684 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001684:	e7fe      	b.n	8001684 <ADC_IRQHandler>
	...

08001688 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800168c:	4b0e      	ldr	r3, [pc, #56]	@ (80016c8 <HAL_Init+0x40>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a0d      	ldr	r2, [pc, #52]	@ (80016c8 <HAL_Init+0x40>)
 8001692:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001696:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001698:	4b0b      	ldr	r3, [pc, #44]	@ (80016c8 <HAL_Init+0x40>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a0a      	ldr	r2, [pc, #40]	@ (80016c8 <HAL_Init+0x40>)
 800169e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016a4:	4b08      	ldr	r3, [pc, #32]	@ (80016c8 <HAL_Init+0x40>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a07      	ldr	r2, [pc, #28]	@ (80016c8 <HAL_Init+0x40>)
 80016aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016b0:	2003      	movs	r0, #3
 80016b2:	f000 f8d8 	bl	8001866 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016b6:	200f      	movs	r0, #15
 80016b8:	f7ff fe4c 	bl	8001354 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016bc:	f7ff fdd6 	bl	800126c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40023c00 	.word	0x40023c00

080016cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016d0:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <HAL_IncTick+0x20>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	461a      	mov	r2, r3
 80016d6:	4b06      	ldr	r3, [pc, #24]	@ (80016f0 <HAL_IncTick+0x24>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4413      	add	r3, r2
 80016dc:	4a04      	ldr	r2, [pc, #16]	@ (80016f0 <HAL_IncTick+0x24>)
 80016de:	6013      	str	r3, [r2, #0]
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	20000008 	.word	0x20000008
 80016f0:	200002f8 	.word	0x200002f8

080016f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  return uwTick;
 80016f8:	4b03      	ldr	r3, [pc, #12]	@ (8001708 <HAL_GetTick+0x14>)
 80016fa:	681b      	ldr	r3, [r3, #0]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	200002f8 	.word	0x200002f8

0800170c <__NVIC_SetPriorityGrouping>:
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f003 0307 	and.w	r3, r3, #7
 800171a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800171c:	4b0c      	ldr	r3, [pc, #48]	@ (8001750 <__NVIC_SetPriorityGrouping+0x44>)
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001722:	68ba      	ldr	r2, [r7, #8]
 8001724:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001728:	4013      	ands	r3, r2
 800172a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001734:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001738:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800173c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800173e:	4a04      	ldr	r2, [pc, #16]	@ (8001750 <__NVIC_SetPriorityGrouping+0x44>)
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	60d3      	str	r3, [r2, #12]
}
 8001744:	bf00      	nop
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <__NVIC_GetPriorityGrouping>:
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001758:	4b04      	ldr	r3, [pc, #16]	@ (800176c <__NVIC_GetPriorityGrouping+0x18>)
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	0a1b      	lsrs	r3, r3, #8
 800175e:	f003 0307 	and.w	r3, r3, #7
}
 8001762:	4618      	mov	r0, r3
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <__NVIC_EnableIRQ>:
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800177a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177e:	2b00      	cmp	r3, #0
 8001780:	db0b      	blt.n	800179a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001782:	79fb      	ldrb	r3, [r7, #7]
 8001784:	f003 021f 	and.w	r2, r3, #31
 8001788:	4907      	ldr	r1, [pc, #28]	@ (80017a8 <__NVIC_EnableIRQ+0x38>)
 800178a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178e:	095b      	lsrs	r3, r3, #5
 8001790:	2001      	movs	r0, #1
 8001792:	fa00 f202 	lsl.w	r2, r0, r2
 8001796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	e000e100 	.word	0xe000e100

080017ac <__NVIC_SetPriority>:
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	6039      	str	r1, [r7, #0]
 80017b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	db0a      	blt.n	80017d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	b2da      	uxtb	r2, r3
 80017c4:	490c      	ldr	r1, [pc, #48]	@ (80017f8 <__NVIC_SetPriority+0x4c>)
 80017c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ca:	0112      	lsls	r2, r2, #4
 80017cc:	b2d2      	uxtb	r2, r2
 80017ce:	440b      	add	r3, r1
 80017d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80017d4:	e00a      	b.n	80017ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	b2da      	uxtb	r2, r3
 80017da:	4908      	ldr	r1, [pc, #32]	@ (80017fc <__NVIC_SetPriority+0x50>)
 80017dc:	79fb      	ldrb	r3, [r7, #7]
 80017de:	f003 030f 	and.w	r3, r3, #15
 80017e2:	3b04      	subs	r3, #4
 80017e4:	0112      	lsls	r2, r2, #4
 80017e6:	b2d2      	uxtb	r2, r2
 80017e8:	440b      	add	r3, r1
 80017ea:	761a      	strb	r2, [r3, #24]
}
 80017ec:	bf00      	nop
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	e000e100 	.word	0xe000e100
 80017fc:	e000ed00 	.word	0xe000ed00

08001800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001800:	b480      	push	{r7}
 8001802:	b089      	sub	sp, #36	@ 0x24
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	f1c3 0307 	rsb	r3, r3, #7
 800181a:	2b04      	cmp	r3, #4
 800181c:	bf28      	it	cs
 800181e:	2304      	movcs	r3, #4
 8001820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	3304      	adds	r3, #4
 8001826:	2b06      	cmp	r3, #6
 8001828:	d902      	bls.n	8001830 <NVIC_EncodePriority+0x30>
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	3b03      	subs	r3, #3
 800182e:	e000      	b.n	8001832 <NVIC_EncodePriority+0x32>
 8001830:	2300      	movs	r3, #0
 8001832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001834:	f04f 32ff 	mov.w	r2, #4294967295
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	fa02 f303 	lsl.w	r3, r2, r3
 800183e:	43da      	mvns	r2, r3
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	401a      	ands	r2, r3
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001848:	f04f 31ff 	mov.w	r1, #4294967295
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	fa01 f303 	lsl.w	r3, r1, r3
 8001852:	43d9      	mvns	r1, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001858:	4313      	orrs	r3, r2
         );
}
 800185a:	4618      	mov	r0, r3
 800185c:	3724      	adds	r7, #36	@ 0x24
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	b082      	sub	sp, #8
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f7ff ff4c 	bl	800170c <__NVIC_SetPriorityGrouping>
}
 8001874:	bf00      	nop
 8001876:	3708      	adds	r7, #8
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}

0800187c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
 8001888:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800188a:	2300      	movs	r3, #0
 800188c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800188e:	f7ff ff61 	bl	8001754 <__NVIC_GetPriorityGrouping>
 8001892:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	68b9      	ldr	r1, [r7, #8]
 8001898:	6978      	ldr	r0, [r7, #20]
 800189a:	f7ff ffb1 	bl	8001800 <NVIC_EncodePriority>
 800189e:	4602      	mov	r2, r0
 80018a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018a4:	4611      	mov	r1, r2
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff ff80 	bl	80017ac <__NVIC_SetPriority>
}
 80018ac:	bf00      	nop
 80018ae:	3718      	adds	r7, #24
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff ff54 	bl	8001770 <__NVIC_EnableIRQ>
}
 80018c8:	bf00      	nop
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b089      	sub	sp, #36	@ 0x24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018da:	2300      	movs	r3, #0
 80018dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018de:	2300      	movs	r3, #0
 80018e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018e6:	2300      	movs	r3, #0
 80018e8:	61fb      	str	r3, [r7, #28]
 80018ea:	e165      	b.n	8001bb8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018ec:	2201      	movs	r2, #1
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	697a      	ldr	r2, [r7, #20]
 80018fc:	4013      	ands	r3, r2
 80018fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	429a      	cmp	r2, r3
 8001906:	f040 8154 	bne.w	8001bb2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f003 0303 	and.w	r3, r3, #3
 8001912:	2b01      	cmp	r3, #1
 8001914:	d005      	beq.n	8001922 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800191e:	2b02      	cmp	r3, #2
 8001920:	d130      	bne.n	8001984 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	2203      	movs	r2, #3
 800192e:	fa02 f303 	lsl.w	r3, r2, r3
 8001932:	43db      	mvns	r3, r3
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	4013      	ands	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	68da      	ldr	r2, [r3, #12]
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	4313      	orrs	r3, r2
 800194a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	69ba      	ldr	r2, [r7, #24]
 8001950:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001958:	2201      	movs	r2, #1
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	43db      	mvns	r3, r3
 8001962:	69ba      	ldr	r2, [r7, #24]
 8001964:	4013      	ands	r3, r2
 8001966:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	091b      	lsrs	r3, r3, #4
 800196e:	f003 0201 	and.w	r2, r3, #1
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	fa02 f303 	lsl.w	r3, r2, r3
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	4313      	orrs	r3, r2
 800197c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f003 0303 	and.w	r3, r3, #3
 800198c:	2b03      	cmp	r3, #3
 800198e:	d017      	beq.n	80019c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	2203      	movs	r2, #3
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	43db      	mvns	r3, r3
 80019a2:	69ba      	ldr	r2, [r7, #24]
 80019a4:	4013      	ands	r3, r2
 80019a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	689a      	ldr	r2, [r3, #8]
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f003 0303 	and.w	r3, r3, #3
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d123      	bne.n	8001a14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	08da      	lsrs	r2, r3, #3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	3208      	adds	r2, #8
 80019d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	f003 0307 	and.w	r3, r3, #7
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	220f      	movs	r2, #15
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	43db      	mvns	r3, r3
 80019ea:	69ba      	ldr	r2, [r7, #24]
 80019ec:	4013      	ands	r3, r2
 80019ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	691a      	ldr	r2, [r3, #16]
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	f003 0307 	and.w	r3, r3, #7
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	08da      	lsrs	r2, r3, #3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	3208      	adds	r2, #8
 8001a0e:	69b9      	ldr	r1, [r7, #24]
 8001a10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	2203      	movs	r2, #3
 8001a20:	fa02 f303 	lsl.w	r3, r2, r3
 8001a24:	43db      	mvns	r3, r3
 8001a26:	69ba      	ldr	r2, [r7, #24]
 8001a28:	4013      	ands	r3, r2
 8001a2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f003 0203 	and.w	r2, r3, #3
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	f000 80ae 	beq.w	8001bb2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	4b5d      	ldr	r3, [pc, #372]	@ (8001bd0 <HAL_GPIO_Init+0x300>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a5e:	4a5c      	ldr	r2, [pc, #368]	@ (8001bd0 <HAL_GPIO_Init+0x300>)
 8001a60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a66:	4b5a      	ldr	r3, [pc, #360]	@ (8001bd0 <HAL_GPIO_Init+0x300>)
 8001a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a72:	4a58      	ldr	r2, [pc, #352]	@ (8001bd4 <HAL_GPIO_Init+0x304>)
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	089b      	lsrs	r3, r3, #2
 8001a78:	3302      	adds	r3, #2
 8001a7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	f003 0303 	and.w	r3, r3, #3
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	220f      	movs	r2, #15
 8001a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8e:	43db      	mvns	r3, r3
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	4013      	ands	r3, r2
 8001a94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a4f      	ldr	r2, [pc, #316]	@ (8001bd8 <HAL_GPIO_Init+0x308>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d025      	beq.n	8001aea <HAL_GPIO_Init+0x21a>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a4e      	ldr	r2, [pc, #312]	@ (8001bdc <HAL_GPIO_Init+0x30c>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d01f      	beq.n	8001ae6 <HAL_GPIO_Init+0x216>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a4d      	ldr	r2, [pc, #308]	@ (8001be0 <HAL_GPIO_Init+0x310>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d019      	beq.n	8001ae2 <HAL_GPIO_Init+0x212>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a4c      	ldr	r2, [pc, #304]	@ (8001be4 <HAL_GPIO_Init+0x314>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d013      	beq.n	8001ade <HAL_GPIO_Init+0x20e>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a4b      	ldr	r2, [pc, #300]	@ (8001be8 <HAL_GPIO_Init+0x318>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d00d      	beq.n	8001ada <HAL_GPIO_Init+0x20a>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a4a      	ldr	r2, [pc, #296]	@ (8001bec <HAL_GPIO_Init+0x31c>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d007      	beq.n	8001ad6 <HAL_GPIO_Init+0x206>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a49      	ldr	r2, [pc, #292]	@ (8001bf0 <HAL_GPIO_Init+0x320>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d101      	bne.n	8001ad2 <HAL_GPIO_Init+0x202>
 8001ace:	2306      	movs	r3, #6
 8001ad0:	e00c      	b.n	8001aec <HAL_GPIO_Init+0x21c>
 8001ad2:	2307      	movs	r3, #7
 8001ad4:	e00a      	b.n	8001aec <HAL_GPIO_Init+0x21c>
 8001ad6:	2305      	movs	r3, #5
 8001ad8:	e008      	b.n	8001aec <HAL_GPIO_Init+0x21c>
 8001ada:	2304      	movs	r3, #4
 8001adc:	e006      	b.n	8001aec <HAL_GPIO_Init+0x21c>
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e004      	b.n	8001aec <HAL_GPIO_Init+0x21c>
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	e002      	b.n	8001aec <HAL_GPIO_Init+0x21c>
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e000      	b.n	8001aec <HAL_GPIO_Init+0x21c>
 8001aea:	2300      	movs	r3, #0
 8001aec:	69fa      	ldr	r2, [r7, #28]
 8001aee:	f002 0203 	and.w	r2, r2, #3
 8001af2:	0092      	lsls	r2, r2, #2
 8001af4:	4093      	lsls	r3, r2
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001afc:	4935      	ldr	r1, [pc, #212]	@ (8001bd4 <HAL_GPIO_Init+0x304>)
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	089b      	lsrs	r3, r3, #2
 8001b02:	3302      	adds	r3, #2
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b0a:	4b3a      	ldr	r3, [pc, #232]	@ (8001bf4 <HAL_GPIO_Init+0x324>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	43db      	mvns	r3, r3
 8001b14:	69ba      	ldr	r2, [r7, #24]
 8001b16:	4013      	ands	r3, r2
 8001b18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d003      	beq.n	8001b2e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b2e:	4a31      	ldr	r2, [pc, #196]	@ (8001bf4 <HAL_GPIO_Init+0x324>)
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b34:	4b2f      	ldr	r3, [pc, #188]	@ (8001bf4 <HAL_GPIO_Init+0x324>)
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	43db      	mvns	r3, r3
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	4013      	ands	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d003      	beq.n	8001b58 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	4313      	orrs	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b58:	4a26      	ldr	r2, [pc, #152]	@ (8001bf4 <HAL_GPIO_Init+0x324>)
 8001b5a:	69bb      	ldr	r3, [r7, #24]
 8001b5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b5e:	4b25      	ldr	r3, [pc, #148]	@ (8001bf4 <HAL_GPIO_Init+0x324>)
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	43db      	mvns	r3, r3
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d003      	beq.n	8001b82 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b82:	4a1c      	ldr	r2, [pc, #112]	@ (8001bf4 <HAL_GPIO_Init+0x324>)
 8001b84:	69bb      	ldr	r3, [r7, #24]
 8001b86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b88:	4b1a      	ldr	r3, [pc, #104]	@ (8001bf4 <HAL_GPIO_Init+0x324>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	43db      	mvns	r3, r3
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	4013      	ands	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d003      	beq.n	8001bac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001bac:	4a11      	ldr	r2, [pc, #68]	@ (8001bf4 <HAL_GPIO_Init+0x324>)
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	61fb      	str	r3, [r7, #28]
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	2b0f      	cmp	r3, #15
 8001bbc:	f67f ae96 	bls.w	80018ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001bc0:	bf00      	nop
 8001bc2:	bf00      	nop
 8001bc4:	3724      	adds	r7, #36	@ 0x24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	40023800 	.word	0x40023800
 8001bd4:	40013800 	.word	0x40013800
 8001bd8:	40020000 	.word	0x40020000
 8001bdc:	40020400 	.word	0x40020400
 8001be0:	40020800 	.word	0x40020800
 8001be4:	40020c00 	.word	0x40020c00
 8001be8:	40021000 	.word	0x40021000
 8001bec:	40021400 	.word	0x40021400
 8001bf0:	40021800 	.word	0x40021800
 8001bf4:	40013c00 	.word	0x40013c00

08001bf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d101      	bne.n	8001c0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e0cc      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c0c:	4b68      	ldr	r3, [pc, #416]	@ (8001db0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 030f 	and.w	r3, r3, #15
 8001c14:	683a      	ldr	r2, [r7, #0]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d90c      	bls.n	8001c34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c1a:	4b65      	ldr	r3, [pc, #404]	@ (8001db0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	b2d2      	uxtb	r2, r2
 8001c20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c22:	4b63      	ldr	r3, [pc, #396]	@ (8001db0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 030f 	and.w	r3, r3, #15
 8001c2a:	683a      	ldr	r2, [r7, #0]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d001      	beq.n	8001c34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e0b8      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0302 	and.w	r3, r3, #2
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d020      	beq.n	8001c82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d005      	beq.n	8001c58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c4c:	4b59      	ldr	r3, [pc, #356]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	4a58      	ldr	r2, [pc, #352]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001c56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0308 	and.w	r3, r3, #8
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d005      	beq.n	8001c70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c64:	4b53      	ldr	r3, [pc, #332]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	4a52      	ldr	r2, [pc, #328]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001c6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c70:	4b50      	ldr	r3, [pc, #320]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	494d      	ldr	r1, [pc, #308]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d044      	beq.n	8001d18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d107      	bne.n	8001ca6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c96:	4b47      	ldr	r3, [pc, #284]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d119      	bne.n	8001cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e07f      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d003      	beq.n	8001cb6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001cb2:	2b03      	cmp	r3, #3
 8001cb4:	d107      	bne.n	8001cc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cb6:	4b3f      	ldr	r3, [pc, #252]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d109      	bne.n	8001cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e06f      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc6:	4b3b      	ldr	r3, [pc, #236]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d101      	bne.n	8001cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e067      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cd6:	4b37      	ldr	r3, [pc, #220]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	f023 0203 	bic.w	r2, r3, #3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	4934      	ldr	r1, [pc, #208]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ce8:	f7ff fd04 	bl	80016f4 <HAL_GetTick>
 8001cec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cee:	e00a      	b.n	8001d06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cf0:	f7ff fd00 	bl	80016f4 <HAL_GetTick>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e04f      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d06:	4b2b      	ldr	r3, [pc, #172]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f003 020c 	and.w	r2, r3, #12
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d1eb      	bne.n	8001cf0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d18:	4b25      	ldr	r3, [pc, #148]	@ (8001db0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 030f 	and.w	r3, r3, #15
 8001d20:	683a      	ldr	r2, [r7, #0]
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d20c      	bcs.n	8001d40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d26:	4b22      	ldr	r3, [pc, #136]	@ (8001db0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d28:	683a      	ldr	r2, [r7, #0]
 8001d2a:	b2d2      	uxtb	r2, r2
 8001d2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2e:	4b20      	ldr	r3, [pc, #128]	@ (8001db0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 030f 	and.w	r3, r3, #15
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d001      	beq.n	8001d40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e032      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d008      	beq.n	8001d5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d4c:	4b19      	ldr	r3, [pc, #100]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	4916      	ldr	r1, [pc, #88]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0308 	and.w	r3, r3, #8
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d009      	beq.n	8001d7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d6a:	4b12      	ldr	r3, [pc, #72]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	691b      	ldr	r3, [r3, #16]
 8001d76:	00db      	lsls	r3, r3, #3
 8001d78:	490e      	ldr	r1, [pc, #56]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d7e:	f000 f887 	bl	8001e90 <HAL_RCC_GetSysClockFreq>
 8001d82:	4602      	mov	r2, r0
 8001d84:	4b0b      	ldr	r3, [pc, #44]	@ (8001db4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	091b      	lsrs	r3, r3, #4
 8001d8a:	f003 030f 	and.w	r3, r3, #15
 8001d8e:	490a      	ldr	r1, [pc, #40]	@ (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d90:	5ccb      	ldrb	r3, [r1, r3]
 8001d92:	fa22 f303 	lsr.w	r3, r2, r3
 8001d96:	4a09      	ldr	r2, [pc, #36]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001d98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001d9a:	4b09      	ldr	r3, [pc, #36]	@ (8001dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7ff fad8 	bl	8001354 <HAL_InitTick>

  return HAL_OK;
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40023c00 	.word	0x40023c00
 8001db4:	40023800 	.word	0x40023800
 8001db8:	08008ca0 	.word	0x08008ca0
 8001dbc:	20000000 	.word	0x20000000
 8001dc0:	20000004 	.word	0x20000004

08001dc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dc8:	4b03      	ldr	r3, [pc, #12]	@ (8001dd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001dca:	681b      	ldr	r3, [r3, #0]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	20000000 	.word	0x20000000

08001ddc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001de0:	f7ff fff0 	bl	8001dc4 <HAL_RCC_GetHCLKFreq>
 8001de4:	4602      	mov	r2, r0
 8001de6:	4b05      	ldr	r3, [pc, #20]	@ (8001dfc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	0a9b      	lsrs	r3, r3, #10
 8001dec:	f003 0307 	and.w	r3, r3, #7
 8001df0:	4903      	ldr	r1, [pc, #12]	@ (8001e00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001df2:	5ccb      	ldrb	r3, [r1, r3]
 8001df4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	08008cb0 	.word	0x08008cb0

08001e04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e08:	f7ff ffdc 	bl	8001dc4 <HAL_RCC_GetHCLKFreq>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	4b05      	ldr	r3, [pc, #20]	@ (8001e24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	0b5b      	lsrs	r3, r3, #13
 8001e14:	f003 0307 	and.w	r3, r3, #7
 8001e18:	4903      	ldr	r1, [pc, #12]	@ (8001e28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e1a:	5ccb      	ldrb	r3, [r1, r3]
 8001e1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40023800 	.word	0x40023800
 8001e28:	08008cb0 	.word	0x08008cb0

08001e2c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	220f      	movs	r2, #15
 8001e3a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001e3c:	4b12      	ldr	r3, [pc, #72]	@ (8001e88 <HAL_RCC_GetClockConfig+0x5c>)
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 0203 	and.w	r2, r3, #3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001e48:	4b0f      	ldr	r3, [pc, #60]	@ (8001e88 <HAL_RCC_GetClockConfig+0x5c>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001e54:	4b0c      	ldr	r3, [pc, #48]	@ (8001e88 <HAL_RCC_GetClockConfig+0x5c>)
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001e60:	4b09      	ldr	r3, [pc, #36]	@ (8001e88 <HAL_RCC_GetClockConfig+0x5c>)
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	08db      	lsrs	r3, r3, #3
 8001e66:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001e6e:	4b07      	ldr	r3, [pc, #28]	@ (8001e8c <HAL_RCC_GetClockConfig+0x60>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 020f 	and.w	r2, r3, #15
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	601a      	str	r2, [r3, #0]
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	40023800 	.word	0x40023800
 8001e8c:	40023c00 	.word	0x40023c00

08001e90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e94:	b0a6      	sub	sp, #152	@ 0x98
 8001e96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001eb6:	4bc8      	ldr	r3, [pc, #800]	@ (80021d8 <HAL_RCC_GetSysClockFreq+0x348>)
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	f003 030c 	and.w	r3, r3, #12
 8001ebe:	2b0c      	cmp	r3, #12
 8001ec0:	f200 817e 	bhi.w	80021c0 <HAL_RCC_GetSysClockFreq+0x330>
 8001ec4:	a201      	add	r2, pc, #4	@ (adr r2, 8001ecc <HAL_RCC_GetSysClockFreq+0x3c>)
 8001ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eca:	bf00      	nop
 8001ecc:	08001f01 	.word	0x08001f01
 8001ed0:	080021c1 	.word	0x080021c1
 8001ed4:	080021c1 	.word	0x080021c1
 8001ed8:	080021c1 	.word	0x080021c1
 8001edc:	08001f09 	.word	0x08001f09
 8001ee0:	080021c1 	.word	0x080021c1
 8001ee4:	080021c1 	.word	0x080021c1
 8001ee8:	080021c1 	.word	0x080021c1
 8001eec:	08001f11 	.word	0x08001f11
 8001ef0:	080021c1 	.word	0x080021c1
 8001ef4:	080021c1 	.word	0x080021c1
 8001ef8:	080021c1 	.word	0x080021c1
 8001efc:	0800207b 	.word	0x0800207b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f00:	4bb6      	ldr	r3, [pc, #728]	@ (80021dc <HAL_RCC_GetSysClockFreq+0x34c>)
 8001f02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001f06:	e15f      	b.n	80021c8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f08:	4bb5      	ldr	r3, [pc, #724]	@ (80021e0 <HAL_RCC_GetSysClockFreq+0x350>)
 8001f0a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001f0e:	e15b      	b.n	80021c8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f10:	4bb1      	ldr	r3, [pc, #708]	@ (80021d8 <HAL_RCC_GetSysClockFreq+0x348>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f18:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f1c:	4bae      	ldr	r3, [pc, #696]	@ (80021d8 <HAL_RCC_GetSysClockFreq+0x348>)
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d031      	beq.n	8001f8c <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f28:	4bab      	ldr	r3, [pc, #684]	@ (80021d8 <HAL_RCC_GetSysClockFreq+0x348>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	099b      	lsrs	r3, r3, #6
 8001f2e:	2200      	movs	r2, #0
 8001f30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001f32:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001f34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001f36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	667b      	str	r3, [r7, #100]	@ 0x64
 8001f40:	4ba7      	ldr	r3, [pc, #668]	@ (80021e0 <HAL_RCC_GetSysClockFreq+0x350>)
 8001f42:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001f46:	462a      	mov	r2, r5
 8001f48:	fb03 f202 	mul.w	r2, r3, r2
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	4621      	mov	r1, r4
 8001f50:	fb01 f303 	mul.w	r3, r1, r3
 8001f54:	4413      	add	r3, r2
 8001f56:	4aa2      	ldr	r2, [pc, #648]	@ (80021e0 <HAL_RCC_GetSysClockFreq+0x350>)
 8001f58:	4621      	mov	r1, r4
 8001f5a:	fba1 1202 	umull	r1, r2, r1, r2
 8001f5e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001f60:	460a      	mov	r2, r1
 8001f62:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001f64:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001f66:	4413      	add	r3, r2
 8001f68:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001f6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001f6e:	2200      	movs	r2, #0
 8001f70:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001f72:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001f74:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001f78:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001f7c:	f7fe fe34 	bl	8000be8 <__aeabi_uldivmod>
 8001f80:	4602      	mov	r2, r0
 8001f82:	460b      	mov	r3, r1
 8001f84:	4613      	mov	r3, r2
 8001f86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001f8a:	e064      	b.n	8002056 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f8c:	4b92      	ldr	r3, [pc, #584]	@ (80021d8 <HAL_RCC_GetSysClockFreq+0x348>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	099b      	lsrs	r3, r3, #6
 8001f92:	2200      	movs	r2, #0
 8001f94:	653b      	str	r3, [r7, #80]	@ 0x50
 8001f96:	657a      	str	r2, [r7, #84]	@ 0x54
 8001f98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001fa4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8001fa8:	4622      	mov	r2, r4
 8001faa:	462b      	mov	r3, r5
 8001fac:	f04f 0000 	mov.w	r0, #0
 8001fb0:	f04f 0100 	mov.w	r1, #0
 8001fb4:	0159      	lsls	r1, r3, #5
 8001fb6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fba:	0150      	lsls	r0, r2, #5
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	4621      	mov	r1, r4
 8001fc2:	1a51      	subs	r1, r2, r1
 8001fc4:	6139      	str	r1, [r7, #16]
 8001fc6:	4629      	mov	r1, r5
 8001fc8:	eb63 0301 	sbc.w	r3, r3, r1
 8001fcc:	617b      	str	r3, [r7, #20]
 8001fce:	f04f 0200 	mov.w	r2, #0
 8001fd2:	f04f 0300 	mov.w	r3, #0
 8001fd6:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001fda:	4659      	mov	r1, fp
 8001fdc:	018b      	lsls	r3, r1, #6
 8001fde:	4651      	mov	r1, sl
 8001fe0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fe4:	4651      	mov	r1, sl
 8001fe6:	018a      	lsls	r2, r1, #6
 8001fe8:	4651      	mov	r1, sl
 8001fea:	ebb2 0801 	subs.w	r8, r2, r1
 8001fee:	4659      	mov	r1, fp
 8001ff0:	eb63 0901 	sbc.w	r9, r3, r1
 8001ff4:	f04f 0200 	mov.w	r2, #0
 8001ff8:	f04f 0300 	mov.w	r3, #0
 8001ffc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002000:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002004:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002008:	4690      	mov	r8, r2
 800200a:	4699      	mov	r9, r3
 800200c:	4623      	mov	r3, r4
 800200e:	eb18 0303 	adds.w	r3, r8, r3
 8002012:	60bb      	str	r3, [r7, #8]
 8002014:	462b      	mov	r3, r5
 8002016:	eb49 0303 	adc.w	r3, r9, r3
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	f04f 0200 	mov.w	r2, #0
 8002020:	f04f 0300 	mov.w	r3, #0
 8002024:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002028:	4629      	mov	r1, r5
 800202a:	028b      	lsls	r3, r1, #10
 800202c:	4621      	mov	r1, r4
 800202e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002032:	4621      	mov	r1, r4
 8002034:	028a      	lsls	r2, r1, #10
 8002036:	4610      	mov	r0, r2
 8002038:	4619      	mov	r1, r3
 800203a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800203e:	2200      	movs	r2, #0
 8002040:	643b      	str	r3, [r7, #64]	@ 0x40
 8002042:	647a      	str	r2, [r7, #68]	@ 0x44
 8002044:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002048:	f7fe fdce 	bl	8000be8 <__aeabi_uldivmod>
 800204c:	4602      	mov	r2, r0
 800204e:	460b      	mov	r3, r1
 8002050:	4613      	mov	r3, r2
 8002052:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002056:	4b60      	ldr	r3, [pc, #384]	@ (80021d8 <HAL_RCC_GetSysClockFreq+0x348>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	0c1b      	lsrs	r3, r3, #16
 800205c:	f003 0303 	and.w	r3, r3, #3
 8002060:	3301      	adds	r3, #1
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8002068:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800206c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002070:	fbb2 f3f3 	udiv	r3, r2, r3
 8002074:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002078:	e0a6      	b.n	80021c8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800207a:	4b57      	ldr	r3, [pc, #348]	@ (80021d8 <HAL_RCC_GetSysClockFreq+0x348>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002082:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002086:	4b54      	ldr	r3, [pc, #336]	@ (80021d8 <HAL_RCC_GetSysClockFreq+0x348>)
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d02a      	beq.n	80020e8 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002092:	4b51      	ldr	r3, [pc, #324]	@ (80021d8 <HAL_RCC_GetSysClockFreq+0x348>)
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	099b      	lsrs	r3, r3, #6
 8002098:	2200      	movs	r2, #0
 800209a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800209c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800209e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020a0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80020a4:	2100      	movs	r1, #0
 80020a6:	4b4e      	ldr	r3, [pc, #312]	@ (80021e0 <HAL_RCC_GetSysClockFreq+0x350>)
 80020a8:	fb03 f201 	mul.w	r2, r3, r1
 80020ac:	2300      	movs	r3, #0
 80020ae:	fb00 f303 	mul.w	r3, r0, r3
 80020b2:	4413      	add	r3, r2
 80020b4:	4a4a      	ldr	r2, [pc, #296]	@ (80021e0 <HAL_RCC_GetSysClockFreq+0x350>)
 80020b6:	fba0 1202 	umull	r1, r2, r0, r2
 80020ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80020bc:	460a      	mov	r2, r1
 80020be:	673a      	str	r2, [r7, #112]	@ 0x70
 80020c0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80020c2:	4413      	add	r3, r2
 80020c4:	677b      	str	r3, [r7, #116]	@ 0x74
 80020c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80020ca:	2200      	movs	r2, #0
 80020cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80020ce:	637a      	str	r2, [r7, #52]	@ 0x34
 80020d0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80020d4:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80020d8:	f7fe fd86 	bl	8000be8 <__aeabi_uldivmod>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	4613      	mov	r3, r2
 80020e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80020e6:	e05b      	b.n	80021a0 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020e8:	4b3b      	ldr	r3, [pc, #236]	@ (80021d8 <HAL_RCC_GetSysClockFreq+0x348>)
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	099b      	lsrs	r3, r3, #6
 80020ee:	2200      	movs	r2, #0
 80020f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80020f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80020f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020fa:	623b      	str	r3, [r7, #32]
 80020fc:	2300      	movs	r3, #0
 80020fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002100:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002104:	4642      	mov	r2, r8
 8002106:	464b      	mov	r3, r9
 8002108:	f04f 0000 	mov.w	r0, #0
 800210c:	f04f 0100 	mov.w	r1, #0
 8002110:	0159      	lsls	r1, r3, #5
 8002112:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002116:	0150      	lsls	r0, r2, #5
 8002118:	4602      	mov	r2, r0
 800211a:	460b      	mov	r3, r1
 800211c:	4641      	mov	r1, r8
 800211e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002122:	4649      	mov	r1, r9
 8002124:	eb63 0b01 	sbc.w	fp, r3, r1
 8002128:	f04f 0200 	mov.w	r2, #0
 800212c:	f04f 0300 	mov.w	r3, #0
 8002130:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002134:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002138:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800213c:	ebb2 040a 	subs.w	r4, r2, sl
 8002140:	eb63 050b 	sbc.w	r5, r3, fp
 8002144:	f04f 0200 	mov.w	r2, #0
 8002148:	f04f 0300 	mov.w	r3, #0
 800214c:	00eb      	lsls	r3, r5, #3
 800214e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002152:	00e2      	lsls	r2, r4, #3
 8002154:	4614      	mov	r4, r2
 8002156:	461d      	mov	r5, r3
 8002158:	4643      	mov	r3, r8
 800215a:	18e3      	adds	r3, r4, r3
 800215c:	603b      	str	r3, [r7, #0]
 800215e:	464b      	mov	r3, r9
 8002160:	eb45 0303 	adc.w	r3, r5, r3
 8002164:	607b      	str	r3, [r7, #4]
 8002166:	f04f 0200 	mov.w	r2, #0
 800216a:	f04f 0300 	mov.w	r3, #0
 800216e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002172:	4629      	mov	r1, r5
 8002174:	028b      	lsls	r3, r1, #10
 8002176:	4621      	mov	r1, r4
 8002178:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800217c:	4621      	mov	r1, r4
 800217e:	028a      	lsls	r2, r1, #10
 8002180:	4610      	mov	r0, r2
 8002182:	4619      	mov	r1, r3
 8002184:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002188:	2200      	movs	r2, #0
 800218a:	61bb      	str	r3, [r7, #24]
 800218c:	61fa      	str	r2, [r7, #28]
 800218e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002192:	f7fe fd29 	bl	8000be8 <__aeabi_uldivmod>
 8002196:	4602      	mov	r2, r0
 8002198:	460b      	mov	r3, r1
 800219a:	4613      	mov	r3, r2
 800219c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80021a0:	4b0d      	ldr	r3, [pc, #52]	@ (80021d8 <HAL_RCC_GetSysClockFreq+0x348>)
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	0f1b      	lsrs	r3, r3, #28
 80021a6:	f003 0307 	and.w	r3, r3, #7
 80021aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80021ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80021b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80021b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80021be:	e003      	b.n	80021c8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80021c0:	4b06      	ldr	r3, [pc, #24]	@ (80021dc <HAL_RCC_GetSysClockFreq+0x34c>)
 80021c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80021c6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3798      	adds	r7, #152	@ 0x98
 80021d0:	46bd      	mov	sp, r7
 80021d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021d6:	bf00      	nop
 80021d8:	40023800 	.word	0x40023800
 80021dc:	00f42400 	.word	0x00f42400
 80021e0:	017d7840 	.word	0x017d7840

080021e4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d101      	bne.n	80021f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e28d      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	2b00      	cmp	r3, #0
 8002200:	f000 8083 	beq.w	800230a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002204:	4b94      	ldr	r3, [pc, #592]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f003 030c 	and.w	r3, r3, #12
 800220c:	2b04      	cmp	r3, #4
 800220e:	d019      	beq.n	8002244 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002210:	4b91      	ldr	r3, [pc, #580]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f003 030c 	and.w	r3, r3, #12
        || \
 8002218:	2b08      	cmp	r3, #8
 800221a:	d106      	bne.n	800222a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800221c:	4b8e      	ldr	r3, [pc, #568]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002224:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002228:	d00c      	beq.n	8002244 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800222a:	4b8b      	ldr	r3, [pc, #556]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002232:	2b0c      	cmp	r3, #12
 8002234:	d112      	bne.n	800225c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002236:	4b88      	ldr	r3, [pc, #544]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800223e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002242:	d10b      	bne.n	800225c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002244:	4b84      	ldr	r3, [pc, #528]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d05b      	beq.n	8002308 <HAL_RCC_OscConfig+0x124>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d157      	bne.n	8002308 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e25a      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002264:	d106      	bne.n	8002274 <HAL_RCC_OscConfig+0x90>
 8002266:	4b7c      	ldr	r3, [pc, #496]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a7b      	ldr	r2, [pc, #492]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 800226c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002270:	6013      	str	r3, [r2, #0]
 8002272:	e01d      	b.n	80022b0 <HAL_RCC_OscConfig+0xcc>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800227c:	d10c      	bne.n	8002298 <HAL_RCC_OscConfig+0xb4>
 800227e:	4b76      	ldr	r3, [pc, #472]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a75      	ldr	r2, [pc, #468]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 8002284:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002288:	6013      	str	r3, [r2, #0]
 800228a:	4b73      	ldr	r3, [pc, #460]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a72      	ldr	r2, [pc, #456]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 8002290:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002294:	6013      	str	r3, [r2, #0]
 8002296:	e00b      	b.n	80022b0 <HAL_RCC_OscConfig+0xcc>
 8002298:	4b6f      	ldr	r3, [pc, #444]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a6e      	ldr	r2, [pc, #440]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 800229e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022a2:	6013      	str	r3, [r2, #0]
 80022a4:	4b6c      	ldr	r3, [pc, #432]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a6b      	ldr	r2, [pc, #428]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 80022aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d013      	beq.n	80022e0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b8:	f7ff fa1c 	bl	80016f4 <HAL_GetTick>
 80022bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022be:	e008      	b.n	80022d2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022c0:	f7ff fa18 	bl	80016f4 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b64      	cmp	r3, #100	@ 0x64
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e21f      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022d2:	4b61      	ldr	r3, [pc, #388]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d0f0      	beq.n	80022c0 <HAL_RCC_OscConfig+0xdc>
 80022de:	e014      	b.n	800230a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e0:	f7ff fa08 	bl	80016f4 <HAL_GetTick>
 80022e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022e6:	e008      	b.n	80022fa <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022e8:	f7ff fa04 	bl	80016f4 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	2b64      	cmp	r3, #100	@ 0x64
 80022f4:	d901      	bls.n	80022fa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e20b      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022fa:	4b57      	ldr	r3, [pc, #348]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d1f0      	bne.n	80022e8 <HAL_RCC_OscConfig+0x104>
 8002306:	e000      	b.n	800230a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002308:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	2b00      	cmp	r3, #0
 8002314:	d06f      	beq.n	80023f6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002316:	4b50      	ldr	r3, [pc, #320]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	f003 030c 	and.w	r3, r3, #12
 800231e:	2b00      	cmp	r3, #0
 8002320:	d017      	beq.n	8002352 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002322:	4b4d      	ldr	r3, [pc, #308]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	f003 030c 	and.w	r3, r3, #12
        || \
 800232a:	2b08      	cmp	r3, #8
 800232c:	d105      	bne.n	800233a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800232e:	4b4a      	ldr	r3, [pc, #296]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d00b      	beq.n	8002352 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800233a:	4b47      	ldr	r3, [pc, #284]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002342:	2b0c      	cmp	r3, #12
 8002344:	d11c      	bne.n	8002380 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002346:	4b44      	ldr	r3, [pc, #272]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d116      	bne.n	8002380 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002352:	4b41      	ldr	r3, [pc, #260]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	2b00      	cmp	r3, #0
 800235c:	d005      	beq.n	800236a <HAL_RCC_OscConfig+0x186>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d001      	beq.n	800236a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e1d3      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800236a:	4b3b      	ldr	r3, [pc, #236]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	691b      	ldr	r3, [r3, #16]
 8002376:	00db      	lsls	r3, r3, #3
 8002378:	4937      	ldr	r1, [pc, #220]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 800237a:	4313      	orrs	r3, r2
 800237c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800237e:	e03a      	b.n	80023f6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d020      	beq.n	80023ca <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002388:	4b34      	ldr	r3, [pc, #208]	@ (800245c <HAL_RCC_OscConfig+0x278>)
 800238a:	2201      	movs	r2, #1
 800238c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800238e:	f7ff f9b1 	bl	80016f4 <HAL_GetTick>
 8002392:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002394:	e008      	b.n	80023a8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002396:	f7ff f9ad 	bl	80016f4 <HAL_GetTick>
 800239a:	4602      	mov	r2, r0
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d901      	bls.n	80023a8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80023a4:	2303      	movs	r3, #3
 80023a6:	e1b4      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a8:	4b2b      	ldr	r3, [pc, #172]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d0f0      	beq.n	8002396 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023b4:	4b28      	ldr	r3, [pc, #160]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	691b      	ldr	r3, [r3, #16]
 80023c0:	00db      	lsls	r3, r3, #3
 80023c2:	4925      	ldr	r1, [pc, #148]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 80023c4:	4313      	orrs	r3, r2
 80023c6:	600b      	str	r3, [r1, #0]
 80023c8:	e015      	b.n	80023f6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023ca:	4b24      	ldr	r3, [pc, #144]	@ (800245c <HAL_RCC_OscConfig+0x278>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d0:	f7ff f990 	bl	80016f4 <HAL_GetTick>
 80023d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023d6:	e008      	b.n	80023ea <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023d8:	f7ff f98c 	bl	80016f4 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d901      	bls.n	80023ea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	e193      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d1f0      	bne.n	80023d8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0308 	and.w	r3, r3, #8
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d036      	beq.n	8002470 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	695b      	ldr	r3, [r3, #20]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d016      	beq.n	8002438 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800240a:	4b15      	ldr	r3, [pc, #84]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 800240c:	2201      	movs	r2, #1
 800240e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002410:	f7ff f970 	bl	80016f4 <HAL_GetTick>
 8002414:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002418:	f7ff f96c 	bl	80016f4 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e173      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800242a:	4b0b      	ldr	r3, [pc, #44]	@ (8002458 <HAL_RCC_OscConfig+0x274>)
 800242c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800242e:	f003 0302 	and.w	r3, r3, #2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d0f0      	beq.n	8002418 <HAL_RCC_OscConfig+0x234>
 8002436:	e01b      	b.n	8002470 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002438:	4b09      	ldr	r3, [pc, #36]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 800243a:	2200      	movs	r2, #0
 800243c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800243e:	f7ff f959 	bl	80016f4 <HAL_GetTick>
 8002442:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002444:	e00e      	b.n	8002464 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002446:	f7ff f955 	bl	80016f4 <HAL_GetTick>
 800244a:	4602      	mov	r2, r0
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	2b02      	cmp	r3, #2
 8002452:	d907      	bls.n	8002464 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002454:	2303      	movs	r3, #3
 8002456:	e15c      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
 8002458:	40023800 	.word	0x40023800
 800245c:	42470000 	.word	0x42470000
 8002460:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002464:	4b8a      	ldr	r3, [pc, #552]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 8002466:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d1ea      	bne.n	8002446 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0304 	and.w	r3, r3, #4
 8002478:	2b00      	cmp	r3, #0
 800247a:	f000 8097 	beq.w	80025ac <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800247e:	2300      	movs	r3, #0
 8002480:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002482:	4b83      	ldr	r3, [pc, #524]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 8002484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002486:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d10f      	bne.n	80024ae <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800248e:	2300      	movs	r3, #0
 8002490:	60bb      	str	r3, [r7, #8]
 8002492:	4b7f      	ldr	r3, [pc, #508]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 8002494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002496:	4a7e      	ldr	r2, [pc, #504]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 8002498:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800249c:	6413      	str	r3, [r2, #64]	@ 0x40
 800249e:	4b7c      	ldr	r3, [pc, #496]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 80024a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024a6:	60bb      	str	r3, [r7, #8]
 80024a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024aa:	2301      	movs	r3, #1
 80024ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ae:	4b79      	ldr	r3, [pc, #484]	@ (8002694 <HAL_RCC_OscConfig+0x4b0>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d118      	bne.n	80024ec <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024ba:	4b76      	ldr	r3, [pc, #472]	@ (8002694 <HAL_RCC_OscConfig+0x4b0>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a75      	ldr	r2, [pc, #468]	@ (8002694 <HAL_RCC_OscConfig+0x4b0>)
 80024c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024c6:	f7ff f915 	bl	80016f4 <HAL_GetTick>
 80024ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024cc:	e008      	b.n	80024e0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024ce:	f7ff f911 	bl	80016f4 <HAL_GetTick>
 80024d2:	4602      	mov	r2, r0
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d901      	bls.n	80024e0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e118      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e0:	4b6c      	ldr	r3, [pc, #432]	@ (8002694 <HAL_RCC_OscConfig+0x4b0>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d0f0      	beq.n	80024ce <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d106      	bne.n	8002502 <HAL_RCC_OscConfig+0x31e>
 80024f4:	4b66      	ldr	r3, [pc, #408]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 80024f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024f8:	4a65      	ldr	r2, [pc, #404]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 80024fa:	f043 0301 	orr.w	r3, r3, #1
 80024fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8002500:	e01c      	b.n	800253c <HAL_RCC_OscConfig+0x358>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	2b05      	cmp	r3, #5
 8002508:	d10c      	bne.n	8002524 <HAL_RCC_OscConfig+0x340>
 800250a:	4b61      	ldr	r3, [pc, #388]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 800250c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800250e:	4a60      	ldr	r2, [pc, #384]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 8002510:	f043 0304 	orr.w	r3, r3, #4
 8002514:	6713      	str	r3, [r2, #112]	@ 0x70
 8002516:	4b5e      	ldr	r3, [pc, #376]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 8002518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800251a:	4a5d      	ldr	r2, [pc, #372]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 800251c:	f043 0301 	orr.w	r3, r3, #1
 8002520:	6713      	str	r3, [r2, #112]	@ 0x70
 8002522:	e00b      	b.n	800253c <HAL_RCC_OscConfig+0x358>
 8002524:	4b5a      	ldr	r3, [pc, #360]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 8002526:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002528:	4a59      	ldr	r2, [pc, #356]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 800252a:	f023 0301 	bic.w	r3, r3, #1
 800252e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002530:	4b57      	ldr	r3, [pc, #348]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 8002532:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002534:	4a56      	ldr	r2, [pc, #344]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 8002536:	f023 0304 	bic.w	r3, r3, #4
 800253a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d015      	beq.n	8002570 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002544:	f7ff f8d6 	bl	80016f4 <HAL_GetTick>
 8002548:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800254a:	e00a      	b.n	8002562 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800254c:	f7ff f8d2 	bl	80016f4 <HAL_GetTick>
 8002550:	4602      	mov	r2, r0
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	f241 3288 	movw	r2, #5000	@ 0x1388
 800255a:	4293      	cmp	r3, r2
 800255c:	d901      	bls.n	8002562 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e0d7      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002562:	4b4b      	ldr	r3, [pc, #300]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 8002564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	2b00      	cmp	r3, #0
 800256c:	d0ee      	beq.n	800254c <HAL_RCC_OscConfig+0x368>
 800256e:	e014      	b.n	800259a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002570:	f7ff f8c0 	bl	80016f4 <HAL_GetTick>
 8002574:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002576:	e00a      	b.n	800258e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002578:	f7ff f8bc 	bl	80016f4 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002586:	4293      	cmp	r3, r2
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e0c1      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800258e:	4b40      	ldr	r3, [pc, #256]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 8002590:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002592:	f003 0302 	and.w	r3, r3, #2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d1ee      	bne.n	8002578 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800259a:	7dfb      	ldrb	r3, [r7, #23]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d105      	bne.n	80025ac <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025a0:	4b3b      	ldr	r3, [pc, #236]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 80025a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a4:	4a3a      	ldr	r2, [pc, #232]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 80025a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025aa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	f000 80ad 	beq.w	8002710 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025b6:	4b36      	ldr	r3, [pc, #216]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f003 030c 	and.w	r3, r3, #12
 80025be:	2b08      	cmp	r3, #8
 80025c0:	d060      	beq.n	8002684 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d145      	bne.n	8002656 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025ca:	4b33      	ldr	r3, [pc, #204]	@ (8002698 <HAL_RCC_OscConfig+0x4b4>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d0:	f7ff f890 	bl	80016f4 <HAL_GetTick>
 80025d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025d6:	e008      	b.n	80025ea <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025d8:	f7ff f88c 	bl	80016f4 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e093      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025ea:	4b29      	ldr	r3, [pc, #164]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d1f0      	bne.n	80025d8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	69da      	ldr	r2, [r3, #28]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a1b      	ldr	r3, [r3, #32]
 80025fe:	431a      	orrs	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002604:	019b      	lsls	r3, r3, #6
 8002606:	431a      	orrs	r2, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800260c:	085b      	lsrs	r3, r3, #1
 800260e:	3b01      	subs	r3, #1
 8002610:	041b      	lsls	r3, r3, #16
 8002612:	431a      	orrs	r2, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002618:	061b      	lsls	r3, r3, #24
 800261a:	431a      	orrs	r2, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002620:	071b      	lsls	r3, r3, #28
 8002622:	491b      	ldr	r1, [pc, #108]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 8002624:	4313      	orrs	r3, r2
 8002626:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002628:	4b1b      	ldr	r3, [pc, #108]	@ (8002698 <HAL_RCC_OscConfig+0x4b4>)
 800262a:	2201      	movs	r2, #1
 800262c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800262e:	f7ff f861 	bl	80016f4 <HAL_GetTick>
 8002632:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002634:	e008      	b.n	8002648 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002636:	f7ff f85d 	bl	80016f4 <HAL_GetTick>
 800263a:	4602      	mov	r2, r0
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	1ad3      	subs	r3, r2, r3
 8002640:	2b02      	cmp	r3, #2
 8002642:	d901      	bls.n	8002648 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e064      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002648:	4b11      	ldr	r3, [pc, #68]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d0f0      	beq.n	8002636 <HAL_RCC_OscConfig+0x452>
 8002654:	e05c      	b.n	8002710 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002656:	4b10      	ldr	r3, [pc, #64]	@ (8002698 <HAL_RCC_OscConfig+0x4b4>)
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800265c:	f7ff f84a 	bl	80016f4 <HAL_GetTick>
 8002660:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002662:	e008      	b.n	8002676 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002664:	f7ff f846 	bl	80016f4 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b02      	cmp	r3, #2
 8002670:	d901      	bls.n	8002676 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e04d      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002676:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <HAL_RCC_OscConfig+0x4ac>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1f0      	bne.n	8002664 <HAL_RCC_OscConfig+0x480>
 8002682:	e045      	b.n	8002710 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	2b01      	cmp	r3, #1
 800268a:	d107      	bne.n	800269c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e040      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
 8002690:	40023800 	.word	0x40023800
 8002694:	40007000 	.word	0x40007000
 8002698:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800269c:	4b1f      	ldr	r3, [pc, #124]	@ (800271c <HAL_RCC_OscConfig+0x538>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	699b      	ldr	r3, [r3, #24]
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d030      	beq.n	800270c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d129      	bne.n	800270c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d122      	bne.n	800270c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026c6:	68fa      	ldr	r2, [r7, #12]
 80026c8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80026cc:	4013      	ands	r3, r2
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80026d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d119      	bne.n	800270c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e2:	085b      	lsrs	r3, r3, #1
 80026e4:	3b01      	subs	r3, #1
 80026e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d10f      	bne.n	800270c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d107      	bne.n	800270c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002706:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002708:	429a      	cmp	r2, r3
 800270a:	d001      	beq.n	8002710 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e000      	b.n	8002712 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3718      	adds	r7, #24
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	40023800 	.word	0x40023800

08002720 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e041      	b.n	80027b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002738:	b2db      	uxtb	r3, r3
 800273a:	2b00      	cmp	r3, #0
 800273c:	d106      	bne.n	800274c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f000 f839 	bl	80027be <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2202      	movs	r2, #2
 8002750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	3304      	adds	r3, #4
 800275c:	4619      	mov	r1, r3
 800275e:	4610      	mov	r0, r2
 8002760:	f000 f9c0 	bl	8002ae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2201      	movs	r2, #1
 8002770:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2201      	movs	r2, #1
 8002778:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2201      	movs	r2, #1
 80027a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80027b4:	2300      	movs	r3, #0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80027be:	b480      	push	{r7}
 80027c0:	b083      	sub	sp, #12
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
	...

080027d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d001      	beq.n	80027ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e04e      	b.n	800288a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2202      	movs	r2, #2
 80027f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68da      	ldr	r2, [r3, #12]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f042 0201 	orr.w	r2, r2, #1
 8002802:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a23      	ldr	r2, [pc, #140]	@ (8002898 <HAL_TIM_Base_Start_IT+0xc4>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d022      	beq.n	8002854 <HAL_TIM_Base_Start_IT+0x80>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002816:	d01d      	beq.n	8002854 <HAL_TIM_Base_Start_IT+0x80>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a1f      	ldr	r2, [pc, #124]	@ (800289c <HAL_TIM_Base_Start_IT+0xc8>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d018      	beq.n	8002854 <HAL_TIM_Base_Start_IT+0x80>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a1e      	ldr	r2, [pc, #120]	@ (80028a0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d013      	beq.n	8002854 <HAL_TIM_Base_Start_IT+0x80>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a1c      	ldr	r2, [pc, #112]	@ (80028a4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d00e      	beq.n	8002854 <HAL_TIM_Base_Start_IT+0x80>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a1b      	ldr	r2, [pc, #108]	@ (80028a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d009      	beq.n	8002854 <HAL_TIM_Base_Start_IT+0x80>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a19      	ldr	r2, [pc, #100]	@ (80028ac <HAL_TIM_Base_Start_IT+0xd8>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d004      	beq.n	8002854 <HAL_TIM_Base_Start_IT+0x80>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a18      	ldr	r2, [pc, #96]	@ (80028b0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d111      	bne.n	8002878 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f003 0307 	and.w	r3, r3, #7
 800285e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2b06      	cmp	r3, #6
 8002864:	d010      	beq.n	8002888 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f042 0201 	orr.w	r2, r2, #1
 8002874:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002876:	e007      	b.n	8002888 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f042 0201 	orr.w	r2, r2, #1
 8002886:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3714      	adds	r7, #20
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	40010000 	.word	0x40010000
 800289c:	40000400 	.word	0x40000400
 80028a0:	40000800 	.word	0x40000800
 80028a4:	40000c00 	.word	0x40000c00
 80028a8:	40010400 	.word	0x40010400
 80028ac:	40014000 	.word	0x40014000
 80028b0:	40001800 	.word	0x40001800

080028b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	691b      	ldr	r3, [r3, #16]
 80028ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d020      	beq.n	8002918 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d01b      	beq.n	8002918 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f06f 0202 	mvn.w	r2, #2
 80028e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2201      	movs	r2, #1
 80028ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	699b      	ldr	r3, [r3, #24]
 80028f6:	f003 0303 	and.w	r3, r3, #3
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 f8d2 	bl	8002aa8 <HAL_TIM_IC_CaptureCallback>
 8002904:	e005      	b.n	8002912 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 f8c4 	bl	8002a94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f000 f8d5 	bl	8002abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2200      	movs	r2, #0
 8002916:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	f003 0304 	and.w	r3, r3, #4
 800291e:	2b00      	cmp	r3, #0
 8002920:	d020      	beq.n	8002964 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f003 0304 	and.w	r3, r3, #4
 8002928:	2b00      	cmp	r3, #0
 800292a:	d01b      	beq.n	8002964 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f06f 0204 	mvn.w	r2, #4
 8002934:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2202      	movs	r2, #2
 800293a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	699b      	ldr	r3, [r3, #24]
 8002942:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002946:	2b00      	cmp	r3, #0
 8002948:	d003      	beq.n	8002952 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f000 f8ac 	bl	8002aa8 <HAL_TIM_IC_CaptureCallback>
 8002950:	e005      	b.n	800295e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 f89e 	bl	8002a94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f000 f8af 	bl	8002abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	f003 0308 	and.w	r3, r3, #8
 800296a:	2b00      	cmp	r3, #0
 800296c:	d020      	beq.n	80029b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f003 0308 	and.w	r3, r3, #8
 8002974:	2b00      	cmp	r3, #0
 8002976:	d01b      	beq.n	80029b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f06f 0208 	mvn.w	r2, #8
 8002980:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2204      	movs	r2, #4
 8002986:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	69db      	ldr	r3, [r3, #28]
 800298e:	f003 0303 	and.w	r3, r3, #3
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 f886 	bl	8002aa8 <HAL_TIM_IC_CaptureCallback>
 800299c:	e005      	b.n	80029aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f000 f878 	bl	8002a94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 f889 	bl	8002abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	f003 0310 	and.w	r3, r3, #16
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d020      	beq.n	80029fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f003 0310 	and.w	r3, r3, #16
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d01b      	beq.n	80029fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f06f 0210 	mvn.w	r2, #16
 80029cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2208      	movs	r2, #8
 80029d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	69db      	ldr	r3, [r3, #28]
 80029da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d003      	beq.n	80029ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f000 f860 	bl	8002aa8 <HAL_TIM_IC_CaptureCallback>
 80029e8:	e005      	b.n	80029f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 f852 	bl	8002a94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f000 f863 	bl	8002abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d00c      	beq.n	8002a20 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f003 0301 	and.w	r3, r3, #1
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d007      	beq.n	8002a20 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f06f 0201 	mvn.w	r2, #1
 8002a18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f7fe fc0e 	bl	800123c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00c      	beq.n	8002a44 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d007      	beq.n	8002a44 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002a3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f000 f900 	bl	8002c44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d00c      	beq.n	8002a68 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d007      	beq.n	8002a68 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002a60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f000 f834 	bl	8002ad0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	f003 0320 	and.w	r3, r3, #32
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00c      	beq.n	8002a8c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	f003 0320 	and.w	r3, r3, #32
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d007      	beq.n	8002a8c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f06f 0220 	mvn.w	r2, #32
 8002a84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 f8d2 	bl	8002c30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a8c:	bf00      	nop
 8002a8e:	3710      	adds	r7, #16
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a9c:	bf00      	nop
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ab0:	bf00      	nop
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ac4:	bf00      	nop
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ad8:	bf00      	nop
 8002ada:	370c      	adds	r7, #12
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b085      	sub	sp, #20
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4a43      	ldr	r2, [pc, #268]	@ (8002c04 <TIM_Base_SetConfig+0x120>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d013      	beq.n	8002b24 <TIM_Base_SetConfig+0x40>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b02:	d00f      	beq.n	8002b24 <TIM_Base_SetConfig+0x40>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	4a40      	ldr	r2, [pc, #256]	@ (8002c08 <TIM_Base_SetConfig+0x124>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d00b      	beq.n	8002b24 <TIM_Base_SetConfig+0x40>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	4a3f      	ldr	r2, [pc, #252]	@ (8002c0c <TIM_Base_SetConfig+0x128>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d007      	beq.n	8002b24 <TIM_Base_SetConfig+0x40>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	4a3e      	ldr	r2, [pc, #248]	@ (8002c10 <TIM_Base_SetConfig+0x12c>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d003      	beq.n	8002b24 <TIM_Base_SetConfig+0x40>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a3d      	ldr	r2, [pc, #244]	@ (8002c14 <TIM_Base_SetConfig+0x130>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d108      	bne.n	8002b36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	68fa      	ldr	r2, [r7, #12]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4a32      	ldr	r2, [pc, #200]	@ (8002c04 <TIM_Base_SetConfig+0x120>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d02b      	beq.n	8002b96 <TIM_Base_SetConfig+0xb2>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b44:	d027      	beq.n	8002b96 <TIM_Base_SetConfig+0xb2>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a2f      	ldr	r2, [pc, #188]	@ (8002c08 <TIM_Base_SetConfig+0x124>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d023      	beq.n	8002b96 <TIM_Base_SetConfig+0xb2>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a2e      	ldr	r2, [pc, #184]	@ (8002c0c <TIM_Base_SetConfig+0x128>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d01f      	beq.n	8002b96 <TIM_Base_SetConfig+0xb2>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a2d      	ldr	r2, [pc, #180]	@ (8002c10 <TIM_Base_SetConfig+0x12c>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d01b      	beq.n	8002b96 <TIM_Base_SetConfig+0xb2>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4a2c      	ldr	r2, [pc, #176]	@ (8002c14 <TIM_Base_SetConfig+0x130>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d017      	beq.n	8002b96 <TIM_Base_SetConfig+0xb2>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a2b      	ldr	r2, [pc, #172]	@ (8002c18 <TIM_Base_SetConfig+0x134>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d013      	beq.n	8002b96 <TIM_Base_SetConfig+0xb2>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a2a      	ldr	r2, [pc, #168]	@ (8002c1c <TIM_Base_SetConfig+0x138>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d00f      	beq.n	8002b96 <TIM_Base_SetConfig+0xb2>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a29      	ldr	r2, [pc, #164]	@ (8002c20 <TIM_Base_SetConfig+0x13c>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d00b      	beq.n	8002b96 <TIM_Base_SetConfig+0xb2>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a28      	ldr	r2, [pc, #160]	@ (8002c24 <TIM_Base_SetConfig+0x140>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d007      	beq.n	8002b96 <TIM_Base_SetConfig+0xb2>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a27      	ldr	r2, [pc, #156]	@ (8002c28 <TIM_Base_SetConfig+0x144>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d003      	beq.n	8002b96 <TIM_Base_SetConfig+0xb2>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a26      	ldr	r2, [pc, #152]	@ (8002c2c <TIM_Base_SetConfig+0x148>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d108      	bne.n	8002ba8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	68fa      	ldr	r2, [r7, #12]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	689a      	ldr	r2, [r3, #8]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a0e      	ldr	r2, [pc, #56]	@ (8002c04 <TIM_Base_SetConfig+0x120>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d003      	beq.n	8002bd6 <TIM_Base_SetConfig+0xf2>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a10      	ldr	r2, [pc, #64]	@ (8002c14 <TIM_Base_SetConfig+0x130>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d103      	bne.n	8002bde <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	691a      	ldr	r2, [r3, #16]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f043 0204 	orr.w	r2, r3, #4
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2201      	movs	r2, #1
 8002bee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	601a      	str	r2, [r3, #0]
}
 8002bf6:	bf00      	nop
 8002bf8:	3714      	adds	r7, #20
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	40010000 	.word	0x40010000
 8002c08:	40000400 	.word	0x40000400
 8002c0c:	40000800 	.word	0x40000800
 8002c10:	40000c00 	.word	0x40000c00
 8002c14:	40010400 	.word	0x40010400
 8002c18:	40014000 	.word	0x40014000
 8002c1c:	40014400 	.word	0x40014400
 8002c20:	40014800 	.word	0x40014800
 8002c24:	40001800 	.word	0x40001800
 8002c28:	40001c00 	.word	0x40001c00
 8002c2c:	40002000 	.word	0x40002000

08002c30 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c38:	bf00      	nop
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d101      	bne.n	8002c6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e042      	b.n	8002cf0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d106      	bne.n	8002c84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f7fe fb20 	bl	80012c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2224      	movs	r2, #36	@ 0x24
 8002c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68da      	ldr	r2, [r3, #12]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f000 f973 	bl	8002f88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	691a      	ldr	r2, [r3, #16]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002cb0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	695a      	ldr	r2, [r3, #20]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002cc0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	68da      	ldr	r2, [r3, #12]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002cd0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2220      	movs	r2, #32
 8002cdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2220      	movs	r2, #32
 8002ce4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3708      	adds	r7, #8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b08a      	sub	sp, #40	@ 0x28
 8002cfc:	af02      	add	r7, sp, #8
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	60b9      	str	r1, [r7, #8]
 8002d02:	603b      	str	r3, [r7, #0]
 8002d04:	4613      	mov	r3, r2
 8002d06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	2b20      	cmp	r3, #32
 8002d16:	d175      	bne.n	8002e04 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d002      	beq.n	8002d24 <HAL_UART_Transmit+0x2c>
 8002d1e:	88fb      	ldrh	r3, [r7, #6]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d101      	bne.n	8002d28 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e06e      	b.n	8002e06 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2221      	movs	r2, #33	@ 0x21
 8002d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d36:	f7fe fcdd 	bl	80016f4 <HAL_GetTick>
 8002d3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	88fa      	ldrh	r2, [r7, #6]
 8002d40:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	88fa      	ldrh	r2, [r7, #6]
 8002d46:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d50:	d108      	bne.n	8002d64 <HAL_UART_Transmit+0x6c>
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	691b      	ldr	r3, [r3, #16]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d104      	bne.n	8002d64 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	61bb      	str	r3, [r7, #24]
 8002d62:	e003      	b.n	8002d6c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d6c:	e02e      	b.n	8002dcc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	2200      	movs	r2, #0
 8002d76:	2180      	movs	r1, #128	@ 0x80
 8002d78:	68f8      	ldr	r0, [r7, #12]
 8002d7a:	f000 f848 	bl	8002e0e <UART_WaitOnFlagUntilTimeout>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d005      	beq.n	8002d90 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2220      	movs	r2, #32
 8002d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	e03a      	b.n	8002e06 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d10b      	bne.n	8002dae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	881b      	ldrh	r3, [r3, #0]
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002da4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	3302      	adds	r3, #2
 8002daa:	61bb      	str	r3, [r7, #24]
 8002dac:	e007      	b.n	8002dbe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	781a      	ldrb	r2, [r3, #0]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	3301      	adds	r3, #1
 8002dbc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	3b01      	subs	r3, #1
 8002dc6:	b29a      	uxth	r2, r3
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1cb      	bne.n	8002d6e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	9300      	str	r3, [sp, #0]
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	2140      	movs	r1, #64	@ 0x40
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	f000 f814 	bl	8002e0e <UART_WaitOnFlagUntilTimeout>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d005      	beq.n	8002df8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2220      	movs	r2, #32
 8002df0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e006      	b.n	8002e06 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2220      	movs	r2, #32
 8002dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002e00:	2300      	movs	r3, #0
 8002e02:	e000      	b.n	8002e06 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002e04:	2302      	movs	r3, #2
  }
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3720      	adds	r7, #32
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b086      	sub	sp, #24
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	60f8      	str	r0, [r7, #12]
 8002e16:	60b9      	str	r1, [r7, #8]
 8002e18:	603b      	str	r3, [r7, #0]
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e1e:	e03b      	b.n	8002e98 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e20:	6a3b      	ldr	r3, [r7, #32]
 8002e22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e26:	d037      	beq.n	8002e98 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e28:	f7fe fc64 	bl	80016f4 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	6a3a      	ldr	r2, [r7, #32]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d302      	bcc.n	8002e3e <UART_WaitOnFlagUntilTimeout+0x30>
 8002e38:	6a3b      	ldr	r3, [r7, #32]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e03a      	b.n	8002eb8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	f003 0304 	and.w	r3, r3, #4
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d023      	beq.n	8002e98 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	2b80      	cmp	r3, #128	@ 0x80
 8002e54:	d020      	beq.n	8002e98 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	2b40      	cmp	r3, #64	@ 0x40
 8002e5a:	d01d      	beq.n	8002e98 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0308 	and.w	r3, r3, #8
 8002e66:	2b08      	cmp	r3, #8
 8002e68:	d116      	bne.n	8002e98 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	617b      	str	r3, [r7, #20]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	617b      	str	r3, [r7, #20]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	617b      	str	r3, [r7, #20]
 8002e7e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e80:	68f8      	ldr	r0, [r7, #12]
 8002e82:	f000 f81d 	bl	8002ec0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2208      	movs	r2, #8
 8002e8a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e00f      	b.n	8002eb8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	68ba      	ldr	r2, [r7, #8]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	bf0c      	ite	eq
 8002ea8:	2301      	moveq	r3, #1
 8002eaa:	2300      	movne	r3, #0
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	461a      	mov	r2, r3
 8002eb0:	79fb      	ldrb	r3, [r7, #7]
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d0b4      	beq.n	8002e20 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3718      	adds	r7, #24
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b095      	sub	sp, #84	@ 0x54
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	330c      	adds	r3, #12
 8002ece:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ed2:	e853 3f00 	ldrex	r3, [r3]
 8002ed6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eda:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002ede:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	330c      	adds	r3, #12
 8002ee6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ee8:	643a      	str	r2, [r7, #64]	@ 0x40
 8002eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002eee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002ef0:	e841 2300 	strex	r3, r2, [r1]
 8002ef4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d1e5      	bne.n	8002ec8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	3314      	adds	r3, #20
 8002f02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f04:	6a3b      	ldr	r3, [r7, #32]
 8002f06:	e853 3f00 	ldrex	r3, [r3]
 8002f0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	f023 0301 	bic.w	r3, r3, #1
 8002f12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	3314      	adds	r3, #20
 8002f1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f24:	e841 2300 	strex	r3, r2, [r1]
 8002f28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d1e5      	bne.n	8002efc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d119      	bne.n	8002f6c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	330c      	adds	r3, #12
 8002f3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	e853 3f00 	ldrex	r3, [r3]
 8002f46:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	f023 0310 	bic.w	r3, r3, #16
 8002f4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	330c      	adds	r3, #12
 8002f56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f58:	61ba      	str	r2, [r7, #24]
 8002f5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f5c:	6979      	ldr	r1, [r7, #20]
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	e841 2300 	strex	r3, r2, [r1]
 8002f64:	613b      	str	r3, [r7, #16]
   return(result);
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1e5      	bne.n	8002f38 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2220      	movs	r2, #32
 8002f70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002f7a:	bf00      	nop
 8002f7c:	3754      	adds	r7, #84	@ 0x54
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
	...

08002f88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f8c:	b0c0      	sub	sp, #256	@ 0x100
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	691b      	ldr	r3, [r3, #16]
 8002f9c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fa4:	68d9      	ldr	r1, [r3, #12]
 8002fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	ea40 0301 	orr.w	r3, r0, r1
 8002fb0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fb6:	689a      	ldr	r2, [r3, #8]
 8002fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fbc:	691b      	ldr	r3, [r3, #16]
 8002fbe:	431a      	orrs	r2, r3
 8002fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fc4:	695b      	ldr	r3, [r3, #20]
 8002fc6:	431a      	orrs	r2, r3
 8002fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fcc:	69db      	ldr	r3, [r3, #28]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002fe0:	f021 010c 	bic.w	r1, r1, #12
 8002fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002fee:	430b      	orrs	r3, r1
 8002ff0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	695b      	ldr	r3, [r3, #20]
 8002ffa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003002:	6999      	ldr	r1, [r3, #24]
 8003004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	ea40 0301 	orr.w	r3, r0, r1
 800300e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	4b8f      	ldr	r3, [pc, #572]	@ (8003254 <UART_SetConfig+0x2cc>)
 8003018:	429a      	cmp	r2, r3
 800301a:	d005      	beq.n	8003028 <UART_SetConfig+0xa0>
 800301c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	4b8d      	ldr	r3, [pc, #564]	@ (8003258 <UART_SetConfig+0x2d0>)
 8003024:	429a      	cmp	r2, r3
 8003026:	d104      	bne.n	8003032 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003028:	f7fe feec 	bl	8001e04 <HAL_RCC_GetPCLK2Freq>
 800302c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003030:	e003      	b.n	800303a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003032:	f7fe fed3 	bl	8001ddc <HAL_RCC_GetPCLK1Freq>
 8003036:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800303a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800303e:	69db      	ldr	r3, [r3, #28]
 8003040:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003044:	f040 810c 	bne.w	8003260 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003048:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800304c:	2200      	movs	r2, #0
 800304e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003052:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003056:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800305a:	4622      	mov	r2, r4
 800305c:	462b      	mov	r3, r5
 800305e:	1891      	adds	r1, r2, r2
 8003060:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003062:	415b      	adcs	r3, r3
 8003064:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003066:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800306a:	4621      	mov	r1, r4
 800306c:	eb12 0801 	adds.w	r8, r2, r1
 8003070:	4629      	mov	r1, r5
 8003072:	eb43 0901 	adc.w	r9, r3, r1
 8003076:	f04f 0200 	mov.w	r2, #0
 800307a:	f04f 0300 	mov.w	r3, #0
 800307e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003082:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003086:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800308a:	4690      	mov	r8, r2
 800308c:	4699      	mov	r9, r3
 800308e:	4623      	mov	r3, r4
 8003090:	eb18 0303 	adds.w	r3, r8, r3
 8003094:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003098:	462b      	mov	r3, r5
 800309a:	eb49 0303 	adc.w	r3, r9, r3
 800309e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80030a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80030ae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80030b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80030b6:	460b      	mov	r3, r1
 80030b8:	18db      	adds	r3, r3, r3
 80030ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80030bc:	4613      	mov	r3, r2
 80030be:	eb42 0303 	adc.w	r3, r2, r3
 80030c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80030c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80030c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80030cc:	f7fd fd8c 	bl	8000be8 <__aeabi_uldivmod>
 80030d0:	4602      	mov	r2, r0
 80030d2:	460b      	mov	r3, r1
 80030d4:	4b61      	ldr	r3, [pc, #388]	@ (800325c <UART_SetConfig+0x2d4>)
 80030d6:	fba3 2302 	umull	r2, r3, r3, r2
 80030da:	095b      	lsrs	r3, r3, #5
 80030dc:	011c      	lsls	r4, r3, #4
 80030de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030e2:	2200      	movs	r2, #0
 80030e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80030e8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80030ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80030f0:	4642      	mov	r2, r8
 80030f2:	464b      	mov	r3, r9
 80030f4:	1891      	adds	r1, r2, r2
 80030f6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80030f8:	415b      	adcs	r3, r3
 80030fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003100:	4641      	mov	r1, r8
 8003102:	eb12 0a01 	adds.w	sl, r2, r1
 8003106:	4649      	mov	r1, r9
 8003108:	eb43 0b01 	adc.w	fp, r3, r1
 800310c:	f04f 0200 	mov.w	r2, #0
 8003110:	f04f 0300 	mov.w	r3, #0
 8003114:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003118:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800311c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003120:	4692      	mov	sl, r2
 8003122:	469b      	mov	fp, r3
 8003124:	4643      	mov	r3, r8
 8003126:	eb1a 0303 	adds.w	r3, sl, r3
 800312a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800312e:	464b      	mov	r3, r9
 8003130:	eb4b 0303 	adc.w	r3, fp, r3
 8003134:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003144:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003148:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800314c:	460b      	mov	r3, r1
 800314e:	18db      	adds	r3, r3, r3
 8003150:	643b      	str	r3, [r7, #64]	@ 0x40
 8003152:	4613      	mov	r3, r2
 8003154:	eb42 0303 	adc.w	r3, r2, r3
 8003158:	647b      	str	r3, [r7, #68]	@ 0x44
 800315a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800315e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003162:	f7fd fd41 	bl	8000be8 <__aeabi_uldivmod>
 8003166:	4602      	mov	r2, r0
 8003168:	460b      	mov	r3, r1
 800316a:	4611      	mov	r1, r2
 800316c:	4b3b      	ldr	r3, [pc, #236]	@ (800325c <UART_SetConfig+0x2d4>)
 800316e:	fba3 2301 	umull	r2, r3, r3, r1
 8003172:	095b      	lsrs	r3, r3, #5
 8003174:	2264      	movs	r2, #100	@ 0x64
 8003176:	fb02 f303 	mul.w	r3, r2, r3
 800317a:	1acb      	subs	r3, r1, r3
 800317c:	00db      	lsls	r3, r3, #3
 800317e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003182:	4b36      	ldr	r3, [pc, #216]	@ (800325c <UART_SetConfig+0x2d4>)
 8003184:	fba3 2302 	umull	r2, r3, r3, r2
 8003188:	095b      	lsrs	r3, r3, #5
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003190:	441c      	add	r4, r3
 8003192:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003196:	2200      	movs	r2, #0
 8003198:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800319c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80031a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80031a4:	4642      	mov	r2, r8
 80031a6:	464b      	mov	r3, r9
 80031a8:	1891      	adds	r1, r2, r2
 80031aa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80031ac:	415b      	adcs	r3, r3
 80031ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80031b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80031b4:	4641      	mov	r1, r8
 80031b6:	1851      	adds	r1, r2, r1
 80031b8:	6339      	str	r1, [r7, #48]	@ 0x30
 80031ba:	4649      	mov	r1, r9
 80031bc:	414b      	adcs	r3, r1
 80031be:	637b      	str	r3, [r7, #52]	@ 0x34
 80031c0:	f04f 0200 	mov.w	r2, #0
 80031c4:	f04f 0300 	mov.w	r3, #0
 80031c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80031cc:	4659      	mov	r1, fp
 80031ce:	00cb      	lsls	r3, r1, #3
 80031d0:	4651      	mov	r1, sl
 80031d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031d6:	4651      	mov	r1, sl
 80031d8:	00ca      	lsls	r2, r1, #3
 80031da:	4610      	mov	r0, r2
 80031dc:	4619      	mov	r1, r3
 80031de:	4603      	mov	r3, r0
 80031e0:	4642      	mov	r2, r8
 80031e2:	189b      	adds	r3, r3, r2
 80031e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80031e8:	464b      	mov	r3, r9
 80031ea:	460a      	mov	r2, r1
 80031ec:	eb42 0303 	adc.w	r3, r2, r3
 80031f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80031f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003200:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003204:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003208:	460b      	mov	r3, r1
 800320a:	18db      	adds	r3, r3, r3
 800320c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800320e:	4613      	mov	r3, r2
 8003210:	eb42 0303 	adc.w	r3, r2, r3
 8003214:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003216:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800321a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800321e:	f7fd fce3 	bl	8000be8 <__aeabi_uldivmod>
 8003222:	4602      	mov	r2, r0
 8003224:	460b      	mov	r3, r1
 8003226:	4b0d      	ldr	r3, [pc, #52]	@ (800325c <UART_SetConfig+0x2d4>)
 8003228:	fba3 1302 	umull	r1, r3, r3, r2
 800322c:	095b      	lsrs	r3, r3, #5
 800322e:	2164      	movs	r1, #100	@ 0x64
 8003230:	fb01 f303 	mul.w	r3, r1, r3
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	00db      	lsls	r3, r3, #3
 8003238:	3332      	adds	r3, #50	@ 0x32
 800323a:	4a08      	ldr	r2, [pc, #32]	@ (800325c <UART_SetConfig+0x2d4>)
 800323c:	fba2 2303 	umull	r2, r3, r2, r3
 8003240:	095b      	lsrs	r3, r3, #5
 8003242:	f003 0207 	and.w	r2, r3, #7
 8003246:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4422      	add	r2, r4
 800324e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003250:	e106      	b.n	8003460 <UART_SetConfig+0x4d8>
 8003252:	bf00      	nop
 8003254:	40011000 	.word	0x40011000
 8003258:	40011400 	.word	0x40011400
 800325c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003260:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003264:	2200      	movs	r2, #0
 8003266:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800326a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800326e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003272:	4642      	mov	r2, r8
 8003274:	464b      	mov	r3, r9
 8003276:	1891      	adds	r1, r2, r2
 8003278:	6239      	str	r1, [r7, #32]
 800327a:	415b      	adcs	r3, r3
 800327c:	627b      	str	r3, [r7, #36]	@ 0x24
 800327e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003282:	4641      	mov	r1, r8
 8003284:	1854      	adds	r4, r2, r1
 8003286:	4649      	mov	r1, r9
 8003288:	eb43 0501 	adc.w	r5, r3, r1
 800328c:	f04f 0200 	mov.w	r2, #0
 8003290:	f04f 0300 	mov.w	r3, #0
 8003294:	00eb      	lsls	r3, r5, #3
 8003296:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800329a:	00e2      	lsls	r2, r4, #3
 800329c:	4614      	mov	r4, r2
 800329e:	461d      	mov	r5, r3
 80032a0:	4643      	mov	r3, r8
 80032a2:	18e3      	adds	r3, r4, r3
 80032a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80032a8:	464b      	mov	r3, r9
 80032aa:	eb45 0303 	adc.w	r3, r5, r3
 80032ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80032b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80032be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80032c2:	f04f 0200 	mov.w	r2, #0
 80032c6:	f04f 0300 	mov.w	r3, #0
 80032ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80032ce:	4629      	mov	r1, r5
 80032d0:	008b      	lsls	r3, r1, #2
 80032d2:	4621      	mov	r1, r4
 80032d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032d8:	4621      	mov	r1, r4
 80032da:	008a      	lsls	r2, r1, #2
 80032dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80032e0:	f7fd fc82 	bl	8000be8 <__aeabi_uldivmod>
 80032e4:	4602      	mov	r2, r0
 80032e6:	460b      	mov	r3, r1
 80032e8:	4b60      	ldr	r3, [pc, #384]	@ (800346c <UART_SetConfig+0x4e4>)
 80032ea:	fba3 2302 	umull	r2, r3, r3, r2
 80032ee:	095b      	lsrs	r3, r3, #5
 80032f0:	011c      	lsls	r4, r3, #4
 80032f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032f6:	2200      	movs	r2, #0
 80032f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80032fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003300:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003304:	4642      	mov	r2, r8
 8003306:	464b      	mov	r3, r9
 8003308:	1891      	adds	r1, r2, r2
 800330a:	61b9      	str	r1, [r7, #24]
 800330c:	415b      	adcs	r3, r3
 800330e:	61fb      	str	r3, [r7, #28]
 8003310:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003314:	4641      	mov	r1, r8
 8003316:	1851      	adds	r1, r2, r1
 8003318:	6139      	str	r1, [r7, #16]
 800331a:	4649      	mov	r1, r9
 800331c:	414b      	adcs	r3, r1
 800331e:	617b      	str	r3, [r7, #20]
 8003320:	f04f 0200 	mov.w	r2, #0
 8003324:	f04f 0300 	mov.w	r3, #0
 8003328:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800332c:	4659      	mov	r1, fp
 800332e:	00cb      	lsls	r3, r1, #3
 8003330:	4651      	mov	r1, sl
 8003332:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003336:	4651      	mov	r1, sl
 8003338:	00ca      	lsls	r2, r1, #3
 800333a:	4610      	mov	r0, r2
 800333c:	4619      	mov	r1, r3
 800333e:	4603      	mov	r3, r0
 8003340:	4642      	mov	r2, r8
 8003342:	189b      	adds	r3, r3, r2
 8003344:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003348:	464b      	mov	r3, r9
 800334a:	460a      	mov	r2, r1
 800334c:	eb42 0303 	adc.w	r3, r2, r3
 8003350:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	2200      	movs	r2, #0
 800335c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800335e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003360:	f04f 0200 	mov.w	r2, #0
 8003364:	f04f 0300 	mov.w	r3, #0
 8003368:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800336c:	4649      	mov	r1, r9
 800336e:	008b      	lsls	r3, r1, #2
 8003370:	4641      	mov	r1, r8
 8003372:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003376:	4641      	mov	r1, r8
 8003378:	008a      	lsls	r2, r1, #2
 800337a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800337e:	f7fd fc33 	bl	8000be8 <__aeabi_uldivmod>
 8003382:	4602      	mov	r2, r0
 8003384:	460b      	mov	r3, r1
 8003386:	4611      	mov	r1, r2
 8003388:	4b38      	ldr	r3, [pc, #224]	@ (800346c <UART_SetConfig+0x4e4>)
 800338a:	fba3 2301 	umull	r2, r3, r3, r1
 800338e:	095b      	lsrs	r3, r3, #5
 8003390:	2264      	movs	r2, #100	@ 0x64
 8003392:	fb02 f303 	mul.w	r3, r2, r3
 8003396:	1acb      	subs	r3, r1, r3
 8003398:	011b      	lsls	r3, r3, #4
 800339a:	3332      	adds	r3, #50	@ 0x32
 800339c:	4a33      	ldr	r2, [pc, #204]	@ (800346c <UART_SetConfig+0x4e4>)
 800339e:	fba2 2303 	umull	r2, r3, r2, r3
 80033a2:	095b      	lsrs	r3, r3, #5
 80033a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033a8:	441c      	add	r4, r3
 80033aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033ae:	2200      	movs	r2, #0
 80033b0:	673b      	str	r3, [r7, #112]	@ 0x70
 80033b2:	677a      	str	r2, [r7, #116]	@ 0x74
 80033b4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80033b8:	4642      	mov	r2, r8
 80033ba:	464b      	mov	r3, r9
 80033bc:	1891      	adds	r1, r2, r2
 80033be:	60b9      	str	r1, [r7, #8]
 80033c0:	415b      	adcs	r3, r3
 80033c2:	60fb      	str	r3, [r7, #12]
 80033c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80033c8:	4641      	mov	r1, r8
 80033ca:	1851      	adds	r1, r2, r1
 80033cc:	6039      	str	r1, [r7, #0]
 80033ce:	4649      	mov	r1, r9
 80033d0:	414b      	adcs	r3, r1
 80033d2:	607b      	str	r3, [r7, #4]
 80033d4:	f04f 0200 	mov.w	r2, #0
 80033d8:	f04f 0300 	mov.w	r3, #0
 80033dc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80033e0:	4659      	mov	r1, fp
 80033e2:	00cb      	lsls	r3, r1, #3
 80033e4:	4651      	mov	r1, sl
 80033e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033ea:	4651      	mov	r1, sl
 80033ec:	00ca      	lsls	r2, r1, #3
 80033ee:	4610      	mov	r0, r2
 80033f0:	4619      	mov	r1, r3
 80033f2:	4603      	mov	r3, r0
 80033f4:	4642      	mov	r2, r8
 80033f6:	189b      	adds	r3, r3, r2
 80033f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80033fa:	464b      	mov	r3, r9
 80033fc:	460a      	mov	r2, r1
 80033fe:	eb42 0303 	adc.w	r3, r2, r3
 8003402:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	663b      	str	r3, [r7, #96]	@ 0x60
 800340e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003410:	f04f 0200 	mov.w	r2, #0
 8003414:	f04f 0300 	mov.w	r3, #0
 8003418:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800341c:	4649      	mov	r1, r9
 800341e:	008b      	lsls	r3, r1, #2
 8003420:	4641      	mov	r1, r8
 8003422:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003426:	4641      	mov	r1, r8
 8003428:	008a      	lsls	r2, r1, #2
 800342a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800342e:	f7fd fbdb 	bl	8000be8 <__aeabi_uldivmod>
 8003432:	4602      	mov	r2, r0
 8003434:	460b      	mov	r3, r1
 8003436:	4b0d      	ldr	r3, [pc, #52]	@ (800346c <UART_SetConfig+0x4e4>)
 8003438:	fba3 1302 	umull	r1, r3, r3, r2
 800343c:	095b      	lsrs	r3, r3, #5
 800343e:	2164      	movs	r1, #100	@ 0x64
 8003440:	fb01 f303 	mul.w	r3, r1, r3
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	011b      	lsls	r3, r3, #4
 8003448:	3332      	adds	r3, #50	@ 0x32
 800344a:	4a08      	ldr	r2, [pc, #32]	@ (800346c <UART_SetConfig+0x4e4>)
 800344c:	fba2 2303 	umull	r2, r3, r2, r3
 8003450:	095b      	lsrs	r3, r3, #5
 8003452:	f003 020f 	and.w	r2, r3, #15
 8003456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4422      	add	r2, r4
 800345e:	609a      	str	r2, [r3, #8]
}
 8003460:	bf00      	nop
 8003462:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003466:	46bd      	mov	sp, r7
 8003468:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800346c:	51eb851f 	.word	0x51eb851f

08003470 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003470:	b580      	push	{r7, lr}
 8003472:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003474:	4b05      	ldr	r3, [pc, #20]	@ (800348c <SysTick_Handler+0x1c>)
 8003476:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003478:	f001 fce0 	bl	8004e3c <xTaskGetSchedulerState>
 800347c:	4603      	mov	r3, r0
 800347e:	2b01      	cmp	r3, #1
 8003480:	d001      	beq.n	8003486 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003482:	f002 fad9 	bl	8005a38 <xPortSysTickHandler>
  }
}
 8003486:	bf00      	nop
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	e000e010 	.word	0xe000e010

08003490 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003490:	b480      	push	{r7}
 8003492:	b085      	sub	sp, #20
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	4a07      	ldr	r2, [pc, #28]	@ (80034bc <vApplicationGetIdleTaskMemory+0x2c>)
 80034a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	4a06      	ldr	r2, [pc, #24]	@ (80034c0 <vApplicationGetIdleTaskMemory+0x30>)
 80034a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2280      	movs	r2, #128	@ 0x80
 80034ac:	601a      	str	r2, [r3, #0]
}
 80034ae:	bf00      	nop
 80034b0:	3714      	adds	r7, #20
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	200002fc 	.word	0x200002fc
 80034c0:	20000358 	.word	0x20000358

080034c4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80034c4:	b480      	push	{r7}
 80034c6:	b085      	sub	sp, #20
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	4a07      	ldr	r2, [pc, #28]	@ (80034f0 <vApplicationGetTimerTaskMemory+0x2c>)
 80034d4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	4a06      	ldr	r2, [pc, #24]	@ (80034f4 <vApplicationGetTimerTaskMemory+0x30>)
 80034da:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80034e2:	601a      	str	r2, [r3, #0]
}
 80034e4:	bf00      	nop
 80034e6:	3714      	adds	r7, #20
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr
 80034f0:	20000558 	.word	0x20000558
 80034f4:	200005b4 	.word	0x200005b4

080034f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	f103 0208 	add.w	r2, r3, #8
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	f04f 32ff 	mov.w	r2, #4294967295
 8003510:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f103 0208 	add.w	r2, r3, #8
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f103 0208 	add.w	r2, r3, #8
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800352c:	bf00      	nop
 800352e:	370c      	adds	r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr

08003538 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003546:	bf00      	nop
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr

08003552 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003552:	b480      	push	{r7}
 8003554:	b085      	sub	sp, #20
 8003556:	af00      	add	r7, sp, #0
 8003558:	6078      	str	r0, [r7, #4]
 800355a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	689a      	ldr	r2, [r3, #8]
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	683a      	ldr	r2, [r7, #0]
 800357c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	1c5a      	adds	r2, r3, #1
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	601a      	str	r2, [r3, #0]
}
 800358e:	bf00      	nop
 8003590:	3714      	adds	r7, #20
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr

0800359a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800359a:	b480      	push	{r7}
 800359c:	b085      	sub	sp, #20
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
 80035a2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b0:	d103      	bne.n	80035ba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	691b      	ldr	r3, [r3, #16]
 80035b6:	60fb      	str	r3, [r7, #12]
 80035b8:	e00c      	b.n	80035d4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	3308      	adds	r3, #8
 80035be:	60fb      	str	r3, [r7, #12]
 80035c0:	e002      	b.n	80035c8 <vListInsert+0x2e>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	60fb      	str	r3, [r7, #12]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68ba      	ldr	r2, [r7, #8]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d2f6      	bcs.n	80035c2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	685a      	ldr	r2, [r3, #4]
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	683a      	ldr	r2, [r7, #0]
 80035ee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	1c5a      	adds	r2, r3, #1
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	601a      	str	r2, [r3, #0]
}
 8003600:	bf00      	nop
 8003602:	3714      	adds	r7, #20
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800360c:	b480      	push	{r7}
 800360e:	b085      	sub	sp, #20
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	691b      	ldr	r3, [r3, #16]
 8003618:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	6892      	ldr	r2, [r2, #8]
 8003622:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	6852      	ldr	r2, [r2, #4]
 800362c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	429a      	cmp	r2, r3
 8003636:	d103      	bne.n	8003640 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689a      	ldr	r2, [r3, #8]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	1e5a      	subs	r2, r3, #1
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
}
 8003654:	4618      	mov	r0, r3
 8003656:	3714      	adds	r7, #20
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr

08003660 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
 8003668:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d10b      	bne.n	800368c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003678:	f383 8811 	msr	BASEPRI, r3
 800367c:	f3bf 8f6f 	isb	sy
 8003680:	f3bf 8f4f 	dsb	sy
 8003684:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003686:	bf00      	nop
 8003688:	bf00      	nop
 800368a:	e7fd      	b.n	8003688 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800368c:	f002 f944 	bl	8005918 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003698:	68f9      	ldr	r1, [r7, #12]
 800369a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800369c:	fb01 f303 	mul.w	r3, r1, r3
 80036a0:	441a      	add	r2, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036bc:	3b01      	subs	r3, #1
 80036be:	68f9      	ldr	r1, [r7, #12]
 80036c0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80036c2:	fb01 f303 	mul.w	r3, r1, r3
 80036c6:	441a      	add	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	22ff      	movs	r2, #255	@ 0xff
 80036d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	22ff      	movs	r2, #255	@ 0xff
 80036d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d114      	bne.n	800370c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d01a      	beq.n	8003720 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	3310      	adds	r3, #16
 80036ee:	4618      	mov	r0, r3
 80036f0:	f001 f9e4 	bl	8004abc <xTaskRemoveFromEventList>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d012      	beq.n	8003720 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80036fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003730 <xQueueGenericReset+0xd0>)
 80036fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003700:	601a      	str	r2, [r3, #0]
 8003702:	f3bf 8f4f 	dsb	sy
 8003706:	f3bf 8f6f 	isb	sy
 800370a:	e009      	b.n	8003720 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	3310      	adds	r3, #16
 8003710:	4618      	mov	r0, r3
 8003712:	f7ff fef1 	bl	80034f8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	3324      	adds	r3, #36	@ 0x24
 800371a:	4618      	mov	r0, r3
 800371c:	f7ff feec 	bl	80034f8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003720:	f002 f92c 	bl	800597c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003724:	2301      	movs	r3, #1
}
 8003726:	4618      	mov	r0, r3
 8003728:	3710      	adds	r7, #16
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	e000ed04 	.word	0xe000ed04

08003734 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003734:	b580      	push	{r7, lr}
 8003736:	b08e      	sub	sp, #56	@ 0x38
 8003738:	af02      	add	r7, sp, #8
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	607a      	str	r2, [r7, #4]
 8003740:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d10b      	bne.n	8003760 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800374c:	f383 8811 	msr	BASEPRI, r3
 8003750:	f3bf 8f6f 	isb	sy
 8003754:	f3bf 8f4f 	dsb	sy
 8003758:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800375a:	bf00      	nop
 800375c:	bf00      	nop
 800375e:	e7fd      	b.n	800375c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d10b      	bne.n	800377e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800376a:	f383 8811 	msr	BASEPRI, r3
 800376e:	f3bf 8f6f 	isb	sy
 8003772:	f3bf 8f4f 	dsb	sy
 8003776:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003778:	bf00      	nop
 800377a:	bf00      	nop
 800377c:	e7fd      	b.n	800377a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d002      	beq.n	800378a <xQueueGenericCreateStatic+0x56>
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <xQueueGenericCreateStatic+0x5a>
 800378a:	2301      	movs	r3, #1
 800378c:	e000      	b.n	8003790 <xQueueGenericCreateStatic+0x5c>
 800378e:	2300      	movs	r3, #0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d10b      	bne.n	80037ac <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003798:	f383 8811 	msr	BASEPRI, r3
 800379c:	f3bf 8f6f 	isb	sy
 80037a0:	f3bf 8f4f 	dsb	sy
 80037a4:	623b      	str	r3, [r7, #32]
}
 80037a6:	bf00      	nop
 80037a8:	bf00      	nop
 80037aa:	e7fd      	b.n	80037a8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d102      	bne.n	80037b8 <xQueueGenericCreateStatic+0x84>
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d101      	bne.n	80037bc <xQueueGenericCreateStatic+0x88>
 80037b8:	2301      	movs	r3, #1
 80037ba:	e000      	b.n	80037be <xQueueGenericCreateStatic+0x8a>
 80037bc:	2300      	movs	r3, #0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d10b      	bne.n	80037da <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80037c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037c6:	f383 8811 	msr	BASEPRI, r3
 80037ca:	f3bf 8f6f 	isb	sy
 80037ce:	f3bf 8f4f 	dsb	sy
 80037d2:	61fb      	str	r3, [r7, #28]
}
 80037d4:	bf00      	nop
 80037d6:	bf00      	nop
 80037d8:	e7fd      	b.n	80037d6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80037da:	2354      	movs	r3, #84	@ 0x54
 80037dc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	2b54      	cmp	r3, #84	@ 0x54
 80037e2:	d00b      	beq.n	80037fc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80037e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037e8:	f383 8811 	msr	BASEPRI, r3
 80037ec:	f3bf 8f6f 	isb	sy
 80037f0:	f3bf 8f4f 	dsb	sy
 80037f4:	61bb      	str	r3, [r7, #24]
}
 80037f6:	bf00      	nop
 80037f8:	bf00      	nop
 80037fa:	e7fd      	b.n	80037f8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80037fc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00d      	beq.n	8003824 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003810:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003816:	9300      	str	r3, [sp, #0]
 8003818:	4613      	mov	r3, r2
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	68b9      	ldr	r1, [r7, #8]
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 f840 	bl	80038a4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003826:	4618      	mov	r0, r3
 8003828:	3730      	adds	r7, #48	@ 0x30
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}

0800382e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800382e:	b580      	push	{r7, lr}
 8003830:	b08a      	sub	sp, #40	@ 0x28
 8003832:	af02      	add	r7, sp, #8
 8003834:	60f8      	str	r0, [r7, #12]
 8003836:	60b9      	str	r1, [r7, #8]
 8003838:	4613      	mov	r3, r2
 800383a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d10b      	bne.n	800385a <xQueueGenericCreate+0x2c>
	__asm volatile
 8003842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003846:	f383 8811 	msr	BASEPRI, r3
 800384a:	f3bf 8f6f 	isb	sy
 800384e:	f3bf 8f4f 	dsb	sy
 8003852:	613b      	str	r3, [r7, #16]
}
 8003854:	bf00      	nop
 8003856:	bf00      	nop
 8003858:	e7fd      	b.n	8003856 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	68ba      	ldr	r2, [r7, #8]
 800385e:	fb02 f303 	mul.w	r3, r2, r3
 8003862:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	3354      	adds	r3, #84	@ 0x54
 8003868:	4618      	mov	r0, r3
 800386a:	f002 f977 	bl	8005b5c <pvPortMalloc>
 800386e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d011      	beq.n	800389a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	3354      	adds	r3, #84	@ 0x54
 800387e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003888:	79fa      	ldrb	r2, [r7, #7]
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	9300      	str	r3, [sp, #0]
 800388e:	4613      	mov	r3, r2
 8003890:	697a      	ldr	r2, [r7, #20]
 8003892:	68b9      	ldr	r1, [r7, #8]
 8003894:	68f8      	ldr	r0, [r7, #12]
 8003896:	f000 f805 	bl	80038a4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800389a:	69bb      	ldr	r3, [r7, #24]
	}
 800389c:	4618      	mov	r0, r3
 800389e:	3720      	adds	r7, #32
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
 80038b0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d103      	bne.n	80038c0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80038b8:	69bb      	ldr	r3, [r7, #24]
 80038ba:	69ba      	ldr	r2, [r7, #24]
 80038bc:	601a      	str	r2, [r3, #0]
 80038be:	e002      	b.n	80038c6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80038c6:	69bb      	ldr	r3, [r7, #24]
 80038c8:	68fa      	ldr	r2, [r7, #12]
 80038ca:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	68ba      	ldr	r2, [r7, #8]
 80038d0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80038d2:	2101      	movs	r1, #1
 80038d4:	69b8      	ldr	r0, [r7, #24]
 80038d6:	f7ff fec3 	bl	8003660 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	78fa      	ldrb	r2, [r7, #3]
 80038de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	2200      	movs	r2, #0
 80038e6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80038e8:	bf00      	nop
 80038ea:	3710      	adds	r7, #16
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b08e      	sub	sp, #56	@ 0x38
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	60f8      	str	r0, [r7, #12]
 80038f8:	60b9      	str	r1, [r7, #8]
 80038fa:	607a      	str	r2, [r7, #4]
 80038fc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80038fe:	2300      	movs	r3, #0
 8003900:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003908:	2b00      	cmp	r3, #0
 800390a:	d10b      	bne.n	8003924 <xQueueGenericSend+0x34>
	__asm volatile
 800390c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003910:	f383 8811 	msr	BASEPRI, r3
 8003914:	f3bf 8f6f 	isb	sy
 8003918:	f3bf 8f4f 	dsb	sy
 800391c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800391e:	bf00      	nop
 8003920:	bf00      	nop
 8003922:	e7fd      	b.n	8003920 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d103      	bne.n	8003932 <xQueueGenericSend+0x42>
 800392a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800392c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392e:	2b00      	cmp	r3, #0
 8003930:	d101      	bne.n	8003936 <xQueueGenericSend+0x46>
 8003932:	2301      	movs	r3, #1
 8003934:	e000      	b.n	8003938 <xQueueGenericSend+0x48>
 8003936:	2300      	movs	r3, #0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d10b      	bne.n	8003954 <xQueueGenericSend+0x64>
	__asm volatile
 800393c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003940:	f383 8811 	msr	BASEPRI, r3
 8003944:	f3bf 8f6f 	isb	sy
 8003948:	f3bf 8f4f 	dsb	sy
 800394c:	623b      	str	r3, [r7, #32]
}
 800394e:	bf00      	nop
 8003950:	bf00      	nop
 8003952:	e7fd      	b.n	8003950 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	2b02      	cmp	r3, #2
 8003958:	d103      	bne.n	8003962 <xQueueGenericSend+0x72>
 800395a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800395c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800395e:	2b01      	cmp	r3, #1
 8003960:	d101      	bne.n	8003966 <xQueueGenericSend+0x76>
 8003962:	2301      	movs	r3, #1
 8003964:	e000      	b.n	8003968 <xQueueGenericSend+0x78>
 8003966:	2300      	movs	r3, #0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d10b      	bne.n	8003984 <xQueueGenericSend+0x94>
	__asm volatile
 800396c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003970:	f383 8811 	msr	BASEPRI, r3
 8003974:	f3bf 8f6f 	isb	sy
 8003978:	f3bf 8f4f 	dsb	sy
 800397c:	61fb      	str	r3, [r7, #28]
}
 800397e:	bf00      	nop
 8003980:	bf00      	nop
 8003982:	e7fd      	b.n	8003980 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003984:	f001 fa5a 	bl	8004e3c <xTaskGetSchedulerState>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d102      	bne.n	8003994 <xQueueGenericSend+0xa4>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d101      	bne.n	8003998 <xQueueGenericSend+0xa8>
 8003994:	2301      	movs	r3, #1
 8003996:	e000      	b.n	800399a <xQueueGenericSend+0xaa>
 8003998:	2300      	movs	r3, #0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d10b      	bne.n	80039b6 <xQueueGenericSend+0xc6>
	__asm volatile
 800399e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039a2:	f383 8811 	msr	BASEPRI, r3
 80039a6:	f3bf 8f6f 	isb	sy
 80039aa:	f3bf 8f4f 	dsb	sy
 80039ae:	61bb      	str	r3, [r7, #24]
}
 80039b0:	bf00      	nop
 80039b2:	bf00      	nop
 80039b4:	e7fd      	b.n	80039b2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80039b6:	f001 ffaf 	bl	8005918 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80039ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d302      	bcc.n	80039cc <xQueueGenericSend+0xdc>
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d145      	bne.n	8003a58 <xQueueGenericSend+0x168>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80039cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80039d2:	683a      	ldr	r2, [r7, #0]
 80039d4:	68b9      	ldr	r1, [r7, #8]
 80039d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80039d8:	f000 fa40 	bl	8003e5c <prvCopyDataToQueue>
 80039dc:	62b8      	str	r0, [r7, #40]	@ 0x28

					if( pxQueue->pxQueueSetContainer != NULL )
 80039de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d014      	beq.n	8003a10 <xQueueGenericSend+0x120>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d102      	bne.n	80039f2 <xQueueGenericSend+0x102>
 80039ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d12e      	bne.n	8003a50 <xQueueGenericSend+0x160>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 80039f2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80039f4:	f000 fbae 	bl	8004154 <prvNotifyQueueSetContainer>
 80039f8:	4603      	mov	r3, r0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d028      	beq.n	8003a50 <xQueueGenericSend+0x160>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 80039fe:	4b4a      	ldr	r3, [pc, #296]	@ (8003b28 <xQueueGenericSend+0x238>)
 8003a00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a04:	601a      	str	r2, [r3, #0]
 8003a06:	f3bf 8f4f 	dsb	sy
 8003a0a:	f3bf 8f6f 	isb	sy
 8003a0e:	e01f      	b.n	8003a50 <xQueueGenericSend+0x160>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d010      	beq.n	8003a3a <xQueueGenericSend+0x14a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a1a:	3324      	adds	r3, #36	@ 0x24
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f001 f84d 	bl	8004abc <xTaskRemoveFromEventList>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d013      	beq.n	8003a50 <xQueueGenericSend+0x160>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 8003a28:	4b3f      	ldr	r3, [pc, #252]	@ (8003b28 <xQueueGenericSend+0x238>)
 8003a2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a2e:	601a      	str	r2, [r3, #0]
 8003a30:	f3bf 8f4f 	dsb	sy
 8003a34:	f3bf 8f6f 	isb	sy
 8003a38:	e00a      	b.n	8003a50 <xQueueGenericSend+0x160>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 8003a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d007      	beq.n	8003a50 <xQueueGenericSend+0x160>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 8003a40:	4b39      	ldr	r3, [pc, #228]	@ (8003b28 <xQueueGenericSend+0x238>)
 8003a42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a46:	601a      	str	r2, [r3, #0]
 8003a48:	f3bf 8f4f 	dsb	sy
 8003a4c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003a50:	f001 ff94 	bl	800597c <vPortExitCritical>
				return pdPASS;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e063      	b.n	8003b20 <xQueueGenericSend+0x230>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d103      	bne.n	8003a66 <xQueueGenericSend+0x176>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003a5e:	f001 ff8d 	bl	800597c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003a62:	2300      	movs	r3, #0
 8003a64:	e05c      	b.n	8003b20 <xQueueGenericSend+0x230>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d106      	bne.n	8003a7a <xQueueGenericSend+0x18a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003a6c:	f107 0310 	add.w	r3, r7, #16
 8003a70:	4618      	mov	r0, r3
 8003a72:	f001 f887 	bl	8004b84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003a76:	2301      	movs	r3, #1
 8003a78:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003a7a:	f001 ff7f 	bl	800597c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003a7e:	f000 fdd1 	bl	8004624 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003a82:	f001 ff49 	bl	8005918 <vPortEnterCritical>
 8003a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a8c:	b25b      	sxtb	r3, r3
 8003a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a92:	d103      	bne.n	8003a9c <xQueueGenericSend+0x1ac>
 8003a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003aa2:	b25b      	sxtb	r3, r3
 8003aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aa8:	d103      	bne.n	8003ab2 <xQueueGenericSend+0x1c2>
 8003aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ab2:	f001 ff63 	bl	800597c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003ab6:	1d3a      	adds	r2, r7, #4
 8003ab8:	f107 0310 	add.w	r3, r7, #16
 8003abc:	4611      	mov	r1, r2
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f001 f876 	bl	8004bb0 <xTaskCheckForTimeOut>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d124      	bne.n	8003b14 <xQueueGenericSend+0x224>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003aca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003acc:	f000 facb 	bl	8004066 <prvIsQueueFull>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d018      	beq.n	8003b08 <xQueueGenericSend+0x218>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad8:	3310      	adds	r3, #16
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	4611      	mov	r1, r2
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f000 ff9a 	bl	8004a18 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003ae4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ae6:	f000 fa49 	bl	8003f7c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003aea:	f000 fda9 	bl	8004640 <xTaskResumeAll>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f47f af60 	bne.w	80039b6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003af6:	4b0c      	ldr	r3, [pc, #48]	@ (8003b28 <xQueueGenericSend+0x238>)
 8003af8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003afc:	601a      	str	r2, [r3, #0]
 8003afe:	f3bf 8f4f 	dsb	sy
 8003b02:	f3bf 8f6f 	isb	sy
 8003b06:	e756      	b.n	80039b6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003b08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003b0a:	f000 fa37 	bl	8003f7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003b0e:	f000 fd97 	bl	8004640 <xTaskResumeAll>
 8003b12:	e750      	b.n	80039b6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003b14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003b16:	f000 fa31 	bl	8003f7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003b1a:	f000 fd91 	bl	8004640 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003b1e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3738      	adds	r7, #56	@ 0x38
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	e000ed04 	.word	0xe000ed04

08003b2c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b090      	sub	sp, #64	@ 0x40
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	607a      	str	r2, [r7, #4]
 8003b38:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d10b      	bne.n	8003b5c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b48:	f383 8811 	msr	BASEPRI, r3
 8003b4c:	f3bf 8f6f 	isb	sy
 8003b50:	f3bf 8f4f 	dsb	sy
 8003b54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003b56:	bf00      	nop
 8003b58:	bf00      	nop
 8003b5a:	e7fd      	b.n	8003b58 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d103      	bne.n	8003b6a <xQueueGenericSendFromISR+0x3e>
 8003b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d101      	bne.n	8003b6e <xQueueGenericSendFromISR+0x42>
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e000      	b.n	8003b70 <xQueueGenericSendFromISR+0x44>
 8003b6e:	2300      	movs	r3, #0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d10b      	bne.n	8003b8c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b78:	f383 8811 	msr	BASEPRI, r3
 8003b7c:	f3bf 8f6f 	isb	sy
 8003b80:	f3bf 8f4f 	dsb	sy
 8003b84:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003b86:	bf00      	nop
 8003b88:	bf00      	nop
 8003b8a:	e7fd      	b.n	8003b88 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d103      	bne.n	8003b9a <xQueueGenericSendFromISR+0x6e>
 8003b92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d101      	bne.n	8003b9e <xQueueGenericSendFromISR+0x72>
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e000      	b.n	8003ba0 <xQueueGenericSendFromISR+0x74>
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d10b      	bne.n	8003bbc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ba8:	f383 8811 	msr	BASEPRI, r3
 8003bac:	f3bf 8f6f 	isb	sy
 8003bb0:	f3bf 8f4f 	dsb	sy
 8003bb4:	623b      	str	r3, [r7, #32]
}
 8003bb6:	bf00      	nop
 8003bb8:	bf00      	nop
 8003bba:	e7fd      	b.n	8003bb8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003bbc:	f001 ff8c 	bl	8005ad8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003bc0:	f3ef 8211 	mrs	r2, BASEPRI
 8003bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bc8:	f383 8811 	msr	BASEPRI, r3
 8003bcc:	f3bf 8f6f 	isb	sy
 8003bd0:	f3bf 8f4f 	dsb	sy
 8003bd4:	61fa      	str	r2, [r7, #28]
 8003bd6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003bd8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003bda:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bde:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d302      	bcc.n	8003bee <xQueueGenericSendFromISR+0xc2>
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d146      	bne.n	8003c7c <xQueueGenericSendFromISR+0x150>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bf0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003bf4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003bfe:	683a      	ldr	r2, [r7, #0]
 8003c00:	68b9      	ldr	r1, [r7, #8]
 8003c02:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003c04:	f000 f92a 	bl	8003e5c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003c08:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c10:	d129      	bne.n	8003c66 <xQueueGenericSendFromISR+0x13a>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8003c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d012      	beq.n	8003c40 <xQueueGenericSendFromISR+0x114>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d102      	bne.n	8003c26 <xQueueGenericSendFromISR+0xfa>
 8003c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d127      	bne.n	8003c76 <xQueueGenericSendFromISR+0x14a>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003c26:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003c28:	f000 fa94 	bl	8004154 <prvNotifyQueueSetContainer>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d021      	beq.n	8003c76 <xQueueGenericSendFromISR+0x14a>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d01e      	beq.n	8003c76 <xQueueGenericSendFromISR+0x14a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	601a      	str	r2, [r3, #0]
 8003c3e:	e01a      	b.n	8003c76 <xQueueGenericSendFromISR+0x14a>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d016      	beq.n	8003c76 <xQueueGenericSendFromISR+0x14a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c4a:	3324      	adds	r3, #36	@ 0x24
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f000 ff35 	bl	8004abc <xTaskRemoveFromEventList>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d00e      	beq.n	8003c76 <xQueueGenericSendFromISR+0x14a>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00b      	beq.n	8003c76 <xQueueGenericSendFromISR+0x14a>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2201      	movs	r2, #1
 8003c62:	601a      	str	r2, [r3, #0]
 8003c64:	e007      	b.n	8003c76 <xQueueGenericSendFromISR+0x14a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003c66:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	b25a      	sxtb	r2, r3
 8003c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003c76:	2301      	movs	r3, #1
 8003c78:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003c7a:	e001      	b.n	8003c80 <xQueueGenericSendFromISR+0x154>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c82:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003c8a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003c8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3740      	adds	r7, #64	@ 0x40
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
	...

08003c98 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b08c      	sub	sp, #48	@ 0x30
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10b      	bne.n	8003cca <xQueueReceive+0x32>
	__asm volatile
 8003cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cb6:	f383 8811 	msr	BASEPRI, r3
 8003cba:	f3bf 8f6f 	isb	sy
 8003cbe:	f3bf 8f4f 	dsb	sy
 8003cc2:	623b      	str	r3, [r7, #32]
}
 8003cc4:	bf00      	nop
 8003cc6:	bf00      	nop
 8003cc8:	e7fd      	b.n	8003cc6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d103      	bne.n	8003cd8 <xQueueReceive+0x40>
 8003cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d101      	bne.n	8003cdc <xQueueReceive+0x44>
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e000      	b.n	8003cde <xQueueReceive+0x46>
 8003cdc:	2300      	movs	r3, #0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d10b      	bne.n	8003cfa <xQueueReceive+0x62>
	__asm volatile
 8003ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ce6:	f383 8811 	msr	BASEPRI, r3
 8003cea:	f3bf 8f6f 	isb	sy
 8003cee:	f3bf 8f4f 	dsb	sy
 8003cf2:	61fb      	str	r3, [r7, #28]
}
 8003cf4:	bf00      	nop
 8003cf6:	bf00      	nop
 8003cf8:	e7fd      	b.n	8003cf6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003cfa:	f001 f89f 	bl	8004e3c <xTaskGetSchedulerState>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d102      	bne.n	8003d0a <xQueueReceive+0x72>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <xQueueReceive+0x76>
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e000      	b.n	8003d10 <xQueueReceive+0x78>
 8003d0e:	2300      	movs	r3, #0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d10b      	bne.n	8003d2c <xQueueReceive+0x94>
	__asm volatile
 8003d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d18:	f383 8811 	msr	BASEPRI, r3
 8003d1c:	f3bf 8f6f 	isb	sy
 8003d20:	f3bf 8f4f 	dsb	sy
 8003d24:	61bb      	str	r3, [r7, #24]
}
 8003d26:	bf00      	nop
 8003d28:	bf00      	nop
 8003d2a:	e7fd      	b.n	8003d28 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003d2c:	f001 fdf4 	bl	8005918 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d34:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d01f      	beq.n	8003d7c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003d3c:	68b9      	ldr	r1, [r7, #8]
 8003d3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003d40:	f000 f8f6 	bl	8003f30 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d46:	1e5a      	subs	r2, r3, #1
 8003d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d4a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00f      	beq.n	8003d74 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d56:	3310      	adds	r3, #16
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f000 feaf 	bl	8004abc <xTaskRemoveFromEventList>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d007      	beq.n	8003d74 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003d64:	4b3c      	ldr	r3, [pc, #240]	@ (8003e58 <xQueueReceive+0x1c0>)
 8003d66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d6a:	601a      	str	r2, [r3, #0]
 8003d6c:	f3bf 8f4f 	dsb	sy
 8003d70:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003d74:	f001 fe02 	bl	800597c <vPortExitCritical>
				return pdPASS;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e069      	b.n	8003e50 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d103      	bne.n	8003d8a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003d82:	f001 fdfb 	bl	800597c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003d86:	2300      	movs	r3, #0
 8003d88:	e062      	b.n	8003e50 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d106      	bne.n	8003d9e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003d90:	f107 0310 	add.w	r3, r7, #16
 8003d94:	4618      	mov	r0, r3
 8003d96:	f000 fef5 	bl	8004b84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003d9e:	f001 fded 	bl	800597c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003da2:	f000 fc3f 	bl	8004624 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003da6:	f001 fdb7 	bl	8005918 <vPortEnterCritical>
 8003daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003db0:	b25b      	sxtb	r3, r3
 8003db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db6:	d103      	bne.n	8003dc0 <xQueueReceive+0x128>
 8003db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003dc6:	b25b      	sxtb	r3, r3
 8003dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dcc:	d103      	bne.n	8003dd6 <xQueueReceive+0x13e>
 8003dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003dd6:	f001 fdd1 	bl	800597c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003dda:	1d3a      	adds	r2, r7, #4
 8003ddc:	f107 0310 	add.w	r3, r7, #16
 8003de0:	4611      	mov	r1, r2
 8003de2:	4618      	mov	r0, r3
 8003de4:	f000 fee4 	bl	8004bb0 <xTaskCheckForTimeOut>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d123      	bne.n	8003e36 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003dee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003df0:	f000 f923 	bl	800403a <prvIsQueueEmpty>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d017      	beq.n	8003e2a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dfc:	3324      	adds	r3, #36	@ 0x24
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	4611      	mov	r1, r2
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 fe08 	bl	8004a18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003e08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003e0a:	f000 f8b7 	bl	8003f7c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003e0e:	f000 fc17 	bl	8004640 <xTaskResumeAll>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d189      	bne.n	8003d2c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003e18:	4b0f      	ldr	r3, [pc, #60]	@ (8003e58 <xQueueReceive+0x1c0>)
 8003e1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e1e:	601a      	str	r2, [r3, #0]
 8003e20:	f3bf 8f4f 	dsb	sy
 8003e24:	f3bf 8f6f 	isb	sy
 8003e28:	e780      	b.n	8003d2c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003e2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003e2c:	f000 f8a6 	bl	8003f7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003e30:	f000 fc06 	bl	8004640 <xTaskResumeAll>
 8003e34:	e77a      	b.n	8003d2c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003e36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003e38:	f000 f8a0 	bl	8003f7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003e3c:	f000 fc00 	bl	8004640 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003e40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003e42:	f000 f8fa 	bl	800403a <prvIsQueueEmpty>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	f43f af6f 	beq.w	8003d2c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003e4e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3730      	adds	r7, #48	@ 0x30
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	e000ed04 	.word	0xe000ed04

08003e5c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b086      	sub	sp, #24
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	60b9      	str	r1, [r7, #8]
 8003e66:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e70:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d10d      	bne.n	8003e96 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d14d      	bne.n	8003f1e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	4618      	mov	r0, r3
 8003e88:	f000 fff6 	bl	8004e78 <xTaskPriorityDisinherit>
 8003e8c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	609a      	str	r2, [r3, #8]
 8003e94:	e043      	b.n	8003f1e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d119      	bne.n	8003ed0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6858      	ldr	r0, [r3, #4]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	68b9      	ldr	r1, [r7, #8]
 8003ea8:	f002 fe69 	bl	8006b7e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	685a      	ldr	r2, [r3, #4]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb4:	441a      	add	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	685a      	ldr	r2, [r3, #4]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d32b      	bcc.n	8003f1e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	605a      	str	r2, [r3, #4]
 8003ece:	e026      	b.n	8003f1e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	68d8      	ldr	r0, [r3, #12]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed8:	461a      	mov	r2, r3
 8003eda:	68b9      	ldr	r1, [r7, #8]
 8003edc:	f002 fe4f 	bl	8006b7e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	68da      	ldr	r2, [r3, #12]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee8:	425b      	negs	r3, r3
 8003eea:	441a      	add	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	68da      	ldr	r2, [r3, #12]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d207      	bcs.n	8003f0c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	689a      	ldr	r2, [r3, #8]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f04:	425b      	negs	r3, r3
 8003f06:	441a      	add	r2, r3
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d105      	bne.n	8003f1e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d002      	beq.n	8003f1e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	1c5a      	adds	r2, r3, #1
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003f26:	697b      	ldr	r3, [r7, #20]
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3718      	adds	r7, #24
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b082      	sub	sp, #8
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d018      	beq.n	8003f74 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	68da      	ldr	r2, [r3, #12]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f4a:	441a      	add	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	68da      	ldr	r2, [r3, #12]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d303      	bcc.n	8003f64 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	68d9      	ldr	r1, [r3, #12]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	6838      	ldr	r0, [r7, #0]
 8003f70:	f002 fe05 	bl	8006b7e <memcpy>
	}
}
 8003f74:	bf00      	nop
 8003f76:	3708      	adds	r7, #8
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003f84:	f001 fcc8 	bl	8005918 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003f8e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003f90:	e01e      	b.n	8003fd0 <prvUnlockQueue+0x54>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d008      	beq.n	8003fac <prvUnlockQueue+0x30>
				{
					if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 f8da 	bl	8004154 <prvNotifyQueueSetContainer>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d010      	beq.n	8003fc8 <prvUnlockQueue+0x4c>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 8003fa6:	f000 fe67 	bl	8004c78 <vTaskMissedYield>
 8003faa:	e00d      	b.n	8003fc8 <prvUnlockQueue+0x4c>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d012      	beq.n	8003fda <prvUnlockQueue+0x5e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3324      	adds	r3, #36	@ 0x24
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f000 fd7f 	bl	8004abc <xTaskRemoveFromEventList>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d001      	beq.n	8003fc8 <prvUnlockQueue+0x4c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 8003fc4:	f000 fe58 	bl	8004c78 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003fc8:	7bfb      	ldrb	r3, [r7, #15]
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003fd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	dcdc      	bgt.n	8003f92 <prvUnlockQueue+0x16>
 8003fd8:	e000      	b.n	8003fdc <prvUnlockQueue+0x60>
						break;
 8003fda:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	22ff      	movs	r2, #255	@ 0xff
 8003fe0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003fe4:	f001 fcca 	bl	800597c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003fe8:	f001 fc96 	bl	8005918 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003ff2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ff4:	e011      	b.n	800401a <prvUnlockQueue+0x9e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	691b      	ldr	r3, [r3, #16]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d012      	beq.n	8004024 <prvUnlockQueue+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	3310      	adds	r3, #16
 8004002:	4618      	mov	r0, r3
 8004004:	f000 fd5a 	bl	8004abc <xTaskRemoveFromEventList>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d001      	beq.n	8004012 <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
 800400e:	f000 fe33 	bl	8004c78 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004012:	7bbb      	ldrb	r3, [r7, #14]
 8004014:	3b01      	subs	r3, #1
 8004016:	b2db      	uxtb	r3, r3
 8004018:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800401a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800401e:	2b00      	cmp	r3, #0
 8004020:	dce9      	bgt.n	8003ff6 <prvUnlockQueue+0x7a>
 8004022:	e000      	b.n	8004026 <prvUnlockQueue+0xaa>
			}
			else
			{
				break;
 8004024:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	22ff      	movs	r2, #255	@ 0xff
 800402a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800402e:	f001 fca5 	bl	800597c <vPortExitCritical>
}
 8004032:	bf00      	nop
 8004034:	3710      	adds	r7, #16
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}

0800403a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800403a:	b580      	push	{r7, lr}
 800403c:	b084      	sub	sp, #16
 800403e:	af00      	add	r7, sp, #0
 8004040:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004042:	f001 fc69 	bl	8005918 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800404a:	2b00      	cmp	r3, #0
 800404c:	d102      	bne.n	8004054 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800404e:	2301      	movs	r3, #1
 8004050:	60fb      	str	r3, [r7, #12]
 8004052:	e001      	b.n	8004058 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004054:	2300      	movs	r3, #0
 8004056:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004058:	f001 fc90 	bl	800597c <vPortExitCritical>

	return xReturn;
 800405c:	68fb      	ldr	r3, [r7, #12]
}
 800405e:	4618      	mov	r0, r3
 8004060:	3710      	adds	r7, #16
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b084      	sub	sp, #16
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800406e:	f001 fc53 	bl	8005918 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800407a:	429a      	cmp	r2, r3
 800407c:	d102      	bne.n	8004084 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800407e:	2301      	movs	r3, #1
 8004080:	60fb      	str	r3, [r7, #12]
 8004082:	e001      	b.n	8004088 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004084:	2300      	movs	r3, #0
 8004086:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004088:	f001 fc78 	bl	800597c <vPortExitCritical>

	return xReturn;
 800408c:	68fb      	ldr	r3, [r7, #12]
}
 800408e:	4618      	mov	r0, r3
 8004090:	3710      	adds	r7, #16
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
	...

08004098 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004098:	b480      	push	{r7}
 800409a:	b085      	sub	sp, #20
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80040a2:	2300      	movs	r3, #0
 80040a4:	60fb      	str	r3, [r7, #12]
 80040a6:	e014      	b.n	80040d2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80040a8:	4a0f      	ldr	r2, [pc, #60]	@ (80040e8 <vQueueAddToRegistry+0x50>)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d10b      	bne.n	80040cc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80040b4:	490c      	ldr	r1, [pc, #48]	@ (80040e8 <vQueueAddToRegistry+0x50>)
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80040be:	4a0a      	ldr	r2, [pc, #40]	@ (80040e8 <vQueueAddToRegistry+0x50>)
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	00db      	lsls	r3, r3, #3
 80040c4:	4413      	add	r3, r2
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80040ca:	e006      	b.n	80040da <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	3301      	adds	r3, #1
 80040d0:	60fb      	str	r3, [r7, #12]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2b07      	cmp	r3, #7
 80040d6:	d9e7      	bls.n	80040a8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80040d8:	bf00      	nop
 80040da:	bf00      	nop
 80040dc:	3714      	adds	r7, #20
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop
 80040e8:	200009b4 	.word	0x200009b4

080040ec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b086      	sub	sp, #24
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80040fc:	f001 fc0c 	bl	8005918 <vPortEnterCritical>
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004106:	b25b      	sxtb	r3, r3
 8004108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800410c:	d103      	bne.n	8004116 <vQueueWaitForMessageRestricted+0x2a>
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	2200      	movs	r2, #0
 8004112:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800411c:	b25b      	sxtb	r3, r3
 800411e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004122:	d103      	bne.n	800412c <vQueueWaitForMessageRestricted+0x40>
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	2200      	movs	r2, #0
 8004128:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800412c:	f001 fc26 	bl	800597c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004134:	2b00      	cmp	r3, #0
 8004136:	d106      	bne.n	8004146 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	3324      	adds	r3, #36	@ 0x24
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	68b9      	ldr	r1, [r7, #8]
 8004140:	4618      	mov	r0, r3
 8004142:	f000 fc8f 	bl	8004a64 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004146:	6978      	ldr	r0, [r7, #20]
 8004148:	f7ff ff18 	bl	8003f7c <prvUnlockQueue>
	}
 800414c:	bf00      	nop
 800414e:	3718      	adds	r7, #24
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}

08004154 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
	{
 8004154:	b580      	push	{r7, lr}
 8004156:	b088      	sub	sp, #32
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004160:	61bb      	str	r3, [r7, #24]
	BaseType_t xReturn = pdFALSE;
 8004162:	2300      	movs	r3, #0
 8004164:	61fb      	str	r3, [r7, #28]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10b      	bne.n	8004184 <prvNotifyQueueSetContainer+0x30>
	__asm volatile
 800416c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004170:	f383 8811 	msr	BASEPRI, r3
 8004174:	f3bf 8f6f 	isb	sy
 8004178:	f3bf 8f4f 	dsb	sy
 800417c:	613b      	str	r3, [r7, #16]
}
 800417e:	bf00      	nop
 8004180:	bf00      	nop
 8004182:	e7fd      	b.n	8004180 <prvNotifyQueueSetContainer+0x2c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800418c:	429a      	cmp	r2, r3
 800418e:	d30b      	bcc.n	80041a8 <prvNotifyQueueSetContainer+0x54>
	__asm volatile
 8004190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004194:	f383 8811 	msr	BASEPRI, r3
 8004198:	f3bf 8f6f 	isb	sy
 800419c:	f3bf 8f4f 	dsb	sy
 80041a0:	60fb      	str	r3, [r7, #12]
}
 80041a2:	bf00      	nop
 80041a4:	bf00      	nop
 80041a6:	e7fd      	b.n	80041a4 <prvNotifyQueueSetContainer+0x50>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 80041a8:	69bb      	ldr	r3, [r7, #24]
 80041aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d225      	bcs.n	8004200 <prvNotifyQueueSetContainer+0xac>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 80041b4:	69bb      	ldr	r3, [r7, #24]
 80041b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80041ba:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 80041bc:	1d3b      	adds	r3, r7, #4
 80041be:	2200      	movs	r2, #0
 80041c0:	4619      	mov	r1, r3
 80041c2:	69b8      	ldr	r0, [r7, #24]
 80041c4:	f7ff fe4a 	bl	8003e5c <prvCopyDataToQueue>
 80041c8:	61f8      	str	r0, [r7, #28]

			if( cTxLock == queueUNLOCKED )
 80041ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80041ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d2:	d10e      	bne.n	80041f2 <prvNotifyQueueSetContainer+0x9e>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 80041d4:	69bb      	ldr	r3, [r7, #24]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d011      	beq.n	8004200 <prvNotifyQueueSetContainer+0xac>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 80041dc:	69bb      	ldr	r3, [r7, #24]
 80041de:	3324      	adds	r3, #36	@ 0x24
 80041e0:	4618      	mov	r0, r3
 80041e2:	f000 fc6b 	bl	8004abc <xTaskRemoveFromEventList>
 80041e6:	4603      	mov	r3, r0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d009      	beq.n	8004200 <prvNotifyQueueSetContainer+0xac>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 80041ec:	2301      	movs	r3, #1
 80041ee:	61fb      	str	r3, [r7, #28]
 80041f0:	e006      	b.n	8004200 <prvNotifyQueueSetContainer+0xac>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80041f2:	7dfb      	ldrb	r3, [r7, #23]
 80041f4:	3301      	adds	r3, #1
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	b25a      	sxtb	r2, r3
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004200:	69fb      	ldr	r3, [r7, #28]
	}
 8004202:	4618      	mov	r0, r3
 8004204:	3720      	adds	r7, #32
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}

0800420a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800420a:	b580      	push	{r7, lr}
 800420c:	b08e      	sub	sp, #56	@ 0x38
 800420e:	af04      	add	r7, sp, #16
 8004210:	60f8      	str	r0, [r7, #12]
 8004212:	60b9      	str	r1, [r7, #8]
 8004214:	607a      	str	r2, [r7, #4]
 8004216:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800421a:	2b00      	cmp	r3, #0
 800421c:	d10b      	bne.n	8004236 <xTaskCreateStatic+0x2c>
	__asm volatile
 800421e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004222:	f383 8811 	msr	BASEPRI, r3
 8004226:	f3bf 8f6f 	isb	sy
 800422a:	f3bf 8f4f 	dsb	sy
 800422e:	623b      	str	r3, [r7, #32]
}
 8004230:	bf00      	nop
 8004232:	bf00      	nop
 8004234:	e7fd      	b.n	8004232 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004238:	2b00      	cmp	r3, #0
 800423a:	d10b      	bne.n	8004254 <xTaskCreateStatic+0x4a>
	__asm volatile
 800423c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004240:	f383 8811 	msr	BASEPRI, r3
 8004244:	f3bf 8f6f 	isb	sy
 8004248:	f3bf 8f4f 	dsb	sy
 800424c:	61fb      	str	r3, [r7, #28]
}
 800424e:	bf00      	nop
 8004250:	bf00      	nop
 8004252:	e7fd      	b.n	8004250 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004254:	235c      	movs	r3, #92	@ 0x5c
 8004256:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	2b5c      	cmp	r3, #92	@ 0x5c
 800425c:	d00b      	beq.n	8004276 <xTaskCreateStatic+0x6c>
	__asm volatile
 800425e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004262:	f383 8811 	msr	BASEPRI, r3
 8004266:	f3bf 8f6f 	isb	sy
 800426a:	f3bf 8f4f 	dsb	sy
 800426e:	61bb      	str	r3, [r7, #24]
}
 8004270:	bf00      	nop
 8004272:	bf00      	nop
 8004274:	e7fd      	b.n	8004272 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004276:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800427a:	2b00      	cmp	r3, #0
 800427c:	d01e      	beq.n	80042bc <xTaskCreateStatic+0xb2>
 800427e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004280:	2b00      	cmp	r3, #0
 8004282:	d01b      	beq.n	80042bc <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004286:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800428c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800428e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004290:	2202      	movs	r2, #2
 8004292:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004296:	2300      	movs	r3, #0
 8004298:	9303      	str	r3, [sp, #12]
 800429a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800429c:	9302      	str	r3, [sp, #8]
 800429e:	f107 0314 	add.w	r3, r7, #20
 80042a2:	9301      	str	r3, [sp, #4]
 80042a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042a6:	9300      	str	r3, [sp, #0]
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	687a      	ldr	r2, [r7, #4]
 80042ac:	68b9      	ldr	r1, [r7, #8]
 80042ae:	68f8      	ldr	r0, [r7, #12]
 80042b0:	f000 f850 	bl	8004354 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80042b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80042b6:	f000 f8dd 	bl	8004474 <prvAddNewTaskToReadyList>
 80042ba:	e001      	b.n	80042c0 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80042bc:	2300      	movs	r3, #0
 80042be:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80042c0:	697b      	ldr	r3, [r7, #20]
	}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3728      	adds	r7, #40	@ 0x28
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80042ca:	b580      	push	{r7, lr}
 80042cc:	b08c      	sub	sp, #48	@ 0x30
 80042ce:	af04      	add	r7, sp, #16
 80042d0:	60f8      	str	r0, [r7, #12]
 80042d2:	60b9      	str	r1, [r7, #8]
 80042d4:	603b      	str	r3, [r7, #0]
 80042d6:	4613      	mov	r3, r2
 80042d8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80042da:	88fb      	ldrh	r3, [r7, #6]
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	4618      	mov	r0, r3
 80042e0:	f001 fc3c 	bl	8005b5c <pvPortMalloc>
 80042e4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d00e      	beq.n	800430a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80042ec:	205c      	movs	r0, #92	@ 0x5c
 80042ee:	f001 fc35 	bl	8005b5c <pvPortMalloc>
 80042f2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d003      	beq.n	8004302 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	697a      	ldr	r2, [r7, #20]
 80042fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8004300:	e005      	b.n	800430e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004302:	6978      	ldr	r0, [r7, #20]
 8004304:	f001 fcf8 	bl	8005cf8 <vPortFree>
 8004308:	e001      	b.n	800430e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800430a:	2300      	movs	r3, #0
 800430c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d017      	beq.n	8004344 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800431c:	88fa      	ldrh	r2, [r7, #6]
 800431e:	2300      	movs	r3, #0
 8004320:	9303      	str	r3, [sp, #12]
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	9302      	str	r3, [sp, #8]
 8004326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004328:	9301      	str	r3, [sp, #4]
 800432a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800432c:	9300      	str	r3, [sp, #0]
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	68b9      	ldr	r1, [r7, #8]
 8004332:	68f8      	ldr	r0, [r7, #12]
 8004334:	f000 f80e 	bl	8004354 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004338:	69f8      	ldr	r0, [r7, #28]
 800433a:	f000 f89b 	bl	8004474 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800433e:	2301      	movs	r3, #1
 8004340:	61bb      	str	r3, [r7, #24]
 8004342:	e002      	b.n	800434a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004344:	f04f 33ff 	mov.w	r3, #4294967295
 8004348:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800434a:	69bb      	ldr	r3, [r7, #24]
	}
 800434c:	4618      	mov	r0, r3
 800434e:	3720      	adds	r7, #32
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b088      	sub	sp, #32
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	607a      	str	r2, [r7, #4]
 8004360:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004364:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	461a      	mov	r2, r3
 800436c:	21a5      	movs	r1, #165	@ 0xa5
 800436e:	f002 fb86 	bl	8006a7e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004374:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800437c:	3b01      	subs	r3, #1
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	4413      	add	r3, r2
 8004382:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004384:	69bb      	ldr	r3, [r7, #24]
 8004386:	f023 0307 	bic.w	r3, r3, #7
 800438a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	f003 0307 	and.w	r3, r3, #7
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00b      	beq.n	80043ae <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800439a:	f383 8811 	msr	BASEPRI, r3
 800439e:	f3bf 8f6f 	isb	sy
 80043a2:	f3bf 8f4f 	dsb	sy
 80043a6:	617b      	str	r3, [r7, #20]
}
 80043a8:	bf00      	nop
 80043aa:	bf00      	nop
 80043ac:	e7fd      	b.n	80043aa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d01f      	beq.n	80043f4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80043b4:	2300      	movs	r3, #0
 80043b6:	61fb      	str	r3, [r7, #28]
 80043b8:	e012      	b.n	80043e0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80043ba:	68ba      	ldr	r2, [r7, #8]
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	4413      	add	r3, r2
 80043c0:	7819      	ldrb	r1, [r3, #0]
 80043c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	4413      	add	r3, r2
 80043c8:	3334      	adds	r3, #52	@ 0x34
 80043ca:	460a      	mov	r2, r1
 80043cc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80043ce:	68ba      	ldr	r2, [r7, #8]
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	4413      	add	r3, r2
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d006      	beq.n	80043e8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80043da:	69fb      	ldr	r3, [r7, #28]
 80043dc:	3301      	adds	r3, #1
 80043de:	61fb      	str	r3, [r7, #28]
 80043e0:	69fb      	ldr	r3, [r7, #28]
 80043e2:	2b0f      	cmp	r3, #15
 80043e4:	d9e9      	bls.n	80043ba <prvInitialiseNewTask+0x66>
 80043e6:	e000      	b.n	80043ea <prvInitialiseNewTask+0x96>
			{
				break;
 80043e8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80043ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043f2:	e003      	b.n	80043fc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80043f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f6:	2200      	movs	r2, #0
 80043f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80043fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043fe:	2b37      	cmp	r3, #55	@ 0x37
 8004400:	d901      	bls.n	8004406 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004402:	2337      	movs	r3, #55	@ 0x37
 8004404:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004408:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800440a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800440c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800440e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004410:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004414:	2200      	movs	r2, #0
 8004416:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800441a:	3304      	adds	r3, #4
 800441c:	4618      	mov	r0, r3
 800441e:	f7ff f88b 	bl	8003538 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004424:	3318      	adds	r3, #24
 8004426:	4618      	mov	r0, r3
 8004428:	f7ff f886 	bl	8003538 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800442c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800442e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004430:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004434:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800443a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800443c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800443e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004440:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004444:	2200      	movs	r2, #0
 8004446:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800444a:	2200      	movs	r2, #0
 800444c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004450:	683a      	ldr	r2, [r7, #0]
 8004452:	68f9      	ldr	r1, [r7, #12]
 8004454:	69b8      	ldr	r0, [r7, #24]
 8004456:	f001 f92d 	bl	80056b4 <pxPortInitialiseStack>
 800445a:	4602      	mov	r2, r0
 800445c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800445e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004462:	2b00      	cmp	r3, #0
 8004464:	d002      	beq.n	800446c <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004468:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800446a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800446c:	bf00      	nop
 800446e:	3720      	adds	r7, #32
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}

08004474 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800447c:	f001 fa4c 	bl	8005918 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004480:	4b2d      	ldr	r3, [pc, #180]	@ (8004538 <prvAddNewTaskToReadyList+0xc4>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	3301      	adds	r3, #1
 8004486:	4a2c      	ldr	r2, [pc, #176]	@ (8004538 <prvAddNewTaskToReadyList+0xc4>)
 8004488:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800448a:	4b2c      	ldr	r3, [pc, #176]	@ (800453c <prvAddNewTaskToReadyList+0xc8>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d109      	bne.n	80044a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004492:	4a2a      	ldr	r2, [pc, #168]	@ (800453c <prvAddNewTaskToReadyList+0xc8>)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004498:	4b27      	ldr	r3, [pc, #156]	@ (8004538 <prvAddNewTaskToReadyList+0xc4>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d110      	bne.n	80044c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80044a0:	f000 fc0e 	bl	8004cc0 <prvInitialiseTaskLists>
 80044a4:	e00d      	b.n	80044c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80044a6:	4b26      	ldr	r3, [pc, #152]	@ (8004540 <prvAddNewTaskToReadyList+0xcc>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d109      	bne.n	80044c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80044ae:	4b23      	ldr	r3, [pc, #140]	@ (800453c <prvAddNewTaskToReadyList+0xc8>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d802      	bhi.n	80044c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80044bc:	4a1f      	ldr	r2, [pc, #124]	@ (800453c <prvAddNewTaskToReadyList+0xc8>)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80044c2:	4b20      	ldr	r3, [pc, #128]	@ (8004544 <prvAddNewTaskToReadyList+0xd0>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	3301      	adds	r3, #1
 80044c8:	4a1e      	ldr	r2, [pc, #120]	@ (8004544 <prvAddNewTaskToReadyList+0xd0>)
 80044ca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80044cc:	4b1d      	ldr	r3, [pc, #116]	@ (8004544 <prvAddNewTaskToReadyList+0xd0>)
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044d8:	4b1b      	ldr	r3, [pc, #108]	@ (8004548 <prvAddNewTaskToReadyList+0xd4>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	429a      	cmp	r2, r3
 80044de:	d903      	bls.n	80044e8 <prvAddNewTaskToReadyList+0x74>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e4:	4a18      	ldr	r2, [pc, #96]	@ (8004548 <prvAddNewTaskToReadyList+0xd4>)
 80044e6:	6013      	str	r3, [r2, #0]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044ec:	4613      	mov	r3, r2
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	4413      	add	r3, r2
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	4a15      	ldr	r2, [pc, #84]	@ (800454c <prvAddNewTaskToReadyList+0xd8>)
 80044f6:	441a      	add	r2, r3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	3304      	adds	r3, #4
 80044fc:	4619      	mov	r1, r3
 80044fe:	4610      	mov	r0, r2
 8004500:	f7ff f827 	bl	8003552 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004504:	f001 fa3a 	bl	800597c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004508:	4b0d      	ldr	r3, [pc, #52]	@ (8004540 <prvAddNewTaskToReadyList+0xcc>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d00e      	beq.n	800452e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004510:	4b0a      	ldr	r3, [pc, #40]	@ (800453c <prvAddNewTaskToReadyList+0xc8>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800451a:	429a      	cmp	r2, r3
 800451c:	d207      	bcs.n	800452e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800451e:	4b0c      	ldr	r3, [pc, #48]	@ (8004550 <prvAddNewTaskToReadyList+0xdc>)
 8004520:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004524:	601a      	str	r2, [r3, #0]
 8004526:	f3bf 8f4f 	dsb	sy
 800452a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800452e:	bf00      	nop
 8004530:	3708      	adds	r7, #8
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	20000ec8 	.word	0x20000ec8
 800453c:	200009f4 	.word	0x200009f4
 8004540:	20000ed4 	.word	0x20000ed4
 8004544:	20000ee4 	.word	0x20000ee4
 8004548:	20000ed0 	.word	0x20000ed0
 800454c:	200009f8 	.word	0x200009f8
 8004550:	e000ed04 	.word	0xe000ed04

08004554 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b08a      	sub	sp, #40	@ 0x28
 8004558:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800455a:	2300      	movs	r3, #0
 800455c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800455e:	2300      	movs	r3, #0
 8004560:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004562:	463a      	mov	r2, r7
 8004564:	1d39      	adds	r1, r7, #4
 8004566:	f107 0308 	add.w	r3, r7, #8
 800456a:	4618      	mov	r0, r3
 800456c:	f7fe ff90 	bl	8003490 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004570:	6839      	ldr	r1, [r7, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	68ba      	ldr	r2, [r7, #8]
 8004576:	9202      	str	r2, [sp, #8]
 8004578:	9301      	str	r3, [sp, #4]
 800457a:	2300      	movs	r3, #0
 800457c:	9300      	str	r3, [sp, #0]
 800457e:	2300      	movs	r3, #0
 8004580:	460a      	mov	r2, r1
 8004582:	4922      	ldr	r1, [pc, #136]	@ (800460c <vTaskStartScheduler+0xb8>)
 8004584:	4822      	ldr	r0, [pc, #136]	@ (8004610 <vTaskStartScheduler+0xbc>)
 8004586:	f7ff fe40 	bl	800420a <xTaskCreateStatic>
 800458a:	4603      	mov	r3, r0
 800458c:	4a21      	ldr	r2, [pc, #132]	@ (8004614 <vTaskStartScheduler+0xc0>)
 800458e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004590:	4b20      	ldr	r3, [pc, #128]	@ (8004614 <vTaskStartScheduler+0xc0>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d002      	beq.n	800459e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004598:	2301      	movs	r3, #1
 800459a:	617b      	str	r3, [r7, #20]
 800459c:	e001      	b.n	80045a2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800459e:	2300      	movs	r3, #0
 80045a0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d102      	bne.n	80045ae <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80045a8:	f000 fd2a 	bl	8005000 <xTimerCreateTimerTask>
 80045ac:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d116      	bne.n	80045e2 <vTaskStartScheduler+0x8e>
	__asm volatile
 80045b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045b8:	f383 8811 	msr	BASEPRI, r3
 80045bc:	f3bf 8f6f 	isb	sy
 80045c0:	f3bf 8f4f 	dsb	sy
 80045c4:	613b      	str	r3, [r7, #16]
}
 80045c6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80045c8:	4b13      	ldr	r3, [pc, #76]	@ (8004618 <vTaskStartScheduler+0xc4>)
 80045ca:	f04f 32ff 	mov.w	r2, #4294967295
 80045ce:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80045d0:	4b12      	ldr	r3, [pc, #72]	@ (800461c <vTaskStartScheduler+0xc8>)
 80045d2:	2201      	movs	r2, #1
 80045d4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80045d6:	4b12      	ldr	r3, [pc, #72]	@ (8004620 <vTaskStartScheduler+0xcc>)
 80045d8:	2200      	movs	r2, #0
 80045da:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80045dc:	f001 f8f8 	bl	80057d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80045e0:	e00f      	b.n	8004602 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e8:	d10b      	bne.n	8004602 <vTaskStartScheduler+0xae>
	__asm volatile
 80045ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045ee:	f383 8811 	msr	BASEPRI, r3
 80045f2:	f3bf 8f6f 	isb	sy
 80045f6:	f3bf 8f4f 	dsb	sy
 80045fa:	60fb      	str	r3, [r7, #12]
}
 80045fc:	bf00      	nop
 80045fe:	bf00      	nop
 8004600:	e7fd      	b.n	80045fe <vTaskStartScheduler+0xaa>
}
 8004602:	bf00      	nop
 8004604:	3718      	adds	r7, #24
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	08008c88 	.word	0x08008c88
 8004610:	08004c91 	.word	0x08004c91
 8004614:	20000eec 	.word	0x20000eec
 8004618:	20000ee8 	.word	0x20000ee8
 800461c:	20000ed4 	.word	0x20000ed4
 8004620:	20000ecc 	.word	0x20000ecc

08004624 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004624:	b480      	push	{r7}
 8004626:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004628:	4b04      	ldr	r3, [pc, #16]	@ (800463c <vTaskSuspendAll+0x18>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	3301      	adds	r3, #1
 800462e:	4a03      	ldr	r2, [pc, #12]	@ (800463c <vTaskSuspendAll+0x18>)
 8004630:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004632:	bf00      	nop
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr
 800463c:	20000ef0 	.word	0x20000ef0

08004640 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004646:	2300      	movs	r3, #0
 8004648:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800464a:	2300      	movs	r3, #0
 800464c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800464e:	4b42      	ldr	r3, [pc, #264]	@ (8004758 <xTaskResumeAll+0x118>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d10b      	bne.n	800466e <xTaskResumeAll+0x2e>
	__asm volatile
 8004656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800465a:	f383 8811 	msr	BASEPRI, r3
 800465e:	f3bf 8f6f 	isb	sy
 8004662:	f3bf 8f4f 	dsb	sy
 8004666:	603b      	str	r3, [r7, #0]
}
 8004668:	bf00      	nop
 800466a:	bf00      	nop
 800466c:	e7fd      	b.n	800466a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800466e:	f001 f953 	bl	8005918 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004672:	4b39      	ldr	r3, [pc, #228]	@ (8004758 <xTaskResumeAll+0x118>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	3b01      	subs	r3, #1
 8004678:	4a37      	ldr	r2, [pc, #220]	@ (8004758 <xTaskResumeAll+0x118>)
 800467a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800467c:	4b36      	ldr	r3, [pc, #216]	@ (8004758 <xTaskResumeAll+0x118>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d162      	bne.n	800474a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004684:	4b35      	ldr	r3, [pc, #212]	@ (800475c <xTaskResumeAll+0x11c>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d05e      	beq.n	800474a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800468c:	e02f      	b.n	80046ee <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800468e:	4b34      	ldr	r3, [pc, #208]	@ (8004760 <xTaskResumeAll+0x120>)
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	3318      	adds	r3, #24
 800469a:	4618      	mov	r0, r3
 800469c:	f7fe ffb6 	bl	800360c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	3304      	adds	r3, #4
 80046a4:	4618      	mov	r0, r3
 80046a6:	f7fe ffb1 	bl	800360c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046ae:	4b2d      	ldr	r3, [pc, #180]	@ (8004764 <xTaskResumeAll+0x124>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d903      	bls.n	80046be <xTaskResumeAll+0x7e>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ba:	4a2a      	ldr	r2, [pc, #168]	@ (8004764 <xTaskResumeAll+0x124>)
 80046bc:	6013      	str	r3, [r2, #0]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046c2:	4613      	mov	r3, r2
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	4413      	add	r3, r2
 80046c8:	009b      	lsls	r3, r3, #2
 80046ca:	4a27      	ldr	r2, [pc, #156]	@ (8004768 <xTaskResumeAll+0x128>)
 80046cc:	441a      	add	r2, r3
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	3304      	adds	r3, #4
 80046d2:	4619      	mov	r1, r3
 80046d4:	4610      	mov	r0, r2
 80046d6:	f7fe ff3c 	bl	8003552 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046de:	4b23      	ldr	r3, [pc, #140]	@ (800476c <xTaskResumeAll+0x12c>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d302      	bcc.n	80046ee <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80046e8:	4b21      	ldr	r3, [pc, #132]	@ (8004770 <xTaskResumeAll+0x130>)
 80046ea:	2201      	movs	r2, #1
 80046ec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80046ee:	4b1c      	ldr	r3, [pc, #112]	@ (8004760 <xTaskResumeAll+0x120>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d1cb      	bne.n	800468e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d001      	beq.n	8004700 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80046fc:	f000 fb7e 	bl	8004dfc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004700:	4b1c      	ldr	r3, [pc, #112]	@ (8004774 <xTaskResumeAll+0x134>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d010      	beq.n	800472e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800470c:	f000 f846 	bl	800479c <xTaskIncrementTick>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d002      	beq.n	800471c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004716:	4b16      	ldr	r3, [pc, #88]	@ (8004770 <xTaskResumeAll+0x130>)
 8004718:	2201      	movs	r2, #1
 800471a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	3b01      	subs	r3, #1
 8004720:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d1f1      	bne.n	800470c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004728:	4b12      	ldr	r3, [pc, #72]	@ (8004774 <xTaskResumeAll+0x134>)
 800472a:	2200      	movs	r2, #0
 800472c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800472e:	4b10      	ldr	r3, [pc, #64]	@ (8004770 <xTaskResumeAll+0x130>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d009      	beq.n	800474a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004736:	2301      	movs	r3, #1
 8004738:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800473a:	4b0f      	ldr	r3, [pc, #60]	@ (8004778 <xTaskResumeAll+0x138>)
 800473c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004740:	601a      	str	r2, [r3, #0]
 8004742:	f3bf 8f4f 	dsb	sy
 8004746:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800474a:	f001 f917 	bl	800597c <vPortExitCritical>

	return xAlreadyYielded;
 800474e:	68bb      	ldr	r3, [r7, #8]
}
 8004750:	4618      	mov	r0, r3
 8004752:	3710      	adds	r7, #16
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	20000ef0 	.word	0x20000ef0
 800475c:	20000ec8 	.word	0x20000ec8
 8004760:	20000e88 	.word	0x20000e88
 8004764:	20000ed0 	.word	0x20000ed0
 8004768:	200009f8 	.word	0x200009f8
 800476c:	200009f4 	.word	0x200009f4
 8004770:	20000edc 	.word	0x20000edc
 8004774:	20000ed8 	.word	0x20000ed8
 8004778:	e000ed04 	.word	0xe000ed04

0800477c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004782:	4b05      	ldr	r3, [pc, #20]	@ (8004798 <xTaskGetTickCount+0x1c>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004788:	687b      	ldr	r3, [r7, #4]
}
 800478a:	4618      	mov	r0, r3
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
 8004796:	bf00      	nop
 8004798:	20000ecc 	.word	0x20000ecc

0800479c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b086      	sub	sp, #24
 80047a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80047a2:	2300      	movs	r3, #0
 80047a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80047a6:	4b4f      	ldr	r3, [pc, #316]	@ (80048e4 <xTaskIncrementTick+0x148>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	f040 8090 	bne.w	80048d0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80047b0:	4b4d      	ldr	r3, [pc, #308]	@ (80048e8 <xTaskIncrementTick+0x14c>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	3301      	adds	r3, #1
 80047b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80047b8:	4a4b      	ldr	r2, [pc, #300]	@ (80048e8 <xTaskIncrementTick+0x14c>)
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d121      	bne.n	8004808 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80047c4:	4b49      	ldr	r3, [pc, #292]	@ (80048ec <xTaskIncrementTick+0x150>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d00b      	beq.n	80047e6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80047ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047d2:	f383 8811 	msr	BASEPRI, r3
 80047d6:	f3bf 8f6f 	isb	sy
 80047da:	f3bf 8f4f 	dsb	sy
 80047de:	603b      	str	r3, [r7, #0]
}
 80047e0:	bf00      	nop
 80047e2:	bf00      	nop
 80047e4:	e7fd      	b.n	80047e2 <xTaskIncrementTick+0x46>
 80047e6:	4b41      	ldr	r3, [pc, #260]	@ (80048ec <xTaskIncrementTick+0x150>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	60fb      	str	r3, [r7, #12]
 80047ec:	4b40      	ldr	r3, [pc, #256]	@ (80048f0 <xTaskIncrementTick+0x154>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a3e      	ldr	r2, [pc, #248]	@ (80048ec <xTaskIncrementTick+0x150>)
 80047f2:	6013      	str	r3, [r2, #0]
 80047f4:	4a3e      	ldr	r2, [pc, #248]	@ (80048f0 <xTaskIncrementTick+0x154>)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6013      	str	r3, [r2, #0]
 80047fa:	4b3e      	ldr	r3, [pc, #248]	@ (80048f4 <xTaskIncrementTick+0x158>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	3301      	adds	r3, #1
 8004800:	4a3c      	ldr	r2, [pc, #240]	@ (80048f4 <xTaskIncrementTick+0x158>)
 8004802:	6013      	str	r3, [r2, #0]
 8004804:	f000 fafa 	bl	8004dfc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004808:	4b3b      	ldr	r3, [pc, #236]	@ (80048f8 <xTaskIncrementTick+0x15c>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	429a      	cmp	r2, r3
 8004810:	d349      	bcc.n	80048a6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004812:	4b36      	ldr	r3, [pc, #216]	@ (80048ec <xTaskIncrementTick+0x150>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d104      	bne.n	8004826 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800481c:	4b36      	ldr	r3, [pc, #216]	@ (80048f8 <xTaskIncrementTick+0x15c>)
 800481e:	f04f 32ff 	mov.w	r2, #4294967295
 8004822:	601a      	str	r2, [r3, #0]
					break;
 8004824:	e03f      	b.n	80048a6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004826:	4b31      	ldr	r3, [pc, #196]	@ (80048ec <xTaskIncrementTick+0x150>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	429a      	cmp	r2, r3
 800483c:	d203      	bcs.n	8004846 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800483e:	4a2e      	ldr	r2, [pc, #184]	@ (80048f8 <xTaskIncrementTick+0x15c>)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004844:	e02f      	b.n	80048a6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	3304      	adds	r3, #4
 800484a:	4618      	mov	r0, r3
 800484c:	f7fe fede 	bl	800360c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004854:	2b00      	cmp	r3, #0
 8004856:	d004      	beq.n	8004862 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	3318      	adds	r3, #24
 800485c:	4618      	mov	r0, r3
 800485e:	f7fe fed5 	bl	800360c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004866:	4b25      	ldr	r3, [pc, #148]	@ (80048fc <xTaskIncrementTick+0x160>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	429a      	cmp	r2, r3
 800486c:	d903      	bls.n	8004876 <xTaskIncrementTick+0xda>
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004872:	4a22      	ldr	r2, [pc, #136]	@ (80048fc <xTaskIncrementTick+0x160>)
 8004874:	6013      	str	r3, [r2, #0]
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800487a:	4613      	mov	r3, r2
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	4413      	add	r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	4a1f      	ldr	r2, [pc, #124]	@ (8004900 <xTaskIncrementTick+0x164>)
 8004884:	441a      	add	r2, r3
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	3304      	adds	r3, #4
 800488a:	4619      	mov	r1, r3
 800488c:	4610      	mov	r0, r2
 800488e:	f7fe fe60 	bl	8003552 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004896:	4b1b      	ldr	r3, [pc, #108]	@ (8004904 <xTaskIncrementTick+0x168>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800489c:	429a      	cmp	r2, r3
 800489e:	d3b8      	bcc.n	8004812 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80048a0:	2301      	movs	r3, #1
 80048a2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80048a4:	e7b5      	b.n	8004812 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80048a6:	4b17      	ldr	r3, [pc, #92]	@ (8004904 <xTaskIncrementTick+0x168>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048ac:	4914      	ldr	r1, [pc, #80]	@ (8004900 <xTaskIncrementTick+0x164>)
 80048ae:	4613      	mov	r3, r2
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	4413      	add	r3, r2
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	440b      	add	r3, r1
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d901      	bls.n	80048c2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80048be:	2301      	movs	r3, #1
 80048c0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80048c2:	4b11      	ldr	r3, [pc, #68]	@ (8004908 <xTaskIncrementTick+0x16c>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d007      	beq.n	80048da <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80048ca:	2301      	movs	r3, #1
 80048cc:	617b      	str	r3, [r7, #20]
 80048ce:	e004      	b.n	80048da <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80048d0:	4b0e      	ldr	r3, [pc, #56]	@ (800490c <xTaskIncrementTick+0x170>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	3301      	adds	r3, #1
 80048d6:	4a0d      	ldr	r2, [pc, #52]	@ (800490c <xTaskIncrementTick+0x170>)
 80048d8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80048da:	697b      	ldr	r3, [r7, #20]
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3718      	adds	r7, #24
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	20000ef0 	.word	0x20000ef0
 80048e8:	20000ecc 	.word	0x20000ecc
 80048ec:	20000e80 	.word	0x20000e80
 80048f0:	20000e84 	.word	0x20000e84
 80048f4:	20000ee0 	.word	0x20000ee0
 80048f8:	20000ee8 	.word	0x20000ee8
 80048fc:	20000ed0 	.word	0x20000ed0
 8004900:	200009f8 	.word	0x200009f8
 8004904:	200009f4 	.word	0x200009f4
 8004908:	20000edc 	.word	0x20000edc
 800490c:	20000ed8 	.word	0x20000ed8

08004910 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b086      	sub	sp, #24
 8004914:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004916:	4b3b      	ldr	r3, [pc, #236]	@ (8004a04 <vTaskSwitchContext+0xf4>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d003      	beq.n	8004926 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800491e:	4b3a      	ldr	r3, [pc, #232]	@ (8004a08 <vTaskSwitchContext+0xf8>)
 8004920:	2201      	movs	r2, #1
 8004922:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004924:	e069      	b.n	80049fa <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 8004926:	4b38      	ldr	r3, [pc, #224]	@ (8004a08 <vTaskSwitchContext+0xf8>)
 8004928:	2200      	movs	r2, #0
 800492a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800492c:	4b37      	ldr	r3, [pc, #220]	@ (8004a0c <vTaskSwitchContext+0xfc>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004932:	613b      	str	r3, [r7, #16]
 8004934:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8004938:	60fb      	str	r3, [r7, #12]
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	429a      	cmp	r2, r3
 8004942:	d111      	bne.n	8004968 <vTaskSwitchContext+0x58>
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	3304      	adds	r3, #4
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	68fa      	ldr	r2, [r7, #12]
 800494c:	429a      	cmp	r2, r3
 800494e:	d10b      	bne.n	8004968 <vTaskSwitchContext+0x58>
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	3308      	adds	r3, #8
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	429a      	cmp	r2, r3
 800495a:	d105      	bne.n	8004968 <vTaskSwitchContext+0x58>
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	330c      	adds	r3, #12
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	68fa      	ldr	r2, [r7, #12]
 8004964:	429a      	cmp	r2, r3
 8004966:	d008      	beq.n	800497a <vTaskSwitchContext+0x6a>
 8004968:	4b28      	ldr	r3, [pc, #160]	@ (8004a0c <vTaskSwitchContext+0xfc>)
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	4b27      	ldr	r3, [pc, #156]	@ (8004a0c <vTaskSwitchContext+0xfc>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	3334      	adds	r3, #52	@ 0x34
 8004972:	4619      	mov	r1, r3
 8004974:	4610      	mov	r0, r2
 8004976:	f7fc fbb1 	bl	80010dc <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800497a:	4b25      	ldr	r3, [pc, #148]	@ (8004a10 <vTaskSwitchContext+0x100>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	617b      	str	r3, [r7, #20]
 8004980:	e011      	b.n	80049a6 <vTaskSwitchContext+0x96>
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d10b      	bne.n	80049a0 <vTaskSwitchContext+0x90>
	__asm volatile
 8004988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800498c:	f383 8811 	msr	BASEPRI, r3
 8004990:	f3bf 8f6f 	isb	sy
 8004994:	f3bf 8f4f 	dsb	sy
 8004998:	607b      	str	r3, [r7, #4]
}
 800499a:	bf00      	nop
 800499c:	bf00      	nop
 800499e:	e7fd      	b.n	800499c <vTaskSwitchContext+0x8c>
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	3b01      	subs	r3, #1
 80049a4:	617b      	str	r3, [r7, #20]
 80049a6:	491b      	ldr	r1, [pc, #108]	@ (8004a14 <vTaskSwitchContext+0x104>)
 80049a8:	697a      	ldr	r2, [r7, #20]
 80049aa:	4613      	mov	r3, r2
 80049ac:	009b      	lsls	r3, r3, #2
 80049ae:	4413      	add	r3, r2
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	440b      	add	r3, r1
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d0e3      	beq.n	8004982 <vTaskSwitchContext+0x72>
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	4613      	mov	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	4413      	add	r3, r2
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	4a13      	ldr	r2, [pc, #76]	@ (8004a14 <vTaskSwitchContext+0x104>)
 80049c6:	4413      	add	r3, r2
 80049c8:	60bb      	str	r3, [r7, #8]
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	685a      	ldr	r2, [r3, #4]
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	605a      	str	r2, [r3, #4]
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	685a      	ldr	r2, [r3, #4]
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	3308      	adds	r3, #8
 80049dc:	429a      	cmp	r2, r3
 80049de:	d104      	bne.n	80049ea <vTaskSwitchContext+0xda>
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	685a      	ldr	r2, [r3, #4]
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	605a      	str	r2, [r3, #4]
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	4a06      	ldr	r2, [pc, #24]	@ (8004a0c <vTaskSwitchContext+0xfc>)
 80049f2:	6013      	str	r3, [r2, #0]
 80049f4:	4a06      	ldr	r2, [pc, #24]	@ (8004a10 <vTaskSwitchContext+0x100>)
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	6013      	str	r3, [r2, #0]
}
 80049fa:	bf00      	nop
 80049fc:	3718      	adds	r7, #24
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	20000ef0 	.word	0x20000ef0
 8004a08:	20000edc 	.word	0x20000edc
 8004a0c:	200009f4 	.word	0x200009f4
 8004a10:	20000ed0 	.word	0x20000ed0
 8004a14:	200009f8 	.word	0x200009f8

08004a18 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d10b      	bne.n	8004a40 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a2c:	f383 8811 	msr	BASEPRI, r3
 8004a30:	f3bf 8f6f 	isb	sy
 8004a34:	f3bf 8f4f 	dsb	sy
 8004a38:	60fb      	str	r3, [r7, #12]
}
 8004a3a:	bf00      	nop
 8004a3c:	bf00      	nop
 8004a3e:	e7fd      	b.n	8004a3c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004a40:	4b07      	ldr	r3, [pc, #28]	@ (8004a60 <vTaskPlaceOnEventList+0x48>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	3318      	adds	r3, #24
 8004a46:	4619      	mov	r1, r3
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f7fe fda6 	bl	800359a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004a4e:	2101      	movs	r1, #1
 8004a50:	6838      	ldr	r0, [r7, #0]
 8004a52:	f000 fa81 	bl	8004f58 <prvAddCurrentTaskToDelayedList>
}
 8004a56:	bf00      	nop
 8004a58:	3710      	adds	r7, #16
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	200009f4 	.word	0x200009f4

08004a64 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b086      	sub	sp, #24
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d10b      	bne.n	8004a8e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a7a:	f383 8811 	msr	BASEPRI, r3
 8004a7e:	f3bf 8f6f 	isb	sy
 8004a82:	f3bf 8f4f 	dsb	sy
 8004a86:	617b      	str	r3, [r7, #20]
}
 8004a88:	bf00      	nop
 8004a8a:	bf00      	nop
 8004a8c:	e7fd      	b.n	8004a8a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8004ab8 <vTaskPlaceOnEventListRestricted+0x54>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	3318      	adds	r3, #24
 8004a94:	4619      	mov	r1, r3
 8004a96:	68f8      	ldr	r0, [r7, #12]
 8004a98:	f7fe fd5b 	bl	8003552 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d002      	beq.n	8004aa8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8004aa6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004aa8:	6879      	ldr	r1, [r7, #4]
 8004aaa:	68b8      	ldr	r0, [r7, #8]
 8004aac:	f000 fa54 	bl	8004f58 <prvAddCurrentTaskToDelayedList>
	}
 8004ab0:	bf00      	nop
 8004ab2:	3718      	adds	r7, #24
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	200009f4 	.word	0x200009f4

08004abc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b086      	sub	sp, #24
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d10b      	bne.n	8004aea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ad6:	f383 8811 	msr	BASEPRI, r3
 8004ada:	f3bf 8f6f 	isb	sy
 8004ade:	f3bf 8f4f 	dsb	sy
 8004ae2:	60fb      	str	r3, [r7, #12]
}
 8004ae4:	bf00      	nop
 8004ae6:	bf00      	nop
 8004ae8:	e7fd      	b.n	8004ae6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	3318      	adds	r3, #24
 8004aee:	4618      	mov	r0, r3
 8004af0:	f7fe fd8c 	bl	800360c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004af4:	4b1d      	ldr	r3, [pc, #116]	@ (8004b6c <xTaskRemoveFromEventList+0xb0>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d11d      	bne.n	8004b38 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	3304      	adds	r3, #4
 8004b00:	4618      	mov	r0, r3
 8004b02:	f7fe fd83 	bl	800360c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b0a:	4b19      	ldr	r3, [pc, #100]	@ (8004b70 <xTaskRemoveFromEventList+0xb4>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d903      	bls.n	8004b1a <xTaskRemoveFromEventList+0x5e>
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b16:	4a16      	ldr	r2, [pc, #88]	@ (8004b70 <xTaskRemoveFromEventList+0xb4>)
 8004b18:	6013      	str	r3, [r2, #0]
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b1e:	4613      	mov	r3, r2
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	4413      	add	r3, r2
 8004b24:	009b      	lsls	r3, r3, #2
 8004b26:	4a13      	ldr	r2, [pc, #76]	@ (8004b74 <xTaskRemoveFromEventList+0xb8>)
 8004b28:	441a      	add	r2, r3
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	3304      	adds	r3, #4
 8004b2e:	4619      	mov	r1, r3
 8004b30:	4610      	mov	r0, r2
 8004b32:	f7fe fd0e 	bl	8003552 <vListInsertEnd>
 8004b36:	e005      	b.n	8004b44 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	3318      	adds	r3, #24
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	480e      	ldr	r0, [pc, #56]	@ (8004b78 <xTaskRemoveFromEventList+0xbc>)
 8004b40:	f7fe fd07 	bl	8003552 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b48:	4b0c      	ldr	r3, [pc, #48]	@ (8004b7c <xTaskRemoveFromEventList+0xc0>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d905      	bls.n	8004b5e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004b52:	2301      	movs	r3, #1
 8004b54:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004b56:	4b0a      	ldr	r3, [pc, #40]	@ (8004b80 <xTaskRemoveFromEventList+0xc4>)
 8004b58:	2201      	movs	r2, #1
 8004b5a:	601a      	str	r2, [r3, #0]
 8004b5c:	e001      	b.n	8004b62 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004b62:	697b      	ldr	r3, [r7, #20]
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3718      	adds	r7, #24
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	20000ef0 	.word	0x20000ef0
 8004b70:	20000ed0 	.word	0x20000ed0
 8004b74:	200009f8 	.word	0x200009f8
 8004b78:	20000e88 	.word	0x20000e88
 8004b7c:	200009f4 	.word	0x200009f4
 8004b80:	20000edc 	.word	0x20000edc

08004b84 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004b8c:	4b06      	ldr	r3, [pc, #24]	@ (8004ba8 <vTaskInternalSetTimeOutState+0x24>)
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004b94:	4b05      	ldr	r3, [pc, #20]	@ (8004bac <vTaskInternalSetTimeOutState+0x28>)
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	605a      	str	r2, [r3, #4]
}
 8004b9c:	bf00      	nop
 8004b9e:	370c      	adds	r7, #12
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr
 8004ba8:	20000ee0 	.word	0x20000ee0
 8004bac:	20000ecc 	.word	0x20000ecc

08004bb0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b088      	sub	sp, #32
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10b      	bne.n	8004bd8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc4:	f383 8811 	msr	BASEPRI, r3
 8004bc8:	f3bf 8f6f 	isb	sy
 8004bcc:	f3bf 8f4f 	dsb	sy
 8004bd0:	613b      	str	r3, [r7, #16]
}
 8004bd2:	bf00      	nop
 8004bd4:	bf00      	nop
 8004bd6:	e7fd      	b.n	8004bd4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d10b      	bne.n	8004bf6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004be2:	f383 8811 	msr	BASEPRI, r3
 8004be6:	f3bf 8f6f 	isb	sy
 8004bea:	f3bf 8f4f 	dsb	sy
 8004bee:	60fb      	str	r3, [r7, #12]
}
 8004bf0:	bf00      	nop
 8004bf2:	bf00      	nop
 8004bf4:	e7fd      	b.n	8004bf2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004bf6:	f000 fe8f 	bl	8005918 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004bfa:	4b1d      	ldr	r3, [pc, #116]	@ (8004c70 <xTaskCheckForTimeOut+0xc0>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	69ba      	ldr	r2, [r7, #24]
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c12:	d102      	bne.n	8004c1a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004c14:	2300      	movs	r3, #0
 8004c16:	61fb      	str	r3, [r7, #28]
 8004c18:	e023      	b.n	8004c62 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	4b15      	ldr	r3, [pc, #84]	@ (8004c74 <xTaskCheckForTimeOut+0xc4>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d007      	beq.n	8004c36 <xTaskCheckForTimeOut+0x86>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	69ba      	ldr	r2, [r7, #24]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d302      	bcc.n	8004c36 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004c30:	2301      	movs	r3, #1
 8004c32:	61fb      	str	r3, [r7, #28]
 8004c34:	e015      	b.n	8004c62 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	697a      	ldr	r2, [r7, #20]
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d20b      	bcs.n	8004c58 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	1ad2      	subs	r2, r2, r3
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f7ff ff99 	bl	8004b84 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004c52:	2300      	movs	r3, #0
 8004c54:	61fb      	str	r3, [r7, #28]
 8004c56:	e004      	b.n	8004c62 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004c62:	f000 fe8b 	bl	800597c <vPortExitCritical>

	return xReturn;
 8004c66:	69fb      	ldr	r3, [r7, #28]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3720      	adds	r7, #32
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	20000ecc 	.word	0x20000ecc
 8004c74:	20000ee0 	.word	0x20000ee0

08004c78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004c78:	b480      	push	{r7}
 8004c7a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004c7c:	4b03      	ldr	r3, [pc, #12]	@ (8004c8c <vTaskMissedYield+0x14>)
 8004c7e:	2201      	movs	r2, #1
 8004c80:	601a      	str	r2, [r3, #0]
}
 8004c82:	bf00      	nop
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr
 8004c8c:	20000edc 	.word	0x20000edc

08004c90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004c98:	f000 f852 	bl	8004d40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004c9c:	4b06      	ldr	r3, [pc, #24]	@ (8004cb8 <prvIdleTask+0x28>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d9f9      	bls.n	8004c98 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004ca4:	4b05      	ldr	r3, [pc, #20]	@ (8004cbc <prvIdleTask+0x2c>)
 8004ca6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004caa:	601a      	str	r2, [r3, #0]
 8004cac:	f3bf 8f4f 	dsb	sy
 8004cb0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004cb4:	e7f0      	b.n	8004c98 <prvIdleTask+0x8>
 8004cb6:	bf00      	nop
 8004cb8:	200009f8 	.word	0x200009f8
 8004cbc:	e000ed04 	.word	0xe000ed04

08004cc0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b082      	sub	sp, #8
 8004cc4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	607b      	str	r3, [r7, #4]
 8004cca:	e00c      	b.n	8004ce6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	4613      	mov	r3, r2
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	4413      	add	r3, r2
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	4a12      	ldr	r2, [pc, #72]	@ (8004d20 <prvInitialiseTaskLists+0x60>)
 8004cd8:	4413      	add	r3, r2
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f7fe fc0c 	bl	80034f8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	607b      	str	r3, [r7, #4]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2b37      	cmp	r3, #55	@ 0x37
 8004cea:	d9ef      	bls.n	8004ccc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004cec:	480d      	ldr	r0, [pc, #52]	@ (8004d24 <prvInitialiseTaskLists+0x64>)
 8004cee:	f7fe fc03 	bl	80034f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004cf2:	480d      	ldr	r0, [pc, #52]	@ (8004d28 <prvInitialiseTaskLists+0x68>)
 8004cf4:	f7fe fc00 	bl	80034f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004cf8:	480c      	ldr	r0, [pc, #48]	@ (8004d2c <prvInitialiseTaskLists+0x6c>)
 8004cfa:	f7fe fbfd 	bl	80034f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004cfe:	480c      	ldr	r0, [pc, #48]	@ (8004d30 <prvInitialiseTaskLists+0x70>)
 8004d00:	f7fe fbfa 	bl	80034f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004d04:	480b      	ldr	r0, [pc, #44]	@ (8004d34 <prvInitialiseTaskLists+0x74>)
 8004d06:	f7fe fbf7 	bl	80034f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8004d38 <prvInitialiseTaskLists+0x78>)
 8004d0c:	4a05      	ldr	r2, [pc, #20]	@ (8004d24 <prvInitialiseTaskLists+0x64>)
 8004d0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004d10:	4b0a      	ldr	r3, [pc, #40]	@ (8004d3c <prvInitialiseTaskLists+0x7c>)
 8004d12:	4a05      	ldr	r2, [pc, #20]	@ (8004d28 <prvInitialiseTaskLists+0x68>)
 8004d14:	601a      	str	r2, [r3, #0]
}
 8004d16:	bf00      	nop
 8004d18:	3708      	adds	r7, #8
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	200009f8 	.word	0x200009f8
 8004d24:	20000e58 	.word	0x20000e58
 8004d28:	20000e6c 	.word	0x20000e6c
 8004d2c:	20000e88 	.word	0x20000e88
 8004d30:	20000e9c 	.word	0x20000e9c
 8004d34:	20000eb4 	.word	0x20000eb4
 8004d38:	20000e80 	.word	0x20000e80
 8004d3c:	20000e84 	.word	0x20000e84

08004d40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004d46:	e019      	b.n	8004d7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004d48:	f000 fde6 	bl	8005918 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d4c:	4b10      	ldr	r3, [pc, #64]	@ (8004d90 <prvCheckTasksWaitingTermination+0x50>)
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	3304      	adds	r3, #4
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f7fe fc57 	bl	800360c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d94 <prvCheckTasksWaitingTermination+0x54>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	3b01      	subs	r3, #1
 8004d64:	4a0b      	ldr	r2, [pc, #44]	@ (8004d94 <prvCheckTasksWaitingTermination+0x54>)
 8004d66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004d68:	4b0b      	ldr	r3, [pc, #44]	@ (8004d98 <prvCheckTasksWaitingTermination+0x58>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	3b01      	subs	r3, #1
 8004d6e:	4a0a      	ldr	r2, [pc, #40]	@ (8004d98 <prvCheckTasksWaitingTermination+0x58>)
 8004d70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004d72:	f000 fe03 	bl	800597c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 f810 	bl	8004d9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004d7c:	4b06      	ldr	r3, [pc, #24]	@ (8004d98 <prvCheckTasksWaitingTermination+0x58>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d1e1      	bne.n	8004d48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004d84:	bf00      	nop
 8004d86:	bf00      	nop
 8004d88:	3708      	adds	r7, #8
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}
 8004d8e:	bf00      	nop
 8004d90:	20000e9c 	.word	0x20000e9c
 8004d94:	20000ec8 	.word	0x20000ec8
 8004d98:	20000eb0 	.word	0x20000eb0

08004d9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d108      	bne.n	8004dc0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 ffa0 	bl	8005cf8 <vPortFree>
				vPortFree( pxTCB );
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f000 ff9d 	bl	8005cf8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004dbe:	e019      	b.n	8004df4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d103      	bne.n	8004dd2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 ff94 	bl	8005cf8 <vPortFree>
	}
 8004dd0:	e010      	b.n	8004df4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d00b      	beq.n	8004df4 <prvDeleteTCB+0x58>
	__asm volatile
 8004ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004de0:	f383 8811 	msr	BASEPRI, r3
 8004de4:	f3bf 8f6f 	isb	sy
 8004de8:	f3bf 8f4f 	dsb	sy
 8004dec:	60fb      	str	r3, [r7, #12]
}
 8004dee:	bf00      	nop
 8004df0:	bf00      	nop
 8004df2:	e7fd      	b.n	8004df0 <prvDeleteTCB+0x54>
	}
 8004df4:	bf00      	nop
 8004df6:	3710      	adds	r7, #16
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}

08004dfc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e02:	4b0c      	ldr	r3, [pc, #48]	@ (8004e34 <prvResetNextTaskUnblockTime+0x38>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d104      	bne.n	8004e16 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004e0c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e38 <prvResetNextTaskUnblockTime+0x3c>)
 8004e0e:	f04f 32ff 	mov.w	r2, #4294967295
 8004e12:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004e14:	e008      	b.n	8004e28 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e16:	4b07      	ldr	r3, [pc, #28]	@ (8004e34 <prvResetNextTaskUnblockTime+0x38>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	4a04      	ldr	r2, [pc, #16]	@ (8004e38 <prvResetNextTaskUnblockTime+0x3c>)
 8004e26:	6013      	str	r3, [r2, #0]
}
 8004e28:	bf00      	nop
 8004e2a:	370c      	adds	r7, #12
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr
 8004e34:	20000e80 	.word	0x20000e80
 8004e38:	20000ee8 	.word	0x20000ee8

08004e3c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004e42:	4b0b      	ldr	r3, [pc, #44]	@ (8004e70 <xTaskGetSchedulerState+0x34>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d102      	bne.n	8004e50 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	607b      	str	r3, [r7, #4]
 8004e4e:	e008      	b.n	8004e62 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e50:	4b08      	ldr	r3, [pc, #32]	@ (8004e74 <xTaskGetSchedulerState+0x38>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d102      	bne.n	8004e5e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004e58:	2302      	movs	r3, #2
 8004e5a:	607b      	str	r3, [r7, #4]
 8004e5c:	e001      	b.n	8004e62 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004e62:	687b      	ldr	r3, [r7, #4]
	}
 8004e64:	4618      	mov	r0, r3
 8004e66:	370c      	adds	r7, #12
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr
 8004e70:	20000ed4 	.word	0x20000ed4
 8004e74:	20000ef0 	.word	0x20000ef0

08004e78 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b086      	sub	sp, #24
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004e84:	2300      	movs	r3, #0
 8004e86:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d058      	beq.n	8004f40 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004e8e:	4b2f      	ldr	r3, [pc, #188]	@ (8004f4c <xTaskPriorityDisinherit+0xd4>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	693a      	ldr	r2, [r7, #16]
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d00b      	beq.n	8004eb0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e9c:	f383 8811 	msr	BASEPRI, r3
 8004ea0:	f3bf 8f6f 	isb	sy
 8004ea4:	f3bf 8f4f 	dsb	sy
 8004ea8:	60fb      	str	r3, [r7, #12]
}
 8004eaa:	bf00      	nop
 8004eac:	bf00      	nop
 8004eae:	e7fd      	b.n	8004eac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d10b      	bne.n	8004ed0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ebc:	f383 8811 	msr	BASEPRI, r3
 8004ec0:	f3bf 8f6f 	isb	sy
 8004ec4:	f3bf 8f4f 	dsb	sy
 8004ec8:	60bb      	str	r3, [r7, #8]
}
 8004eca:	bf00      	nop
 8004ecc:	bf00      	nop
 8004ece:	e7fd      	b.n	8004ecc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ed4:	1e5a      	subs	r2, r3, #1
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d02c      	beq.n	8004f40 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d128      	bne.n	8004f40 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	3304      	adds	r3, #4
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7fe fb8a 	bl	800360c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f04:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f10:	4b0f      	ldr	r3, [pc, #60]	@ (8004f50 <xTaskPriorityDisinherit+0xd8>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d903      	bls.n	8004f20 <xTaskPriorityDisinherit+0xa8>
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f1c:	4a0c      	ldr	r2, [pc, #48]	@ (8004f50 <xTaskPriorityDisinherit+0xd8>)
 8004f1e:	6013      	str	r3, [r2, #0]
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f24:	4613      	mov	r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	4413      	add	r3, r2
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	4a09      	ldr	r2, [pc, #36]	@ (8004f54 <xTaskPriorityDisinherit+0xdc>)
 8004f2e:	441a      	add	r2, r3
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	3304      	adds	r3, #4
 8004f34:	4619      	mov	r1, r3
 8004f36:	4610      	mov	r0, r2
 8004f38:	f7fe fb0b 	bl	8003552 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004f40:	697b      	ldr	r3, [r7, #20]
	}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3718      	adds	r7, #24
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	200009f4 	.word	0x200009f4
 8004f50:	20000ed0 	.word	0x20000ed0
 8004f54:	200009f8 	.word	0x200009f8

08004f58 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004f62:	4b21      	ldr	r3, [pc, #132]	@ (8004fe8 <prvAddCurrentTaskToDelayedList+0x90>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f68:	4b20      	ldr	r3, [pc, #128]	@ (8004fec <prvAddCurrentTaskToDelayedList+0x94>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	3304      	adds	r3, #4
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7fe fb4c 	bl	800360c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f7a:	d10a      	bne.n	8004f92 <prvAddCurrentTaskToDelayedList+0x3a>
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d007      	beq.n	8004f92 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f82:	4b1a      	ldr	r3, [pc, #104]	@ (8004fec <prvAddCurrentTaskToDelayedList+0x94>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	3304      	adds	r3, #4
 8004f88:	4619      	mov	r1, r3
 8004f8a:	4819      	ldr	r0, [pc, #100]	@ (8004ff0 <prvAddCurrentTaskToDelayedList+0x98>)
 8004f8c:	f7fe fae1 	bl	8003552 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004f90:	e026      	b.n	8004fe0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	4413      	add	r3, r2
 8004f98:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004f9a:	4b14      	ldr	r3, [pc, #80]	@ (8004fec <prvAddCurrentTaskToDelayedList+0x94>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	68ba      	ldr	r2, [r7, #8]
 8004fa0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004fa2:	68ba      	ldr	r2, [r7, #8]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d209      	bcs.n	8004fbe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004faa:	4b12      	ldr	r3, [pc, #72]	@ (8004ff4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	4b0f      	ldr	r3, [pc, #60]	@ (8004fec <prvAddCurrentTaskToDelayedList+0x94>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	3304      	adds	r3, #4
 8004fb4:	4619      	mov	r1, r3
 8004fb6:	4610      	mov	r0, r2
 8004fb8:	f7fe faef 	bl	800359a <vListInsert>
}
 8004fbc:	e010      	b.n	8004fe0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8004ff8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8004fec <prvAddCurrentTaskToDelayedList+0x94>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	3304      	adds	r3, #4
 8004fc8:	4619      	mov	r1, r3
 8004fca:	4610      	mov	r0, r2
 8004fcc:	f7fe fae5 	bl	800359a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8004ffc <prvAddCurrentTaskToDelayedList+0xa4>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d202      	bcs.n	8004fe0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004fda:	4a08      	ldr	r2, [pc, #32]	@ (8004ffc <prvAddCurrentTaskToDelayedList+0xa4>)
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	6013      	str	r3, [r2, #0]
}
 8004fe0:	bf00      	nop
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	20000ecc 	.word	0x20000ecc
 8004fec:	200009f4 	.word	0x200009f4
 8004ff0:	20000eb4 	.word	0x20000eb4
 8004ff4:	20000e84 	.word	0x20000e84
 8004ff8:	20000e80 	.word	0x20000e80
 8004ffc:	20000ee8 	.word	0x20000ee8

08005000 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b08a      	sub	sp, #40	@ 0x28
 8005004:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005006:	2300      	movs	r3, #0
 8005008:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800500a:	f000 fb13 	bl	8005634 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800500e:	4b1d      	ldr	r3, [pc, #116]	@ (8005084 <xTimerCreateTimerTask+0x84>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d021      	beq.n	800505a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005016:	2300      	movs	r3, #0
 8005018:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800501a:	2300      	movs	r3, #0
 800501c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800501e:	1d3a      	adds	r2, r7, #4
 8005020:	f107 0108 	add.w	r1, r7, #8
 8005024:	f107 030c 	add.w	r3, r7, #12
 8005028:	4618      	mov	r0, r3
 800502a:	f7fe fa4b 	bl	80034c4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800502e:	6879      	ldr	r1, [r7, #4]
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	68fa      	ldr	r2, [r7, #12]
 8005034:	9202      	str	r2, [sp, #8]
 8005036:	9301      	str	r3, [sp, #4]
 8005038:	2302      	movs	r3, #2
 800503a:	9300      	str	r3, [sp, #0]
 800503c:	2300      	movs	r3, #0
 800503e:	460a      	mov	r2, r1
 8005040:	4911      	ldr	r1, [pc, #68]	@ (8005088 <xTimerCreateTimerTask+0x88>)
 8005042:	4812      	ldr	r0, [pc, #72]	@ (800508c <xTimerCreateTimerTask+0x8c>)
 8005044:	f7ff f8e1 	bl	800420a <xTaskCreateStatic>
 8005048:	4603      	mov	r3, r0
 800504a:	4a11      	ldr	r2, [pc, #68]	@ (8005090 <xTimerCreateTimerTask+0x90>)
 800504c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800504e:	4b10      	ldr	r3, [pc, #64]	@ (8005090 <xTimerCreateTimerTask+0x90>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d001      	beq.n	800505a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005056:	2301      	movs	r3, #1
 8005058:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d10b      	bne.n	8005078 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005064:	f383 8811 	msr	BASEPRI, r3
 8005068:	f3bf 8f6f 	isb	sy
 800506c:	f3bf 8f4f 	dsb	sy
 8005070:	613b      	str	r3, [r7, #16]
}
 8005072:	bf00      	nop
 8005074:	bf00      	nop
 8005076:	e7fd      	b.n	8005074 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005078:	697b      	ldr	r3, [r7, #20]
}
 800507a:	4618      	mov	r0, r3
 800507c:	3718      	adds	r7, #24
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	20000f24 	.word	0x20000f24
 8005088:	08008c90 	.word	0x08008c90
 800508c:	080051cd 	.word	0x080051cd
 8005090:	20000f28 	.word	0x20000f28

08005094 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b08a      	sub	sp, #40	@ 0x28
 8005098:	af00      	add	r7, sp, #0
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	60b9      	str	r1, [r7, #8]
 800509e:	607a      	str	r2, [r7, #4]
 80050a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80050a2:	2300      	movs	r3, #0
 80050a4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d10b      	bne.n	80050c4 <xTimerGenericCommand+0x30>
	__asm volatile
 80050ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050b0:	f383 8811 	msr	BASEPRI, r3
 80050b4:	f3bf 8f6f 	isb	sy
 80050b8:	f3bf 8f4f 	dsb	sy
 80050bc:	623b      	str	r3, [r7, #32]
}
 80050be:	bf00      	nop
 80050c0:	bf00      	nop
 80050c2:	e7fd      	b.n	80050c0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80050c4:	4b19      	ldr	r3, [pc, #100]	@ (800512c <xTimerGenericCommand+0x98>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d02a      	beq.n	8005122 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	2b05      	cmp	r3, #5
 80050dc:	dc18      	bgt.n	8005110 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80050de:	f7ff fead 	bl	8004e3c <xTaskGetSchedulerState>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b02      	cmp	r3, #2
 80050e6:	d109      	bne.n	80050fc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80050e8:	4b10      	ldr	r3, [pc, #64]	@ (800512c <xTimerGenericCommand+0x98>)
 80050ea:	6818      	ldr	r0, [r3, #0]
 80050ec:	f107 0110 	add.w	r1, r7, #16
 80050f0:	2300      	movs	r3, #0
 80050f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050f4:	f7fe fbfc 	bl	80038f0 <xQueueGenericSend>
 80050f8:	6278      	str	r0, [r7, #36]	@ 0x24
 80050fa:	e012      	b.n	8005122 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80050fc:	4b0b      	ldr	r3, [pc, #44]	@ (800512c <xTimerGenericCommand+0x98>)
 80050fe:	6818      	ldr	r0, [r3, #0]
 8005100:	f107 0110 	add.w	r1, r7, #16
 8005104:	2300      	movs	r3, #0
 8005106:	2200      	movs	r2, #0
 8005108:	f7fe fbf2 	bl	80038f0 <xQueueGenericSend>
 800510c:	6278      	str	r0, [r7, #36]	@ 0x24
 800510e:	e008      	b.n	8005122 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005110:	4b06      	ldr	r3, [pc, #24]	@ (800512c <xTimerGenericCommand+0x98>)
 8005112:	6818      	ldr	r0, [r3, #0]
 8005114:	f107 0110 	add.w	r1, r7, #16
 8005118:	2300      	movs	r3, #0
 800511a:	683a      	ldr	r2, [r7, #0]
 800511c:	f7fe fd06 	bl	8003b2c <xQueueGenericSendFromISR>
 8005120:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005124:	4618      	mov	r0, r3
 8005126:	3728      	adds	r7, #40	@ 0x28
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}
 800512c:	20000f24 	.word	0x20000f24

08005130 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b088      	sub	sp, #32
 8005134:	af02      	add	r7, sp, #8
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800513a:	4b23      	ldr	r3, [pc, #140]	@ (80051c8 <prvProcessExpiredTimer+0x98>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	68db      	ldr	r3, [r3, #12]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	3304      	adds	r3, #4
 8005148:	4618      	mov	r0, r3
 800514a:	f7fe fa5f 	bl	800360c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005154:	f003 0304 	and.w	r3, r3, #4
 8005158:	2b00      	cmp	r3, #0
 800515a:	d023      	beq.n	80051a4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	699a      	ldr	r2, [r3, #24]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	18d1      	adds	r1, r2, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	683a      	ldr	r2, [r7, #0]
 8005168:	6978      	ldr	r0, [r7, #20]
 800516a:	f000 f8d5 	bl	8005318 <prvInsertTimerInActiveList>
 800516e:	4603      	mov	r3, r0
 8005170:	2b00      	cmp	r3, #0
 8005172:	d020      	beq.n	80051b6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005174:	2300      	movs	r3, #0
 8005176:	9300      	str	r3, [sp, #0]
 8005178:	2300      	movs	r3, #0
 800517a:	687a      	ldr	r2, [r7, #4]
 800517c:	2100      	movs	r1, #0
 800517e:	6978      	ldr	r0, [r7, #20]
 8005180:	f7ff ff88 	bl	8005094 <xTimerGenericCommand>
 8005184:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d114      	bne.n	80051b6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800518c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005190:	f383 8811 	msr	BASEPRI, r3
 8005194:	f3bf 8f6f 	isb	sy
 8005198:	f3bf 8f4f 	dsb	sy
 800519c:	60fb      	str	r3, [r7, #12]
}
 800519e:	bf00      	nop
 80051a0:	bf00      	nop
 80051a2:	e7fd      	b.n	80051a0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80051aa:	f023 0301 	bic.w	r3, r3, #1
 80051ae:	b2da      	uxtb	r2, r3
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	6a1b      	ldr	r3, [r3, #32]
 80051ba:	6978      	ldr	r0, [r7, #20]
 80051bc:	4798      	blx	r3
}
 80051be:	bf00      	nop
 80051c0:	3718      	adds	r7, #24
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	20000f1c 	.word	0x20000f1c

080051cc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b084      	sub	sp, #16
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80051d4:	f107 0308 	add.w	r3, r7, #8
 80051d8:	4618      	mov	r0, r3
 80051da:	f000 f859 	bl	8005290 <prvGetNextExpireTime>
 80051de:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	4619      	mov	r1, r3
 80051e4:	68f8      	ldr	r0, [r7, #12]
 80051e6:	f000 f805 	bl	80051f4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80051ea:	f000 f8d7 	bl	800539c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80051ee:	bf00      	nop
 80051f0:	e7f0      	b.n	80051d4 <prvTimerTask+0x8>
	...

080051f4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b084      	sub	sp, #16
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
 80051fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80051fe:	f7ff fa11 	bl	8004624 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005202:	f107 0308 	add.w	r3, r7, #8
 8005206:	4618      	mov	r0, r3
 8005208:	f000 f866 	bl	80052d8 <prvSampleTimeNow>
 800520c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d130      	bne.n	8005276 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d10a      	bne.n	8005230 <prvProcessTimerOrBlockTask+0x3c>
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	429a      	cmp	r2, r3
 8005220:	d806      	bhi.n	8005230 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005222:	f7ff fa0d 	bl	8004640 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005226:	68f9      	ldr	r1, [r7, #12]
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f7ff ff81 	bl	8005130 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800522e:	e024      	b.n	800527a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d008      	beq.n	8005248 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005236:	4b13      	ldr	r3, [pc, #76]	@ (8005284 <prvProcessTimerOrBlockTask+0x90>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d101      	bne.n	8005244 <prvProcessTimerOrBlockTask+0x50>
 8005240:	2301      	movs	r3, #1
 8005242:	e000      	b.n	8005246 <prvProcessTimerOrBlockTask+0x52>
 8005244:	2300      	movs	r3, #0
 8005246:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005248:	4b0f      	ldr	r3, [pc, #60]	@ (8005288 <prvProcessTimerOrBlockTask+0x94>)
 800524a:	6818      	ldr	r0, [r3, #0]
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	683a      	ldr	r2, [r7, #0]
 8005254:	4619      	mov	r1, r3
 8005256:	f7fe ff49 	bl	80040ec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800525a:	f7ff f9f1 	bl	8004640 <xTaskResumeAll>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d10a      	bne.n	800527a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005264:	4b09      	ldr	r3, [pc, #36]	@ (800528c <prvProcessTimerOrBlockTask+0x98>)
 8005266:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800526a:	601a      	str	r2, [r3, #0]
 800526c:	f3bf 8f4f 	dsb	sy
 8005270:	f3bf 8f6f 	isb	sy
}
 8005274:	e001      	b.n	800527a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005276:	f7ff f9e3 	bl	8004640 <xTaskResumeAll>
}
 800527a:	bf00      	nop
 800527c:	3710      	adds	r7, #16
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	20000f20 	.word	0x20000f20
 8005288:	20000f24 	.word	0x20000f24
 800528c:	e000ed04 	.word	0xe000ed04

08005290 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005290:	b480      	push	{r7}
 8005292:	b085      	sub	sp, #20
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005298:	4b0e      	ldr	r3, [pc, #56]	@ (80052d4 <prvGetNextExpireTime+0x44>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d101      	bne.n	80052a6 <prvGetNextExpireTime+0x16>
 80052a2:	2201      	movs	r2, #1
 80052a4:	e000      	b.n	80052a8 <prvGetNextExpireTime+0x18>
 80052a6:	2200      	movs	r2, #0
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d105      	bne.n	80052c0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80052b4:	4b07      	ldr	r3, [pc, #28]	@ (80052d4 <prvGetNextExpireTime+0x44>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	60fb      	str	r3, [r7, #12]
 80052be:	e001      	b.n	80052c4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80052c0:	2300      	movs	r3, #0
 80052c2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80052c4:	68fb      	ldr	r3, [r7, #12]
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3714      	adds	r7, #20
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	20000f1c 	.word	0x20000f1c

080052d8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b084      	sub	sp, #16
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80052e0:	f7ff fa4c 	bl	800477c <xTaskGetTickCount>
 80052e4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80052e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005314 <prvSampleTimeNow+0x3c>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	68fa      	ldr	r2, [r7, #12]
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d205      	bcs.n	80052fc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80052f0:	f000 f93a 	bl	8005568 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2201      	movs	r2, #1
 80052f8:	601a      	str	r2, [r3, #0]
 80052fa:	e002      	b.n	8005302 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005302:	4a04      	ldr	r2, [pc, #16]	@ (8005314 <prvSampleTimeNow+0x3c>)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005308:	68fb      	ldr	r3, [r7, #12]
}
 800530a:	4618      	mov	r0, r3
 800530c:	3710      	adds	r7, #16
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop
 8005314:	20000f2c 	.word	0x20000f2c

08005318 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b086      	sub	sp, #24
 800531c:	af00      	add	r7, sp, #0
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	60b9      	str	r1, [r7, #8]
 8005322:	607a      	str	r2, [r7, #4]
 8005324:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005326:	2300      	movs	r3, #0
 8005328:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	68ba      	ldr	r2, [r7, #8]
 800532e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	429a      	cmp	r2, r3
 800533c:	d812      	bhi.n	8005364 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800533e:	687a      	ldr	r2, [r7, #4]
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	1ad2      	subs	r2, r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	699b      	ldr	r3, [r3, #24]
 8005348:	429a      	cmp	r2, r3
 800534a:	d302      	bcc.n	8005352 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800534c:	2301      	movs	r3, #1
 800534e:	617b      	str	r3, [r7, #20]
 8005350:	e01b      	b.n	800538a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005352:	4b10      	ldr	r3, [pc, #64]	@ (8005394 <prvInsertTimerInActiveList+0x7c>)
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	3304      	adds	r3, #4
 800535a:	4619      	mov	r1, r3
 800535c:	4610      	mov	r0, r2
 800535e:	f7fe f91c 	bl	800359a <vListInsert>
 8005362:	e012      	b.n	800538a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005364:	687a      	ldr	r2, [r7, #4]
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	429a      	cmp	r2, r3
 800536a:	d206      	bcs.n	800537a <prvInsertTimerInActiveList+0x62>
 800536c:	68ba      	ldr	r2, [r7, #8]
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	429a      	cmp	r2, r3
 8005372:	d302      	bcc.n	800537a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005374:	2301      	movs	r3, #1
 8005376:	617b      	str	r3, [r7, #20]
 8005378:	e007      	b.n	800538a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800537a:	4b07      	ldr	r3, [pc, #28]	@ (8005398 <prvInsertTimerInActiveList+0x80>)
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	3304      	adds	r3, #4
 8005382:	4619      	mov	r1, r3
 8005384:	4610      	mov	r0, r2
 8005386:	f7fe f908 	bl	800359a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800538a:	697b      	ldr	r3, [r7, #20]
}
 800538c:	4618      	mov	r0, r3
 800538e:	3718      	adds	r7, #24
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}
 8005394:	20000f20 	.word	0x20000f20
 8005398:	20000f1c 	.word	0x20000f1c

0800539c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08e      	sub	sp, #56	@ 0x38
 80053a0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80053a2:	e0ce      	b.n	8005542 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	da19      	bge.n	80053de <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80053aa:	1d3b      	adds	r3, r7, #4
 80053ac:	3304      	adds	r3, #4
 80053ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80053b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d10b      	bne.n	80053ce <prvProcessReceivedCommands+0x32>
	__asm volatile
 80053b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ba:	f383 8811 	msr	BASEPRI, r3
 80053be:	f3bf 8f6f 	isb	sy
 80053c2:	f3bf 8f4f 	dsb	sy
 80053c6:	61fb      	str	r3, [r7, #28]
}
 80053c8:	bf00      	nop
 80053ca:	bf00      	nop
 80053cc:	e7fd      	b.n	80053ca <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80053ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053d4:	6850      	ldr	r0, [r2, #4]
 80053d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053d8:	6892      	ldr	r2, [r2, #8]
 80053da:	4611      	mov	r1, r2
 80053dc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	f2c0 80ae 	blt.w	8005542 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80053ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ec:	695b      	ldr	r3, [r3, #20]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d004      	beq.n	80053fc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80053f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f4:	3304      	adds	r3, #4
 80053f6:	4618      	mov	r0, r3
 80053f8:	f7fe f908 	bl	800360c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80053fc:	463b      	mov	r3, r7
 80053fe:	4618      	mov	r0, r3
 8005400:	f7ff ff6a 	bl	80052d8 <prvSampleTimeNow>
 8005404:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2b09      	cmp	r3, #9
 800540a:	f200 8097 	bhi.w	800553c <prvProcessReceivedCommands+0x1a0>
 800540e:	a201      	add	r2, pc, #4	@ (adr r2, 8005414 <prvProcessReceivedCommands+0x78>)
 8005410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005414:	0800543d 	.word	0x0800543d
 8005418:	0800543d 	.word	0x0800543d
 800541c:	0800543d 	.word	0x0800543d
 8005420:	080054b3 	.word	0x080054b3
 8005424:	080054c7 	.word	0x080054c7
 8005428:	08005513 	.word	0x08005513
 800542c:	0800543d 	.word	0x0800543d
 8005430:	0800543d 	.word	0x0800543d
 8005434:	080054b3 	.word	0x080054b3
 8005438:	080054c7 	.word	0x080054c7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800543c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800543e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005442:	f043 0301 	orr.w	r3, r3, #1
 8005446:	b2da      	uxtb	r2, r3
 8005448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800544a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800544e:	68ba      	ldr	r2, [r7, #8]
 8005450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	18d1      	adds	r1, r2, r3
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800545a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800545c:	f7ff ff5c 	bl	8005318 <prvInsertTimerInActiveList>
 8005460:	4603      	mov	r3, r0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d06c      	beq.n	8005540 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005468:	6a1b      	ldr	r3, [r3, #32]
 800546a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800546c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800546e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005470:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005474:	f003 0304 	and.w	r3, r3, #4
 8005478:	2b00      	cmp	r3, #0
 800547a:	d061      	beq.n	8005540 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800547c:	68ba      	ldr	r2, [r7, #8]
 800547e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005480:	699b      	ldr	r3, [r3, #24]
 8005482:	441a      	add	r2, r3
 8005484:	2300      	movs	r3, #0
 8005486:	9300      	str	r3, [sp, #0]
 8005488:	2300      	movs	r3, #0
 800548a:	2100      	movs	r1, #0
 800548c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800548e:	f7ff fe01 	bl	8005094 <xTimerGenericCommand>
 8005492:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005494:	6a3b      	ldr	r3, [r7, #32]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d152      	bne.n	8005540 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800549a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800549e:	f383 8811 	msr	BASEPRI, r3
 80054a2:	f3bf 8f6f 	isb	sy
 80054a6:	f3bf 8f4f 	dsb	sy
 80054aa:	61bb      	str	r3, [r7, #24]
}
 80054ac:	bf00      	nop
 80054ae:	bf00      	nop
 80054b0:	e7fd      	b.n	80054ae <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80054b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80054b8:	f023 0301 	bic.w	r3, r3, #1
 80054bc:	b2da      	uxtb	r2, r3
 80054be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054c0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80054c4:	e03d      	b.n	8005542 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80054c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80054cc:	f043 0301 	orr.w	r3, r3, #1
 80054d0:	b2da      	uxtb	r2, r3
 80054d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80054d8:	68ba      	ldr	r2, [r7, #8]
 80054da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054dc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80054de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e0:	699b      	ldr	r3, [r3, #24]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d10b      	bne.n	80054fe <prvProcessReceivedCommands+0x162>
	__asm volatile
 80054e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ea:	f383 8811 	msr	BASEPRI, r3
 80054ee:	f3bf 8f6f 	isb	sy
 80054f2:	f3bf 8f4f 	dsb	sy
 80054f6:	617b      	str	r3, [r7, #20]
}
 80054f8:	bf00      	nop
 80054fa:	bf00      	nop
 80054fc:	e7fd      	b.n	80054fa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80054fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005500:	699a      	ldr	r2, [r3, #24]
 8005502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005504:	18d1      	adds	r1, r2, r3
 8005506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005508:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800550a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800550c:	f7ff ff04 	bl	8005318 <prvInsertTimerInActiveList>
					break;
 8005510:	e017      	b.n	8005542 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005514:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	2b00      	cmp	r3, #0
 800551e:	d103      	bne.n	8005528 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005520:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005522:	f000 fbe9 	bl	8005cf8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005526:	e00c      	b.n	8005542 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800552a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800552e:	f023 0301 	bic.w	r3, r3, #1
 8005532:	b2da      	uxtb	r2, r3
 8005534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005536:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800553a:	e002      	b.n	8005542 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800553c:	bf00      	nop
 800553e:	e000      	b.n	8005542 <prvProcessReceivedCommands+0x1a6>
					break;
 8005540:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005542:	4b08      	ldr	r3, [pc, #32]	@ (8005564 <prvProcessReceivedCommands+0x1c8>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	1d39      	adds	r1, r7, #4
 8005548:	2200      	movs	r2, #0
 800554a:	4618      	mov	r0, r3
 800554c:	f7fe fba4 	bl	8003c98 <xQueueReceive>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	f47f af26 	bne.w	80053a4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005558:	bf00      	nop
 800555a:	bf00      	nop
 800555c:	3730      	adds	r7, #48	@ 0x30
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	20000f24 	.word	0x20000f24

08005568 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b088      	sub	sp, #32
 800556c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800556e:	e049      	b.n	8005604 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005570:	4b2e      	ldr	r3, [pc, #184]	@ (800562c <prvSwitchTimerLists+0xc4>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800557a:	4b2c      	ldr	r3, [pc, #176]	@ (800562c <prvSwitchTimerLists+0xc4>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	3304      	adds	r3, #4
 8005588:	4618      	mov	r0, r3
 800558a:	f7fe f83f 	bl	800360c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6a1b      	ldr	r3, [r3, #32]
 8005592:	68f8      	ldr	r0, [r7, #12]
 8005594:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800559c:	f003 0304 	and.w	r3, r3, #4
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d02f      	beq.n	8005604 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	699b      	ldr	r3, [r3, #24]
 80055a8:	693a      	ldr	r2, [r7, #16]
 80055aa:	4413      	add	r3, r2
 80055ac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80055ae:	68ba      	ldr	r2, [r7, #8]
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d90e      	bls.n	80055d4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	68ba      	ldr	r2, [r7, #8]
 80055ba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	68fa      	ldr	r2, [r7, #12]
 80055c0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80055c2:	4b1a      	ldr	r3, [pc, #104]	@ (800562c <prvSwitchTimerLists+0xc4>)
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	3304      	adds	r3, #4
 80055ca:	4619      	mov	r1, r3
 80055cc:	4610      	mov	r0, r2
 80055ce:	f7fd ffe4 	bl	800359a <vListInsert>
 80055d2:	e017      	b.n	8005604 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80055d4:	2300      	movs	r3, #0
 80055d6:	9300      	str	r3, [sp, #0]
 80055d8:	2300      	movs	r3, #0
 80055da:	693a      	ldr	r2, [r7, #16]
 80055dc:	2100      	movs	r1, #0
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f7ff fd58 	bl	8005094 <xTimerGenericCommand>
 80055e4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d10b      	bne.n	8005604 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80055ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055f0:	f383 8811 	msr	BASEPRI, r3
 80055f4:	f3bf 8f6f 	isb	sy
 80055f8:	f3bf 8f4f 	dsb	sy
 80055fc:	603b      	str	r3, [r7, #0]
}
 80055fe:	bf00      	nop
 8005600:	bf00      	nop
 8005602:	e7fd      	b.n	8005600 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005604:	4b09      	ldr	r3, [pc, #36]	@ (800562c <prvSwitchTimerLists+0xc4>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1b0      	bne.n	8005570 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800560e:	4b07      	ldr	r3, [pc, #28]	@ (800562c <prvSwitchTimerLists+0xc4>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005614:	4b06      	ldr	r3, [pc, #24]	@ (8005630 <prvSwitchTimerLists+0xc8>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a04      	ldr	r2, [pc, #16]	@ (800562c <prvSwitchTimerLists+0xc4>)
 800561a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800561c:	4a04      	ldr	r2, [pc, #16]	@ (8005630 <prvSwitchTimerLists+0xc8>)
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	6013      	str	r3, [r2, #0]
}
 8005622:	bf00      	nop
 8005624:	3718      	adds	r7, #24
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	20000f1c 	.word	0x20000f1c
 8005630:	20000f20 	.word	0x20000f20

08005634 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b082      	sub	sp, #8
 8005638:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800563a:	f000 f96d 	bl	8005918 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800563e:	4b15      	ldr	r3, [pc, #84]	@ (8005694 <prvCheckForValidListAndQueue+0x60>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d120      	bne.n	8005688 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005646:	4814      	ldr	r0, [pc, #80]	@ (8005698 <prvCheckForValidListAndQueue+0x64>)
 8005648:	f7fd ff56 	bl	80034f8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800564c:	4813      	ldr	r0, [pc, #76]	@ (800569c <prvCheckForValidListAndQueue+0x68>)
 800564e:	f7fd ff53 	bl	80034f8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005652:	4b13      	ldr	r3, [pc, #76]	@ (80056a0 <prvCheckForValidListAndQueue+0x6c>)
 8005654:	4a10      	ldr	r2, [pc, #64]	@ (8005698 <prvCheckForValidListAndQueue+0x64>)
 8005656:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005658:	4b12      	ldr	r3, [pc, #72]	@ (80056a4 <prvCheckForValidListAndQueue+0x70>)
 800565a:	4a10      	ldr	r2, [pc, #64]	@ (800569c <prvCheckForValidListAndQueue+0x68>)
 800565c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800565e:	2300      	movs	r3, #0
 8005660:	9300      	str	r3, [sp, #0]
 8005662:	4b11      	ldr	r3, [pc, #68]	@ (80056a8 <prvCheckForValidListAndQueue+0x74>)
 8005664:	4a11      	ldr	r2, [pc, #68]	@ (80056ac <prvCheckForValidListAndQueue+0x78>)
 8005666:	2110      	movs	r1, #16
 8005668:	200a      	movs	r0, #10
 800566a:	f7fe f863 	bl	8003734 <xQueueGenericCreateStatic>
 800566e:	4603      	mov	r3, r0
 8005670:	4a08      	ldr	r2, [pc, #32]	@ (8005694 <prvCheckForValidListAndQueue+0x60>)
 8005672:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005674:	4b07      	ldr	r3, [pc, #28]	@ (8005694 <prvCheckForValidListAndQueue+0x60>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d005      	beq.n	8005688 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800567c:	4b05      	ldr	r3, [pc, #20]	@ (8005694 <prvCheckForValidListAndQueue+0x60>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	490b      	ldr	r1, [pc, #44]	@ (80056b0 <prvCheckForValidListAndQueue+0x7c>)
 8005682:	4618      	mov	r0, r3
 8005684:	f7fe fd08 	bl	8004098 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005688:	f000 f978 	bl	800597c <vPortExitCritical>
}
 800568c:	bf00      	nop
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	20000f24 	.word	0x20000f24
 8005698:	20000ef4 	.word	0x20000ef4
 800569c:	20000f08 	.word	0x20000f08
 80056a0:	20000f1c 	.word	0x20000f1c
 80056a4:	20000f20 	.word	0x20000f20
 80056a8:	20000fd0 	.word	0x20000fd0
 80056ac:	20000f30 	.word	0x20000f30
 80056b0:	08008c98 	.word	0x08008c98

080056b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	3b04      	subs	r3, #4
 80056c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80056cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	3b04      	subs	r3, #4
 80056d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	f023 0201 	bic.w	r2, r3, #1
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	3b04      	subs	r3, #4
 80056e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80056e4:	4a0c      	ldr	r2, [pc, #48]	@ (8005718 <pxPortInitialiseStack+0x64>)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	3b14      	subs	r3, #20
 80056ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	3b04      	subs	r3, #4
 80056fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f06f 0202 	mvn.w	r2, #2
 8005702:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	3b20      	subs	r3, #32
 8005708:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800570a:	68fb      	ldr	r3, [r7, #12]
}
 800570c:	4618      	mov	r0, r3
 800570e:	3714      	adds	r7, #20
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr
 8005718:	0800571d 	.word	0x0800571d

0800571c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800571c:	b480      	push	{r7}
 800571e:	b085      	sub	sp, #20
 8005720:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005722:	2300      	movs	r3, #0
 8005724:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005726:	4b13      	ldr	r3, [pc, #76]	@ (8005774 <prvTaskExitError+0x58>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800572e:	d00b      	beq.n	8005748 <prvTaskExitError+0x2c>
	__asm volatile
 8005730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005734:	f383 8811 	msr	BASEPRI, r3
 8005738:	f3bf 8f6f 	isb	sy
 800573c:	f3bf 8f4f 	dsb	sy
 8005740:	60fb      	str	r3, [r7, #12]
}
 8005742:	bf00      	nop
 8005744:	bf00      	nop
 8005746:	e7fd      	b.n	8005744 <prvTaskExitError+0x28>
	__asm volatile
 8005748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800574c:	f383 8811 	msr	BASEPRI, r3
 8005750:	f3bf 8f6f 	isb	sy
 8005754:	f3bf 8f4f 	dsb	sy
 8005758:	60bb      	str	r3, [r7, #8]
}
 800575a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800575c:	bf00      	nop
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d0fc      	beq.n	800575e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005764:	bf00      	nop
 8005766:	bf00      	nop
 8005768:	3714      	adds	r7, #20
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	2000000c 	.word	0x2000000c
	...

08005780 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005780:	4b07      	ldr	r3, [pc, #28]	@ (80057a0 <pxCurrentTCBConst2>)
 8005782:	6819      	ldr	r1, [r3, #0]
 8005784:	6808      	ldr	r0, [r1, #0]
 8005786:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800578a:	f380 8809 	msr	PSP, r0
 800578e:	f3bf 8f6f 	isb	sy
 8005792:	f04f 0000 	mov.w	r0, #0
 8005796:	f380 8811 	msr	BASEPRI, r0
 800579a:	4770      	bx	lr
 800579c:	f3af 8000 	nop.w

080057a0 <pxCurrentTCBConst2>:
 80057a0:	200009f4 	.word	0x200009f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80057a4:	bf00      	nop
 80057a6:	bf00      	nop

080057a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80057a8:	4808      	ldr	r0, [pc, #32]	@ (80057cc <prvPortStartFirstTask+0x24>)
 80057aa:	6800      	ldr	r0, [r0, #0]
 80057ac:	6800      	ldr	r0, [r0, #0]
 80057ae:	f380 8808 	msr	MSP, r0
 80057b2:	f04f 0000 	mov.w	r0, #0
 80057b6:	f380 8814 	msr	CONTROL, r0
 80057ba:	b662      	cpsie	i
 80057bc:	b661      	cpsie	f
 80057be:	f3bf 8f4f 	dsb	sy
 80057c2:	f3bf 8f6f 	isb	sy
 80057c6:	df00      	svc	0
 80057c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80057ca:	bf00      	nop
 80057cc:	e000ed08 	.word	0xe000ed08

080057d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80057d6:	4b47      	ldr	r3, [pc, #284]	@ (80058f4 <xPortStartScheduler+0x124>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a47      	ldr	r2, [pc, #284]	@ (80058f8 <xPortStartScheduler+0x128>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d10b      	bne.n	80057f8 <xPortStartScheduler+0x28>
	__asm volatile
 80057e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057e4:	f383 8811 	msr	BASEPRI, r3
 80057e8:	f3bf 8f6f 	isb	sy
 80057ec:	f3bf 8f4f 	dsb	sy
 80057f0:	60fb      	str	r3, [r7, #12]
}
 80057f2:	bf00      	nop
 80057f4:	bf00      	nop
 80057f6:	e7fd      	b.n	80057f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80057f8:	4b3e      	ldr	r3, [pc, #248]	@ (80058f4 <xPortStartScheduler+0x124>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a3f      	ldr	r2, [pc, #252]	@ (80058fc <xPortStartScheduler+0x12c>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d10b      	bne.n	800581a <xPortStartScheduler+0x4a>
	__asm volatile
 8005802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005806:	f383 8811 	msr	BASEPRI, r3
 800580a:	f3bf 8f6f 	isb	sy
 800580e:	f3bf 8f4f 	dsb	sy
 8005812:	613b      	str	r3, [r7, #16]
}
 8005814:	bf00      	nop
 8005816:	bf00      	nop
 8005818:	e7fd      	b.n	8005816 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800581a:	4b39      	ldr	r3, [pc, #228]	@ (8005900 <xPortStartScheduler+0x130>)
 800581c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	781b      	ldrb	r3, [r3, #0]
 8005822:	b2db      	uxtb	r3, r3
 8005824:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	22ff      	movs	r2, #255	@ 0xff
 800582a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	781b      	ldrb	r3, [r3, #0]
 8005830:	b2db      	uxtb	r3, r3
 8005832:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005834:	78fb      	ldrb	r3, [r7, #3]
 8005836:	b2db      	uxtb	r3, r3
 8005838:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800583c:	b2da      	uxtb	r2, r3
 800583e:	4b31      	ldr	r3, [pc, #196]	@ (8005904 <xPortStartScheduler+0x134>)
 8005840:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005842:	4b31      	ldr	r3, [pc, #196]	@ (8005908 <xPortStartScheduler+0x138>)
 8005844:	2207      	movs	r2, #7
 8005846:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005848:	e009      	b.n	800585e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800584a:	4b2f      	ldr	r3, [pc, #188]	@ (8005908 <xPortStartScheduler+0x138>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	3b01      	subs	r3, #1
 8005850:	4a2d      	ldr	r2, [pc, #180]	@ (8005908 <xPortStartScheduler+0x138>)
 8005852:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005854:	78fb      	ldrb	r3, [r7, #3]
 8005856:	b2db      	uxtb	r3, r3
 8005858:	005b      	lsls	r3, r3, #1
 800585a:	b2db      	uxtb	r3, r3
 800585c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800585e:	78fb      	ldrb	r3, [r7, #3]
 8005860:	b2db      	uxtb	r3, r3
 8005862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005866:	2b80      	cmp	r3, #128	@ 0x80
 8005868:	d0ef      	beq.n	800584a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800586a:	4b27      	ldr	r3, [pc, #156]	@ (8005908 <xPortStartScheduler+0x138>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f1c3 0307 	rsb	r3, r3, #7
 8005872:	2b04      	cmp	r3, #4
 8005874:	d00b      	beq.n	800588e <xPortStartScheduler+0xbe>
	__asm volatile
 8005876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800587a:	f383 8811 	msr	BASEPRI, r3
 800587e:	f3bf 8f6f 	isb	sy
 8005882:	f3bf 8f4f 	dsb	sy
 8005886:	60bb      	str	r3, [r7, #8]
}
 8005888:	bf00      	nop
 800588a:	bf00      	nop
 800588c:	e7fd      	b.n	800588a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800588e:	4b1e      	ldr	r3, [pc, #120]	@ (8005908 <xPortStartScheduler+0x138>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	021b      	lsls	r3, r3, #8
 8005894:	4a1c      	ldr	r2, [pc, #112]	@ (8005908 <xPortStartScheduler+0x138>)
 8005896:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005898:	4b1b      	ldr	r3, [pc, #108]	@ (8005908 <xPortStartScheduler+0x138>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80058a0:	4a19      	ldr	r2, [pc, #100]	@ (8005908 <xPortStartScheduler+0x138>)
 80058a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	b2da      	uxtb	r2, r3
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80058ac:	4b17      	ldr	r3, [pc, #92]	@ (800590c <xPortStartScheduler+0x13c>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a16      	ldr	r2, [pc, #88]	@ (800590c <xPortStartScheduler+0x13c>)
 80058b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80058b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80058b8:	4b14      	ldr	r3, [pc, #80]	@ (800590c <xPortStartScheduler+0x13c>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a13      	ldr	r2, [pc, #76]	@ (800590c <xPortStartScheduler+0x13c>)
 80058be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80058c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80058c4:	f000 f8da 	bl	8005a7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80058c8:	4b11      	ldr	r3, [pc, #68]	@ (8005910 <xPortStartScheduler+0x140>)
 80058ca:	2200      	movs	r2, #0
 80058cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80058ce:	f000 f8f9 	bl	8005ac4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80058d2:	4b10      	ldr	r3, [pc, #64]	@ (8005914 <xPortStartScheduler+0x144>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a0f      	ldr	r2, [pc, #60]	@ (8005914 <xPortStartScheduler+0x144>)
 80058d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80058dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80058de:	f7ff ff63 	bl	80057a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80058e2:	f7ff f815 	bl	8004910 <vTaskSwitchContext>
	prvTaskExitError();
 80058e6:	f7ff ff19 	bl	800571c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80058ea:	2300      	movs	r3, #0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3718      	adds	r7, #24
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}
 80058f4:	e000ed00 	.word	0xe000ed00
 80058f8:	410fc271 	.word	0x410fc271
 80058fc:	410fc270 	.word	0x410fc270
 8005900:	e000e400 	.word	0xe000e400
 8005904:	20001024 	.word	0x20001024
 8005908:	20001028 	.word	0x20001028
 800590c:	e000ed20 	.word	0xe000ed20
 8005910:	2000000c 	.word	0x2000000c
 8005914:	e000ef34 	.word	0xe000ef34

08005918 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
	__asm volatile
 800591e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005922:	f383 8811 	msr	BASEPRI, r3
 8005926:	f3bf 8f6f 	isb	sy
 800592a:	f3bf 8f4f 	dsb	sy
 800592e:	607b      	str	r3, [r7, #4]
}
 8005930:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005932:	4b10      	ldr	r3, [pc, #64]	@ (8005974 <vPortEnterCritical+0x5c>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	3301      	adds	r3, #1
 8005938:	4a0e      	ldr	r2, [pc, #56]	@ (8005974 <vPortEnterCritical+0x5c>)
 800593a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800593c:	4b0d      	ldr	r3, [pc, #52]	@ (8005974 <vPortEnterCritical+0x5c>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	2b01      	cmp	r3, #1
 8005942:	d110      	bne.n	8005966 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005944:	4b0c      	ldr	r3, [pc, #48]	@ (8005978 <vPortEnterCritical+0x60>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	b2db      	uxtb	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	d00b      	beq.n	8005966 <vPortEnterCritical+0x4e>
	__asm volatile
 800594e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005952:	f383 8811 	msr	BASEPRI, r3
 8005956:	f3bf 8f6f 	isb	sy
 800595a:	f3bf 8f4f 	dsb	sy
 800595e:	603b      	str	r3, [r7, #0]
}
 8005960:	bf00      	nop
 8005962:	bf00      	nop
 8005964:	e7fd      	b.n	8005962 <vPortEnterCritical+0x4a>
	}
}
 8005966:	bf00      	nop
 8005968:	370c      	adds	r7, #12
 800596a:	46bd      	mov	sp, r7
 800596c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005970:	4770      	bx	lr
 8005972:	bf00      	nop
 8005974:	2000000c 	.word	0x2000000c
 8005978:	e000ed04 	.word	0xe000ed04

0800597c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005982:	4b12      	ldr	r3, [pc, #72]	@ (80059cc <vPortExitCritical+0x50>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d10b      	bne.n	80059a2 <vPortExitCritical+0x26>
	__asm volatile
 800598a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800598e:	f383 8811 	msr	BASEPRI, r3
 8005992:	f3bf 8f6f 	isb	sy
 8005996:	f3bf 8f4f 	dsb	sy
 800599a:	607b      	str	r3, [r7, #4]
}
 800599c:	bf00      	nop
 800599e:	bf00      	nop
 80059a0:	e7fd      	b.n	800599e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80059a2:	4b0a      	ldr	r3, [pc, #40]	@ (80059cc <vPortExitCritical+0x50>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	3b01      	subs	r3, #1
 80059a8:	4a08      	ldr	r2, [pc, #32]	@ (80059cc <vPortExitCritical+0x50>)
 80059aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80059ac:	4b07      	ldr	r3, [pc, #28]	@ (80059cc <vPortExitCritical+0x50>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d105      	bne.n	80059c0 <vPortExitCritical+0x44>
 80059b4:	2300      	movs	r3, #0
 80059b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	f383 8811 	msr	BASEPRI, r3
}
 80059be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80059c0:	bf00      	nop
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr
 80059cc:	2000000c 	.word	0x2000000c

080059d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80059d0:	f3ef 8009 	mrs	r0, PSP
 80059d4:	f3bf 8f6f 	isb	sy
 80059d8:	4b15      	ldr	r3, [pc, #84]	@ (8005a30 <pxCurrentTCBConst>)
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	f01e 0f10 	tst.w	lr, #16
 80059e0:	bf08      	it	eq
 80059e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80059e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059ea:	6010      	str	r0, [r2, #0]
 80059ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80059f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80059f4:	f380 8811 	msr	BASEPRI, r0
 80059f8:	f3bf 8f4f 	dsb	sy
 80059fc:	f3bf 8f6f 	isb	sy
 8005a00:	f7fe ff86 	bl	8004910 <vTaskSwitchContext>
 8005a04:	f04f 0000 	mov.w	r0, #0
 8005a08:	f380 8811 	msr	BASEPRI, r0
 8005a0c:	bc09      	pop	{r0, r3}
 8005a0e:	6819      	ldr	r1, [r3, #0]
 8005a10:	6808      	ldr	r0, [r1, #0]
 8005a12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a16:	f01e 0f10 	tst.w	lr, #16
 8005a1a:	bf08      	it	eq
 8005a1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005a20:	f380 8809 	msr	PSP, r0
 8005a24:	f3bf 8f6f 	isb	sy
 8005a28:	4770      	bx	lr
 8005a2a:	bf00      	nop
 8005a2c:	f3af 8000 	nop.w

08005a30 <pxCurrentTCBConst>:
 8005a30:	200009f4 	.word	0x200009f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005a34:	bf00      	nop
 8005a36:	bf00      	nop

08005a38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b082      	sub	sp, #8
 8005a3c:	af00      	add	r7, sp, #0
	__asm volatile
 8005a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a42:	f383 8811 	msr	BASEPRI, r3
 8005a46:	f3bf 8f6f 	isb	sy
 8005a4a:	f3bf 8f4f 	dsb	sy
 8005a4e:	607b      	str	r3, [r7, #4]
}
 8005a50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005a52:	f7fe fea3 	bl	800479c <xTaskIncrementTick>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d003      	beq.n	8005a64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005a5c:	4b06      	ldr	r3, [pc, #24]	@ (8005a78 <xPortSysTickHandler+0x40>)
 8005a5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a62:	601a      	str	r2, [r3, #0]
 8005a64:	2300      	movs	r3, #0
 8005a66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	f383 8811 	msr	BASEPRI, r3
}
 8005a6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005a70:	bf00      	nop
 8005a72:	3708      	adds	r7, #8
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}
 8005a78:	e000ed04 	.word	0xe000ed04

08005a7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005a80:	4b0b      	ldr	r3, [pc, #44]	@ (8005ab0 <vPortSetupTimerInterrupt+0x34>)
 8005a82:	2200      	movs	r2, #0
 8005a84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005a86:	4b0b      	ldr	r3, [pc, #44]	@ (8005ab4 <vPortSetupTimerInterrupt+0x38>)
 8005a88:	2200      	movs	r2, #0
 8005a8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8005ab8 <vPortSetupTimerInterrupt+0x3c>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a0a      	ldr	r2, [pc, #40]	@ (8005abc <vPortSetupTimerInterrupt+0x40>)
 8005a92:	fba2 2303 	umull	r2, r3, r2, r3
 8005a96:	099b      	lsrs	r3, r3, #6
 8005a98:	4a09      	ldr	r2, [pc, #36]	@ (8005ac0 <vPortSetupTimerInterrupt+0x44>)
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005a9e:	4b04      	ldr	r3, [pc, #16]	@ (8005ab0 <vPortSetupTimerInterrupt+0x34>)
 8005aa0:	2207      	movs	r2, #7
 8005aa2:	601a      	str	r2, [r3, #0]
}
 8005aa4:	bf00      	nop
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr
 8005aae:	bf00      	nop
 8005ab0:	e000e010 	.word	0xe000e010
 8005ab4:	e000e018 	.word	0xe000e018
 8005ab8:	20000000 	.word	0x20000000
 8005abc:	10624dd3 	.word	0x10624dd3
 8005ac0:	e000e014 	.word	0xe000e014

08005ac4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005ac4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005ad4 <vPortEnableVFP+0x10>
 8005ac8:	6801      	ldr	r1, [r0, #0]
 8005aca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005ace:	6001      	str	r1, [r0, #0]
 8005ad0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005ad2:	bf00      	nop
 8005ad4:	e000ed88 	.word	0xe000ed88

08005ad8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005ad8:	b480      	push	{r7}
 8005ada:	b085      	sub	sp, #20
 8005adc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005ade:	f3ef 8305 	mrs	r3, IPSR
 8005ae2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2b0f      	cmp	r3, #15
 8005ae8:	d915      	bls.n	8005b16 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005aea:	4a18      	ldr	r2, [pc, #96]	@ (8005b4c <vPortValidateInterruptPriority+0x74>)
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	4413      	add	r3, r2
 8005af0:	781b      	ldrb	r3, [r3, #0]
 8005af2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005af4:	4b16      	ldr	r3, [pc, #88]	@ (8005b50 <vPortValidateInterruptPriority+0x78>)
 8005af6:	781b      	ldrb	r3, [r3, #0]
 8005af8:	7afa      	ldrb	r2, [r7, #11]
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d20b      	bcs.n	8005b16 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b02:	f383 8811 	msr	BASEPRI, r3
 8005b06:	f3bf 8f6f 	isb	sy
 8005b0a:	f3bf 8f4f 	dsb	sy
 8005b0e:	607b      	str	r3, [r7, #4]
}
 8005b10:	bf00      	nop
 8005b12:	bf00      	nop
 8005b14:	e7fd      	b.n	8005b12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005b16:	4b0f      	ldr	r3, [pc, #60]	@ (8005b54 <vPortValidateInterruptPriority+0x7c>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8005b58 <vPortValidateInterruptPriority+0x80>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d90b      	bls.n	8005b3e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b2a:	f383 8811 	msr	BASEPRI, r3
 8005b2e:	f3bf 8f6f 	isb	sy
 8005b32:	f3bf 8f4f 	dsb	sy
 8005b36:	603b      	str	r3, [r7, #0]
}
 8005b38:	bf00      	nop
 8005b3a:	bf00      	nop
 8005b3c:	e7fd      	b.n	8005b3a <vPortValidateInterruptPriority+0x62>
	}
 8005b3e:	bf00      	nop
 8005b40:	3714      	adds	r7, #20
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr
 8005b4a:	bf00      	nop
 8005b4c:	e000e3f0 	.word	0xe000e3f0
 8005b50:	20001024 	.word	0x20001024
 8005b54:	e000ed0c 	.word	0xe000ed0c
 8005b58:	20001028 	.word	0x20001028

08005b5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b08a      	sub	sp, #40	@ 0x28
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005b64:	2300      	movs	r3, #0
 8005b66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005b68:	f7fe fd5c 	bl	8004624 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005b6c:	4b5c      	ldr	r3, [pc, #368]	@ (8005ce0 <pvPortMalloc+0x184>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d101      	bne.n	8005b78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005b74:	f000 f924 	bl	8005dc0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005b78:	4b5a      	ldr	r3, [pc, #360]	@ (8005ce4 <pvPortMalloc+0x188>)
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4013      	ands	r3, r2
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	f040 8095 	bne.w	8005cb0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d01e      	beq.n	8005bca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005b8c:	2208      	movs	r2, #8
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4413      	add	r3, r2
 8005b92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f003 0307 	and.w	r3, r3, #7
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d015      	beq.n	8005bca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f023 0307 	bic.w	r3, r3, #7
 8005ba4:	3308      	adds	r3, #8
 8005ba6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f003 0307 	and.w	r3, r3, #7
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00b      	beq.n	8005bca <pvPortMalloc+0x6e>
	__asm volatile
 8005bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb6:	f383 8811 	msr	BASEPRI, r3
 8005bba:	f3bf 8f6f 	isb	sy
 8005bbe:	f3bf 8f4f 	dsb	sy
 8005bc2:	617b      	str	r3, [r7, #20]
}
 8005bc4:	bf00      	nop
 8005bc6:	bf00      	nop
 8005bc8:	e7fd      	b.n	8005bc6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d06f      	beq.n	8005cb0 <pvPortMalloc+0x154>
 8005bd0:	4b45      	ldr	r3, [pc, #276]	@ (8005ce8 <pvPortMalloc+0x18c>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d86a      	bhi.n	8005cb0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005bda:	4b44      	ldr	r3, [pc, #272]	@ (8005cec <pvPortMalloc+0x190>)
 8005bdc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005bde:	4b43      	ldr	r3, [pc, #268]	@ (8005cec <pvPortMalloc+0x190>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005be4:	e004      	b.n	8005bf0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d903      	bls.n	8005c02 <pvPortMalloc+0xa6>
 8005bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d1f1      	bne.n	8005be6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005c02:	4b37      	ldr	r3, [pc, #220]	@ (8005ce0 <pvPortMalloc+0x184>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d051      	beq.n	8005cb0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005c0c:	6a3b      	ldr	r3, [r7, #32]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2208      	movs	r2, #8
 8005c12:	4413      	add	r3, r2
 8005c14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	6a3b      	ldr	r3, [r7, #32]
 8005c1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c20:	685a      	ldr	r2, [r3, #4]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	1ad2      	subs	r2, r2, r3
 8005c26:	2308      	movs	r3, #8
 8005c28:	005b      	lsls	r3, r3, #1
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d920      	bls.n	8005c70 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005c2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	4413      	add	r3, r2
 8005c34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005c36:	69bb      	ldr	r3, [r7, #24]
 8005c38:	f003 0307 	and.w	r3, r3, #7
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00b      	beq.n	8005c58 <pvPortMalloc+0xfc>
	__asm volatile
 8005c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c44:	f383 8811 	msr	BASEPRI, r3
 8005c48:	f3bf 8f6f 	isb	sy
 8005c4c:	f3bf 8f4f 	dsb	sy
 8005c50:	613b      	str	r3, [r7, #16]
}
 8005c52:	bf00      	nop
 8005c54:	bf00      	nop
 8005c56:	e7fd      	b.n	8005c54 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c5a:	685a      	ldr	r2, [r3, #4]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	1ad2      	subs	r2, r2, r3
 8005c60:	69bb      	ldr	r3, [r7, #24]
 8005c62:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005c6a:	69b8      	ldr	r0, [r7, #24]
 8005c6c:	f000 f90a 	bl	8005e84 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005c70:	4b1d      	ldr	r3, [pc, #116]	@ (8005ce8 <pvPortMalloc+0x18c>)
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	1ad3      	subs	r3, r2, r3
 8005c7a:	4a1b      	ldr	r2, [pc, #108]	@ (8005ce8 <pvPortMalloc+0x18c>)
 8005c7c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005c7e:	4b1a      	ldr	r3, [pc, #104]	@ (8005ce8 <pvPortMalloc+0x18c>)
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	4b1b      	ldr	r3, [pc, #108]	@ (8005cf0 <pvPortMalloc+0x194>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	429a      	cmp	r2, r3
 8005c88:	d203      	bcs.n	8005c92 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005c8a:	4b17      	ldr	r3, [pc, #92]	@ (8005ce8 <pvPortMalloc+0x18c>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a18      	ldr	r2, [pc, #96]	@ (8005cf0 <pvPortMalloc+0x194>)
 8005c90:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c94:	685a      	ldr	r2, [r3, #4]
 8005c96:	4b13      	ldr	r3, [pc, #76]	@ (8005ce4 <pvPortMalloc+0x188>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	431a      	orrs	r2, r3
 8005c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c9e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005ca6:	4b13      	ldr	r3, [pc, #76]	@ (8005cf4 <pvPortMalloc+0x198>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	3301      	adds	r3, #1
 8005cac:	4a11      	ldr	r2, [pc, #68]	@ (8005cf4 <pvPortMalloc+0x198>)
 8005cae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005cb0:	f7fe fcc6 	bl	8004640 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	f003 0307 	and.w	r3, r3, #7
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00b      	beq.n	8005cd6 <pvPortMalloc+0x17a>
	__asm volatile
 8005cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc2:	f383 8811 	msr	BASEPRI, r3
 8005cc6:	f3bf 8f6f 	isb	sy
 8005cca:	f3bf 8f4f 	dsb	sy
 8005cce:	60fb      	str	r3, [r7, #12]
}
 8005cd0:	bf00      	nop
 8005cd2:	bf00      	nop
 8005cd4:	e7fd      	b.n	8005cd2 <pvPortMalloc+0x176>
	return pvReturn;
 8005cd6:	69fb      	ldr	r3, [r7, #28]
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3728      	adds	r7, #40	@ 0x28
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	20004c34 	.word	0x20004c34
 8005ce4:	20004c48 	.word	0x20004c48
 8005ce8:	20004c38 	.word	0x20004c38
 8005cec:	20004c2c 	.word	0x20004c2c
 8005cf0:	20004c3c 	.word	0x20004c3c
 8005cf4:	20004c40 	.word	0x20004c40

08005cf8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b086      	sub	sp, #24
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d04f      	beq.n	8005daa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005d0a:	2308      	movs	r3, #8
 8005d0c:	425b      	negs	r3, r3
 8005d0e:	697a      	ldr	r2, [r7, #20]
 8005d10:	4413      	add	r3, r2
 8005d12:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	685a      	ldr	r2, [r3, #4]
 8005d1c:	4b25      	ldr	r3, [pc, #148]	@ (8005db4 <vPortFree+0xbc>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4013      	ands	r3, r2
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d10b      	bne.n	8005d3e <vPortFree+0x46>
	__asm volatile
 8005d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d2a:	f383 8811 	msr	BASEPRI, r3
 8005d2e:	f3bf 8f6f 	isb	sy
 8005d32:	f3bf 8f4f 	dsb	sy
 8005d36:	60fb      	str	r3, [r7, #12]
}
 8005d38:	bf00      	nop
 8005d3a:	bf00      	nop
 8005d3c:	e7fd      	b.n	8005d3a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00b      	beq.n	8005d5e <vPortFree+0x66>
	__asm volatile
 8005d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d4a:	f383 8811 	msr	BASEPRI, r3
 8005d4e:	f3bf 8f6f 	isb	sy
 8005d52:	f3bf 8f4f 	dsb	sy
 8005d56:	60bb      	str	r3, [r7, #8]
}
 8005d58:	bf00      	nop
 8005d5a:	bf00      	nop
 8005d5c:	e7fd      	b.n	8005d5a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	685a      	ldr	r2, [r3, #4]
 8005d62:	4b14      	ldr	r3, [pc, #80]	@ (8005db4 <vPortFree+0xbc>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4013      	ands	r3, r2
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d01e      	beq.n	8005daa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d11a      	bne.n	8005daa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	685a      	ldr	r2, [r3, #4]
 8005d78:	4b0e      	ldr	r3, [pc, #56]	@ (8005db4 <vPortFree+0xbc>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	43db      	mvns	r3, r3
 8005d7e:	401a      	ands	r2, r3
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005d84:	f7fe fc4e 	bl	8004624 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	685a      	ldr	r2, [r3, #4]
 8005d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8005db8 <vPortFree+0xc0>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4413      	add	r3, r2
 8005d92:	4a09      	ldr	r2, [pc, #36]	@ (8005db8 <vPortFree+0xc0>)
 8005d94:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005d96:	6938      	ldr	r0, [r7, #16]
 8005d98:	f000 f874 	bl	8005e84 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005d9c:	4b07      	ldr	r3, [pc, #28]	@ (8005dbc <vPortFree+0xc4>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	3301      	adds	r3, #1
 8005da2:	4a06      	ldr	r2, [pc, #24]	@ (8005dbc <vPortFree+0xc4>)
 8005da4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005da6:	f7fe fc4b 	bl	8004640 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005daa:	bf00      	nop
 8005dac:	3718      	adds	r7, #24
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	bf00      	nop
 8005db4:	20004c48 	.word	0x20004c48
 8005db8:	20004c38 	.word	0x20004c38
 8005dbc:	20004c44 	.word	0x20004c44

08005dc0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b085      	sub	sp, #20
 8005dc4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005dc6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005dca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005dcc:	4b27      	ldr	r3, [pc, #156]	@ (8005e6c <prvHeapInit+0xac>)
 8005dce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f003 0307 	and.w	r3, r3, #7
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d00c      	beq.n	8005df4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	3307      	adds	r3, #7
 8005dde:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f023 0307 	bic.w	r3, r3, #7
 8005de6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005de8:	68ba      	ldr	r2, [r7, #8]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	4a1f      	ldr	r2, [pc, #124]	@ (8005e6c <prvHeapInit+0xac>)
 8005df0:	4413      	add	r3, r2
 8005df2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005df8:	4a1d      	ldr	r2, [pc, #116]	@ (8005e70 <prvHeapInit+0xb0>)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005dfe:	4b1c      	ldr	r3, [pc, #112]	@ (8005e70 <prvHeapInit+0xb0>)
 8005e00:	2200      	movs	r2, #0
 8005e02:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	68ba      	ldr	r2, [r7, #8]
 8005e08:	4413      	add	r3, r2
 8005e0a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005e0c:	2208      	movs	r2, #8
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	1a9b      	subs	r3, r3, r2
 8005e12:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f023 0307 	bic.w	r3, r3, #7
 8005e1a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	4a15      	ldr	r2, [pc, #84]	@ (8005e74 <prvHeapInit+0xb4>)
 8005e20:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005e22:	4b14      	ldr	r3, [pc, #80]	@ (8005e74 <prvHeapInit+0xb4>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2200      	movs	r2, #0
 8005e28:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005e2a:	4b12      	ldr	r3, [pc, #72]	@ (8005e74 <prvHeapInit+0xb4>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	1ad2      	subs	r2, r2, r3
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005e40:	4b0c      	ldr	r3, [pc, #48]	@ (8005e74 <prvHeapInit+0xb4>)
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	4a0a      	ldr	r2, [pc, #40]	@ (8005e78 <prvHeapInit+0xb8>)
 8005e4e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	4a09      	ldr	r2, [pc, #36]	@ (8005e7c <prvHeapInit+0xbc>)
 8005e56:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005e58:	4b09      	ldr	r3, [pc, #36]	@ (8005e80 <prvHeapInit+0xc0>)
 8005e5a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005e5e:	601a      	str	r2, [r3, #0]
}
 8005e60:	bf00      	nop
 8005e62:	3714      	adds	r7, #20
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr
 8005e6c:	2000102c 	.word	0x2000102c
 8005e70:	20004c2c 	.word	0x20004c2c
 8005e74:	20004c34 	.word	0x20004c34
 8005e78:	20004c3c 	.word	0x20004c3c
 8005e7c:	20004c38 	.word	0x20004c38
 8005e80:	20004c48 	.word	0x20004c48

08005e84 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005e84:	b480      	push	{r7}
 8005e86:	b085      	sub	sp, #20
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005e8c:	4b28      	ldr	r3, [pc, #160]	@ (8005f30 <prvInsertBlockIntoFreeList+0xac>)
 8005e8e:	60fb      	str	r3, [r7, #12]
 8005e90:	e002      	b.n	8005e98 <prvInsertBlockIntoFreeList+0x14>
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	60fb      	str	r3, [r7, #12]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d8f7      	bhi.n	8005e92 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	68ba      	ldr	r2, [r7, #8]
 8005eac:	4413      	add	r3, r2
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	429a      	cmp	r2, r3
 8005eb2:	d108      	bne.n	8005ec6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	685a      	ldr	r2, [r3, #4]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	441a      	add	r2, r3
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	68ba      	ldr	r2, [r7, #8]
 8005ed0:	441a      	add	r2, r3
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d118      	bne.n	8005f0c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	4b15      	ldr	r3, [pc, #84]	@ (8005f34 <prvInsertBlockIntoFreeList+0xb0>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	d00d      	beq.n	8005f02 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685a      	ldr	r2, [r3, #4]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	441a      	add	r2, r3
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	601a      	str	r2, [r3, #0]
 8005f00:	e008      	b.n	8005f14 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005f02:	4b0c      	ldr	r3, [pc, #48]	@ (8005f34 <prvInsertBlockIntoFreeList+0xb0>)
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	601a      	str	r2, [r3, #0]
 8005f0a:	e003      	b.n	8005f14 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d002      	beq.n	8005f22 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005f22:	bf00      	nop
 8005f24:	3714      	adds	r7, #20
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr
 8005f2e:	bf00      	nop
 8005f30:	20004c2c 	.word	0x20004c2c
 8005f34:	20004c34 	.word	0x20004c34

08005f38 <__cvt>:
 8005f38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f3c:	ec57 6b10 	vmov	r6, r7, d0
 8005f40:	2f00      	cmp	r7, #0
 8005f42:	460c      	mov	r4, r1
 8005f44:	4619      	mov	r1, r3
 8005f46:	463b      	mov	r3, r7
 8005f48:	bfbb      	ittet	lt
 8005f4a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005f4e:	461f      	movlt	r7, r3
 8005f50:	2300      	movge	r3, #0
 8005f52:	232d      	movlt	r3, #45	@ 0x2d
 8005f54:	700b      	strb	r3, [r1, #0]
 8005f56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f58:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005f5c:	4691      	mov	r9, r2
 8005f5e:	f023 0820 	bic.w	r8, r3, #32
 8005f62:	bfbc      	itt	lt
 8005f64:	4632      	movlt	r2, r6
 8005f66:	4616      	movlt	r6, r2
 8005f68:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f6c:	d005      	beq.n	8005f7a <__cvt+0x42>
 8005f6e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005f72:	d100      	bne.n	8005f76 <__cvt+0x3e>
 8005f74:	3401      	adds	r4, #1
 8005f76:	2102      	movs	r1, #2
 8005f78:	e000      	b.n	8005f7c <__cvt+0x44>
 8005f7a:	2103      	movs	r1, #3
 8005f7c:	ab03      	add	r3, sp, #12
 8005f7e:	9301      	str	r3, [sp, #4]
 8005f80:	ab02      	add	r3, sp, #8
 8005f82:	9300      	str	r3, [sp, #0]
 8005f84:	ec47 6b10 	vmov	d0, r6, r7
 8005f88:	4653      	mov	r3, sl
 8005f8a:	4622      	mov	r2, r4
 8005f8c:	f000 fe90 	bl	8006cb0 <_dtoa_r>
 8005f90:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005f94:	4605      	mov	r5, r0
 8005f96:	d119      	bne.n	8005fcc <__cvt+0x94>
 8005f98:	f019 0f01 	tst.w	r9, #1
 8005f9c:	d00e      	beq.n	8005fbc <__cvt+0x84>
 8005f9e:	eb00 0904 	add.w	r9, r0, r4
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	4630      	mov	r0, r6
 8005fa8:	4639      	mov	r1, r7
 8005faa:	f7fa fdad 	bl	8000b08 <__aeabi_dcmpeq>
 8005fae:	b108      	cbz	r0, 8005fb4 <__cvt+0x7c>
 8005fb0:	f8cd 900c 	str.w	r9, [sp, #12]
 8005fb4:	2230      	movs	r2, #48	@ 0x30
 8005fb6:	9b03      	ldr	r3, [sp, #12]
 8005fb8:	454b      	cmp	r3, r9
 8005fba:	d31e      	bcc.n	8005ffa <__cvt+0xc2>
 8005fbc:	9b03      	ldr	r3, [sp, #12]
 8005fbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005fc0:	1b5b      	subs	r3, r3, r5
 8005fc2:	4628      	mov	r0, r5
 8005fc4:	6013      	str	r3, [r2, #0]
 8005fc6:	b004      	add	sp, #16
 8005fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fcc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005fd0:	eb00 0904 	add.w	r9, r0, r4
 8005fd4:	d1e5      	bne.n	8005fa2 <__cvt+0x6a>
 8005fd6:	7803      	ldrb	r3, [r0, #0]
 8005fd8:	2b30      	cmp	r3, #48	@ 0x30
 8005fda:	d10a      	bne.n	8005ff2 <__cvt+0xba>
 8005fdc:	2200      	movs	r2, #0
 8005fde:	2300      	movs	r3, #0
 8005fe0:	4630      	mov	r0, r6
 8005fe2:	4639      	mov	r1, r7
 8005fe4:	f7fa fd90 	bl	8000b08 <__aeabi_dcmpeq>
 8005fe8:	b918      	cbnz	r0, 8005ff2 <__cvt+0xba>
 8005fea:	f1c4 0401 	rsb	r4, r4, #1
 8005fee:	f8ca 4000 	str.w	r4, [sl]
 8005ff2:	f8da 3000 	ldr.w	r3, [sl]
 8005ff6:	4499      	add	r9, r3
 8005ff8:	e7d3      	b.n	8005fa2 <__cvt+0x6a>
 8005ffa:	1c59      	adds	r1, r3, #1
 8005ffc:	9103      	str	r1, [sp, #12]
 8005ffe:	701a      	strb	r2, [r3, #0]
 8006000:	e7d9      	b.n	8005fb6 <__cvt+0x7e>

08006002 <__exponent>:
 8006002:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006004:	2900      	cmp	r1, #0
 8006006:	bfba      	itte	lt
 8006008:	4249      	neglt	r1, r1
 800600a:	232d      	movlt	r3, #45	@ 0x2d
 800600c:	232b      	movge	r3, #43	@ 0x2b
 800600e:	2909      	cmp	r1, #9
 8006010:	7002      	strb	r2, [r0, #0]
 8006012:	7043      	strb	r3, [r0, #1]
 8006014:	dd29      	ble.n	800606a <__exponent+0x68>
 8006016:	f10d 0307 	add.w	r3, sp, #7
 800601a:	461d      	mov	r5, r3
 800601c:	270a      	movs	r7, #10
 800601e:	461a      	mov	r2, r3
 8006020:	fbb1 f6f7 	udiv	r6, r1, r7
 8006024:	fb07 1416 	mls	r4, r7, r6, r1
 8006028:	3430      	adds	r4, #48	@ 0x30
 800602a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800602e:	460c      	mov	r4, r1
 8006030:	2c63      	cmp	r4, #99	@ 0x63
 8006032:	f103 33ff 	add.w	r3, r3, #4294967295
 8006036:	4631      	mov	r1, r6
 8006038:	dcf1      	bgt.n	800601e <__exponent+0x1c>
 800603a:	3130      	adds	r1, #48	@ 0x30
 800603c:	1e94      	subs	r4, r2, #2
 800603e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006042:	1c41      	adds	r1, r0, #1
 8006044:	4623      	mov	r3, r4
 8006046:	42ab      	cmp	r3, r5
 8006048:	d30a      	bcc.n	8006060 <__exponent+0x5e>
 800604a:	f10d 0309 	add.w	r3, sp, #9
 800604e:	1a9b      	subs	r3, r3, r2
 8006050:	42ac      	cmp	r4, r5
 8006052:	bf88      	it	hi
 8006054:	2300      	movhi	r3, #0
 8006056:	3302      	adds	r3, #2
 8006058:	4403      	add	r3, r0
 800605a:	1a18      	subs	r0, r3, r0
 800605c:	b003      	add	sp, #12
 800605e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006060:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006064:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006068:	e7ed      	b.n	8006046 <__exponent+0x44>
 800606a:	2330      	movs	r3, #48	@ 0x30
 800606c:	3130      	adds	r1, #48	@ 0x30
 800606e:	7083      	strb	r3, [r0, #2]
 8006070:	70c1      	strb	r1, [r0, #3]
 8006072:	1d03      	adds	r3, r0, #4
 8006074:	e7f1      	b.n	800605a <__exponent+0x58>
	...

08006078 <_printf_float>:
 8006078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800607c:	b08d      	sub	sp, #52	@ 0x34
 800607e:	460c      	mov	r4, r1
 8006080:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006084:	4616      	mov	r6, r2
 8006086:	461f      	mov	r7, r3
 8006088:	4605      	mov	r5, r0
 800608a:	f000 fd01 	bl	8006a90 <_localeconv_r>
 800608e:	6803      	ldr	r3, [r0, #0]
 8006090:	9304      	str	r3, [sp, #16]
 8006092:	4618      	mov	r0, r3
 8006094:	f7fa f90c 	bl	80002b0 <strlen>
 8006098:	2300      	movs	r3, #0
 800609a:	930a      	str	r3, [sp, #40]	@ 0x28
 800609c:	f8d8 3000 	ldr.w	r3, [r8]
 80060a0:	9005      	str	r0, [sp, #20]
 80060a2:	3307      	adds	r3, #7
 80060a4:	f023 0307 	bic.w	r3, r3, #7
 80060a8:	f103 0208 	add.w	r2, r3, #8
 80060ac:	f894 a018 	ldrb.w	sl, [r4, #24]
 80060b0:	f8d4 b000 	ldr.w	fp, [r4]
 80060b4:	f8c8 2000 	str.w	r2, [r8]
 80060b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80060bc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80060c0:	9307      	str	r3, [sp, #28]
 80060c2:	f8cd 8018 	str.w	r8, [sp, #24]
 80060c6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80060ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060ce:	4b9c      	ldr	r3, [pc, #624]	@ (8006340 <_printf_float+0x2c8>)
 80060d0:	f04f 32ff 	mov.w	r2, #4294967295
 80060d4:	f7fa fd4a 	bl	8000b6c <__aeabi_dcmpun>
 80060d8:	bb70      	cbnz	r0, 8006138 <_printf_float+0xc0>
 80060da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060de:	4b98      	ldr	r3, [pc, #608]	@ (8006340 <_printf_float+0x2c8>)
 80060e0:	f04f 32ff 	mov.w	r2, #4294967295
 80060e4:	f7fa fd24 	bl	8000b30 <__aeabi_dcmple>
 80060e8:	bb30      	cbnz	r0, 8006138 <_printf_float+0xc0>
 80060ea:	2200      	movs	r2, #0
 80060ec:	2300      	movs	r3, #0
 80060ee:	4640      	mov	r0, r8
 80060f0:	4649      	mov	r1, r9
 80060f2:	f7fa fd13 	bl	8000b1c <__aeabi_dcmplt>
 80060f6:	b110      	cbz	r0, 80060fe <_printf_float+0x86>
 80060f8:	232d      	movs	r3, #45	@ 0x2d
 80060fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060fe:	4a91      	ldr	r2, [pc, #580]	@ (8006344 <_printf_float+0x2cc>)
 8006100:	4b91      	ldr	r3, [pc, #580]	@ (8006348 <_printf_float+0x2d0>)
 8006102:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006106:	bf8c      	ite	hi
 8006108:	4690      	movhi	r8, r2
 800610a:	4698      	movls	r8, r3
 800610c:	2303      	movs	r3, #3
 800610e:	6123      	str	r3, [r4, #16]
 8006110:	f02b 0304 	bic.w	r3, fp, #4
 8006114:	6023      	str	r3, [r4, #0]
 8006116:	f04f 0900 	mov.w	r9, #0
 800611a:	9700      	str	r7, [sp, #0]
 800611c:	4633      	mov	r3, r6
 800611e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006120:	4621      	mov	r1, r4
 8006122:	4628      	mov	r0, r5
 8006124:	f000 f9d2 	bl	80064cc <_printf_common>
 8006128:	3001      	adds	r0, #1
 800612a:	f040 808d 	bne.w	8006248 <_printf_float+0x1d0>
 800612e:	f04f 30ff 	mov.w	r0, #4294967295
 8006132:	b00d      	add	sp, #52	@ 0x34
 8006134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006138:	4642      	mov	r2, r8
 800613a:	464b      	mov	r3, r9
 800613c:	4640      	mov	r0, r8
 800613e:	4649      	mov	r1, r9
 8006140:	f7fa fd14 	bl	8000b6c <__aeabi_dcmpun>
 8006144:	b140      	cbz	r0, 8006158 <_printf_float+0xe0>
 8006146:	464b      	mov	r3, r9
 8006148:	2b00      	cmp	r3, #0
 800614a:	bfbc      	itt	lt
 800614c:	232d      	movlt	r3, #45	@ 0x2d
 800614e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006152:	4a7e      	ldr	r2, [pc, #504]	@ (800634c <_printf_float+0x2d4>)
 8006154:	4b7e      	ldr	r3, [pc, #504]	@ (8006350 <_printf_float+0x2d8>)
 8006156:	e7d4      	b.n	8006102 <_printf_float+0x8a>
 8006158:	6863      	ldr	r3, [r4, #4]
 800615a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800615e:	9206      	str	r2, [sp, #24]
 8006160:	1c5a      	adds	r2, r3, #1
 8006162:	d13b      	bne.n	80061dc <_printf_float+0x164>
 8006164:	2306      	movs	r3, #6
 8006166:	6063      	str	r3, [r4, #4]
 8006168:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800616c:	2300      	movs	r3, #0
 800616e:	6022      	str	r2, [r4, #0]
 8006170:	9303      	str	r3, [sp, #12]
 8006172:	ab0a      	add	r3, sp, #40	@ 0x28
 8006174:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006178:	ab09      	add	r3, sp, #36	@ 0x24
 800617a:	9300      	str	r3, [sp, #0]
 800617c:	6861      	ldr	r1, [r4, #4]
 800617e:	ec49 8b10 	vmov	d0, r8, r9
 8006182:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006186:	4628      	mov	r0, r5
 8006188:	f7ff fed6 	bl	8005f38 <__cvt>
 800618c:	9b06      	ldr	r3, [sp, #24]
 800618e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006190:	2b47      	cmp	r3, #71	@ 0x47
 8006192:	4680      	mov	r8, r0
 8006194:	d129      	bne.n	80061ea <_printf_float+0x172>
 8006196:	1cc8      	adds	r0, r1, #3
 8006198:	db02      	blt.n	80061a0 <_printf_float+0x128>
 800619a:	6863      	ldr	r3, [r4, #4]
 800619c:	4299      	cmp	r1, r3
 800619e:	dd41      	ble.n	8006224 <_printf_float+0x1ac>
 80061a0:	f1aa 0a02 	sub.w	sl, sl, #2
 80061a4:	fa5f fa8a 	uxtb.w	sl, sl
 80061a8:	3901      	subs	r1, #1
 80061aa:	4652      	mov	r2, sl
 80061ac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80061b0:	9109      	str	r1, [sp, #36]	@ 0x24
 80061b2:	f7ff ff26 	bl	8006002 <__exponent>
 80061b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80061b8:	1813      	adds	r3, r2, r0
 80061ba:	2a01      	cmp	r2, #1
 80061bc:	4681      	mov	r9, r0
 80061be:	6123      	str	r3, [r4, #16]
 80061c0:	dc02      	bgt.n	80061c8 <_printf_float+0x150>
 80061c2:	6822      	ldr	r2, [r4, #0]
 80061c4:	07d2      	lsls	r2, r2, #31
 80061c6:	d501      	bpl.n	80061cc <_printf_float+0x154>
 80061c8:	3301      	adds	r3, #1
 80061ca:	6123      	str	r3, [r4, #16]
 80061cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d0a2      	beq.n	800611a <_printf_float+0xa2>
 80061d4:	232d      	movs	r3, #45	@ 0x2d
 80061d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061da:	e79e      	b.n	800611a <_printf_float+0xa2>
 80061dc:	9a06      	ldr	r2, [sp, #24]
 80061de:	2a47      	cmp	r2, #71	@ 0x47
 80061e0:	d1c2      	bne.n	8006168 <_printf_float+0xf0>
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d1c0      	bne.n	8006168 <_printf_float+0xf0>
 80061e6:	2301      	movs	r3, #1
 80061e8:	e7bd      	b.n	8006166 <_printf_float+0xee>
 80061ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80061ee:	d9db      	bls.n	80061a8 <_printf_float+0x130>
 80061f0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80061f4:	d118      	bne.n	8006228 <_printf_float+0x1b0>
 80061f6:	2900      	cmp	r1, #0
 80061f8:	6863      	ldr	r3, [r4, #4]
 80061fa:	dd0b      	ble.n	8006214 <_printf_float+0x19c>
 80061fc:	6121      	str	r1, [r4, #16]
 80061fe:	b913      	cbnz	r3, 8006206 <_printf_float+0x18e>
 8006200:	6822      	ldr	r2, [r4, #0]
 8006202:	07d0      	lsls	r0, r2, #31
 8006204:	d502      	bpl.n	800620c <_printf_float+0x194>
 8006206:	3301      	adds	r3, #1
 8006208:	440b      	add	r3, r1
 800620a:	6123      	str	r3, [r4, #16]
 800620c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800620e:	f04f 0900 	mov.w	r9, #0
 8006212:	e7db      	b.n	80061cc <_printf_float+0x154>
 8006214:	b913      	cbnz	r3, 800621c <_printf_float+0x1a4>
 8006216:	6822      	ldr	r2, [r4, #0]
 8006218:	07d2      	lsls	r2, r2, #31
 800621a:	d501      	bpl.n	8006220 <_printf_float+0x1a8>
 800621c:	3302      	adds	r3, #2
 800621e:	e7f4      	b.n	800620a <_printf_float+0x192>
 8006220:	2301      	movs	r3, #1
 8006222:	e7f2      	b.n	800620a <_printf_float+0x192>
 8006224:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006228:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800622a:	4299      	cmp	r1, r3
 800622c:	db05      	blt.n	800623a <_printf_float+0x1c2>
 800622e:	6823      	ldr	r3, [r4, #0]
 8006230:	6121      	str	r1, [r4, #16]
 8006232:	07d8      	lsls	r0, r3, #31
 8006234:	d5ea      	bpl.n	800620c <_printf_float+0x194>
 8006236:	1c4b      	adds	r3, r1, #1
 8006238:	e7e7      	b.n	800620a <_printf_float+0x192>
 800623a:	2900      	cmp	r1, #0
 800623c:	bfd4      	ite	le
 800623e:	f1c1 0202 	rsble	r2, r1, #2
 8006242:	2201      	movgt	r2, #1
 8006244:	4413      	add	r3, r2
 8006246:	e7e0      	b.n	800620a <_printf_float+0x192>
 8006248:	6823      	ldr	r3, [r4, #0]
 800624a:	055a      	lsls	r2, r3, #21
 800624c:	d407      	bmi.n	800625e <_printf_float+0x1e6>
 800624e:	6923      	ldr	r3, [r4, #16]
 8006250:	4642      	mov	r2, r8
 8006252:	4631      	mov	r1, r6
 8006254:	4628      	mov	r0, r5
 8006256:	47b8      	blx	r7
 8006258:	3001      	adds	r0, #1
 800625a:	d12b      	bne.n	80062b4 <_printf_float+0x23c>
 800625c:	e767      	b.n	800612e <_printf_float+0xb6>
 800625e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006262:	f240 80dd 	bls.w	8006420 <_printf_float+0x3a8>
 8006266:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800626a:	2200      	movs	r2, #0
 800626c:	2300      	movs	r3, #0
 800626e:	f7fa fc4b 	bl	8000b08 <__aeabi_dcmpeq>
 8006272:	2800      	cmp	r0, #0
 8006274:	d033      	beq.n	80062de <_printf_float+0x266>
 8006276:	4a37      	ldr	r2, [pc, #220]	@ (8006354 <_printf_float+0x2dc>)
 8006278:	2301      	movs	r3, #1
 800627a:	4631      	mov	r1, r6
 800627c:	4628      	mov	r0, r5
 800627e:	47b8      	blx	r7
 8006280:	3001      	adds	r0, #1
 8006282:	f43f af54 	beq.w	800612e <_printf_float+0xb6>
 8006286:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800628a:	4543      	cmp	r3, r8
 800628c:	db02      	blt.n	8006294 <_printf_float+0x21c>
 800628e:	6823      	ldr	r3, [r4, #0]
 8006290:	07d8      	lsls	r0, r3, #31
 8006292:	d50f      	bpl.n	80062b4 <_printf_float+0x23c>
 8006294:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006298:	4631      	mov	r1, r6
 800629a:	4628      	mov	r0, r5
 800629c:	47b8      	blx	r7
 800629e:	3001      	adds	r0, #1
 80062a0:	f43f af45 	beq.w	800612e <_printf_float+0xb6>
 80062a4:	f04f 0900 	mov.w	r9, #0
 80062a8:	f108 38ff 	add.w	r8, r8, #4294967295
 80062ac:	f104 0a1a 	add.w	sl, r4, #26
 80062b0:	45c8      	cmp	r8, r9
 80062b2:	dc09      	bgt.n	80062c8 <_printf_float+0x250>
 80062b4:	6823      	ldr	r3, [r4, #0]
 80062b6:	079b      	lsls	r3, r3, #30
 80062b8:	f100 8103 	bmi.w	80064c2 <_printf_float+0x44a>
 80062bc:	68e0      	ldr	r0, [r4, #12]
 80062be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062c0:	4298      	cmp	r0, r3
 80062c2:	bfb8      	it	lt
 80062c4:	4618      	movlt	r0, r3
 80062c6:	e734      	b.n	8006132 <_printf_float+0xba>
 80062c8:	2301      	movs	r3, #1
 80062ca:	4652      	mov	r2, sl
 80062cc:	4631      	mov	r1, r6
 80062ce:	4628      	mov	r0, r5
 80062d0:	47b8      	blx	r7
 80062d2:	3001      	adds	r0, #1
 80062d4:	f43f af2b 	beq.w	800612e <_printf_float+0xb6>
 80062d8:	f109 0901 	add.w	r9, r9, #1
 80062dc:	e7e8      	b.n	80062b0 <_printf_float+0x238>
 80062de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	dc39      	bgt.n	8006358 <_printf_float+0x2e0>
 80062e4:	4a1b      	ldr	r2, [pc, #108]	@ (8006354 <_printf_float+0x2dc>)
 80062e6:	2301      	movs	r3, #1
 80062e8:	4631      	mov	r1, r6
 80062ea:	4628      	mov	r0, r5
 80062ec:	47b8      	blx	r7
 80062ee:	3001      	adds	r0, #1
 80062f0:	f43f af1d 	beq.w	800612e <_printf_float+0xb6>
 80062f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80062f8:	ea59 0303 	orrs.w	r3, r9, r3
 80062fc:	d102      	bne.n	8006304 <_printf_float+0x28c>
 80062fe:	6823      	ldr	r3, [r4, #0]
 8006300:	07d9      	lsls	r1, r3, #31
 8006302:	d5d7      	bpl.n	80062b4 <_printf_float+0x23c>
 8006304:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006308:	4631      	mov	r1, r6
 800630a:	4628      	mov	r0, r5
 800630c:	47b8      	blx	r7
 800630e:	3001      	adds	r0, #1
 8006310:	f43f af0d 	beq.w	800612e <_printf_float+0xb6>
 8006314:	f04f 0a00 	mov.w	sl, #0
 8006318:	f104 0b1a 	add.w	fp, r4, #26
 800631c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800631e:	425b      	negs	r3, r3
 8006320:	4553      	cmp	r3, sl
 8006322:	dc01      	bgt.n	8006328 <_printf_float+0x2b0>
 8006324:	464b      	mov	r3, r9
 8006326:	e793      	b.n	8006250 <_printf_float+0x1d8>
 8006328:	2301      	movs	r3, #1
 800632a:	465a      	mov	r2, fp
 800632c:	4631      	mov	r1, r6
 800632e:	4628      	mov	r0, r5
 8006330:	47b8      	blx	r7
 8006332:	3001      	adds	r0, #1
 8006334:	f43f aefb 	beq.w	800612e <_printf_float+0xb6>
 8006338:	f10a 0a01 	add.w	sl, sl, #1
 800633c:	e7ee      	b.n	800631c <_printf_float+0x2a4>
 800633e:	bf00      	nop
 8006340:	7fefffff 	.word	0x7fefffff
 8006344:	08008cbc 	.word	0x08008cbc
 8006348:	08008cb8 	.word	0x08008cb8
 800634c:	08008cc4 	.word	0x08008cc4
 8006350:	08008cc0 	.word	0x08008cc0
 8006354:	08008cc8 	.word	0x08008cc8
 8006358:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800635a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800635e:	4553      	cmp	r3, sl
 8006360:	bfa8      	it	ge
 8006362:	4653      	movge	r3, sl
 8006364:	2b00      	cmp	r3, #0
 8006366:	4699      	mov	r9, r3
 8006368:	dc36      	bgt.n	80063d8 <_printf_float+0x360>
 800636a:	f04f 0b00 	mov.w	fp, #0
 800636e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006372:	f104 021a 	add.w	r2, r4, #26
 8006376:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006378:	9306      	str	r3, [sp, #24]
 800637a:	eba3 0309 	sub.w	r3, r3, r9
 800637e:	455b      	cmp	r3, fp
 8006380:	dc31      	bgt.n	80063e6 <_printf_float+0x36e>
 8006382:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006384:	459a      	cmp	sl, r3
 8006386:	dc3a      	bgt.n	80063fe <_printf_float+0x386>
 8006388:	6823      	ldr	r3, [r4, #0]
 800638a:	07da      	lsls	r2, r3, #31
 800638c:	d437      	bmi.n	80063fe <_printf_float+0x386>
 800638e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006390:	ebaa 0903 	sub.w	r9, sl, r3
 8006394:	9b06      	ldr	r3, [sp, #24]
 8006396:	ebaa 0303 	sub.w	r3, sl, r3
 800639a:	4599      	cmp	r9, r3
 800639c:	bfa8      	it	ge
 800639e:	4699      	movge	r9, r3
 80063a0:	f1b9 0f00 	cmp.w	r9, #0
 80063a4:	dc33      	bgt.n	800640e <_printf_float+0x396>
 80063a6:	f04f 0800 	mov.w	r8, #0
 80063aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063ae:	f104 0b1a 	add.w	fp, r4, #26
 80063b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063b4:	ebaa 0303 	sub.w	r3, sl, r3
 80063b8:	eba3 0309 	sub.w	r3, r3, r9
 80063bc:	4543      	cmp	r3, r8
 80063be:	f77f af79 	ble.w	80062b4 <_printf_float+0x23c>
 80063c2:	2301      	movs	r3, #1
 80063c4:	465a      	mov	r2, fp
 80063c6:	4631      	mov	r1, r6
 80063c8:	4628      	mov	r0, r5
 80063ca:	47b8      	blx	r7
 80063cc:	3001      	adds	r0, #1
 80063ce:	f43f aeae 	beq.w	800612e <_printf_float+0xb6>
 80063d2:	f108 0801 	add.w	r8, r8, #1
 80063d6:	e7ec      	b.n	80063b2 <_printf_float+0x33a>
 80063d8:	4642      	mov	r2, r8
 80063da:	4631      	mov	r1, r6
 80063dc:	4628      	mov	r0, r5
 80063de:	47b8      	blx	r7
 80063e0:	3001      	adds	r0, #1
 80063e2:	d1c2      	bne.n	800636a <_printf_float+0x2f2>
 80063e4:	e6a3      	b.n	800612e <_printf_float+0xb6>
 80063e6:	2301      	movs	r3, #1
 80063e8:	4631      	mov	r1, r6
 80063ea:	4628      	mov	r0, r5
 80063ec:	9206      	str	r2, [sp, #24]
 80063ee:	47b8      	blx	r7
 80063f0:	3001      	adds	r0, #1
 80063f2:	f43f ae9c 	beq.w	800612e <_printf_float+0xb6>
 80063f6:	9a06      	ldr	r2, [sp, #24]
 80063f8:	f10b 0b01 	add.w	fp, fp, #1
 80063fc:	e7bb      	b.n	8006376 <_printf_float+0x2fe>
 80063fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006402:	4631      	mov	r1, r6
 8006404:	4628      	mov	r0, r5
 8006406:	47b8      	blx	r7
 8006408:	3001      	adds	r0, #1
 800640a:	d1c0      	bne.n	800638e <_printf_float+0x316>
 800640c:	e68f      	b.n	800612e <_printf_float+0xb6>
 800640e:	9a06      	ldr	r2, [sp, #24]
 8006410:	464b      	mov	r3, r9
 8006412:	4442      	add	r2, r8
 8006414:	4631      	mov	r1, r6
 8006416:	4628      	mov	r0, r5
 8006418:	47b8      	blx	r7
 800641a:	3001      	adds	r0, #1
 800641c:	d1c3      	bne.n	80063a6 <_printf_float+0x32e>
 800641e:	e686      	b.n	800612e <_printf_float+0xb6>
 8006420:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006424:	f1ba 0f01 	cmp.w	sl, #1
 8006428:	dc01      	bgt.n	800642e <_printf_float+0x3b6>
 800642a:	07db      	lsls	r3, r3, #31
 800642c:	d536      	bpl.n	800649c <_printf_float+0x424>
 800642e:	2301      	movs	r3, #1
 8006430:	4642      	mov	r2, r8
 8006432:	4631      	mov	r1, r6
 8006434:	4628      	mov	r0, r5
 8006436:	47b8      	blx	r7
 8006438:	3001      	adds	r0, #1
 800643a:	f43f ae78 	beq.w	800612e <_printf_float+0xb6>
 800643e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006442:	4631      	mov	r1, r6
 8006444:	4628      	mov	r0, r5
 8006446:	47b8      	blx	r7
 8006448:	3001      	adds	r0, #1
 800644a:	f43f ae70 	beq.w	800612e <_printf_float+0xb6>
 800644e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006452:	2200      	movs	r2, #0
 8006454:	2300      	movs	r3, #0
 8006456:	f10a 3aff 	add.w	sl, sl, #4294967295
 800645a:	f7fa fb55 	bl	8000b08 <__aeabi_dcmpeq>
 800645e:	b9c0      	cbnz	r0, 8006492 <_printf_float+0x41a>
 8006460:	4653      	mov	r3, sl
 8006462:	f108 0201 	add.w	r2, r8, #1
 8006466:	4631      	mov	r1, r6
 8006468:	4628      	mov	r0, r5
 800646a:	47b8      	blx	r7
 800646c:	3001      	adds	r0, #1
 800646e:	d10c      	bne.n	800648a <_printf_float+0x412>
 8006470:	e65d      	b.n	800612e <_printf_float+0xb6>
 8006472:	2301      	movs	r3, #1
 8006474:	465a      	mov	r2, fp
 8006476:	4631      	mov	r1, r6
 8006478:	4628      	mov	r0, r5
 800647a:	47b8      	blx	r7
 800647c:	3001      	adds	r0, #1
 800647e:	f43f ae56 	beq.w	800612e <_printf_float+0xb6>
 8006482:	f108 0801 	add.w	r8, r8, #1
 8006486:	45d0      	cmp	r8, sl
 8006488:	dbf3      	blt.n	8006472 <_printf_float+0x3fa>
 800648a:	464b      	mov	r3, r9
 800648c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006490:	e6df      	b.n	8006252 <_printf_float+0x1da>
 8006492:	f04f 0800 	mov.w	r8, #0
 8006496:	f104 0b1a 	add.w	fp, r4, #26
 800649a:	e7f4      	b.n	8006486 <_printf_float+0x40e>
 800649c:	2301      	movs	r3, #1
 800649e:	4642      	mov	r2, r8
 80064a0:	e7e1      	b.n	8006466 <_printf_float+0x3ee>
 80064a2:	2301      	movs	r3, #1
 80064a4:	464a      	mov	r2, r9
 80064a6:	4631      	mov	r1, r6
 80064a8:	4628      	mov	r0, r5
 80064aa:	47b8      	blx	r7
 80064ac:	3001      	adds	r0, #1
 80064ae:	f43f ae3e 	beq.w	800612e <_printf_float+0xb6>
 80064b2:	f108 0801 	add.w	r8, r8, #1
 80064b6:	68e3      	ldr	r3, [r4, #12]
 80064b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80064ba:	1a5b      	subs	r3, r3, r1
 80064bc:	4543      	cmp	r3, r8
 80064be:	dcf0      	bgt.n	80064a2 <_printf_float+0x42a>
 80064c0:	e6fc      	b.n	80062bc <_printf_float+0x244>
 80064c2:	f04f 0800 	mov.w	r8, #0
 80064c6:	f104 0919 	add.w	r9, r4, #25
 80064ca:	e7f4      	b.n	80064b6 <_printf_float+0x43e>

080064cc <_printf_common>:
 80064cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064d0:	4616      	mov	r6, r2
 80064d2:	4698      	mov	r8, r3
 80064d4:	688a      	ldr	r2, [r1, #8]
 80064d6:	690b      	ldr	r3, [r1, #16]
 80064d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064dc:	4293      	cmp	r3, r2
 80064de:	bfb8      	it	lt
 80064e0:	4613      	movlt	r3, r2
 80064e2:	6033      	str	r3, [r6, #0]
 80064e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80064e8:	4607      	mov	r7, r0
 80064ea:	460c      	mov	r4, r1
 80064ec:	b10a      	cbz	r2, 80064f2 <_printf_common+0x26>
 80064ee:	3301      	adds	r3, #1
 80064f0:	6033      	str	r3, [r6, #0]
 80064f2:	6823      	ldr	r3, [r4, #0]
 80064f4:	0699      	lsls	r1, r3, #26
 80064f6:	bf42      	ittt	mi
 80064f8:	6833      	ldrmi	r3, [r6, #0]
 80064fa:	3302      	addmi	r3, #2
 80064fc:	6033      	strmi	r3, [r6, #0]
 80064fe:	6825      	ldr	r5, [r4, #0]
 8006500:	f015 0506 	ands.w	r5, r5, #6
 8006504:	d106      	bne.n	8006514 <_printf_common+0x48>
 8006506:	f104 0a19 	add.w	sl, r4, #25
 800650a:	68e3      	ldr	r3, [r4, #12]
 800650c:	6832      	ldr	r2, [r6, #0]
 800650e:	1a9b      	subs	r3, r3, r2
 8006510:	42ab      	cmp	r3, r5
 8006512:	dc26      	bgt.n	8006562 <_printf_common+0x96>
 8006514:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006518:	6822      	ldr	r2, [r4, #0]
 800651a:	3b00      	subs	r3, #0
 800651c:	bf18      	it	ne
 800651e:	2301      	movne	r3, #1
 8006520:	0692      	lsls	r2, r2, #26
 8006522:	d42b      	bmi.n	800657c <_printf_common+0xb0>
 8006524:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006528:	4641      	mov	r1, r8
 800652a:	4638      	mov	r0, r7
 800652c:	47c8      	blx	r9
 800652e:	3001      	adds	r0, #1
 8006530:	d01e      	beq.n	8006570 <_printf_common+0xa4>
 8006532:	6823      	ldr	r3, [r4, #0]
 8006534:	6922      	ldr	r2, [r4, #16]
 8006536:	f003 0306 	and.w	r3, r3, #6
 800653a:	2b04      	cmp	r3, #4
 800653c:	bf02      	ittt	eq
 800653e:	68e5      	ldreq	r5, [r4, #12]
 8006540:	6833      	ldreq	r3, [r6, #0]
 8006542:	1aed      	subeq	r5, r5, r3
 8006544:	68a3      	ldr	r3, [r4, #8]
 8006546:	bf0c      	ite	eq
 8006548:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800654c:	2500      	movne	r5, #0
 800654e:	4293      	cmp	r3, r2
 8006550:	bfc4      	itt	gt
 8006552:	1a9b      	subgt	r3, r3, r2
 8006554:	18ed      	addgt	r5, r5, r3
 8006556:	2600      	movs	r6, #0
 8006558:	341a      	adds	r4, #26
 800655a:	42b5      	cmp	r5, r6
 800655c:	d11a      	bne.n	8006594 <_printf_common+0xc8>
 800655e:	2000      	movs	r0, #0
 8006560:	e008      	b.n	8006574 <_printf_common+0xa8>
 8006562:	2301      	movs	r3, #1
 8006564:	4652      	mov	r2, sl
 8006566:	4641      	mov	r1, r8
 8006568:	4638      	mov	r0, r7
 800656a:	47c8      	blx	r9
 800656c:	3001      	adds	r0, #1
 800656e:	d103      	bne.n	8006578 <_printf_common+0xac>
 8006570:	f04f 30ff 	mov.w	r0, #4294967295
 8006574:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006578:	3501      	adds	r5, #1
 800657a:	e7c6      	b.n	800650a <_printf_common+0x3e>
 800657c:	18e1      	adds	r1, r4, r3
 800657e:	1c5a      	adds	r2, r3, #1
 8006580:	2030      	movs	r0, #48	@ 0x30
 8006582:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006586:	4422      	add	r2, r4
 8006588:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800658c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006590:	3302      	adds	r3, #2
 8006592:	e7c7      	b.n	8006524 <_printf_common+0x58>
 8006594:	2301      	movs	r3, #1
 8006596:	4622      	mov	r2, r4
 8006598:	4641      	mov	r1, r8
 800659a:	4638      	mov	r0, r7
 800659c:	47c8      	blx	r9
 800659e:	3001      	adds	r0, #1
 80065a0:	d0e6      	beq.n	8006570 <_printf_common+0xa4>
 80065a2:	3601      	adds	r6, #1
 80065a4:	e7d9      	b.n	800655a <_printf_common+0x8e>
	...

080065a8 <_printf_i>:
 80065a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065ac:	7e0f      	ldrb	r7, [r1, #24]
 80065ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80065b0:	2f78      	cmp	r7, #120	@ 0x78
 80065b2:	4691      	mov	r9, r2
 80065b4:	4680      	mov	r8, r0
 80065b6:	460c      	mov	r4, r1
 80065b8:	469a      	mov	sl, r3
 80065ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80065be:	d807      	bhi.n	80065d0 <_printf_i+0x28>
 80065c0:	2f62      	cmp	r7, #98	@ 0x62
 80065c2:	d80a      	bhi.n	80065da <_printf_i+0x32>
 80065c4:	2f00      	cmp	r7, #0
 80065c6:	f000 80d1 	beq.w	800676c <_printf_i+0x1c4>
 80065ca:	2f58      	cmp	r7, #88	@ 0x58
 80065cc:	f000 80b8 	beq.w	8006740 <_printf_i+0x198>
 80065d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80065d8:	e03a      	b.n	8006650 <_printf_i+0xa8>
 80065da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80065de:	2b15      	cmp	r3, #21
 80065e0:	d8f6      	bhi.n	80065d0 <_printf_i+0x28>
 80065e2:	a101      	add	r1, pc, #4	@ (adr r1, 80065e8 <_printf_i+0x40>)
 80065e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065e8:	08006641 	.word	0x08006641
 80065ec:	08006655 	.word	0x08006655
 80065f0:	080065d1 	.word	0x080065d1
 80065f4:	080065d1 	.word	0x080065d1
 80065f8:	080065d1 	.word	0x080065d1
 80065fc:	080065d1 	.word	0x080065d1
 8006600:	08006655 	.word	0x08006655
 8006604:	080065d1 	.word	0x080065d1
 8006608:	080065d1 	.word	0x080065d1
 800660c:	080065d1 	.word	0x080065d1
 8006610:	080065d1 	.word	0x080065d1
 8006614:	08006753 	.word	0x08006753
 8006618:	0800667f 	.word	0x0800667f
 800661c:	0800670d 	.word	0x0800670d
 8006620:	080065d1 	.word	0x080065d1
 8006624:	080065d1 	.word	0x080065d1
 8006628:	08006775 	.word	0x08006775
 800662c:	080065d1 	.word	0x080065d1
 8006630:	0800667f 	.word	0x0800667f
 8006634:	080065d1 	.word	0x080065d1
 8006638:	080065d1 	.word	0x080065d1
 800663c:	08006715 	.word	0x08006715
 8006640:	6833      	ldr	r3, [r6, #0]
 8006642:	1d1a      	adds	r2, r3, #4
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	6032      	str	r2, [r6, #0]
 8006648:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800664c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006650:	2301      	movs	r3, #1
 8006652:	e09c      	b.n	800678e <_printf_i+0x1e6>
 8006654:	6833      	ldr	r3, [r6, #0]
 8006656:	6820      	ldr	r0, [r4, #0]
 8006658:	1d19      	adds	r1, r3, #4
 800665a:	6031      	str	r1, [r6, #0]
 800665c:	0606      	lsls	r6, r0, #24
 800665e:	d501      	bpl.n	8006664 <_printf_i+0xbc>
 8006660:	681d      	ldr	r5, [r3, #0]
 8006662:	e003      	b.n	800666c <_printf_i+0xc4>
 8006664:	0645      	lsls	r5, r0, #25
 8006666:	d5fb      	bpl.n	8006660 <_printf_i+0xb8>
 8006668:	f9b3 5000 	ldrsh.w	r5, [r3]
 800666c:	2d00      	cmp	r5, #0
 800666e:	da03      	bge.n	8006678 <_printf_i+0xd0>
 8006670:	232d      	movs	r3, #45	@ 0x2d
 8006672:	426d      	negs	r5, r5
 8006674:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006678:	4858      	ldr	r0, [pc, #352]	@ (80067dc <_printf_i+0x234>)
 800667a:	230a      	movs	r3, #10
 800667c:	e011      	b.n	80066a2 <_printf_i+0xfa>
 800667e:	6821      	ldr	r1, [r4, #0]
 8006680:	6833      	ldr	r3, [r6, #0]
 8006682:	0608      	lsls	r0, r1, #24
 8006684:	f853 5b04 	ldr.w	r5, [r3], #4
 8006688:	d402      	bmi.n	8006690 <_printf_i+0xe8>
 800668a:	0649      	lsls	r1, r1, #25
 800668c:	bf48      	it	mi
 800668e:	b2ad      	uxthmi	r5, r5
 8006690:	2f6f      	cmp	r7, #111	@ 0x6f
 8006692:	4852      	ldr	r0, [pc, #328]	@ (80067dc <_printf_i+0x234>)
 8006694:	6033      	str	r3, [r6, #0]
 8006696:	bf14      	ite	ne
 8006698:	230a      	movne	r3, #10
 800669a:	2308      	moveq	r3, #8
 800669c:	2100      	movs	r1, #0
 800669e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80066a2:	6866      	ldr	r6, [r4, #4]
 80066a4:	60a6      	str	r6, [r4, #8]
 80066a6:	2e00      	cmp	r6, #0
 80066a8:	db05      	blt.n	80066b6 <_printf_i+0x10e>
 80066aa:	6821      	ldr	r1, [r4, #0]
 80066ac:	432e      	orrs	r6, r5
 80066ae:	f021 0104 	bic.w	r1, r1, #4
 80066b2:	6021      	str	r1, [r4, #0]
 80066b4:	d04b      	beq.n	800674e <_printf_i+0x1a6>
 80066b6:	4616      	mov	r6, r2
 80066b8:	fbb5 f1f3 	udiv	r1, r5, r3
 80066bc:	fb03 5711 	mls	r7, r3, r1, r5
 80066c0:	5dc7      	ldrb	r7, [r0, r7]
 80066c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80066c6:	462f      	mov	r7, r5
 80066c8:	42bb      	cmp	r3, r7
 80066ca:	460d      	mov	r5, r1
 80066cc:	d9f4      	bls.n	80066b8 <_printf_i+0x110>
 80066ce:	2b08      	cmp	r3, #8
 80066d0:	d10b      	bne.n	80066ea <_printf_i+0x142>
 80066d2:	6823      	ldr	r3, [r4, #0]
 80066d4:	07df      	lsls	r7, r3, #31
 80066d6:	d508      	bpl.n	80066ea <_printf_i+0x142>
 80066d8:	6923      	ldr	r3, [r4, #16]
 80066da:	6861      	ldr	r1, [r4, #4]
 80066dc:	4299      	cmp	r1, r3
 80066de:	bfde      	ittt	le
 80066e0:	2330      	movle	r3, #48	@ 0x30
 80066e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80066e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80066ea:	1b92      	subs	r2, r2, r6
 80066ec:	6122      	str	r2, [r4, #16]
 80066ee:	f8cd a000 	str.w	sl, [sp]
 80066f2:	464b      	mov	r3, r9
 80066f4:	aa03      	add	r2, sp, #12
 80066f6:	4621      	mov	r1, r4
 80066f8:	4640      	mov	r0, r8
 80066fa:	f7ff fee7 	bl	80064cc <_printf_common>
 80066fe:	3001      	adds	r0, #1
 8006700:	d14a      	bne.n	8006798 <_printf_i+0x1f0>
 8006702:	f04f 30ff 	mov.w	r0, #4294967295
 8006706:	b004      	add	sp, #16
 8006708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800670c:	6823      	ldr	r3, [r4, #0]
 800670e:	f043 0320 	orr.w	r3, r3, #32
 8006712:	6023      	str	r3, [r4, #0]
 8006714:	4832      	ldr	r0, [pc, #200]	@ (80067e0 <_printf_i+0x238>)
 8006716:	2778      	movs	r7, #120	@ 0x78
 8006718:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800671c:	6823      	ldr	r3, [r4, #0]
 800671e:	6831      	ldr	r1, [r6, #0]
 8006720:	061f      	lsls	r7, r3, #24
 8006722:	f851 5b04 	ldr.w	r5, [r1], #4
 8006726:	d402      	bmi.n	800672e <_printf_i+0x186>
 8006728:	065f      	lsls	r7, r3, #25
 800672a:	bf48      	it	mi
 800672c:	b2ad      	uxthmi	r5, r5
 800672e:	6031      	str	r1, [r6, #0]
 8006730:	07d9      	lsls	r1, r3, #31
 8006732:	bf44      	itt	mi
 8006734:	f043 0320 	orrmi.w	r3, r3, #32
 8006738:	6023      	strmi	r3, [r4, #0]
 800673a:	b11d      	cbz	r5, 8006744 <_printf_i+0x19c>
 800673c:	2310      	movs	r3, #16
 800673e:	e7ad      	b.n	800669c <_printf_i+0xf4>
 8006740:	4826      	ldr	r0, [pc, #152]	@ (80067dc <_printf_i+0x234>)
 8006742:	e7e9      	b.n	8006718 <_printf_i+0x170>
 8006744:	6823      	ldr	r3, [r4, #0]
 8006746:	f023 0320 	bic.w	r3, r3, #32
 800674a:	6023      	str	r3, [r4, #0]
 800674c:	e7f6      	b.n	800673c <_printf_i+0x194>
 800674e:	4616      	mov	r6, r2
 8006750:	e7bd      	b.n	80066ce <_printf_i+0x126>
 8006752:	6833      	ldr	r3, [r6, #0]
 8006754:	6825      	ldr	r5, [r4, #0]
 8006756:	6961      	ldr	r1, [r4, #20]
 8006758:	1d18      	adds	r0, r3, #4
 800675a:	6030      	str	r0, [r6, #0]
 800675c:	062e      	lsls	r6, r5, #24
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	d501      	bpl.n	8006766 <_printf_i+0x1be>
 8006762:	6019      	str	r1, [r3, #0]
 8006764:	e002      	b.n	800676c <_printf_i+0x1c4>
 8006766:	0668      	lsls	r0, r5, #25
 8006768:	d5fb      	bpl.n	8006762 <_printf_i+0x1ba>
 800676a:	8019      	strh	r1, [r3, #0]
 800676c:	2300      	movs	r3, #0
 800676e:	6123      	str	r3, [r4, #16]
 8006770:	4616      	mov	r6, r2
 8006772:	e7bc      	b.n	80066ee <_printf_i+0x146>
 8006774:	6833      	ldr	r3, [r6, #0]
 8006776:	1d1a      	adds	r2, r3, #4
 8006778:	6032      	str	r2, [r6, #0]
 800677a:	681e      	ldr	r6, [r3, #0]
 800677c:	6862      	ldr	r2, [r4, #4]
 800677e:	2100      	movs	r1, #0
 8006780:	4630      	mov	r0, r6
 8006782:	f7f9 fd45 	bl	8000210 <memchr>
 8006786:	b108      	cbz	r0, 800678c <_printf_i+0x1e4>
 8006788:	1b80      	subs	r0, r0, r6
 800678a:	6060      	str	r0, [r4, #4]
 800678c:	6863      	ldr	r3, [r4, #4]
 800678e:	6123      	str	r3, [r4, #16]
 8006790:	2300      	movs	r3, #0
 8006792:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006796:	e7aa      	b.n	80066ee <_printf_i+0x146>
 8006798:	6923      	ldr	r3, [r4, #16]
 800679a:	4632      	mov	r2, r6
 800679c:	4649      	mov	r1, r9
 800679e:	4640      	mov	r0, r8
 80067a0:	47d0      	blx	sl
 80067a2:	3001      	adds	r0, #1
 80067a4:	d0ad      	beq.n	8006702 <_printf_i+0x15a>
 80067a6:	6823      	ldr	r3, [r4, #0]
 80067a8:	079b      	lsls	r3, r3, #30
 80067aa:	d413      	bmi.n	80067d4 <_printf_i+0x22c>
 80067ac:	68e0      	ldr	r0, [r4, #12]
 80067ae:	9b03      	ldr	r3, [sp, #12]
 80067b0:	4298      	cmp	r0, r3
 80067b2:	bfb8      	it	lt
 80067b4:	4618      	movlt	r0, r3
 80067b6:	e7a6      	b.n	8006706 <_printf_i+0x15e>
 80067b8:	2301      	movs	r3, #1
 80067ba:	4632      	mov	r2, r6
 80067bc:	4649      	mov	r1, r9
 80067be:	4640      	mov	r0, r8
 80067c0:	47d0      	blx	sl
 80067c2:	3001      	adds	r0, #1
 80067c4:	d09d      	beq.n	8006702 <_printf_i+0x15a>
 80067c6:	3501      	adds	r5, #1
 80067c8:	68e3      	ldr	r3, [r4, #12]
 80067ca:	9903      	ldr	r1, [sp, #12]
 80067cc:	1a5b      	subs	r3, r3, r1
 80067ce:	42ab      	cmp	r3, r5
 80067d0:	dcf2      	bgt.n	80067b8 <_printf_i+0x210>
 80067d2:	e7eb      	b.n	80067ac <_printf_i+0x204>
 80067d4:	2500      	movs	r5, #0
 80067d6:	f104 0619 	add.w	r6, r4, #25
 80067da:	e7f5      	b.n	80067c8 <_printf_i+0x220>
 80067dc:	08008cca 	.word	0x08008cca
 80067e0:	08008cdb 	.word	0x08008cdb

080067e4 <std>:
 80067e4:	2300      	movs	r3, #0
 80067e6:	b510      	push	{r4, lr}
 80067e8:	4604      	mov	r4, r0
 80067ea:	e9c0 3300 	strd	r3, r3, [r0]
 80067ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067f2:	6083      	str	r3, [r0, #8]
 80067f4:	8181      	strh	r1, [r0, #12]
 80067f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80067f8:	81c2      	strh	r2, [r0, #14]
 80067fa:	6183      	str	r3, [r0, #24]
 80067fc:	4619      	mov	r1, r3
 80067fe:	2208      	movs	r2, #8
 8006800:	305c      	adds	r0, #92	@ 0x5c
 8006802:	f000 f93c 	bl	8006a7e <memset>
 8006806:	4b0d      	ldr	r3, [pc, #52]	@ (800683c <std+0x58>)
 8006808:	6263      	str	r3, [r4, #36]	@ 0x24
 800680a:	4b0d      	ldr	r3, [pc, #52]	@ (8006840 <std+0x5c>)
 800680c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800680e:	4b0d      	ldr	r3, [pc, #52]	@ (8006844 <std+0x60>)
 8006810:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006812:	4b0d      	ldr	r3, [pc, #52]	@ (8006848 <std+0x64>)
 8006814:	6323      	str	r3, [r4, #48]	@ 0x30
 8006816:	4b0d      	ldr	r3, [pc, #52]	@ (800684c <std+0x68>)
 8006818:	6224      	str	r4, [r4, #32]
 800681a:	429c      	cmp	r4, r3
 800681c:	d006      	beq.n	800682c <std+0x48>
 800681e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006822:	4294      	cmp	r4, r2
 8006824:	d002      	beq.n	800682c <std+0x48>
 8006826:	33d0      	adds	r3, #208	@ 0xd0
 8006828:	429c      	cmp	r4, r3
 800682a:	d105      	bne.n	8006838 <std+0x54>
 800682c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006830:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006834:	f000 b9a0 	b.w	8006b78 <__retarget_lock_init_recursive>
 8006838:	bd10      	pop	{r4, pc}
 800683a:	bf00      	nop
 800683c:	080069f9 	.word	0x080069f9
 8006840:	08006a1b 	.word	0x08006a1b
 8006844:	08006a53 	.word	0x08006a53
 8006848:	08006a77 	.word	0x08006a77
 800684c:	20004c4c 	.word	0x20004c4c

08006850 <stdio_exit_handler>:
 8006850:	4a02      	ldr	r2, [pc, #8]	@ (800685c <stdio_exit_handler+0xc>)
 8006852:	4903      	ldr	r1, [pc, #12]	@ (8006860 <stdio_exit_handler+0x10>)
 8006854:	4803      	ldr	r0, [pc, #12]	@ (8006864 <stdio_exit_handler+0x14>)
 8006856:	f000 b869 	b.w	800692c <_fwalk_sglue>
 800685a:	bf00      	nop
 800685c:	20000010 	.word	0x20000010
 8006860:	08008781 	.word	0x08008781
 8006864:	20000020 	.word	0x20000020

08006868 <cleanup_stdio>:
 8006868:	6841      	ldr	r1, [r0, #4]
 800686a:	4b0c      	ldr	r3, [pc, #48]	@ (800689c <cleanup_stdio+0x34>)
 800686c:	4299      	cmp	r1, r3
 800686e:	b510      	push	{r4, lr}
 8006870:	4604      	mov	r4, r0
 8006872:	d001      	beq.n	8006878 <cleanup_stdio+0x10>
 8006874:	f001 ff84 	bl	8008780 <_fflush_r>
 8006878:	68a1      	ldr	r1, [r4, #8]
 800687a:	4b09      	ldr	r3, [pc, #36]	@ (80068a0 <cleanup_stdio+0x38>)
 800687c:	4299      	cmp	r1, r3
 800687e:	d002      	beq.n	8006886 <cleanup_stdio+0x1e>
 8006880:	4620      	mov	r0, r4
 8006882:	f001 ff7d 	bl	8008780 <_fflush_r>
 8006886:	68e1      	ldr	r1, [r4, #12]
 8006888:	4b06      	ldr	r3, [pc, #24]	@ (80068a4 <cleanup_stdio+0x3c>)
 800688a:	4299      	cmp	r1, r3
 800688c:	d004      	beq.n	8006898 <cleanup_stdio+0x30>
 800688e:	4620      	mov	r0, r4
 8006890:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006894:	f001 bf74 	b.w	8008780 <_fflush_r>
 8006898:	bd10      	pop	{r4, pc}
 800689a:	bf00      	nop
 800689c:	20004c4c 	.word	0x20004c4c
 80068a0:	20004cb4 	.word	0x20004cb4
 80068a4:	20004d1c 	.word	0x20004d1c

080068a8 <global_stdio_init.part.0>:
 80068a8:	b510      	push	{r4, lr}
 80068aa:	4b0b      	ldr	r3, [pc, #44]	@ (80068d8 <global_stdio_init.part.0+0x30>)
 80068ac:	4c0b      	ldr	r4, [pc, #44]	@ (80068dc <global_stdio_init.part.0+0x34>)
 80068ae:	4a0c      	ldr	r2, [pc, #48]	@ (80068e0 <global_stdio_init.part.0+0x38>)
 80068b0:	601a      	str	r2, [r3, #0]
 80068b2:	4620      	mov	r0, r4
 80068b4:	2200      	movs	r2, #0
 80068b6:	2104      	movs	r1, #4
 80068b8:	f7ff ff94 	bl	80067e4 <std>
 80068bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80068c0:	2201      	movs	r2, #1
 80068c2:	2109      	movs	r1, #9
 80068c4:	f7ff ff8e 	bl	80067e4 <std>
 80068c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80068cc:	2202      	movs	r2, #2
 80068ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068d2:	2112      	movs	r1, #18
 80068d4:	f7ff bf86 	b.w	80067e4 <std>
 80068d8:	20004d84 	.word	0x20004d84
 80068dc:	20004c4c 	.word	0x20004c4c
 80068e0:	08006851 	.word	0x08006851

080068e4 <__sfp_lock_acquire>:
 80068e4:	4801      	ldr	r0, [pc, #4]	@ (80068ec <__sfp_lock_acquire+0x8>)
 80068e6:	f000 b948 	b.w	8006b7a <__retarget_lock_acquire_recursive>
 80068ea:	bf00      	nop
 80068ec:	20004d8d 	.word	0x20004d8d

080068f0 <__sfp_lock_release>:
 80068f0:	4801      	ldr	r0, [pc, #4]	@ (80068f8 <__sfp_lock_release+0x8>)
 80068f2:	f000 b943 	b.w	8006b7c <__retarget_lock_release_recursive>
 80068f6:	bf00      	nop
 80068f8:	20004d8d 	.word	0x20004d8d

080068fc <__sinit>:
 80068fc:	b510      	push	{r4, lr}
 80068fe:	4604      	mov	r4, r0
 8006900:	f7ff fff0 	bl	80068e4 <__sfp_lock_acquire>
 8006904:	6a23      	ldr	r3, [r4, #32]
 8006906:	b11b      	cbz	r3, 8006910 <__sinit+0x14>
 8006908:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800690c:	f7ff bff0 	b.w	80068f0 <__sfp_lock_release>
 8006910:	4b04      	ldr	r3, [pc, #16]	@ (8006924 <__sinit+0x28>)
 8006912:	6223      	str	r3, [r4, #32]
 8006914:	4b04      	ldr	r3, [pc, #16]	@ (8006928 <__sinit+0x2c>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d1f5      	bne.n	8006908 <__sinit+0xc>
 800691c:	f7ff ffc4 	bl	80068a8 <global_stdio_init.part.0>
 8006920:	e7f2      	b.n	8006908 <__sinit+0xc>
 8006922:	bf00      	nop
 8006924:	08006869 	.word	0x08006869
 8006928:	20004d84 	.word	0x20004d84

0800692c <_fwalk_sglue>:
 800692c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006930:	4607      	mov	r7, r0
 8006932:	4688      	mov	r8, r1
 8006934:	4614      	mov	r4, r2
 8006936:	2600      	movs	r6, #0
 8006938:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800693c:	f1b9 0901 	subs.w	r9, r9, #1
 8006940:	d505      	bpl.n	800694e <_fwalk_sglue+0x22>
 8006942:	6824      	ldr	r4, [r4, #0]
 8006944:	2c00      	cmp	r4, #0
 8006946:	d1f7      	bne.n	8006938 <_fwalk_sglue+0xc>
 8006948:	4630      	mov	r0, r6
 800694a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800694e:	89ab      	ldrh	r3, [r5, #12]
 8006950:	2b01      	cmp	r3, #1
 8006952:	d907      	bls.n	8006964 <_fwalk_sglue+0x38>
 8006954:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006958:	3301      	adds	r3, #1
 800695a:	d003      	beq.n	8006964 <_fwalk_sglue+0x38>
 800695c:	4629      	mov	r1, r5
 800695e:	4638      	mov	r0, r7
 8006960:	47c0      	blx	r8
 8006962:	4306      	orrs	r6, r0
 8006964:	3568      	adds	r5, #104	@ 0x68
 8006966:	e7e9      	b.n	800693c <_fwalk_sglue+0x10>

08006968 <iprintf>:
 8006968:	b40f      	push	{r0, r1, r2, r3}
 800696a:	b507      	push	{r0, r1, r2, lr}
 800696c:	4906      	ldr	r1, [pc, #24]	@ (8006988 <iprintf+0x20>)
 800696e:	ab04      	add	r3, sp, #16
 8006970:	6808      	ldr	r0, [r1, #0]
 8006972:	f853 2b04 	ldr.w	r2, [r3], #4
 8006976:	6881      	ldr	r1, [r0, #8]
 8006978:	9301      	str	r3, [sp, #4]
 800697a:	f001 fd65 	bl	8008448 <_vfiprintf_r>
 800697e:	b003      	add	sp, #12
 8006980:	f85d eb04 	ldr.w	lr, [sp], #4
 8006984:	b004      	add	sp, #16
 8006986:	4770      	bx	lr
 8006988:	2000001c 	.word	0x2000001c

0800698c <sniprintf>:
 800698c:	b40c      	push	{r2, r3}
 800698e:	b530      	push	{r4, r5, lr}
 8006990:	4b18      	ldr	r3, [pc, #96]	@ (80069f4 <sniprintf+0x68>)
 8006992:	1e0c      	subs	r4, r1, #0
 8006994:	681d      	ldr	r5, [r3, #0]
 8006996:	b09d      	sub	sp, #116	@ 0x74
 8006998:	da08      	bge.n	80069ac <sniprintf+0x20>
 800699a:	238b      	movs	r3, #139	@ 0x8b
 800699c:	602b      	str	r3, [r5, #0]
 800699e:	f04f 30ff 	mov.w	r0, #4294967295
 80069a2:	b01d      	add	sp, #116	@ 0x74
 80069a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80069a8:	b002      	add	sp, #8
 80069aa:	4770      	bx	lr
 80069ac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80069b0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80069b4:	f04f 0300 	mov.w	r3, #0
 80069b8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80069ba:	bf14      	ite	ne
 80069bc:	f104 33ff 	addne.w	r3, r4, #4294967295
 80069c0:	4623      	moveq	r3, r4
 80069c2:	9304      	str	r3, [sp, #16]
 80069c4:	9307      	str	r3, [sp, #28]
 80069c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80069ca:	9002      	str	r0, [sp, #8]
 80069cc:	9006      	str	r0, [sp, #24]
 80069ce:	f8ad 3016 	strh.w	r3, [sp, #22]
 80069d2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80069d4:	ab21      	add	r3, sp, #132	@ 0x84
 80069d6:	a902      	add	r1, sp, #8
 80069d8:	4628      	mov	r0, r5
 80069da:	9301      	str	r3, [sp, #4]
 80069dc:	f001 fc0e 	bl	80081fc <_svfiprintf_r>
 80069e0:	1c43      	adds	r3, r0, #1
 80069e2:	bfbc      	itt	lt
 80069e4:	238b      	movlt	r3, #139	@ 0x8b
 80069e6:	602b      	strlt	r3, [r5, #0]
 80069e8:	2c00      	cmp	r4, #0
 80069ea:	d0da      	beq.n	80069a2 <sniprintf+0x16>
 80069ec:	9b02      	ldr	r3, [sp, #8]
 80069ee:	2200      	movs	r2, #0
 80069f0:	701a      	strb	r2, [r3, #0]
 80069f2:	e7d6      	b.n	80069a2 <sniprintf+0x16>
 80069f4:	2000001c 	.word	0x2000001c

080069f8 <__sread>:
 80069f8:	b510      	push	{r4, lr}
 80069fa:	460c      	mov	r4, r1
 80069fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a00:	f000 f86c 	bl	8006adc <_read_r>
 8006a04:	2800      	cmp	r0, #0
 8006a06:	bfab      	itete	ge
 8006a08:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006a0a:	89a3      	ldrhlt	r3, [r4, #12]
 8006a0c:	181b      	addge	r3, r3, r0
 8006a0e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006a12:	bfac      	ite	ge
 8006a14:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006a16:	81a3      	strhlt	r3, [r4, #12]
 8006a18:	bd10      	pop	{r4, pc}

08006a1a <__swrite>:
 8006a1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a1e:	461f      	mov	r7, r3
 8006a20:	898b      	ldrh	r3, [r1, #12]
 8006a22:	05db      	lsls	r3, r3, #23
 8006a24:	4605      	mov	r5, r0
 8006a26:	460c      	mov	r4, r1
 8006a28:	4616      	mov	r6, r2
 8006a2a:	d505      	bpl.n	8006a38 <__swrite+0x1e>
 8006a2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a30:	2302      	movs	r3, #2
 8006a32:	2200      	movs	r2, #0
 8006a34:	f000 f840 	bl	8006ab8 <_lseek_r>
 8006a38:	89a3      	ldrh	r3, [r4, #12]
 8006a3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a3e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a42:	81a3      	strh	r3, [r4, #12]
 8006a44:	4632      	mov	r2, r6
 8006a46:	463b      	mov	r3, r7
 8006a48:	4628      	mov	r0, r5
 8006a4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a4e:	f000 b857 	b.w	8006b00 <_write_r>

08006a52 <__sseek>:
 8006a52:	b510      	push	{r4, lr}
 8006a54:	460c      	mov	r4, r1
 8006a56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a5a:	f000 f82d 	bl	8006ab8 <_lseek_r>
 8006a5e:	1c43      	adds	r3, r0, #1
 8006a60:	89a3      	ldrh	r3, [r4, #12]
 8006a62:	bf15      	itete	ne
 8006a64:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a66:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a6a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a6e:	81a3      	strheq	r3, [r4, #12]
 8006a70:	bf18      	it	ne
 8006a72:	81a3      	strhne	r3, [r4, #12]
 8006a74:	bd10      	pop	{r4, pc}

08006a76 <__sclose>:
 8006a76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a7a:	f000 b80d 	b.w	8006a98 <_close_r>

08006a7e <memset>:
 8006a7e:	4402      	add	r2, r0
 8006a80:	4603      	mov	r3, r0
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d100      	bne.n	8006a88 <memset+0xa>
 8006a86:	4770      	bx	lr
 8006a88:	f803 1b01 	strb.w	r1, [r3], #1
 8006a8c:	e7f9      	b.n	8006a82 <memset+0x4>
	...

08006a90 <_localeconv_r>:
 8006a90:	4800      	ldr	r0, [pc, #0]	@ (8006a94 <_localeconv_r+0x4>)
 8006a92:	4770      	bx	lr
 8006a94:	2000015c 	.word	0x2000015c

08006a98 <_close_r>:
 8006a98:	b538      	push	{r3, r4, r5, lr}
 8006a9a:	4d06      	ldr	r5, [pc, #24]	@ (8006ab4 <_close_r+0x1c>)
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	4604      	mov	r4, r0
 8006aa0:	4608      	mov	r0, r1
 8006aa2:	602b      	str	r3, [r5, #0]
 8006aa4:	f7fa fd4a 	bl	800153c <_close>
 8006aa8:	1c43      	adds	r3, r0, #1
 8006aaa:	d102      	bne.n	8006ab2 <_close_r+0x1a>
 8006aac:	682b      	ldr	r3, [r5, #0]
 8006aae:	b103      	cbz	r3, 8006ab2 <_close_r+0x1a>
 8006ab0:	6023      	str	r3, [r4, #0]
 8006ab2:	bd38      	pop	{r3, r4, r5, pc}
 8006ab4:	20004d88 	.word	0x20004d88

08006ab8 <_lseek_r>:
 8006ab8:	b538      	push	{r3, r4, r5, lr}
 8006aba:	4d07      	ldr	r5, [pc, #28]	@ (8006ad8 <_lseek_r+0x20>)
 8006abc:	4604      	mov	r4, r0
 8006abe:	4608      	mov	r0, r1
 8006ac0:	4611      	mov	r1, r2
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	602a      	str	r2, [r5, #0]
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	f7fa fd5f 	bl	800158a <_lseek>
 8006acc:	1c43      	adds	r3, r0, #1
 8006ace:	d102      	bne.n	8006ad6 <_lseek_r+0x1e>
 8006ad0:	682b      	ldr	r3, [r5, #0]
 8006ad2:	b103      	cbz	r3, 8006ad6 <_lseek_r+0x1e>
 8006ad4:	6023      	str	r3, [r4, #0]
 8006ad6:	bd38      	pop	{r3, r4, r5, pc}
 8006ad8:	20004d88 	.word	0x20004d88

08006adc <_read_r>:
 8006adc:	b538      	push	{r3, r4, r5, lr}
 8006ade:	4d07      	ldr	r5, [pc, #28]	@ (8006afc <_read_r+0x20>)
 8006ae0:	4604      	mov	r4, r0
 8006ae2:	4608      	mov	r0, r1
 8006ae4:	4611      	mov	r1, r2
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	602a      	str	r2, [r5, #0]
 8006aea:	461a      	mov	r2, r3
 8006aec:	f7fa fced 	bl	80014ca <_read>
 8006af0:	1c43      	adds	r3, r0, #1
 8006af2:	d102      	bne.n	8006afa <_read_r+0x1e>
 8006af4:	682b      	ldr	r3, [r5, #0]
 8006af6:	b103      	cbz	r3, 8006afa <_read_r+0x1e>
 8006af8:	6023      	str	r3, [r4, #0]
 8006afa:	bd38      	pop	{r3, r4, r5, pc}
 8006afc:	20004d88 	.word	0x20004d88

08006b00 <_write_r>:
 8006b00:	b538      	push	{r3, r4, r5, lr}
 8006b02:	4d07      	ldr	r5, [pc, #28]	@ (8006b20 <_write_r+0x20>)
 8006b04:	4604      	mov	r4, r0
 8006b06:	4608      	mov	r0, r1
 8006b08:	4611      	mov	r1, r2
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	602a      	str	r2, [r5, #0]
 8006b0e:	461a      	mov	r2, r3
 8006b10:	f7fa fcf8 	bl	8001504 <_write>
 8006b14:	1c43      	adds	r3, r0, #1
 8006b16:	d102      	bne.n	8006b1e <_write_r+0x1e>
 8006b18:	682b      	ldr	r3, [r5, #0]
 8006b1a:	b103      	cbz	r3, 8006b1e <_write_r+0x1e>
 8006b1c:	6023      	str	r3, [r4, #0]
 8006b1e:	bd38      	pop	{r3, r4, r5, pc}
 8006b20:	20004d88 	.word	0x20004d88

08006b24 <__errno>:
 8006b24:	4b01      	ldr	r3, [pc, #4]	@ (8006b2c <__errno+0x8>)
 8006b26:	6818      	ldr	r0, [r3, #0]
 8006b28:	4770      	bx	lr
 8006b2a:	bf00      	nop
 8006b2c:	2000001c 	.word	0x2000001c

08006b30 <__libc_init_array>:
 8006b30:	b570      	push	{r4, r5, r6, lr}
 8006b32:	4d0d      	ldr	r5, [pc, #52]	@ (8006b68 <__libc_init_array+0x38>)
 8006b34:	4c0d      	ldr	r4, [pc, #52]	@ (8006b6c <__libc_init_array+0x3c>)
 8006b36:	1b64      	subs	r4, r4, r5
 8006b38:	10a4      	asrs	r4, r4, #2
 8006b3a:	2600      	movs	r6, #0
 8006b3c:	42a6      	cmp	r6, r4
 8006b3e:	d109      	bne.n	8006b54 <__libc_init_array+0x24>
 8006b40:	4d0b      	ldr	r5, [pc, #44]	@ (8006b70 <__libc_init_array+0x40>)
 8006b42:	4c0c      	ldr	r4, [pc, #48]	@ (8006b74 <__libc_init_array+0x44>)
 8006b44:	f002 f86c 	bl	8008c20 <_init>
 8006b48:	1b64      	subs	r4, r4, r5
 8006b4a:	10a4      	asrs	r4, r4, #2
 8006b4c:	2600      	movs	r6, #0
 8006b4e:	42a6      	cmp	r6, r4
 8006b50:	d105      	bne.n	8006b5e <__libc_init_array+0x2e>
 8006b52:	bd70      	pop	{r4, r5, r6, pc}
 8006b54:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b58:	4798      	blx	r3
 8006b5a:	3601      	adds	r6, #1
 8006b5c:	e7ee      	b.n	8006b3c <__libc_init_array+0xc>
 8006b5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b62:	4798      	blx	r3
 8006b64:	3601      	adds	r6, #1
 8006b66:	e7f2      	b.n	8006b4e <__libc_init_array+0x1e>
 8006b68:	08009034 	.word	0x08009034
 8006b6c:	08009034 	.word	0x08009034
 8006b70:	08009034 	.word	0x08009034
 8006b74:	08009038 	.word	0x08009038

08006b78 <__retarget_lock_init_recursive>:
 8006b78:	4770      	bx	lr

08006b7a <__retarget_lock_acquire_recursive>:
 8006b7a:	4770      	bx	lr

08006b7c <__retarget_lock_release_recursive>:
 8006b7c:	4770      	bx	lr

08006b7e <memcpy>:
 8006b7e:	440a      	add	r2, r1
 8006b80:	4291      	cmp	r1, r2
 8006b82:	f100 33ff 	add.w	r3, r0, #4294967295
 8006b86:	d100      	bne.n	8006b8a <memcpy+0xc>
 8006b88:	4770      	bx	lr
 8006b8a:	b510      	push	{r4, lr}
 8006b8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b90:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b94:	4291      	cmp	r1, r2
 8006b96:	d1f9      	bne.n	8006b8c <memcpy+0xe>
 8006b98:	bd10      	pop	{r4, pc}

08006b9a <quorem>:
 8006b9a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b9e:	6903      	ldr	r3, [r0, #16]
 8006ba0:	690c      	ldr	r4, [r1, #16]
 8006ba2:	42a3      	cmp	r3, r4
 8006ba4:	4607      	mov	r7, r0
 8006ba6:	db7e      	blt.n	8006ca6 <quorem+0x10c>
 8006ba8:	3c01      	subs	r4, #1
 8006baa:	f101 0814 	add.w	r8, r1, #20
 8006bae:	00a3      	lsls	r3, r4, #2
 8006bb0:	f100 0514 	add.w	r5, r0, #20
 8006bb4:	9300      	str	r3, [sp, #0]
 8006bb6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bba:	9301      	str	r3, [sp, #4]
 8006bbc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006bc0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bc4:	3301      	adds	r3, #1
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006bcc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006bd0:	d32e      	bcc.n	8006c30 <quorem+0x96>
 8006bd2:	f04f 0a00 	mov.w	sl, #0
 8006bd6:	46c4      	mov	ip, r8
 8006bd8:	46ae      	mov	lr, r5
 8006bda:	46d3      	mov	fp, sl
 8006bdc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006be0:	b298      	uxth	r0, r3
 8006be2:	fb06 a000 	mla	r0, r6, r0, sl
 8006be6:	0c02      	lsrs	r2, r0, #16
 8006be8:	0c1b      	lsrs	r3, r3, #16
 8006bea:	fb06 2303 	mla	r3, r6, r3, r2
 8006bee:	f8de 2000 	ldr.w	r2, [lr]
 8006bf2:	b280      	uxth	r0, r0
 8006bf4:	b292      	uxth	r2, r2
 8006bf6:	1a12      	subs	r2, r2, r0
 8006bf8:	445a      	add	r2, fp
 8006bfa:	f8de 0000 	ldr.w	r0, [lr]
 8006bfe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006c08:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006c0c:	b292      	uxth	r2, r2
 8006c0e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006c12:	45e1      	cmp	r9, ip
 8006c14:	f84e 2b04 	str.w	r2, [lr], #4
 8006c18:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006c1c:	d2de      	bcs.n	8006bdc <quorem+0x42>
 8006c1e:	9b00      	ldr	r3, [sp, #0]
 8006c20:	58eb      	ldr	r3, [r5, r3]
 8006c22:	b92b      	cbnz	r3, 8006c30 <quorem+0x96>
 8006c24:	9b01      	ldr	r3, [sp, #4]
 8006c26:	3b04      	subs	r3, #4
 8006c28:	429d      	cmp	r5, r3
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	d32f      	bcc.n	8006c8e <quorem+0xf4>
 8006c2e:	613c      	str	r4, [r7, #16]
 8006c30:	4638      	mov	r0, r7
 8006c32:	f001 f97f 	bl	8007f34 <__mcmp>
 8006c36:	2800      	cmp	r0, #0
 8006c38:	db25      	blt.n	8006c86 <quorem+0xec>
 8006c3a:	4629      	mov	r1, r5
 8006c3c:	2000      	movs	r0, #0
 8006c3e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c42:	f8d1 c000 	ldr.w	ip, [r1]
 8006c46:	fa1f fe82 	uxth.w	lr, r2
 8006c4a:	fa1f f38c 	uxth.w	r3, ip
 8006c4e:	eba3 030e 	sub.w	r3, r3, lr
 8006c52:	4403      	add	r3, r0
 8006c54:	0c12      	lsrs	r2, r2, #16
 8006c56:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006c5a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c64:	45c1      	cmp	r9, r8
 8006c66:	f841 3b04 	str.w	r3, [r1], #4
 8006c6a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c6e:	d2e6      	bcs.n	8006c3e <quorem+0xa4>
 8006c70:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c78:	b922      	cbnz	r2, 8006c84 <quorem+0xea>
 8006c7a:	3b04      	subs	r3, #4
 8006c7c:	429d      	cmp	r5, r3
 8006c7e:	461a      	mov	r2, r3
 8006c80:	d30b      	bcc.n	8006c9a <quorem+0x100>
 8006c82:	613c      	str	r4, [r7, #16]
 8006c84:	3601      	adds	r6, #1
 8006c86:	4630      	mov	r0, r6
 8006c88:	b003      	add	sp, #12
 8006c8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c8e:	6812      	ldr	r2, [r2, #0]
 8006c90:	3b04      	subs	r3, #4
 8006c92:	2a00      	cmp	r2, #0
 8006c94:	d1cb      	bne.n	8006c2e <quorem+0x94>
 8006c96:	3c01      	subs	r4, #1
 8006c98:	e7c6      	b.n	8006c28 <quorem+0x8e>
 8006c9a:	6812      	ldr	r2, [r2, #0]
 8006c9c:	3b04      	subs	r3, #4
 8006c9e:	2a00      	cmp	r2, #0
 8006ca0:	d1ef      	bne.n	8006c82 <quorem+0xe8>
 8006ca2:	3c01      	subs	r4, #1
 8006ca4:	e7ea      	b.n	8006c7c <quorem+0xe2>
 8006ca6:	2000      	movs	r0, #0
 8006ca8:	e7ee      	b.n	8006c88 <quorem+0xee>
 8006caa:	0000      	movs	r0, r0
 8006cac:	0000      	movs	r0, r0
	...

08006cb0 <_dtoa_r>:
 8006cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb4:	69c7      	ldr	r7, [r0, #28]
 8006cb6:	b097      	sub	sp, #92	@ 0x5c
 8006cb8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006cbc:	ec55 4b10 	vmov	r4, r5, d0
 8006cc0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006cc2:	9107      	str	r1, [sp, #28]
 8006cc4:	4681      	mov	r9, r0
 8006cc6:	920c      	str	r2, [sp, #48]	@ 0x30
 8006cc8:	9311      	str	r3, [sp, #68]	@ 0x44
 8006cca:	b97f      	cbnz	r7, 8006cec <_dtoa_r+0x3c>
 8006ccc:	2010      	movs	r0, #16
 8006cce:	f000 fe09 	bl	80078e4 <malloc>
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	f8c9 001c 	str.w	r0, [r9, #28]
 8006cd8:	b920      	cbnz	r0, 8006ce4 <_dtoa_r+0x34>
 8006cda:	4ba9      	ldr	r3, [pc, #676]	@ (8006f80 <_dtoa_r+0x2d0>)
 8006cdc:	21ef      	movs	r1, #239	@ 0xef
 8006cde:	48a9      	ldr	r0, [pc, #676]	@ (8006f84 <_dtoa_r+0x2d4>)
 8006ce0:	f001 fe34 	bl	800894c <__assert_func>
 8006ce4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006ce8:	6007      	str	r7, [r0, #0]
 8006cea:	60c7      	str	r7, [r0, #12]
 8006cec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006cf0:	6819      	ldr	r1, [r3, #0]
 8006cf2:	b159      	cbz	r1, 8006d0c <_dtoa_r+0x5c>
 8006cf4:	685a      	ldr	r2, [r3, #4]
 8006cf6:	604a      	str	r2, [r1, #4]
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	4093      	lsls	r3, r2
 8006cfc:	608b      	str	r3, [r1, #8]
 8006cfe:	4648      	mov	r0, r9
 8006d00:	f000 fee6 	bl	8007ad0 <_Bfree>
 8006d04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	601a      	str	r2, [r3, #0]
 8006d0c:	1e2b      	subs	r3, r5, #0
 8006d0e:	bfb9      	ittee	lt
 8006d10:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006d14:	9305      	strlt	r3, [sp, #20]
 8006d16:	2300      	movge	r3, #0
 8006d18:	6033      	strge	r3, [r6, #0]
 8006d1a:	9f05      	ldr	r7, [sp, #20]
 8006d1c:	4b9a      	ldr	r3, [pc, #616]	@ (8006f88 <_dtoa_r+0x2d8>)
 8006d1e:	bfbc      	itt	lt
 8006d20:	2201      	movlt	r2, #1
 8006d22:	6032      	strlt	r2, [r6, #0]
 8006d24:	43bb      	bics	r3, r7
 8006d26:	d112      	bne.n	8006d4e <_dtoa_r+0x9e>
 8006d28:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d2a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006d2e:	6013      	str	r3, [r2, #0]
 8006d30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006d34:	4323      	orrs	r3, r4
 8006d36:	f000 855a 	beq.w	80077ee <_dtoa_r+0xb3e>
 8006d3a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d3c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006f9c <_dtoa_r+0x2ec>
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	f000 855c 	beq.w	80077fe <_dtoa_r+0xb4e>
 8006d46:	f10a 0303 	add.w	r3, sl, #3
 8006d4a:	f000 bd56 	b.w	80077fa <_dtoa_r+0xb4a>
 8006d4e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006d52:	2200      	movs	r2, #0
 8006d54:	ec51 0b17 	vmov	r0, r1, d7
 8006d58:	2300      	movs	r3, #0
 8006d5a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006d5e:	f7f9 fed3 	bl	8000b08 <__aeabi_dcmpeq>
 8006d62:	4680      	mov	r8, r0
 8006d64:	b158      	cbz	r0, 8006d7e <_dtoa_r+0xce>
 8006d66:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d68:	2301      	movs	r3, #1
 8006d6a:	6013      	str	r3, [r2, #0]
 8006d6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d6e:	b113      	cbz	r3, 8006d76 <_dtoa_r+0xc6>
 8006d70:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006d72:	4b86      	ldr	r3, [pc, #536]	@ (8006f8c <_dtoa_r+0x2dc>)
 8006d74:	6013      	str	r3, [r2, #0]
 8006d76:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006fa0 <_dtoa_r+0x2f0>
 8006d7a:	f000 bd40 	b.w	80077fe <_dtoa_r+0xb4e>
 8006d7e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006d82:	aa14      	add	r2, sp, #80	@ 0x50
 8006d84:	a915      	add	r1, sp, #84	@ 0x54
 8006d86:	4648      	mov	r0, r9
 8006d88:	f001 f984 	bl	8008094 <__d2b>
 8006d8c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006d90:	9002      	str	r0, [sp, #8]
 8006d92:	2e00      	cmp	r6, #0
 8006d94:	d078      	beq.n	8006e88 <_dtoa_r+0x1d8>
 8006d96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d98:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006d9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006da0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006da4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006da8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006dac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006db0:	4619      	mov	r1, r3
 8006db2:	2200      	movs	r2, #0
 8006db4:	4b76      	ldr	r3, [pc, #472]	@ (8006f90 <_dtoa_r+0x2e0>)
 8006db6:	f7f9 fa87 	bl	80002c8 <__aeabi_dsub>
 8006dba:	a36b      	add	r3, pc, #428	@ (adr r3, 8006f68 <_dtoa_r+0x2b8>)
 8006dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc0:	f7f9 fc3a 	bl	8000638 <__aeabi_dmul>
 8006dc4:	a36a      	add	r3, pc, #424	@ (adr r3, 8006f70 <_dtoa_r+0x2c0>)
 8006dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dca:	f7f9 fa7f 	bl	80002cc <__adddf3>
 8006dce:	4604      	mov	r4, r0
 8006dd0:	4630      	mov	r0, r6
 8006dd2:	460d      	mov	r5, r1
 8006dd4:	f7f9 fbc6 	bl	8000564 <__aeabi_i2d>
 8006dd8:	a367      	add	r3, pc, #412	@ (adr r3, 8006f78 <_dtoa_r+0x2c8>)
 8006dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dde:	f7f9 fc2b 	bl	8000638 <__aeabi_dmul>
 8006de2:	4602      	mov	r2, r0
 8006de4:	460b      	mov	r3, r1
 8006de6:	4620      	mov	r0, r4
 8006de8:	4629      	mov	r1, r5
 8006dea:	f7f9 fa6f 	bl	80002cc <__adddf3>
 8006dee:	4604      	mov	r4, r0
 8006df0:	460d      	mov	r5, r1
 8006df2:	f7f9 fed1 	bl	8000b98 <__aeabi_d2iz>
 8006df6:	2200      	movs	r2, #0
 8006df8:	4607      	mov	r7, r0
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	4620      	mov	r0, r4
 8006dfe:	4629      	mov	r1, r5
 8006e00:	f7f9 fe8c 	bl	8000b1c <__aeabi_dcmplt>
 8006e04:	b140      	cbz	r0, 8006e18 <_dtoa_r+0x168>
 8006e06:	4638      	mov	r0, r7
 8006e08:	f7f9 fbac 	bl	8000564 <__aeabi_i2d>
 8006e0c:	4622      	mov	r2, r4
 8006e0e:	462b      	mov	r3, r5
 8006e10:	f7f9 fe7a 	bl	8000b08 <__aeabi_dcmpeq>
 8006e14:	b900      	cbnz	r0, 8006e18 <_dtoa_r+0x168>
 8006e16:	3f01      	subs	r7, #1
 8006e18:	2f16      	cmp	r7, #22
 8006e1a:	d852      	bhi.n	8006ec2 <_dtoa_r+0x212>
 8006e1c:	4b5d      	ldr	r3, [pc, #372]	@ (8006f94 <_dtoa_r+0x2e4>)
 8006e1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e2a:	f7f9 fe77 	bl	8000b1c <__aeabi_dcmplt>
 8006e2e:	2800      	cmp	r0, #0
 8006e30:	d049      	beq.n	8006ec6 <_dtoa_r+0x216>
 8006e32:	3f01      	subs	r7, #1
 8006e34:	2300      	movs	r3, #0
 8006e36:	9310      	str	r3, [sp, #64]	@ 0x40
 8006e38:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006e3a:	1b9b      	subs	r3, r3, r6
 8006e3c:	1e5a      	subs	r2, r3, #1
 8006e3e:	bf45      	ittet	mi
 8006e40:	f1c3 0301 	rsbmi	r3, r3, #1
 8006e44:	9300      	strmi	r3, [sp, #0]
 8006e46:	2300      	movpl	r3, #0
 8006e48:	2300      	movmi	r3, #0
 8006e4a:	9206      	str	r2, [sp, #24]
 8006e4c:	bf54      	ite	pl
 8006e4e:	9300      	strpl	r3, [sp, #0]
 8006e50:	9306      	strmi	r3, [sp, #24]
 8006e52:	2f00      	cmp	r7, #0
 8006e54:	db39      	blt.n	8006eca <_dtoa_r+0x21a>
 8006e56:	9b06      	ldr	r3, [sp, #24]
 8006e58:	970d      	str	r7, [sp, #52]	@ 0x34
 8006e5a:	443b      	add	r3, r7
 8006e5c:	9306      	str	r3, [sp, #24]
 8006e5e:	2300      	movs	r3, #0
 8006e60:	9308      	str	r3, [sp, #32]
 8006e62:	9b07      	ldr	r3, [sp, #28]
 8006e64:	2b09      	cmp	r3, #9
 8006e66:	d863      	bhi.n	8006f30 <_dtoa_r+0x280>
 8006e68:	2b05      	cmp	r3, #5
 8006e6a:	bfc4      	itt	gt
 8006e6c:	3b04      	subgt	r3, #4
 8006e6e:	9307      	strgt	r3, [sp, #28]
 8006e70:	9b07      	ldr	r3, [sp, #28]
 8006e72:	f1a3 0302 	sub.w	r3, r3, #2
 8006e76:	bfcc      	ite	gt
 8006e78:	2400      	movgt	r4, #0
 8006e7a:	2401      	movle	r4, #1
 8006e7c:	2b03      	cmp	r3, #3
 8006e7e:	d863      	bhi.n	8006f48 <_dtoa_r+0x298>
 8006e80:	e8df f003 	tbb	[pc, r3]
 8006e84:	2b375452 	.word	0x2b375452
 8006e88:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006e8c:	441e      	add	r6, r3
 8006e8e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006e92:	2b20      	cmp	r3, #32
 8006e94:	bfc1      	itttt	gt
 8006e96:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006e9a:	409f      	lslgt	r7, r3
 8006e9c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006ea0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006ea4:	bfd6      	itet	le
 8006ea6:	f1c3 0320 	rsble	r3, r3, #32
 8006eaa:	ea47 0003 	orrgt.w	r0, r7, r3
 8006eae:	fa04 f003 	lslle.w	r0, r4, r3
 8006eb2:	f7f9 fb47 	bl	8000544 <__aeabi_ui2d>
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006ebc:	3e01      	subs	r6, #1
 8006ebe:	9212      	str	r2, [sp, #72]	@ 0x48
 8006ec0:	e776      	b.n	8006db0 <_dtoa_r+0x100>
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	e7b7      	b.n	8006e36 <_dtoa_r+0x186>
 8006ec6:	9010      	str	r0, [sp, #64]	@ 0x40
 8006ec8:	e7b6      	b.n	8006e38 <_dtoa_r+0x188>
 8006eca:	9b00      	ldr	r3, [sp, #0]
 8006ecc:	1bdb      	subs	r3, r3, r7
 8006ece:	9300      	str	r3, [sp, #0]
 8006ed0:	427b      	negs	r3, r7
 8006ed2:	9308      	str	r3, [sp, #32]
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	930d      	str	r3, [sp, #52]	@ 0x34
 8006ed8:	e7c3      	b.n	8006e62 <_dtoa_r+0x1b2>
 8006eda:	2301      	movs	r3, #1
 8006edc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ede:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ee0:	eb07 0b03 	add.w	fp, r7, r3
 8006ee4:	f10b 0301 	add.w	r3, fp, #1
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	9303      	str	r3, [sp, #12]
 8006eec:	bfb8      	it	lt
 8006eee:	2301      	movlt	r3, #1
 8006ef0:	e006      	b.n	8006f00 <_dtoa_r+0x250>
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ef6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	dd28      	ble.n	8006f4e <_dtoa_r+0x29e>
 8006efc:	469b      	mov	fp, r3
 8006efe:	9303      	str	r3, [sp, #12]
 8006f00:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006f04:	2100      	movs	r1, #0
 8006f06:	2204      	movs	r2, #4
 8006f08:	f102 0514 	add.w	r5, r2, #20
 8006f0c:	429d      	cmp	r5, r3
 8006f0e:	d926      	bls.n	8006f5e <_dtoa_r+0x2ae>
 8006f10:	6041      	str	r1, [r0, #4]
 8006f12:	4648      	mov	r0, r9
 8006f14:	f000 fd9c 	bl	8007a50 <_Balloc>
 8006f18:	4682      	mov	sl, r0
 8006f1a:	2800      	cmp	r0, #0
 8006f1c:	d142      	bne.n	8006fa4 <_dtoa_r+0x2f4>
 8006f1e:	4b1e      	ldr	r3, [pc, #120]	@ (8006f98 <_dtoa_r+0x2e8>)
 8006f20:	4602      	mov	r2, r0
 8006f22:	f240 11af 	movw	r1, #431	@ 0x1af
 8006f26:	e6da      	b.n	8006cde <_dtoa_r+0x2e>
 8006f28:	2300      	movs	r3, #0
 8006f2a:	e7e3      	b.n	8006ef4 <_dtoa_r+0x244>
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	e7d5      	b.n	8006edc <_dtoa_r+0x22c>
 8006f30:	2401      	movs	r4, #1
 8006f32:	2300      	movs	r3, #0
 8006f34:	9307      	str	r3, [sp, #28]
 8006f36:	9409      	str	r4, [sp, #36]	@ 0x24
 8006f38:	f04f 3bff 	mov.w	fp, #4294967295
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006f42:	2312      	movs	r3, #18
 8006f44:	920c      	str	r2, [sp, #48]	@ 0x30
 8006f46:	e7db      	b.n	8006f00 <_dtoa_r+0x250>
 8006f48:	2301      	movs	r3, #1
 8006f4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f4c:	e7f4      	b.n	8006f38 <_dtoa_r+0x288>
 8006f4e:	f04f 0b01 	mov.w	fp, #1
 8006f52:	f8cd b00c 	str.w	fp, [sp, #12]
 8006f56:	465b      	mov	r3, fp
 8006f58:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006f5c:	e7d0      	b.n	8006f00 <_dtoa_r+0x250>
 8006f5e:	3101      	adds	r1, #1
 8006f60:	0052      	lsls	r2, r2, #1
 8006f62:	e7d1      	b.n	8006f08 <_dtoa_r+0x258>
 8006f64:	f3af 8000 	nop.w
 8006f68:	636f4361 	.word	0x636f4361
 8006f6c:	3fd287a7 	.word	0x3fd287a7
 8006f70:	8b60c8b3 	.word	0x8b60c8b3
 8006f74:	3fc68a28 	.word	0x3fc68a28
 8006f78:	509f79fb 	.word	0x509f79fb
 8006f7c:	3fd34413 	.word	0x3fd34413
 8006f80:	08008cf9 	.word	0x08008cf9
 8006f84:	08008d10 	.word	0x08008d10
 8006f88:	7ff00000 	.word	0x7ff00000
 8006f8c:	08008cc9 	.word	0x08008cc9
 8006f90:	3ff80000 	.word	0x3ff80000
 8006f94:	08008e60 	.word	0x08008e60
 8006f98:	08008d68 	.word	0x08008d68
 8006f9c:	08008cf5 	.word	0x08008cf5
 8006fa0:	08008cc8 	.word	0x08008cc8
 8006fa4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006fa8:	6018      	str	r0, [r3, #0]
 8006faa:	9b03      	ldr	r3, [sp, #12]
 8006fac:	2b0e      	cmp	r3, #14
 8006fae:	f200 80a1 	bhi.w	80070f4 <_dtoa_r+0x444>
 8006fb2:	2c00      	cmp	r4, #0
 8006fb4:	f000 809e 	beq.w	80070f4 <_dtoa_r+0x444>
 8006fb8:	2f00      	cmp	r7, #0
 8006fba:	dd33      	ble.n	8007024 <_dtoa_r+0x374>
 8006fbc:	4b9c      	ldr	r3, [pc, #624]	@ (8007230 <_dtoa_r+0x580>)
 8006fbe:	f007 020f 	and.w	r2, r7, #15
 8006fc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fc6:	ed93 7b00 	vldr	d7, [r3]
 8006fca:	05f8      	lsls	r0, r7, #23
 8006fcc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006fd0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006fd4:	d516      	bpl.n	8007004 <_dtoa_r+0x354>
 8006fd6:	4b97      	ldr	r3, [pc, #604]	@ (8007234 <_dtoa_r+0x584>)
 8006fd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006fdc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006fe0:	f7f9 fc54 	bl	800088c <__aeabi_ddiv>
 8006fe4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fe8:	f004 040f 	and.w	r4, r4, #15
 8006fec:	2603      	movs	r6, #3
 8006fee:	4d91      	ldr	r5, [pc, #580]	@ (8007234 <_dtoa_r+0x584>)
 8006ff0:	b954      	cbnz	r4, 8007008 <_dtoa_r+0x358>
 8006ff2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006ff6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ffa:	f7f9 fc47 	bl	800088c <__aeabi_ddiv>
 8006ffe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007002:	e028      	b.n	8007056 <_dtoa_r+0x3a6>
 8007004:	2602      	movs	r6, #2
 8007006:	e7f2      	b.n	8006fee <_dtoa_r+0x33e>
 8007008:	07e1      	lsls	r1, r4, #31
 800700a:	d508      	bpl.n	800701e <_dtoa_r+0x36e>
 800700c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007010:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007014:	f7f9 fb10 	bl	8000638 <__aeabi_dmul>
 8007018:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800701c:	3601      	adds	r6, #1
 800701e:	1064      	asrs	r4, r4, #1
 8007020:	3508      	adds	r5, #8
 8007022:	e7e5      	b.n	8006ff0 <_dtoa_r+0x340>
 8007024:	f000 80af 	beq.w	8007186 <_dtoa_r+0x4d6>
 8007028:	427c      	negs	r4, r7
 800702a:	4b81      	ldr	r3, [pc, #516]	@ (8007230 <_dtoa_r+0x580>)
 800702c:	4d81      	ldr	r5, [pc, #516]	@ (8007234 <_dtoa_r+0x584>)
 800702e:	f004 020f 	and.w	r2, r4, #15
 8007032:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800703e:	f7f9 fafb 	bl	8000638 <__aeabi_dmul>
 8007042:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007046:	1124      	asrs	r4, r4, #4
 8007048:	2300      	movs	r3, #0
 800704a:	2602      	movs	r6, #2
 800704c:	2c00      	cmp	r4, #0
 800704e:	f040 808f 	bne.w	8007170 <_dtoa_r+0x4c0>
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1d3      	bne.n	8006ffe <_dtoa_r+0x34e>
 8007056:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007058:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800705c:	2b00      	cmp	r3, #0
 800705e:	f000 8094 	beq.w	800718a <_dtoa_r+0x4da>
 8007062:	4b75      	ldr	r3, [pc, #468]	@ (8007238 <_dtoa_r+0x588>)
 8007064:	2200      	movs	r2, #0
 8007066:	4620      	mov	r0, r4
 8007068:	4629      	mov	r1, r5
 800706a:	f7f9 fd57 	bl	8000b1c <__aeabi_dcmplt>
 800706e:	2800      	cmp	r0, #0
 8007070:	f000 808b 	beq.w	800718a <_dtoa_r+0x4da>
 8007074:	9b03      	ldr	r3, [sp, #12]
 8007076:	2b00      	cmp	r3, #0
 8007078:	f000 8087 	beq.w	800718a <_dtoa_r+0x4da>
 800707c:	f1bb 0f00 	cmp.w	fp, #0
 8007080:	dd34      	ble.n	80070ec <_dtoa_r+0x43c>
 8007082:	4620      	mov	r0, r4
 8007084:	4b6d      	ldr	r3, [pc, #436]	@ (800723c <_dtoa_r+0x58c>)
 8007086:	2200      	movs	r2, #0
 8007088:	4629      	mov	r1, r5
 800708a:	f7f9 fad5 	bl	8000638 <__aeabi_dmul>
 800708e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007092:	f107 38ff 	add.w	r8, r7, #4294967295
 8007096:	3601      	adds	r6, #1
 8007098:	465c      	mov	r4, fp
 800709a:	4630      	mov	r0, r6
 800709c:	f7f9 fa62 	bl	8000564 <__aeabi_i2d>
 80070a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070a4:	f7f9 fac8 	bl	8000638 <__aeabi_dmul>
 80070a8:	4b65      	ldr	r3, [pc, #404]	@ (8007240 <_dtoa_r+0x590>)
 80070aa:	2200      	movs	r2, #0
 80070ac:	f7f9 f90e 	bl	80002cc <__adddf3>
 80070b0:	4605      	mov	r5, r0
 80070b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80070b6:	2c00      	cmp	r4, #0
 80070b8:	d16a      	bne.n	8007190 <_dtoa_r+0x4e0>
 80070ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070be:	4b61      	ldr	r3, [pc, #388]	@ (8007244 <_dtoa_r+0x594>)
 80070c0:	2200      	movs	r2, #0
 80070c2:	f7f9 f901 	bl	80002c8 <__aeabi_dsub>
 80070c6:	4602      	mov	r2, r0
 80070c8:	460b      	mov	r3, r1
 80070ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80070ce:	462a      	mov	r2, r5
 80070d0:	4633      	mov	r3, r6
 80070d2:	f7f9 fd41 	bl	8000b58 <__aeabi_dcmpgt>
 80070d6:	2800      	cmp	r0, #0
 80070d8:	f040 8298 	bne.w	800760c <_dtoa_r+0x95c>
 80070dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070e0:	462a      	mov	r2, r5
 80070e2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80070e6:	f7f9 fd19 	bl	8000b1c <__aeabi_dcmplt>
 80070ea:	bb38      	cbnz	r0, 800713c <_dtoa_r+0x48c>
 80070ec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80070f0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80070f4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	f2c0 8157 	blt.w	80073aa <_dtoa_r+0x6fa>
 80070fc:	2f0e      	cmp	r7, #14
 80070fe:	f300 8154 	bgt.w	80073aa <_dtoa_r+0x6fa>
 8007102:	4b4b      	ldr	r3, [pc, #300]	@ (8007230 <_dtoa_r+0x580>)
 8007104:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007108:	ed93 7b00 	vldr	d7, [r3]
 800710c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800710e:	2b00      	cmp	r3, #0
 8007110:	ed8d 7b00 	vstr	d7, [sp]
 8007114:	f280 80e5 	bge.w	80072e2 <_dtoa_r+0x632>
 8007118:	9b03      	ldr	r3, [sp, #12]
 800711a:	2b00      	cmp	r3, #0
 800711c:	f300 80e1 	bgt.w	80072e2 <_dtoa_r+0x632>
 8007120:	d10c      	bne.n	800713c <_dtoa_r+0x48c>
 8007122:	4b48      	ldr	r3, [pc, #288]	@ (8007244 <_dtoa_r+0x594>)
 8007124:	2200      	movs	r2, #0
 8007126:	ec51 0b17 	vmov	r0, r1, d7
 800712a:	f7f9 fa85 	bl	8000638 <__aeabi_dmul>
 800712e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007132:	f7f9 fd07 	bl	8000b44 <__aeabi_dcmpge>
 8007136:	2800      	cmp	r0, #0
 8007138:	f000 8266 	beq.w	8007608 <_dtoa_r+0x958>
 800713c:	2400      	movs	r4, #0
 800713e:	4625      	mov	r5, r4
 8007140:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007142:	4656      	mov	r6, sl
 8007144:	ea6f 0803 	mvn.w	r8, r3
 8007148:	2700      	movs	r7, #0
 800714a:	4621      	mov	r1, r4
 800714c:	4648      	mov	r0, r9
 800714e:	f000 fcbf 	bl	8007ad0 <_Bfree>
 8007152:	2d00      	cmp	r5, #0
 8007154:	f000 80bd 	beq.w	80072d2 <_dtoa_r+0x622>
 8007158:	b12f      	cbz	r7, 8007166 <_dtoa_r+0x4b6>
 800715a:	42af      	cmp	r7, r5
 800715c:	d003      	beq.n	8007166 <_dtoa_r+0x4b6>
 800715e:	4639      	mov	r1, r7
 8007160:	4648      	mov	r0, r9
 8007162:	f000 fcb5 	bl	8007ad0 <_Bfree>
 8007166:	4629      	mov	r1, r5
 8007168:	4648      	mov	r0, r9
 800716a:	f000 fcb1 	bl	8007ad0 <_Bfree>
 800716e:	e0b0      	b.n	80072d2 <_dtoa_r+0x622>
 8007170:	07e2      	lsls	r2, r4, #31
 8007172:	d505      	bpl.n	8007180 <_dtoa_r+0x4d0>
 8007174:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007178:	f7f9 fa5e 	bl	8000638 <__aeabi_dmul>
 800717c:	3601      	adds	r6, #1
 800717e:	2301      	movs	r3, #1
 8007180:	1064      	asrs	r4, r4, #1
 8007182:	3508      	adds	r5, #8
 8007184:	e762      	b.n	800704c <_dtoa_r+0x39c>
 8007186:	2602      	movs	r6, #2
 8007188:	e765      	b.n	8007056 <_dtoa_r+0x3a6>
 800718a:	9c03      	ldr	r4, [sp, #12]
 800718c:	46b8      	mov	r8, r7
 800718e:	e784      	b.n	800709a <_dtoa_r+0x3ea>
 8007190:	4b27      	ldr	r3, [pc, #156]	@ (8007230 <_dtoa_r+0x580>)
 8007192:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007194:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007198:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800719c:	4454      	add	r4, sl
 800719e:	2900      	cmp	r1, #0
 80071a0:	d054      	beq.n	800724c <_dtoa_r+0x59c>
 80071a2:	4929      	ldr	r1, [pc, #164]	@ (8007248 <_dtoa_r+0x598>)
 80071a4:	2000      	movs	r0, #0
 80071a6:	f7f9 fb71 	bl	800088c <__aeabi_ddiv>
 80071aa:	4633      	mov	r3, r6
 80071ac:	462a      	mov	r2, r5
 80071ae:	f7f9 f88b 	bl	80002c8 <__aeabi_dsub>
 80071b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80071b6:	4656      	mov	r6, sl
 80071b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071bc:	f7f9 fcec 	bl	8000b98 <__aeabi_d2iz>
 80071c0:	4605      	mov	r5, r0
 80071c2:	f7f9 f9cf 	bl	8000564 <__aeabi_i2d>
 80071c6:	4602      	mov	r2, r0
 80071c8:	460b      	mov	r3, r1
 80071ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071ce:	f7f9 f87b 	bl	80002c8 <__aeabi_dsub>
 80071d2:	3530      	adds	r5, #48	@ 0x30
 80071d4:	4602      	mov	r2, r0
 80071d6:	460b      	mov	r3, r1
 80071d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80071dc:	f806 5b01 	strb.w	r5, [r6], #1
 80071e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80071e4:	f7f9 fc9a 	bl	8000b1c <__aeabi_dcmplt>
 80071e8:	2800      	cmp	r0, #0
 80071ea:	d172      	bne.n	80072d2 <_dtoa_r+0x622>
 80071ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071f0:	4911      	ldr	r1, [pc, #68]	@ (8007238 <_dtoa_r+0x588>)
 80071f2:	2000      	movs	r0, #0
 80071f4:	f7f9 f868 	bl	80002c8 <__aeabi_dsub>
 80071f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80071fc:	f7f9 fc8e 	bl	8000b1c <__aeabi_dcmplt>
 8007200:	2800      	cmp	r0, #0
 8007202:	f040 80b4 	bne.w	800736e <_dtoa_r+0x6be>
 8007206:	42a6      	cmp	r6, r4
 8007208:	f43f af70 	beq.w	80070ec <_dtoa_r+0x43c>
 800720c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007210:	4b0a      	ldr	r3, [pc, #40]	@ (800723c <_dtoa_r+0x58c>)
 8007212:	2200      	movs	r2, #0
 8007214:	f7f9 fa10 	bl	8000638 <__aeabi_dmul>
 8007218:	4b08      	ldr	r3, [pc, #32]	@ (800723c <_dtoa_r+0x58c>)
 800721a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800721e:	2200      	movs	r2, #0
 8007220:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007224:	f7f9 fa08 	bl	8000638 <__aeabi_dmul>
 8007228:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800722c:	e7c4      	b.n	80071b8 <_dtoa_r+0x508>
 800722e:	bf00      	nop
 8007230:	08008e60 	.word	0x08008e60
 8007234:	08008e38 	.word	0x08008e38
 8007238:	3ff00000 	.word	0x3ff00000
 800723c:	40240000 	.word	0x40240000
 8007240:	401c0000 	.word	0x401c0000
 8007244:	40140000 	.word	0x40140000
 8007248:	3fe00000 	.word	0x3fe00000
 800724c:	4631      	mov	r1, r6
 800724e:	4628      	mov	r0, r5
 8007250:	f7f9 f9f2 	bl	8000638 <__aeabi_dmul>
 8007254:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007258:	9413      	str	r4, [sp, #76]	@ 0x4c
 800725a:	4656      	mov	r6, sl
 800725c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007260:	f7f9 fc9a 	bl	8000b98 <__aeabi_d2iz>
 8007264:	4605      	mov	r5, r0
 8007266:	f7f9 f97d 	bl	8000564 <__aeabi_i2d>
 800726a:	4602      	mov	r2, r0
 800726c:	460b      	mov	r3, r1
 800726e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007272:	f7f9 f829 	bl	80002c8 <__aeabi_dsub>
 8007276:	3530      	adds	r5, #48	@ 0x30
 8007278:	f806 5b01 	strb.w	r5, [r6], #1
 800727c:	4602      	mov	r2, r0
 800727e:	460b      	mov	r3, r1
 8007280:	42a6      	cmp	r6, r4
 8007282:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007286:	f04f 0200 	mov.w	r2, #0
 800728a:	d124      	bne.n	80072d6 <_dtoa_r+0x626>
 800728c:	4baf      	ldr	r3, [pc, #700]	@ (800754c <_dtoa_r+0x89c>)
 800728e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007292:	f7f9 f81b 	bl	80002cc <__adddf3>
 8007296:	4602      	mov	r2, r0
 8007298:	460b      	mov	r3, r1
 800729a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800729e:	f7f9 fc5b 	bl	8000b58 <__aeabi_dcmpgt>
 80072a2:	2800      	cmp	r0, #0
 80072a4:	d163      	bne.n	800736e <_dtoa_r+0x6be>
 80072a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80072aa:	49a8      	ldr	r1, [pc, #672]	@ (800754c <_dtoa_r+0x89c>)
 80072ac:	2000      	movs	r0, #0
 80072ae:	f7f9 f80b 	bl	80002c8 <__aeabi_dsub>
 80072b2:	4602      	mov	r2, r0
 80072b4:	460b      	mov	r3, r1
 80072b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072ba:	f7f9 fc2f 	bl	8000b1c <__aeabi_dcmplt>
 80072be:	2800      	cmp	r0, #0
 80072c0:	f43f af14 	beq.w	80070ec <_dtoa_r+0x43c>
 80072c4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80072c6:	1e73      	subs	r3, r6, #1
 80072c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80072ca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80072ce:	2b30      	cmp	r3, #48	@ 0x30
 80072d0:	d0f8      	beq.n	80072c4 <_dtoa_r+0x614>
 80072d2:	4647      	mov	r7, r8
 80072d4:	e03b      	b.n	800734e <_dtoa_r+0x69e>
 80072d6:	4b9e      	ldr	r3, [pc, #632]	@ (8007550 <_dtoa_r+0x8a0>)
 80072d8:	f7f9 f9ae 	bl	8000638 <__aeabi_dmul>
 80072dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072e0:	e7bc      	b.n	800725c <_dtoa_r+0x5ac>
 80072e2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80072e6:	4656      	mov	r6, sl
 80072e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072ec:	4620      	mov	r0, r4
 80072ee:	4629      	mov	r1, r5
 80072f0:	f7f9 facc 	bl	800088c <__aeabi_ddiv>
 80072f4:	f7f9 fc50 	bl	8000b98 <__aeabi_d2iz>
 80072f8:	4680      	mov	r8, r0
 80072fa:	f7f9 f933 	bl	8000564 <__aeabi_i2d>
 80072fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007302:	f7f9 f999 	bl	8000638 <__aeabi_dmul>
 8007306:	4602      	mov	r2, r0
 8007308:	460b      	mov	r3, r1
 800730a:	4620      	mov	r0, r4
 800730c:	4629      	mov	r1, r5
 800730e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007312:	f7f8 ffd9 	bl	80002c8 <__aeabi_dsub>
 8007316:	f806 4b01 	strb.w	r4, [r6], #1
 800731a:	9d03      	ldr	r5, [sp, #12]
 800731c:	eba6 040a 	sub.w	r4, r6, sl
 8007320:	42a5      	cmp	r5, r4
 8007322:	4602      	mov	r2, r0
 8007324:	460b      	mov	r3, r1
 8007326:	d133      	bne.n	8007390 <_dtoa_r+0x6e0>
 8007328:	f7f8 ffd0 	bl	80002cc <__adddf3>
 800732c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007330:	4604      	mov	r4, r0
 8007332:	460d      	mov	r5, r1
 8007334:	f7f9 fc10 	bl	8000b58 <__aeabi_dcmpgt>
 8007338:	b9c0      	cbnz	r0, 800736c <_dtoa_r+0x6bc>
 800733a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800733e:	4620      	mov	r0, r4
 8007340:	4629      	mov	r1, r5
 8007342:	f7f9 fbe1 	bl	8000b08 <__aeabi_dcmpeq>
 8007346:	b110      	cbz	r0, 800734e <_dtoa_r+0x69e>
 8007348:	f018 0f01 	tst.w	r8, #1
 800734c:	d10e      	bne.n	800736c <_dtoa_r+0x6bc>
 800734e:	9902      	ldr	r1, [sp, #8]
 8007350:	4648      	mov	r0, r9
 8007352:	f000 fbbd 	bl	8007ad0 <_Bfree>
 8007356:	2300      	movs	r3, #0
 8007358:	7033      	strb	r3, [r6, #0]
 800735a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800735c:	3701      	adds	r7, #1
 800735e:	601f      	str	r7, [r3, #0]
 8007360:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007362:	2b00      	cmp	r3, #0
 8007364:	f000 824b 	beq.w	80077fe <_dtoa_r+0xb4e>
 8007368:	601e      	str	r6, [r3, #0]
 800736a:	e248      	b.n	80077fe <_dtoa_r+0xb4e>
 800736c:	46b8      	mov	r8, r7
 800736e:	4633      	mov	r3, r6
 8007370:	461e      	mov	r6, r3
 8007372:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007376:	2a39      	cmp	r2, #57	@ 0x39
 8007378:	d106      	bne.n	8007388 <_dtoa_r+0x6d8>
 800737a:	459a      	cmp	sl, r3
 800737c:	d1f8      	bne.n	8007370 <_dtoa_r+0x6c0>
 800737e:	2230      	movs	r2, #48	@ 0x30
 8007380:	f108 0801 	add.w	r8, r8, #1
 8007384:	f88a 2000 	strb.w	r2, [sl]
 8007388:	781a      	ldrb	r2, [r3, #0]
 800738a:	3201      	adds	r2, #1
 800738c:	701a      	strb	r2, [r3, #0]
 800738e:	e7a0      	b.n	80072d2 <_dtoa_r+0x622>
 8007390:	4b6f      	ldr	r3, [pc, #444]	@ (8007550 <_dtoa_r+0x8a0>)
 8007392:	2200      	movs	r2, #0
 8007394:	f7f9 f950 	bl	8000638 <__aeabi_dmul>
 8007398:	2200      	movs	r2, #0
 800739a:	2300      	movs	r3, #0
 800739c:	4604      	mov	r4, r0
 800739e:	460d      	mov	r5, r1
 80073a0:	f7f9 fbb2 	bl	8000b08 <__aeabi_dcmpeq>
 80073a4:	2800      	cmp	r0, #0
 80073a6:	d09f      	beq.n	80072e8 <_dtoa_r+0x638>
 80073a8:	e7d1      	b.n	800734e <_dtoa_r+0x69e>
 80073aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073ac:	2a00      	cmp	r2, #0
 80073ae:	f000 80ea 	beq.w	8007586 <_dtoa_r+0x8d6>
 80073b2:	9a07      	ldr	r2, [sp, #28]
 80073b4:	2a01      	cmp	r2, #1
 80073b6:	f300 80cd 	bgt.w	8007554 <_dtoa_r+0x8a4>
 80073ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80073bc:	2a00      	cmp	r2, #0
 80073be:	f000 80c1 	beq.w	8007544 <_dtoa_r+0x894>
 80073c2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80073c6:	9c08      	ldr	r4, [sp, #32]
 80073c8:	9e00      	ldr	r6, [sp, #0]
 80073ca:	9a00      	ldr	r2, [sp, #0]
 80073cc:	441a      	add	r2, r3
 80073ce:	9200      	str	r2, [sp, #0]
 80073d0:	9a06      	ldr	r2, [sp, #24]
 80073d2:	2101      	movs	r1, #1
 80073d4:	441a      	add	r2, r3
 80073d6:	4648      	mov	r0, r9
 80073d8:	9206      	str	r2, [sp, #24]
 80073da:	f000 fc2d 	bl	8007c38 <__i2b>
 80073de:	4605      	mov	r5, r0
 80073e0:	b166      	cbz	r6, 80073fc <_dtoa_r+0x74c>
 80073e2:	9b06      	ldr	r3, [sp, #24]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	dd09      	ble.n	80073fc <_dtoa_r+0x74c>
 80073e8:	42b3      	cmp	r3, r6
 80073ea:	9a00      	ldr	r2, [sp, #0]
 80073ec:	bfa8      	it	ge
 80073ee:	4633      	movge	r3, r6
 80073f0:	1ad2      	subs	r2, r2, r3
 80073f2:	9200      	str	r2, [sp, #0]
 80073f4:	9a06      	ldr	r2, [sp, #24]
 80073f6:	1af6      	subs	r6, r6, r3
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	9306      	str	r3, [sp, #24]
 80073fc:	9b08      	ldr	r3, [sp, #32]
 80073fe:	b30b      	cbz	r3, 8007444 <_dtoa_r+0x794>
 8007400:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007402:	2b00      	cmp	r3, #0
 8007404:	f000 80c6 	beq.w	8007594 <_dtoa_r+0x8e4>
 8007408:	2c00      	cmp	r4, #0
 800740a:	f000 80c0 	beq.w	800758e <_dtoa_r+0x8de>
 800740e:	4629      	mov	r1, r5
 8007410:	4622      	mov	r2, r4
 8007412:	4648      	mov	r0, r9
 8007414:	f000 fcc8 	bl	8007da8 <__pow5mult>
 8007418:	9a02      	ldr	r2, [sp, #8]
 800741a:	4601      	mov	r1, r0
 800741c:	4605      	mov	r5, r0
 800741e:	4648      	mov	r0, r9
 8007420:	f000 fc20 	bl	8007c64 <__multiply>
 8007424:	9902      	ldr	r1, [sp, #8]
 8007426:	4680      	mov	r8, r0
 8007428:	4648      	mov	r0, r9
 800742a:	f000 fb51 	bl	8007ad0 <_Bfree>
 800742e:	9b08      	ldr	r3, [sp, #32]
 8007430:	1b1b      	subs	r3, r3, r4
 8007432:	9308      	str	r3, [sp, #32]
 8007434:	f000 80b1 	beq.w	800759a <_dtoa_r+0x8ea>
 8007438:	9a08      	ldr	r2, [sp, #32]
 800743a:	4641      	mov	r1, r8
 800743c:	4648      	mov	r0, r9
 800743e:	f000 fcb3 	bl	8007da8 <__pow5mult>
 8007442:	9002      	str	r0, [sp, #8]
 8007444:	2101      	movs	r1, #1
 8007446:	4648      	mov	r0, r9
 8007448:	f000 fbf6 	bl	8007c38 <__i2b>
 800744c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800744e:	4604      	mov	r4, r0
 8007450:	2b00      	cmp	r3, #0
 8007452:	f000 81d8 	beq.w	8007806 <_dtoa_r+0xb56>
 8007456:	461a      	mov	r2, r3
 8007458:	4601      	mov	r1, r0
 800745a:	4648      	mov	r0, r9
 800745c:	f000 fca4 	bl	8007da8 <__pow5mult>
 8007460:	9b07      	ldr	r3, [sp, #28]
 8007462:	2b01      	cmp	r3, #1
 8007464:	4604      	mov	r4, r0
 8007466:	f300 809f 	bgt.w	80075a8 <_dtoa_r+0x8f8>
 800746a:	9b04      	ldr	r3, [sp, #16]
 800746c:	2b00      	cmp	r3, #0
 800746e:	f040 8097 	bne.w	80075a0 <_dtoa_r+0x8f0>
 8007472:	9b05      	ldr	r3, [sp, #20]
 8007474:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007478:	2b00      	cmp	r3, #0
 800747a:	f040 8093 	bne.w	80075a4 <_dtoa_r+0x8f4>
 800747e:	9b05      	ldr	r3, [sp, #20]
 8007480:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007484:	0d1b      	lsrs	r3, r3, #20
 8007486:	051b      	lsls	r3, r3, #20
 8007488:	b133      	cbz	r3, 8007498 <_dtoa_r+0x7e8>
 800748a:	9b00      	ldr	r3, [sp, #0]
 800748c:	3301      	adds	r3, #1
 800748e:	9300      	str	r3, [sp, #0]
 8007490:	9b06      	ldr	r3, [sp, #24]
 8007492:	3301      	adds	r3, #1
 8007494:	9306      	str	r3, [sp, #24]
 8007496:	2301      	movs	r3, #1
 8007498:	9308      	str	r3, [sp, #32]
 800749a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800749c:	2b00      	cmp	r3, #0
 800749e:	f000 81b8 	beq.w	8007812 <_dtoa_r+0xb62>
 80074a2:	6923      	ldr	r3, [r4, #16]
 80074a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80074a8:	6918      	ldr	r0, [r3, #16]
 80074aa:	f000 fb79 	bl	8007ba0 <__hi0bits>
 80074ae:	f1c0 0020 	rsb	r0, r0, #32
 80074b2:	9b06      	ldr	r3, [sp, #24]
 80074b4:	4418      	add	r0, r3
 80074b6:	f010 001f 	ands.w	r0, r0, #31
 80074ba:	f000 8082 	beq.w	80075c2 <_dtoa_r+0x912>
 80074be:	f1c0 0320 	rsb	r3, r0, #32
 80074c2:	2b04      	cmp	r3, #4
 80074c4:	dd73      	ble.n	80075ae <_dtoa_r+0x8fe>
 80074c6:	9b00      	ldr	r3, [sp, #0]
 80074c8:	f1c0 001c 	rsb	r0, r0, #28
 80074cc:	4403      	add	r3, r0
 80074ce:	9300      	str	r3, [sp, #0]
 80074d0:	9b06      	ldr	r3, [sp, #24]
 80074d2:	4403      	add	r3, r0
 80074d4:	4406      	add	r6, r0
 80074d6:	9306      	str	r3, [sp, #24]
 80074d8:	9b00      	ldr	r3, [sp, #0]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	dd05      	ble.n	80074ea <_dtoa_r+0x83a>
 80074de:	9902      	ldr	r1, [sp, #8]
 80074e0:	461a      	mov	r2, r3
 80074e2:	4648      	mov	r0, r9
 80074e4:	f000 fcba 	bl	8007e5c <__lshift>
 80074e8:	9002      	str	r0, [sp, #8]
 80074ea:	9b06      	ldr	r3, [sp, #24]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	dd05      	ble.n	80074fc <_dtoa_r+0x84c>
 80074f0:	4621      	mov	r1, r4
 80074f2:	461a      	mov	r2, r3
 80074f4:	4648      	mov	r0, r9
 80074f6:	f000 fcb1 	bl	8007e5c <__lshift>
 80074fa:	4604      	mov	r4, r0
 80074fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d061      	beq.n	80075c6 <_dtoa_r+0x916>
 8007502:	9802      	ldr	r0, [sp, #8]
 8007504:	4621      	mov	r1, r4
 8007506:	f000 fd15 	bl	8007f34 <__mcmp>
 800750a:	2800      	cmp	r0, #0
 800750c:	da5b      	bge.n	80075c6 <_dtoa_r+0x916>
 800750e:	2300      	movs	r3, #0
 8007510:	9902      	ldr	r1, [sp, #8]
 8007512:	220a      	movs	r2, #10
 8007514:	4648      	mov	r0, r9
 8007516:	f000 fafd 	bl	8007b14 <__multadd>
 800751a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800751c:	9002      	str	r0, [sp, #8]
 800751e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007522:	2b00      	cmp	r3, #0
 8007524:	f000 8177 	beq.w	8007816 <_dtoa_r+0xb66>
 8007528:	4629      	mov	r1, r5
 800752a:	2300      	movs	r3, #0
 800752c:	220a      	movs	r2, #10
 800752e:	4648      	mov	r0, r9
 8007530:	f000 faf0 	bl	8007b14 <__multadd>
 8007534:	f1bb 0f00 	cmp.w	fp, #0
 8007538:	4605      	mov	r5, r0
 800753a:	dc6f      	bgt.n	800761c <_dtoa_r+0x96c>
 800753c:	9b07      	ldr	r3, [sp, #28]
 800753e:	2b02      	cmp	r3, #2
 8007540:	dc49      	bgt.n	80075d6 <_dtoa_r+0x926>
 8007542:	e06b      	b.n	800761c <_dtoa_r+0x96c>
 8007544:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007546:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800754a:	e73c      	b.n	80073c6 <_dtoa_r+0x716>
 800754c:	3fe00000 	.word	0x3fe00000
 8007550:	40240000 	.word	0x40240000
 8007554:	9b03      	ldr	r3, [sp, #12]
 8007556:	1e5c      	subs	r4, r3, #1
 8007558:	9b08      	ldr	r3, [sp, #32]
 800755a:	42a3      	cmp	r3, r4
 800755c:	db09      	blt.n	8007572 <_dtoa_r+0x8c2>
 800755e:	1b1c      	subs	r4, r3, r4
 8007560:	9b03      	ldr	r3, [sp, #12]
 8007562:	2b00      	cmp	r3, #0
 8007564:	f6bf af30 	bge.w	80073c8 <_dtoa_r+0x718>
 8007568:	9b00      	ldr	r3, [sp, #0]
 800756a:	9a03      	ldr	r2, [sp, #12]
 800756c:	1a9e      	subs	r6, r3, r2
 800756e:	2300      	movs	r3, #0
 8007570:	e72b      	b.n	80073ca <_dtoa_r+0x71a>
 8007572:	9b08      	ldr	r3, [sp, #32]
 8007574:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007576:	9408      	str	r4, [sp, #32]
 8007578:	1ae3      	subs	r3, r4, r3
 800757a:	441a      	add	r2, r3
 800757c:	9e00      	ldr	r6, [sp, #0]
 800757e:	9b03      	ldr	r3, [sp, #12]
 8007580:	920d      	str	r2, [sp, #52]	@ 0x34
 8007582:	2400      	movs	r4, #0
 8007584:	e721      	b.n	80073ca <_dtoa_r+0x71a>
 8007586:	9c08      	ldr	r4, [sp, #32]
 8007588:	9e00      	ldr	r6, [sp, #0]
 800758a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800758c:	e728      	b.n	80073e0 <_dtoa_r+0x730>
 800758e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007592:	e751      	b.n	8007438 <_dtoa_r+0x788>
 8007594:	9a08      	ldr	r2, [sp, #32]
 8007596:	9902      	ldr	r1, [sp, #8]
 8007598:	e750      	b.n	800743c <_dtoa_r+0x78c>
 800759a:	f8cd 8008 	str.w	r8, [sp, #8]
 800759e:	e751      	b.n	8007444 <_dtoa_r+0x794>
 80075a0:	2300      	movs	r3, #0
 80075a2:	e779      	b.n	8007498 <_dtoa_r+0x7e8>
 80075a4:	9b04      	ldr	r3, [sp, #16]
 80075a6:	e777      	b.n	8007498 <_dtoa_r+0x7e8>
 80075a8:	2300      	movs	r3, #0
 80075aa:	9308      	str	r3, [sp, #32]
 80075ac:	e779      	b.n	80074a2 <_dtoa_r+0x7f2>
 80075ae:	d093      	beq.n	80074d8 <_dtoa_r+0x828>
 80075b0:	9a00      	ldr	r2, [sp, #0]
 80075b2:	331c      	adds	r3, #28
 80075b4:	441a      	add	r2, r3
 80075b6:	9200      	str	r2, [sp, #0]
 80075b8:	9a06      	ldr	r2, [sp, #24]
 80075ba:	441a      	add	r2, r3
 80075bc:	441e      	add	r6, r3
 80075be:	9206      	str	r2, [sp, #24]
 80075c0:	e78a      	b.n	80074d8 <_dtoa_r+0x828>
 80075c2:	4603      	mov	r3, r0
 80075c4:	e7f4      	b.n	80075b0 <_dtoa_r+0x900>
 80075c6:	9b03      	ldr	r3, [sp, #12]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	46b8      	mov	r8, r7
 80075cc:	dc20      	bgt.n	8007610 <_dtoa_r+0x960>
 80075ce:	469b      	mov	fp, r3
 80075d0:	9b07      	ldr	r3, [sp, #28]
 80075d2:	2b02      	cmp	r3, #2
 80075d4:	dd1e      	ble.n	8007614 <_dtoa_r+0x964>
 80075d6:	f1bb 0f00 	cmp.w	fp, #0
 80075da:	f47f adb1 	bne.w	8007140 <_dtoa_r+0x490>
 80075de:	4621      	mov	r1, r4
 80075e0:	465b      	mov	r3, fp
 80075e2:	2205      	movs	r2, #5
 80075e4:	4648      	mov	r0, r9
 80075e6:	f000 fa95 	bl	8007b14 <__multadd>
 80075ea:	4601      	mov	r1, r0
 80075ec:	4604      	mov	r4, r0
 80075ee:	9802      	ldr	r0, [sp, #8]
 80075f0:	f000 fca0 	bl	8007f34 <__mcmp>
 80075f4:	2800      	cmp	r0, #0
 80075f6:	f77f ada3 	ble.w	8007140 <_dtoa_r+0x490>
 80075fa:	4656      	mov	r6, sl
 80075fc:	2331      	movs	r3, #49	@ 0x31
 80075fe:	f806 3b01 	strb.w	r3, [r6], #1
 8007602:	f108 0801 	add.w	r8, r8, #1
 8007606:	e59f      	b.n	8007148 <_dtoa_r+0x498>
 8007608:	9c03      	ldr	r4, [sp, #12]
 800760a:	46b8      	mov	r8, r7
 800760c:	4625      	mov	r5, r4
 800760e:	e7f4      	b.n	80075fa <_dtoa_r+0x94a>
 8007610:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007614:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007616:	2b00      	cmp	r3, #0
 8007618:	f000 8101 	beq.w	800781e <_dtoa_r+0xb6e>
 800761c:	2e00      	cmp	r6, #0
 800761e:	dd05      	ble.n	800762c <_dtoa_r+0x97c>
 8007620:	4629      	mov	r1, r5
 8007622:	4632      	mov	r2, r6
 8007624:	4648      	mov	r0, r9
 8007626:	f000 fc19 	bl	8007e5c <__lshift>
 800762a:	4605      	mov	r5, r0
 800762c:	9b08      	ldr	r3, [sp, #32]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d05c      	beq.n	80076ec <_dtoa_r+0xa3c>
 8007632:	6869      	ldr	r1, [r5, #4]
 8007634:	4648      	mov	r0, r9
 8007636:	f000 fa0b 	bl	8007a50 <_Balloc>
 800763a:	4606      	mov	r6, r0
 800763c:	b928      	cbnz	r0, 800764a <_dtoa_r+0x99a>
 800763e:	4b82      	ldr	r3, [pc, #520]	@ (8007848 <_dtoa_r+0xb98>)
 8007640:	4602      	mov	r2, r0
 8007642:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007646:	f7ff bb4a 	b.w	8006cde <_dtoa_r+0x2e>
 800764a:	692a      	ldr	r2, [r5, #16]
 800764c:	3202      	adds	r2, #2
 800764e:	0092      	lsls	r2, r2, #2
 8007650:	f105 010c 	add.w	r1, r5, #12
 8007654:	300c      	adds	r0, #12
 8007656:	f7ff fa92 	bl	8006b7e <memcpy>
 800765a:	2201      	movs	r2, #1
 800765c:	4631      	mov	r1, r6
 800765e:	4648      	mov	r0, r9
 8007660:	f000 fbfc 	bl	8007e5c <__lshift>
 8007664:	f10a 0301 	add.w	r3, sl, #1
 8007668:	9300      	str	r3, [sp, #0]
 800766a:	eb0a 030b 	add.w	r3, sl, fp
 800766e:	9308      	str	r3, [sp, #32]
 8007670:	9b04      	ldr	r3, [sp, #16]
 8007672:	f003 0301 	and.w	r3, r3, #1
 8007676:	462f      	mov	r7, r5
 8007678:	9306      	str	r3, [sp, #24]
 800767a:	4605      	mov	r5, r0
 800767c:	9b00      	ldr	r3, [sp, #0]
 800767e:	9802      	ldr	r0, [sp, #8]
 8007680:	4621      	mov	r1, r4
 8007682:	f103 3bff 	add.w	fp, r3, #4294967295
 8007686:	f7ff fa88 	bl	8006b9a <quorem>
 800768a:	4603      	mov	r3, r0
 800768c:	3330      	adds	r3, #48	@ 0x30
 800768e:	9003      	str	r0, [sp, #12]
 8007690:	4639      	mov	r1, r7
 8007692:	9802      	ldr	r0, [sp, #8]
 8007694:	9309      	str	r3, [sp, #36]	@ 0x24
 8007696:	f000 fc4d 	bl	8007f34 <__mcmp>
 800769a:	462a      	mov	r2, r5
 800769c:	9004      	str	r0, [sp, #16]
 800769e:	4621      	mov	r1, r4
 80076a0:	4648      	mov	r0, r9
 80076a2:	f000 fc63 	bl	8007f6c <__mdiff>
 80076a6:	68c2      	ldr	r2, [r0, #12]
 80076a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076aa:	4606      	mov	r6, r0
 80076ac:	bb02      	cbnz	r2, 80076f0 <_dtoa_r+0xa40>
 80076ae:	4601      	mov	r1, r0
 80076b0:	9802      	ldr	r0, [sp, #8]
 80076b2:	f000 fc3f 	bl	8007f34 <__mcmp>
 80076b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076b8:	4602      	mov	r2, r0
 80076ba:	4631      	mov	r1, r6
 80076bc:	4648      	mov	r0, r9
 80076be:	920c      	str	r2, [sp, #48]	@ 0x30
 80076c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80076c2:	f000 fa05 	bl	8007ad0 <_Bfree>
 80076c6:	9b07      	ldr	r3, [sp, #28]
 80076c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80076ca:	9e00      	ldr	r6, [sp, #0]
 80076cc:	ea42 0103 	orr.w	r1, r2, r3
 80076d0:	9b06      	ldr	r3, [sp, #24]
 80076d2:	4319      	orrs	r1, r3
 80076d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076d6:	d10d      	bne.n	80076f4 <_dtoa_r+0xa44>
 80076d8:	2b39      	cmp	r3, #57	@ 0x39
 80076da:	d027      	beq.n	800772c <_dtoa_r+0xa7c>
 80076dc:	9a04      	ldr	r2, [sp, #16]
 80076de:	2a00      	cmp	r2, #0
 80076e0:	dd01      	ble.n	80076e6 <_dtoa_r+0xa36>
 80076e2:	9b03      	ldr	r3, [sp, #12]
 80076e4:	3331      	adds	r3, #49	@ 0x31
 80076e6:	f88b 3000 	strb.w	r3, [fp]
 80076ea:	e52e      	b.n	800714a <_dtoa_r+0x49a>
 80076ec:	4628      	mov	r0, r5
 80076ee:	e7b9      	b.n	8007664 <_dtoa_r+0x9b4>
 80076f0:	2201      	movs	r2, #1
 80076f2:	e7e2      	b.n	80076ba <_dtoa_r+0xa0a>
 80076f4:	9904      	ldr	r1, [sp, #16]
 80076f6:	2900      	cmp	r1, #0
 80076f8:	db04      	blt.n	8007704 <_dtoa_r+0xa54>
 80076fa:	9807      	ldr	r0, [sp, #28]
 80076fc:	4301      	orrs	r1, r0
 80076fe:	9806      	ldr	r0, [sp, #24]
 8007700:	4301      	orrs	r1, r0
 8007702:	d120      	bne.n	8007746 <_dtoa_r+0xa96>
 8007704:	2a00      	cmp	r2, #0
 8007706:	ddee      	ble.n	80076e6 <_dtoa_r+0xa36>
 8007708:	9902      	ldr	r1, [sp, #8]
 800770a:	9300      	str	r3, [sp, #0]
 800770c:	2201      	movs	r2, #1
 800770e:	4648      	mov	r0, r9
 8007710:	f000 fba4 	bl	8007e5c <__lshift>
 8007714:	4621      	mov	r1, r4
 8007716:	9002      	str	r0, [sp, #8]
 8007718:	f000 fc0c 	bl	8007f34 <__mcmp>
 800771c:	2800      	cmp	r0, #0
 800771e:	9b00      	ldr	r3, [sp, #0]
 8007720:	dc02      	bgt.n	8007728 <_dtoa_r+0xa78>
 8007722:	d1e0      	bne.n	80076e6 <_dtoa_r+0xa36>
 8007724:	07da      	lsls	r2, r3, #31
 8007726:	d5de      	bpl.n	80076e6 <_dtoa_r+0xa36>
 8007728:	2b39      	cmp	r3, #57	@ 0x39
 800772a:	d1da      	bne.n	80076e2 <_dtoa_r+0xa32>
 800772c:	2339      	movs	r3, #57	@ 0x39
 800772e:	f88b 3000 	strb.w	r3, [fp]
 8007732:	4633      	mov	r3, r6
 8007734:	461e      	mov	r6, r3
 8007736:	3b01      	subs	r3, #1
 8007738:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800773c:	2a39      	cmp	r2, #57	@ 0x39
 800773e:	d04e      	beq.n	80077de <_dtoa_r+0xb2e>
 8007740:	3201      	adds	r2, #1
 8007742:	701a      	strb	r2, [r3, #0]
 8007744:	e501      	b.n	800714a <_dtoa_r+0x49a>
 8007746:	2a00      	cmp	r2, #0
 8007748:	dd03      	ble.n	8007752 <_dtoa_r+0xaa2>
 800774a:	2b39      	cmp	r3, #57	@ 0x39
 800774c:	d0ee      	beq.n	800772c <_dtoa_r+0xa7c>
 800774e:	3301      	adds	r3, #1
 8007750:	e7c9      	b.n	80076e6 <_dtoa_r+0xa36>
 8007752:	9a00      	ldr	r2, [sp, #0]
 8007754:	9908      	ldr	r1, [sp, #32]
 8007756:	f802 3c01 	strb.w	r3, [r2, #-1]
 800775a:	428a      	cmp	r2, r1
 800775c:	d028      	beq.n	80077b0 <_dtoa_r+0xb00>
 800775e:	9902      	ldr	r1, [sp, #8]
 8007760:	2300      	movs	r3, #0
 8007762:	220a      	movs	r2, #10
 8007764:	4648      	mov	r0, r9
 8007766:	f000 f9d5 	bl	8007b14 <__multadd>
 800776a:	42af      	cmp	r7, r5
 800776c:	9002      	str	r0, [sp, #8]
 800776e:	f04f 0300 	mov.w	r3, #0
 8007772:	f04f 020a 	mov.w	r2, #10
 8007776:	4639      	mov	r1, r7
 8007778:	4648      	mov	r0, r9
 800777a:	d107      	bne.n	800778c <_dtoa_r+0xadc>
 800777c:	f000 f9ca 	bl	8007b14 <__multadd>
 8007780:	4607      	mov	r7, r0
 8007782:	4605      	mov	r5, r0
 8007784:	9b00      	ldr	r3, [sp, #0]
 8007786:	3301      	adds	r3, #1
 8007788:	9300      	str	r3, [sp, #0]
 800778a:	e777      	b.n	800767c <_dtoa_r+0x9cc>
 800778c:	f000 f9c2 	bl	8007b14 <__multadd>
 8007790:	4629      	mov	r1, r5
 8007792:	4607      	mov	r7, r0
 8007794:	2300      	movs	r3, #0
 8007796:	220a      	movs	r2, #10
 8007798:	4648      	mov	r0, r9
 800779a:	f000 f9bb 	bl	8007b14 <__multadd>
 800779e:	4605      	mov	r5, r0
 80077a0:	e7f0      	b.n	8007784 <_dtoa_r+0xad4>
 80077a2:	f1bb 0f00 	cmp.w	fp, #0
 80077a6:	bfcc      	ite	gt
 80077a8:	465e      	movgt	r6, fp
 80077aa:	2601      	movle	r6, #1
 80077ac:	4456      	add	r6, sl
 80077ae:	2700      	movs	r7, #0
 80077b0:	9902      	ldr	r1, [sp, #8]
 80077b2:	9300      	str	r3, [sp, #0]
 80077b4:	2201      	movs	r2, #1
 80077b6:	4648      	mov	r0, r9
 80077b8:	f000 fb50 	bl	8007e5c <__lshift>
 80077bc:	4621      	mov	r1, r4
 80077be:	9002      	str	r0, [sp, #8]
 80077c0:	f000 fbb8 	bl	8007f34 <__mcmp>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	dcb4      	bgt.n	8007732 <_dtoa_r+0xa82>
 80077c8:	d102      	bne.n	80077d0 <_dtoa_r+0xb20>
 80077ca:	9b00      	ldr	r3, [sp, #0]
 80077cc:	07db      	lsls	r3, r3, #31
 80077ce:	d4b0      	bmi.n	8007732 <_dtoa_r+0xa82>
 80077d0:	4633      	mov	r3, r6
 80077d2:	461e      	mov	r6, r3
 80077d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80077d8:	2a30      	cmp	r2, #48	@ 0x30
 80077da:	d0fa      	beq.n	80077d2 <_dtoa_r+0xb22>
 80077dc:	e4b5      	b.n	800714a <_dtoa_r+0x49a>
 80077de:	459a      	cmp	sl, r3
 80077e0:	d1a8      	bne.n	8007734 <_dtoa_r+0xa84>
 80077e2:	2331      	movs	r3, #49	@ 0x31
 80077e4:	f108 0801 	add.w	r8, r8, #1
 80077e8:	f88a 3000 	strb.w	r3, [sl]
 80077ec:	e4ad      	b.n	800714a <_dtoa_r+0x49a>
 80077ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80077f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800784c <_dtoa_r+0xb9c>
 80077f4:	b11b      	cbz	r3, 80077fe <_dtoa_r+0xb4e>
 80077f6:	f10a 0308 	add.w	r3, sl, #8
 80077fa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80077fc:	6013      	str	r3, [r2, #0]
 80077fe:	4650      	mov	r0, sl
 8007800:	b017      	add	sp, #92	@ 0x5c
 8007802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007806:	9b07      	ldr	r3, [sp, #28]
 8007808:	2b01      	cmp	r3, #1
 800780a:	f77f ae2e 	ble.w	800746a <_dtoa_r+0x7ba>
 800780e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007810:	9308      	str	r3, [sp, #32]
 8007812:	2001      	movs	r0, #1
 8007814:	e64d      	b.n	80074b2 <_dtoa_r+0x802>
 8007816:	f1bb 0f00 	cmp.w	fp, #0
 800781a:	f77f aed9 	ble.w	80075d0 <_dtoa_r+0x920>
 800781e:	4656      	mov	r6, sl
 8007820:	9802      	ldr	r0, [sp, #8]
 8007822:	4621      	mov	r1, r4
 8007824:	f7ff f9b9 	bl	8006b9a <quorem>
 8007828:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800782c:	f806 3b01 	strb.w	r3, [r6], #1
 8007830:	eba6 020a 	sub.w	r2, r6, sl
 8007834:	4593      	cmp	fp, r2
 8007836:	ddb4      	ble.n	80077a2 <_dtoa_r+0xaf2>
 8007838:	9902      	ldr	r1, [sp, #8]
 800783a:	2300      	movs	r3, #0
 800783c:	220a      	movs	r2, #10
 800783e:	4648      	mov	r0, r9
 8007840:	f000 f968 	bl	8007b14 <__multadd>
 8007844:	9002      	str	r0, [sp, #8]
 8007846:	e7eb      	b.n	8007820 <_dtoa_r+0xb70>
 8007848:	08008d68 	.word	0x08008d68
 800784c:	08008cec 	.word	0x08008cec

08007850 <_free_r>:
 8007850:	b538      	push	{r3, r4, r5, lr}
 8007852:	4605      	mov	r5, r0
 8007854:	2900      	cmp	r1, #0
 8007856:	d041      	beq.n	80078dc <_free_r+0x8c>
 8007858:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800785c:	1f0c      	subs	r4, r1, #4
 800785e:	2b00      	cmp	r3, #0
 8007860:	bfb8      	it	lt
 8007862:	18e4      	addlt	r4, r4, r3
 8007864:	f000 f8e8 	bl	8007a38 <__malloc_lock>
 8007868:	4a1d      	ldr	r2, [pc, #116]	@ (80078e0 <_free_r+0x90>)
 800786a:	6813      	ldr	r3, [r2, #0]
 800786c:	b933      	cbnz	r3, 800787c <_free_r+0x2c>
 800786e:	6063      	str	r3, [r4, #4]
 8007870:	6014      	str	r4, [r2, #0]
 8007872:	4628      	mov	r0, r5
 8007874:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007878:	f000 b8e4 	b.w	8007a44 <__malloc_unlock>
 800787c:	42a3      	cmp	r3, r4
 800787e:	d908      	bls.n	8007892 <_free_r+0x42>
 8007880:	6820      	ldr	r0, [r4, #0]
 8007882:	1821      	adds	r1, r4, r0
 8007884:	428b      	cmp	r3, r1
 8007886:	bf01      	itttt	eq
 8007888:	6819      	ldreq	r1, [r3, #0]
 800788a:	685b      	ldreq	r3, [r3, #4]
 800788c:	1809      	addeq	r1, r1, r0
 800788e:	6021      	streq	r1, [r4, #0]
 8007890:	e7ed      	b.n	800786e <_free_r+0x1e>
 8007892:	461a      	mov	r2, r3
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	b10b      	cbz	r3, 800789c <_free_r+0x4c>
 8007898:	42a3      	cmp	r3, r4
 800789a:	d9fa      	bls.n	8007892 <_free_r+0x42>
 800789c:	6811      	ldr	r1, [r2, #0]
 800789e:	1850      	adds	r0, r2, r1
 80078a0:	42a0      	cmp	r0, r4
 80078a2:	d10b      	bne.n	80078bc <_free_r+0x6c>
 80078a4:	6820      	ldr	r0, [r4, #0]
 80078a6:	4401      	add	r1, r0
 80078a8:	1850      	adds	r0, r2, r1
 80078aa:	4283      	cmp	r3, r0
 80078ac:	6011      	str	r1, [r2, #0]
 80078ae:	d1e0      	bne.n	8007872 <_free_r+0x22>
 80078b0:	6818      	ldr	r0, [r3, #0]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	6053      	str	r3, [r2, #4]
 80078b6:	4408      	add	r0, r1
 80078b8:	6010      	str	r0, [r2, #0]
 80078ba:	e7da      	b.n	8007872 <_free_r+0x22>
 80078bc:	d902      	bls.n	80078c4 <_free_r+0x74>
 80078be:	230c      	movs	r3, #12
 80078c0:	602b      	str	r3, [r5, #0]
 80078c2:	e7d6      	b.n	8007872 <_free_r+0x22>
 80078c4:	6820      	ldr	r0, [r4, #0]
 80078c6:	1821      	adds	r1, r4, r0
 80078c8:	428b      	cmp	r3, r1
 80078ca:	bf04      	itt	eq
 80078cc:	6819      	ldreq	r1, [r3, #0]
 80078ce:	685b      	ldreq	r3, [r3, #4]
 80078d0:	6063      	str	r3, [r4, #4]
 80078d2:	bf04      	itt	eq
 80078d4:	1809      	addeq	r1, r1, r0
 80078d6:	6021      	streq	r1, [r4, #0]
 80078d8:	6054      	str	r4, [r2, #4]
 80078da:	e7ca      	b.n	8007872 <_free_r+0x22>
 80078dc:	bd38      	pop	{r3, r4, r5, pc}
 80078de:	bf00      	nop
 80078e0:	20004d94 	.word	0x20004d94

080078e4 <malloc>:
 80078e4:	4b02      	ldr	r3, [pc, #8]	@ (80078f0 <malloc+0xc>)
 80078e6:	4601      	mov	r1, r0
 80078e8:	6818      	ldr	r0, [r3, #0]
 80078ea:	f000 b825 	b.w	8007938 <_malloc_r>
 80078ee:	bf00      	nop
 80078f0:	2000001c 	.word	0x2000001c

080078f4 <sbrk_aligned>:
 80078f4:	b570      	push	{r4, r5, r6, lr}
 80078f6:	4e0f      	ldr	r6, [pc, #60]	@ (8007934 <sbrk_aligned+0x40>)
 80078f8:	460c      	mov	r4, r1
 80078fa:	6831      	ldr	r1, [r6, #0]
 80078fc:	4605      	mov	r5, r0
 80078fe:	b911      	cbnz	r1, 8007906 <sbrk_aligned+0x12>
 8007900:	f001 f814 	bl	800892c <_sbrk_r>
 8007904:	6030      	str	r0, [r6, #0]
 8007906:	4621      	mov	r1, r4
 8007908:	4628      	mov	r0, r5
 800790a:	f001 f80f 	bl	800892c <_sbrk_r>
 800790e:	1c43      	adds	r3, r0, #1
 8007910:	d103      	bne.n	800791a <sbrk_aligned+0x26>
 8007912:	f04f 34ff 	mov.w	r4, #4294967295
 8007916:	4620      	mov	r0, r4
 8007918:	bd70      	pop	{r4, r5, r6, pc}
 800791a:	1cc4      	adds	r4, r0, #3
 800791c:	f024 0403 	bic.w	r4, r4, #3
 8007920:	42a0      	cmp	r0, r4
 8007922:	d0f8      	beq.n	8007916 <sbrk_aligned+0x22>
 8007924:	1a21      	subs	r1, r4, r0
 8007926:	4628      	mov	r0, r5
 8007928:	f001 f800 	bl	800892c <_sbrk_r>
 800792c:	3001      	adds	r0, #1
 800792e:	d1f2      	bne.n	8007916 <sbrk_aligned+0x22>
 8007930:	e7ef      	b.n	8007912 <sbrk_aligned+0x1e>
 8007932:	bf00      	nop
 8007934:	20004d90 	.word	0x20004d90

08007938 <_malloc_r>:
 8007938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800793c:	1ccd      	adds	r5, r1, #3
 800793e:	f025 0503 	bic.w	r5, r5, #3
 8007942:	3508      	adds	r5, #8
 8007944:	2d0c      	cmp	r5, #12
 8007946:	bf38      	it	cc
 8007948:	250c      	movcc	r5, #12
 800794a:	2d00      	cmp	r5, #0
 800794c:	4606      	mov	r6, r0
 800794e:	db01      	blt.n	8007954 <_malloc_r+0x1c>
 8007950:	42a9      	cmp	r1, r5
 8007952:	d904      	bls.n	800795e <_malloc_r+0x26>
 8007954:	230c      	movs	r3, #12
 8007956:	6033      	str	r3, [r6, #0]
 8007958:	2000      	movs	r0, #0
 800795a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800795e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007a34 <_malloc_r+0xfc>
 8007962:	f000 f869 	bl	8007a38 <__malloc_lock>
 8007966:	f8d8 3000 	ldr.w	r3, [r8]
 800796a:	461c      	mov	r4, r3
 800796c:	bb44      	cbnz	r4, 80079c0 <_malloc_r+0x88>
 800796e:	4629      	mov	r1, r5
 8007970:	4630      	mov	r0, r6
 8007972:	f7ff ffbf 	bl	80078f4 <sbrk_aligned>
 8007976:	1c43      	adds	r3, r0, #1
 8007978:	4604      	mov	r4, r0
 800797a:	d158      	bne.n	8007a2e <_malloc_r+0xf6>
 800797c:	f8d8 4000 	ldr.w	r4, [r8]
 8007980:	4627      	mov	r7, r4
 8007982:	2f00      	cmp	r7, #0
 8007984:	d143      	bne.n	8007a0e <_malloc_r+0xd6>
 8007986:	2c00      	cmp	r4, #0
 8007988:	d04b      	beq.n	8007a22 <_malloc_r+0xea>
 800798a:	6823      	ldr	r3, [r4, #0]
 800798c:	4639      	mov	r1, r7
 800798e:	4630      	mov	r0, r6
 8007990:	eb04 0903 	add.w	r9, r4, r3
 8007994:	f000 ffca 	bl	800892c <_sbrk_r>
 8007998:	4581      	cmp	r9, r0
 800799a:	d142      	bne.n	8007a22 <_malloc_r+0xea>
 800799c:	6821      	ldr	r1, [r4, #0]
 800799e:	1a6d      	subs	r5, r5, r1
 80079a0:	4629      	mov	r1, r5
 80079a2:	4630      	mov	r0, r6
 80079a4:	f7ff ffa6 	bl	80078f4 <sbrk_aligned>
 80079a8:	3001      	adds	r0, #1
 80079aa:	d03a      	beq.n	8007a22 <_malloc_r+0xea>
 80079ac:	6823      	ldr	r3, [r4, #0]
 80079ae:	442b      	add	r3, r5
 80079b0:	6023      	str	r3, [r4, #0]
 80079b2:	f8d8 3000 	ldr.w	r3, [r8]
 80079b6:	685a      	ldr	r2, [r3, #4]
 80079b8:	bb62      	cbnz	r2, 8007a14 <_malloc_r+0xdc>
 80079ba:	f8c8 7000 	str.w	r7, [r8]
 80079be:	e00f      	b.n	80079e0 <_malloc_r+0xa8>
 80079c0:	6822      	ldr	r2, [r4, #0]
 80079c2:	1b52      	subs	r2, r2, r5
 80079c4:	d420      	bmi.n	8007a08 <_malloc_r+0xd0>
 80079c6:	2a0b      	cmp	r2, #11
 80079c8:	d917      	bls.n	80079fa <_malloc_r+0xc2>
 80079ca:	1961      	adds	r1, r4, r5
 80079cc:	42a3      	cmp	r3, r4
 80079ce:	6025      	str	r5, [r4, #0]
 80079d0:	bf18      	it	ne
 80079d2:	6059      	strne	r1, [r3, #4]
 80079d4:	6863      	ldr	r3, [r4, #4]
 80079d6:	bf08      	it	eq
 80079d8:	f8c8 1000 	streq.w	r1, [r8]
 80079dc:	5162      	str	r2, [r4, r5]
 80079de:	604b      	str	r3, [r1, #4]
 80079e0:	4630      	mov	r0, r6
 80079e2:	f000 f82f 	bl	8007a44 <__malloc_unlock>
 80079e6:	f104 000b 	add.w	r0, r4, #11
 80079ea:	1d23      	adds	r3, r4, #4
 80079ec:	f020 0007 	bic.w	r0, r0, #7
 80079f0:	1ac2      	subs	r2, r0, r3
 80079f2:	bf1c      	itt	ne
 80079f4:	1a1b      	subne	r3, r3, r0
 80079f6:	50a3      	strne	r3, [r4, r2]
 80079f8:	e7af      	b.n	800795a <_malloc_r+0x22>
 80079fa:	6862      	ldr	r2, [r4, #4]
 80079fc:	42a3      	cmp	r3, r4
 80079fe:	bf0c      	ite	eq
 8007a00:	f8c8 2000 	streq.w	r2, [r8]
 8007a04:	605a      	strne	r2, [r3, #4]
 8007a06:	e7eb      	b.n	80079e0 <_malloc_r+0xa8>
 8007a08:	4623      	mov	r3, r4
 8007a0a:	6864      	ldr	r4, [r4, #4]
 8007a0c:	e7ae      	b.n	800796c <_malloc_r+0x34>
 8007a0e:	463c      	mov	r4, r7
 8007a10:	687f      	ldr	r7, [r7, #4]
 8007a12:	e7b6      	b.n	8007982 <_malloc_r+0x4a>
 8007a14:	461a      	mov	r2, r3
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	42a3      	cmp	r3, r4
 8007a1a:	d1fb      	bne.n	8007a14 <_malloc_r+0xdc>
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	6053      	str	r3, [r2, #4]
 8007a20:	e7de      	b.n	80079e0 <_malloc_r+0xa8>
 8007a22:	230c      	movs	r3, #12
 8007a24:	6033      	str	r3, [r6, #0]
 8007a26:	4630      	mov	r0, r6
 8007a28:	f000 f80c 	bl	8007a44 <__malloc_unlock>
 8007a2c:	e794      	b.n	8007958 <_malloc_r+0x20>
 8007a2e:	6005      	str	r5, [r0, #0]
 8007a30:	e7d6      	b.n	80079e0 <_malloc_r+0xa8>
 8007a32:	bf00      	nop
 8007a34:	20004d94 	.word	0x20004d94

08007a38 <__malloc_lock>:
 8007a38:	4801      	ldr	r0, [pc, #4]	@ (8007a40 <__malloc_lock+0x8>)
 8007a3a:	f7ff b89e 	b.w	8006b7a <__retarget_lock_acquire_recursive>
 8007a3e:	bf00      	nop
 8007a40:	20004d8c 	.word	0x20004d8c

08007a44 <__malloc_unlock>:
 8007a44:	4801      	ldr	r0, [pc, #4]	@ (8007a4c <__malloc_unlock+0x8>)
 8007a46:	f7ff b899 	b.w	8006b7c <__retarget_lock_release_recursive>
 8007a4a:	bf00      	nop
 8007a4c:	20004d8c 	.word	0x20004d8c

08007a50 <_Balloc>:
 8007a50:	b570      	push	{r4, r5, r6, lr}
 8007a52:	69c6      	ldr	r6, [r0, #28]
 8007a54:	4604      	mov	r4, r0
 8007a56:	460d      	mov	r5, r1
 8007a58:	b976      	cbnz	r6, 8007a78 <_Balloc+0x28>
 8007a5a:	2010      	movs	r0, #16
 8007a5c:	f7ff ff42 	bl	80078e4 <malloc>
 8007a60:	4602      	mov	r2, r0
 8007a62:	61e0      	str	r0, [r4, #28]
 8007a64:	b920      	cbnz	r0, 8007a70 <_Balloc+0x20>
 8007a66:	4b18      	ldr	r3, [pc, #96]	@ (8007ac8 <_Balloc+0x78>)
 8007a68:	4818      	ldr	r0, [pc, #96]	@ (8007acc <_Balloc+0x7c>)
 8007a6a:	216b      	movs	r1, #107	@ 0x6b
 8007a6c:	f000 ff6e 	bl	800894c <__assert_func>
 8007a70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a74:	6006      	str	r6, [r0, #0]
 8007a76:	60c6      	str	r6, [r0, #12]
 8007a78:	69e6      	ldr	r6, [r4, #28]
 8007a7a:	68f3      	ldr	r3, [r6, #12]
 8007a7c:	b183      	cbz	r3, 8007aa0 <_Balloc+0x50>
 8007a7e:	69e3      	ldr	r3, [r4, #28]
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a86:	b9b8      	cbnz	r0, 8007ab8 <_Balloc+0x68>
 8007a88:	2101      	movs	r1, #1
 8007a8a:	fa01 f605 	lsl.w	r6, r1, r5
 8007a8e:	1d72      	adds	r2, r6, #5
 8007a90:	0092      	lsls	r2, r2, #2
 8007a92:	4620      	mov	r0, r4
 8007a94:	f000 ff78 	bl	8008988 <_calloc_r>
 8007a98:	b160      	cbz	r0, 8007ab4 <_Balloc+0x64>
 8007a9a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a9e:	e00e      	b.n	8007abe <_Balloc+0x6e>
 8007aa0:	2221      	movs	r2, #33	@ 0x21
 8007aa2:	2104      	movs	r1, #4
 8007aa4:	4620      	mov	r0, r4
 8007aa6:	f000 ff6f 	bl	8008988 <_calloc_r>
 8007aaa:	69e3      	ldr	r3, [r4, #28]
 8007aac:	60f0      	str	r0, [r6, #12]
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d1e4      	bne.n	8007a7e <_Balloc+0x2e>
 8007ab4:	2000      	movs	r0, #0
 8007ab6:	bd70      	pop	{r4, r5, r6, pc}
 8007ab8:	6802      	ldr	r2, [r0, #0]
 8007aba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007abe:	2300      	movs	r3, #0
 8007ac0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ac4:	e7f7      	b.n	8007ab6 <_Balloc+0x66>
 8007ac6:	bf00      	nop
 8007ac8:	08008cf9 	.word	0x08008cf9
 8007acc:	08008d79 	.word	0x08008d79

08007ad0 <_Bfree>:
 8007ad0:	b570      	push	{r4, r5, r6, lr}
 8007ad2:	69c6      	ldr	r6, [r0, #28]
 8007ad4:	4605      	mov	r5, r0
 8007ad6:	460c      	mov	r4, r1
 8007ad8:	b976      	cbnz	r6, 8007af8 <_Bfree+0x28>
 8007ada:	2010      	movs	r0, #16
 8007adc:	f7ff ff02 	bl	80078e4 <malloc>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	61e8      	str	r0, [r5, #28]
 8007ae4:	b920      	cbnz	r0, 8007af0 <_Bfree+0x20>
 8007ae6:	4b09      	ldr	r3, [pc, #36]	@ (8007b0c <_Bfree+0x3c>)
 8007ae8:	4809      	ldr	r0, [pc, #36]	@ (8007b10 <_Bfree+0x40>)
 8007aea:	218f      	movs	r1, #143	@ 0x8f
 8007aec:	f000 ff2e 	bl	800894c <__assert_func>
 8007af0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007af4:	6006      	str	r6, [r0, #0]
 8007af6:	60c6      	str	r6, [r0, #12]
 8007af8:	b13c      	cbz	r4, 8007b0a <_Bfree+0x3a>
 8007afa:	69eb      	ldr	r3, [r5, #28]
 8007afc:	6862      	ldr	r2, [r4, #4]
 8007afe:	68db      	ldr	r3, [r3, #12]
 8007b00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b04:	6021      	str	r1, [r4, #0]
 8007b06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b0a:	bd70      	pop	{r4, r5, r6, pc}
 8007b0c:	08008cf9 	.word	0x08008cf9
 8007b10:	08008d79 	.word	0x08008d79

08007b14 <__multadd>:
 8007b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b18:	690d      	ldr	r5, [r1, #16]
 8007b1a:	4607      	mov	r7, r0
 8007b1c:	460c      	mov	r4, r1
 8007b1e:	461e      	mov	r6, r3
 8007b20:	f101 0c14 	add.w	ip, r1, #20
 8007b24:	2000      	movs	r0, #0
 8007b26:	f8dc 3000 	ldr.w	r3, [ip]
 8007b2a:	b299      	uxth	r1, r3
 8007b2c:	fb02 6101 	mla	r1, r2, r1, r6
 8007b30:	0c1e      	lsrs	r6, r3, #16
 8007b32:	0c0b      	lsrs	r3, r1, #16
 8007b34:	fb02 3306 	mla	r3, r2, r6, r3
 8007b38:	b289      	uxth	r1, r1
 8007b3a:	3001      	adds	r0, #1
 8007b3c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007b40:	4285      	cmp	r5, r0
 8007b42:	f84c 1b04 	str.w	r1, [ip], #4
 8007b46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007b4a:	dcec      	bgt.n	8007b26 <__multadd+0x12>
 8007b4c:	b30e      	cbz	r6, 8007b92 <__multadd+0x7e>
 8007b4e:	68a3      	ldr	r3, [r4, #8]
 8007b50:	42ab      	cmp	r3, r5
 8007b52:	dc19      	bgt.n	8007b88 <__multadd+0x74>
 8007b54:	6861      	ldr	r1, [r4, #4]
 8007b56:	4638      	mov	r0, r7
 8007b58:	3101      	adds	r1, #1
 8007b5a:	f7ff ff79 	bl	8007a50 <_Balloc>
 8007b5e:	4680      	mov	r8, r0
 8007b60:	b928      	cbnz	r0, 8007b6e <__multadd+0x5a>
 8007b62:	4602      	mov	r2, r0
 8007b64:	4b0c      	ldr	r3, [pc, #48]	@ (8007b98 <__multadd+0x84>)
 8007b66:	480d      	ldr	r0, [pc, #52]	@ (8007b9c <__multadd+0x88>)
 8007b68:	21ba      	movs	r1, #186	@ 0xba
 8007b6a:	f000 feef 	bl	800894c <__assert_func>
 8007b6e:	6922      	ldr	r2, [r4, #16]
 8007b70:	3202      	adds	r2, #2
 8007b72:	f104 010c 	add.w	r1, r4, #12
 8007b76:	0092      	lsls	r2, r2, #2
 8007b78:	300c      	adds	r0, #12
 8007b7a:	f7ff f800 	bl	8006b7e <memcpy>
 8007b7e:	4621      	mov	r1, r4
 8007b80:	4638      	mov	r0, r7
 8007b82:	f7ff ffa5 	bl	8007ad0 <_Bfree>
 8007b86:	4644      	mov	r4, r8
 8007b88:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b8c:	3501      	adds	r5, #1
 8007b8e:	615e      	str	r6, [r3, #20]
 8007b90:	6125      	str	r5, [r4, #16]
 8007b92:	4620      	mov	r0, r4
 8007b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b98:	08008d68 	.word	0x08008d68
 8007b9c:	08008d79 	.word	0x08008d79

08007ba0 <__hi0bits>:
 8007ba0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	bf36      	itet	cc
 8007ba8:	0403      	lslcc	r3, r0, #16
 8007baa:	2000      	movcs	r0, #0
 8007bac:	2010      	movcc	r0, #16
 8007bae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007bb2:	bf3c      	itt	cc
 8007bb4:	021b      	lslcc	r3, r3, #8
 8007bb6:	3008      	addcc	r0, #8
 8007bb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007bbc:	bf3c      	itt	cc
 8007bbe:	011b      	lslcc	r3, r3, #4
 8007bc0:	3004      	addcc	r0, #4
 8007bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bc6:	bf3c      	itt	cc
 8007bc8:	009b      	lslcc	r3, r3, #2
 8007bca:	3002      	addcc	r0, #2
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	db05      	blt.n	8007bdc <__hi0bits+0x3c>
 8007bd0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007bd4:	f100 0001 	add.w	r0, r0, #1
 8007bd8:	bf08      	it	eq
 8007bda:	2020      	moveq	r0, #32
 8007bdc:	4770      	bx	lr

08007bde <__lo0bits>:
 8007bde:	6803      	ldr	r3, [r0, #0]
 8007be0:	4602      	mov	r2, r0
 8007be2:	f013 0007 	ands.w	r0, r3, #7
 8007be6:	d00b      	beq.n	8007c00 <__lo0bits+0x22>
 8007be8:	07d9      	lsls	r1, r3, #31
 8007bea:	d421      	bmi.n	8007c30 <__lo0bits+0x52>
 8007bec:	0798      	lsls	r0, r3, #30
 8007bee:	bf49      	itett	mi
 8007bf0:	085b      	lsrmi	r3, r3, #1
 8007bf2:	089b      	lsrpl	r3, r3, #2
 8007bf4:	2001      	movmi	r0, #1
 8007bf6:	6013      	strmi	r3, [r2, #0]
 8007bf8:	bf5c      	itt	pl
 8007bfa:	6013      	strpl	r3, [r2, #0]
 8007bfc:	2002      	movpl	r0, #2
 8007bfe:	4770      	bx	lr
 8007c00:	b299      	uxth	r1, r3
 8007c02:	b909      	cbnz	r1, 8007c08 <__lo0bits+0x2a>
 8007c04:	0c1b      	lsrs	r3, r3, #16
 8007c06:	2010      	movs	r0, #16
 8007c08:	b2d9      	uxtb	r1, r3
 8007c0a:	b909      	cbnz	r1, 8007c10 <__lo0bits+0x32>
 8007c0c:	3008      	adds	r0, #8
 8007c0e:	0a1b      	lsrs	r3, r3, #8
 8007c10:	0719      	lsls	r1, r3, #28
 8007c12:	bf04      	itt	eq
 8007c14:	091b      	lsreq	r3, r3, #4
 8007c16:	3004      	addeq	r0, #4
 8007c18:	0799      	lsls	r1, r3, #30
 8007c1a:	bf04      	itt	eq
 8007c1c:	089b      	lsreq	r3, r3, #2
 8007c1e:	3002      	addeq	r0, #2
 8007c20:	07d9      	lsls	r1, r3, #31
 8007c22:	d403      	bmi.n	8007c2c <__lo0bits+0x4e>
 8007c24:	085b      	lsrs	r3, r3, #1
 8007c26:	f100 0001 	add.w	r0, r0, #1
 8007c2a:	d003      	beq.n	8007c34 <__lo0bits+0x56>
 8007c2c:	6013      	str	r3, [r2, #0]
 8007c2e:	4770      	bx	lr
 8007c30:	2000      	movs	r0, #0
 8007c32:	4770      	bx	lr
 8007c34:	2020      	movs	r0, #32
 8007c36:	4770      	bx	lr

08007c38 <__i2b>:
 8007c38:	b510      	push	{r4, lr}
 8007c3a:	460c      	mov	r4, r1
 8007c3c:	2101      	movs	r1, #1
 8007c3e:	f7ff ff07 	bl	8007a50 <_Balloc>
 8007c42:	4602      	mov	r2, r0
 8007c44:	b928      	cbnz	r0, 8007c52 <__i2b+0x1a>
 8007c46:	4b05      	ldr	r3, [pc, #20]	@ (8007c5c <__i2b+0x24>)
 8007c48:	4805      	ldr	r0, [pc, #20]	@ (8007c60 <__i2b+0x28>)
 8007c4a:	f240 1145 	movw	r1, #325	@ 0x145
 8007c4e:	f000 fe7d 	bl	800894c <__assert_func>
 8007c52:	2301      	movs	r3, #1
 8007c54:	6144      	str	r4, [r0, #20]
 8007c56:	6103      	str	r3, [r0, #16]
 8007c58:	bd10      	pop	{r4, pc}
 8007c5a:	bf00      	nop
 8007c5c:	08008d68 	.word	0x08008d68
 8007c60:	08008d79 	.word	0x08008d79

08007c64 <__multiply>:
 8007c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c68:	4617      	mov	r7, r2
 8007c6a:	690a      	ldr	r2, [r1, #16]
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	bfa8      	it	ge
 8007c72:	463b      	movge	r3, r7
 8007c74:	4689      	mov	r9, r1
 8007c76:	bfa4      	itt	ge
 8007c78:	460f      	movge	r7, r1
 8007c7a:	4699      	movge	r9, r3
 8007c7c:	693d      	ldr	r5, [r7, #16]
 8007c7e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	6879      	ldr	r1, [r7, #4]
 8007c86:	eb05 060a 	add.w	r6, r5, sl
 8007c8a:	42b3      	cmp	r3, r6
 8007c8c:	b085      	sub	sp, #20
 8007c8e:	bfb8      	it	lt
 8007c90:	3101      	addlt	r1, #1
 8007c92:	f7ff fedd 	bl	8007a50 <_Balloc>
 8007c96:	b930      	cbnz	r0, 8007ca6 <__multiply+0x42>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	4b41      	ldr	r3, [pc, #260]	@ (8007da0 <__multiply+0x13c>)
 8007c9c:	4841      	ldr	r0, [pc, #260]	@ (8007da4 <__multiply+0x140>)
 8007c9e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007ca2:	f000 fe53 	bl	800894c <__assert_func>
 8007ca6:	f100 0414 	add.w	r4, r0, #20
 8007caa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007cae:	4623      	mov	r3, r4
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	4573      	cmp	r3, lr
 8007cb4:	d320      	bcc.n	8007cf8 <__multiply+0x94>
 8007cb6:	f107 0814 	add.w	r8, r7, #20
 8007cba:	f109 0114 	add.w	r1, r9, #20
 8007cbe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007cc2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007cc6:	9302      	str	r3, [sp, #8]
 8007cc8:	1beb      	subs	r3, r5, r7
 8007cca:	3b15      	subs	r3, #21
 8007ccc:	f023 0303 	bic.w	r3, r3, #3
 8007cd0:	3304      	adds	r3, #4
 8007cd2:	3715      	adds	r7, #21
 8007cd4:	42bd      	cmp	r5, r7
 8007cd6:	bf38      	it	cc
 8007cd8:	2304      	movcc	r3, #4
 8007cda:	9301      	str	r3, [sp, #4]
 8007cdc:	9b02      	ldr	r3, [sp, #8]
 8007cde:	9103      	str	r1, [sp, #12]
 8007ce0:	428b      	cmp	r3, r1
 8007ce2:	d80c      	bhi.n	8007cfe <__multiply+0x9a>
 8007ce4:	2e00      	cmp	r6, #0
 8007ce6:	dd03      	ble.n	8007cf0 <__multiply+0x8c>
 8007ce8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d055      	beq.n	8007d9c <__multiply+0x138>
 8007cf0:	6106      	str	r6, [r0, #16]
 8007cf2:	b005      	add	sp, #20
 8007cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cf8:	f843 2b04 	str.w	r2, [r3], #4
 8007cfc:	e7d9      	b.n	8007cb2 <__multiply+0x4e>
 8007cfe:	f8b1 a000 	ldrh.w	sl, [r1]
 8007d02:	f1ba 0f00 	cmp.w	sl, #0
 8007d06:	d01f      	beq.n	8007d48 <__multiply+0xe4>
 8007d08:	46c4      	mov	ip, r8
 8007d0a:	46a1      	mov	r9, r4
 8007d0c:	2700      	movs	r7, #0
 8007d0e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007d12:	f8d9 3000 	ldr.w	r3, [r9]
 8007d16:	fa1f fb82 	uxth.w	fp, r2
 8007d1a:	b29b      	uxth	r3, r3
 8007d1c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007d20:	443b      	add	r3, r7
 8007d22:	f8d9 7000 	ldr.w	r7, [r9]
 8007d26:	0c12      	lsrs	r2, r2, #16
 8007d28:	0c3f      	lsrs	r7, r7, #16
 8007d2a:	fb0a 7202 	mla	r2, sl, r2, r7
 8007d2e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007d32:	b29b      	uxth	r3, r3
 8007d34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d38:	4565      	cmp	r5, ip
 8007d3a:	f849 3b04 	str.w	r3, [r9], #4
 8007d3e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007d42:	d8e4      	bhi.n	8007d0e <__multiply+0xaa>
 8007d44:	9b01      	ldr	r3, [sp, #4]
 8007d46:	50e7      	str	r7, [r4, r3]
 8007d48:	9b03      	ldr	r3, [sp, #12]
 8007d4a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007d4e:	3104      	adds	r1, #4
 8007d50:	f1b9 0f00 	cmp.w	r9, #0
 8007d54:	d020      	beq.n	8007d98 <__multiply+0x134>
 8007d56:	6823      	ldr	r3, [r4, #0]
 8007d58:	4647      	mov	r7, r8
 8007d5a:	46a4      	mov	ip, r4
 8007d5c:	f04f 0a00 	mov.w	sl, #0
 8007d60:	f8b7 b000 	ldrh.w	fp, [r7]
 8007d64:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007d68:	fb09 220b 	mla	r2, r9, fp, r2
 8007d6c:	4452      	add	r2, sl
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d74:	f84c 3b04 	str.w	r3, [ip], #4
 8007d78:	f857 3b04 	ldr.w	r3, [r7], #4
 8007d7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d80:	f8bc 3000 	ldrh.w	r3, [ip]
 8007d84:	fb09 330a 	mla	r3, r9, sl, r3
 8007d88:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007d8c:	42bd      	cmp	r5, r7
 8007d8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d92:	d8e5      	bhi.n	8007d60 <__multiply+0xfc>
 8007d94:	9a01      	ldr	r2, [sp, #4]
 8007d96:	50a3      	str	r3, [r4, r2]
 8007d98:	3404      	adds	r4, #4
 8007d9a:	e79f      	b.n	8007cdc <__multiply+0x78>
 8007d9c:	3e01      	subs	r6, #1
 8007d9e:	e7a1      	b.n	8007ce4 <__multiply+0x80>
 8007da0:	08008d68 	.word	0x08008d68
 8007da4:	08008d79 	.word	0x08008d79

08007da8 <__pow5mult>:
 8007da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dac:	4615      	mov	r5, r2
 8007dae:	f012 0203 	ands.w	r2, r2, #3
 8007db2:	4607      	mov	r7, r0
 8007db4:	460e      	mov	r6, r1
 8007db6:	d007      	beq.n	8007dc8 <__pow5mult+0x20>
 8007db8:	4c25      	ldr	r4, [pc, #148]	@ (8007e50 <__pow5mult+0xa8>)
 8007dba:	3a01      	subs	r2, #1
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007dc2:	f7ff fea7 	bl	8007b14 <__multadd>
 8007dc6:	4606      	mov	r6, r0
 8007dc8:	10ad      	asrs	r5, r5, #2
 8007dca:	d03d      	beq.n	8007e48 <__pow5mult+0xa0>
 8007dcc:	69fc      	ldr	r4, [r7, #28]
 8007dce:	b97c      	cbnz	r4, 8007df0 <__pow5mult+0x48>
 8007dd0:	2010      	movs	r0, #16
 8007dd2:	f7ff fd87 	bl	80078e4 <malloc>
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	61f8      	str	r0, [r7, #28]
 8007dda:	b928      	cbnz	r0, 8007de8 <__pow5mult+0x40>
 8007ddc:	4b1d      	ldr	r3, [pc, #116]	@ (8007e54 <__pow5mult+0xac>)
 8007dde:	481e      	ldr	r0, [pc, #120]	@ (8007e58 <__pow5mult+0xb0>)
 8007de0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007de4:	f000 fdb2 	bl	800894c <__assert_func>
 8007de8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007dec:	6004      	str	r4, [r0, #0]
 8007dee:	60c4      	str	r4, [r0, #12]
 8007df0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007df4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007df8:	b94c      	cbnz	r4, 8007e0e <__pow5mult+0x66>
 8007dfa:	f240 2171 	movw	r1, #625	@ 0x271
 8007dfe:	4638      	mov	r0, r7
 8007e00:	f7ff ff1a 	bl	8007c38 <__i2b>
 8007e04:	2300      	movs	r3, #0
 8007e06:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e0a:	4604      	mov	r4, r0
 8007e0c:	6003      	str	r3, [r0, #0]
 8007e0e:	f04f 0900 	mov.w	r9, #0
 8007e12:	07eb      	lsls	r3, r5, #31
 8007e14:	d50a      	bpl.n	8007e2c <__pow5mult+0x84>
 8007e16:	4631      	mov	r1, r6
 8007e18:	4622      	mov	r2, r4
 8007e1a:	4638      	mov	r0, r7
 8007e1c:	f7ff ff22 	bl	8007c64 <__multiply>
 8007e20:	4631      	mov	r1, r6
 8007e22:	4680      	mov	r8, r0
 8007e24:	4638      	mov	r0, r7
 8007e26:	f7ff fe53 	bl	8007ad0 <_Bfree>
 8007e2a:	4646      	mov	r6, r8
 8007e2c:	106d      	asrs	r5, r5, #1
 8007e2e:	d00b      	beq.n	8007e48 <__pow5mult+0xa0>
 8007e30:	6820      	ldr	r0, [r4, #0]
 8007e32:	b938      	cbnz	r0, 8007e44 <__pow5mult+0x9c>
 8007e34:	4622      	mov	r2, r4
 8007e36:	4621      	mov	r1, r4
 8007e38:	4638      	mov	r0, r7
 8007e3a:	f7ff ff13 	bl	8007c64 <__multiply>
 8007e3e:	6020      	str	r0, [r4, #0]
 8007e40:	f8c0 9000 	str.w	r9, [r0]
 8007e44:	4604      	mov	r4, r0
 8007e46:	e7e4      	b.n	8007e12 <__pow5mult+0x6a>
 8007e48:	4630      	mov	r0, r6
 8007e4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e4e:	bf00      	nop
 8007e50:	08008e2c 	.word	0x08008e2c
 8007e54:	08008cf9 	.word	0x08008cf9
 8007e58:	08008d79 	.word	0x08008d79

08007e5c <__lshift>:
 8007e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e60:	460c      	mov	r4, r1
 8007e62:	6849      	ldr	r1, [r1, #4]
 8007e64:	6923      	ldr	r3, [r4, #16]
 8007e66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e6a:	68a3      	ldr	r3, [r4, #8]
 8007e6c:	4607      	mov	r7, r0
 8007e6e:	4691      	mov	r9, r2
 8007e70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e74:	f108 0601 	add.w	r6, r8, #1
 8007e78:	42b3      	cmp	r3, r6
 8007e7a:	db0b      	blt.n	8007e94 <__lshift+0x38>
 8007e7c:	4638      	mov	r0, r7
 8007e7e:	f7ff fde7 	bl	8007a50 <_Balloc>
 8007e82:	4605      	mov	r5, r0
 8007e84:	b948      	cbnz	r0, 8007e9a <__lshift+0x3e>
 8007e86:	4602      	mov	r2, r0
 8007e88:	4b28      	ldr	r3, [pc, #160]	@ (8007f2c <__lshift+0xd0>)
 8007e8a:	4829      	ldr	r0, [pc, #164]	@ (8007f30 <__lshift+0xd4>)
 8007e8c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007e90:	f000 fd5c 	bl	800894c <__assert_func>
 8007e94:	3101      	adds	r1, #1
 8007e96:	005b      	lsls	r3, r3, #1
 8007e98:	e7ee      	b.n	8007e78 <__lshift+0x1c>
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	f100 0114 	add.w	r1, r0, #20
 8007ea0:	f100 0210 	add.w	r2, r0, #16
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	4553      	cmp	r3, sl
 8007ea8:	db33      	blt.n	8007f12 <__lshift+0xb6>
 8007eaa:	6920      	ldr	r0, [r4, #16]
 8007eac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007eb0:	f104 0314 	add.w	r3, r4, #20
 8007eb4:	f019 091f 	ands.w	r9, r9, #31
 8007eb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ebc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ec0:	d02b      	beq.n	8007f1a <__lshift+0xbe>
 8007ec2:	f1c9 0e20 	rsb	lr, r9, #32
 8007ec6:	468a      	mov	sl, r1
 8007ec8:	2200      	movs	r2, #0
 8007eca:	6818      	ldr	r0, [r3, #0]
 8007ecc:	fa00 f009 	lsl.w	r0, r0, r9
 8007ed0:	4310      	orrs	r0, r2
 8007ed2:	f84a 0b04 	str.w	r0, [sl], #4
 8007ed6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007eda:	459c      	cmp	ip, r3
 8007edc:	fa22 f20e 	lsr.w	r2, r2, lr
 8007ee0:	d8f3      	bhi.n	8007eca <__lshift+0x6e>
 8007ee2:	ebac 0304 	sub.w	r3, ip, r4
 8007ee6:	3b15      	subs	r3, #21
 8007ee8:	f023 0303 	bic.w	r3, r3, #3
 8007eec:	3304      	adds	r3, #4
 8007eee:	f104 0015 	add.w	r0, r4, #21
 8007ef2:	4560      	cmp	r0, ip
 8007ef4:	bf88      	it	hi
 8007ef6:	2304      	movhi	r3, #4
 8007ef8:	50ca      	str	r2, [r1, r3]
 8007efa:	b10a      	cbz	r2, 8007f00 <__lshift+0xa4>
 8007efc:	f108 0602 	add.w	r6, r8, #2
 8007f00:	3e01      	subs	r6, #1
 8007f02:	4638      	mov	r0, r7
 8007f04:	612e      	str	r6, [r5, #16]
 8007f06:	4621      	mov	r1, r4
 8007f08:	f7ff fde2 	bl	8007ad0 <_Bfree>
 8007f0c:	4628      	mov	r0, r5
 8007f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f12:	f842 0f04 	str.w	r0, [r2, #4]!
 8007f16:	3301      	adds	r3, #1
 8007f18:	e7c5      	b.n	8007ea6 <__lshift+0x4a>
 8007f1a:	3904      	subs	r1, #4
 8007f1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f20:	f841 2f04 	str.w	r2, [r1, #4]!
 8007f24:	459c      	cmp	ip, r3
 8007f26:	d8f9      	bhi.n	8007f1c <__lshift+0xc0>
 8007f28:	e7ea      	b.n	8007f00 <__lshift+0xa4>
 8007f2a:	bf00      	nop
 8007f2c:	08008d68 	.word	0x08008d68
 8007f30:	08008d79 	.word	0x08008d79

08007f34 <__mcmp>:
 8007f34:	690a      	ldr	r2, [r1, #16]
 8007f36:	4603      	mov	r3, r0
 8007f38:	6900      	ldr	r0, [r0, #16]
 8007f3a:	1a80      	subs	r0, r0, r2
 8007f3c:	b530      	push	{r4, r5, lr}
 8007f3e:	d10e      	bne.n	8007f5e <__mcmp+0x2a>
 8007f40:	3314      	adds	r3, #20
 8007f42:	3114      	adds	r1, #20
 8007f44:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007f48:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007f4c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007f50:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007f54:	4295      	cmp	r5, r2
 8007f56:	d003      	beq.n	8007f60 <__mcmp+0x2c>
 8007f58:	d205      	bcs.n	8007f66 <__mcmp+0x32>
 8007f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f5e:	bd30      	pop	{r4, r5, pc}
 8007f60:	42a3      	cmp	r3, r4
 8007f62:	d3f3      	bcc.n	8007f4c <__mcmp+0x18>
 8007f64:	e7fb      	b.n	8007f5e <__mcmp+0x2a>
 8007f66:	2001      	movs	r0, #1
 8007f68:	e7f9      	b.n	8007f5e <__mcmp+0x2a>
	...

08007f6c <__mdiff>:
 8007f6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f70:	4689      	mov	r9, r1
 8007f72:	4606      	mov	r6, r0
 8007f74:	4611      	mov	r1, r2
 8007f76:	4648      	mov	r0, r9
 8007f78:	4614      	mov	r4, r2
 8007f7a:	f7ff ffdb 	bl	8007f34 <__mcmp>
 8007f7e:	1e05      	subs	r5, r0, #0
 8007f80:	d112      	bne.n	8007fa8 <__mdiff+0x3c>
 8007f82:	4629      	mov	r1, r5
 8007f84:	4630      	mov	r0, r6
 8007f86:	f7ff fd63 	bl	8007a50 <_Balloc>
 8007f8a:	4602      	mov	r2, r0
 8007f8c:	b928      	cbnz	r0, 8007f9a <__mdiff+0x2e>
 8007f8e:	4b3f      	ldr	r3, [pc, #252]	@ (800808c <__mdiff+0x120>)
 8007f90:	f240 2137 	movw	r1, #567	@ 0x237
 8007f94:	483e      	ldr	r0, [pc, #248]	@ (8008090 <__mdiff+0x124>)
 8007f96:	f000 fcd9 	bl	800894c <__assert_func>
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007fa0:	4610      	mov	r0, r2
 8007fa2:	b003      	add	sp, #12
 8007fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fa8:	bfbc      	itt	lt
 8007faa:	464b      	movlt	r3, r9
 8007fac:	46a1      	movlt	r9, r4
 8007fae:	4630      	mov	r0, r6
 8007fb0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007fb4:	bfba      	itte	lt
 8007fb6:	461c      	movlt	r4, r3
 8007fb8:	2501      	movlt	r5, #1
 8007fba:	2500      	movge	r5, #0
 8007fbc:	f7ff fd48 	bl	8007a50 <_Balloc>
 8007fc0:	4602      	mov	r2, r0
 8007fc2:	b918      	cbnz	r0, 8007fcc <__mdiff+0x60>
 8007fc4:	4b31      	ldr	r3, [pc, #196]	@ (800808c <__mdiff+0x120>)
 8007fc6:	f240 2145 	movw	r1, #581	@ 0x245
 8007fca:	e7e3      	b.n	8007f94 <__mdiff+0x28>
 8007fcc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007fd0:	6926      	ldr	r6, [r4, #16]
 8007fd2:	60c5      	str	r5, [r0, #12]
 8007fd4:	f109 0310 	add.w	r3, r9, #16
 8007fd8:	f109 0514 	add.w	r5, r9, #20
 8007fdc:	f104 0e14 	add.w	lr, r4, #20
 8007fe0:	f100 0b14 	add.w	fp, r0, #20
 8007fe4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007fe8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007fec:	9301      	str	r3, [sp, #4]
 8007fee:	46d9      	mov	r9, fp
 8007ff0:	f04f 0c00 	mov.w	ip, #0
 8007ff4:	9b01      	ldr	r3, [sp, #4]
 8007ff6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007ffa:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007ffe:	9301      	str	r3, [sp, #4]
 8008000:	fa1f f38a 	uxth.w	r3, sl
 8008004:	4619      	mov	r1, r3
 8008006:	b283      	uxth	r3, r0
 8008008:	1acb      	subs	r3, r1, r3
 800800a:	0c00      	lsrs	r0, r0, #16
 800800c:	4463      	add	r3, ip
 800800e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008012:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008016:	b29b      	uxth	r3, r3
 8008018:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800801c:	4576      	cmp	r6, lr
 800801e:	f849 3b04 	str.w	r3, [r9], #4
 8008022:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008026:	d8e5      	bhi.n	8007ff4 <__mdiff+0x88>
 8008028:	1b33      	subs	r3, r6, r4
 800802a:	3b15      	subs	r3, #21
 800802c:	f023 0303 	bic.w	r3, r3, #3
 8008030:	3415      	adds	r4, #21
 8008032:	3304      	adds	r3, #4
 8008034:	42a6      	cmp	r6, r4
 8008036:	bf38      	it	cc
 8008038:	2304      	movcc	r3, #4
 800803a:	441d      	add	r5, r3
 800803c:	445b      	add	r3, fp
 800803e:	461e      	mov	r6, r3
 8008040:	462c      	mov	r4, r5
 8008042:	4544      	cmp	r4, r8
 8008044:	d30e      	bcc.n	8008064 <__mdiff+0xf8>
 8008046:	f108 0103 	add.w	r1, r8, #3
 800804a:	1b49      	subs	r1, r1, r5
 800804c:	f021 0103 	bic.w	r1, r1, #3
 8008050:	3d03      	subs	r5, #3
 8008052:	45a8      	cmp	r8, r5
 8008054:	bf38      	it	cc
 8008056:	2100      	movcc	r1, #0
 8008058:	440b      	add	r3, r1
 800805a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800805e:	b191      	cbz	r1, 8008086 <__mdiff+0x11a>
 8008060:	6117      	str	r7, [r2, #16]
 8008062:	e79d      	b.n	8007fa0 <__mdiff+0x34>
 8008064:	f854 1b04 	ldr.w	r1, [r4], #4
 8008068:	46e6      	mov	lr, ip
 800806a:	0c08      	lsrs	r0, r1, #16
 800806c:	fa1c fc81 	uxtah	ip, ip, r1
 8008070:	4471      	add	r1, lr
 8008072:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008076:	b289      	uxth	r1, r1
 8008078:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800807c:	f846 1b04 	str.w	r1, [r6], #4
 8008080:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008084:	e7dd      	b.n	8008042 <__mdiff+0xd6>
 8008086:	3f01      	subs	r7, #1
 8008088:	e7e7      	b.n	800805a <__mdiff+0xee>
 800808a:	bf00      	nop
 800808c:	08008d68 	.word	0x08008d68
 8008090:	08008d79 	.word	0x08008d79

08008094 <__d2b>:
 8008094:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008098:	460f      	mov	r7, r1
 800809a:	2101      	movs	r1, #1
 800809c:	ec59 8b10 	vmov	r8, r9, d0
 80080a0:	4616      	mov	r6, r2
 80080a2:	f7ff fcd5 	bl	8007a50 <_Balloc>
 80080a6:	4604      	mov	r4, r0
 80080a8:	b930      	cbnz	r0, 80080b8 <__d2b+0x24>
 80080aa:	4602      	mov	r2, r0
 80080ac:	4b23      	ldr	r3, [pc, #140]	@ (800813c <__d2b+0xa8>)
 80080ae:	4824      	ldr	r0, [pc, #144]	@ (8008140 <__d2b+0xac>)
 80080b0:	f240 310f 	movw	r1, #783	@ 0x30f
 80080b4:	f000 fc4a 	bl	800894c <__assert_func>
 80080b8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80080bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080c0:	b10d      	cbz	r5, 80080c6 <__d2b+0x32>
 80080c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80080c6:	9301      	str	r3, [sp, #4]
 80080c8:	f1b8 0300 	subs.w	r3, r8, #0
 80080cc:	d023      	beq.n	8008116 <__d2b+0x82>
 80080ce:	4668      	mov	r0, sp
 80080d0:	9300      	str	r3, [sp, #0]
 80080d2:	f7ff fd84 	bl	8007bde <__lo0bits>
 80080d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80080da:	b1d0      	cbz	r0, 8008112 <__d2b+0x7e>
 80080dc:	f1c0 0320 	rsb	r3, r0, #32
 80080e0:	fa02 f303 	lsl.w	r3, r2, r3
 80080e4:	430b      	orrs	r3, r1
 80080e6:	40c2      	lsrs	r2, r0
 80080e8:	6163      	str	r3, [r4, #20]
 80080ea:	9201      	str	r2, [sp, #4]
 80080ec:	9b01      	ldr	r3, [sp, #4]
 80080ee:	61a3      	str	r3, [r4, #24]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	bf0c      	ite	eq
 80080f4:	2201      	moveq	r2, #1
 80080f6:	2202      	movne	r2, #2
 80080f8:	6122      	str	r2, [r4, #16]
 80080fa:	b1a5      	cbz	r5, 8008126 <__d2b+0x92>
 80080fc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008100:	4405      	add	r5, r0
 8008102:	603d      	str	r5, [r7, #0]
 8008104:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008108:	6030      	str	r0, [r6, #0]
 800810a:	4620      	mov	r0, r4
 800810c:	b003      	add	sp, #12
 800810e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008112:	6161      	str	r1, [r4, #20]
 8008114:	e7ea      	b.n	80080ec <__d2b+0x58>
 8008116:	a801      	add	r0, sp, #4
 8008118:	f7ff fd61 	bl	8007bde <__lo0bits>
 800811c:	9b01      	ldr	r3, [sp, #4]
 800811e:	6163      	str	r3, [r4, #20]
 8008120:	3020      	adds	r0, #32
 8008122:	2201      	movs	r2, #1
 8008124:	e7e8      	b.n	80080f8 <__d2b+0x64>
 8008126:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800812a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800812e:	6038      	str	r0, [r7, #0]
 8008130:	6918      	ldr	r0, [r3, #16]
 8008132:	f7ff fd35 	bl	8007ba0 <__hi0bits>
 8008136:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800813a:	e7e5      	b.n	8008108 <__d2b+0x74>
 800813c:	08008d68 	.word	0x08008d68
 8008140:	08008d79 	.word	0x08008d79

08008144 <__ssputs_r>:
 8008144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008148:	688e      	ldr	r6, [r1, #8]
 800814a:	461f      	mov	r7, r3
 800814c:	42be      	cmp	r6, r7
 800814e:	680b      	ldr	r3, [r1, #0]
 8008150:	4682      	mov	sl, r0
 8008152:	460c      	mov	r4, r1
 8008154:	4690      	mov	r8, r2
 8008156:	d82d      	bhi.n	80081b4 <__ssputs_r+0x70>
 8008158:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800815c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008160:	d026      	beq.n	80081b0 <__ssputs_r+0x6c>
 8008162:	6965      	ldr	r5, [r4, #20]
 8008164:	6909      	ldr	r1, [r1, #16]
 8008166:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800816a:	eba3 0901 	sub.w	r9, r3, r1
 800816e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008172:	1c7b      	adds	r3, r7, #1
 8008174:	444b      	add	r3, r9
 8008176:	106d      	asrs	r5, r5, #1
 8008178:	429d      	cmp	r5, r3
 800817a:	bf38      	it	cc
 800817c:	461d      	movcc	r5, r3
 800817e:	0553      	lsls	r3, r2, #21
 8008180:	d527      	bpl.n	80081d2 <__ssputs_r+0x8e>
 8008182:	4629      	mov	r1, r5
 8008184:	f7ff fbd8 	bl	8007938 <_malloc_r>
 8008188:	4606      	mov	r6, r0
 800818a:	b360      	cbz	r0, 80081e6 <__ssputs_r+0xa2>
 800818c:	6921      	ldr	r1, [r4, #16]
 800818e:	464a      	mov	r2, r9
 8008190:	f7fe fcf5 	bl	8006b7e <memcpy>
 8008194:	89a3      	ldrh	r3, [r4, #12]
 8008196:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800819a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800819e:	81a3      	strh	r3, [r4, #12]
 80081a0:	6126      	str	r6, [r4, #16]
 80081a2:	6165      	str	r5, [r4, #20]
 80081a4:	444e      	add	r6, r9
 80081a6:	eba5 0509 	sub.w	r5, r5, r9
 80081aa:	6026      	str	r6, [r4, #0]
 80081ac:	60a5      	str	r5, [r4, #8]
 80081ae:	463e      	mov	r6, r7
 80081b0:	42be      	cmp	r6, r7
 80081b2:	d900      	bls.n	80081b6 <__ssputs_r+0x72>
 80081b4:	463e      	mov	r6, r7
 80081b6:	6820      	ldr	r0, [r4, #0]
 80081b8:	4632      	mov	r2, r6
 80081ba:	4641      	mov	r1, r8
 80081bc:	f000 fb9c 	bl	80088f8 <memmove>
 80081c0:	68a3      	ldr	r3, [r4, #8]
 80081c2:	1b9b      	subs	r3, r3, r6
 80081c4:	60a3      	str	r3, [r4, #8]
 80081c6:	6823      	ldr	r3, [r4, #0]
 80081c8:	4433      	add	r3, r6
 80081ca:	6023      	str	r3, [r4, #0]
 80081cc:	2000      	movs	r0, #0
 80081ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081d2:	462a      	mov	r2, r5
 80081d4:	f000 fbfe 	bl	80089d4 <_realloc_r>
 80081d8:	4606      	mov	r6, r0
 80081da:	2800      	cmp	r0, #0
 80081dc:	d1e0      	bne.n	80081a0 <__ssputs_r+0x5c>
 80081de:	6921      	ldr	r1, [r4, #16]
 80081e0:	4650      	mov	r0, sl
 80081e2:	f7ff fb35 	bl	8007850 <_free_r>
 80081e6:	230c      	movs	r3, #12
 80081e8:	f8ca 3000 	str.w	r3, [sl]
 80081ec:	89a3      	ldrh	r3, [r4, #12]
 80081ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081f2:	81a3      	strh	r3, [r4, #12]
 80081f4:	f04f 30ff 	mov.w	r0, #4294967295
 80081f8:	e7e9      	b.n	80081ce <__ssputs_r+0x8a>
	...

080081fc <_svfiprintf_r>:
 80081fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008200:	4698      	mov	r8, r3
 8008202:	898b      	ldrh	r3, [r1, #12]
 8008204:	061b      	lsls	r3, r3, #24
 8008206:	b09d      	sub	sp, #116	@ 0x74
 8008208:	4607      	mov	r7, r0
 800820a:	460d      	mov	r5, r1
 800820c:	4614      	mov	r4, r2
 800820e:	d510      	bpl.n	8008232 <_svfiprintf_r+0x36>
 8008210:	690b      	ldr	r3, [r1, #16]
 8008212:	b973      	cbnz	r3, 8008232 <_svfiprintf_r+0x36>
 8008214:	2140      	movs	r1, #64	@ 0x40
 8008216:	f7ff fb8f 	bl	8007938 <_malloc_r>
 800821a:	6028      	str	r0, [r5, #0]
 800821c:	6128      	str	r0, [r5, #16]
 800821e:	b930      	cbnz	r0, 800822e <_svfiprintf_r+0x32>
 8008220:	230c      	movs	r3, #12
 8008222:	603b      	str	r3, [r7, #0]
 8008224:	f04f 30ff 	mov.w	r0, #4294967295
 8008228:	b01d      	add	sp, #116	@ 0x74
 800822a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800822e:	2340      	movs	r3, #64	@ 0x40
 8008230:	616b      	str	r3, [r5, #20]
 8008232:	2300      	movs	r3, #0
 8008234:	9309      	str	r3, [sp, #36]	@ 0x24
 8008236:	2320      	movs	r3, #32
 8008238:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800823c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008240:	2330      	movs	r3, #48	@ 0x30
 8008242:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80083e0 <_svfiprintf_r+0x1e4>
 8008246:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800824a:	f04f 0901 	mov.w	r9, #1
 800824e:	4623      	mov	r3, r4
 8008250:	469a      	mov	sl, r3
 8008252:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008256:	b10a      	cbz	r2, 800825c <_svfiprintf_r+0x60>
 8008258:	2a25      	cmp	r2, #37	@ 0x25
 800825a:	d1f9      	bne.n	8008250 <_svfiprintf_r+0x54>
 800825c:	ebba 0b04 	subs.w	fp, sl, r4
 8008260:	d00b      	beq.n	800827a <_svfiprintf_r+0x7e>
 8008262:	465b      	mov	r3, fp
 8008264:	4622      	mov	r2, r4
 8008266:	4629      	mov	r1, r5
 8008268:	4638      	mov	r0, r7
 800826a:	f7ff ff6b 	bl	8008144 <__ssputs_r>
 800826e:	3001      	adds	r0, #1
 8008270:	f000 80a7 	beq.w	80083c2 <_svfiprintf_r+0x1c6>
 8008274:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008276:	445a      	add	r2, fp
 8008278:	9209      	str	r2, [sp, #36]	@ 0x24
 800827a:	f89a 3000 	ldrb.w	r3, [sl]
 800827e:	2b00      	cmp	r3, #0
 8008280:	f000 809f 	beq.w	80083c2 <_svfiprintf_r+0x1c6>
 8008284:	2300      	movs	r3, #0
 8008286:	f04f 32ff 	mov.w	r2, #4294967295
 800828a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800828e:	f10a 0a01 	add.w	sl, sl, #1
 8008292:	9304      	str	r3, [sp, #16]
 8008294:	9307      	str	r3, [sp, #28]
 8008296:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800829a:	931a      	str	r3, [sp, #104]	@ 0x68
 800829c:	4654      	mov	r4, sl
 800829e:	2205      	movs	r2, #5
 80082a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082a4:	484e      	ldr	r0, [pc, #312]	@ (80083e0 <_svfiprintf_r+0x1e4>)
 80082a6:	f7f7 ffb3 	bl	8000210 <memchr>
 80082aa:	9a04      	ldr	r2, [sp, #16]
 80082ac:	b9d8      	cbnz	r0, 80082e6 <_svfiprintf_r+0xea>
 80082ae:	06d0      	lsls	r0, r2, #27
 80082b0:	bf44      	itt	mi
 80082b2:	2320      	movmi	r3, #32
 80082b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082b8:	0711      	lsls	r1, r2, #28
 80082ba:	bf44      	itt	mi
 80082bc:	232b      	movmi	r3, #43	@ 0x2b
 80082be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082c2:	f89a 3000 	ldrb.w	r3, [sl]
 80082c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80082c8:	d015      	beq.n	80082f6 <_svfiprintf_r+0xfa>
 80082ca:	9a07      	ldr	r2, [sp, #28]
 80082cc:	4654      	mov	r4, sl
 80082ce:	2000      	movs	r0, #0
 80082d0:	f04f 0c0a 	mov.w	ip, #10
 80082d4:	4621      	mov	r1, r4
 80082d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082da:	3b30      	subs	r3, #48	@ 0x30
 80082dc:	2b09      	cmp	r3, #9
 80082de:	d94b      	bls.n	8008378 <_svfiprintf_r+0x17c>
 80082e0:	b1b0      	cbz	r0, 8008310 <_svfiprintf_r+0x114>
 80082e2:	9207      	str	r2, [sp, #28]
 80082e4:	e014      	b.n	8008310 <_svfiprintf_r+0x114>
 80082e6:	eba0 0308 	sub.w	r3, r0, r8
 80082ea:	fa09 f303 	lsl.w	r3, r9, r3
 80082ee:	4313      	orrs	r3, r2
 80082f0:	9304      	str	r3, [sp, #16]
 80082f2:	46a2      	mov	sl, r4
 80082f4:	e7d2      	b.n	800829c <_svfiprintf_r+0xa0>
 80082f6:	9b03      	ldr	r3, [sp, #12]
 80082f8:	1d19      	adds	r1, r3, #4
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	9103      	str	r1, [sp, #12]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	bfbb      	ittet	lt
 8008302:	425b      	neglt	r3, r3
 8008304:	f042 0202 	orrlt.w	r2, r2, #2
 8008308:	9307      	strge	r3, [sp, #28]
 800830a:	9307      	strlt	r3, [sp, #28]
 800830c:	bfb8      	it	lt
 800830e:	9204      	strlt	r2, [sp, #16]
 8008310:	7823      	ldrb	r3, [r4, #0]
 8008312:	2b2e      	cmp	r3, #46	@ 0x2e
 8008314:	d10a      	bne.n	800832c <_svfiprintf_r+0x130>
 8008316:	7863      	ldrb	r3, [r4, #1]
 8008318:	2b2a      	cmp	r3, #42	@ 0x2a
 800831a:	d132      	bne.n	8008382 <_svfiprintf_r+0x186>
 800831c:	9b03      	ldr	r3, [sp, #12]
 800831e:	1d1a      	adds	r2, r3, #4
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	9203      	str	r2, [sp, #12]
 8008324:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008328:	3402      	adds	r4, #2
 800832a:	9305      	str	r3, [sp, #20]
 800832c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80083f0 <_svfiprintf_r+0x1f4>
 8008330:	7821      	ldrb	r1, [r4, #0]
 8008332:	2203      	movs	r2, #3
 8008334:	4650      	mov	r0, sl
 8008336:	f7f7 ff6b 	bl	8000210 <memchr>
 800833a:	b138      	cbz	r0, 800834c <_svfiprintf_r+0x150>
 800833c:	9b04      	ldr	r3, [sp, #16]
 800833e:	eba0 000a 	sub.w	r0, r0, sl
 8008342:	2240      	movs	r2, #64	@ 0x40
 8008344:	4082      	lsls	r2, r0
 8008346:	4313      	orrs	r3, r2
 8008348:	3401      	adds	r4, #1
 800834a:	9304      	str	r3, [sp, #16]
 800834c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008350:	4824      	ldr	r0, [pc, #144]	@ (80083e4 <_svfiprintf_r+0x1e8>)
 8008352:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008356:	2206      	movs	r2, #6
 8008358:	f7f7 ff5a 	bl	8000210 <memchr>
 800835c:	2800      	cmp	r0, #0
 800835e:	d036      	beq.n	80083ce <_svfiprintf_r+0x1d2>
 8008360:	4b21      	ldr	r3, [pc, #132]	@ (80083e8 <_svfiprintf_r+0x1ec>)
 8008362:	bb1b      	cbnz	r3, 80083ac <_svfiprintf_r+0x1b0>
 8008364:	9b03      	ldr	r3, [sp, #12]
 8008366:	3307      	adds	r3, #7
 8008368:	f023 0307 	bic.w	r3, r3, #7
 800836c:	3308      	adds	r3, #8
 800836e:	9303      	str	r3, [sp, #12]
 8008370:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008372:	4433      	add	r3, r6
 8008374:	9309      	str	r3, [sp, #36]	@ 0x24
 8008376:	e76a      	b.n	800824e <_svfiprintf_r+0x52>
 8008378:	fb0c 3202 	mla	r2, ip, r2, r3
 800837c:	460c      	mov	r4, r1
 800837e:	2001      	movs	r0, #1
 8008380:	e7a8      	b.n	80082d4 <_svfiprintf_r+0xd8>
 8008382:	2300      	movs	r3, #0
 8008384:	3401      	adds	r4, #1
 8008386:	9305      	str	r3, [sp, #20]
 8008388:	4619      	mov	r1, r3
 800838a:	f04f 0c0a 	mov.w	ip, #10
 800838e:	4620      	mov	r0, r4
 8008390:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008394:	3a30      	subs	r2, #48	@ 0x30
 8008396:	2a09      	cmp	r2, #9
 8008398:	d903      	bls.n	80083a2 <_svfiprintf_r+0x1a6>
 800839a:	2b00      	cmp	r3, #0
 800839c:	d0c6      	beq.n	800832c <_svfiprintf_r+0x130>
 800839e:	9105      	str	r1, [sp, #20]
 80083a0:	e7c4      	b.n	800832c <_svfiprintf_r+0x130>
 80083a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80083a6:	4604      	mov	r4, r0
 80083a8:	2301      	movs	r3, #1
 80083aa:	e7f0      	b.n	800838e <_svfiprintf_r+0x192>
 80083ac:	ab03      	add	r3, sp, #12
 80083ae:	9300      	str	r3, [sp, #0]
 80083b0:	462a      	mov	r2, r5
 80083b2:	4b0e      	ldr	r3, [pc, #56]	@ (80083ec <_svfiprintf_r+0x1f0>)
 80083b4:	a904      	add	r1, sp, #16
 80083b6:	4638      	mov	r0, r7
 80083b8:	f7fd fe5e 	bl	8006078 <_printf_float>
 80083bc:	1c42      	adds	r2, r0, #1
 80083be:	4606      	mov	r6, r0
 80083c0:	d1d6      	bne.n	8008370 <_svfiprintf_r+0x174>
 80083c2:	89ab      	ldrh	r3, [r5, #12]
 80083c4:	065b      	lsls	r3, r3, #25
 80083c6:	f53f af2d 	bmi.w	8008224 <_svfiprintf_r+0x28>
 80083ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80083cc:	e72c      	b.n	8008228 <_svfiprintf_r+0x2c>
 80083ce:	ab03      	add	r3, sp, #12
 80083d0:	9300      	str	r3, [sp, #0]
 80083d2:	462a      	mov	r2, r5
 80083d4:	4b05      	ldr	r3, [pc, #20]	@ (80083ec <_svfiprintf_r+0x1f0>)
 80083d6:	a904      	add	r1, sp, #16
 80083d8:	4638      	mov	r0, r7
 80083da:	f7fe f8e5 	bl	80065a8 <_printf_i>
 80083de:	e7ed      	b.n	80083bc <_svfiprintf_r+0x1c0>
 80083e0:	08008dd2 	.word	0x08008dd2
 80083e4:	08008ddc 	.word	0x08008ddc
 80083e8:	08006079 	.word	0x08006079
 80083ec:	08008145 	.word	0x08008145
 80083f0:	08008dd8 	.word	0x08008dd8

080083f4 <__sfputc_r>:
 80083f4:	6893      	ldr	r3, [r2, #8]
 80083f6:	3b01      	subs	r3, #1
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	b410      	push	{r4}
 80083fc:	6093      	str	r3, [r2, #8]
 80083fe:	da08      	bge.n	8008412 <__sfputc_r+0x1e>
 8008400:	6994      	ldr	r4, [r2, #24]
 8008402:	42a3      	cmp	r3, r4
 8008404:	db01      	blt.n	800840a <__sfputc_r+0x16>
 8008406:	290a      	cmp	r1, #10
 8008408:	d103      	bne.n	8008412 <__sfputc_r+0x1e>
 800840a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800840e:	f000 b9df 	b.w	80087d0 <__swbuf_r>
 8008412:	6813      	ldr	r3, [r2, #0]
 8008414:	1c58      	adds	r0, r3, #1
 8008416:	6010      	str	r0, [r2, #0]
 8008418:	7019      	strb	r1, [r3, #0]
 800841a:	4608      	mov	r0, r1
 800841c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008420:	4770      	bx	lr

08008422 <__sfputs_r>:
 8008422:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008424:	4606      	mov	r6, r0
 8008426:	460f      	mov	r7, r1
 8008428:	4614      	mov	r4, r2
 800842a:	18d5      	adds	r5, r2, r3
 800842c:	42ac      	cmp	r4, r5
 800842e:	d101      	bne.n	8008434 <__sfputs_r+0x12>
 8008430:	2000      	movs	r0, #0
 8008432:	e007      	b.n	8008444 <__sfputs_r+0x22>
 8008434:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008438:	463a      	mov	r2, r7
 800843a:	4630      	mov	r0, r6
 800843c:	f7ff ffda 	bl	80083f4 <__sfputc_r>
 8008440:	1c43      	adds	r3, r0, #1
 8008442:	d1f3      	bne.n	800842c <__sfputs_r+0xa>
 8008444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008448 <_vfiprintf_r>:
 8008448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800844c:	460d      	mov	r5, r1
 800844e:	b09d      	sub	sp, #116	@ 0x74
 8008450:	4614      	mov	r4, r2
 8008452:	4698      	mov	r8, r3
 8008454:	4606      	mov	r6, r0
 8008456:	b118      	cbz	r0, 8008460 <_vfiprintf_r+0x18>
 8008458:	6a03      	ldr	r3, [r0, #32]
 800845a:	b90b      	cbnz	r3, 8008460 <_vfiprintf_r+0x18>
 800845c:	f7fe fa4e 	bl	80068fc <__sinit>
 8008460:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008462:	07d9      	lsls	r1, r3, #31
 8008464:	d405      	bmi.n	8008472 <_vfiprintf_r+0x2a>
 8008466:	89ab      	ldrh	r3, [r5, #12]
 8008468:	059a      	lsls	r2, r3, #22
 800846a:	d402      	bmi.n	8008472 <_vfiprintf_r+0x2a>
 800846c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800846e:	f7fe fb84 	bl	8006b7a <__retarget_lock_acquire_recursive>
 8008472:	89ab      	ldrh	r3, [r5, #12]
 8008474:	071b      	lsls	r3, r3, #28
 8008476:	d501      	bpl.n	800847c <_vfiprintf_r+0x34>
 8008478:	692b      	ldr	r3, [r5, #16]
 800847a:	b99b      	cbnz	r3, 80084a4 <_vfiprintf_r+0x5c>
 800847c:	4629      	mov	r1, r5
 800847e:	4630      	mov	r0, r6
 8008480:	f000 f9e4 	bl	800884c <__swsetup_r>
 8008484:	b170      	cbz	r0, 80084a4 <_vfiprintf_r+0x5c>
 8008486:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008488:	07dc      	lsls	r4, r3, #31
 800848a:	d504      	bpl.n	8008496 <_vfiprintf_r+0x4e>
 800848c:	f04f 30ff 	mov.w	r0, #4294967295
 8008490:	b01d      	add	sp, #116	@ 0x74
 8008492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008496:	89ab      	ldrh	r3, [r5, #12]
 8008498:	0598      	lsls	r0, r3, #22
 800849a:	d4f7      	bmi.n	800848c <_vfiprintf_r+0x44>
 800849c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800849e:	f7fe fb6d 	bl	8006b7c <__retarget_lock_release_recursive>
 80084a2:	e7f3      	b.n	800848c <_vfiprintf_r+0x44>
 80084a4:	2300      	movs	r3, #0
 80084a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80084a8:	2320      	movs	r3, #32
 80084aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80084b2:	2330      	movs	r3, #48	@ 0x30
 80084b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008664 <_vfiprintf_r+0x21c>
 80084b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084bc:	f04f 0901 	mov.w	r9, #1
 80084c0:	4623      	mov	r3, r4
 80084c2:	469a      	mov	sl, r3
 80084c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084c8:	b10a      	cbz	r2, 80084ce <_vfiprintf_r+0x86>
 80084ca:	2a25      	cmp	r2, #37	@ 0x25
 80084cc:	d1f9      	bne.n	80084c2 <_vfiprintf_r+0x7a>
 80084ce:	ebba 0b04 	subs.w	fp, sl, r4
 80084d2:	d00b      	beq.n	80084ec <_vfiprintf_r+0xa4>
 80084d4:	465b      	mov	r3, fp
 80084d6:	4622      	mov	r2, r4
 80084d8:	4629      	mov	r1, r5
 80084da:	4630      	mov	r0, r6
 80084dc:	f7ff ffa1 	bl	8008422 <__sfputs_r>
 80084e0:	3001      	adds	r0, #1
 80084e2:	f000 80a7 	beq.w	8008634 <_vfiprintf_r+0x1ec>
 80084e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084e8:	445a      	add	r2, fp
 80084ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80084ec:	f89a 3000 	ldrb.w	r3, [sl]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	f000 809f 	beq.w	8008634 <_vfiprintf_r+0x1ec>
 80084f6:	2300      	movs	r3, #0
 80084f8:	f04f 32ff 	mov.w	r2, #4294967295
 80084fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008500:	f10a 0a01 	add.w	sl, sl, #1
 8008504:	9304      	str	r3, [sp, #16]
 8008506:	9307      	str	r3, [sp, #28]
 8008508:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800850c:	931a      	str	r3, [sp, #104]	@ 0x68
 800850e:	4654      	mov	r4, sl
 8008510:	2205      	movs	r2, #5
 8008512:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008516:	4853      	ldr	r0, [pc, #332]	@ (8008664 <_vfiprintf_r+0x21c>)
 8008518:	f7f7 fe7a 	bl	8000210 <memchr>
 800851c:	9a04      	ldr	r2, [sp, #16]
 800851e:	b9d8      	cbnz	r0, 8008558 <_vfiprintf_r+0x110>
 8008520:	06d1      	lsls	r1, r2, #27
 8008522:	bf44      	itt	mi
 8008524:	2320      	movmi	r3, #32
 8008526:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800852a:	0713      	lsls	r3, r2, #28
 800852c:	bf44      	itt	mi
 800852e:	232b      	movmi	r3, #43	@ 0x2b
 8008530:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008534:	f89a 3000 	ldrb.w	r3, [sl]
 8008538:	2b2a      	cmp	r3, #42	@ 0x2a
 800853a:	d015      	beq.n	8008568 <_vfiprintf_r+0x120>
 800853c:	9a07      	ldr	r2, [sp, #28]
 800853e:	4654      	mov	r4, sl
 8008540:	2000      	movs	r0, #0
 8008542:	f04f 0c0a 	mov.w	ip, #10
 8008546:	4621      	mov	r1, r4
 8008548:	f811 3b01 	ldrb.w	r3, [r1], #1
 800854c:	3b30      	subs	r3, #48	@ 0x30
 800854e:	2b09      	cmp	r3, #9
 8008550:	d94b      	bls.n	80085ea <_vfiprintf_r+0x1a2>
 8008552:	b1b0      	cbz	r0, 8008582 <_vfiprintf_r+0x13a>
 8008554:	9207      	str	r2, [sp, #28]
 8008556:	e014      	b.n	8008582 <_vfiprintf_r+0x13a>
 8008558:	eba0 0308 	sub.w	r3, r0, r8
 800855c:	fa09 f303 	lsl.w	r3, r9, r3
 8008560:	4313      	orrs	r3, r2
 8008562:	9304      	str	r3, [sp, #16]
 8008564:	46a2      	mov	sl, r4
 8008566:	e7d2      	b.n	800850e <_vfiprintf_r+0xc6>
 8008568:	9b03      	ldr	r3, [sp, #12]
 800856a:	1d19      	adds	r1, r3, #4
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	9103      	str	r1, [sp, #12]
 8008570:	2b00      	cmp	r3, #0
 8008572:	bfbb      	ittet	lt
 8008574:	425b      	neglt	r3, r3
 8008576:	f042 0202 	orrlt.w	r2, r2, #2
 800857a:	9307      	strge	r3, [sp, #28]
 800857c:	9307      	strlt	r3, [sp, #28]
 800857e:	bfb8      	it	lt
 8008580:	9204      	strlt	r2, [sp, #16]
 8008582:	7823      	ldrb	r3, [r4, #0]
 8008584:	2b2e      	cmp	r3, #46	@ 0x2e
 8008586:	d10a      	bne.n	800859e <_vfiprintf_r+0x156>
 8008588:	7863      	ldrb	r3, [r4, #1]
 800858a:	2b2a      	cmp	r3, #42	@ 0x2a
 800858c:	d132      	bne.n	80085f4 <_vfiprintf_r+0x1ac>
 800858e:	9b03      	ldr	r3, [sp, #12]
 8008590:	1d1a      	adds	r2, r3, #4
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	9203      	str	r2, [sp, #12]
 8008596:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800859a:	3402      	adds	r4, #2
 800859c:	9305      	str	r3, [sp, #20]
 800859e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008674 <_vfiprintf_r+0x22c>
 80085a2:	7821      	ldrb	r1, [r4, #0]
 80085a4:	2203      	movs	r2, #3
 80085a6:	4650      	mov	r0, sl
 80085a8:	f7f7 fe32 	bl	8000210 <memchr>
 80085ac:	b138      	cbz	r0, 80085be <_vfiprintf_r+0x176>
 80085ae:	9b04      	ldr	r3, [sp, #16]
 80085b0:	eba0 000a 	sub.w	r0, r0, sl
 80085b4:	2240      	movs	r2, #64	@ 0x40
 80085b6:	4082      	lsls	r2, r0
 80085b8:	4313      	orrs	r3, r2
 80085ba:	3401      	adds	r4, #1
 80085bc:	9304      	str	r3, [sp, #16]
 80085be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085c2:	4829      	ldr	r0, [pc, #164]	@ (8008668 <_vfiprintf_r+0x220>)
 80085c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085c8:	2206      	movs	r2, #6
 80085ca:	f7f7 fe21 	bl	8000210 <memchr>
 80085ce:	2800      	cmp	r0, #0
 80085d0:	d03f      	beq.n	8008652 <_vfiprintf_r+0x20a>
 80085d2:	4b26      	ldr	r3, [pc, #152]	@ (800866c <_vfiprintf_r+0x224>)
 80085d4:	bb1b      	cbnz	r3, 800861e <_vfiprintf_r+0x1d6>
 80085d6:	9b03      	ldr	r3, [sp, #12]
 80085d8:	3307      	adds	r3, #7
 80085da:	f023 0307 	bic.w	r3, r3, #7
 80085de:	3308      	adds	r3, #8
 80085e0:	9303      	str	r3, [sp, #12]
 80085e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085e4:	443b      	add	r3, r7
 80085e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80085e8:	e76a      	b.n	80084c0 <_vfiprintf_r+0x78>
 80085ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80085ee:	460c      	mov	r4, r1
 80085f0:	2001      	movs	r0, #1
 80085f2:	e7a8      	b.n	8008546 <_vfiprintf_r+0xfe>
 80085f4:	2300      	movs	r3, #0
 80085f6:	3401      	adds	r4, #1
 80085f8:	9305      	str	r3, [sp, #20]
 80085fa:	4619      	mov	r1, r3
 80085fc:	f04f 0c0a 	mov.w	ip, #10
 8008600:	4620      	mov	r0, r4
 8008602:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008606:	3a30      	subs	r2, #48	@ 0x30
 8008608:	2a09      	cmp	r2, #9
 800860a:	d903      	bls.n	8008614 <_vfiprintf_r+0x1cc>
 800860c:	2b00      	cmp	r3, #0
 800860e:	d0c6      	beq.n	800859e <_vfiprintf_r+0x156>
 8008610:	9105      	str	r1, [sp, #20]
 8008612:	e7c4      	b.n	800859e <_vfiprintf_r+0x156>
 8008614:	fb0c 2101 	mla	r1, ip, r1, r2
 8008618:	4604      	mov	r4, r0
 800861a:	2301      	movs	r3, #1
 800861c:	e7f0      	b.n	8008600 <_vfiprintf_r+0x1b8>
 800861e:	ab03      	add	r3, sp, #12
 8008620:	9300      	str	r3, [sp, #0]
 8008622:	462a      	mov	r2, r5
 8008624:	4b12      	ldr	r3, [pc, #72]	@ (8008670 <_vfiprintf_r+0x228>)
 8008626:	a904      	add	r1, sp, #16
 8008628:	4630      	mov	r0, r6
 800862a:	f7fd fd25 	bl	8006078 <_printf_float>
 800862e:	4607      	mov	r7, r0
 8008630:	1c78      	adds	r0, r7, #1
 8008632:	d1d6      	bne.n	80085e2 <_vfiprintf_r+0x19a>
 8008634:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008636:	07d9      	lsls	r1, r3, #31
 8008638:	d405      	bmi.n	8008646 <_vfiprintf_r+0x1fe>
 800863a:	89ab      	ldrh	r3, [r5, #12]
 800863c:	059a      	lsls	r2, r3, #22
 800863e:	d402      	bmi.n	8008646 <_vfiprintf_r+0x1fe>
 8008640:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008642:	f7fe fa9b 	bl	8006b7c <__retarget_lock_release_recursive>
 8008646:	89ab      	ldrh	r3, [r5, #12]
 8008648:	065b      	lsls	r3, r3, #25
 800864a:	f53f af1f 	bmi.w	800848c <_vfiprintf_r+0x44>
 800864e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008650:	e71e      	b.n	8008490 <_vfiprintf_r+0x48>
 8008652:	ab03      	add	r3, sp, #12
 8008654:	9300      	str	r3, [sp, #0]
 8008656:	462a      	mov	r2, r5
 8008658:	4b05      	ldr	r3, [pc, #20]	@ (8008670 <_vfiprintf_r+0x228>)
 800865a:	a904      	add	r1, sp, #16
 800865c:	4630      	mov	r0, r6
 800865e:	f7fd ffa3 	bl	80065a8 <_printf_i>
 8008662:	e7e4      	b.n	800862e <_vfiprintf_r+0x1e6>
 8008664:	08008dd2 	.word	0x08008dd2
 8008668:	08008ddc 	.word	0x08008ddc
 800866c:	08006079 	.word	0x08006079
 8008670:	08008423 	.word	0x08008423
 8008674:	08008dd8 	.word	0x08008dd8

08008678 <__sflush_r>:
 8008678:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800867c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008680:	0716      	lsls	r6, r2, #28
 8008682:	4605      	mov	r5, r0
 8008684:	460c      	mov	r4, r1
 8008686:	d454      	bmi.n	8008732 <__sflush_r+0xba>
 8008688:	684b      	ldr	r3, [r1, #4]
 800868a:	2b00      	cmp	r3, #0
 800868c:	dc02      	bgt.n	8008694 <__sflush_r+0x1c>
 800868e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008690:	2b00      	cmp	r3, #0
 8008692:	dd48      	ble.n	8008726 <__sflush_r+0xae>
 8008694:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008696:	2e00      	cmp	r6, #0
 8008698:	d045      	beq.n	8008726 <__sflush_r+0xae>
 800869a:	2300      	movs	r3, #0
 800869c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80086a0:	682f      	ldr	r7, [r5, #0]
 80086a2:	6a21      	ldr	r1, [r4, #32]
 80086a4:	602b      	str	r3, [r5, #0]
 80086a6:	d030      	beq.n	800870a <__sflush_r+0x92>
 80086a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80086aa:	89a3      	ldrh	r3, [r4, #12]
 80086ac:	0759      	lsls	r1, r3, #29
 80086ae:	d505      	bpl.n	80086bc <__sflush_r+0x44>
 80086b0:	6863      	ldr	r3, [r4, #4]
 80086b2:	1ad2      	subs	r2, r2, r3
 80086b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80086b6:	b10b      	cbz	r3, 80086bc <__sflush_r+0x44>
 80086b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80086ba:	1ad2      	subs	r2, r2, r3
 80086bc:	2300      	movs	r3, #0
 80086be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086c0:	6a21      	ldr	r1, [r4, #32]
 80086c2:	4628      	mov	r0, r5
 80086c4:	47b0      	blx	r6
 80086c6:	1c43      	adds	r3, r0, #1
 80086c8:	89a3      	ldrh	r3, [r4, #12]
 80086ca:	d106      	bne.n	80086da <__sflush_r+0x62>
 80086cc:	6829      	ldr	r1, [r5, #0]
 80086ce:	291d      	cmp	r1, #29
 80086d0:	d82b      	bhi.n	800872a <__sflush_r+0xb2>
 80086d2:	4a2a      	ldr	r2, [pc, #168]	@ (800877c <__sflush_r+0x104>)
 80086d4:	40ca      	lsrs	r2, r1
 80086d6:	07d6      	lsls	r6, r2, #31
 80086d8:	d527      	bpl.n	800872a <__sflush_r+0xb2>
 80086da:	2200      	movs	r2, #0
 80086dc:	6062      	str	r2, [r4, #4]
 80086de:	04d9      	lsls	r1, r3, #19
 80086e0:	6922      	ldr	r2, [r4, #16]
 80086e2:	6022      	str	r2, [r4, #0]
 80086e4:	d504      	bpl.n	80086f0 <__sflush_r+0x78>
 80086e6:	1c42      	adds	r2, r0, #1
 80086e8:	d101      	bne.n	80086ee <__sflush_r+0x76>
 80086ea:	682b      	ldr	r3, [r5, #0]
 80086ec:	b903      	cbnz	r3, 80086f0 <__sflush_r+0x78>
 80086ee:	6560      	str	r0, [r4, #84]	@ 0x54
 80086f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80086f2:	602f      	str	r7, [r5, #0]
 80086f4:	b1b9      	cbz	r1, 8008726 <__sflush_r+0xae>
 80086f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80086fa:	4299      	cmp	r1, r3
 80086fc:	d002      	beq.n	8008704 <__sflush_r+0x8c>
 80086fe:	4628      	mov	r0, r5
 8008700:	f7ff f8a6 	bl	8007850 <_free_r>
 8008704:	2300      	movs	r3, #0
 8008706:	6363      	str	r3, [r4, #52]	@ 0x34
 8008708:	e00d      	b.n	8008726 <__sflush_r+0xae>
 800870a:	2301      	movs	r3, #1
 800870c:	4628      	mov	r0, r5
 800870e:	47b0      	blx	r6
 8008710:	4602      	mov	r2, r0
 8008712:	1c50      	adds	r0, r2, #1
 8008714:	d1c9      	bne.n	80086aa <__sflush_r+0x32>
 8008716:	682b      	ldr	r3, [r5, #0]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d0c6      	beq.n	80086aa <__sflush_r+0x32>
 800871c:	2b1d      	cmp	r3, #29
 800871e:	d001      	beq.n	8008724 <__sflush_r+0xac>
 8008720:	2b16      	cmp	r3, #22
 8008722:	d11e      	bne.n	8008762 <__sflush_r+0xea>
 8008724:	602f      	str	r7, [r5, #0]
 8008726:	2000      	movs	r0, #0
 8008728:	e022      	b.n	8008770 <__sflush_r+0xf8>
 800872a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800872e:	b21b      	sxth	r3, r3
 8008730:	e01b      	b.n	800876a <__sflush_r+0xf2>
 8008732:	690f      	ldr	r7, [r1, #16]
 8008734:	2f00      	cmp	r7, #0
 8008736:	d0f6      	beq.n	8008726 <__sflush_r+0xae>
 8008738:	0793      	lsls	r3, r2, #30
 800873a:	680e      	ldr	r6, [r1, #0]
 800873c:	bf08      	it	eq
 800873e:	694b      	ldreq	r3, [r1, #20]
 8008740:	600f      	str	r7, [r1, #0]
 8008742:	bf18      	it	ne
 8008744:	2300      	movne	r3, #0
 8008746:	eba6 0807 	sub.w	r8, r6, r7
 800874a:	608b      	str	r3, [r1, #8]
 800874c:	f1b8 0f00 	cmp.w	r8, #0
 8008750:	dde9      	ble.n	8008726 <__sflush_r+0xae>
 8008752:	6a21      	ldr	r1, [r4, #32]
 8008754:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008756:	4643      	mov	r3, r8
 8008758:	463a      	mov	r2, r7
 800875a:	4628      	mov	r0, r5
 800875c:	47b0      	blx	r6
 800875e:	2800      	cmp	r0, #0
 8008760:	dc08      	bgt.n	8008774 <__sflush_r+0xfc>
 8008762:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008766:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800876a:	81a3      	strh	r3, [r4, #12]
 800876c:	f04f 30ff 	mov.w	r0, #4294967295
 8008770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008774:	4407      	add	r7, r0
 8008776:	eba8 0800 	sub.w	r8, r8, r0
 800877a:	e7e7      	b.n	800874c <__sflush_r+0xd4>
 800877c:	20400001 	.word	0x20400001

08008780 <_fflush_r>:
 8008780:	b538      	push	{r3, r4, r5, lr}
 8008782:	690b      	ldr	r3, [r1, #16]
 8008784:	4605      	mov	r5, r0
 8008786:	460c      	mov	r4, r1
 8008788:	b913      	cbnz	r3, 8008790 <_fflush_r+0x10>
 800878a:	2500      	movs	r5, #0
 800878c:	4628      	mov	r0, r5
 800878e:	bd38      	pop	{r3, r4, r5, pc}
 8008790:	b118      	cbz	r0, 800879a <_fflush_r+0x1a>
 8008792:	6a03      	ldr	r3, [r0, #32]
 8008794:	b90b      	cbnz	r3, 800879a <_fflush_r+0x1a>
 8008796:	f7fe f8b1 	bl	80068fc <__sinit>
 800879a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d0f3      	beq.n	800878a <_fflush_r+0xa>
 80087a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80087a4:	07d0      	lsls	r0, r2, #31
 80087a6:	d404      	bmi.n	80087b2 <_fflush_r+0x32>
 80087a8:	0599      	lsls	r1, r3, #22
 80087aa:	d402      	bmi.n	80087b2 <_fflush_r+0x32>
 80087ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087ae:	f7fe f9e4 	bl	8006b7a <__retarget_lock_acquire_recursive>
 80087b2:	4628      	mov	r0, r5
 80087b4:	4621      	mov	r1, r4
 80087b6:	f7ff ff5f 	bl	8008678 <__sflush_r>
 80087ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087bc:	07da      	lsls	r2, r3, #31
 80087be:	4605      	mov	r5, r0
 80087c0:	d4e4      	bmi.n	800878c <_fflush_r+0xc>
 80087c2:	89a3      	ldrh	r3, [r4, #12]
 80087c4:	059b      	lsls	r3, r3, #22
 80087c6:	d4e1      	bmi.n	800878c <_fflush_r+0xc>
 80087c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087ca:	f7fe f9d7 	bl	8006b7c <__retarget_lock_release_recursive>
 80087ce:	e7dd      	b.n	800878c <_fflush_r+0xc>

080087d0 <__swbuf_r>:
 80087d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087d2:	460e      	mov	r6, r1
 80087d4:	4614      	mov	r4, r2
 80087d6:	4605      	mov	r5, r0
 80087d8:	b118      	cbz	r0, 80087e2 <__swbuf_r+0x12>
 80087da:	6a03      	ldr	r3, [r0, #32]
 80087dc:	b90b      	cbnz	r3, 80087e2 <__swbuf_r+0x12>
 80087de:	f7fe f88d 	bl	80068fc <__sinit>
 80087e2:	69a3      	ldr	r3, [r4, #24]
 80087e4:	60a3      	str	r3, [r4, #8]
 80087e6:	89a3      	ldrh	r3, [r4, #12]
 80087e8:	071a      	lsls	r2, r3, #28
 80087ea:	d501      	bpl.n	80087f0 <__swbuf_r+0x20>
 80087ec:	6923      	ldr	r3, [r4, #16]
 80087ee:	b943      	cbnz	r3, 8008802 <__swbuf_r+0x32>
 80087f0:	4621      	mov	r1, r4
 80087f2:	4628      	mov	r0, r5
 80087f4:	f000 f82a 	bl	800884c <__swsetup_r>
 80087f8:	b118      	cbz	r0, 8008802 <__swbuf_r+0x32>
 80087fa:	f04f 37ff 	mov.w	r7, #4294967295
 80087fe:	4638      	mov	r0, r7
 8008800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008802:	6823      	ldr	r3, [r4, #0]
 8008804:	6922      	ldr	r2, [r4, #16]
 8008806:	1a98      	subs	r0, r3, r2
 8008808:	6963      	ldr	r3, [r4, #20]
 800880a:	b2f6      	uxtb	r6, r6
 800880c:	4283      	cmp	r3, r0
 800880e:	4637      	mov	r7, r6
 8008810:	dc05      	bgt.n	800881e <__swbuf_r+0x4e>
 8008812:	4621      	mov	r1, r4
 8008814:	4628      	mov	r0, r5
 8008816:	f7ff ffb3 	bl	8008780 <_fflush_r>
 800881a:	2800      	cmp	r0, #0
 800881c:	d1ed      	bne.n	80087fa <__swbuf_r+0x2a>
 800881e:	68a3      	ldr	r3, [r4, #8]
 8008820:	3b01      	subs	r3, #1
 8008822:	60a3      	str	r3, [r4, #8]
 8008824:	6823      	ldr	r3, [r4, #0]
 8008826:	1c5a      	adds	r2, r3, #1
 8008828:	6022      	str	r2, [r4, #0]
 800882a:	701e      	strb	r6, [r3, #0]
 800882c:	6962      	ldr	r2, [r4, #20]
 800882e:	1c43      	adds	r3, r0, #1
 8008830:	429a      	cmp	r2, r3
 8008832:	d004      	beq.n	800883e <__swbuf_r+0x6e>
 8008834:	89a3      	ldrh	r3, [r4, #12]
 8008836:	07db      	lsls	r3, r3, #31
 8008838:	d5e1      	bpl.n	80087fe <__swbuf_r+0x2e>
 800883a:	2e0a      	cmp	r6, #10
 800883c:	d1df      	bne.n	80087fe <__swbuf_r+0x2e>
 800883e:	4621      	mov	r1, r4
 8008840:	4628      	mov	r0, r5
 8008842:	f7ff ff9d 	bl	8008780 <_fflush_r>
 8008846:	2800      	cmp	r0, #0
 8008848:	d0d9      	beq.n	80087fe <__swbuf_r+0x2e>
 800884a:	e7d6      	b.n	80087fa <__swbuf_r+0x2a>

0800884c <__swsetup_r>:
 800884c:	b538      	push	{r3, r4, r5, lr}
 800884e:	4b29      	ldr	r3, [pc, #164]	@ (80088f4 <__swsetup_r+0xa8>)
 8008850:	4605      	mov	r5, r0
 8008852:	6818      	ldr	r0, [r3, #0]
 8008854:	460c      	mov	r4, r1
 8008856:	b118      	cbz	r0, 8008860 <__swsetup_r+0x14>
 8008858:	6a03      	ldr	r3, [r0, #32]
 800885a:	b90b      	cbnz	r3, 8008860 <__swsetup_r+0x14>
 800885c:	f7fe f84e 	bl	80068fc <__sinit>
 8008860:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008864:	0719      	lsls	r1, r3, #28
 8008866:	d422      	bmi.n	80088ae <__swsetup_r+0x62>
 8008868:	06da      	lsls	r2, r3, #27
 800886a:	d407      	bmi.n	800887c <__swsetup_r+0x30>
 800886c:	2209      	movs	r2, #9
 800886e:	602a      	str	r2, [r5, #0]
 8008870:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008874:	81a3      	strh	r3, [r4, #12]
 8008876:	f04f 30ff 	mov.w	r0, #4294967295
 800887a:	e033      	b.n	80088e4 <__swsetup_r+0x98>
 800887c:	0758      	lsls	r0, r3, #29
 800887e:	d512      	bpl.n	80088a6 <__swsetup_r+0x5a>
 8008880:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008882:	b141      	cbz	r1, 8008896 <__swsetup_r+0x4a>
 8008884:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008888:	4299      	cmp	r1, r3
 800888a:	d002      	beq.n	8008892 <__swsetup_r+0x46>
 800888c:	4628      	mov	r0, r5
 800888e:	f7fe ffdf 	bl	8007850 <_free_r>
 8008892:	2300      	movs	r3, #0
 8008894:	6363      	str	r3, [r4, #52]	@ 0x34
 8008896:	89a3      	ldrh	r3, [r4, #12]
 8008898:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800889c:	81a3      	strh	r3, [r4, #12]
 800889e:	2300      	movs	r3, #0
 80088a0:	6063      	str	r3, [r4, #4]
 80088a2:	6923      	ldr	r3, [r4, #16]
 80088a4:	6023      	str	r3, [r4, #0]
 80088a6:	89a3      	ldrh	r3, [r4, #12]
 80088a8:	f043 0308 	orr.w	r3, r3, #8
 80088ac:	81a3      	strh	r3, [r4, #12]
 80088ae:	6923      	ldr	r3, [r4, #16]
 80088b0:	b94b      	cbnz	r3, 80088c6 <__swsetup_r+0x7a>
 80088b2:	89a3      	ldrh	r3, [r4, #12]
 80088b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80088b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088bc:	d003      	beq.n	80088c6 <__swsetup_r+0x7a>
 80088be:	4621      	mov	r1, r4
 80088c0:	4628      	mov	r0, r5
 80088c2:	f000 f8fb 	bl	8008abc <__smakebuf_r>
 80088c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088ca:	f013 0201 	ands.w	r2, r3, #1
 80088ce:	d00a      	beq.n	80088e6 <__swsetup_r+0x9a>
 80088d0:	2200      	movs	r2, #0
 80088d2:	60a2      	str	r2, [r4, #8]
 80088d4:	6962      	ldr	r2, [r4, #20]
 80088d6:	4252      	negs	r2, r2
 80088d8:	61a2      	str	r2, [r4, #24]
 80088da:	6922      	ldr	r2, [r4, #16]
 80088dc:	b942      	cbnz	r2, 80088f0 <__swsetup_r+0xa4>
 80088de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80088e2:	d1c5      	bne.n	8008870 <__swsetup_r+0x24>
 80088e4:	bd38      	pop	{r3, r4, r5, pc}
 80088e6:	0799      	lsls	r1, r3, #30
 80088e8:	bf58      	it	pl
 80088ea:	6962      	ldrpl	r2, [r4, #20]
 80088ec:	60a2      	str	r2, [r4, #8]
 80088ee:	e7f4      	b.n	80088da <__swsetup_r+0x8e>
 80088f0:	2000      	movs	r0, #0
 80088f2:	e7f7      	b.n	80088e4 <__swsetup_r+0x98>
 80088f4:	2000001c 	.word	0x2000001c

080088f8 <memmove>:
 80088f8:	4288      	cmp	r0, r1
 80088fa:	b510      	push	{r4, lr}
 80088fc:	eb01 0402 	add.w	r4, r1, r2
 8008900:	d902      	bls.n	8008908 <memmove+0x10>
 8008902:	4284      	cmp	r4, r0
 8008904:	4623      	mov	r3, r4
 8008906:	d807      	bhi.n	8008918 <memmove+0x20>
 8008908:	1e43      	subs	r3, r0, #1
 800890a:	42a1      	cmp	r1, r4
 800890c:	d008      	beq.n	8008920 <memmove+0x28>
 800890e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008912:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008916:	e7f8      	b.n	800890a <memmove+0x12>
 8008918:	4402      	add	r2, r0
 800891a:	4601      	mov	r1, r0
 800891c:	428a      	cmp	r2, r1
 800891e:	d100      	bne.n	8008922 <memmove+0x2a>
 8008920:	bd10      	pop	{r4, pc}
 8008922:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008926:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800892a:	e7f7      	b.n	800891c <memmove+0x24>

0800892c <_sbrk_r>:
 800892c:	b538      	push	{r3, r4, r5, lr}
 800892e:	4d06      	ldr	r5, [pc, #24]	@ (8008948 <_sbrk_r+0x1c>)
 8008930:	2300      	movs	r3, #0
 8008932:	4604      	mov	r4, r0
 8008934:	4608      	mov	r0, r1
 8008936:	602b      	str	r3, [r5, #0]
 8008938:	f7f8 fe34 	bl	80015a4 <_sbrk>
 800893c:	1c43      	adds	r3, r0, #1
 800893e:	d102      	bne.n	8008946 <_sbrk_r+0x1a>
 8008940:	682b      	ldr	r3, [r5, #0]
 8008942:	b103      	cbz	r3, 8008946 <_sbrk_r+0x1a>
 8008944:	6023      	str	r3, [r4, #0]
 8008946:	bd38      	pop	{r3, r4, r5, pc}
 8008948:	20004d88 	.word	0x20004d88

0800894c <__assert_func>:
 800894c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800894e:	4614      	mov	r4, r2
 8008950:	461a      	mov	r2, r3
 8008952:	4b09      	ldr	r3, [pc, #36]	@ (8008978 <__assert_func+0x2c>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4605      	mov	r5, r0
 8008958:	68d8      	ldr	r0, [r3, #12]
 800895a:	b14c      	cbz	r4, 8008970 <__assert_func+0x24>
 800895c:	4b07      	ldr	r3, [pc, #28]	@ (800897c <__assert_func+0x30>)
 800895e:	9100      	str	r1, [sp, #0]
 8008960:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008964:	4906      	ldr	r1, [pc, #24]	@ (8008980 <__assert_func+0x34>)
 8008966:	462b      	mov	r3, r5
 8008968:	f000 f870 	bl	8008a4c <fiprintf>
 800896c:	f000 f904 	bl	8008b78 <abort>
 8008970:	4b04      	ldr	r3, [pc, #16]	@ (8008984 <__assert_func+0x38>)
 8008972:	461c      	mov	r4, r3
 8008974:	e7f3      	b.n	800895e <__assert_func+0x12>
 8008976:	bf00      	nop
 8008978:	2000001c 	.word	0x2000001c
 800897c:	08008ded 	.word	0x08008ded
 8008980:	08008dfa 	.word	0x08008dfa
 8008984:	08008e28 	.word	0x08008e28

08008988 <_calloc_r>:
 8008988:	b570      	push	{r4, r5, r6, lr}
 800898a:	fba1 5402 	umull	r5, r4, r1, r2
 800898e:	b934      	cbnz	r4, 800899e <_calloc_r+0x16>
 8008990:	4629      	mov	r1, r5
 8008992:	f7fe ffd1 	bl	8007938 <_malloc_r>
 8008996:	4606      	mov	r6, r0
 8008998:	b928      	cbnz	r0, 80089a6 <_calloc_r+0x1e>
 800899a:	4630      	mov	r0, r6
 800899c:	bd70      	pop	{r4, r5, r6, pc}
 800899e:	220c      	movs	r2, #12
 80089a0:	6002      	str	r2, [r0, #0]
 80089a2:	2600      	movs	r6, #0
 80089a4:	e7f9      	b.n	800899a <_calloc_r+0x12>
 80089a6:	462a      	mov	r2, r5
 80089a8:	4621      	mov	r1, r4
 80089aa:	f7fe f868 	bl	8006a7e <memset>
 80089ae:	e7f4      	b.n	800899a <_calloc_r+0x12>

080089b0 <__ascii_mbtowc>:
 80089b0:	b082      	sub	sp, #8
 80089b2:	b901      	cbnz	r1, 80089b6 <__ascii_mbtowc+0x6>
 80089b4:	a901      	add	r1, sp, #4
 80089b6:	b142      	cbz	r2, 80089ca <__ascii_mbtowc+0x1a>
 80089b8:	b14b      	cbz	r3, 80089ce <__ascii_mbtowc+0x1e>
 80089ba:	7813      	ldrb	r3, [r2, #0]
 80089bc:	600b      	str	r3, [r1, #0]
 80089be:	7812      	ldrb	r2, [r2, #0]
 80089c0:	1e10      	subs	r0, r2, #0
 80089c2:	bf18      	it	ne
 80089c4:	2001      	movne	r0, #1
 80089c6:	b002      	add	sp, #8
 80089c8:	4770      	bx	lr
 80089ca:	4610      	mov	r0, r2
 80089cc:	e7fb      	b.n	80089c6 <__ascii_mbtowc+0x16>
 80089ce:	f06f 0001 	mvn.w	r0, #1
 80089d2:	e7f8      	b.n	80089c6 <__ascii_mbtowc+0x16>

080089d4 <_realloc_r>:
 80089d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089d8:	4607      	mov	r7, r0
 80089da:	4614      	mov	r4, r2
 80089dc:	460d      	mov	r5, r1
 80089de:	b921      	cbnz	r1, 80089ea <_realloc_r+0x16>
 80089e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089e4:	4611      	mov	r1, r2
 80089e6:	f7fe bfa7 	b.w	8007938 <_malloc_r>
 80089ea:	b92a      	cbnz	r2, 80089f8 <_realloc_r+0x24>
 80089ec:	f7fe ff30 	bl	8007850 <_free_r>
 80089f0:	4625      	mov	r5, r4
 80089f2:	4628      	mov	r0, r5
 80089f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089f8:	f000 f8c5 	bl	8008b86 <_malloc_usable_size_r>
 80089fc:	4284      	cmp	r4, r0
 80089fe:	4606      	mov	r6, r0
 8008a00:	d802      	bhi.n	8008a08 <_realloc_r+0x34>
 8008a02:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008a06:	d8f4      	bhi.n	80089f2 <_realloc_r+0x1e>
 8008a08:	4621      	mov	r1, r4
 8008a0a:	4638      	mov	r0, r7
 8008a0c:	f7fe ff94 	bl	8007938 <_malloc_r>
 8008a10:	4680      	mov	r8, r0
 8008a12:	b908      	cbnz	r0, 8008a18 <_realloc_r+0x44>
 8008a14:	4645      	mov	r5, r8
 8008a16:	e7ec      	b.n	80089f2 <_realloc_r+0x1e>
 8008a18:	42b4      	cmp	r4, r6
 8008a1a:	4622      	mov	r2, r4
 8008a1c:	4629      	mov	r1, r5
 8008a1e:	bf28      	it	cs
 8008a20:	4632      	movcs	r2, r6
 8008a22:	f7fe f8ac 	bl	8006b7e <memcpy>
 8008a26:	4629      	mov	r1, r5
 8008a28:	4638      	mov	r0, r7
 8008a2a:	f7fe ff11 	bl	8007850 <_free_r>
 8008a2e:	e7f1      	b.n	8008a14 <_realloc_r+0x40>

08008a30 <__ascii_wctomb>:
 8008a30:	4603      	mov	r3, r0
 8008a32:	4608      	mov	r0, r1
 8008a34:	b141      	cbz	r1, 8008a48 <__ascii_wctomb+0x18>
 8008a36:	2aff      	cmp	r2, #255	@ 0xff
 8008a38:	d904      	bls.n	8008a44 <__ascii_wctomb+0x14>
 8008a3a:	228a      	movs	r2, #138	@ 0x8a
 8008a3c:	601a      	str	r2, [r3, #0]
 8008a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8008a42:	4770      	bx	lr
 8008a44:	700a      	strb	r2, [r1, #0]
 8008a46:	2001      	movs	r0, #1
 8008a48:	4770      	bx	lr
	...

08008a4c <fiprintf>:
 8008a4c:	b40e      	push	{r1, r2, r3}
 8008a4e:	b503      	push	{r0, r1, lr}
 8008a50:	4601      	mov	r1, r0
 8008a52:	ab03      	add	r3, sp, #12
 8008a54:	4805      	ldr	r0, [pc, #20]	@ (8008a6c <fiprintf+0x20>)
 8008a56:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a5a:	6800      	ldr	r0, [r0, #0]
 8008a5c:	9301      	str	r3, [sp, #4]
 8008a5e:	f7ff fcf3 	bl	8008448 <_vfiprintf_r>
 8008a62:	b002      	add	sp, #8
 8008a64:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a68:	b003      	add	sp, #12
 8008a6a:	4770      	bx	lr
 8008a6c:	2000001c 	.word	0x2000001c

08008a70 <__swhatbuf_r>:
 8008a70:	b570      	push	{r4, r5, r6, lr}
 8008a72:	460c      	mov	r4, r1
 8008a74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a78:	2900      	cmp	r1, #0
 8008a7a:	b096      	sub	sp, #88	@ 0x58
 8008a7c:	4615      	mov	r5, r2
 8008a7e:	461e      	mov	r6, r3
 8008a80:	da0d      	bge.n	8008a9e <__swhatbuf_r+0x2e>
 8008a82:	89a3      	ldrh	r3, [r4, #12]
 8008a84:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008a88:	f04f 0100 	mov.w	r1, #0
 8008a8c:	bf14      	ite	ne
 8008a8e:	2340      	movne	r3, #64	@ 0x40
 8008a90:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008a94:	2000      	movs	r0, #0
 8008a96:	6031      	str	r1, [r6, #0]
 8008a98:	602b      	str	r3, [r5, #0]
 8008a9a:	b016      	add	sp, #88	@ 0x58
 8008a9c:	bd70      	pop	{r4, r5, r6, pc}
 8008a9e:	466a      	mov	r2, sp
 8008aa0:	f000 f848 	bl	8008b34 <_fstat_r>
 8008aa4:	2800      	cmp	r0, #0
 8008aa6:	dbec      	blt.n	8008a82 <__swhatbuf_r+0x12>
 8008aa8:	9901      	ldr	r1, [sp, #4]
 8008aaa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008aae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008ab2:	4259      	negs	r1, r3
 8008ab4:	4159      	adcs	r1, r3
 8008ab6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008aba:	e7eb      	b.n	8008a94 <__swhatbuf_r+0x24>

08008abc <__smakebuf_r>:
 8008abc:	898b      	ldrh	r3, [r1, #12]
 8008abe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ac0:	079d      	lsls	r5, r3, #30
 8008ac2:	4606      	mov	r6, r0
 8008ac4:	460c      	mov	r4, r1
 8008ac6:	d507      	bpl.n	8008ad8 <__smakebuf_r+0x1c>
 8008ac8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008acc:	6023      	str	r3, [r4, #0]
 8008ace:	6123      	str	r3, [r4, #16]
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	6163      	str	r3, [r4, #20]
 8008ad4:	b003      	add	sp, #12
 8008ad6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ad8:	ab01      	add	r3, sp, #4
 8008ada:	466a      	mov	r2, sp
 8008adc:	f7ff ffc8 	bl	8008a70 <__swhatbuf_r>
 8008ae0:	9f00      	ldr	r7, [sp, #0]
 8008ae2:	4605      	mov	r5, r0
 8008ae4:	4639      	mov	r1, r7
 8008ae6:	4630      	mov	r0, r6
 8008ae8:	f7fe ff26 	bl	8007938 <_malloc_r>
 8008aec:	b948      	cbnz	r0, 8008b02 <__smakebuf_r+0x46>
 8008aee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008af2:	059a      	lsls	r2, r3, #22
 8008af4:	d4ee      	bmi.n	8008ad4 <__smakebuf_r+0x18>
 8008af6:	f023 0303 	bic.w	r3, r3, #3
 8008afa:	f043 0302 	orr.w	r3, r3, #2
 8008afe:	81a3      	strh	r3, [r4, #12]
 8008b00:	e7e2      	b.n	8008ac8 <__smakebuf_r+0xc>
 8008b02:	89a3      	ldrh	r3, [r4, #12]
 8008b04:	6020      	str	r0, [r4, #0]
 8008b06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b0a:	81a3      	strh	r3, [r4, #12]
 8008b0c:	9b01      	ldr	r3, [sp, #4]
 8008b0e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008b12:	b15b      	cbz	r3, 8008b2c <__smakebuf_r+0x70>
 8008b14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b18:	4630      	mov	r0, r6
 8008b1a:	f000 f81d 	bl	8008b58 <_isatty_r>
 8008b1e:	b128      	cbz	r0, 8008b2c <__smakebuf_r+0x70>
 8008b20:	89a3      	ldrh	r3, [r4, #12]
 8008b22:	f023 0303 	bic.w	r3, r3, #3
 8008b26:	f043 0301 	orr.w	r3, r3, #1
 8008b2a:	81a3      	strh	r3, [r4, #12]
 8008b2c:	89a3      	ldrh	r3, [r4, #12]
 8008b2e:	431d      	orrs	r5, r3
 8008b30:	81a5      	strh	r5, [r4, #12]
 8008b32:	e7cf      	b.n	8008ad4 <__smakebuf_r+0x18>

08008b34 <_fstat_r>:
 8008b34:	b538      	push	{r3, r4, r5, lr}
 8008b36:	4d07      	ldr	r5, [pc, #28]	@ (8008b54 <_fstat_r+0x20>)
 8008b38:	2300      	movs	r3, #0
 8008b3a:	4604      	mov	r4, r0
 8008b3c:	4608      	mov	r0, r1
 8008b3e:	4611      	mov	r1, r2
 8008b40:	602b      	str	r3, [r5, #0]
 8008b42:	f7f8 fd07 	bl	8001554 <_fstat>
 8008b46:	1c43      	adds	r3, r0, #1
 8008b48:	d102      	bne.n	8008b50 <_fstat_r+0x1c>
 8008b4a:	682b      	ldr	r3, [r5, #0]
 8008b4c:	b103      	cbz	r3, 8008b50 <_fstat_r+0x1c>
 8008b4e:	6023      	str	r3, [r4, #0]
 8008b50:	bd38      	pop	{r3, r4, r5, pc}
 8008b52:	bf00      	nop
 8008b54:	20004d88 	.word	0x20004d88

08008b58 <_isatty_r>:
 8008b58:	b538      	push	{r3, r4, r5, lr}
 8008b5a:	4d06      	ldr	r5, [pc, #24]	@ (8008b74 <_isatty_r+0x1c>)
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	4604      	mov	r4, r0
 8008b60:	4608      	mov	r0, r1
 8008b62:	602b      	str	r3, [r5, #0]
 8008b64:	f7f8 fd06 	bl	8001574 <_isatty>
 8008b68:	1c43      	adds	r3, r0, #1
 8008b6a:	d102      	bne.n	8008b72 <_isatty_r+0x1a>
 8008b6c:	682b      	ldr	r3, [r5, #0]
 8008b6e:	b103      	cbz	r3, 8008b72 <_isatty_r+0x1a>
 8008b70:	6023      	str	r3, [r4, #0]
 8008b72:	bd38      	pop	{r3, r4, r5, pc}
 8008b74:	20004d88 	.word	0x20004d88

08008b78 <abort>:
 8008b78:	b508      	push	{r3, lr}
 8008b7a:	2006      	movs	r0, #6
 8008b7c:	f000 f834 	bl	8008be8 <raise>
 8008b80:	2001      	movs	r0, #1
 8008b82:	f7f8 fc97 	bl	80014b4 <_exit>

08008b86 <_malloc_usable_size_r>:
 8008b86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b8a:	1f18      	subs	r0, r3, #4
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	bfbc      	itt	lt
 8008b90:	580b      	ldrlt	r3, [r1, r0]
 8008b92:	18c0      	addlt	r0, r0, r3
 8008b94:	4770      	bx	lr

08008b96 <_raise_r>:
 8008b96:	291f      	cmp	r1, #31
 8008b98:	b538      	push	{r3, r4, r5, lr}
 8008b9a:	4605      	mov	r5, r0
 8008b9c:	460c      	mov	r4, r1
 8008b9e:	d904      	bls.n	8008baa <_raise_r+0x14>
 8008ba0:	2316      	movs	r3, #22
 8008ba2:	6003      	str	r3, [r0, #0]
 8008ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ba8:	bd38      	pop	{r3, r4, r5, pc}
 8008baa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008bac:	b112      	cbz	r2, 8008bb4 <_raise_r+0x1e>
 8008bae:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008bb2:	b94b      	cbnz	r3, 8008bc8 <_raise_r+0x32>
 8008bb4:	4628      	mov	r0, r5
 8008bb6:	f000 f831 	bl	8008c1c <_getpid_r>
 8008bba:	4622      	mov	r2, r4
 8008bbc:	4601      	mov	r1, r0
 8008bbe:	4628      	mov	r0, r5
 8008bc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bc4:	f000 b818 	b.w	8008bf8 <_kill_r>
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	d00a      	beq.n	8008be2 <_raise_r+0x4c>
 8008bcc:	1c59      	adds	r1, r3, #1
 8008bce:	d103      	bne.n	8008bd8 <_raise_r+0x42>
 8008bd0:	2316      	movs	r3, #22
 8008bd2:	6003      	str	r3, [r0, #0]
 8008bd4:	2001      	movs	r0, #1
 8008bd6:	e7e7      	b.n	8008ba8 <_raise_r+0x12>
 8008bd8:	2100      	movs	r1, #0
 8008bda:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008bde:	4620      	mov	r0, r4
 8008be0:	4798      	blx	r3
 8008be2:	2000      	movs	r0, #0
 8008be4:	e7e0      	b.n	8008ba8 <_raise_r+0x12>
	...

08008be8 <raise>:
 8008be8:	4b02      	ldr	r3, [pc, #8]	@ (8008bf4 <raise+0xc>)
 8008bea:	4601      	mov	r1, r0
 8008bec:	6818      	ldr	r0, [r3, #0]
 8008bee:	f7ff bfd2 	b.w	8008b96 <_raise_r>
 8008bf2:	bf00      	nop
 8008bf4:	2000001c 	.word	0x2000001c

08008bf8 <_kill_r>:
 8008bf8:	b538      	push	{r3, r4, r5, lr}
 8008bfa:	4d07      	ldr	r5, [pc, #28]	@ (8008c18 <_kill_r+0x20>)
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	4604      	mov	r4, r0
 8008c00:	4608      	mov	r0, r1
 8008c02:	4611      	mov	r1, r2
 8008c04:	602b      	str	r3, [r5, #0]
 8008c06:	f7f8 fc45 	bl	8001494 <_kill>
 8008c0a:	1c43      	adds	r3, r0, #1
 8008c0c:	d102      	bne.n	8008c14 <_kill_r+0x1c>
 8008c0e:	682b      	ldr	r3, [r5, #0]
 8008c10:	b103      	cbz	r3, 8008c14 <_kill_r+0x1c>
 8008c12:	6023      	str	r3, [r4, #0]
 8008c14:	bd38      	pop	{r3, r4, r5, pc}
 8008c16:	bf00      	nop
 8008c18:	20004d88 	.word	0x20004d88

08008c1c <_getpid_r>:
 8008c1c:	f7f8 bc32 	b.w	8001484 <_getpid>

08008c20 <_init>:
 8008c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c22:	bf00      	nop
 8008c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c26:	bc08      	pop	{r3}
 8008c28:	469e      	mov	lr, r3
 8008c2a:	4770      	bx	lr

08008c2c <_fini>:
 8008c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c2e:	bf00      	nop
 8008c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c32:	bc08      	pop	{r3}
 8008c34:	469e      	mov	lr, r3
 8008c36:	4770      	bx	lr
