{"vcs1":{"timestamp_begin":1686127137.210998365, "rt":0.80, "ut":0.38, "st":0.04}}
{"vcselab":{"timestamp_begin":1686127138.042058172, "rt":0.59, "ut":0.21, "st":0.01}}
{"link":{"timestamp_begin":1686127138.653938028, "rt":0.13, "ut":0.10, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1686127136.958480665}
{"VCS_COMP_START_TIME": 1686127136.958480665}
{"VCS_COMP_END_TIME": 1686127141.080832299}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv LASER_syn.v +define+USECOLOR+SDF +access+r +vcs+fsdbon +fsdb+mda +fsdbfile+LASER.fsdb -v /cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +maxdelays"}
{"vcs1": {"peak_mem": 21185}}
{"stitch_vcselab": {"peak_mem": 21227}}
