<stg><name>decision_function.4</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop_ifconv:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:1 %p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read22"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:2 %p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read11"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:3 %comparison = icmp_slt  i32 %p_read11, i32 100962

]]></Node>
<StgValue><ssdm name="comparison"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:4 %comparison_18 = icmp_slt  i32 %p_read11, i32 4294922304

]]></Node>
<StgValue><ssdm name="comparison_18"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:5 %comparison_19 = icmp_slt  i32 %p_read11, i32 4294862238

]]></Node>
<StgValue><ssdm name="comparison_19"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:6 %comparison_17 = icmp_slt  i32 %p_read22, i32 128421

]]></Node>
<StgValue><ssdm name="comparison_17"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:7 %activation = xor i1 %comparison, i1 1

]]></Node>
<StgValue><ssdm name="activation"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:8 %xor_ln195 = xor i1 %comparison_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln195"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:9 %activation_26 = and i1 %comparison, i1 %xor_ln195

]]></Node>
<StgValue><ssdm name="activation_26"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:10 %xor_ln195_1 = xor i1 %comparison_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln195_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:11 %activation_30 = and i1 %comparison_18, i1 %xor_ln195_1

]]></Node>
<StgValue><ssdm name="activation_30"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:12 %activation_31 = and i1 %comparison_17, i1 %activation_26

]]></Node>
<StgValue><ssdm name="activation_31"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:13 %or_ln208 = or i1 %comparison_19, i1 %activation

]]></Node>
<StgValue><ssdm name="or_ln208"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208" val="1"/>
<literal name="or_ln208_6" val="1"/>
<literal name="or_ln208_7" val="1"/>
<literal name="or_ln208_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="1">
<![CDATA[
arrayctor.loop_ifconv:14 %zext_ln208 = zext i1 %comparison

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:15 %or_ln208_6 = or i1 %or_ln208, i1 %activation_30

]]></Node>
<StgValue><ssdm name="or_ln208_6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_6" val="1"/>
<literal name="or_ln208_7" val="1"/>
<literal name="or_ln208_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop_ifconv:16 %select_ln208 = select i1 %or_ln208, i2 %zext_ln208, i2 2

]]></Node>
<StgValue><ssdm name="select_ln208"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:17 %or_ln208_7 = or i1 %or_ln208_6, i1 %activation_31

]]></Node>
<StgValue><ssdm name="or_ln208_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_7" val="1"/>
<literal name="or_ln208_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop_ifconv:18 %select_ln208_7 = select i1 %or_ln208_6, i2 %select_ln208, i2 3

]]></Node>
<StgValue><ssdm name="select_ln208_7"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_7" val="1"/>
<literal name="or_ln208_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="2">
<![CDATA[
arrayctor.loop_ifconv:19 %zext_ln208_3 = zext i2 %select_ln208_7

]]></Node>
<StgValue><ssdm name="zext_ln208_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:20 %or_ln208_8 = or i1 %or_ln208_6, i1 %activation_26

]]></Node>
<StgValue><ssdm name="or_ln208_8"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop_ifconv:21 %select_ln208_8 = select i1 %or_ln208_7, i3 %zext_ln208_3, i3 4

]]></Node>
<StgValue><ssdm name="select_ln208_8"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
arrayctor.loop_ifconv:22 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 95469, i32 91974, i32 20121, i32 4294942051, i32 129639, i3 %select_ln208_8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop_ifconv:23 %select_ln208_9 = select i1 %or_ln208_8, i32 %tmp, i32 0

]]></Node>
<StgValue><ssdm name="select_ln208_9"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32">
<![CDATA[
arrayctor.loop_ifconv:24 %ret_ln213 = ret i32 %select_ln208_9

]]></Node>
<StgValue><ssdm name="ret_ln213"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
