Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.0.97.3

Sun Dec 13 00:51:32 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt rgb_blinky_rgb_blinky_imp.twr rgb_blinky_rgb_blinky_imp.udb -gui

-----------------------------------------
Design:          rgb_blink
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
Performance Hardware Data Status:   Advanced       Version 1.0 
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock int_osc
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 85

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          22.033 ns |         45.386 MHz 
u_HSOSC.osc_inst/CLKHF (MPW)            |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 45.4354%

3.1.2  Timing Errors
---------------------
Timing Errors: 9 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 6.667 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
secured_pin_0_524_17                     |   -1.201 ns 
secured_pin_0_524_15                     |   -1.069 ns 
secured_pin_0_525_17                     |   -0.923 ns 
secured_pin_0_522_47                     |   -0.814 ns 
secured_pin_0_525_15                     |   -0.791 ns 
secured_pin_0_524_14                     |   -0.685 ns 
secured_pin_0_522_46                     |   -0.430 ns 
secured_pin_0_525_14                     |   -0.407 ns 
secured_pin_0_522_49                     |   -0.350 ns 
secured_pin_0_524_16                     |    0.308 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           9 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
secured_pin_0_524_44                     |    1.430 ns 
secured_pin_0_524_40                     |    1.430 ns 
secured_pin_0_523_53                     |    1.430 ns 
secured_pin_0_523_52                     |    1.430 ns 
secured_pin_0_523_51                     |    1.430 ns 
secured_pin_0_523_50                     |    1.430 ns 
secured_pin_0_523_49                     |    1.430 ns 
secured_pin_0_523_48                     |    1.430 ns 
secured_pin_0_523_45                     |    1.430 ns 
secured_pin_0_523_44                     |    1.430 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
secured_pin_0_148_15                    |          No required time
secured_pin_0_148_16                    |          No required time
secured_pin_0_149_15                    |          No required time
secured_pin_0_149_16                    |          No required time
secured_pin_0_150_15                    |          No required time
secured_pin_0_150_16                    |          No required time
secured_pin_0_151_15                    |          No required time
secured_pin_0_151_16                    |          No required time
secured_pin_0_152_15                    |          No required time
secured_pin_0_152_16                    |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        33
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
secured_pin_0_91_1                      |           No arrival time
secured_pin_0_92_1                      |           No arrival time
secured_pin_0_93_0                      |           No arrival time
secured_pin_0_93_1                      |           No arrival time
secured_pin_0_94_0                      |           No arrival time
secured_pin_0_94_1                      |           No arrival time
secured_pin_0_95_1                      |           No arrival time
secured_pin_0_96_0                      |           No arrival time
secured_pin_0_96_1                      |           No arrival time
secured_pin_0_97_0                      |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        79
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 4 Start or End Points      |           Type           
-------------------------------------------------------------------
JTAG_TDO                                |                    output
led_green                               |                    output
led_blue                                |                    output
led_red                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         4
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
secured_instance_0_10                   |                  No Clock
secured_instance_0_12                   |                  No Clock
secured_instance_0_11                   |                  No Clock
secured_instance_0_13                   |                  No Clock
secured_instance_0_14                   |                  No Clock
secured_instance_0_61                   |                  No Clock
secured_instance_0_62                   |                  No Clock
secured_instance_0_63                   |                  No Clock
secured_instance_0_64                   |                  No Clock
secured_instance_0_66                   |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                      1525
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_89_16  (SLICE_R12C23B)
Path End         : secured_pin_0_524_17  (EBR_EBR_R7C24)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 83.2% (route), 16.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -1.200 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      5.510         5.510  1       



secured_pin_0_89_12->secured_pin_0_89_16  SLICE_R12C23B   CLK_TO_Q1_DELAY  1.391         6.901  5       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trig_cntr_fast[2]
                                                          NET DELAY        3.470        10.371  1       
secured_pin_0_270_2->secured_pin_0_270_18
                                          SLICE_R17C25A   D1_TO_F1_DELAY   0.450        10.821  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.g0_4_a5_0_1
                                                          NET DELAY        2.437        13.258  1       
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_18_x1/C->rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_18_x1/Z
                                          SLICE_R16C26C   C0_TO_F0_DELAY   0.450        13.708  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/g0_18_x1
                                                          NET DELAY        2.490        16.198  1       
secured_pin_0_270_8->secured_pin_0_270_17
                                          SLICE_R17C25A   B0_TO_F0_DELAY   0.450        16.648  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.tm_wr_addr_i_o3_0[4]
                                                          NET DELAY        2.172        18.820  1       
secured_pin_0_321_6->secured_pin_0_321_17
                                          SLICE_R17C25B   D0_TO_F0_DELAY   0.450        19.270  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.N_10_i_1_0
                                                          NET DELAY        2.768        22.038  1       
secured_pin_0_319_6->secured_pin_0_319_17
                                          SLICE_R16C23C   D0_TO_F0_DELAY   0.450        22.488  3       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/N_10_i ( WADDR4 )
                                                          NET DELAY        4.675        27.163  1       


                                                             CONSTRAINT     0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.381        25.962  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.962  
Arrival Time                                                                            -27.162  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -1.200  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_98_16  (SLICE_R15C22A)
Path End         : secured_pin_0_524_15  (EBR_EBR_R7C24)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 83.1% (route), 16.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -1.068 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      5.510         5.510  1       



secured_pin_0_98_12->secured_pin_0_98_16  SLICE_R15C22A   CLK_TO_Q1_DELAY  1.391         6.901  11      
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trig_enbl_2_rep1
                                                          NET DELAY        3.218        10.119  1       
secured_pin_0_328_9->secured_pin_0_328_17
                                          SLICE_R12C22A   A0_TO_F0_DELAY   0.450        10.569  8       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_171
                                                          NET DELAY        3.285        13.854  1       
secured_pin_0_320_6->secured_pin_0_320_17
                                          SLICE_R15C24D   D0_TO_F0_DELAY   0.450        14.304  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.tm_wr_addr_i_o2_0_0[5]
                                                          NET DELAY        2.172        16.476  1       
secured_pin_0_351_2->secured_pin_0_351_18
                                          SLICE_R16C24B   D1_TO_F1_DELAY   0.450        16.926  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.g0_0_0
                                                          NET DELAY        2.490        19.416  1       
secured_pin_0_315_4->secured_pin_0_315_18
                                          SLICE_R16C25B   B1_TO_F1_DELAY   0.450        19.866  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.g0_0_2
                                                          NET DELAY        2.556        22.422  1       
secured_pin_0_354_5->secured_pin_0_354_18
                                          SLICE_R15C26B   A1_TO_F1_DELAY   0.450        22.872  3       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/N_14_i ( WADDR6 )
                                                          NET DELAY        4.159        27.031  1       


                                                             CONSTRAINT     0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.381        25.962  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.962  
Arrival Time                                                                            -27.030  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -1.068  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_89_16  (SLICE_R12C23B)
Path End         : secured_pin_0_525_17  (EBR_EBR_R7C26)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.922 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      5.510         5.510  1       



secured_pin_0_89_12->secured_pin_0_89_16  SLICE_R12C23B   CLK_TO_Q1_DELAY  1.391         6.901  5       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trig_cntr_fast[2]
                                                          NET DELAY        3.470        10.371  1       
secured_pin_0_270_2->secured_pin_0_270_18
                                          SLICE_R17C25A   D1_TO_F1_DELAY   0.450        10.821  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.g0_4_a5_0_1
                                                          NET DELAY        2.437        13.258  1       
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_18_x1/C->rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_18_x1/Z
                                          SLICE_R16C26C   C0_TO_F0_DELAY   0.450        13.708  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/g0_18_x1
                                                          NET DELAY        2.490        16.198  1       
secured_pin_0_270_8->secured_pin_0_270_17
                                          SLICE_R17C25A   B0_TO_F0_DELAY   0.450        16.648  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.tm_wr_addr_i_o3_0[4]
                                                          NET DELAY        2.172        18.820  1       
secured_pin_0_321_6->secured_pin_0_321_17
                                          SLICE_R17C25B   D0_TO_F0_DELAY   0.450        19.270  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.N_10_i_1_0
                                                          NET DELAY        2.768        22.038  1       
secured_pin_0_319_6->secured_pin_0_319_17
                                          SLICE_R16C23C   D0_TO_F0_DELAY   0.450        22.488  3       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/N_10_i ( WADDR4 )
                                                          NET DELAY        4.397        26.885  1       


                                                             CONSTRAINT     0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.381        25.962  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.962  
Arrival Time                                                                            -26.884  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -0.922  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_98_16  (SLICE_R15C22A)
Path End         : secured_pin_0_522_47  (EBR_EBR_R7C22)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 82.9% (route), 17.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.813 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      5.510         5.510  1       



secured_pin_0_98_12->secured_pin_0_98_16  SLICE_R15C22A   CLK_TO_Q1_DELAY  1.391         6.901  11      
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trig_enbl_2_rep1
                                                          NET DELAY        3.218        10.119  1       
secured_pin_0_328_9->secured_pin_0_328_17
                                          SLICE_R12C22A   A0_TO_F0_DELAY   0.450        10.569  8       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_171
                                                          NET DELAY        3.285        13.854  1       
secured_pin_0_320_6->secured_pin_0_320_17
                                          SLICE_R15C24D   D0_TO_F0_DELAY   0.450        14.304  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.tm_wr_addr_i_o2_0_0[5]
                                                          NET DELAY        2.172        16.476  1       
secured_pin_0_351_2->secured_pin_0_351_18
                                          SLICE_R16C24B   D1_TO_F1_DELAY   0.450        16.926  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.g0_0_0
                                                          NET DELAY        2.490        19.416  1       
secured_pin_0_315_4->secured_pin_0_315_18
                                          SLICE_R16C25B   B1_TO_F1_DELAY   0.450        19.866  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.g0_0_2
                                                          NET DELAY        2.556        22.422  1       
secured_pin_0_354_5->secured_pin_0_354_18
                                          SLICE_R15C26B   A1_TO_F1_DELAY   0.450        22.872  3       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/N_14_i ( WDATA6 )
                                                          NET DELAY        3.881        26.753  1       


                                                             CONSTRAINT     0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.404        25.939  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.939  
Arrival Time                                                                            -26.752  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -0.813  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_98_16  (SLICE_R15C22A)
Path End         : secured_pin_0_525_15  (EBR_EBR_R7C26)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 82.9% (route), 17.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.790 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      5.510         5.510  1       



secured_pin_0_98_12->secured_pin_0_98_16  SLICE_R15C22A   CLK_TO_Q1_DELAY  1.391         6.901  11      
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trig_enbl_2_rep1
                                                          NET DELAY        3.218        10.119  1       
secured_pin_0_328_9->secured_pin_0_328_17
                                          SLICE_R12C22A   A0_TO_F0_DELAY   0.450        10.569  8       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_171
                                                          NET DELAY        3.285        13.854  1       
secured_pin_0_320_6->secured_pin_0_320_17
                                          SLICE_R15C24D   D0_TO_F0_DELAY   0.450        14.304  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.tm_wr_addr_i_o2_0_0[5]
                                                          NET DELAY        2.172        16.476  1       
secured_pin_0_351_2->secured_pin_0_351_18
                                          SLICE_R16C24B   D1_TO_F1_DELAY   0.450        16.926  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.g0_0_0
                                                          NET DELAY        2.490        19.416  1       
secured_pin_0_315_4->secured_pin_0_315_18
                                          SLICE_R16C25B   B1_TO_F1_DELAY   0.450        19.866  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.g0_0_2
                                                          NET DELAY        2.556        22.422  1       
secured_pin_0_354_5->secured_pin_0_354_18
                                          SLICE_R15C26B   A1_TO_F1_DELAY   0.450        22.872  3       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/N_14_i ( WADDR6 )
                                                          NET DELAY        3.881        26.753  1       


                                                             CONSTRAINT     0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.381        25.962  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.962  
Arrival Time                                                                            -26.752  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -0.790  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_92_15  (SLICE_R15C23D)
Path End         : secured_pin_0_524_14  (EBR_EBR_R7C24)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 7
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.684 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      5.510         5.510  1       



secured_pin_0_92_12->secured_pin_0_92_15  SLICE_R15C23D   CLK_TO_Q0_DELAY  1.391         6.901  9       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trig_enbl_4_rep1
                                                          NET DELAY        3.271        10.172  1       
secured_pin_0_310_8->secured_pin_0_310_17
                                          SLICE_R12C25A   B0_TO_F0_DELAY   0.477        10.649  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_178
                                                          NET DELAY        0.305        10.954  1       
secured_pin_0_310_3->secured_pin_0_310_18
                                          SLICE_R12C25A   C1_TO_F1_DELAY   0.450        11.404  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/tm_wr_addr_cntr_RNIV9D62[7]
                                                          NET DELAY        2.172        13.576  1       
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tm_wr_addr_cntr_RNI229H2[7]/C->rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tm_wr_addr_cntr_RNI229H2[7]/Z
                                          SLICE_R11C25C   D0_TO_F0_DELAY   0.450        14.026  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/g0_7_0_1
                                                          NET DELAY        2.172        16.198  1       
secured_pin_0_340_2->secured_pin_0_340_18
                                          SLICE_R12C25B   D1_TO_F1_DELAY   0.450        16.648  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/g0_7_0
                                                          NET DELAY        2.768        19.416  1       
secured_pin_0_339_2->secured_pin_0_339_18
                                          SLICE_R12C26B   D1_TO_F1_DELAY   0.450        19.866  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/g0_i_4
                                                          NET DELAY        2.172        22.038  1       
secured_pin_0_324_2->secured_pin_0_324_18
                                          SLICE_R12C26C   D1_TO_F1_DELAY   0.450        22.488  3       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/N_16_i ( WADDR7 )
                                                          NET DELAY        4.159        26.647  1       


                                                             CONSTRAINT     0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.381        25.962  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.962  
Arrival Time                                                                            -26.646  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -0.684  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_92_15  (SLICE_R15C23D)
Path End         : secured_pin_0_522_46  (EBR_EBR_R7C22)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 7
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.429 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      5.510         5.510  1       



secured_pin_0_92_12->secured_pin_0_92_15  SLICE_R15C23D   CLK_TO_Q0_DELAY  1.391         6.901  9       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trig_enbl_4_rep1
                                                          NET DELAY        3.271        10.172  1       
secured_pin_0_310_8->secured_pin_0_310_17
                                          SLICE_R12C25A   B0_TO_F0_DELAY   0.477        10.649  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_178
                                                          NET DELAY        0.305        10.954  1       
secured_pin_0_310_3->secured_pin_0_310_18
                                          SLICE_R12C25A   C1_TO_F1_DELAY   0.450        11.404  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/tm_wr_addr_cntr_RNIV9D62[7]
                                                          NET DELAY        2.172        13.576  1       
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tm_wr_addr_cntr_RNI229H2[7]/C->rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tm_wr_addr_cntr_RNI229H2[7]/Z
                                          SLICE_R11C25C   D0_TO_F0_DELAY   0.450        14.026  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/g0_7_0_1
                                                          NET DELAY        2.172        16.198  1       
secured_pin_0_340_2->secured_pin_0_340_18
                                          SLICE_R12C25B   D1_TO_F1_DELAY   0.450        16.648  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/g0_7_0
                                                          NET DELAY        2.768        19.416  1       
secured_pin_0_339_2->secured_pin_0_339_18
                                          SLICE_R12C26B   D1_TO_F1_DELAY   0.450        19.866  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/g0_i_4
                                                          NET DELAY        2.172        22.038  1       
secured_pin_0_324_2->secured_pin_0_324_18
                                          SLICE_R12C26C   D1_TO_F1_DELAY   0.450        22.488  3       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/N_16_i ( WDATA7 )
                                                          NET DELAY        3.881        26.369  1       


                                                             CONSTRAINT     0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.404        25.939  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.939  
Arrival Time                                                                            -26.368  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -0.429  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_92_15  (SLICE_R15C23D)
Path End         : secured_pin_0_525_14  (EBR_EBR_R7C26)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 7
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.406 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      5.510         5.510  1       



secured_pin_0_92_12->secured_pin_0_92_15  SLICE_R15C23D   CLK_TO_Q0_DELAY  1.391         6.901  9       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trig_enbl_4_rep1
                                                          NET DELAY        3.271        10.172  1       
secured_pin_0_310_8->secured_pin_0_310_17
                                          SLICE_R12C25A   B0_TO_F0_DELAY   0.477        10.649  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_178
                                                          NET DELAY        0.305        10.954  1       
secured_pin_0_310_3->secured_pin_0_310_18
                                          SLICE_R12C25A   C1_TO_F1_DELAY   0.450        11.404  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/tm_wr_addr_cntr_RNIV9D62[7]
                                                          NET DELAY        2.172        13.576  1       
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tm_wr_addr_cntr_RNI229H2[7]/C->rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tm_wr_addr_cntr_RNI229H2[7]/Z
                                          SLICE_R11C25C   D0_TO_F0_DELAY   0.450        14.026  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/g0_7_0_1
                                                          NET DELAY        2.172        16.198  1       
secured_pin_0_340_2->secured_pin_0_340_18
                                          SLICE_R12C25B   D1_TO_F1_DELAY   0.450        16.648  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/g0_7_0
                                                          NET DELAY        2.768        19.416  1       
secured_pin_0_339_2->secured_pin_0_339_18
                                          SLICE_R12C26B   D1_TO_F1_DELAY   0.450        19.866  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/g0_i_4
                                                          NET DELAY        2.172        22.038  1       
secured_pin_0_324_2->secured_pin_0_324_18
                                          SLICE_R12C26C   D1_TO_F1_DELAY   0.450        22.488  3       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/N_16_i ( WADDR7 )
                                                          NET DELAY        3.881        26.369  1       


                                                             CONSTRAINT     0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.381        25.962  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.962  
Arrival Time                                                                            -26.368  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -0.406  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_89_16  (SLICE_R12C23B)
Path End         : secured_pin_0_522_49  (EBR_EBR_R7C22)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 82.5% (route), 17.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.349 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      5.510         5.510  1       



secured_pin_0_89_12->secured_pin_0_89_16  SLICE_R12C23B   CLK_TO_Q1_DELAY  1.391         6.901  5       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trig_cntr_fast[2]
                                                          NET DELAY        3.470        10.371  1       
secured_pin_0_270_2->secured_pin_0_270_18
                                          SLICE_R17C25A   D1_TO_F1_DELAY   0.450        10.821  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.g0_4_a5_0_1
                                                          NET DELAY        2.437        13.258  1       
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_18_x1/C->rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_18_x1/Z
                                          SLICE_R16C26C   C0_TO_F0_DELAY   0.450        13.708  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/g0_18_x1
                                                          NET DELAY        2.490        16.198  1       
secured_pin_0_270_8->secured_pin_0_270_17
                                          SLICE_R17C25A   B0_TO_F0_DELAY   0.450        16.648  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.tm_wr_addr_i_o3_0[4]
                                                          NET DELAY        2.172        18.820  1       
secured_pin_0_321_6->secured_pin_0_321_17
                                          SLICE_R17C25B   D0_TO_F0_DELAY   0.450        19.270  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.N_10_i_1_0
                                                          NET DELAY        2.768        22.038  1       
secured_pin_0_319_6->secured_pin_0_319_17
                                          SLICE_R16C23C   D0_TO_F0_DELAY   0.450        22.488  3       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/N_10_i ( WDATA4 )
                                                          NET DELAY        3.801        26.289  1       


                                                             CONSTRAINT     0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.404        25.939  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.939  
Arrival Time                                                                            -26.288  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -0.349  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_97_15  (SLICE_R16C22B)
Path End         : secured_pin_0_524_16  (EBR_EBR_R7C24)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 84.2% (route), 15.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.308 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      5.510         5.510  1       



secured_pin_0_97_12->secured_pin_0_97_15  SLICE_R16C22B   CLK_TO_Q0_DELAY  1.391         6.901  8       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trig_enbl_fast[3]
                                                          NET DELAY        3.258        10.159  1       
secured_pin_0_314_5->secured_pin_0_314_18
                                          SLICE_R14C25C   A1_TO_F1_DELAY   0.450        10.609  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_475
                                                          NET DELAY        3.682        14.291  1       
secured_pin_0_329_4->secured_pin_0_329_18
                                          SLICE_R15C22B   B1_TO_F1_DELAY   0.450        14.741  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/g1_0_N_5L7
                                                          NET DELAY        2.768        17.509  1       
secured_pin_0_331_2->secured_pin_0_331_18
                                          SLICE_R14C22B   D1_TO_F1_DELAY   0.450        17.959  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/N_19_i_1.g1
                                                          NET DELAY        3.086        21.045  1       
secured_pin_0_335_4->secured_pin_0_335_18
                                          SLICE_R14C24C   B1_TO_F1_DELAY   0.450        21.495  3       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/N_12_i ( WADDR5 )
                                                          NET DELAY        4.159        25.654  1       


                                                             CONSTRAINT     0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.381        25.962  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.962  
Arrival Time                                                                            -25.653  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      0.308  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_130_16  (SLICE_R6C24D)
Path End         : secured_pin_0_524_44  (EBR_EBR_R7C24)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.430 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      3.041         3.041  1       



secured_pin_0_130_12->secured_pin_0_130_16
                                          SLICE_R6C24D    CLK_TO_Q1_DELAY  0.768         3.809  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/tr_mem/trace_din_d[2] ( WDATA9 )
                                                          NET DELAY        0.702         4.511  1       


                                                             CONSTRAINT     0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.040         3.081  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.081  
Arrival Time                                                                              4.511  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.430  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_130_15  (SLICE_R6C24D)
Path End         : secured_pin_0_524_40  (EBR_EBR_R7C24)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.430 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      3.041         3.041  1       



secured_pin_0_130_12->secured_pin_0_130_15
                                          SLICE_R6C24D    CLK_TO_Q0_DELAY  0.768         3.809  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/tr_mem/trace_din_d[3] ( WDATA13 )
                                                          NET DELAY        0.702         4.511  1       


                                                             CONSTRAINT     0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.040         3.081  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.081  
Arrival Time                                                                              4.511  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.430  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_122_16  (SLICE_R6C21B)
Path End         : secured_pin_0_523_53  (EBR_EBR_R7C20)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.430 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      3.041         3.041  1       



secured_pin_0_122_12->secured_pin_0_122_16
                                          SLICE_R6C21B    CLK_TO_Q1_DELAY  0.768         3.809  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk2.tr_mem/pre_trig_cap_reg[0] ( WDATA0 )
                                                          NET DELAY        0.702         4.511  1       


                                                             CONSTRAINT     0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.040         3.081  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.081  
Arrival Time                                                                              4.511  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.430  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_122_15  (SLICE_R6C21B)
Path End         : secured_pin_0_523_52  (EBR_EBR_R7C20)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.430 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      3.041         3.041  1       



secured_pin_0_122_12->secured_pin_0_122_15
                                          SLICE_R6C21B    CLK_TO_Q0_DELAY  0.768         3.809  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk2.tr_mem/pre_trig_cap_reg[1] ( WDATA1 )
                                                          NET DELAY        0.702         4.511  1       


                                                             CONSTRAINT     0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.040         3.081  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.081  
Arrival Time                                                                              4.511  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.430  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_121_16  (SLICE_R6C20A)
Path End         : secured_pin_0_523_51  (EBR_EBR_R7C20)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.430 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      3.041         3.041  1       



secured_pin_0_121_12->secured_pin_0_121_16
                                          SLICE_R6C20A    CLK_TO_Q1_DELAY  0.768         3.809  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk2.tr_mem/pre_trig_cap_reg[2] ( WDATA2 )
                                                          NET DELAY        0.702         4.511  1       


                                                             CONSTRAINT     0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.040         3.081  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.081  
Arrival Time                                                                              4.511  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.430  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_121_15  (SLICE_R6C20A)
Path End         : secured_pin_0_523_50  (EBR_EBR_R7C20)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.430 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      3.041         3.041  1       



secured_pin_0_121_12->secured_pin_0_121_15
                                          SLICE_R6C20A    CLK_TO_Q0_DELAY  0.768         3.809  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk2.tr_mem/pre_trig_cap_reg[3] ( WDATA3 )
                                                          NET DELAY        0.702         4.511  1       


                                                             CONSTRAINT     0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.040         3.081  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.081  
Arrival Time                                                                              4.511  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.430  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_120_16  (SLICE_R6C21A)
Path End         : secured_pin_0_523_49  (EBR_EBR_R7C20)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.430 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      3.041         3.041  1       



secured_pin_0_120_12->secured_pin_0_120_16
                                          SLICE_R6C21A    CLK_TO_Q1_DELAY  0.768         3.809  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk2.tr_mem/pre_trig_cap_reg[4] ( WDATA4 )
                                                          NET DELAY        0.702         4.511  1       


                                                             CONSTRAINT     0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.040         3.081  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.081  
Arrival Time                                                                              4.511  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.430  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_120_15  (SLICE_R6C21A)
Path End         : secured_pin_0_523_48  (EBR_EBR_R7C20)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.430 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      3.041         3.041  1       



secured_pin_0_120_12->secured_pin_0_120_15
                                          SLICE_R6C21A    CLK_TO_Q0_DELAY  0.768         3.809  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk2.tr_mem/pre_trig_cap_reg[5] ( WDATA5 )
                                                          NET DELAY        0.702         4.511  1       


                                                             CONSTRAINT     0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.040         3.081  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.081  
Arrival Time                                                                              4.511  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.430  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_118_16  (SLICE_R6C20B)
Path End         : secured_pin_0_523_45  (EBR_EBR_R7C20)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.430 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      3.041         3.041  1       



secured_pin_0_118_12->secured_pin_0_118_16
                                          SLICE_R6C20B    CLK_TO_Q1_DELAY  0.768         3.809  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk2.tr_mem/pre_trig_cap_reg[8] ( WDATA8 )
                                                          NET DELAY        0.702         4.511  1       


                                                             CONSTRAINT     0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.040         3.081  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.081  
Arrival Time                                                                              4.511  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.430  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_118_15  (SLICE_R6C20B)
Path End         : secured_pin_0_523_44  (EBR_EBR_R7C20)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.430 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                             NET DELAY      3.041         3.041  1       



secured_pin_0_118_12->secured_pin_0_118_15
                                          SLICE_R6C20B    CLK_TO_Q0_DELAY  0.768         3.809  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk2.tr_mem/pre_trig_cap_reg[9] ( WDATA9 )
                                                          NET DELAY        0.702         4.511  1       


                                                             CONSTRAINT     0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  151     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                             NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.040         3.081  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.081  
Arrival Time                                                                              4.511  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.430  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

