//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sun Aug 17 12:44:34 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  ff_sdr_ready,
  ff_busy,
  w_register_write,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_valid,
  slot_data_dir_d,
  ff_valid_7,
  w_bus_write,
  w_iorq_rd,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input ff_sdr_ready;
input ff_busy;
input w_register_write;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_valid;
output slot_data_dir_d;
output ff_valid_7;
output w_bus_write;
output w_iorq_rd;
output [1:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire n258_3;
wire ff_valid_6;
wire ff_valid_8;
wire ff_valid_9;
wire w_iorq_wr_11;
wire w_iorq_rd_8;
wire w_active_7;
wire w_active;
wire n65_7;
wire n79_10;
wire ff_iorq_rd;
wire ff_active;
wire ff_iorq_wr;
wire ff_initial_busy;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire w_bus_ioreq;
wire ff_iorq_rd_10;
wire [7:2] w_bus_address_0;
wire VCC;
wire GND;
  LUT2 n258_s0 (
    .F(n258_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n258_s0.INIT=4'h4;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(w_bus_write),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h4;
  LUT2 ff_valid_s3 (
    .F(ff_valid_6),
    .I0(ff_valid_7),
    .I1(ff_active) 
);
defparam ff_valid_s3.INIT=4'hB;
  LUT4 ff_valid_s4 (
    .F(ff_valid_7),
    .I0(w_bus_address_0[6]),
    .I1(ff_valid_8),
    .I2(w_bus_address_0[7]),
    .I3(ff_valid_9) 
);
defparam ff_valid_s4.INIT=16'h4000;
  LUT3 ff_valid_s5 (
    .F(ff_valid_8),
    .I0(ff_busy),
    .I1(w_register_write),
    .I2(w_bus_ioreq) 
);
defparam ff_valid_s5.INIT=8'h10;
  LUT4 ff_valid_s6 (
    .F(ff_valid_9),
    .I0(w_bus_address_0[2]),
    .I1(w_bus_address_0[4]),
    .I2(w_bus_address_0[5]),
    .I3(w_bus_address_0[3]) 
);
defparam ff_valid_s6.INIT=16'h0100;
  LUT4 w_iorq_wr_s3 (
    .F(w_iorq_wr_11),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d),
    .I2(ff_iorq_wr_pre),
    .I3(ff_initial_busy) 
);
defparam w_iorq_wr_s3.INIT=16'hF011;
  LUT4 w_iorq_rd_s4 (
    .F(w_iorq_rd_8),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d),
    .I2(ff_iorq_rd_pre),
    .I3(ff_initial_busy) 
);
defparam w_iorq_rd_s4.INIT=16'hF011;
  LUT2 w_iorq_rd_s5 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s5.INIT=4'h1;
  LUT4 w_active_s2 (
    .F(w_active_7),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(ff_active),
    .I3(w_bus_ioreq) 
);
defparam w_active_s2.INIT=16'hFF0E;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n65_s2 (
    .F(n65_7),
    .I0(ff_iorq_rd),
    .I1(ff_iorq_wr),
    .I2(ff_active) 
);
defparam n65_s2.INIT=8'h0E;
  LUT4 n79_s4 (
    .F(n79_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(w_bus_write),
    .I3(ff_active) 
);
defparam n79_s4.INIT=16'hF0BB;
  DFFCE ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(clk85m),
    .CE(ff_iorq_rd_10),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address_0[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address_0[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address_0[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address_0[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address_0[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address_0[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(clk85m),
    .CE(ff_iorq_rd_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(GND),
    .CLK(clk85m),
    .CE(ff_sdr_ready),
    .PRESET(n36_6) 
);
  DFFCE ff_valid_s1 (
    .Q(w_bus_valid),
    .D(n65_7),
    .CLK(clk85m),
    .CE(ff_valid_6),
    .CLEAR(n36_6) 
);
defparam ff_valid_s1.INIT=1'b0;
  DFFC ff_iorq_wr_pre_s2 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_pre_s2.INIT=1'b0;
  DFFC ff_iorq_rd_pre_s2 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_pre_s2.INIT=1'b0;
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n79_10),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV ff_iorq_rd_s4 (
    .O(ff_iorq_rd_10),
    .I(ff_initial_busy) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  clk85m,
  n36_6,
  w_bus_write,
  w_cpu_vram_rdata_en,
  w_status_command_enable,
  n1477_5,
  n196_7,
  n1177_7,
  w_bus_valid,
  ff_valid_7,
  n1177_8,
  w_sprite_collision,
  ff_sprite_collision_9,
  n255_11,
  ff_display_color_7_9,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_screen_pos_y_0_1,
  w_screen_pos_y_1_1,
  w_screen_pos_y_2_1,
  w_screen_pos_y_8_1,
  w_screen_pos_y_9_1,
  w_screen_pos_y_Z,
  ff_half_count,
  w_screen_pos_x_Z,
  w_register_write,
  w_cpu_vram_valid,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  reg_vram_type,
  n893_4,
  ff_frame_interrupt_12,
  ff_busy,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input clk85m;
input n36_6;
input w_bus_write;
input w_cpu_vram_rdata_en;
input w_status_command_enable;
input n1477_5;
input n196_7;
input n1177_7;
input w_bus_valid;
input ff_valid_7;
input n1177_8;
input w_sprite_collision;
input ff_sprite_collision_9;
input n255_11;
input ff_display_color_7_9;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input w_screen_pos_y_0_1;
input w_screen_pos_y_1_1;
input w_screen_pos_y_2_1;
input w_screen_pos_y_8_1;
input w_screen_pos_y_9_1;
input [7:3] w_screen_pos_y_Z;
input [12:7] ff_half_count;
input [3:3] w_screen_pos_x_Z;
output w_register_write;
output w_cpu_vram_valid;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output reg_vram_type;
output n893_4;
output ff_frame_interrupt_12;
output ff_busy;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_g;
output [2:0] w_palette_b;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n882_28;
wire n882_29;
wire n1395_3;
wire n1403_4;
wire n233_3;
wire n234_3;
wire n235_3;
wire n236_3;
wire n237_3;
wire n238_3;
wire n239_3;
wire n240_3;
wire n241_3;
wire n242_3;
wire n243_3;
wire n244_3;
wire n245_3;
wire n246_3;
wire n1393_4;
wire n287_3;
wire n288_3;
wire n289_3;
wire n1542_3;
wire n1545_3;
wire n1552_3;
wire n1559_3;
wire n1562_3;
wire n1570_3;
wire n1576_3;
wire n1578_3;
wire n1586_3;
wire n1592_3;
wire n1600_3;
wire n1603_3;
wire n1615_3;
wire n1623_3;
wire n1634_3;
wire n1642_3;
wire n1650_3;
wire n1658_3;
wire n1663_3;
wire n1669_3;
wire n792_3;
wire n798_3;
wire n836_3;
wire n837_3;
wire n838_3;
wire n839_3;
wire n892_3;
wire n893_3;
wire n894_3;
wire n895_3;
wire n896_3;
wire n897_3;
wire n898_3;
wire n899_3;
wire n1452_4;
wire n1693_4;
wire n882_37;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_vram_valid_6;
wire ff_vram_address_inc_8;
wire ff_vram_address_13_6;
wire ff_vram_address_16_6;
wire ff_color_palette_valid_7;
wire ff_line_interrupt_8;
wire ff_frame_interrupt_8;
wire n957_7;
wire n941_7;
wire n125_9;
wire n882_39;
wire n900_6;
wire n186_5;
wire n233_4;
wire n234_4;
wire n235_4;
wire n236_4;
wire n237_4;
wire n238_4;
wire n241_4;
wire n244_4;
wire n287_5;
wire n288_4;
wire n289_4;
wire n1542_4;
wire n1559_4;
wire n1634_4;
wire n1658_4;
wire n792_4;
wire n836_4;
wire n837_4;
wire n892_4;
wire n893_5;
wire n894_4;
wire n895_4;
wire n896_4;
wire n897_4;
wire n898_4;
wire n1452_5;
wire ff_vram_address_16_7;
wire ff_line_interrupt_9;
wire ff_frame_interrupt_9;
wire n236_5;
wire n236_6;
wire n892_5;
wire n892_6;
wire n892_7;
wire n893_6;
wire n893_7;
wire n893_8;
wire n894_5;
wire n894_6;
wire n895_5;
wire n896_5;
wire n897_5;
wire n898_5;
wire n898_6;
wire ff_line_interrupt_11;
wire ff_line_interrupt_12;
wire ff_frame_interrupt_11;
wire n892_8;
wire n896_6;
wire n897_6;
wire n898_7;
wire ff_line_interrupt_13;
wire ff_line_interrupt_14;
wire ff_line_interrupt_15;
wire ff_frame_interrupt_13;
wire ff_frame_interrupt_14;
wire n287_7;
wire ff_line_interrupt_17;
wire n899_6;
wire n243_6;
wire n242_6;
wire n240_6;
wire ff_frame_interrupt_16;
wire n136_10;
wire n840_14;
wire n239_6;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_address_inc;
wire ff_line_interrupt;
wire ff_frame_interrupt;
wire ff_2nd_access;
wire ff_color_palette_g_phase;
wire n882_31;
wire n882_33;
wire n882_35;
wire n68_5;
wire n113_8;
wire [7:0] reg_interrupt_line;
wire VCC;
wire GND;
  LUT3 n882_s28 (
    .F(n882_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n882_s28.INIT=8'hCA;
  LUT3 n882_s29 (
    .F(n882_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n882_s29.INIT=8'hCA;
  LUT4 n186_s1 (
    .F(n1395_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_bus_write),
    .I3(n186_5) 
);
defparam n186_s1.INIT=16'h4000;
  LUT3 n1403_s1 (
    .F(n1403_4),
    .I0(ff_2nd_access),
    .I1(w_bus_wdata[7]),
    .I2(n1395_3) 
);
defparam n1403_s1.INIT=8'h80;
  LUT4 n233_s0 (
    .F(n233_3),
    .I0(w_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n233_4),
    .I3(ff_vram_address_inc) 
);
defparam n233_s0.INIT=16'h3CAA;
  LUT4 n234_s0 (
    .F(n234_3),
    .I0(w_bus_wdata[4]),
    .I1(n234_4),
    .I2(w_cpu_vram_address[12]),
    .I3(ff_vram_address_inc) 
);
defparam n234_s0.INIT=16'h3CAA;
  LUT4 n235_s0 (
    .F(n235_3),
    .I0(w_bus_wdata[3]),
    .I1(n235_4),
    .I2(w_cpu_vram_address[11]),
    .I3(ff_vram_address_inc) 
);
defparam n235_s0.INIT=16'h3CAA;
  LUT4 n236_s0 (
    .F(n236_3),
    .I0(w_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n236_4),
    .I3(ff_vram_address_inc) 
);
defparam n236_s0.INIT=16'h3CAA;
  LUT4 n237_s0 (
    .F(n237_3),
    .I0(w_bus_wdata[1]),
    .I1(n237_4),
    .I2(w_cpu_vram_address[9]),
    .I3(ff_vram_address_inc) 
);
defparam n237_s0.INIT=16'h3CAA;
  LUT4 n238_s0 (
    .F(n238_3),
    .I0(w_bus_wdata[0]),
    .I1(n238_4),
    .I2(w_cpu_vram_address[8]),
    .I3(ff_vram_address_inc) 
);
defparam n238_s0.INIT=16'h3CAA;
  LUT4 n239_s0 (
    .F(n239_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n239_6),
    .I3(ff_vram_address_inc) 
);
defparam n239_s0.INIT=16'h3CAA;
  LUT4 n240_s0 (
    .F(n240_3),
    .I0(w_register_data[6]),
    .I1(w_cpu_vram_address[6]),
    .I2(n240_6),
    .I3(ff_vram_address_inc) 
);
defparam n240_s0.INIT=16'h3CAA;
  LUT4 n241_s0 (
    .F(n241_3),
    .I0(w_register_data[5]),
    .I1(n241_4),
    .I2(w_cpu_vram_address[5]),
    .I3(ff_vram_address_inc) 
);
defparam n241_s0.INIT=16'h3CAA;
  LUT4 n242_s0 (
    .F(n242_3),
    .I0(w_register_data[4]),
    .I1(n242_6),
    .I2(w_cpu_vram_address[4]),
    .I3(ff_vram_address_inc) 
);
defparam n242_s0.INIT=16'h3CAA;
  LUT4 n243_s0 (
    .F(n243_3),
    .I0(w_register_data[3]),
    .I1(n243_6),
    .I2(w_cpu_vram_address[3]),
    .I3(ff_vram_address_inc) 
);
defparam n243_s0.INIT=16'h3CAA;
  LUT4 n244_s0 (
    .F(n244_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n244_4),
    .I3(ff_vram_address_inc) 
);
defparam n244_s0.INIT=16'h3CAA;
  LUT4 n245_s0 (
    .F(n245_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(ff_vram_address_inc) 
);
defparam n245_s0.INIT=16'h3CAA;
  LUT3 n246_s0 (
    .F(n246_3),
    .I0(w_register_data[0]),
    .I1(w_cpu_vram_address[0]),
    .I2(ff_vram_address_inc) 
);
defparam n246_s0.INIT=8'h3A;
  LUT2 n1393_s1 (
    .F(n1393_4),
    .I0(ff_2nd_access),
    .I1(n1395_3) 
);
defparam n1393_s1.INIT=4'h4;
  LUT4 n287_s0 (
    .F(n287_3),
    .I0(w_register_data[2]),
    .I1(n287_7),
    .I2(w_cpu_vram_address[16]),
    .I3(n287_5) 
);
defparam n287_s0.INIT=16'hAA3C;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[15]),
    .I2(n288_4),
    .I3(n287_5) 
);
defparam n288_s0.INIT=16'hAA3C;
  LUT4 n289_s0 (
    .F(n289_3),
    .I0(w_register_data[0]),
    .I1(n289_4),
    .I2(w_cpu_vram_address[14]),
    .I3(n287_5) 
);
defparam n289_s0.INIT=16'hAA3C;
  LUT4 n1542_s0 (
    .F(n1542_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1542_4) 
);
defparam n1542_s0.INIT=16'h0100;
  LUT4 n1545_s0 (
    .F(n1545_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1542_4) 
);
defparam n1545_s0.INIT=16'h1000;
  LUT4 n1552_s0 (
    .F(n1552_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1542_4) 
);
defparam n1552_s0.INIT=16'h1000;
  LUT4 n1559_s0 (
    .F(n1559_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1559_4) 
);
defparam n1559_s0.INIT=16'h1000;
  LUT4 n1562_s0 (
    .F(n1562_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1542_4) 
);
defparam n1562_s0.INIT=16'h4000;
  LUT4 n1570_s0 (
    .F(n1570_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1542_4) 
);
defparam n1570_s0.INIT=16'h1000;
  LUT4 n1576_s0 (
    .F(n1576_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1559_4) 
);
defparam n1576_s0.INIT=16'h4000;
  LUT4 n1578_s0 (
    .F(n1578_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1542_4) 
);
defparam n1578_s0.INIT=16'h4000;
  LUT4 n1586_s0 (
    .F(n1586_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1542_4) 
);
defparam n1586_s0.INIT=16'h4000;
  LUT4 n1592_s0 (
    .F(n1592_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1542_4) 
);
defparam n1592_s0.INIT=16'h8000;
  LUT4 n1600_s0 (
    .F(n1600_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1559_4) 
);
defparam n1600_s0.INIT=16'h0100;
  LUT4 n1603_s0 (
    .F(n1603_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1559_4) 
);
defparam n1603_s0.INIT=16'h1000;
  LUT4 n1615_s0 (
    .F(n1615_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1559_4) 
);
defparam n1615_s0.INIT=16'h4000;
  LUT4 n1623_s0 (
    .F(n1623_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1559_4) 
);
defparam n1623_s0.INIT=16'h8000;
  LUT4 n1634_s0 (
    .F(n1634_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1634_4) 
);
defparam n1634_s0.INIT=16'h1000;
  LUT4 n1642_s0 (
    .F(n1642_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1634_4) 
);
defparam n1642_s0.INIT=16'h4000;
  LUT4 n1650_s0 (
    .F(n1650_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1634_4) 
);
defparam n1650_s0.INIT=16'h8000;
  LUT4 n1658_s0 (
    .F(n1658_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1658_4) 
);
defparam n1658_s0.INIT=16'h1000;
  LUT4 n1663_s0 (
    .F(n1663_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1658_4) 
);
defparam n1663_s0.INIT=16'h1000;
  LUT4 n1669_s0 (
    .F(n1669_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1658_4) 
);
defparam n1669_s0.INIT=16'h4000;
  LUT4 n792_s0 (
    .F(n792_3),
    .I0(w_register_write),
    .I1(n798_3),
    .I2(w_palette_valid),
    .I3(n792_4) 
);
defparam n792_s0.INIT=16'hFF10;
  LUT4 n798_s0 (
    .F(n798_3),
    .I0(w_bus_address[0]),
    .I1(w_bus_write),
    .I2(w_bus_address[1]),
    .I3(n186_5) 
);
defparam n798_s0.INIT=16'h4000;
  LUT4 n836_s0 (
    .F(n836_3),
    .I0(w_register_data[3]),
    .I1(n836_4),
    .I2(w_palette_num[3]),
    .I3(w_register_write) 
);
defparam n836_s0.INIT=16'hAA3C;
  LUT4 n837_s0 (
    .F(n837_3),
    .I0(w_register_data[2]),
    .I1(n837_4),
    .I2(w_palette_num[2]),
    .I3(w_register_write) 
);
defparam n837_s0.INIT=16'hAA3C;
  LUT4 n838_s0 (
    .F(n838_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n838_s0.INIT=16'hAA3C;
  LUT3 n839_s0 (
    .F(n839_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n839_s0.INIT=8'hC5;
  LUT3 n892_s0 (
    .F(n892_3),
    .I0(n892_4),
    .I1(w_cpu_vram_rdata[7]),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n892_s0.INIT=8'hCA;
  LUT4 n893_s0 (
    .F(n893_3),
    .I0(n893_4),
    .I1(n893_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n893_s0.INIT=16'hF088;
  LUT4 n894_s0 (
    .F(n894_3),
    .I0(n893_4),
    .I1(n894_4),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n894_s0.INIT=16'hF088;
  LUT4 n895_s0 (
    .F(n895_3),
    .I0(n893_4),
    .I1(n895_4),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n895_s0.INIT=16'hF088;
  LUT4 n896_s0 (
    .F(n896_3),
    .I0(n896_4),
    .I1(n893_4),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n896_s0.INIT=16'hF044;
  LUT4 n897_s0 (
    .F(n897_3),
    .I0(n897_4),
    .I1(n893_4),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n897_s0.INIT=16'hF088;
  LUT3 n898_s0 (
    .F(n898_3),
    .I0(n898_4),
    .I1(w_cpu_vram_rdata[1]),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n898_s0.INIT=8'hCA;
  LUT4 n899_s0 (
    .F(n899_3),
    .I0(n899_6),
    .I1(n893_4),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n899_s0.INIT=16'hF088;
  LUT3 n1452_s1 (
    .F(n1452_4),
    .I0(ff_vram_address_inc),
    .I1(w_cpu_vram_rdata_en),
    .I2(n1452_5) 
);
defparam n1452_s1.INIT=8'h10;
  LUT2 n1693_s1 (
    .F(n1693_4),
    .I0(ff_color_palette_g_phase),
    .I1(n798_3) 
);
defparam n1693_s1.INIT=4'h4;
  LUT3 n882_s31 (
    .F(n882_37),
    .I0(w_status_command_enable),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n882_s31.INIT=8'hCA;
  LUT2 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(ff_color_palette_g_phase),
    .I1(n798_3) 
);
defparam ff_palette_g_2_s2.INIT=4'h8;
  LUT4 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(ff_2nd_access),
    .I1(w_bus_wdata[7]),
    .I2(n1395_3),
    .I3(ff_busy) 
);
defparam ff_register_write_s4.INIT=16'h008F;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_address_inc_8),
    .I1(n1452_5),
    .I2(ff_vram_address_inc),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s3.INIT=16'h000E;
  LUT4 ff_vram_address_inc_s3 (
    .F(ff_vram_address_inc_8),
    .I0(n1477_5),
    .I1(n196_7),
    .I2(ff_vram_address_inc),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_address_inc_s3.INIT=16'hFFF8;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(n1395_3),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_vram_address_16_7),
    .I1(ff_vram_address_inc),
    .I2(n287_5) 
);
defparam ff_vram_address_16_s3.INIT=8'hF4;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n798_3),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 ff_line_interrupt_s3 (
    .F(ff_line_interrupt_8),
    .I0(ff_line_interrupt_9),
    .I1(ff_line_interrupt_17),
    .I2(n893_4),
    .I3(ff_line_interrupt_enable) 
);
defparam ff_line_interrupt_s3.INIT=16'hCAFF;
  LUT4 ff_frame_interrupt_s3 (
    .F(ff_frame_interrupt_8),
    .I0(ff_frame_interrupt_9),
    .I1(n893_4),
    .I2(n1177_7),
    .I3(ff_frame_interrupt_enable) 
);
defparam ff_frame_interrupt_s3.INIT=16'h2FFF;
  LUT2 n957_s2 (
    .F(n957_7),
    .I0(n893_4),
    .I1(ff_frame_interrupt_enable) 
);
defparam n957_s2.INIT=4'h4;
  LUT2 n941_s2 (
    .F(n941_7),
    .I0(n893_4),
    .I1(ff_line_interrupt_enable) 
);
defparam n941_s2.INIT=4'h4;
  LUT3 n125_s4 (
    .F(n125_9),
    .I0(w_cpu_vram_write),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_address_inc) 
);
defparam n125_s4.INIT=8'h0E;
  LUT2 n882_s30 (
    .F(n882_39),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n882_s30.INIT=4'h8;
  LUT2 n900_s1 (
    .F(n900_6),
    .I0(w_cpu_vram_rdata_en),
    .I1(n893_4) 
);
defparam n900_s1.INIT=4'hE;
  LUT2 n186_s2 (
    .F(n186_5),
    .I0(w_bus_valid),
    .I1(ff_valid_7) 
);
defparam n186_s2.INIT=4'h8;
  LUT4 n233_s1 (
    .F(n233_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[10]),
    .I3(n236_4) 
);
defparam n233_s1.INIT=16'h8000;
  LUT3 n234_s1 (
    .F(n234_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[10]),
    .I2(n236_4) 
);
defparam n234_s1.INIT=8'h80;
  LUT2 n235_s1 (
    .F(n235_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n236_4) 
);
defparam n235_s1.INIT=4'h8;
  LUT4 n236_s1 (
    .F(n236_4),
    .I0(n236_5),
    .I1(w_cpu_vram_address[9]),
    .I2(n244_4),
    .I3(n236_6) 
);
defparam n236_s1.INIT=16'h8000;
  LUT3 n237_s1 (
    .F(n237_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n239_6) 
);
defparam n237_s1.INIT=8'h80;
  LUT2 n238_s1 (
    .F(n238_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n239_6) 
);
defparam n238_s1.INIT=4'h8;
  LUT4 n241_s1 (
    .F(n241_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[4]),
    .I3(n244_4) 
);
defparam n241_s1.INIT=16'h8000;
  LUT2 n244_s1 (
    .F(n244_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n244_s1.INIT=4'h8;
  LUT4 n287_s2 (
    .F(n287_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1559_4) 
);
defparam n287_s2.INIT=16'h4000;
  LUT3 n288_s1 (
    .F(n288_4),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]),
    .I2(n233_4) 
);
defparam n288_s1.INIT=8'h80;
  LUT2 n289_s1 (
    .F(n289_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n233_4) 
);
defparam n289_s1.INIT=4'h8;
  LUT4 n1542_s1 (
    .F(n1542_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1542_s1.INIT=16'h0100;
  LUT4 n1559_s1 (
    .F(n1559_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1559_s1.INIT=16'h1000;
  LUT4 n1634_s1 (
    .F(n1634_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1634_s1.INIT=16'h1000;
  LUT4 n1658_s1 (
    .F(n1658_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1658_s1.INIT=16'h4000;
  LUT4 n792_s1 (
    .F(n792_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1634_4) 
);
defparam n792_s1.INIT=16'h0100;
  LUT3 n836_s1 (
    .F(n836_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]) 
);
defparam n836_s1.INIT=8'h80;
  LUT2 n837_s1 (
    .F(n837_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n837_s1.INIT=4'h8;
  LUT4 n892_s1 (
    .F(n892_4),
    .I0(n892_5),
    .I1(n892_6),
    .I2(n892_7),
    .I3(n893_4) 
);
defparam n892_s1.INIT=16'h1F00;
  LUT4 n893_s1 (
    .F(n893_4),
    .I0(w_bus_write),
    .I1(n893_6),
    .I2(w_bus_valid),
    .I3(ff_valid_7) 
);
defparam n893_s1.INIT=16'h4000;
  LUT4 n893_s2 (
    .F(n893_5),
    .I0(n893_7),
    .I1(ff_status_register_pointer[3]),
    .I2(n893_8),
    .I3(n892_6) 
);
defparam n893_s2.INIT=16'h51CF;
  LUT4 n894_s1 (
    .F(n894_4),
    .I0(w_sprite_collision_x[5]),
    .I1(n894_5),
    .I2(n892_6),
    .I3(n894_6) 
);
defparam n894_s1.INIT=16'h008F;
  LUT4 n895_s1 (
    .F(n895_4),
    .I0(w_sprite_collision_x[4]),
    .I1(n894_5),
    .I2(n892_6),
    .I3(n895_5) 
);
defparam n895_s1.INIT=16'h008F;
  LUT4 n896_s1 (
    .F(n896_4),
    .I0(n896_5),
    .I1(n1177_8),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n896_s1.INIT=16'h0ECC;
  LUT4 n897_s1 (
    .F(n897_4),
    .I0(ff_status_register_pointer[3]),
    .I1(n897_5),
    .I2(n1177_8),
    .I3(ff_status_register_pointer[0]) 
);
defparam n897_s1.INIT=16'hEE0F;
  LUT4 n898_s1 (
    .F(n898_4),
    .I0(n898_5),
    .I1(n898_6),
    .I2(ff_status_register_pointer[1]),
    .I3(n893_4) 
);
defparam n898_s1.INIT=16'hCB00;
  LUT4 n1452_s2 (
    .F(n1452_5),
    .I0(w_cpu_vram_valid),
    .I1(w_bus_address[0]),
    .I2(w_bus_address[1]),
    .I3(n186_5) 
);
defparam n1452_s2.INIT=16'h0100;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s4.INIT=16'h0007;
  LUT4 ff_line_interrupt_s4 (
    .F(ff_line_interrupt_9),
    .I0(w_screen_pos_y_8_1),
    .I1(w_screen_pos_y_9_1),
    .I2(ff_line_interrupt_11),
    .I3(ff_line_interrupt_12) 
);
defparam ff_line_interrupt_s4.INIT=16'h1000;
  LUT4 ff_frame_interrupt_s4 (
    .F(ff_frame_interrupt_9),
    .I0(w_screen_pos_y_8_1),
    .I1(w_screen_pos_y_9_1),
    .I2(ff_frame_interrupt_16),
    .I3(ff_frame_interrupt_11) 
);
defparam ff_frame_interrupt_s4.INIT=16'h1000;
  LUT3 n236_s2 (
    .F(n236_5),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(w_cpu_vram_address[6]) 
);
defparam n236_s2.INIT=8'h80;
  LUT4 n236_s3 (
    .F(n236_6),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[2]),
    .I2(w_cpu_vram_address[3]),
    .I3(w_cpu_vram_address[4]) 
);
defparam n236_s3.INIT=16'h8000;
  LUT4 n892_s2 (
    .F(n892_5),
    .I0(w_sprite_collision_y[7]),
    .I1(w_status_color[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n892_s2.INIT=16'h3500;
  LUT4 n892_s3 (
    .F(n892_6),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n892_s3.INIT=16'h001F;
  LUT4 n892_s4 (
    .F(n892_7),
    .I0(ff_status_register_pointer[2]),
    .I1(n892_8),
    .I2(n892_5),
    .I3(ff_status_register_pointer[3]) 
);
defparam n892_s4.INIT=16'h0FEE;
  LUT2 n893_s3 (
    .F(n893_6),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n893_s3.INIT=4'h4;
  LUT4 n893_s4 (
    .F(n893_7),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n893_s4.INIT=16'h3FF5;
  LUT4 n893_s5 (
    .F(n893_8),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n893_s5.INIT=16'h3500;
  LUT2 n894_s2 (
    .F(n894_5),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n894_s2.INIT=4'h8;
  LUT4 n894_s3 (
    .F(n894_6),
    .I0(w_sprite_collision_y[5]),
    .I1(w_status_color[5]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_sprite_collision_9) 
);
defparam n894_s3.INIT=16'h3500;
  LUT4 n895_s2 (
    .F(n895_5),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_sprite_collision_9) 
);
defparam n895_s2.INIT=16'h3500;
  LUT3 n896_s2 (
    .F(n896_5),
    .I0(w_sprite_collision_x[3]),
    .I1(n896_6),
    .I2(ff_status_register_pointer[2]) 
);
defparam n896_s2.INIT=8'h35;
  LUT4 n897_s2 (
    .F(n897_5),
    .I0(w_sprite_collision_x[2]),
    .I1(n897_6),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n897_s2.INIT=16'h3ACF;
  LUT3 n898_s2 (
    .F(n898_5),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[2]) 
);
defparam n898_s2.INIT=8'hB0;
  LUT4 n898_s3 (
    .F(n898_6),
    .I0(n898_7),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n898_s3.INIT=16'hF34F;
  LUT3 ff_line_interrupt_s6 (
    .F(ff_line_interrupt_11),
    .I0(w_screen_pos_y_Z[7]),
    .I1(reg_interrupt_line[7]),
    .I2(ff_line_interrupt_13) 
);
defparam ff_line_interrupt_s6.INIT=8'h90;
  LUT4 ff_line_interrupt_s7 (
    .F(ff_line_interrupt_12),
    .I0(w_screen_pos_y_Z[3]),
    .I1(reg_interrupt_line[3]),
    .I2(ff_line_interrupt_14),
    .I3(ff_line_interrupt_15) 
);
defparam ff_line_interrupt_s7.INIT=16'h9000;
  LUT4 ff_frame_interrupt_s6 (
    .F(ff_frame_interrupt_11),
    .I0(n255_11),
    .I1(ff_frame_interrupt_12),
    .I2(ff_frame_interrupt_13),
    .I3(ff_frame_interrupt_14) 
);
defparam ff_frame_interrupt_s6.INIT=16'h8000;
  LUT4 n892_s5 (
    .F(n892_8),
    .I0(ff_frame_interrupt),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n892_s5.INIT=16'h3FF5;
  LUT3 n896_s3 (
    .F(n896_6),
    .I0(w_sprite_collision_y[3]),
    .I1(w_status_color[3]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n896_s3.INIT=8'hCA;
  LUT3 n897_s3 (
    .F(n897_6),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n897_s3.INIT=8'h3A;
  LUT3 n898_s4 (
    .F(n898_7),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[2]) 
);
defparam n898_s4.INIT=8'h35;
  LUT4 ff_line_interrupt_s8 (
    .F(ff_line_interrupt_13),
    .I0(w_screen_pos_y_2_1),
    .I1(reg_interrupt_line[2]),
    .I2(w_screen_pos_y_Z[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam ff_line_interrupt_s8.INIT=16'h9009;
  LUT4 ff_line_interrupt_s9 (
    .F(ff_line_interrupt_14),
    .I0(w_screen_pos_y_0_1),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y_Z[5]),
    .I3(reg_interrupt_line[5]) 
);
defparam ff_line_interrupt_s9.INIT=16'h9009;
  LUT4 ff_line_interrupt_s10 (
    .F(ff_line_interrupt_15),
    .I0(w_screen_pos_y_1_1),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y_Z[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam ff_line_interrupt_s10.INIT=16'h9009;
  LUT4 ff_frame_interrupt_s7 (
    .F(ff_frame_interrupt_12),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I2(w_screen_pos_y_Z[4]),
    .I3(w_screen_pos_y_Z[6]) 
);
defparam ff_frame_interrupt_s7.INIT=16'h1000;
  LUT4 ff_frame_interrupt_s8 (
    .F(ff_frame_interrupt_13),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_half_count[7]) 
);
defparam ff_frame_interrupt_s8.INIT=16'h1000;
  LUT4 ff_frame_interrupt_s9 (
    .F(ff_frame_interrupt_14),
    .I0(w_screen_pos_y_0_1),
    .I1(w_screen_pos_y_1_1),
    .I2(w_screen_pos_y_2_1),
    .I3(w_screen_pos_y_Z[7]) 
);
defparam ff_frame_interrupt_s9.INIT=16'h1000;
  LUT4 n287_s3 (
    .F(n287_7),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_cpu_vram_address[13]),
    .I3(n233_4) 
);
defparam n287_s3.INIT=16'h8000;
  LUT4 ff_line_interrupt_s11 (
    .F(ff_line_interrupt_17),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam ff_line_interrupt_s11.INIT=16'h0004;
  LUT4 n899_s2 (
    .F(n899_6),
    .I0(n882_35),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n899_s2.INIT=16'hFCAA;
  LUT3 n243_s2 (
    .F(n243_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]) 
);
defparam n243_s2.INIT=8'h80;
  LUT4 n242_s2 (
    .F(n242_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[0]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n242_s2.INIT=16'h8000;
  LUT3 n240_s2 (
    .F(n240_6),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(n236_6) 
);
defparam n240_s2.INIT=8'h80;
  LUT4 ff_frame_interrupt_s10 (
    .F(ff_frame_interrupt_16),
    .I0(ff_half_count[12]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_display_color_7_9) 
);
defparam ff_frame_interrupt_s10.INIT=16'h0100;
  LUT4 n136_s4 (
    .F(n136_10),
    .I0(w_cpu_vram_rdata_en),
    .I1(n1452_5),
    .I2(ff_busy),
    .I3(ff_vram_address_inc) 
);
defparam n136_s4.INIT=16'h00F4;
  LUT4 n840_s8 (
    .F(n840_14),
    .I0(n792_4),
    .I1(w_register_write),
    .I2(n798_3),
    .I3(ff_color_palette_g_phase) 
);
defparam n840_s8.INIT=16'h0532;
  LUT4 n239_s2 (
    .F(n239_6),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(n236_6) 
);
defparam n239_s2.INIT=16'h8000;
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1393_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1393_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1393_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1393_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1393_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1393_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1393_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1393_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n1395_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1403_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1403_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1403_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1403_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1403_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1403_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_cpu_vram_valid),
    .D(n113_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n1452_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1452_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1452_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1452_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1452_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1452_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1452_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1452_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1452_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1542_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1542_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1542_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1545_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1545_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1542_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1545_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1545_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1545_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1545_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1559_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1559_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1559_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1562_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1562_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1562_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1562_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1562_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1562_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1562_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1562_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1570_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1570_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1570_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1570_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1570_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1570_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1576_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1576_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1578_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1578_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1578_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1578_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1578_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1578_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1578_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1578_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1586_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1586_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1586_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1586_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1586_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1586_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1592_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1592_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1592_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1592_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1592_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1592_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1592_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1592_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1600_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1600_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1615_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1615_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1615_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1615_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1615_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1615_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1615_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1615_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1623_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1623_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1623_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1623_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1650_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1650_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1650_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1650_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1650_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1650_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1650_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1650_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1663_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1663_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1663_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1663_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1663_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1663_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n798_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1693_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1693_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1693_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1693_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1693_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1693_4),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n892_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n893_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n894_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n895_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n896_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n897_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n898_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n899_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n900_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(reg_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1600_3),
    .PRESET(n36_6) 
);
  DFFCE ff_vram_address_inc_s1 (
    .Q(ff_vram_address_inc),
    .D(n125_9),
    .CLK(clk85m),
    .CE(ff_vram_address_inc_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n233_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n234_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n235_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n236_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n237_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n238_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n239_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n240_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n241_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n242_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n243_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n244_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n245_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n246_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n287_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n288_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n289_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n836_3),
    .CLK(clk85m),
    .CE(n792_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n837_3),
    .CLK(clk85m),
    .CE(n792_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n838_3),
    .CLK(clk85m),
    .CE(n792_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n839_3),
    .CLK(clk85m),
    .CE(n792_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n941_7),
    .CLK(clk85m),
    .CE(ff_line_interrupt_8),
    .CLEAR(n36_6) 
);
defparam ff_line_interrupt_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n957_7),
    .CLK(clk85m),
    .CE(ff_frame_interrupt_8),
    .CLEAR(n36_6) 
);
defparam ff_frame_interrupt_s1.INIT=1'b0;
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n68_5),
    .CLK(clk85m),
    .CE(n1395_3),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFC ff_busy_s4 (
    .Q(ff_busy),
    .D(n136_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s4.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n840_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n882_s27 (
    .O(n882_31),
    .I0(n882_28),
    .I1(n882_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n882_s26 (
    .O(n882_33),
    .I0(n882_39),
    .I1(n882_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n882_s23 (
    .O(n882_35),
    .I0(n882_33),
    .I1(n882_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n68_s2 (
    .O(n68_5),
    .I(ff_2nd_access) 
);
  INV n113_s3 (
    .O(n113_8),
    .I(w_cpu_vram_valid) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  w_vs_end_8,
  n1632_5,
  ff_state_1_7,
  w_even_we_4,
  reg_50hz_mode,
  reg_interlace_mode,
  ff_frame_interrupt_12,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_sdram_refresh,
  w_screen_v_active,
  ff_field,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_12,
  w_h_count_end_13,
  n294_22,
  n294_24,
  n78_5,
  w_screen_pos_x_Z_7_14,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_12,
  w_v_count,
  w_pixel_pos_x_Z,
  w_screen_pos_y_0_1,
  w_screen_pos_y_1_1,
  w_screen_pos_y_2_1,
  w_screen_pos_y_8_1,
  w_screen_pos_y_9_1,
  w_screen_pos_y_Z,
  w_pixel_pos_y_Z
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input w_vs_end_8;
input n1632_5;
input ff_state_1_7;
input w_even_we_4;
input reg_50hz_mode;
input reg_interlace_mode;
input ff_frame_interrupt_12;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_sdram_refresh;
output w_screen_v_active;
output ff_field;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_12;
output w_h_count_end_13;
output n294_22;
output n294_24;
output n78_5;
output w_screen_pos_x_Z_7_14;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:7] ff_half_count;
output w_screen_pos_x_Z_0;
output w_screen_pos_x_Z_1;
output w_screen_pos_x_Z_2;
output w_screen_pos_x_Z_3;
output w_screen_pos_x_Z_4;
output w_screen_pos_x_Z_5;
output w_screen_pos_x_Z_6;
output w_screen_pos_x_Z_8_10;
output w_screen_pos_x_Z_9_8;
output w_screen_pos_x_Z_10_12;
output w_screen_pos_x_Z_11_10;
output w_screen_pos_x_Z_12_12;
output [9:0] w_v_count;
output [8:3] w_pixel_pos_x_Z;
output w_screen_pos_y_0_1;
output w_screen_pos_y_1_1;
output w_screen_pos_y_2_1;
output w_screen_pos_y_8_1;
output w_screen_pos_y_9_1;
output [7:3] w_screen_pos_y_Z;
output [7:0] w_pixel_pos_y_Z;
wire n139_3;
wire n265_3;
wire ff_v_active_5;
wire ff_blink_counter_3_8;
wire ff_interleaving_page_8;
wire n372_6;
wire n371_6;
wire n410_7;
wire n409_7;
wire n407_7;
wire n165_8;
wire n164_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n105_8;
wire n104_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n95_7;
wire n94_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n54_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n139_4;
wire n360_4;
wire n265_4;
wire n265_5;
wire n265_6;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n370_7;
wire n410_9;
wire n409_8;
wire n408_8;
wire n407_8;
wire n407_9;
wire n160_8;
wire n157_8;
wire n99_8;
wire n97_8;
wire n94_8;
wire n55_8;
wire n54_8;
wire n51_8;
wire w_h_count_end_14;
wire n139_5;
wire n360_5;
wire n360_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_interleaving_page_10;
wire n408_9;
wire n360_7;
wire n360_8;
wire n360_9;
wire n360_10;
wire ff_v_active_8;
wire ff_blink_counter_3_12;
wire ff_blink_counter_3_13;
wire ff_interleaving_page_11;
wire n410_11;
wire n103_9;
wire n96_10;
wire n161_10;
wire n163_9;
wire n58_10;
wire n59_9;
wire n432_8;
wire n408_11;
wire n360_12;
wire n370_10;
wire ff_blink_base_3_13;
wire n373_9;
wire w_pixel_pos_x_Z_3_2;
wire w_pixel_pos_x_Z_4_2;
wire w_pixel_pos_x_Z_5_2;
wire w_pixel_pos_x_Z_6_2;
wire w_pixel_pos_x_Z_7_2;
wire w_pixel_pos_x_Z_8_0_COUT;
wire w_screen_pos_y_0_2;
wire w_screen_pos_y_1_2;
wire w_screen_pos_y_2_2;
wire w_screen_pos_y_Z_4_2;
wire w_screen_pos_y_Z_5_2;
wire w_screen_pos_y_Z_6_2;
wire w_screen_pos_y_Z_7_2;
wire w_screen_pos_y_8_2;
wire w_screen_pos_y_9_0_COUT;
wire w_pixel_pos_y_Z_0_2;
wire w_pixel_pos_y_Z_1_2;
wire w_pixel_pos_y_Z_2_2;
wire w_pixel_pos_y_Z_3_2;
wire w_pixel_pos_y_Z_4_2;
wire w_pixel_pos_y_Z_5_2;
wire w_pixel_pos_y_Z_6_2;
wire w_pixel_pos_y_Z_7_0_COUT;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n318_3;
wire n317_2;
wire n315_9;
wire w_screen_pos_y_Z_3_5;
wire n324_7;
wire n324_6;
wire n323_7;
wire n323_6;
wire n223_5;
wire n315_12;
wire n62_9;
wire [8:3] ff_horizontal_offset_h;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire VCC;
wire GND;
  LUT3 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[4]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13) 
);
defparam w_h_count_end_s8.INIT=8'h40;
  LUT2 n139_s0 (
    .F(n139_3),
    .I0(w_h_count_end_13),
    .I1(n139_4) 
);
defparam n139_s0.INIT=4'h8;
  LUT4 n265_s0 (
    .F(n265_3),
    .I0(n265_4),
    .I1(w_screen_pos_y_Z[6]),
    .I2(n265_5),
    .I3(n265_6) 
);
defparam n265_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(ff_v_active_6),
    .I1(n360_4),
    .I2(n265_3),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_blink_counter_3_s3 (
    .F(ff_blink_counter_3_8),
    .I0(ff_blink_base[0]),
    .I1(n360_12),
    .I2(ff_blink_counter_3_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s3.INIT=16'h80FF;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(ff_blink_base[0]),
    .I1(n360_12),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s3.INIT=16'h80FF;
  LUT3 w_screen_pos_x_Z_9_s3 (
    .F(w_screen_pos_x_Z_9_8),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_Z_9_s3.INIT=8'h1E;
  LUT4 n372_s1 (
    .F(n372_6),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[0]),
    .I2(reg_interleaving_mode),
    .I3(ff_blink_counter_3_9) 
);
defparam n372_s1.INIT=16'h2060;
  LUT4 n371_s1 (
    .F(n371_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n371_s1.INIT=16'h7800;
  LUT4 n410_s2 (
    .F(n410_7),
    .I0(n410_11),
    .I1(n410_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n410_s2.INIT=16'h0700;
  LUT4 n409_s2 (
    .F(n409_7),
    .I0(n409_8),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter_3_10) 
);
defparam n409_s2.INIT=16'h4100;
  LUT4 n407_s2 (
    .F(n407_7),
    .I0(n407_8),
    .I1(ff_blink_counter[3]),
    .I2(n407_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n407_s2.INIT=16'h1C00;
  LUT2 n165_s3 (
    .F(n165_8),
    .I0(w_v_count[0]),
    .I1(n360_4) 
);
defparam n165_s3.INIT=4'h1;
  LUT3 n164_s2 (
    .F(n164_7),
    .I0(n360_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n164_s2.INIT=8'h14;
  LUT4 n162_s2 (
    .F(n162_7),
    .I0(w_v_count[2]),
    .I1(w_vs_end_8),
    .I2(n360_4),
    .I3(w_v_count[3]) 
);
defparam n162_s2.INIT=16'h0708;
  LUT3 n161_s2 (
    .F(n161_7),
    .I0(n360_4),
    .I1(n161_10),
    .I2(w_v_count[4]) 
);
defparam n161_s2.INIT=8'h14;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n360_4),
    .I1(w_v_count[5]),
    .I2(n160_8) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n159_s2 (
    .F(n159_7),
    .I0(w_v_count[5]),
    .I1(n160_8),
    .I2(n360_4),
    .I3(w_v_count[6]) 
);
defparam n159_s2.INIT=16'h0708;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n160_8),
    .I3(w_v_count[7]) 
);
defparam n158_s2.INIT=16'h7F80;
  LUT2 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[8]),
    .I1(n157_8) 
);
defparam n157_s2.INIT=4'h6;
  LUT4 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n157_8),
    .I2(n360_4),
    .I3(w_v_count[9]) 
);
defparam n156_s2.INIT=16'h0708;
  LUT2 n105_s3 (
    .F(n105_8),
    .I0(w_screen_pos_x_Z_0),
    .I1(n78_5) 
);
defparam n105_s3.INIT=4'h1;
  LUT3 n104_s2 (
    .F(n104_7),
    .I0(n78_5),
    .I1(w_screen_pos_x_Z_0),
    .I2(w_screen_pos_x_Z_1) 
);
defparam n104_s2.INIT=8'h14;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(w_screen_pos_x_Z_2),
    .I1(n1632_5),
    .I2(n78_5),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n102_s2.INIT=16'h0708;
  LUT3 n101_s2 (
    .F(n101_7),
    .I0(n78_5),
    .I1(w_screen_pos_x_Z_4),
    .I2(ff_state_1_7) 
);
defparam n101_s2.INIT=8'h14;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(w_screen_pos_x_Z_4),
    .I1(ff_state_1_7),
    .I2(n78_5),
    .I3(w_screen_pos_x_Z_5) 
);
defparam n100_s2.INIT=16'h0708;
  LUT3 n99_s2 (
    .F(n99_7),
    .I0(n78_5),
    .I1(w_screen_pos_x_Z_6),
    .I2(n99_8) 
);
defparam n99_s2.INIT=8'h14;
  LUT4 n98_s2 (
    .F(n98_7),
    .I0(w_screen_pos_x_Z_6),
    .I1(n99_8),
    .I2(n78_5),
    .I3(ff_half_count[7]) 
);
defparam n98_s2.INIT=16'h0708;
  LUT3 n97_s2 (
    .F(n97_7),
    .I0(n78_5),
    .I1(ff_half_count[8]),
    .I2(n97_8) 
);
defparam n97_s2.INIT=8'h14;
  LUT3 n96_s2 (
    .F(n96_7),
    .I0(n78_5),
    .I1(ff_half_count[9]),
    .I2(n96_10) 
);
defparam n96_s2.INIT=8'h14;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(ff_half_count[9]),
    .I1(n96_10),
    .I2(n78_5),
    .I3(ff_half_count[10]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT3 n94_s2 (
    .F(n94_7),
    .I0(n78_5),
    .I1(ff_half_count[11]),
    .I2(n94_8) 
);
defparam n94_s2.INIT=8'h14;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_8),
    .I2(n78_5),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT4 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end_13),
    .I1(w_h_count[5]),
    .I2(w_h_count[4]),
    .I3(n58_10) 
);
defparam n58_s2.INIT=16'h07F0;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count_end_13),
    .I1(n58_10),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h37C0;
  LUT3 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[4]),
    .I1(w_h_count_end_12),
    .I2(w_h_count[6]) 
);
defparam n56_s2.INIT=8'h78;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(n55_8),
    .I1(w_h_count[4]),
    .I2(w_h_count[6]),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h7D80;
  LUT2 n54_s2 (
    .F(n54_7),
    .I0(w_h_count[8]),
    .I1(n54_8) 
);
defparam n54_s2.INIT=4'h6;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT2 w_screen_pos_x_Z_8_s4 (
    .F(w_screen_pos_x_Z_8_10),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_Z_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_Z_11_s4 (
    .F(w_screen_pos_x_Z_11_10),
    .I0(ff_half_count[10]),
    .I1(n294_22),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_Z_11_s4.INIT=8'hE1;
  LUT3 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[3]),
    .I1(w_h_count[5]),
    .I2(w_even_we_4) 
);
defparam w_h_count_end_s9.INIT=8'h80;
  LUT4 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[6]),
    .I1(w_h_count[8]),
    .I2(w_h_count[7]),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s10.INIT=16'h1000;
  LUT4 n139_s1 (
    .F(n139_4),
    .I0(w_h_count[1]),
    .I1(w_v_count[0]),
    .I2(w_h_count[0]),
    .I3(n139_5) 
);
defparam n139_s1.INIT=16'h4000;
  LUT4 n360_s1 (
    .F(n360_4),
    .I0(n360_5),
    .I1(n360_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n360_s1.INIT=16'h0E00;
  LUT2 n265_s1 (
    .F(n265_4),
    .I0(w_screen_pos_y_8_1),
    .I1(w_screen_pos_y_9_1) 
);
defparam n265_s1.INIT=4'h8;
  LUT4 n265_s2 (
    .F(n265_5),
    .I0(w_screen_pos_y_2_1),
    .I1(w_screen_pos_y_Z[3]),
    .I2(w_screen_pos_y_Z[4]),
    .I3(w_screen_pos_y_Z[5]) 
);
defparam n265_s2.INIT=16'h8000;
  LUT4 n265_s3 (
    .F(n265_6),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y_0_1),
    .I2(w_screen_pos_y_1_1),
    .I3(w_screen_pos_y_Z[7]) 
);
defparam n265_s3.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(w_screen_pos_y_8_1),
    .I1(w_screen_pos_y_9_1),
    .I2(ff_v_active_7),
    .I3(n265_6) 
);
defparam ff_v_active_s3.INIT=16'h0100;
  LUT3 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=8'h10;
  LUT2 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=4'h4;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[3]),
    .I3(ff_interleaving_page_10) 
);
defparam ff_interleaving_page_s4.INIT=16'h1000;
  LUT4 n370_s2 (
    .F(n370_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n370_s2.INIT=16'h827F;
  LUT3 n410_s4 (
    .F(n410_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n410_s4.INIT=8'h35;
  LUT4 n409_s3 (
    .F(n409_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n410_11) 
);
defparam n409_s3.INIT=16'h3500;
  LUT4 n408_s3 (
    .F(n408_8),
    .I0(n408_9),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n408_s3.INIT=16'h03FE;
  LUT3 n407_s3 (
    .F(n407_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n407_s3.INIT=8'h53;
  LUT3 n407_s4 (
    .F(n407_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n407_s4.INIT=8'h01;
  LUT4 n160_s3 (
    .F(n160_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(w_vs_end_8) 
);
defparam n160_s3.INIT=16'h8000;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n160_8) 
);
defparam n157_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_8),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(ff_state_1_7) 
);
defparam n99_s3.INIT=8'h80;
  LUT3 n97_s3 (
    .F(n97_8),
    .I0(w_screen_pos_x_Z_6),
    .I1(ff_half_count[7]),
    .I2(n99_8) 
);
defparam n97_s3.INIT=8'h80;
  LUT4 n94_s3 (
    .F(n94_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[10]),
    .I3(n97_8) 
);
defparam n94_s3.INIT=16'h8000;
  LUT3 n55_s3 (
    .F(n55_8),
    .I0(w_h_count_end_13),
    .I1(w_h_count[4]),
    .I2(w_h_count_end_12) 
);
defparam n55_s3.INIT=8'hE0;
  LUT4 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(w_h_count_end_12) 
);
defparam n54_s3.INIT=16'h8000;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]),
    .I3(n54_8) 
);
defparam n51_s3.INIT=16'h8000;
  LUT3 n294_s17 (
    .F(n294_22),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n294_s17.INIT=8'hE0;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[10]),
    .I1(w_h_count[9]),
    .I2(w_h_count[11]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[4]) 
);
defparam n139_s2.INIT=16'h0100;
  LUT4 n360_s2 (
    .F(n360_5),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(n360_7),
    .I3(n360_8) 
);
defparam n360_s2.INIT=16'h1000;
  LUT4 n360_s3 (
    .F(n360_6),
    .I0(n360_9),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(n360_10) 
);
defparam n360_s3.INIT=16'h1000;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(w_screen_pos_y_Z[6]),
    .I1(n265_5),
    .I2(ff_v_active_8),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=16'h0FBB;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[0]),
    .I2(ff_blink_counter_3_12),
    .I3(ff_blink_counter_3_13) 
);
defparam ff_blink_counter_3_s6.INIT=16'h1000;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(n407_8),
    .I1(ff_interleaving_page_11),
    .I2(n410_11),
    .I3(n409_8) 
);
defparam ff_interleaving_page_s5.INIT=16'hD0F0;
  LUT4 n408_s4 (
    .F(n408_9),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n408_s4.INIT=16'h0305;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[4]) 
);
defparam n360_s4.INIT=16'hF800;
  LUT4 n360_s5 (
    .F(n360_8),
    .I0(w_v_count[1]),
    .I1(w_v_count[7]),
    .I2(w_v_count[6]),
    .I3(w_v_count[5]) 
);
defparam n360_s5.INIT=16'h1000;
  LUT4 n360_s6 (
    .F(n360_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n360_s6.INIT=16'hEFF7;
  LUT4 n360_s7 (
    .F(n360_10),
    .I0(reg_50hz_mode),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(w_v_count[7]) 
);
defparam n360_s7.INIT=16'h0001;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_2_1),
    .I1(ff_frame_interrupt_12) 
);
defparam ff_v_active_s5.INIT=4'h4;
  LUT2 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[6]),
    .I1(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=4'h1;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_13),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[1]),
    .I3(reg_blink_period[5]) 
);
defparam ff_blink_counter_3_s8.INIT=16'h0001;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_11),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[0]),
    .I2(ff_blink_counter_3_12),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s6.INIT=16'h0FEE;
  LUT4 n410_s5 (
    .F(n410_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n410_s5.INIT=16'h0001;
  LUT4 n103_s3 (
    .F(n103_9),
    .I0(n78_5),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n103_s3.INIT=16'h1444;
  LUT4 n96_s4 (
    .F(n96_10),
    .I0(n99_8),
    .I1(w_screen_pos_x_Z_6),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[8]) 
);
defparam n96_s4.INIT=16'h8000;
  LUT4 w_screen_pos_x_Z_10_s5 (
    .F(w_screen_pos_x_Z_10_12),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_Z_10_s5.INIT=16'hA955;
  LUT4 n161_s4 (
    .F(n161_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n161_s4.INIT=16'h8000;
  LUT4 n163_s3 (
    .F(n163_9),
    .I0(n360_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n163_s3.INIT=16'h1444;
  LUT4 w_screen_pos_x_Z_12_s5 (
    .F(w_screen_pos_x_Z_12_12),
    .I0(n294_22),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_Z_12_s5.INIT=16'hFE01;
  LUT4 n294_s18 (
    .F(n294_24),
    .I0(ff_half_count[12]),
    .I1(n294_22),
    .I2(ff_half_count[10]),
    .I3(ff_half_count[11]) 
);
defparam n294_s18.INIT=16'h0001;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT3 n432_s2 (
    .F(n432_8),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_11),
    .I2(reg_interleaving_mode) 
);
defparam n432_s2.INIT=8'hDF;
  LUT3 n408_s5 (
    .F(n408_11),
    .I0(n408_8),
    .I1(ff_blink_counter_3_11),
    .I2(reg_interleaving_mode) 
);
defparam n408_s5.INIT=8'h10;
  LUT4 n360_s8 (
    .F(n360_12),
    .I0(w_h_count[4]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(n360_4) 
);
defparam n360_s8.INIT=16'h4000;
  LUT4 n78_s1 (
    .F(n78_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[4]),
    .I2(w_h_count_end_12),
    .I3(w_h_count_end_13) 
);
defparam n78_s1.INIT=16'h2000;
  LUT4 n370_s4 (
    .F(n370_10),
    .I0(n370_7),
    .I1(ff_blink_base[3]),
    .I2(n360_12),
    .I3(reg_interleaving_mode) 
);
defparam n370_s4.INIT=16'h5C00;
  LUT2 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_13),
    .I0(n360_12),
    .I1(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s5.INIT=4'hB;
  LUT3 n373_s3 (
    .F(n373_9),
    .I0(n360_12),
    .I1(ff_blink_base[0]),
    .I2(reg_interleaving_mode) 
);
defparam n373_s3.INIT=8'h60;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(w_screen_pos_x_Z_6),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(w_screen_pos_x_Z_5),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(w_screen_pos_x_Z_4),
    .D(n101_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(w_screen_pos_x_Z_3),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(w_screen_pos_x_Z_2),
    .D(n103_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(w_screen_pos_x_Z_1),
    .D(n104_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(w_screen_pos_x_Z_0),
    .D(n105_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_sdram_refresh),
    .D(n139_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n163_9),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n165_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n265_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_field_s1 (
    .Q(ff_field),
    .D(n223_5),
    .CLK(clk85m),
    .CE(n360_12),
    .CLEAR(n36_6) 
);
defparam ff_field_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n371_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_13),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n372_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_13),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n407_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n408_11),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n409_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n410_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n432_8),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_blink_base_3_s4 (
    .Q(ff_blink_base[3]),
    .D(n370_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s4.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n373_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_Z_3_s (
    .SUM(w_pixel_pos_x_Z[3]),
    .COUT(w_pixel_pos_x_Z_3_2),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_Z_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_4_s (
    .SUM(w_pixel_pos_x_Z[4]),
    .COUT(w_pixel_pos_x_Z_4_2),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_3_2) 
);
defparam w_pixel_pos_x_Z_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_5_s (
    .SUM(w_pixel_pos_x_Z[5]),
    .COUT(w_pixel_pos_x_Z_5_2),
    .I0(w_screen_pos_x_Z_9_8),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_4_2) 
);
defparam w_pixel_pos_x_Z_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_6_s (
    .SUM(w_pixel_pos_x_Z[6]),
    .COUT(w_pixel_pos_x_Z_6_2),
    .I0(w_screen_pos_x_Z_10_12),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_5_2) 
);
defparam w_pixel_pos_x_Z_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_7_s (
    .SUM(w_pixel_pos_x_Z[7]),
    .COUT(w_pixel_pos_x_Z_7_2),
    .I0(w_screen_pos_x_Z_11_10),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_6_2) 
);
defparam w_pixel_pos_x_Z_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_8_s (
    .SUM(w_pixel_pos_x_Z[8]),
    .COUT(w_pixel_pos_x_Z_8_0_COUT),
    .I0(w_screen_pos_x_Z_12_12),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_7_2) 
);
defparam w_pixel_pos_x_Z_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s (
    .SUM(w_screen_pos_y_0_1),
    .COUT(w_screen_pos_y_0_2),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s (
    .SUM(w_screen_pos_y_1_1),
    .COUT(w_screen_pos_y_1_2),
    .I0(n324_7),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_2) 
);
defparam w_screen_pos_y_1_s.ALU_MODE=0;
  ALU w_screen_pos_y_2_s (
    .SUM(w_screen_pos_y_2_1),
    .COUT(w_screen_pos_y_2_2),
    .I0(n323_7),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_2) 
);
defparam w_screen_pos_y_2_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_4_s (
    .SUM(w_screen_pos_y_Z[4]),
    .COUT(w_screen_pos_y_Z_4_2),
    .I0(n321_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_3_5) 
);
defparam w_screen_pos_y_Z_4_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_5_s (
    .SUM(w_screen_pos_y_Z[5]),
    .COUT(w_screen_pos_y_Z_5_2),
    .I0(n320_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_4_2) 
);
defparam w_screen_pos_y_Z_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_6_s (
    .SUM(w_screen_pos_y_Z[6]),
    .COUT(w_screen_pos_y_Z_6_2),
    .I0(n319_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_5_2) 
);
defparam w_screen_pos_y_Z_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_7_s (
    .SUM(w_screen_pos_y_Z[7]),
    .COUT(w_screen_pos_y_Z_7_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_6_2) 
);
defparam w_screen_pos_y_Z_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_8_2),
    .I0(n317_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_9_s (
    .SUM(w_screen_pos_y_9_1),
    .COUT(w_screen_pos_y_9_0_COUT),
    .I0(n315_12),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_2) 
);
defparam w_screen_pos_y_9_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_0_s (
    .SUM(w_pixel_pos_y_Z[0]),
    .COUT(w_pixel_pos_y_Z_0_2),
    .I0(w_screen_pos_y_0_1),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_Z_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_1_s (
    .SUM(w_pixel_pos_y_Z[1]),
    .COUT(w_pixel_pos_y_Z_1_2),
    .I0(w_screen_pos_y_1_1),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_0_2) 
);
defparam w_pixel_pos_y_Z_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_2_s (
    .SUM(w_pixel_pos_y_Z[2]),
    .COUT(w_pixel_pos_y_Z_2_2),
    .I0(w_screen_pos_y_2_1),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_1_2) 
);
defparam w_pixel_pos_y_Z_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_3_s (
    .SUM(w_pixel_pos_y_Z[3]),
    .COUT(w_pixel_pos_y_Z_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_2_2) 
);
defparam w_pixel_pos_y_Z_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_4_s (
    .SUM(w_pixel_pos_y_Z[4]),
    .COUT(w_pixel_pos_y_Z_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_3_2) 
);
defparam w_pixel_pos_y_Z_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_5_s (
    .SUM(w_pixel_pos_y_Z[5]),
    .COUT(w_pixel_pos_y_Z_5_2),
    .I0(w_screen_pos_y_Z[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_4_2) 
);
defparam w_pixel_pos_y_Z_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_6_s (
    .SUM(w_pixel_pos_y_Z[6]),
    .COUT(w_pixel_pos_y_Z_6_2),
    .I0(w_screen_pos_y_Z[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_5_2) 
);
defparam w_pixel_pos_y_Z_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_7_s (
    .SUM(w_pixel_pos_y_Z[7]),
    .COUT(w_pixel_pos_y_Z_7_0_COUT),
    .I0(w_screen_pos_y_Z[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_6_2) 
);
defparam w_pixel_pos_y_Z_7_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n323_6) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_v_count[5]),
    .I1(reg_212lines_mode),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n318_3),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n315_9),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n318_3) 
);
defparam n317_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_3_s1 (
    .SUM(w_screen_pos_y_Z[3]),
    .COUT(w_screen_pos_y_Z_3_5),
    .I0(n322_2),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_2) 
);
defparam w_screen_pos_y_Z_3_s1.ALU_MODE=1;
  ALU n324_s1 (
    .SUM(n324_7),
    .COUT(n324_6),
    .I0(w_v_count[2]),
    .I1(reg_212lines_mode),
    .I3(GND),
    .CIN(VCC) 
);
defparam n324_s1.ALU_MODE=1;
  ALU n323_s1 (
    .SUM(n323_7),
    .COUT(n323_6),
    .I0(w_v_count[3]),
    .I1(reg_212lines_mode),
    .I3(GND),
    .CIN(n324_6) 
);
defparam n323_s1.ALU_MODE=1;
  INV n223_s2 (
    .O(n223_5),
    .I(ff_field) 
);
  INV n315_s5 (
    .O(n315_12),
    .I(n315_9) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_Z_7_s8 (
    .O(w_screen_pos_x_Z_7_14),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_screen_pos_x_Z_7_14,
  n294_24,
  w_vram_address1_4_6,
  n240_4,
  w_4colors_mode,
  n440_8,
  n438_7,
  reg_display_on,
  n327_10,
  w_screen_v_active,
  ff_screen_h_active_9,
  reg_left_mask,
  n88_8,
  w_sprite_mode2_4,
  ff_screen_h_active_10,
  w_vram_address1_13_9,
  w_vram_address1_13_11,
  reg_scroll_planes,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_12,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_backdrop_color,
  ff_half_count,
  reg_screen_mode,
  w_pixel_pos_y_Z,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  w_screen_mode_vram_valid,
  ff_state_1_7,
  n1632_5,
  n255_11,
  n1632_9,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_screen_pos_x_Z_7_14;
input n294_24;
input w_vram_address1_4_6;
input n240_4;
input w_4colors_mode;
input n440_8;
input n438_7;
input reg_display_on;
input n327_10;
input w_screen_v_active;
input ff_screen_h_active_9;
input reg_left_mask;
input n88_8;
input w_sprite_mode2_4;
input ff_screen_h_active_10;
input w_vram_address1_13_9;
input w_vram_address1_13_11;
input reg_scroll_planes;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_12;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [7:0] reg_backdrop_color;
input [7:7] ff_half_count;
input [4:0] reg_screen_mode;
input [7:0] w_pixel_pos_y_Z;
input [16:6] reg_color_table_base;
input [16:11] reg_pattern_generator_table_base;
output w_screen_mode_vram_valid;
output ff_state_1_7;
output n1632_5;
output n255_11;
output n1632_9;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n797_4;
wire n798_4;
wire n799_4;
wire n800_4;
wire n1354_4;
wire n1355_4;
wire n1358_4;
wire n1359_4;
wire n1360_4;
wire n1361_4;
wire n1362_4;
wire n1363_4;
wire n1366_4;
wire n1367_4;
wire n1368_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1373_4;
wire n1378_4;
wire n1379_4;
wire n1382_4;
wire n1383_4;
wire n1384_4;
wire n1385_4;
wire n1386_4;
wire n1387_4;
wire n1390_4;
wire n1391_4;
wire n1392_4;
wire n1393_4;
wire n1395_4;
wire n1398_4;
wire n1399_4;
wire n1400_4;
wire n1401_4;
wire n1402_4;
wire n1632_3;
wire n801_31;
wire n802_30;
wire n803_30;
wire n804_30;
wire n833_25;
wire n834_25;
wire n835_25;
wire n836_25;
wire n837_27;
wire n838_24;
wire n839_24;
wire n840_24;
wire n972_16;
wire n973_16;
wire n974_16;
wire n975_16;
wire n976_17;
wire n977_17;
wire n978_17;
wire n979_17;
wire n980_13;
wire n981_13;
wire n982_13;
wire n983_13;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_14;
wire n988_14;
wire n989_14;
wire n990_14;
wire n991_14;
wire n992_15;
wire n993_15;
wire n994_15;
wire n995_15;
wire n996_16;
wire n997_15;
wire n998_15;
wire n999_15;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1011_13;
wire n1012_13;
wire n1013_13;
wire n1014_13;
wire n1015_13;
wire n1342_33;
wire n1343_33;
wire n1344_33;
wire n1345_33;
wire n1346_25;
wire n1347_25;
wire n1348_25;
wire n1349_25;
wire ff_next_vram3_3_8;
wire ff_screen_h_in_active_9;
wire ff_next_vram6_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram6_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram2_3_9;
wire ff_next_vram4_7_8;
wire ff_next_vram5_7_9;
wire ff_next_vram5_3_9;
wire n179_7;
wire n176_7;
wire n1667_7;
wire n1666_7;
wire n1665_7;
wire n1664_7;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n689_6;
wire n527_6;
wire n139_7;
wire n255_9;
wire n1000_16;
wire n1001_16;
wire n1002_16;
wire n1003_16;
wire n1350_5;
wire n1350_6;
wire n1351_5;
wire n1352_5;
wire n1353_5;
wire n1354_7;
wire n1355_5;
wire n1356_5;
wire n1357_5;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_5;
wire n1366_5;
wire n1367_5;
wire n1368_5;
wire n1369_5;
wire n1370_5;
wire n1370_7;
wire n1371_5;
wire n1371_6;
wire n1372_5;
wire n1372_6;
wire n1373_5;
wire n1373_6;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1389_5;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire n1401_5;
wire n1402_5;
wire n1403_5;
wire n1404_5;
wire n1405_5;
wire w_pattern0_3_4;
wire n801_32;
wire n801_33;
wire n801_35;
wire n802_31;
wire n802_33;
wire n803_31;
wire n803_33;
wire n804_31;
wire n804_33;
wire n805_24;
wire n806_24;
wire n807_24;
wire n808_24;
wire n972_17;
wire n972_18;
wire n973_17;
wire n973_18;
wire n974_17;
wire n974_18;
wire n975_17;
wire n975_18;
wire n976_18;
wire n976_19;
wire n977_18;
wire n977_19;
wire n978_18;
wire n978_19;
wire n979_18;
wire n979_19;
wire n980_14;
wire n980_15;
wire n981_14;
wire n981_15;
wire n982_14;
wire n982_15;
wire n983_14;
wire n983_15;
wire n984_15;
wire n984_16;
wire n985_15;
wire n985_16;
wire n986_15;
wire n986_16;
wire n987_15;
wire n987_16;
wire n988_15;
wire n989_15;
wire n990_15;
wire n991_15;
wire n992_16;
wire n993_16;
wire n994_16;
wire n995_16;
wire n996_17;
wire n997_16;
wire n998_16;
wire n999_16;
wire n1342_34;
wire n1343_34;
wire n1344_34;
wire n1345_34;
wire n1348_26;
wire n1348_27;
wire n1349_26;
wire n1349_27;
wire ff_pos_x_5_9;
wire ff_pos_x_5_10;
wire ff_next_vram0_7_7;
wire ff_next_vram3_7_8;
wire ff_next_vram3_7_9;
wire ff_next_vram4_3_7;
wire ff_next_vram3_3_9;
wire ff_screen_h_in_active_10;
wire ff_next_vram7_3_8;
wire ff_next_vram7_3_9;
wire ff_next_vram2_7_9;
wire ff_next_vram6_7_9;
wire ff_next_vram4_7_9;
wire ff_next_vram5_7_10;
wire n181_8;
wire n178_8;
wire n177_8;
wire n705_7;
wire n705_8;
wire n705_9;
wire n704_7;
wire n704_8;
wire n703_7;
wire n703_8;
wire n703_9;
wire n702_7;
wire n702_8;
wire n701_7;
wire n700_7;
wire n699_7;
wire n699_8;
wire n699_9;
wire n698_7;
wire n698_8;
wire n698_9;
wire n697_7;
wire n697_8;
wire n697_9;
wire n696_7;
wire n696_8;
wire n696_9;
wire n695_7;
wire n695_8;
wire n695_9;
wire n694_7;
wire n694_8;
wire n694_9;
wire n693_7;
wire n693_8;
wire n693_9;
wire n692_7;
wire n692_8;
wire n692_9;
wire n691_7;
wire n691_8;
wire n690_7;
wire n690_8;
wire n689_7;
wire n689_8;
wire n527_7;
wire n140_9;
wire n138_8;
wire n255_10;
wire n1350_8;
wire n1351_7;
wire n1352_7;
wire n1353_7;
wire n1354_9;
wire n1355_8;
wire n1356_6;
wire n1356_7;
wire n1357_6;
wire n1357_7;
wire n1358_6;
wire n1359_6;
wire n1360_6;
wire n1361_6;
wire n1362_6;
wire n1363_6;
wire n1364_6;
wire n1364_7;
wire n1365_6;
wire n1365_7;
wire n1366_6;
wire n1367_6;
wire n1368_6;
wire n1369_6;
wire n1374_6;
wire n1375_6;
wire n1376_6;
wire n1377_6;
wire n1378_6;
wire n1379_6;
wire n1380_6;
wire n1380_7;
wire n1381_6;
wire n1381_7;
wire n1382_6;
wire n1383_6;
wire n1384_6;
wire n1385_6;
wire n1386_6;
wire n1387_6;
wire n1388_6;
wire n1388_7;
wire n1389_6;
wire n1389_7;
wire n1390_6;
wire n1391_6;
wire n1392_6;
wire n1393_6;
wire n1394_6;
wire n1394_7;
wire n1395_6;
wire n1396_6;
wire n1396_7;
wire n1397_6;
wire n1397_7;
wire n1398_6;
wire n1399_6;
wire n1400_6;
wire n1401_6;
wire n1402_7;
wire n1403_6;
wire n1403_7;
wire n1404_6;
wire n1404_7;
wire n1405_6;
wire n1405_7;
wire n1632_6;
wire n1632_7;
wire n801_36;
wire n801_37;
wire n805_27;
wire n805_28;
wire n806_27;
wire n806_28;
wire n807_27;
wire n807_28;
wire n808_27;
wire n808_28;
wire n972_19;
wire n973_19;
wire n974_19;
wire n975_19;
wire n976_20;
wire n977_20;
wire n978_20;
wire n979_20;
wire n984_17;
wire n985_17;
wire n986_17;
wire n987_17;
wire n996_18;
wire n996_19;
wire n997_17;
wire n998_17;
wire n999_17;
wire n1342_35;
wire n1343_35;
wire n1344_35;
wire n1345_35;
wire n1346_27;
wire n1346_28;
wire n1347_27;
wire n1347_28;
wire n1348_29;
wire n1349_28;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_next_vram3_7_10;
wire ff_next_vram4_3_8;
wire ff_screen_h_in_active_11;
wire ff_next_vram7_3_10;
wire ff_next_vram6_7_10;
wire n705_10;
wire n705_11;
wire n705_12;
wire n704_9;
wire n704_10;
wire n703_10;
wire n703_11;
wire n703_12;
wire n703_13;
wire n702_9;
wire n702_10;
wire n702_11;
wire n702_12;
wire n702_13;
wire n701_8;
wire n701_9;
wire n701_10;
wire n700_8;
wire n700_9;
wire n699_10;
wire n699_12;
wire n699_13;
wire n698_11;
wire n698_12;
wire n697_10;
wire n697_11;
wire n697_12;
wire n696_11;
wire n696_12;
wire n695_10;
wire n695_12;
wire n695_13;
wire n694_11;
wire n694_12;
wire n694_13;
wire n693_12;
wire n693_14;
wire n693_15;
wire n693_16;
wire n692_11;
wire n692_12;
wire n691_9;
wire n691_10;
wire n690_9;
wire n690_11;
wire n690_12;
wire n689_9;
wire n689_10;
wire n527_8;
wire n527_9;
wire n1350_9;
wire n1351_8;
wire n1352_8;
wire n1353_8;
wire n1354_10;
wire n1362_8;
wire n1362_9;
wire n1363_8;
wire n1364_8;
wire n1365_8;
wire n1374_7;
wire n1375_7;
wire n1376_7;
wire n1377_7;
wire n1378_8;
wire n1378_9;
wire n1379_8;
wire n1380_8;
wire n1381_8;
wire n1386_8;
wire n1386_9;
wire n1387_8;
wire n1388_8;
wire n1389_8;
wire n1394_8;
wire n1394_9;
wire n1395_8;
wire n1396_8;
wire n1397_8;
wire n1402_8;
wire n801_38;
wire n805_29;
wire n805_30;
wire n806_29;
wire n807_29;
wire n808_29;
wire n1346_29;
wire n1347_29;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire ff_next_vram7_3_11;
wire n705_14;
wire n702_14;
wire n702_15;
wire n695_15;
wire n694_15;
wire n694_16;
wire n693_18;
wire n692_13;
wire n691_11;
wire n691_12;
wire n690_13;
wire n690_14;
wire n689_11;
wire n527_10;
wire n805_31;
wire n806_30;
wire n807_30;
wire n808_30;
wire n694_17;
wire n805_33;
wire n806_32;
wire n807_32;
wire n808_32;
wire n690_16;
wire n138_10;
wire n140_11;
wire n692_15;
wire n693_20;
wire n694_19;
wire n1348_31;
wire n1355_10;
wire n1354_12;
wire n1363_10;
wire n1362_11;
wire n1379_10;
wire n1378_11;
wire n1387_10;
wire n1386_11;
wire n1395_10;
wire n1402_10;
wire ff_pattern7_7_7;
wire n693_22;
wire n699_16;
wire n177_10;
wire n178_10;
wire n180_9;
wire n693_24;
wire n808_34;
wire n807_34;
wire n806_34;
wire n805_35;
wire n727_6;
wire n695_17;
wire n696_14;
wire n698_14;
wire n699_18;
wire n703_16;
wire n700_12;
wire n705_16;
wire ff_next_vram0_7_9;
wire n139_10;
wire n833_28;
wire n804_35;
wire n803_35;
wire n802_35;
wire n801_40;
wire ff_next_vram4_3_10;
wire n1370_11;
wire n1354_14;
wire n1355_12;
wire n1354_16;
wire n1353_10;
wire n1352_10;
wire n1351_10;
wire n1350_11;
wire n1405_9;
wire n1404_9;
wire n1403_9;
wire n1397_10;
wire n1396_10;
wire n1394_11;
wire n1389_10;
wire n1388_10;
wire n1381_10;
wire n1380_10;
wire n1377_9;
wire n1376_9;
wire n1375_9;
wire n1374_9;
wire n1365_10;
wire n1364_10;
wire n1357_9;
wire n1356_9;
wire n1353_12;
wire n1352_12;
wire n1351_12;
wire n1350_13;
wire n693_26;
wire n695_19;
wire n1392_9;
wire n1370_13;
wire ff_next_vram1_7_11;
wire n1347_31;
wire n1346_31;
wire n1003_19;
wire ff_next_vram3_7_12;
wire n1370_15;
wire n181_13;
wire ff_pos_x_5_14;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n313_3;
wire n312_2;
wire n311_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n1000_14;
wire n1001_14;
wire n1002_14;
wire n1003_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [1:0] ff_vram_rdata_sel;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT4 n97_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n97_s4.INIT=16'h8000;
  LUT3 n1000_s15 (
    .F(n797_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1000_s15.INIT=8'hCA;
  LUT3 n1001_s14 (
    .F(n798_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1001_s14.INIT=8'hCA;
  LUT3 n1002_s14 (
    .F(n799_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1002_s14.INIT=8'hCA;
  LUT3 n1003_s15 (
    .F(n800_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1003_s15.INIT=8'hCA;
  LUT4 n1354_s1 (
    .F(n1354_4),
    .I0(n1354_14),
    .I1(ff_pattern1[3]),
    .I2(n1354_16),
    .I3(n1354_7) 
);
defparam n1354_s1.INIT=16'hFFF8;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(n1354_14),
    .I1(ff_pattern1[2]),
    .I2(n1355_5),
    .I3(n1355_12) 
);
defparam n1355_s1.INIT=16'hFFF8;
  LUT4 n1358_s1 (
    .F(n1358_4),
    .I0(n1354_14),
    .I1(ff_pattern2[7]),
    .I2(n1350_11),
    .I3(n1358_5) 
);
defparam n1358_s1.INIT=16'hFFF8;
  LUT4 n1359_s1 (
    .F(n1359_4),
    .I0(n1354_14),
    .I1(ff_pattern2[6]),
    .I2(n1351_10),
    .I3(n1359_5) 
);
defparam n1359_s1.INIT=16'hFFF8;
  LUT4 n1360_s1 (
    .F(n1360_4),
    .I0(n1354_14),
    .I1(ff_pattern2[5]),
    .I2(n1352_10),
    .I3(n1360_5) 
);
defparam n1360_s1.INIT=16'hFFF8;
  LUT4 n1361_s1 (
    .F(n1361_4),
    .I0(n1354_14),
    .I1(ff_pattern2[4]),
    .I2(n1353_10),
    .I3(n1361_5) 
);
defparam n1361_s1.INIT=16'hFFF8;
  LUT4 n1362_s1 (
    .F(n1362_4),
    .I0(n1354_14),
    .I1(ff_pattern2[3]),
    .I2(n1354_16),
    .I3(n1362_5) 
);
defparam n1362_s1.INIT=16'hFFF8;
  LUT4 n1363_s1 (
    .F(n1363_4),
    .I0(n1354_14),
    .I1(ff_pattern2[2]),
    .I2(n1355_12),
    .I3(n1363_5) 
);
defparam n1363_s1.INIT=16'hFFF8;
  LUT4 n1366_s1 (
    .F(n1366_4),
    .I0(n1354_14),
    .I1(ff_pattern3[7]),
    .I2(n1350_11),
    .I3(n1366_5) 
);
defparam n1366_s1.INIT=16'hFFF8;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(n1354_14),
    .I1(ff_pattern3[6]),
    .I2(n1351_10),
    .I3(n1367_5) 
);
defparam n1367_s1.INIT=16'hFFF8;
  LUT4 n1368_s1 (
    .F(n1368_4),
    .I0(n1354_14),
    .I1(ff_pattern3[5]),
    .I2(n1352_10),
    .I3(n1368_5) 
);
defparam n1368_s1.INIT=16'hFFF8;
  LUT4 n1369_s1 (
    .F(n1369_4),
    .I0(n1354_14),
    .I1(ff_pattern3[4]),
    .I2(n1353_10),
    .I3(n1369_5) 
);
defparam n1369_s1.INIT=16'hFFF8;
  LUT4 n1370_s1 (
    .F(n1370_4),
    .I0(n1370_5),
    .I1(n1370_11),
    .I2(n1354_16),
    .I3(n1370_7) 
);
defparam n1370_s1.INIT=16'hFFF4;
  LUT4 n1371_s1 (
    .F(n1371_4),
    .I0(n1371_5),
    .I1(n1370_11),
    .I2(n1355_12),
    .I3(n1371_6) 
);
defparam n1371_s1.INIT=16'hFFF4;
  LUT3 n1372_s1 (
    .F(n1372_4),
    .I0(n1370_11),
    .I1(n1372_5),
    .I2(n1372_6) 
);
defparam n1372_s1.INIT=8'h70;
  LUT3 n1373_s1 (
    .F(n1373_4),
    .I0(n1370_11),
    .I1(n1373_5),
    .I2(n1373_6) 
);
defparam n1373_s1.INIT=8'h70;
  LUT4 n1378_s1 (
    .F(n1378_4),
    .I0(n1354_14),
    .I1(ff_pattern4[3]),
    .I2(n1354_16),
    .I3(n1378_5) 
);
defparam n1378_s1.INIT=16'hFFF8;
  LUT4 n1379_s1 (
    .F(n1379_4),
    .I0(n1354_14),
    .I1(ff_pattern4[2]),
    .I2(n1355_12),
    .I3(n1379_5) 
);
defparam n1379_s1.INIT=16'hFFF8;
  LUT4 n1382_s1 (
    .F(n1382_4),
    .I0(n1354_14),
    .I1(ff_pattern5[7]),
    .I2(n1350_11),
    .I3(n1382_5) 
);
defparam n1382_s1.INIT=16'hFFF8;
  LUT4 n1383_s1 (
    .F(n1383_4),
    .I0(n1354_14),
    .I1(ff_pattern5[6]),
    .I2(n1351_10),
    .I3(n1383_5) 
);
defparam n1383_s1.INIT=16'hFFF8;
  LUT4 n1384_s1 (
    .F(n1384_4),
    .I0(n1354_14),
    .I1(ff_pattern5[5]),
    .I2(n1352_10),
    .I3(n1384_5) 
);
defparam n1384_s1.INIT=16'hFFF8;
  LUT4 n1385_s1 (
    .F(n1385_4),
    .I0(n1354_14),
    .I1(ff_pattern5[4]),
    .I2(n1353_10),
    .I3(n1385_5) 
);
defparam n1385_s1.INIT=16'hFFF8;
  LUT4 n1386_s1 (
    .F(n1386_4),
    .I0(n1354_14),
    .I1(ff_pattern5[3]),
    .I2(n1354_16),
    .I3(n1386_5) 
);
defparam n1386_s1.INIT=16'hFFF8;
  LUT4 n1387_s1 (
    .F(n1387_4),
    .I0(n1354_14),
    .I1(ff_pattern5[2]),
    .I2(n1355_12),
    .I3(n1387_5) 
);
defparam n1387_s1.INIT=16'hFFF8;
  LUT4 n1390_s1 (
    .F(n1390_4),
    .I0(n1354_14),
    .I1(ff_pattern6[7]),
    .I2(n1350_11),
    .I3(n1390_5) 
);
defparam n1390_s1.INIT=16'hFFF8;
  LUT4 n1391_s1 (
    .F(n1391_4),
    .I0(n1354_14),
    .I1(ff_pattern6[6]),
    .I2(n1351_10),
    .I3(n1391_5) 
);
defparam n1391_s1.INIT=16'hFFF8;
  LUT4 n1392_s1 (
    .F(n1392_4),
    .I0(n1354_14),
    .I1(ff_pattern6[5]),
    .I2(n1352_10),
    .I3(n1392_5) 
);
defparam n1392_s1.INIT=16'hFFF8;
  LUT4 n1393_s1 (
    .F(n1393_4),
    .I0(n1354_14),
    .I1(ff_pattern6[4]),
    .I2(n1353_10),
    .I3(n1393_5) 
);
defparam n1393_s1.INIT=16'hFFF8;
  LUT4 n1395_s1 (
    .F(n1395_4),
    .I0(n1354_14),
    .I1(ff_pattern6[2]),
    .I2(n1355_12),
    .I3(n1395_5) 
);
defparam n1395_s1.INIT=16'hFFF8;
  LUT4 n1398_s1 (
    .F(n1398_4),
    .I0(n1354_14),
    .I1(ff_pattern7[7]),
    .I2(n1350_11),
    .I3(n1398_5) 
);
defparam n1398_s1.INIT=16'hFFF8;
  LUT4 n1399_s1 (
    .F(n1399_4),
    .I0(n1354_14),
    .I1(ff_pattern7[6]),
    .I2(n1351_10),
    .I3(n1399_5) 
);
defparam n1399_s1.INIT=16'hFFF8;
  LUT4 n1400_s1 (
    .F(n1400_4),
    .I0(n1354_14),
    .I1(ff_pattern7[5]),
    .I2(n1352_10),
    .I3(n1400_5) 
);
defparam n1400_s1.INIT=16'hFFF8;
  LUT4 n1401_s1 (
    .F(n1401_4),
    .I0(n1354_14),
    .I1(ff_pattern7[4]),
    .I2(n1353_10),
    .I3(n1401_5) 
);
defparam n1401_s1.INIT=16'hFFF8;
  LUT4 n1402_s1 (
    .F(n1402_4),
    .I0(n1354_14),
    .I1(ff_pattern7[3]),
    .I2(n1354_16),
    .I3(n1402_5) 
);
defparam n1402_s1.INIT=16'hFFF8;
  LUT3 w_pattern0_3_s0 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_3_s0.INIT=8'hAC;
  LUT3 w_pattern0_2_s0 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_2_s0.INIT=8'hAC;
  LUT3 w_pattern0_1_s0 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_1_s0.INIT=8'hCA;
  LUT3 w_pattern0_0_s0 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_0_s0.INIT=8'hCA;
  LUT4 n1632_s0 (
    .F(n1632_3),
    .I0(w_screen_pos_x_Z_3),
    .I1(n1632_9),
    .I2(n1632_5),
    .I3(w_screen_pos_x_Z_2) 
);
defparam n1632_s0.INIT=16'h9000;
  LUT4 n801_s23 (
    .F(n801_31),
    .I0(n801_32),
    .I1(n801_33),
    .I2(n801_40),
    .I3(n801_35) 
);
defparam n801_s23.INIT=16'hFFF4;
  LUT4 n802_s22 (
    .F(n802_30),
    .I0(n801_33),
    .I1(n802_31),
    .I2(n802_35),
    .I3(n802_33) 
);
defparam n802_s22.INIT=16'hFFF2;
  LUT4 n803_s22 (
    .F(n803_30),
    .I0(n801_33),
    .I1(n803_31),
    .I2(n803_35),
    .I3(n803_33) 
);
defparam n803_s22.INIT=16'hFFF2;
  LUT4 n804_s22 (
    .F(n804_30),
    .I0(n801_33),
    .I1(n804_31),
    .I2(n804_35),
    .I3(n804_33) 
);
defparam n804_s22.INIT=16'hFFF2;
  LUT4 n833_s19 (
    .F(n833_25),
    .I0(ff_next_vram3[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(w_vram_address1_4_6) 
);
defparam n833_s19.INIT=16'hF888;
  LUT4 n834_s19 (
    .F(n834_25),
    .I0(ff_next_vram3[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(w_vram_address1_4_6) 
);
defparam n834_s19.INIT=16'hF888;
  LUT4 n835_s19 (
    .F(n835_25),
    .I0(ff_next_vram3[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(w_vram_address1_4_6) 
);
defparam n835_s19.INIT=16'hF888;
  LUT4 n836_s19 (
    .F(n836_25),
    .I0(ff_next_vram3[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(w_vram_address1_4_6) 
);
defparam n836_s19.INIT=16'hF888;
  LUT3 n837_s23 (
    .F(n837_27),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_vram_address1_4_6) 
);
defparam n837_s23.INIT=8'hCA;
  LUT3 n838_s20 (
    .F(n838_24),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_vram_address1_4_6) 
);
defparam n838_s20.INIT=8'hCA;
  LUT3 n839_s20 (
    .F(n839_24),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_vram_address1_4_6) 
);
defparam n839_s20.INIT=8'hCA;
  LUT3 n840_s20 (
    .F(n840_24),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_vram_address1_4_6) 
);
defparam n840_s20.INIT=8'hCA;
  LUT3 n972_s12 (
    .F(n972_16),
    .I0(n972_17),
    .I1(n972_18),
    .I2(ff_phase[2]) 
);
defparam n972_s12.INIT=8'h53;
  LUT3 n973_s12 (
    .F(n973_16),
    .I0(n973_17),
    .I1(n973_18),
    .I2(ff_phase[2]) 
);
defparam n973_s12.INIT=8'h53;
  LUT3 n974_s12 (
    .F(n974_16),
    .I0(n974_17),
    .I1(n974_18),
    .I2(ff_phase[2]) 
);
defparam n974_s12.INIT=8'h53;
  LUT3 n975_s12 (
    .F(n975_16),
    .I0(n975_17),
    .I1(n975_18),
    .I2(ff_phase[2]) 
);
defparam n975_s12.INIT=8'h53;
  LUT3 n976_s13 (
    .F(n976_17),
    .I0(n976_18),
    .I1(n976_19),
    .I2(ff_phase[2]) 
);
defparam n976_s13.INIT=8'h53;
  LUT3 n977_s13 (
    .F(n977_17),
    .I0(n977_18),
    .I1(n977_19),
    .I2(ff_phase[2]) 
);
defparam n977_s13.INIT=8'h53;
  LUT3 n978_s13 (
    .F(n978_17),
    .I0(n978_18),
    .I1(n978_19),
    .I2(ff_phase[2]) 
);
defparam n978_s13.INIT=8'h53;
  LUT3 n979_s13 (
    .F(n979_17),
    .I0(n979_18),
    .I1(n979_19),
    .I2(ff_phase[2]) 
);
defparam n979_s13.INIT=8'h53;
  LUT4 n980_s9 (
    .F(n980_13),
    .I0(n801_40),
    .I1(n980_14),
    .I2(n980_15),
    .I3(ff_phase[1]) 
);
defparam n980_s9.INIT=16'hBB0F;
  LUT4 n981_s9 (
    .F(n981_13),
    .I0(n802_35),
    .I1(n981_14),
    .I2(n981_15),
    .I3(ff_phase[1]) 
);
defparam n981_s9.INIT=16'hBB0F;
  LUT4 n982_s9 (
    .F(n982_13),
    .I0(n803_35),
    .I1(n982_14),
    .I2(n982_15),
    .I3(ff_phase[1]) 
);
defparam n982_s9.INIT=16'hBB0F;
  LUT4 n983_s9 (
    .F(n983_13),
    .I0(n804_35),
    .I1(n983_14),
    .I2(n983_15),
    .I3(ff_phase[1]) 
);
defparam n983_s9.INIT=16'hBB0F;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n984_15),
    .I1(n984_16),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'h53;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n985_15),
    .I1(n985_16),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'h53;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n986_15),
    .I1(n986_16),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'h53;
  LUT3 n987_s10 (
    .F(n987_14),
    .I0(n987_15),
    .I1(n987_16),
    .I2(ff_phase[1]) 
);
defparam n987_s10.INIT=8'h53;
  LUT3 n988_s10 (
    .F(n988_14),
    .I0(n972_17),
    .I1(n988_15),
    .I2(ff_phase[1]) 
);
defparam n988_s10.INIT=8'h53;
  LUT3 n989_s10 (
    .F(n989_14),
    .I0(n973_17),
    .I1(n989_15),
    .I2(ff_phase[1]) 
);
defparam n989_s10.INIT=8'h53;
  LUT3 n990_s10 (
    .F(n990_14),
    .I0(n974_17),
    .I1(n990_15),
    .I2(ff_phase[1]) 
);
defparam n990_s10.INIT=8'h53;
  LUT3 n991_s10 (
    .F(n991_14),
    .I0(n975_17),
    .I1(n991_15),
    .I2(ff_phase[1]) 
);
defparam n991_s10.INIT=8'h53;
  LUT3 n992_s11 (
    .F(n992_15),
    .I0(n976_18),
    .I1(n992_16),
    .I2(ff_phase[1]) 
);
defparam n992_s11.INIT=8'h53;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(n977_18),
    .I1(n993_16),
    .I2(ff_phase[1]) 
);
defparam n993_s11.INIT=8'h53;
  LUT3 n994_s11 (
    .F(n994_15),
    .I0(n978_18),
    .I1(n994_16),
    .I2(ff_phase[1]) 
);
defparam n994_s11.INIT=8'h53;
  LUT3 n995_s11 (
    .F(n995_15),
    .I0(n979_18),
    .I1(n995_16),
    .I2(ff_phase[1]) 
);
defparam n995_s11.INIT=8'h53;
  LUT3 n996_s12 (
    .F(n996_16),
    .I0(n996_17),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n996_s12.INIT=8'hC5;
  LUT3 n997_s11 (
    .F(n997_15),
    .I0(n997_16),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n997_s11.INIT=8'hC5;
  LUT3 n998_s11 (
    .F(n998_15),
    .I0(n998_16),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n998_s11.INIT=8'hC5;
  LUT3 n999_s11 (
    .F(n999_15),
    .I0(n999_16),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n999_s11.INIT=8'hC5;
  LUT4 n1004_s9 (
    .F(n1004_13),
    .I0(ff_next_vram6[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n1004_s9.INIT=16'hF088;
  LUT4 n1005_s9 (
    .F(n1005_13),
    .I0(ff_next_vram6[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1005_s9.INIT=16'hF088;
  LUT4 n1006_s9 (
    .F(n1006_13),
    .I0(ff_next_vram6[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1006_s9.INIT=16'hF088;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(ff_next_vram6[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF088;
  LUT3 n1008_s9 (
    .F(n1008_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1008_s9.INIT=8'hCA;
  LUT3 n1009_s9 (
    .F(n1009_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1009_s9.INIT=8'hCA;
  LUT3 n1010_s9 (
    .F(n1010_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1010_s9.INIT=8'hCA;
  LUT3 n1011_s9 (
    .F(n1011_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1011_s9.INIT=8'hCA;
  LUT4 n1012_s9 (
    .F(n1012_13),
    .I0(ff_next_vram7[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1012_s9.INIT=16'hF088;
  LUT4 n1013_s9 (
    .F(n1013_13),
    .I0(ff_next_vram7[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1013_s9.INIT=16'hF088;
  LUT4 n1014_s9 (
    .F(n1014_13),
    .I0(ff_next_vram7[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1014_s9.INIT=16'hF088;
  LUT4 n1015_s9 (
    .F(n1015_13),
    .I0(ff_next_vram7[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1015_s9.INIT=16'hF088;
  LUT4 n1342_s23 (
    .F(n1342_33),
    .I0(n240_4),
    .I1(reg_backdrop_color[7]),
    .I2(n1342_34),
    .I3(n1370_11) 
);
defparam n1342_s23.INIT=16'h0F88;
  LUT4 n1343_s23 (
    .F(n1343_33),
    .I0(n240_4),
    .I1(reg_backdrop_color[6]),
    .I2(n1343_34),
    .I3(n1370_11) 
);
defparam n1343_s23.INIT=16'h0F88;
  LUT4 n1344_s23 (
    .F(n1344_33),
    .I0(n240_4),
    .I1(reg_backdrop_color[5]),
    .I2(n1344_34),
    .I3(n1370_11) 
);
defparam n1344_s23.INIT=16'h0F88;
  LUT4 n1345_s23 (
    .F(n1345_33),
    .I0(n240_4),
    .I1(reg_backdrop_color[4]),
    .I2(n1345_34),
    .I3(n1370_11) 
);
defparam n1345_s23.INIT=16'h0F88;
  LUT4 n1346_s21 (
    .F(n1346_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1346_31),
    .I3(n1370_11) 
);
defparam n1346_s21.INIT=16'h0F44;
  LUT4 n1347_s21 (
    .F(n1347_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1347_31),
    .I3(n1370_11) 
);
defparam n1347_s21.INIT=16'h0F44;
  LUT4 n1348_s21 (
    .F(n1348_25),
    .I0(n1348_26),
    .I1(n1348_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1370_11) 
);
defparam n1348_s21.INIT=16'hEEF0;
  LUT4 n1349_s21 (
    .F(n1349_25),
    .I0(n1349_26),
    .I1(n1349_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1370_11) 
);
defparam n1349_s21.INIT=16'hEEF0;
  LUT2 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=4'h8;
  LUT3 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_state_1_7),
    .I1(ff_screen_h_in_active_10),
    .I2(n255_9) 
);
defparam ff_screen_h_in_active_s4.INIT=8'h2F;
  LUT3 ff_next_vram7_3_s2 (
    .F(ff_next_vram6_3_7),
    .I0(ff_next_vram7_3_8),
    .I1(ff_phase[0]),
    .I2(ff_next_vram7_3_9) 
);
defparam ff_next_vram7_3_s2.INIT=8'hE0;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_next_vram3_7_9),
    .I1(ff_next_vram3_3_9),
    .I2(ff_phase[1]),
    .I3(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_7_s3.INIT=16'h3500;
  LUT3 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(ff_next_vram3_7_9),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_7_s3.INIT=8'hD0;
  LUT2 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_8),
    .I0(ff_next_vram7_3_9),
    .I1(ff_next_vram6_7_9) 
);
defparam ff_next_vram6_7_s3.INIT=4'h8;
  LUT3 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(ff_phase[1]),
    .I1(ff_next_vram3_3_9),
    .I2(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_3_s4.INIT=8'h60;
  LUT3 ff_next_vram2_3_s4 (
    .F(ff_next_vram2_3_9),
    .I0(ff_next_vram3_3_9),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_3_s4.INIT=8'hE0;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(ff_next_vram4_7_9),
    .I1(w_vram_address1_4_6),
    .I2(ff_phase[0]),
    .I3(ff_next_vram7_3_9) 
);
defparam ff_next_vram4_7_s4.INIT=16'hF100;
  LUT4 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(ff_phase[0]),
    .I1(n440_8),
    .I2(ff_next_vram5_7_10),
    .I3(ff_next_vram6_7_8) 
);
defparam ff_next_vram5_7_s4.INIT=16'hFF40;
  LUT4 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(ff_phase[0]),
    .I1(n440_8),
    .I2(ff_next_vram5_7_10),
    .I3(ff_next_vram6_3_7) 
);
defparam ff_next_vram5_3_s4.INIT=16'hFF40;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n181_8),
    .I3(ff_pos_x[2]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT4 n176_s2 (
    .F(n176_7),
    .I0(ff_pos_x[4]),
    .I1(n177_8),
    .I2(n181_8),
    .I3(ff_pos_x[5]) 
);
defparam n176_s2.INIT=16'h0708;
  LUT4 n1667_s2 (
    .F(n1667_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1632_9) 
);
defparam n1667_s2.INIT=16'hAC00;
  LUT4 n1666_s2 (
    .F(n1666_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1632_9) 
);
defparam n1666_s2.INIT=16'hAC00;
  LUT4 n1665_s2 (
    .F(n1665_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1632_9) 
);
defparam n1665_s2.INIT=16'hAC00;
  LUT4 n1664_s2 (
    .F(n1664_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1632_9) 
);
defparam n1664_s2.INIT=16'hAC00;
  LUT4 n705_s1 (
    .F(n705_6),
    .I0(n705_7),
    .I1(n705_8),
    .I2(n705_9),
    .I3(n438_7) 
);
defparam n705_s1.INIT=16'h4F00;
  LUT3 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_8),
    .I2(n438_7) 
);
defparam n704_s1.INIT=8'hB0;
  LUT4 n703_s1 (
    .F(n703_6),
    .I0(n703_7),
    .I1(n703_8),
    .I2(n703_9),
    .I3(n438_7) 
);
defparam n703_s1.INIT=16'hBF00;
  LUT4 n702_s1 (
    .F(n702_6),
    .I0(n702_7),
    .I1(ff_next_vram0[0]),
    .I2(n702_8),
    .I3(n438_7) 
);
defparam n702_s1.INIT=16'h4F00;
  LUT4 n701_s1 (
    .F(n701_6),
    .I0(n702_7),
    .I1(ff_next_vram0[1]),
    .I2(n701_7),
    .I3(n438_7) 
);
defparam n701_s1.INIT=16'h4F00;
  LUT4 n700_s1 (
    .F(n700_6),
    .I0(n702_7),
    .I1(ff_next_vram0[2]),
    .I2(n700_7),
    .I3(n438_7) 
);
defparam n700_s1.INIT=16'h4F00;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(n699_8),
    .I2(n699_9),
    .I3(n438_7) 
);
defparam n699_s1.INIT=16'hEF00;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(n698_8),
    .I2(n698_9),
    .I3(n438_7) 
);
defparam n698_s1.INIT=16'hEF00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_8),
    .I2(n697_9),
    .I3(n438_7) 
);
defparam n697_s1.INIT=16'hEF00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_7),
    .I1(n696_8),
    .I2(n696_9),
    .I3(n438_7) 
);
defparam n696_s1.INIT=16'hEF00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(n695_8),
    .I2(n695_9),
    .I3(n438_7) 
);
defparam n695_s1.INIT=16'hBF00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n694_9),
    .I3(n438_7) 
);
defparam n694_s1.INIT=16'hEF00;
  LUT4 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(n693_8),
    .I2(n693_9),
    .I3(n438_7) 
);
defparam n693_s1.INIT=16'hEF00;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(n692_8),
    .I2(n692_9),
    .I3(n438_7) 
);
defparam n692_s1.INIT=16'hEF00;
  LUT4 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(ff_next_vram0_7_7),
    .I2(n691_8),
    .I3(n438_7) 
);
defparam n691_s1.INIT=16'h4F00;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_7),
    .I1(ff_next_vram0_7_7),
    .I2(n690_8),
    .I3(n438_7) 
);
defparam n690_s1.INIT=16'h4F00;
  LUT3 n689_s1 (
    .F(n689_6),
    .I0(n689_7),
    .I1(n689_8),
    .I2(n438_7) 
);
defparam n689_s1.INIT=8'h70;
  LUT4 n527_s1 (
    .F(n527_6),
    .I0(n527_7),
    .I1(reg_display_on),
    .I2(n1350_6),
    .I3(n438_7) 
);
defparam n527_s1.INIT=16'h4000;
  LUT4 n139_s2 (
    .F(n139_7),
    .I0(n139_10),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(n140_9) 
);
defparam n139_s2.INIT=16'h1C00;
  LUT4 n255_s4 (
    .F(n255_9),
    .I0(ff_half_count[7]),
    .I1(w_screen_pos_x_Z_12_12),
    .I2(n327_10),
    .I3(n255_10) 
);
defparam n255_s4.INIT=16'hE7FF;
  LUT3 n1000_s14 (
    .F(n1000_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n1000_s14.INIT=8'hCA;
  LUT3 n1001_s13 (
    .F(n1001_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n1001_s13.INIT=8'hCA;
  LUT3 n1002_s13 (
    .F(n1002_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n1002_s13.INIT=8'hCA;
  LUT3 n1003_s14 (
    .F(n1003_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n1003_s14.INIT=8'hCA;
  LUT3 n1350_s2 (
    .F(n1350_5),
    .I0(ff_pattern1[7]),
    .I1(n1350_8),
    .I2(ff_pos_x_5_10) 
);
defparam n1350_s2.INIT=8'h3A;
  LUT2 n1350_s3 (
    .F(n1350_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1350_s3.INIT=4'h8;
  LUT3 n1351_s2 (
    .F(n1351_5),
    .I0(ff_pattern1[6]),
    .I1(n1351_7),
    .I2(ff_pos_x_5_10) 
);
defparam n1351_s2.INIT=8'h3A;
  LUT3 n1352_s2 (
    .F(n1352_5),
    .I0(ff_pattern1[5]),
    .I1(n1352_7),
    .I2(ff_pos_x_5_10) 
);
defparam n1352_s2.INIT=8'h3A;
  LUT3 n1353_s2 (
    .F(n1353_5),
    .I0(ff_pattern1[4]),
    .I1(n1353_7),
    .I2(ff_pos_x_5_10) 
);
defparam n1353_s2.INIT=8'h3A;
  LUT4 n1354_s4 (
    .F(n1354_7),
    .I0(n1354_12),
    .I1(n1354_9),
    .I2(ff_next_vram3_7_8),
    .I3(n1370_11) 
);
defparam n1354_s4.INIT=16'h5C00;
  LUT4 n1355_s2 (
    .F(n1355_5),
    .I0(n1355_10),
    .I1(n1355_8),
    .I2(ff_next_vram3_7_8),
    .I3(n1370_11) 
);
defparam n1355_s2.INIT=16'h5C00;
  LUT4 n1356_s2 (
    .F(n1356_5),
    .I0(n1356_6),
    .I1(n1356_7),
    .I2(ff_pattern1[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1356_s2.INIT=16'hEEF0;
  LUT4 n1357_s2 (
    .F(n1357_5),
    .I0(n1357_6),
    .I1(n1357_7),
    .I2(ff_pattern1[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1357_s2.INIT=16'hEEF0;
  LUT4 n1358_s2 (
    .F(n1358_5),
    .I0(ff_next_vram1[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1358_6),
    .I3(n1370_11) 
);
defparam n1358_s2.INIT=16'hF800;
  LUT4 n1359_s2 (
    .F(n1359_5),
    .I0(ff_next_vram1[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1359_6),
    .I3(n1370_11) 
);
defparam n1359_s2.INIT=16'hF800;
  LUT4 n1360_s2 (
    .F(n1360_5),
    .I0(ff_next_vram3_3_9),
    .I1(n1360_6),
    .I2(ff_next_vram1[5]),
    .I3(n1370_11) 
);
defparam n1360_s2.INIT=16'hE300;
  LUT4 n1361_s2 (
    .F(n1361_5),
    .I0(ff_next_vram1[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1361_6),
    .I3(n1370_11) 
);
defparam n1361_s2.INIT=16'hF800;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(n1362_6),
    .I1(n1362_11),
    .I2(ff_next_vram3_7_8),
    .I3(n1370_11) 
);
defparam n1362_s2.INIT=16'h3500;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(n1363_6),
    .I1(n1363_10),
    .I2(ff_next_vram3_7_8),
    .I3(n1370_11) 
);
defparam n1363_s2.INIT=16'h3500;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(n1364_6),
    .I1(n1364_7),
    .I2(ff_pattern2[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1364_s2.INIT=16'hEEF0;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(n1365_6),
    .I1(n1365_7),
    .I2(ff_pattern2[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1365_s2.INIT=16'hEEF0;
  LUT4 n1366_s2 (
    .F(n1366_5),
    .I0(ff_next_vram3_3_9),
    .I1(n1366_6),
    .I2(ff_next_vram2[7]),
    .I3(n1370_11) 
);
defparam n1366_s2.INIT=16'hE300;
  LUT4 n1367_s2 (
    .F(n1367_5),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1367_6),
    .I3(n1370_11) 
);
defparam n1367_s2.INIT=16'hF800;
  LUT4 n1368_s2 (
    .F(n1368_5),
    .I0(ff_next_vram3_3_9),
    .I1(n1368_6),
    .I2(ff_next_vram2[5]),
    .I3(n1370_11) 
);
defparam n1368_s2.INIT=16'hE300;
  LUT4 n1369_s2 (
    .F(n1369_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1369_6),
    .I3(n1370_11) 
);
defparam n1369_s2.INIT=16'hF800;
  LUT4 n1370_s2 (
    .F(n1370_5),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1370_15),
    .I3(n1370_13) 
);
defparam n1370_s2.INIT=16'h3335;
  LUT2 n1370_s4 (
    .F(n1370_7),
    .I0(ff_pattern3[3]),
    .I1(n1354_14) 
);
defparam n1370_s4.INIT=4'h8;
  LUT4 n1371_s2 (
    .F(n1371_5),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1370_15),
    .I3(n1370_13) 
);
defparam n1371_s2.INIT=16'h3335;
  LUT2 n1371_s3 (
    .F(n1371_6),
    .I0(ff_pattern3[2]),
    .I1(n1354_14) 
);
defparam n1371_s3.INIT=4'h8;
  LUT4 n1372_s2 (
    .F(n1372_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1370_15),
    .I3(n1370_13) 
);
defparam n1372_s2.INIT=16'h3335;
  LUT4 n1372_s3 (
    .F(n1372_6),
    .I0(ff_pattern3[1]),
    .I1(ff_pos_x_5_10),
    .I2(reg_backdrop_color[1]),
    .I3(n1350_6) 
);
defparam n1372_s3.INIT=16'hEEF0;
  LUT4 n1373_s2 (
    .F(n1373_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1370_15),
    .I3(n1370_13) 
);
defparam n1373_s2.INIT=16'h3335;
  LUT4 n1373_s3 (
    .F(n1373_6),
    .I0(ff_pattern3[0]),
    .I1(ff_pos_x_5_10),
    .I2(reg_backdrop_color[0]),
    .I3(n1350_6) 
);
defparam n1373_s3.INIT=16'hEEF0;
  LUT3 n1374_s2 (
    .F(n1374_5),
    .I0(ff_pattern4[7]),
    .I1(n1374_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1374_s2.INIT=8'h3A;
  LUT3 n1375_s2 (
    .F(n1375_5),
    .I0(ff_pattern4[6]),
    .I1(n1375_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1375_s2.INIT=8'h3A;
  LUT3 n1376_s2 (
    .F(n1376_5),
    .I0(ff_pattern4[5]),
    .I1(n1376_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1376_s2.INIT=8'h3A;
  LUT3 n1377_s2 (
    .F(n1377_5),
    .I0(ff_pattern4[4]),
    .I1(n1377_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1377_s2.INIT=8'h3A;
  LUT4 n1378_s2 (
    .F(n1378_5),
    .I0(n1378_6),
    .I1(n1378_11),
    .I2(ff_next_vram3_7_8),
    .I3(n1370_11) 
);
defparam n1378_s2.INIT=16'h3500;
  LUT4 n1379_s2 (
    .F(n1379_5),
    .I0(n1379_6),
    .I1(n1379_10),
    .I2(ff_next_vram3_7_8),
    .I3(n1370_11) 
);
defparam n1379_s2.INIT=16'h3500;
  LUT4 n1380_s2 (
    .F(n1380_5),
    .I0(n1380_6),
    .I1(n1380_7),
    .I2(ff_pattern4[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1380_s2.INIT=16'hEEF0;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(n1381_7),
    .I2(ff_pattern4[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1381_s2.INIT=16'hEEF0;
  LUT4 n1382_s2 (
    .F(n1382_5),
    .I0(ff_next_vram4[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1382_6),
    .I3(n1370_11) 
);
defparam n1382_s2.INIT=16'hF800;
  LUT4 n1383_s2 (
    .F(n1383_5),
    .I0(ff_next_vram4[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1383_6),
    .I3(n1370_11) 
);
defparam n1383_s2.INIT=16'hF800;
  LUT4 n1384_s2 (
    .F(n1384_5),
    .I0(ff_next_vram4[5]),
    .I1(ff_next_vram3_3_9),
    .I2(n1384_6),
    .I3(n1370_11) 
);
defparam n1384_s2.INIT=16'hF800;
  LUT4 n1385_s2 (
    .F(n1385_5),
    .I0(ff_next_vram4[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1385_6),
    .I3(n1370_11) 
);
defparam n1385_s2.INIT=16'hF800;
  LUT4 n1386_s2 (
    .F(n1386_5),
    .I0(n1386_6),
    .I1(n1386_11),
    .I2(ff_next_vram3_7_8),
    .I3(n1370_11) 
);
defparam n1386_s2.INIT=16'h3500;
  LUT4 n1387_s2 (
    .F(n1387_5),
    .I0(n1387_6),
    .I1(n1387_10),
    .I2(ff_next_vram3_7_8),
    .I3(n1370_11) 
);
defparam n1387_s2.INIT=16'h3500;
  LUT4 n1388_s2 (
    .F(n1388_5),
    .I0(n1388_6),
    .I1(n1388_7),
    .I2(ff_pattern5[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1388_s2.INIT=16'hEEF0;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_6),
    .I1(n1389_7),
    .I2(ff_pattern5[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1389_s2.INIT=16'hEEF0;
  LUT4 n1390_s2 (
    .F(n1390_5),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1390_6),
    .I3(n1370_11) 
);
defparam n1390_s2.INIT=16'hF800;
  LUT4 n1391_s2 (
    .F(n1391_5),
    .I0(ff_next_vram5[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1391_6),
    .I3(n1370_11) 
);
defparam n1391_s2.INIT=16'hF800;
  LUT3 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(n1392_9),
    .I2(n1370_11) 
);
defparam n1392_s2.INIT=8'h10;
  LUT4 n1393_s2 (
    .F(n1393_5),
    .I0(ff_next_vram5[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1393_6),
    .I3(n1370_11) 
);
defparam n1393_s2.INIT=16'hF800;
  LUT4 n1394_s2 (
    .F(n1394_5),
    .I0(n1394_6),
    .I1(n1394_7),
    .I2(ff_pattern6[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1394_s2.INIT=16'hEEF0;
  LUT4 n1395_s2 (
    .F(n1395_5),
    .I0(n1395_6),
    .I1(n1395_10),
    .I2(ff_next_vram3_7_8),
    .I3(n1370_11) 
);
defparam n1395_s2.INIT=16'h3500;
  LUT4 n1396_s2 (
    .F(n1396_5),
    .I0(n1396_6),
    .I1(n1396_7),
    .I2(ff_pattern6[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1396_s2.INIT=16'hEEF0;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(n1397_7),
    .I2(ff_pattern6[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1397_s2.INIT=16'hEEF0;
  LUT4 n1398_s2 (
    .F(n1398_5),
    .I0(ff_next_vram6[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1398_6),
    .I3(n1370_11) 
);
defparam n1398_s2.INIT=16'hF800;
  LUT4 n1399_s2 (
    .F(n1399_5),
    .I0(ff_next_vram6[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1399_6),
    .I3(n1370_11) 
);
defparam n1399_s2.INIT=16'hF800;
  LUT4 n1400_s2 (
    .F(n1400_5),
    .I0(ff_next_vram6[5]),
    .I1(ff_next_vram3_3_9),
    .I2(n1400_6),
    .I3(n1370_11) 
);
defparam n1400_s2.INIT=16'hF800;
  LUT4 n1401_s2 (
    .F(n1401_5),
    .I0(ff_next_vram6[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1401_6),
    .I3(n1370_11) 
);
defparam n1401_s2.INIT=16'hF800;
  LUT4 n1402_s2 (
    .F(n1402_5),
    .I0(n1402_10),
    .I1(n1402_7),
    .I2(ff_next_vram3_7_8),
    .I3(n1370_11) 
);
defparam n1402_s2.INIT=16'h5C00;
  LUT4 n1403_s2 (
    .F(n1403_5),
    .I0(n1403_6),
    .I1(n1403_7),
    .I2(ff_pattern7[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1403_s2.INIT=16'hEEF0;
  LUT4 n1404_s2 (
    .F(n1404_5),
    .I0(n1404_6),
    .I1(n1404_7),
    .I2(ff_pattern7[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1404_s2.INIT=16'hEEF0;
  LUT4 n1405_s2 (
    .F(n1405_5),
    .I0(n1405_6),
    .I1(n1405_7),
    .I2(ff_pattern7[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1405_s2.INIT=16'hEEF0;
  LUT3 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(ff_screen_h_active_9),
    .I1(reg_left_mask),
    .I2(n88_8) 
);
defparam w_pattern0_3_s1.INIT=8'h40;
  LUT2 n1632_s2 (
    .F(n1632_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1) 
);
defparam n1632_s2.INIT=4'h8;
  LUT4 n801_s24 (
    .F(n801_32),
    .I0(n1632_6),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n801_36),
    .I3(n972_17) 
);
defparam n801_s24.INIT=16'hF3A3;
  LUT2 n801_s25 (
    .F(n801_33),
    .I0(n801_37),
    .I1(reg_screen_mode[1]) 
);
defparam n801_s25.INIT=4'h1;
  LUT4 n801_s27 (
    .F(n801_35),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_7) 
);
defparam n801_s27.INIT=16'hCA00;
  LUT4 n802_s23 (
    .F(n802_31),
    .I0(n1632_6),
    .I1(n973_17),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(n801_36) 
);
defparam n802_s23.INIT=16'hEE0F;
  LUT4 n802_s25 (
    .F(n802_33),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_7) 
);
defparam n802_s25.INIT=16'hCA00;
  LUT4 n803_s23 (
    .F(n803_31),
    .I0(n1632_6),
    .I1(n974_17),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(n801_36) 
);
defparam n803_s23.INIT=16'hEE0F;
  LUT4 n803_s25 (
    .F(n803_33),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_7) 
);
defparam n803_s25.INIT=16'hCA00;
  LUT4 n804_s23 (
    .F(n804_31),
    .I0(n1632_6),
    .I1(n975_17),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(n801_36) 
);
defparam n804_s23.INIT=16'hEE0F;
  LUT4 n804_s25 (
    .F(n804_33),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_7) 
);
defparam n804_s25.INIT=16'hCA00;
  LUT4 n805_s20 (
    .F(n805_24),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(n805_35),
    .I2(n801_36),
    .I3(n801_33) 
);
defparam n805_s20.INIT=16'hC500;
  LUT4 n806_s20 (
    .F(n806_24),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(n806_34),
    .I2(n801_36),
    .I3(n801_33) 
);
defparam n806_s20.INIT=16'hC500;
  LUT4 n807_s20 (
    .F(n807_24),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(n807_34),
    .I2(n801_36),
    .I3(n801_33) 
);
defparam n807_s20.INIT=16'hC500;
  LUT4 n808_s20 (
    .F(n808_24),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(n808_34),
    .I2(n801_36),
    .I3(n801_33) 
);
defparam n808_s20.INIT=16'hC500;
  LUT4 n972_s13 (
    .F(n972_17),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n972_19) 
);
defparam n972_s13.INIT=16'h305F;
  LUT4 n972_s14 (
    .F(n972_18),
    .I0(ff_next_vram5[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n972_s14.INIT=16'h0F77;
  LUT4 n973_s13 (
    .F(n973_17),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n973_19) 
);
defparam n973_s13.INIT=16'h305F;
  LUT4 n973_s14 (
    .F(n973_18),
    .I0(ff_next_vram5[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n973_s14.INIT=16'h0F77;
  LUT4 n974_s13 (
    .F(n974_17),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n974_19) 
);
defparam n974_s13.INIT=16'h305F;
  LUT4 n974_s14 (
    .F(n974_18),
    .I0(ff_next_vram5[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n974_s14.INIT=16'h0F77;
  LUT4 n975_s13 (
    .F(n975_17),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n975_19) 
);
defparam n975_s13.INIT=16'h305F;
  LUT4 n975_s14 (
    .F(n975_18),
    .I0(ff_next_vram5[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n975_s14.INIT=16'h0F77;
  LUT4 n976_s14 (
    .F(n976_18),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n976_20) 
);
defparam n976_s14.INIT=16'h305F;
  LUT3 n976_s15 (
    .F(n976_19),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n976_s15.INIT=8'h35;
  LUT4 n977_s14 (
    .F(n977_18),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n977_20) 
);
defparam n977_s14.INIT=16'h305F;
  LUT3 n977_s15 (
    .F(n977_19),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n977_s15.INIT=8'h35;
  LUT4 n978_s14 (
    .F(n978_18),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n978_20) 
);
defparam n978_s14.INIT=16'h305F;
  LUT3 n978_s15 (
    .F(n978_19),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n978_s15.INIT=8'h35;
  LUT4 n979_s14 (
    .F(n979_18),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n979_20) 
);
defparam n979_s14.INIT=16'h305F;
  LUT3 n979_s15 (
    .F(n979_19),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n979_s15.INIT=8'h35;
  LUT4 n980_s10 (
    .F(n980_14),
    .I0(reg_backdrop_color[7]),
    .I1(n327_10),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram3_3_9) 
);
defparam n980_s10.INIT=16'h0777;
  LUT4 n980_s11 (
    .F(n980_15),
    .I0(ff_next_vram2[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(w_vram_address1_4_6) 
);
defparam n980_s11.INIT=16'h0777;
  LUT4 n981_s10 (
    .F(n981_14),
    .I0(reg_backdrop_color[6]),
    .I1(n327_10),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram3_3_9) 
);
defparam n981_s10.INIT=16'h0777;
  LUT4 n981_s11 (
    .F(n981_15),
    .I0(ff_next_vram2[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(w_vram_address1_4_6) 
);
defparam n981_s11.INIT=16'h0777;
  LUT4 n982_s10 (
    .F(n982_14),
    .I0(reg_backdrop_color[5]),
    .I1(n327_10),
    .I2(ff_next_vram2[5]),
    .I3(ff_next_vram3_3_9) 
);
defparam n982_s10.INIT=16'h0777;
  LUT4 n982_s11 (
    .F(n982_15),
    .I0(ff_next_vram2[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(w_vram_address1_4_6) 
);
defparam n982_s11.INIT=16'h0777;
  LUT4 n983_s10 (
    .F(n983_14),
    .I0(reg_backdrop_color[4]),
    .I1(n327_10),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n983_s10.INIT=16'h0777;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(ff_next_vram2[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(w_vram_address1_4_6) 
);
defparam n983_s11.INIT=16'h0777;
  LUT3 n984_s11 (
    .F(n984_15),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[3]),
    .I2(n984_17) 
);
defparam n984_s11.INIT=8'h70;
  LUT3 n984_s12 (
    .F(n984_16),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_vram_address1_4_6) 
);
defparam n984_s12.INIT=8'h35;
  LUT3 n985_s11 (
    .F(n985_15),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[2]),
    .I2(n985_17) 
);
defparam n985_s11.INIT=8'h70;
  LUT3 n985_s12 (
    .F(n985_16),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_vram_address1_4_6) 
);
defparam n985_s12.INIT=8'h35;
  LUT3 n986_s11 (
    .F(n986_15),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[1]),
    .I2(n986_17) 
);
defparam n986_s11.INIT=8'h70;
  LUT3 n986_s12 (
    .F(n986_16),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_vram_address1_4_6) 
);
defparam n986_s12.INIT=8'h35;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[0]),
    .I2(n987_17) 
);
defparam n987_s11.INIT=8'h70;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_vram_address1_4_6) 
);
defparam n987_s12.INIT=8'h35;
  LUT4 n988_s11 (
    .F(n988_15),
    .I0(ff_next_vram1[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(w_vram_address1_4_6) 
);
defparam n988_s11.INIT=16'h0777;
  LUT4 n989_s11 (
    .F(n989_15),
    .I0(ff_next_vram1[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_vram_address1_4_6) 
);
defparam n989_s11.INIT=16'h0777;
  LUT4 n990_s11 (
    .F(n990_15),
    .I0(ff_next_vram1[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(w_vram_address1_4_6) 
);
defparam n990_s11.INIT=16'h0777;
  LUT4 n991_s11 (
    .F(n991_15),
    .I0(ff_next_vram1[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_vram_address1_4_6) 
);
defparam n991_s11.INIT=16'h0777;
  LUT3 n992_s12 (
    .F(n992_16),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_vram_address1_4_6) 
);
defparam n992_s12.INIT=8'h35;
  LUT3 n993_s12 (
    .F(n993_16),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_vram_address1_4_6) 
);
defparam n993_s12.INIT=8'h35;
  LUT3 n994_s12 (
    .F(n994_16),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_vram_address1_4_6) 
);
defparam n994_s12.INIT=8'h35;
  LUT3 n995_s12 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_vram_address1_4_6) 
);
defparam n995_s12.INIT=8'h35;
  LUT4 n996_s13 (
    .F(n996_17),
    .I0(ff_next_vram4_3_7),
    .I1(n996_18),
    .I2(ff_next_vram4[7]),
    .I3(n996_19) 
);
defparam n996_s13.INIT=16'h00EF;
  LUT4 n997_s12 (
    .F(n997_16),
    .I0(ff_next_vram4_3_7),
    .I1(n996_18),
    .I2(ff_next_vram4[6]),
    .I3(n997_17) 
);
defparam n997_s12.INIT=16'h00EF;
  LUT4 n998_s12 (
    .F(n998_16),
    .I0(ff_next_vram4_3_7),
    .I1(n996_18),
    .I2(ff_next_vram4[5]),
    .I3(n998_17) 
);
defparam n998_s12.INIT=16'h00EF;
  LUT4 n999_s12 (
    .F(n999_16),
    .I0(ff_next_vram4_3_7),
    .I1(n996_18),
    .I2(ff_next_vram4[4]),
    .I3(n999_17) 
);
defparam n999_s12.INIT=16'h00EF;
  LUT4 n1342_s24 (
    .F(n1342_34),
    .I0(ff_next_vram7[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1342_35),
    .I3(n1632_7) 
);
defparam n1342_s24.INIT=16'h0777;
  LUT4 n1343_s24 (
    .F(n1343_34),
    .I0(ff_next_vram7[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1343_35),
    .I3(n1632_7) 
);
defparam n1343_s24.INIT=16'h0777;
  LUT4 n1344_s24 (
    .F(n1344_34),
    .I0(ff_next_vram7[5]),
    .I1(ff_next_vram3_3_9),
    .I2(n1344_35),
    .I3(n1632_7) 
);
defparam n1344_s24.INIT=16'h0777;
  LUT4 n1345_s24 (
    .F(n1345_34),
    .I0(ff_next_vram7[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1345_35),
    .I3(n1632_7) 
);
defparam n1345_s24.INIT=16'h0777;
  LUT4 n1348_s22 (
    .F(n1348_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1348_31),
    .I3(ff_next_vram3_7_8) 
);
defparam n1348_s22.INIT=16'hAC00;
  LUT4 n1348_s23 (
    .F(n1348_27),
    .I0(ff_next_vram7[1]),
    .I1(n1348_29),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1348_s23.INIT=16'h0A0C;
  LUT4 n1349_s22 (
    .F(n1349_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1348_31),
    .I3(ff_next_vram3_7_8) 
);
defparam n1349_s22.INIT=16'hAC00;
  LUT4 n1349_s23 (
    .F(n1349_27),
    .I0(ff_next_vram7[0]),
    .I1(n1349_28),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1349_s23.INIT=16'h0A0C;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_11),
    .I1(w_scroll_pos_x[0]),
    .I2(w_scroll_pos_x[1]),
    .I3(ff_pos_x_5_12) 
);
defparam ff_pos_x_5_s4.INIT=16'h8000;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h40;
  LUT3 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s3.INIT=8'h01;
  LUT2 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_8),
    .I0(ff_next_vram3_7_10),
    .I1(reg_screen_mode[4]) 
);
defparam ff_next_vram3_7_s4.INIT=4'h1;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram3_7_s5.INIT=16'h0100;
  LUT2 ff_next_vram4_3_s3 (
    .F(ff_next_vram4_3_7),
    .I0(reg_screen_mode[1]),
    .I1(ff_next_vram4_3_8) 
);
defparam ff_next_vram4_3_s3.INIT=4'h4;
  LUT4 ff_next_vram3_3_s5 (
    .F(ff_next_vram3_3_9),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram3_3_s5.INIT=16'hCA00;
  LUT3 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_pos_x_5_9),
    .I2(n327_10) 
);
defparam ff_screen_h_in_active_s5.INIT=8'h35;
  LUT4 ff_next_vram7_3_s3 (
    .F(ff_next_vram7_3_8),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram7_3_s3.INIT=16'h1800;
  LUT4 ff_next_vram7_3_s4 (
    .F(ff_next_vram7_3_9),
    .I0(w_vram_address1_4_6),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_next_vram7_3_10) 
);
defparam ff_next_vram7_3_s4.INIT=16'h0B00;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_next_vram3_7_8),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram7_3_10) 
);
defparam ff_next_vram2_7_s4.INIT=16'hC100;
  LUT4 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(reg_screen_mode[1]),
    .I1(ff_phase[0]),
    .I2(ff_next_vram6_7_10),
    .I3(ff_next_vram3_7_8) 
);
defparam ff_next_vram6_7_s4.INIT=16'h00FE;
  LUT4 ff_next_vram4_7_s5 (
    .F(ff_next_vram4_7_9),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram4_7_s5.INIT=16'h0110;
  LUT3 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(n1632_7) 
);
defparam ff_next_vram5_7_s5.INIT=8'h40;
  LUT2 n181_s3 (
    .F(n181_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_9) 
);
defparam n181_s3.INIT=4'h8;
  LUT3 n178_s3 (
    .F(n178_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]) 
);
defparam n178_s3.INIT=8'h80;
  LUT4 n177_s3 (
    .F(n177_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n177_s3.INIT=16'h8000;
  LUT4 n705_s2 (
    .F(n705_7),
    .I0(n996_18),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(ff_next_vram0[3]),
    .I3(n705_10) 
);
defparam n705_s2.INIT=16'h0777;
  LUT3 n705_s3 (
    .F(n705_8),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n705_s3.INIT=8'h40;
  LUT4 n705_s4 (
    .F(n705_9),
    .I0(n705_11),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n705_12),
    .I3(n705_16) 
);
defparam n705_s4.INIT=16'h0BBB;
  LUT4 n704_s2 (
    .F(n704_7),
    .I0(ff_pos_x[1]),
    .I1(n704_9),
    .I2(n801_33),
    .I3(n705_16) 
);
defparam n704_s2.INIT=16'hAC00;
  LUT4 n704_s3 (
    .F(n704_8),
    .I0(n704_10),
    .I1(n705_8),
    .I2(n705_11),
    .I3(w_pixel_pos_y_Z[1]) 
);
defparam n704_s3.INIT=16'hB0BB;
  LUT3 n703_s2 (
    .F(n703_7),
    .I0(n703_10),
    .I1(n703_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n703_s2.INIT=8'h70;
  LUT4 n703_s3 (
    .F(n703_8),
    .I0(n705_11),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(ff_next_vram0[5]),
    .I3(n703_12) 
);
defparam n703_s3.INIT=16'h0BBB;
  LUT4 n703_s4 (
    .F(n703_9),
    .I0(n703_13),
    .I1(w_pos_x[2]),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n703_16) 
);
defparam n703_s4.INIT=16'h0777;
  LUT4 n702_s2 (
    .F(n702_7),
    .I0(ff_next_vram4_3_7),
    .I1(n705_8),
    .I2(n702_9),
    .I3(n702_10) 
);
defparam n702_s2.INIT=16'h00BF;
  LUT4 n702_s3 (
    .F(n702_8),
    .I0(n702_11),
    .I1(n702_12),
    .I2(ff_next_vram0_7_7),
    .I3(n702_13) 
);
defparam n702_s3.INIT=16'h8F00;
  LUT4 n701_s2 (
    .F(n701_7),
    .I0(n701_8),
    .I1(n701_9),
    .I2(ff_next_vram0_7_7),
    .I3(n701_10) 
);
defparam n701_s2.INIT=16'h8F00;
  LUT4 n700_s2 (
    .F(n700_7),
    .I0(n700_8),
    .I1(n700_9),
    .I2(ff_next_vram0_7_7),
    .I3(n700_12) 
);
defparam n700_s2.INIT=16'h008F;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(ff_next_vram0[3]),
    .I1(n699_10),
    .I2(n705_10),
    .I3(n699_18) 
);
defparam n699_s2.INIT=16'hF800;
  LUT3 n699_s3 (
    .F(n699_8),
    .I0(n699_12),
    .I1(n699_13),
    .I2(ff_next_vram0_7_7) 
);
defparam n699_s3.INIT=8'h70;
  LUT4 n699_s4 (
    .F(n699_9),
    .I0(n703_13),
    .I1(w_pos_x[6]),
    .I2(n699_16),
    .I3(ff_next_vram0[3]) 
);
defparam n699_s4.INIT=16'h7077;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(ff_next_vram0[4]),
    .I1(n699_10),
    .I2(n705_10),
    .I3(n698_14) 
);
defparam n698_s2.INIT=16'hF800;
  LUT3 n698_s3 (
    .F(n698_8),
    .I0(n698_11),
    .I1(n698_12),
    .I2(ff_next_vram0_7_7) 
);
defparam n698_s3.INIT=8'h70;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(n703_13),
    .I1(w_pos_x[7]),
    .I2(n699_16),
    .I3(ff_next_vram0[4]) 
);
defparam n698_s4.INIT=16'h7077;
  LUT3 n697_s2 (
    .F(n697_7),
    .I0(n699_16),
    .I1(n697_10),
    .I2(ff_next_vram0[5]) 
);
defparam n697_s2.INIT=8'hD0;
  LUT3 n697_s3 (
    .F(n697_8),
    .I0(n697_11),
    .I1(n697_12),
    .I2(ff_next_vram0_7_7) 
);
defparam n697_s3.INIT=8'h70;
  LUT4 n697_s4 (
    .F(n697_9),
    .I0(n703_13),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(reg_color_table_base[8]),
    .I3(n703_12) 
);
defparam n697_s4.INIT=16'h0777;
  LUT4 n696_s2 (
    .F(n696_7),
    .I0(ff_next_vram0[6]),
    .I1(n699_10),
    .I2(n705_10),
    .I3(n696_14) 
);
defparam n696_s2.INIT=16'hF800;
  LUT3 n696_s3 (
    .F(n696_8),
    .I0(n696_11),
    .I1(n696_12),
    .I2(ff_next_vram0_7_7) 
);
defparam n696_s3.INIT=8'h70;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(n703_13),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n699_16),
    .I3(ff_next_vram0[6]) 
);
defparam n696_s4.INIT=16'h7077;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(n695_10),
    .I1(n695_19),
    .I2(n695_12),
    .I3(ff_next_vram0_7_7) 
);
defparam n695_s2.INIT=16'hFE00;
  LUT4 n695_s3 (
    .F(n695_8),
    .I0(reg_color_table_base[10]),
    .I1(n703_12),
    .I2(ff_next_vram0[7]),
    .I3(n702_10) 
);
defparam n695_s3.INIT=16'h0777;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(n703_13),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n695_13),
    .I3(n695_17) 
);
defparam n695_s4.INIT=16'h7077;
  LUT4 n694_s2 (
    .F(n694_7),
    .I0(n694_19),
    .I1(reg_pattern_name_table_base[11]),
    .I2(n694_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n694_s2.INIT=16'h4F00;
  LUT3 n694_s3 (
    .F(n694_8),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n703_13) 
);
defparam n694_s3.INIT=8'h80;
  LUT4 n694_s4 (
    .F(n694_9),
    .I0(n703_12),
    .I1(reg_color_table_base[11]),
    .I2(n694_12),
    .I3(n694_13) 
);
defparam n694_s4.INIT=16'h0007;
  LUT4 n693_s2 (
    .F(n693_7),
    .I0(n702_9),
    .I1(n693_20),
    .I2(n693_24),
    .I3(n693_12) 
);
defparam n693_s2.INIT=16'h008F;
  LUT4 n693_s3 (
    .F(n693_8),
    .I0(n693_26),
    .I1(n693_14),
    .I2(n693_15),
    .I3(ff_next_vram0_7_7) 
);
defparam n693_s3.INIT=16'hFE00;
  LUT4 n693_s4 (
    .F(n693_9),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n703_13),
    .I3(n693_16) 
);
defparam n693_s4.INIT=16'h007F;
  LUT3 n692_s2 (
    .F(n692_7),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n703_13) 
);
defparam n692_s2.INIT=8'h80;
  LUT4 n692_s3 (
    .F(n692_8),
    .I0(n692_15),
    .I1(reg_pattern_name_table_base[13]),
    .I2(n692_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n692_s3.INIT=16'h4F00;
  LUT4 n692_s4 (
    .F(n692_9),
    .I0(reg_color_table_base[13]),
    .I1(n692_12),
    .I2(n699_16),
    .I3(reg_pattern_generator_table_base[13]) 
);
defparam n692_s4.INIT=16'h7077;
  LUT4 n691_s2 (
    .F(n691_7),
    .I0(n693_20),
    .I1(ff_next_vram4_3_7),
    .I2(reg_pattern_name_table_base[14]),
    .I3(n691_9) 
);
defparam n691_s2.INIT=16'h4F00;
  LUT3 n691_s3 (
    .F(n691_8),
    .I0(n699_16),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n691_10) 
);
defparam n691_s3.INIT=8'hB0;
  LUT4 n690_s2 (
    .F(n690_7),
    .I0(n690_9),
    .I1(n801_33),
    .I2(n690_16),
    .I3(n690_11) 
);
defparam n690_s2.INIT=16'h0700;
  LUT3 n690_s3 (
    .F(n690_8),
    .I0(n699_16),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n690_12) 
);
defparam n690_s3.INIT=8'hB0;
  LUT4 n689_s2 (
    .F(n689_7),
    .I0(reg_color_table_base[16]),
    .I1(n692_12),
    .I2(n689_9),
    .I3(reg_pattern_name_table_base[16]) 
);
defparam n689_s2.INIT=16'h0777;
  LUT4 n689_s3 (
    .F(n689_8),
    .I0(n703_13),
    .I1(n689_10),
    .I2(n699_16),
    .I3(reg_pattern_generator_table_base[16]) 
);
defparam n689_s3.INIT=16'h7077;
  LUT4 n527_s2 (
    .F(n527_7),
    .I0(n527_8),
    .I1(ff_next_vram5_7_10),
    .I2(ff_phase[0]),
    .I3(n527_9) 
);
defparam n527_s2.INIT=16'h50F3;
  LUT3 n140_s4 (
    .F(n140_9),
    .I0(ff_pos_x_5_9),
    .I1(n327_10),
    .I2(ff_screen_h_in_active_11) 
);
defparam n140_s4.INIT=8'h07;
  LUT4 n138_s3 (
    .F(n138_8),
    .I0(n327_10),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n138_s3.INIT=16'hC83F;
  LUT3 n255_s5 (
    .F(n255_10),
    .I0(ff_state_1_7),
    .I1(ff_screen_h_active_10),
    .I2(n255_11) 
);
defparam n255_s5.INIT=8'h80;
  LUT4 n1350_s5 (
    .F(n1350_8),
    .I0(n1350_9),
    .I1(n1632_7),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1350_s5.INIT=16'h0BBB;
  LUT4 n1351_s4 (
    .F(n1351_7),
    .I0(n1632_7),
    .I1(n1351_8),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1351_s4.INIT=16'h0DDD;
  LUT4 n1352_s4 (
    .F(n1352_7),
    .I0(n1632_7),
    .I1(n1352_8),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1352_s4.INIT=16'h0DDD;
  LUT4 n1353_s4 (
    .F(n1353_7),
    .I0(n1632_7),
    .I1(n1353_8),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1353_s4.INIT=16'h0DDD;
  LUT3 n1354_s6 (
    .F(n1354_9),
    .I0(n1350_9),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1354_s6.INIT=8'hC5;
  LUT3 n1355_s5 (
    .F(n1355_8),
    .I0(n1351_8),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1355_s5.INIT=8'hC5;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1354_10),
    .I3(ff_next_vram3_7_8) 
);
defparam n1356_s3.INIT=16'hCA00;
  LUT4 n1356_s4 (
    .F(n1356_7),
    .I0(n1352_8),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1356_s4.INIT=16'h0C05;
  LUT4 n1357_s3 (
    .F(n1357_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1354_10),
    .I3(ff_next_vram3_7_8) 
);
defparam n1357_s3.INIT=16'hCA00;
  LUT4 n1357_s4 (
    .F(n1357_7),
    .I0(n1353_8),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1357_s4.INIT=16'h0C05;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]),
    .I3(n1632_7) 
);
defparam n1358_s3.INIT=16'hAC00;
  LUT4 n1359_s3 (
    .F(n1359_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]),
    .I3(n1632_7) 
);
defparam n1359_s3.INIT=16'hAC00;
  LUT4 n1360_s3 (
    .F(n1360_6),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(n1632_7),
    .I3(ff_next_vram1[5]) 
);
defparam n1360_s3.INIT=16'hC05F;
  LUT4 n1361_s3 (
    .F(n1361_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]),
    .I3(n1632_7) 
);
defparam n1361_s3.INIT=16'hAC00;
  LUT3 n1362_s3 (
    .F(n1362_6),
    .I0(ff_next_vram1[3]),
    .I1(n1362_8),
    .I2(ff_next_vram3_3_9) 
);
defparam n1362_s3.INIT=8'h5C;
  LUT3 n1363_s3 (
    .F(n1363_6),
    .I0(ff_next_vram1[2]),
    .I1(n1363_8),
    .I2(ff_next_vram3_3_9) 
);
defparam n1363_s3.INIT=8'h5C;
  LUT4 n1364_s3 (
    .F(n1364_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1362_9),
    .I3(ff_next_vram3_7_8) 
);
defparam n1364_s3.INIT=16'hCA00;
  LUT4 n1364_s4 (
    .F(n1364_7),
    .I0(ff_next_vram1[1]),
    .I1(n1364_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1364_s4.INIT=16'h0A03;
  LUT4 n1365_s3 (
    .F(n1365_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1362_9),
    .I3(ff_next_vram3_7_8) 
);
defparam n1365_s3.INIT=16'hCA00;
  LUT4 n1365_s4 (
    .F(n1365_7),
    .I0(ff_next_vram1[0]),
    .I1(n1365_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1365_s4.INIT=16'h0A03;
  LUT4 n1366_s3 (
    .F(n1366_6),
    .I0(ff_next_vram1[3]),
    .I1(n1632_7),
    .I2(ff_next_vram2[3]),
    .I3(ff_next_vram2[7]) 
);
defparam n1366_s3.INIT=16'hC8BF;
  LUT4 n1367_s3 (
    .F(n1367_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]),
    .I3(n1632_7) 
);
defparam n1367_s3.INIT=16'hCA00;
  LUT4 n1368_s3 (
    .F(n1368_6),
    .I0(ff_next_vram1[3]),
    .I1(n1632_7),
    .I2(ff_next_vram2[1]),
    .I3(ff_next_vram2[5]) 
);
defparam n1368_s3.INIT=16'hC8BF;
  LUT4 n1369_s3 (
    .F(n1369_6),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[3]),
    .I3(n1632_7) 
);
defparam n1369_s3.INIT=16'hCA00;
  LUT4 n1374_s3 (
    .F(n1374_6),
    .I0(n1632_7),
    .I1(n1374_7),
    .I2(ff_next_vram3[7]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1374_s3.INIT=16'h0DDD;
  LUT4 n1375_s3 (
    .F(n1375_6),
    .I0(n1632_7),
    .I1(n1375_7),
    .I2(ff_next_vram3[6]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1375_s3.INIT=16'h0DDD;
  LUT4 n1376_s3 (
    .F(n1376_6),
    .I0(n1632_7),
    .I1(n1376_7),
    .I2(ff_next_vram3[5]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1376_s3.INIT=16'h0DDD;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(n1632_7),
    .I1(n1377_7),
    .I2(ff_next_vram3[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1377_s3.INIT=16'h0DDD;
  LUT3 n1378_s3 (
    .F(n1378_6),
    .I0(ff_next_vram3[3]),
    .I1(n1378_8),
    .I2(ff_next_vram3_3_9) 
);
defparam n1378_s3.INIT=8'h5C;
  LUT3 n1379_s3 (
    .F(n1379_6),
    .I0(ff_next_vram3[2]),
    .I1(n1379_8),
    .I2(ff_next_vram3_3_9) 
);
defparam n1379_s3.INIT=8'h5C;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1378_9),
    .I3(ff_next_vram3_7_8) 
);
defparam n1380_s3.INIT=16'hCA00;
  LUT4 n1380_s4 (
    .F(n1380_7),
    .I0(ff_next_vram3[1]),
    .I1(n1380_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1380_s4.INIT=16'h0A03;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1378_9),
    .I3(ff_next_vram3_7_8) 
);
defparam n1381_s3.INIT=16'hCA00;
  LUT4 n1381_s4 (
    .F(n1381_7),
    .I0(ff_next_vram3[0]),
    .I1(n1381_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1381_s4.INIT=16'h0A03;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]),
    .I3(n1632_7) 
);
defparam n1382_s3.INIT=16'hAC00;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]),
    .I3(n1632_7) 
);
defparam n1383_s3.INIT=16'hAC00;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]),
    .I3(n1632_7) 
);
defparam n1384_s3.INIT=16'hAC00;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]),
    .I3(n1632_7) 
);
defparam n1385_s3.INIT=16'hAC00;
  LUT3 n1386_s3 (
    .F(n1386_6),
    .I0(ff_next_vram4[3]),
    .I1(n1386_8),
    .I2(ff_next_vram3_3_9) 
);
defparam n1386_s3.INIT=8'h5C;
  LUT3 n1387_s3 (
    .F(n1387_6),
    .I0(ff_next_vram4[2]),
    .I1(n1387_8),
    .I2(ff_next_vram3_3_9) 
);
defparam n1387_s3.INIT=8'h5C;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1386_9),
    .I3(ff_next_vram3_7_8) 
);
defparam n1388_s3.INIT=16'hAC00;
  LUT4 n1388_s4 (
    .F(n1388_7),
    .I0(ff_next_vram4[1]),
    .I1(n1388_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1388_s4.INIT=16'h0A03;
  LUT4 n1389_s3 (
    .F(n1389_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1386_9),
    .I3(ff_next_vram3_7_8) 
);
defparam n1389_s3.INIT=16'hAC00;
  LUT4 n1389_s4 (
    .F(n1389_7),
    .I0(ff_next_vram4[0]),
    .I1(n1389_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1389_s4.INIT=16'h0A03;
  LUT4 n1390_s3 (
    .F(n1390_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]),
    .I3(n1632_7) 
);
defparam n1390_s3.INIT=16'hAC00;
  LUT4 n1391_s3 (
    .F(n1391_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]),
    .I3(n1632_7) 
);
defparam n1391_s3.INIT=16'hAC00;
  LUT4 n1392_s3 (
    .F(n1392_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram5[5]),
    .I2(n1632_7),
    .I3(ff_next_vram3_3_9) 
);
defparam n1392_s3.INIT=16'h004F;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]),
    .I3(n1632_7) 
);
defparam n1393_s3.INIT=16'hAC00;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1394_s3.INIT=16'hAC00;
  LUT4 n1394_s4 (
    .F(n1394_7),
    .I0(ff_next_vram5[3]),
    .I1(n1394_9),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1394_s4.INIT=16'h0A03;
  LUT3 n1395_s3 (
    .F(n1395_6),
    .I0(ff_next_vram5[2]),
    .I1(n1395_8),
    .I2(ff_next_vram3_3_9) 
);
defparam n1395_s3.INIT=8'h5C;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1396_s3.INIT=16'hAC00;
  LUT4 n1396_s4 (
    .F(n1396_7),
    .I0(ff_next_vram5[1]),
    .I1(n1396_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1396_s4.INIT=16'h0A03;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1397_s3.INIT=16'hAC00;
  LUT4 n1397_s4 (
    .F(n1397_7),
    .I0(ff_next_vram5[0]),
    .I1(n1397_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1397_s4.INIT=16'h0A03;
  LUT4 n1398_s3 (
    .F(n1398_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]),
    .I3(n1632_7) 
);
defparam n1398_s3.INIT=16'hAC00;
  LUT4 n1399_s3 (
    .F(n1399_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]),
    .I3(n1632_7) 
);
defparam n1399_s3.INIT=16'hAC00;
  LUT4 n1400_s3 (
    .F(n1400_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]),
    .I3(n1632_7) 
);
defparam n1400_s3.INIT=16'hAC00;
  LUT4 n1401_s3 (
    .F(n1401_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]),
    .I3(n1632_7) 
);
defparam n1401_s3.INIT=16'hAC00;
  LUT3 n1402_s4 (
    .F(n1402_7),
    .I0(n1374_7),
    .I1(ff_next_vram6[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1402_s4.INIT=8'hC5;
  LUT4 n1403_s3 (
    .F(n1403_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1403_s3.INIT=16'hAC00;
  LUT4 n1403_s4 (
    .F(n1403_7),
    .I0(n1375_7),
    .I1(ff_next_vram6[2]),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1403_s4.INIT=16'h0C05;
  LUT4 n1404_s3 (
    .F(n1404_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1404_s3.INIT=16'hAC00;
  LUT4 n1404_s4 (
    .F(n1404_7),
    .I0(n1376_7),
    .I1(ff_next_vram6[1]),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1404_s4.INIT=16'h0C05;
  LUT4 n1405_s3 (
    .F(n1405_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1405_s3.INIT=16'hAC00;
  LUT4 n1405_s4 (
    .F(n1405_7),
    .I0(n1377_7),
    .I1(ff_next_vram6[0]),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_9) 
);
defparam n1405_s4.INIT=16'h0C05;
  LUT2 n1632_s3 (
    .F(n1632_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]) 
);
defparam n1632_s3.INIT=4'h1;
  LUT3 n1632_s4 (
    .F(n1632_7),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_address1_13_9) 
);
defparam n1632_s4.INIT=8'h40;
  LUT4 n801_s28 (
    .F(n801_36),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(n1632_6),
    .I3(n801_38) 
);
defparam n801_s28.INIT=16'hF00E;
  LUT4 n801_s29 (
    .F(n801_37),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n801_s29.INIT=16'hF4CF;
  LUT4 n805_s23 (
    .F(n805_27),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_7) 
);
defparam n805_s23.INIT=16'h3500;
  LUT4 n805_s24 (
    .F(n805_28),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(n976_18),
    .I2(ff_next_vram7_3_8),
    .I3(n805_30) 
);
defparam n805_s24.INIT=16'h005C;
  LUT4 n806_s23 (
    .F(n806_27),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(n977_18),
    .I2(ff_next_vram7_3_8),
    .I3(n805_30) 
);
defparam n806_s23.INIT=16'h005C;
  LUT4 n806_s24 (
    .F(n806_28),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_7) 
);
defparam n806_s24.INIT=16'h3500;
  LUT4 n807_s23 (
    .F(n807_27),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(n978_18),
    .I2(ff_next_vram7_3_8),
    .I3(n805_30) 
);
defparam n807_s23.INIT=16'h005C;
  LUT4 n807_s24 (
    .F(n807_28),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_7) 
);
defparam n807_s24.INIT=16'h3500;
  LUT4 n808_s23 (
    .F(n808_27),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(n979_18),
    .I2(ff_next_vram7_3_8),
    .I3(n805_30) 
);
defparam n808_s23.INIT=16'h005C;
  LUT4 n808_s24 (
    .F(n808_28),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_7) 
);
defparam n808_s24.INIT=16'h3500;
  LUT4 n972_s15 (
    .F(n972_19),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n972_s15.INIT=16'h0CFA;
  LUT4 n973_s15 (
    .F(n973_19),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n973_s15.INIT=16'h0CFA;
  LUT4 n974_s15 (
    .F(n974_19),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n974_s15.INIT=16'h0CFA;
  LUT4 n975_s15 (
    .F(n975_19),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n975_s15.INIT=16'h0CFA;
  LUT4 n976_s16 (
    .F(n976_20),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n976_s16.INIT=16'h0CFA;
  LUT4 n977_s16 (
    .F(n977_20),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n977_s16.INIT=16'h0CFA;
  LUT4 n978_s16 (
    .F(n978_20),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n978_s16.INIT=16'h0CFA;
  LUT4 n979_s16 (
    .F(n979_20),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n979_s16.INIT=16'h0CFA;
  LUT4 n984_s13 (
    .F(n984_17),
    .I0(ff_next_vram4_3_7),
    .I1(n976_18),
    .I2(reg_backdrop_color[3]),
    .I3(n327_10) 
);
defparam n984_s13.INIT=16'h0EEE;
  LUT4 n985_s13 (
    .F(n985_17),
    .I0(ff_next_vram4_3_7),
    .I1(n977_18),
    .I2(reg_backdrop_color[2]),
    .I3(n327_10) 
);
defparam n985_s13.INIT=16'h0EEE;
  LUT4 n986_s13 (
    .F(n986_17),
    .I0(ff_next_vram4_3_7),
    .I1(n978_18),
    .I2(reg_backdrop_color[1]),
    .I3(n327_10) 
);
defparam n986_s13.INIT=16'h0EEE;
  LUT4 n987_s13 (
    .F(n987_17),
    .I0(ff_next_vram4_3_7),
    .I1(n979_18),
    .I2(reg_backdrop_color[0]),
    .I3(n327_10) 
);
defparam n987_s13.INIT=16'h0EEE;
  LUT4 n996_s14 (
    .F(n996_18),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n996_s14.INIT=16'h0100;
  LUT4 n996_s15 (
    .F(n996_19),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram3_7_8) 
);
defparam n996_s15.INIT=16'hCA00;
  LUT4 n997_s13 (
    .F(n997_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram3_7_8) 
);
defparam n997_s13.INIT=16'hCA00;
  LUT4 n998_s13 (
    .F(n998_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram3_7_8) 
);
defparam n998_s13.INIT=16'hCA00;
  LUT4 n999_s13 (
    .F(n999_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram3_7_8) 
);
defparam n999_s13.INIT=16'hCA00;
  LUT3 n1342_s25 (
    .F(n1342_35),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1342_s25.INIT=8'hAC;
  LUT3 n1343_s25 (
    .F(n1343_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1343_s25.INIT=8'hAC;
  LUT3 n1344_s25 (
    .F(n1344_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1344_s25.INIT=8'hAC;
  LUT3 n1345_s25 (
    .F(n1345_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1345_s25.INIT=8'hAC;
  LUT3 n1346_s23 (
    .F(n1346_27),
    .I0(ff_next_vram7[3]),
    .I1(n1346_29),
    .I2(ff_next_vram3_3_9) 
);
defparam n1346_s23.INIT=8'h53;
  LUT3 n1346_s24 (
    .F(n1346_28),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1348_31) 
);
defparam n1346_s24.INIT=8'hAC;
  LUT3 n1347_s23 (
    .F(n1347_27),
    .I0(ff_next_vram7[2]),
    .I1(n1347_29),
    .I2(ff_next_vram3_3_9) 
);
defparam n1347_s23.INIT=8'h53;
  LUT3 n1347_s24 (
    .F(n1347_28),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1348_31) 
);
defparam n1347_s24.INIT=8'hAC;
  LUT3 n1348_s25 (
    .F(n1348_29),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1348_s25.INIT=8'hAC;
  LUT3 n1349_s24 (
    .F(n1349_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1349_s24.INIT=8'hAC;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[9]),
    .I3(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s6.INIT=16'h0100;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[5]),
    .I1(w_scroll_pos_x[6]),
    .I2(w_scroll_pos_x[7]),
    .I3(w_scroll_pos_x[8]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam ff_next_vram3_7_s6.INIT=16'hEFF3;
  LUT4 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_8),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram4_3_s4.INIT=16'h07B8;
  LUT4 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(ff_screen_h_in_active_12),
    .I1(w_scroll_pos_x[0]),
    .I2(w_scroll_pos_x[1]),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s6.INIT=16'h8000;
  LUT4 ff_next_vram7_3_s5 (
    .F(ff_next_vram7_3_10),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(ff_next_vram7_3_11),
    .I3(w_screen_pos_x_Z_2) 
);
defparam ff_next_vram7_3_s5.INIT=16'h1000;
  LUT4 ff_next_vram6_7_s5 (
    .F(ff_next_vram6_7_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_next_vram6_7_s5.INIT=16'hF5CF;
  LUT3 n705_s5 (
    .F(n705_10),
    .I0(reg_screen_mode[1]),
    .I1(n705_14),
    .I2(n996_18) 
);
defparam n705_s5.INIT=8'h0B;
  LUT3 n705_s6 (
    .F(n705_11),
    .I0(n699_10),
    .I1(n705_8),
    .I2(n702_10) 
);
defparam n705_s6.INIT=8'h07;
  LUT4 n705_s7 (
    .F(n705_12),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[3]),
    .I2(n801_33),
    .I3(ff_next_vram4_3_7) 
);
defparam n705_s7.INIT=16'hA0FC;
  LUT3 n704_s4 (
    .F(n704_9),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n1632_7) 
);
defparam n704_s4.INIT=8'hAC;
  LUT4 n704_s5 (
    .F(n704_10),
    .I0(ff_next_vram0[4]),
    .I1(n705_10),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n996_18) 
);
defparam n704_s5.INIT=16'h0777;
  LUT4 n703_s5 (
    .F(n703_10),
    .I0(ff_pos_x[2]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pos_x[3]),
    .I3(ff_next_vram7_3_8) 
);
defparam n703_s5.INIT=16'h0777;
  LUT4 n703_s6 (
    .F(n703_11),
    .I0(n1632_7),
    .I1(ff_pos_x[1]),
    .I2(ff_next_vram4_3_7),
    .I3(w_pos_x[5]) 
);
defparam n703_s6.INIT=16'h7077;
  LUT4 n703_s7 (
    .F(n703_12),
    .I0(reg_screen_mode[1]),
    .I1(n996_18),
    .I2(n705_8),
    .I3(n705_14) 
);
defparam n703_s7.INIT=16'h2070;
  LUT3 n703_s8 (
    .F(n703_13),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(w_vram_address1_4_6) 
);
defparam n703_s8.INIT=8'h10;
  LUT2 n702_s4 (
    .F(n702_9),
    .I0(reg_screen_mode[0]),
    .I1(n702_14) 
);
defparam n702_s4.INIT=4'h1;
  LUT3 n702_s5 (
    .F(n702_10),
    .I0(reg_screen_mode[0]),
    .I1(w_vram_address1_13_11),
    .I2(n702_15) 
);
defparam n702_s5.INIT=8'hE0;
  LUT4 n702_s6 (
    .F(n702_11),
    .I0(n1632_7),
    .I1(ff_pos_x[2]),
    .I2(ff_next_vram4_3_7),
    .I3(w_pos_x[6]) 
);
defparam n702_s6.INIT=16'h7077;
  LUT4 n702_s7 (
    .F(n702_12),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pos_x[4]),
    .I3(ff_next_vram7_3_8) 
);
defparam n702_s7.INIT=16'h0777;
  LUT4 n702_s8 (
    .F(n702_13),
    .I0(n703_13),
    .I1(w_pos_x[3]),
    .I2(ff_next_vram0[6]),
    .I3(n703_12) 
);
defparam n702_s8.INIT=16'h0777;
  LUT4 n701_s3 (
    .F(n701_8),
    .I0(n1632_7),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(ff_next_vram4_3_7),
    .I3(w_pos_x[7]) 
);
defparam n701_s3.INIT=16'h7077;
  LUT4 n701_s4 (
    .F(n701_9),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pos_x[5]),
    .I3(ff_next_vram7_3_8) 
);
defparam n701_s4.INIT=16'h0777;
  LUT4 n701_s5 (
    .F(n701_10),
    .I0(n705_10),
    .I1(n695_17),
    .I2(w_pos_x[4]),
    .I3(n703_13) 
);
defparam n701_s5.INIT=16'h0777;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(n1632_7),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(ff_next_vram4_3_7),
    .I3(w_pixel_pos_y_Z[3]) 
);
defparam n700_s3.INIT=16'h7077;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pos_x[6]),
    .I3(ff_next_vram7_3_8) 
);
defparam n700_s4.INIT=16'h0777;
  LUT4 n699_s5 (
    .F(n699_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n699_s5.INIT=16'h1400;
  LUT4 n699_s7 (
    .F(n699_12),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pos_x[7]),
    .I3(ff_next_vram7_3_8) 
);
defparam n699_s7.INIT=16'h0777;
  LUT4 n699_s8 (
    .F(n699_13),
    .I0(n1632_7),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(ff_next_vram4_3_7),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n699_s8.INIT=16'h7077;
  LUT4 n698_s6 (
    .F(n698_11),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(ff_next_vram7_3_8) 
);
defparam n698_s6.INIT=16'h0777;
  LUT4 n698_s7 (
    .F(n698_12),
    .I0(n1632_7),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(ff_next_vram4_3_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n698_s7.INIT=16'h7077;
  LUT3 n697_s5 (
    .F(n697_10),
    .I0(reg_color_table_base[8]),
    .I1(n705_8),
    .I2(n699_10) 
);
defparam n697_s5.INIT=8'h80;
  LUT4 n697_s6 (
    .F(n697_11),
    .I0(w_pattern_name_t1[8]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(ff_next_vram7_3_8) 
);
defparam n697_s6.INIT=16'h0777;
  LUT4 n697_s7 (
    .F(n697_12),
    .I0(n1632_7),
    .I1(w_pattern_name_t2[8]),
    .I2(ff_next_vram4_3_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n697_s7.INIT=16'h7077;
  LUT4 n696_s6 (
    .F(n696_11),
    .I0(w_pattern_name_t1[9]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(ff_next_vram7_3_8) 
);
defparam n696_s6.INIT=16'h0777;
  LUT4 n696_s7 (
    .F(n696_12),
    .I0(n1632_7),
    .I1(w_pattern_name_t2[9]),
    .I2(ff_next_vram4_3_7),
    .I3(w_pixel_pos_y_Z[7]) 
);
defparam n696_s7.INIT=16'h7077;
  LUT4 n695_s5 (
    .F(n695_10),
    .I0(ff_next_vram7_3_8),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n805_30),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n695_s5.INIT=16'h0D00;
  LUT4 n695_s7 (
    .F(n695_12),
    .I0(w_pattern_name_t1[10]),
    .I1(n695_15),
    .I2(reg_screen_mode[0]),
    .I3(n801_33) 
);
defparam n695_s7.INIT=16'hAC00;
  LUT3 n695_s8 (
    .F(n695_13),
    .I0(n699_10),
    .I1(reg_color_table_base[10]),
    .I2(n996_18) 
);
defparam n695_s8.INIT=8'h07;
  LUT4 n694_s6 (
    .F(n694_11),
    .I0(n801_33),
    .I1(n694_15),
    .I2(w_pattern_name_t2[11]),
    .I3(n1632_7) 
);
defparam n694_s6.INIT=16'h0DDD;
  LUT4 n694_s7 (
    .F(n694_12),
    .I0(n693_24),
    .I1(n702_15),
    .I2(n703_16),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n694_s7.INIT=16'hF400;
  LUT3 n694_s8 (
    .F(n694_13),
    .I0(n694_16),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n699_10) 
);
defparam n694_s8.INIT=8'h40;
  LUT4 n693_s7 (
    .F(n693_12),
    .I0(reg_color_table_base[12]),
    .I1(n805_30),
    .I2(n705_8),
    .I3(n693_22) 
);
defparam n693_s7.INIT=16'h00DF;
  LUT4 n693_s9 (
    .F(n693_14),
    .I0(ff_next_vram7_3_8),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n805_30),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n693_s9.INIT=16'h0D00;
  LUT4 n693_s10 (
    .F(n693_15),
    .I0(w_pattern_name_t1[12]),
    .I1(n693_18),
    .I2(reg_screen_mode[0]),
    .I3(n801_33) 
);
defparam n693_s10.INIT=16'hAC00;
  LUT2 n693_s11 (
    .F(n693_16),
    .I0(reg_pattern_generator_table_base[12]),
    .I1(n703_16) 
);
defparam n693_s11.INIT=4'h8;
  LUT4 n692_s6 (
    .F(n692_11),
    .I0(n1632_7),
    .I1(w_pattern_name_t2[13]),
    .I2(n692_13),
    .I3(n801_33) 
);
defparam n692_s6.INIT=16'h7077;
  LUT4 n692_s7 (
    .F(n692_12),
    .I0(reg_screen_mode[1]),
    .I1(ff_next_vram4_3_8),
    .I2(n996_18),
    .I3(n705_8) 
);
defparam n692_s7.INIT=16'h0B00;
  LUT4 n691_s4 (
    .F(n691_9),
    .I0(n1632_7),
    .I1(w_pattern_name_t2[14]),
    .I2(n691_11),
    .I3(n801_33) 
);
defparam n691_s4.INIT=16'h7077;
  LUT4 n691_s5 (
    .F(n691_10),
    .I0(n703_13),
    .I1(n691_12),
    .I2(reg_color_table_base[14]),
    .I3(n692_12) 
);
defparam n691_s5.INIT=16'h0777;
  LUT2 n690_s4 (
    .F(n690_9),
    .I0(reg_screen_mode[4]),
    .I1(w_pattern_name_t1[15]) 
);
defparam n690_s4.INIT=4'h4;
  LUT4 n690_s6 (
    .F(n690_11),
    .I0(n1632_7),
    .I1(w_pattern_name_t2[15]),
    .I2(ff_next_vram4_3_7),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n690_s6.INIT=16'h7077;
  LUT4 n690_s7 (
    .F(n690_12),
    .I0(n703_13),
    .I1(n690_14),
    .I2(reg_color_table_base[15]),
    .I3(n692_12) 
);
defparam n690_s7.INIT=16'h0777;
  LUT4 n689_s4 (
    .F(n689_9),
    .I0(n690_13),
    .I1(n801_33),
    .I2(n1632_7),
    .I3(ff_next_vram0_7_7) 
);
defparam n689_s4.INIT=16'h0B00;
  LUT4 n689_s5 (
    .F(n689_10),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n689_11),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n689_s5.INIT=16'h0B00;
  LUT3 n527_s3 (
    .F(n527_8),
    .I0(ff_phase[1]),
    .I1(ff_next_vram6_7_10),
    .I2(reg_screen_mode[0]) 
);
defparam n527_s3.INIT=8'hCB;
  LUT4 n527_s4 (
    .F(n527_9),
    .I0(ff_next_vram3_3_9),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n527_10) 
);
defparam n527_s4.INIT=16'h0007;
  LUT3 n255_s6 (
    .F(n255_11),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n255_s6.INIT=8'h10;
  LUT3 n1350_s6 (
    .F(n1350_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1350_s6.INIT=8'h53;
  LUT3 n1351_s5 (
    .F(n1351_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1351_s5.INIT=8'h35;
  LUT3 n1352_s5 (
    .F(n1352_8),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1352_s5.INIT=8'h35;
  LUT3 n1353_s5 (
    .F(n1353_8),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1353_s5.INIT=8'h35;
  LUT2 n1354_s7 (
    .F(n1354_10),
    .I0(ff_next_vram1[6]),
    .I1(reg_screen_mode[0]) 
);
defparam n1354_s7.INIT=4'h4;
  LUT3 n1362_s5 (
    .F(n1362_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1362_s5.INIT=8'h53;
  LUT2 n1362_s6 (
    .F(n1362_9),
    .I0(ff_next_vram1[4]),
    .I1(reg_screen_mode[0]) 
);
defparam n1362_s6.INIT=4'h4;
  LUT3 n1363_s5 (
    .F(n1363_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1363_s5.INIT=8'h53;
  LUT3 n1364_s5 (
    .F(n1364_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1364_s5.INIT=8'h53;
  LUT3 n1365_s5 (
    .F(n1365_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1365_s5.INIT=8'h53;
  LUT3 n1374_s4 (
    .F(n1374_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1374_s4.INIT=8'h53;
  LUT3 n1375_s4 (
    .F(n1375_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1375_s4.INIT=8'h53;
  LUT3 n1376_s4 (
    .F(n1376_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1376_s4.INIT=8'h53;
  LUT3 n1377_s4 (
    .F(n1377_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1377_s4.INIT=8'h53;
  LUT3 n1378_s5 (
    .F(n1378_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1378_s5.INIT=8'h53;
  LUT2 n1378_s6 (
    .F(n1378_9),
    .I0(ff_next_vram1[0]),
    .I1(reg_screen_mode[0]) 
);
defparam n1378_s6.INIT=4'h4;
  LUT3 n1379_s5 (
    .F(n1379_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1379_s5.INIT=8'h53;
  LUT3 n1380_s5 (
    .F(n1380_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1380_s5.INIT=8'h53;
  LUT3 n1381_s5 (
    .F(n1381_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1381_s5.INIT=8'h53;
  LUT3 n1386_s5 (
    .F(n1386_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1386_s5.INIT=8'h53;
  LUT2 n1386_s6 (
    .F(n1386_9),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram5[6]) 
);
defparam n1386_s6.INIT=4'h8;
  LUT3 n1387_s5 (
    .F(n1387_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1387_s5.INIT=8'h53;
  LUT3 n1388_s5 (
    .F(n1388_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1388_s5.INIT=8'h53;
  LUT3 n1389_s5 (
    .F(n1389_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1389_s5.INIT=8'h53;
  LUT2 n1394_s5 (
    .F(n1394_8),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram5[4]) 
);
defparam n1394_s5.INIT=4'h8;
  LUT3 n1394_s6 (
    .F(n1394_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1394_s6.INIT=8'h53;
  LUT3 n1395_s5 (
    .F(n1395_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1395_s5.INIT=8'h53;
  LUT3 n1396_s5 (
    .F(n1396_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1396_s5.INIT=8'h53;
  LUT3 n1397_s5 (
    .F(n1397_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1397_s5.INIT=8'h53;
  LUT2 n1402_s5 (
    .F(n1402_8),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram5[2]) 
);
defparam n1402_s5.INIT=4'h8;
  LUT3 n801_s30 (
    .F(n801_38),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]) 
);
defparam n801_s30.INIT=8'hD4;
  LUT4 n805_s25 (
    .F(n805_29),
    .I0(n805_31),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n805_s25.INIT=16'hC5AC;
  LUT4 n805_s26 (
    .F(n805_30),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(n705_14) 
);
defparam n805_s26.INIT=16'h1200;
  LUT4 n806_s25 (
    .F(n806_29),
    .I0(n806_30),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n806_s25.INIT=16'hC5AC;
  LUT4 n807_s25 (
    .F(n807_29),
    .I0(n807_30),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n807_s25.INIT=16'hC5AC;
  LUT4 n808_s25 (
    .F(n808_29),
    .I0(n808_30),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n808_s25.INIT=16'hC5AC;
  LUT3 n1346_s25 (
    .F(n1346_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1346_s25.INIT=8'hAC;
  LUT3 n1347_s25 (
    .F(n1347_29),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1347_s25.INIT=8'hAC;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[2]),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[4]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[5]),
    .I1(w_scroll_pos_x[6]),
    .I2(w_scroll_pos_x[7]),
    .I3(w_scroll_pos_x[8]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT2 ff_next_vram7_3_s6 (
    .F(ff_next_vram7_3_11),
    .I0(ff_phase[2]),
    .I1(w_screen_pos_x_Z_3) 
);
defparam ff_next_vram7_3_s6.INIT=4'h4;
  LUT4 n705_s9 (
    .F(n705_14),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam n705_s9.INIT=16'h273E;
  LUT4 n702_s9 (
    .F(n702_14),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n702_s9.INIT=16'hBBE1;
  LUT3 n702_s10 (
    .F(n702_15),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n702_s10.INIT=8'h10;
  LUT3 n695_s10 (
    .F(n695_15),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n702_14) 
);
defparam n695_s10.INIT=8'h80;
  LUT3 n694_s10 (
    .F(n694_15),
    .I0(w_pattern_name_t1[11]),
    .I1(n694_17),
    .I2(reg_screen_mode[4]) 
);
defparam n694_s10.INIT=8'h35;
  LUT4 n694_s11 (
    .F(n694_16),
    .I0(n705_8),
    .I1(reg_color_table_base[11]),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(n702_15) 
);
defparam n694_s11.INIT=16'h0777;
  LUT3 n693_s13 (
    .F(n693_18),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n702_14) 
);
defparam n693_s13.INIT=8'h80;
  LUT4 n692_s8 (
    .F(n692_13),
    .I0(n702_14),
    .I1(n691_12),
    .I2(w_pattern_name_t1[13]),
    .I3(reg_screen_mode[0]) 
);
defparam n692_s8.INIT=16'h0F77;
  LUT4 n691_s6 (
    .F(n691_11),
    .I0(n702_14),
    .I1(n690_14),
    .I2(w_pattern_name_t1[14]),
    .I3(reg_screen_mode[0]) 
);
defparam n691_s6.INIT=16'h0F77;
  LUT2 n691_s7 (
    .F(n691_12),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]) 
);
defparam n691_s7.INIT=4'h8;
  LUT2 n690_s8 (
    .F(n690_13),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]) 
);
defparam n690_s8.INIT=4'h4;
  LUT2 n690_s9 (
    .F(n690_14),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]) 
);
defparam n690_s9.INIT=4'h8;
  LUT3 n689_s6 (
    .F(n689_11),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n689_s6.INIT=8'h70;
  LUT4 n527_s5 (
    .F(n527_10),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n705_10) 
);
defparam n527_s5.INIT=16'hFEA8;
  LUT3 n805_s27 (
    .F(n805_31),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n805_s27.INIT=8'h3A;
  LUT3 n806_s26 (
    .F(n806_30),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n806_s26.INIT=8'h3A;
  LUT3 n807_s26 (
    .F(n807_30),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n807_s26.INIT=8'h3A;
  LUT3 n808_s26 (
    .F(n808_30),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n808_s26.INIT=8'h3A;
  LUT3 n694_s12 (
    .F(n694_17),
    .I0(reg_screen_mode[2]),
    .I1(reg_pattern_name_table_base[11]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n694_s12.INIT=8'h40;
  LUT3 n805_s28 (
    .F(n805_33),
    .I0(n805_24),
    .I1(n805_27),
    .I2(n805_28) 
);
defparam n805_s28.INIT=8'h01;
  LUT3 n806_s27 (
    .F(n806_32),
    .I0(n806_24),
    .I1(n806_27),
    .I2(n806_28) 
);
defparam n806_s27.INIT=8'h01;
  LUT3 n807_s27 (
    .F(n807_32),
    .I0(n807_24),
    .I1(n807_27),
    .I2(n807_28) 
);
defparam n807_s27.INIT=8'h01;
  LUT3 n808_s27 (
    .F(n808_32),
    .I0(n808_24),
    .I1(n808_27),
    .I2(n808_28) 
);
defparam n808_s27.INIT=8'h01;
  LUT4 n690_s10 (
    .F(n690_16),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(n805_30),
    .I3(n689_10) 
);
defparam n690_s10.INIT=16'h4F00;
  LUT4 n138_s4 (
    .F(n138_10),
    .I0(n138_8),
    .I1(ff_pos_x_5_9),
    .I2(n327_10),
    .I3(ff_screen_h_in_active_11) 
);
defparam n138_s4.INIT=16'h0015;
  LUT4 n140_s5 (
    .F(n140_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_9),
    .I2(n327_10),
    .I3(ff_screen_h_in_active_11) 
);
defparam n140_s5.INIT=16'h0015;
  LUT4 n692_s9 (
    .F(n692_15),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(ff_next_vram4_3_7) 
);
defparam n692_s9.INIT=16'h6F00;
  LUT4 n693_s14 (
    .F(n693_20),
    .I0(n996_18),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]),
    .I3(w_pixel_pos_y_Z[7]) 
);
defparam n693_s14.INIT=16'h4100;
  LUT4 n694_s13 (
    .F(n694_19),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(ff_next_vram4_3_7) 
);
defparam n694_s13.INIT=16'h6F00;
  LUT4 n1348_s26 (
    .F(n1348_31),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(ff_next_vram5[0]) 
);
defparam n1348_s26.INIT=16'hD400;
  LUT4 n1355_s6 (
    .F(n1355_10),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]),
    .I3(reg_screen_mode[0]) 
);
defparam n1355_s6.INIT=16'h5355;
  LUT4 n1354_s8 (
    .F(n1354_12),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]),
    .I3(reg_screen_mode[0]) 
);
defparam n1354_s8.INIT=16'h5355;
  LUT4 n1363_s6 (
    .F(n1363_10),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n1363_s6.INIT=16'h5355;
  LUT4 n1362_s7 (
    .F(n1362_11),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n1362_s7.INIT=16'h5355;
  LUT4 n1379_s6 (
    .F(n1379_10),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]),
    .I3(reg_screen_mode[0]) 
);
defparam n1379_s6.INIT=16'h5355;
  LUT4 n1378_s7 (
    .F(n1378_11),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]),
    .I3(reg_screen_mode[0]) 
);
defparam n1378_s7.INIT=16'h5355;
  LUT4 n1387_s6 (
    .F(n1387_10),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(reg_screen_mode[0]),
    .I3(ff_next_vram5[6]) 
);
defparam n1387_s6.INIT=16'h5333;
  LUT4 n1386_s7 (
    .F(n1386_11),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(reg_screen_mode[0]),
    .I3(ff_next_vram5[6]) 
);
defparam n1386_s7.INIT=16'h5333;
  LUT4 n1395_s6 (
    .F(n1395_10),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(reg_screen_mode[0]),
    .I3(ff_next_vram5[4]) 
);
defparam n1395_s6.INIT=16'h5333;
  LUT4 n1402_s6 (
    .F(n1402_10),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(reg_screen_mode[0]),
    .I3(ff_next_vram5[2]) 
);
defparam n1402_s6.INIT=16'h5333;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n693_s15 (
    .F(n693_22),
    .I0(reg_pattern_generator_table_base[12]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n693_s15.INIT=16'h0200;
  LUT4 n699_s10 (
    .F(n699_16),
    .I0(reg_screen_mode[0]),
    .I1(w_vram_address1_13_11),
    .I2(n702_15),
    .I3(n703_16) 
);
defparam n699_s10.INIT=16'h001F;
  LUT4 n177_s4 (
    .F(n177_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_9),
    .I2(ff_pos_x[4]),
    .I3(n177_8) 
);
defparam n177_s4.INIT=16'h0770;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_9),
    .I2(n178_8),
    .I3(ff_pos_x[3]) 
);
defparam n178_s4.INIT=16'h0770;
  LUT4 n180_s3 (
    .F(n180_9),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_9),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n180_s3.INIT=16'h0770;
  LUT4 n693_s16 (
    .F(n693_24),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(n705_14),
    .I3(n996_18) 
);
defparam n693_s16.INIT=16'h5510;
  LUT4 n808_s28 (
    .F(n808_34),
    .I0(n808_29),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n808_s28.INIT=16'h5553;
  LUT4 n807_s28 (
    .F(n807_34),
    .I0(n807_29),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n807_s28.INIT=16'h5553;
  LUT4 n806_s28 (
    .F(n806_34),
    .I0(n806_29),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n806_s28.INIT=16'h5553;
  LUT4 n805_s29 (
    .F(n805_35),
    .I0(n805_29),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n805_s29.INIT=16'h5553;
  LUT4 n1632_s5 (
    .F(n1632_9),
    .I0(n801_33),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(n1632_7) 
);
defparam n1632_s5.INIT=16'h00FD;
  LUT4 n727_s2 (
    .F(n727_6),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_0) 
);
defparam n727_s2.INIT=16'h0100;
  LUT4 n695_s11 (
    .F(n695_17),
    .I0(ff_next_vram0[7]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n695_s11.INIT=16'h2000;
  LUT4 n696_s8 (
    .F(n696_14),
    .I0(reg_color_table_base[9]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n696_s8.INIT=16'h2000;
  LUT4 n698_s8 (
    .F(n698_14),
    .I0(reg_color_table_base[7]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n698_s8.INIT=16'h2000;
  LUT4 n699_s11 (
    .F(n699_18),
    .I0(reg_color_table_base[6]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n699_s11.INIT=16'h2000;
  LUT4 n703_s10 (
    .F(n703_16),
    .I0(n996_18),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n703_s10.INIT=16'h2000;
  LUT4 n700_s6 (
    .F(n700_12),
    .I0(w_pos_x[5]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(w_vram_address1_4_6) 
);
defparam n700_s6.INIT=16'h0200;
  LUT4 n705_s10 (
    .F(n705_16),
    .I0(ff_next_vram3_3_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n705_s10.INIT=16'h0001;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(n440_8),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0002;
  LUT4 n139_s4 (
    .F(n139_10),
    .I0(ff_phase[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_vram_address1_13_9) 
);
defparam n139_s4.INIT=16'h2A00;
  LUT3 n833_s21 (
    .F(n833_28),
    .I0(n801_37),
    .I1(reg_screen_mode[1]),
    .I2(ff_next_vram7_3_8) 
);
defparam n833_s21.INIT=8'h0E;
  LUT3 n804_s26 (
    .F(n804_35),
    .I0(reg_screen_mode[1]),
    .I1(ff_next_vram4_3_8),
    .I2(n975_17) 
);
defparam n804_s26.INIT=8'h0B;
  LUT3 n803_s26 (
    .F(n803_35),
    .I0(reg_screen_mode[1]),
    .I1(ff_next_vram4_3_8),
    .I2(n974_17) 
);
defparam n803_s26.INIT=8'h0B;
  LUT3 n802_s26 (
    .F(n802_35),
    .I0(reg_screen_mode[1]),
    .I1(ff_next_vram4_3_8),
    .I2(n973_17) 
);
defparam n802_s26.INIT=8'h0B;
  LUT3 n801_s31 (
    .F(n801_40),
    .I0(reg_screen_mode[1]),
    .I1(ff_next_vram4_3_8),
    .I2(n972_17) 
);
defparam n801_s31.INIT=8'h0B;
  LUT3 ff_next_vram4_3_s5 (
    .F(ff_next_vram4_3_10),
    .I0(reg_screen_mode[1]),
    .I1(ff_next_vram4_3_8),
    .I2(ff_next_vram4_7_8) 
);
defparam ff_next_vram4_3_s5.INIT=8'h40;
  LUT4 n1370_s7 (
    .F(n1370_11),
    .I0(n1350_6),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1370_s7.INIT=16'h2000;
  LUT4 n1354_s9 (
    .F(n1354_14),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n1350_6) 
);
defparam n1354_s9.INIT=16'hBF00;
  LUT4 n1355_s7 (
    .F(n1355_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(w_4colors_mode),
    .I3(reg_backdrop_color[2]) 
);
defparam n1355_s7.INIT=16'h0700;
  LUT4 n1354_s10 (
    .F(n1354_16),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(w_4colors_mode),
    .I3(reg_backdrop_color[3]) 
);
defparam n1354_s10.INIT=16'h0700;
  LUT4 n1353_s6 (
    .F(n1353_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[4]),
    .I3(n240_4) 
);
defparam n1353_s6.INIT=16'h7000;
  LUT4 n1352_s6 (
    .F(n1352_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[5]),
    .I3(n240_4) 
);
defparam n1352_s6.INIT=16'h7000;
  LUT4 n1351_s6 (
    .F(n1351_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[6]),
    .I3(n240_4) 
);
defparam n1351_s6.INIT=16'h7000;
  LUT4 n1350_s7 (
    .F(n1350_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[7]),
    .I3(n240_4) 
);
defparam n1350_s7.INIT=16'h7000;
  LUT4 n1405_s5 (
    .F(n1405_9),
    .I0(n1405_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1405_s5.INIT=16'hACCC;
  LUT4 n1404_s5 (
    .F(n1404_9),
    .I0(n1404_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1404_s5.INIT=16'hACCC;
  LUT4 n1403_s5 (
    .F(n1403_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1403_5),
    .I3(n1355_12) 
);
defparam n1403_s5.INIT=16'hFF80;
  LUT4 n1397_s6 (
    .F(n1397_10),
    .I0(n1397_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1397_s6.INIT=16'hACCC;
  LUT4 n1396_s6 (
    .F(n1396_10),
    .I0(n1396_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1396_s6.INIT=16'hACCC;
  LUT4 n1394_s7 (
    .F(n1394_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1394_5),
    .I3(n1354_16) 
);
defparam n1394_s7.INIT=16'hFF80;
  LUT4 n1389_s6 (
    .F(n1389_10),
    .I0(n1389_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1389_s6.INIT=16'hACCC;
  LUT4 n1388_s6 (
    .F(n1388_10),
    .I0(n1388_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1388_s6.INIT=16'hACCC;
  LUT4 n1381_s6 (
    .F(n1381_10),
    .I0(n1381_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1381_s6.INIT=16'hACCC;
  LUT4 n1380_s6 (
    .F(n1380_10),
    .I0(n1380_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1380_s6.INIT=16'hACCC;
  LUT4 n1377_s5 (
    .F(n1377_9),
    .I0(n1377_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1353_10) 
);
defparam n1377_s5.INIT=16'hFF80;
  LUT4 n1376_s5 (
    .F(n1376_9),
    .I0(n1376_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1352_10) 
);
defparam n1376_s5.INIT=16'hFF80;
  LUT4 n1375_s5 (
    .F(n1375_9),
    .I0(n1375_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1351_10) 
);
defparam n1375_s5.INIT=16'hFF80;
  LUT4 n1374_s5 (
    .F(n1374_9),
    .I0(n1374_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1350_11) 
);
defparam n1374_s5.INIT=16'hFF80;
  LUT4 n1365_s6 (
    .F(n1365_10),
    .I0(n1365_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1365_s6.INIT=16'hACCC;
  LUT4 n1364_s6 (
    .F(n1364_10),
    .I0(n1364_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1364_s6.INIT=16'hACCC;
  LUT4 n1357_s5 (
    .F(n1357_9),
    .I0(n1357_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1357_s5.INIT=16'hACCC;
  LUT4 n1356_s5 (
    .F(n1356_9),
    .I0(n1356_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1356_s5.INIT=16'hACCC;
  LUT4 n1353_s7 (
    .F(n1353_12),
    .I0(n1353_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1353_10) 
);
defparam n1353_s7.INIT=16'hFF80;
  LUT4 n1352_s7 (
    .F(n1352_12),
    .I0(n1352_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1352_10) 
);
defparam n1352_s7.INIT=16'hFF80;
  LUT4 n1351_s7 (
    .F(n1351_12),
    .I0(n1351_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1351_10) 
);
defparam n1351_s7.INIT=16'hFF80;
  LUT4 n1350_s8 (
    .F(n1350_13),
    .I0(n1350_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1350_11) 
);
defparam n1350_s8.INIT=16'hFF80;
  LUT4 n693_s17 (
    .F(n693_26),
    .I0(w_pattern_name_t2[12]),
    .I1(n801_38),
    .I2(ff_next_vram3_7_10),
    .I3(reg_screen_mode[4]) 
);
defparam n693_s17.INIT=16'h0008;
  LUT4 n695_s12 (
    .F(n695_19),
    .I0(w_pattern_name_t2[10]),
    .I1(reg_screen_mode[3]),
    .I2(ff_next_vram3_7_10),
    .I3(reg_screen_mode[4]) 
);
defparam n695_s12.INIT=16'h0008;
  LUT4 n1392_s5 (
    .F(n1392_9),
    .I0(ff_next_vram3_7_10),
    .I1(reg_screen_mode[4]),
    .I2(ff_next_vram2[1]),
    .I3(ff_next_vram5[5]) 
);
defparam n1392_s5.INIT=16'h00EF;
  LUT4 n1370_s8 (
    .F(n1370_13),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[5]),
    .I2(ff_next_vram3_7_10),
    .I3(reg_screen_mode[4]) 
);
defparam n1370_s8.INIT=16'hBBB0;
  LUT4 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_11),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_10),
    .I2(reg_screen_mode[4]),
    .I3(ff_next_vram7_3_10) 
);
defparam ff_next_vram1_7_s5.INIT=16'h5400;
  LUT4 n1347_s26 (
    .F(n1347_31),
    .I0(n1347_27),
    .I1(n1347_28),
    .I2(ff_next_vram3_7_10),
    .I3(reg_screen_mode[4]) 
);
defparam n1347_s26.INIT=16'hAAA3;
  LUT4 n1346_s26 (
    .F(n1346_31),
    .I0(n1346_27),
    .I1(n1346_28),
    .I2(ff_next_vram3_7_10),
    .I3(reg_screen_mode[4]) 
);
defparam n1346_s26.INIT=16'hAAA3;
  LUT3 n1003_s13 (
    .F(n1003_19),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_10),
    .I2(reg_screen_mode[4]) 
);
defparam n1003_s13.INIT=8'h01;
  LUT4 ff_next_vram3_7_s7 (
    .F(ff_next_vram3_7_12),
    .I0(ff_next_vram3_7_10),
    .I1(reg_screen_mode[4]),
    .I2(ff_next_vram3_7_9),
    .I3(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_7_s7.INIT=16'h0E00;
  LUT4 n1370_s9 (
    .F(n1370_15),
    .I0(ff_next_vram1[2]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_9) 
);
defparam n1370_s9.INIT=16'h1000;
  LUT4 n181_s6 (
    .F(n181_13),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7),
    .I2(ff_pos_x_5_10),
    .I3(ff_pos_x[0]) 
);
defparam n181_s6.INIT=16'h3740;
  LUT3 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=8'hE0;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n527_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n689_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s0 (
    .Q(ff_vram_rdata_sel[1]),
    .D(w_screen_mode_vram_address[1]),
    .CLK(clk85m),
    .CE(n727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s0 (
    .Q(ff_vram_rdata_sel[0]),
    .D(w_screen_mode_vram_address[0]),
    .CLK(clk85m),
    .CE(n727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n801_31),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n802_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n803_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n804_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n805_33),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n806_32),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n807_32),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n808_32),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n988_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n989_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n990_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n991_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n992_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n993_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n994_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n995_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n980_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n981_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n982_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n983_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n987_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n833_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n834_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n835_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n836_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n837_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n838_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n839_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n840_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n996_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n997_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n998_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n999_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n1000_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n1001_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n1002_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n1003_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n972_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n973_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n974_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n975_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n976_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n977_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n978_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n979_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1011_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1012_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1013_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1014_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1015_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1350_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1351_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1352_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1353_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1354_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1355_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1356_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1357_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1358_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1359_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1360_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1362_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1363_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1364_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1365_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1367_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1368_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1373_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1374_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1375_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1376_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1377_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1378_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1379_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1380_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1381_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1382_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1383_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1384_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1386_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1387_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1388_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1389_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1390_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1391_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1392_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1394_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1395_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1396_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1397_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1398_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1399_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1400_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1401_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1402_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1403_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1404_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1405_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1342_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1343_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1344_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1345_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1346_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1347_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1348_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1349_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n176_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n177_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n178_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n180_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n255_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFCE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1664_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1665_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1666_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1667_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n181_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n316_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n312_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n311_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z_9_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z_10_12),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z_11_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z_12_12),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(n294_24),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n313_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU n312_s (
    .SUM(n312_2),
    .COUT(n311_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n313_3) 
);
defparam n312_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n1000_s11 (
    .O(n1000_14),
    .I0(n1000_16),
    .I1(n797_4),
    .S0(n1003_19) 
);
  MUX2_LUT5 n1001_s11 (
    .O(n1001_14),
    .I0(n1001_16),
    .I1(n798_4),
    .S0(n1003_19) 
);
  MUX2_LUT5 n1002_s11 (
    .O(n1002_14),
    .I0(n1002_16),
    .I1(n799_4),
    .S0(n1003_19) 
);
  MUX2_LUT5 n1003_s11 (
    .O(n1003_14),
    .I0(n1003_16),
    .I1(n800_4),
    .S0(n1003_19) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_disable,
  n878_17,
  reg_sprite_16x16,
  w_screen_v_active,
  ff_screen_h_active,
  n291_4,
  n240_5,
  w_vram_address1_13_9,
  w_sprite_mode2,
  n6_8,
  reg_212lines_mode,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_horizontal_offset_l,
  reg_screen_mode,
  ff_half_count_9,
  ff_half_count_12,
  ff_vram_valid,
  w_selected_en,
  ff_vram_valid_7,
  n327_10,
  n88_8,
  n438_7,
  n440_8,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_disable;
input n878_17;
input reg_sprite_16x16;
input w_screen_v_active;
input ff_screen_h_active;
input n291_4;
input n240_5;
input w_vram_address1_13_9;
input w_sprite_mode2;
input n6_8;
input reg_212lines_mode;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input [2:0] w_horizontal_offset_l;
input [3:2] reg_screen_mode;
input ff_half_count_9;
input ff_half_count_12;
output ff_vram_valid;
output w_selected_en;
output ff_vram_valid_7;
output n327_10;
output n88_8;
output n438_7;
output n440_8;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n321_7;
wire n320_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n88_6;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n317_7;
wire n440_6;
wire ff_selected_count_3_7;
wire ff_select_finish_9;
wire ff_select_finish_10;
wire ff_selected_en_7;
wire n319_8;
wire n327_11;
wire n88_7;
wire n88_9;
wire n78_8;
wire ff_select_finish_11;
wire ff_select_finish_12;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire n322_9;
wire ff_selected_count_3_9;
wire n81_10;
wire n438_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT2 n440_s1 (
    .F(n440_4),
    .I0(n440_8),
    .I1(n440_6) 
);
defparam n440_s1.INIT=4'h8;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_select_finish_9),
    .I1(ff_select_finish_10),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_9),
    .I2(ff_select_finish_9),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n320_s2 (
    .F(n320_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n317_7) 
);
defparam n320_s2.INIT=16'h7800;
  LUT3 n319_s2 (
    .F(n319_7),
    .I0(n319_8),
    .I1(w_selected_count[3]),
    .I2(n317_7) 
);
defparam n319_s2.INIT=8'h60;
  LUT4 n327_s4 (
    .F(n327_9),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(n327_10),
    .I3(n327_11) 
);
defparam n327_s4.INIT=16'h0100;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n88_s1 (
    .F(n88_6),
    .I0(n88_7),
    .I1(n88_8),
    .I2(w_screen_pos_x[0]),
    .I3(n88_9) 
);
defparam n88_s1.INIT=16'h0E00;
  LUT3 n80_s2 (
    .F(n80_7),
    .I0(n88_8),
    .I1(ff_current_plane_num[1]),
    .I2(ff_current_plane_num[0]) 
);
defparam n80_s2.INIT=8'h14;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(n88_8),
    .I3(ff_current_plane_num[2]) 
);
defparam n79_s2.INIT=16'h0708;
  LUT3 n78_s2 (
    .F(n78_7),
    .I0(n88_8),
    .I1(ff_current_plane_num[3]),
    .I2(n78_8) 
);
defparam n78_s2.INIT=8'h14;
  LUT4 n77_s2 (
    .F(n77_7),
    .I0(ff_current_plane_num[3]),
    .I1(n78_8),
    .I2(n88_8),
    .I3(ff_current_plane_num[4]) 
);
defparam n77_s2.INIT=16'h0708;
  LUT3 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(n327_10) 
);
defparam n317_s2.INIT=8'h01;
  LUT4 n440_s3 (
    .F(n440_6),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam n440_s3.INIT=16'h4000;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_selected_en),
    .I2(n291_4),
    .I3(ff_select_finish_9) 
);
defparam ff_selected_count_3_s4.INIT=16'h4000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_select_finish_s4.INIT=16'h8000;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[2]),
    .I1(ff_select_finish_11),
    .I2(n240_5),
    .I3(ff_select_finish_12) 
);
defparam ff_select_finish_s5.INIT=16'h4000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(ff_selected_en_8),
    .I1(n240_5),
    .I2(n88_7),
    .I3(ff_selected_en_9) 
);
defparam ff_selected_en_s4.INIT=16'h8000;
  LUT3 n319_s3 (
    .F(n319_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]) 
);
defparam n319_s3.INIT=8'h80;
  LUT3 n327_s5 (
    .F(n327_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(w_vram_address1_13_9) 
);
defparam n327_s5.INIT=8'h70;
  LUT3 n327_s6 (
    .F(n327_11),
    .I0(n291_4),
    .I1(w_screen_pos_x_Z_3),
    .I2(ff_select_finish_10) 
);
defparam n327_s6.INIT=8'h0D;
  LUT4 n88_s2 (
    .F(n88_7),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s2.INIT=16'h000B;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(ff_half_count_12),
    .I1(ff_half_count_9),
    .I2(w_screen_pos_x_Z_8_10),
    .I3(n6_8) 
);
defparam n88_s3.INIT=16'h0400;
  LUT3 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x[1]),
    .I1(w_screen_pos_x[2]),
    .I2(n438_7) 
);
defparam n88_s4.INIT=8'h80;
  LUT3 n78_s3 (
    .F(n78_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]) 
);
defparam n78_s3.INIT=8'h80;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[5]),
    .I1(ff_y[4]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s6.INIT=16'h4000;
  LUT4 ff_select_finish_s7 (
    .F(ff_select_finish_12),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(reg_212lines_mode),
    .I3(ff_y[3]) 
);
defparam ff_select_finish_s7.INIT=16'h1001;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s5.INIT=16'hF331;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s6.INIT=16'h0100;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_0),
    .I2(w_screen_pos_x_Z_1),
    .I3(w_screen_pos_x_Z_2) 
);
defparam n438_s3.INIT=16'h0001;
  LUT4 n440_s4 (
    .F(n440_8),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_0),
    .I2(w_screen_pos_x_Z_1),
    .I3(w_screen_pos_x_Z_2) 
);
defparam n440_s4.INIT=16'h0200;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n878_17),
    .I3(n327_10) 
);
defparam n322_s3.INIT=16'h0001;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_9),
    .I0(ff_selected_count_3_7),
    .I1(reg_sprite_disable),
    .I2(n878_17),
    .I3(n327_10) 
);
defparam ff_selected_count_3_s5.INIT=16'hFFFE;
  LUT4 n81_s4 (
    .F(n81_10),
    .I0(n88_8),
    .I1(n440_6),
    .I2(n438_7),
    .I3(ff_current_plane_num[0]) 
);
defparam n81_s4.INIT=16'h3F40;
  LUT2 n438_s4 (
    .F(n438_9),
    .I0(n440_6),
    .I1(n438_7) 
);
defparam n438_s4.INIT=4'h8;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_7),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_7),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_7),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_7),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_9),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_9),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_9),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_9),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  DFFC ff_current_plane_num_0_s1 (
    .Q(ff_current_plane_num[0]),
    .D(n81_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_num_0_s1.INIT=1'b0;
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  slot_reset_n_d,
  reg_display_on,
  w_selected_en,
  ff_vram_valid_7,
  ff_vram_valid_9,
  n438_7,
  n878_17,
  reg_sprite_16x16,
  ff_screen_h_active_10,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_screen_pos_x_Z,
  ff_half_count_7,
  ff_half_count_12,
  w_selected_count,
  w_ic_vram_valid,
  ff_active_d1,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input slot_reset_n_d;
input reg_display_on;
input w_selected_en;
input ff_vram_valid_7;
input ff_vram_valid_9;
input n438_7;
input n878_17;
input reg_sprite_16x16;
input ff_screen_h_active_10;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [6:4] w_screen_pos_x_Z;
input ff_half_count_7;
input ff_half_count_12;
input [3:0] w_selected_count;
output w_ic_vram_valid;
output ff_active_d1;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_current_plane_2_10;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1424_8;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_11;
wire ff_active_9;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire n1245_5;
wire n1245_6;
wire ff_current_plane_2_13;
wire ff_current_plane_2_14;
wire ff_active_11;
wire ff_current_plane_2_15;
wire ff_current_plane_2_16;
wire ff_current_plane_2_17;
wire ff_current_plane_2_19;
wire n1473_9;
wire ff_active_13;
wire n1280_10;
wire n1425_10;
wire ff_vram_address_16_8;
wire \ff_selected_ram[0]_ER_CL_88 ;
wire \ff_selected_ram[0]_ER_CL_90 ;
wire n1427_10;
wire ff_selected_q_31_8;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_init_26 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s79  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s79 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s80  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s80 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s81  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s81 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s82  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s82 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(w_selected_en),
    .I1(ff_current_plane_2_11),
    .I2(ff_vram_valid_7),
    .I3(ff_current_plane_2_19) 
);
defparam ff_current_plane_2_s5.INIT=16'hACFF;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT3 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_90 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=8'h10;
  LUT3 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(\ff_selected_ram[0]_ER_CL_90 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=8'h40;
  LUT3 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_88 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=8'h10;
  LUT3 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(\ff_selected_ram[0]_ER_CL_88 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=8'h40;
  LUT3 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_90 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=8'h40;
  LUT3 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_90 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=8'h80;
  LUT3 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_88 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=8'h40;
  LUT3 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_88 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=8'h80;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_26 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_27 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT4 n1424_s3 (
    .F(n1424_8),
    .I0(ff_current_plane[2]),
    .I1(n1424_9),
    .I2(ff_current_plane[3]),
    .I3(ff_current_plane_2_19) 
);
defparam n1424_s3.INIT=16'h7800;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(ff_active),
    .I2(n438_7) 
);
defparam n1449_s2.INIT=8'h40;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_19) 
);
defparam n1426_s3.INIT=8'h60;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(n1245_5),
    .I1(ff_state_1_7),
    .I2(ff_screen_h_active_10),
    .I3(n1245_6) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT2 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_current_plane_2_13),
    .I1(ff_current_plane_2_14) 
);
defparam ff_current_plane_2_s6.INIT=4'h4;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(n878_17),
    .I2(ff_current_plane_2_13),
    .I3(ff_current_plane_2_14) 
);
defparam ff_active_s4.INIT=16'h1000;
  LUT2 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n1424_s4.INIT=4'h8;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n438_7) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT4 n1245_s2 (
    .F(n1245_5),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(ff_half_count_7) 
);
defparam n1245_s2.INIT=16'h8000;
  LUT3 n1245_s3 (
    .F(n1245_6),
    .I0(ff_half_count_12),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam n1245_s3.INIT=8'h80;
  LUT4 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_13),
    .I0(ff_current_plane_2_15),
    .I1(w_selected_count[0]),
    .I2(ff_current_plane_2_16),
    .I3(ff_current_plane[0]) 
);
defparam ff_current_plane_2_s8.INIT=16'h0280;
  LUT4 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_14),
    .I0(ff_active),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state_1_7) 
);
defparam ff_current_plane_2_s9.INIT=16'h8000;
  LUT4 ff_active_s6 (
    .F(ff_active_11),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s6.INIT=16'h0001;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_15),
    .I0(ff_current_plane[2]),
    .I1(n1424_9),
    .I2(w_selected_count[3]),
    .I3(ff_current_plane[3]) 
);
defparam ff_current_plane_2_s10.INIT=16'h7887;
  LUT4 ff_current_plane_2_s11 (
    .F(ff_current_plane_2_16),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane_2_17),
    .I3(ff_current_plane[1]) 
);
defparam ff_current_plane_2_s11.INIT=16'hD435;
  LUT2 ff_current_plane_2_s12 (
    .F(ff_current_plane_2_17),
    .I0(w_selected_count[2]),
    .I1(ff_current_plane[2]) 
);
defparam ff_current_plane_2_s12.INIT=4'h9;
  LUT3 ff_current_plane_2_s13 (
    .F(ff_current_plane_2_19),
    .I0(n878_17),
    .I1(ff_active_11),
    .I2(n1245_4) 
);
defparam ff_current_plane_2_s13.INIT=8'h45;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_active_11),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT3 ff_active_s7 (
    .F(ff_active_13),
    .I0(ff_active_9),
    .I1(ff_active_11),
    .I2(n1245_4) 
);
defparam ff_active_s7.INIT=8'hBA;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT4 n1425_s4 (
    .F(n1425_10),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_2_19) 
);
defparam n1425_s4.INIT=16'h6A00;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_current_plane_2_19) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_88 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[3]),
    .I2(w_selected_en),
    .I3(ff_vram_valid_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=16'h2000;
  LUT4 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_90 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[3]),
    .I2(w_selected_en),
    .I3(ff_vram_valid_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=16'h1000;
  LUT4 n1427_s4 (
    .F(n1427_10),
    .I0(ff_current_plane[0]),
    .I1(n878_17),
    .I2(ff_active_11),
    .I3(n1245_4) 
);
defparam n1427_s4.INIT=16'h1011;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(slot_reset_n_d) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1427_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_13),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1424_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_25 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_26 ),
    .I(slot_reset_n_d) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s77  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s78  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  w_screen_pos_x_Z_7_14,
  reg_sprite_magify,
  n893_4,
  ff_active_d1,
  n240_5,
  reg_sprite_16x16,
  reg_color0_opaque,
  n294_24,
  ff_screen_h_active_9,
  ff_screen_h_active_10,
  w_screen_v_active,
  ff_screen_h_active,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_12,
  w_makeup_plane,
  w_pixel_pos_y_Z,
  ff_half_count,
  ff_status_register_pointer,
  ff_state,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  n1177_8,
  ff_sprite_collision_9,
  n878_17,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input w_screen_pos_x_Z_7_14;
input reg_sprite_magify;
input n893_4;
input ff_active_d1;
input n240_5;
input reg_sprite_16x16;
input reg_color0_opaque;
input n294_24;
input ff_screen_h_active_9;
input ff_screen_h_active_10;
input w_screen_v_active;
input ff_screen_h_active;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_12;
input [2:0] w_makeup_plane;
input [7:0] w_pixel_pos_y_Z;
input [11:7] ff_half_count;
input [3:0] ff_status_register_pointer;
input [1:0] ff_state;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output n1177_8;
output ff_sprite_collision_9;
output n878_17;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n223_4;
wire n239_4;
wire n255_4;
wire n271_4;
wire n287_4;
wire n303_4;
wire n319_4;
wire n335_4;
wire n215_4;
wire n231_4;
wire n247_4;
wire n263_4;
wire n279_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n538_4;
wire n546_4;
wire n554_4;
wire n562_4;
wire n570_4;
wire n578_4;
wire n586_4;
wire n594_4;
wire n733_4;
wire n741_4;
wire n749_4;
wire n757_4;
wire n765_4;
wire n773_4;
wire n781_4;
wire n789_4;
wire ff_sprite_collision_6;
wire ff_sprite_collision_x_8_7;
wire n1153_7;
wire n1152_7;
wire n1151_7;
wire n1150_7;
wire n1149_7;
wire n1144_7;
wire n1143_7;
wire n1142_7;
wire n1141_7;
wire n1140_7;
wire n1045_7;
wire n1044_7;
wire n1043_7;
wire n1042_7;
wire n891_7;
wire n890_7;
wire n889_7;
wire n1009_4;
wire n223_5;
wire n215_5;
wire n538_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1151_8;
wire n1150_8;
wire n1142_8;
wire n1140_8;
wire n1139_8;
wire n889_8;
wire n1009_6;
wire n1009_7;
wire n1009_8;
wire n1009_9;
wire ff_sprite_collision_10;
wire n1009_10;
wire n1009_11;
wire n1009_12;
wire ff_sprite_collision_11;
wire n1009_13;
wire n1009_15;
wire n1139_10;
wire n1145_10;
wire n1146_9;
wire n1147_9;
wire n1154_9;
wire n1155_9;
wire n1156_9;
wire n1157_9;
wire n892_10;
wire ff_current_plane_3_10;
wire n1041_10;
wire ff_pre_pixel_color_en_12;
wire n1238_10;
wire n1239_10;
wire n1240_10;
wire n1241_10;
wire n1242_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n923_2),
    .I2(ff_active),
    .I3(n1009_15) 
);
defparam n1009_s0.INIT=16'h8000;
  LUT4 n223_s1 (
    .F(n223_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n223_s1.INIT=16'h8000;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n255_s1.INIT=16'h4000;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n271_s1.INIT=16'h1000;
  LUT4 n287_s1 (
    .F(n287_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n287_s1.INIT=16'h4000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n223_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n319_s1.INIT=16'h1000;
  LUT4 n335_s1 (
    .F(n335_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n335_s1.INIT=16'h0100;
  LUT4 n215_s1 (
    .F(n215_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s1.INIT=16'h8000;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n279_s1 (
    .F(n279_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s1.INIT=16'h4000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n538_s1.INIT=16'h8000;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n554_s1.INIT=16'h4000;
  LUT4 n562_s1 (
    .F(n562_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n562_s1.INIT=16'h1000;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_5) 
);
defparam n570_s1.INIT=16'h4000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_5) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_5) 
);
defparam n586_s1.INIT=16'h1000;
  LUT4 n594_s1 (
    .F(n594_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n594_s1.INIT=16'h0100;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s1.INIT=16'h8000;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s1.INIT=16'h4000;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s1.INIT=16'h1000;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s1.INIT=16'h4000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s1.INIT=16'h1000;
  LUT4 n789_s1 (
    .F(n789_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s1.INIT=16'h0100;
  LUT3 ff_sprite_collision_s3 (
    .F(ff_sprite_collision_6),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_s3.INIT=8'h4F;
  LUT3 ff_sprite_collision_x_8_s4 (
    .F(ff_sprite_collision_x_8_7),
    .I0(ff_sprite_collision_8),
    .I1(ff_sprite_collision_7),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_x_8_s4.INIT=8'hE0;
  LUT3 n1153_s2 (
    .F(n1153_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s2.INIT=8'h14;
  LUT4 n1152_s2 (
    .F(n1152_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1152_s2.INIT=16'h0708;
  LUT3 n1151_s2 (
    .F(n1151_7),
    .I0(ff_sprite_collision_7),
    .I1(n1151_8),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=8'h14;
  LUT3 n1150_s2 (
    .F(n1150_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1150_s2.INIT=8'h14;
  LUT3 n1149_s2 (
    .F(n1149_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1149_s2.INIT=8'h40;
  LUT3 n1144_s2 (
    .F(n1144_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z_6),
    .I2(ff_half_count[7]) 
);
defparam n1144_s2.INIT=8'h14;
  LUT4 n1143_s2 (
    .F(n1143_7),
    .I0(w_screen_pos_x_Z_6),
    .I1(ff_half_count[7]),
    .I2(ff_sprite_collision_7),
    .I3(ff_half_count[8]) 
);
defparam n1143_s2.INIT=16'h0708;
  LUT3 n1142_s2 (
    .F(n1142_7),
    .I0(ff_sprite_collision_7),
    .I1(ff_half_count[9]),
    .I2(n1142_8) 
);
defparam n1142_s2.INIT=8'h41;
  LUT4 n1141_s2 (
    .F(n1141_7),
    .I0(ff_half_count[9]),
    .I1(n1142_8),
    .I2(ff_sprite_collision_7),
    .I3(ff_half_count[10]) 
);
defparam n1141_s2.INIT=16'h0E01;
  LUT3 n1140_s2 (
    .F(n1140_7),
    .I0(ff_sprite_collision_7),
    .I1(n1140_8),
    .I2(ff_half_count[11]) 
);
defparam n1140_s2.INIT=8'h14;
  LUT2 n1045_s2 (
    .F(n1045_7),
    .I0(n878_17),
    .I1(ff_color[0]) 
);
defparam n1045_s2.INIT=4'h4;
  LUT2 n1044_s2 (
    .F(n1044_7),
    .I0(n878_17),
    .I1(ff_color[1]) 
);
defparam n1044_s2.INIT=4'h4;
  LUT2 n1043_s2 (
    .F(n1043_7),
    .I0(n878_17),
    .I1(ff_color[2]) 
);
defparam n1043_s2.INIT=4'h4;
  LUT2 n1042_s2 (
    .F(n1042_7),
    .I0(n878_17),
    .I1(ff_color[3]) 
);
defparam n1042_s2.INIT=4'h4;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n890_s2 (
    .F(n890_7),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[2]) 
);
defparam n890_s2.INIT=16'h0708;
  LUT3 n889_s2 (
    .F(n889_7),
    .I0(ff_state_1_7),
    .I1(n889_8),
    .I2(ff_current_plane[3]) 
);
defparam n889_s2.INIT=8'h14;
  LUT4 n1177_s2 (
    .F(n1177_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[3]),
    .I2(n893_4),
    .I3(n1177_8) 
);
defparam n1177_s2.INIT=16'hEFFF;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1009_6),
    .I3(n1009_7) 
);
defparam n1009_s1.INIT=16'hFA0C;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_5) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_5) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n538_s2 (
    .F(n538_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_5) 
);
defparam n538_s2.INIT=16'h8000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_5) 
);
defparam n733_s2.INIT=16'h1000;
  LUT3 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer[1]),
    .I1(n893_4),
    .I2(ff_sprite_collision_9) 
);
defparam ff_sprite_collision_s4.INIT=8'h40;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(w_sprite_collision),
    .I1(n240_5),
    .I2(ff_sprite_collision_10),
    .I3(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s5.INIT=16'h0100;
  LUT3 n1151_s3 (
    .F(n1151_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1151_s3.INIT=8'h80;
  LUT4 n1150_s3 (
    .F(n1150_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1150_s3.INIT=16'h8000;
  LUT3 n1142_s3 (
    .F(n1142_8),
    .I0(w_screen_pos_x_Z_6),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]) 
);
defparam n1142_s3.INIT=8'h80;
  LUT3 n1140_s3 (
    .F(n1140_8),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(n1142_8) 
);
defparam n1140_s3.INIT=8'h01;
  LUT4 n1139_s3 (
    .F(n1139_8),
    .I0(w_screen_pos_x_Z_6),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1139_s3.INIT=16'hDFF3;
  LUT3 n889_s3 (
    .F(n889_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n889_s3.INIT=8'h80;
  LUT2 n1177_s3 (
    .F(n1177_8),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]) 
);
defparam n1177_s3.INIT=4'h1;
  LUT3 n1009_s3 (
    .F(n1009_6),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s3.INIT=8'hCA;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_pattern_0_447),
    .I1(n1009_10),
    .I2(n1009_11),
    .I3(w_offset_x[3]) 
);
defparam n1009_s4.INIT=16'h0E33;
  LUT4 n1009_s5 (
    .F(n1009_8),
    .I0(n1009_12),
    .I1(w_offset_x[6]),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s5.INIT=16'h0140;
  LUT4 n1009_s6 (
    .F(n1009_9),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1009_s6.INIT=16'hF331;
  LUT3 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]) 
);
defparam ff_sprite_collision_s6.INIT=8'h40;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[0]),
    .I1(ff_pre_pixel_color[1]),
    .I2(ff_pre_pixel_color[2]),
    .I3(ff_sprite_collision_11) 
);
defparam ff_sprite_collision_s7.INIT=16'h0100;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(n1009_13),
    .I1(w_offset_x[2]),
    .I2(w_offset_x[3]),
    .I3(reg_sprite_magify) 
);
defparam n1009_s7.INIT=16'hF5C3;
  LUT4 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[4]),
    .I2(w_pattern_0_449),
    .I3(reg_sprite_magify) 
);
defparam n1009_s8.INIT=16'h0C0A;
  LUT4 n1009_s9 (
    .F(n1009_12),
    .I0(w_offset_x[6]),
    .I1(w_offset_x[5]),
    .I2(w_color_4[7]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s9.INIT=16'h7FFE;
  LUT2 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_11),
    .I0(ff_pre_pixel_color[3]),
    .I1(reg_color0_opaque) 
);
defparam ff_sprite_collision_s8.INIT=4'h1;
  LUT2 n1009_s10 (
    .F(n1009_13),
    .I0(w_offset_x[4]),
    .I1(w_pattern_0_447) 
);
defparam n1009_s10.INIT=4'h8;
  LUT4 n878_s13 (
    .F(n878_17),
    .I0(n294_24),
    .I1(ff_state_1_7),
    .I2(ff_screen_h_active_9),
    .I3(ff_screen_h_active_10) 
);
defparam n878_s13.INIT=16'h8000;
  LUT4 n1009_s11 (
    .F(n1009_15),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(n1009_8),
    .I3(n1009_9) 
);
defparam n1009_s11.INIT=16'h8000;
  LUT4 n1139_s4 (
    .F(n1139_10),
    .I0(n1139_8),
    .I1(ff_sprite_collision_7),
    .I2(ff_half_count[10]),
    .I3(ff_half_count[11]) 
);
defparam n1139_s4.INIT=16'h0001;
  LUT4 n1145_s4 (
    .F(n1145_10),
    .I0(w_screen_pos_x_Z_6),
    .I1(ff_status_register_pointer[1]),
    .I2(n893_4),
    .I3(ff_sprite_collision_9) 
);
defparam n1145_s4.INIT=16'h4555;
  LUT4 n1146_s3 (
    .F(n1146_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n893_4),
    .I2(ff_sprite_collision_9),
    .I3(w_screen_pos_x_Z_5) 
);
defparam n1146_s3.INIT=16'hBF00;
  LUT4 n1147_s3 (
    .F(n1147_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n893_4),
    .I2(ff_sprite_collision_9),
    .I3(w_screen_pos_x_Z_4) 
);
defparam n1147_s3.INIT=16'hBF00;
  LUT4 n1154_s3 (
    .F(n1154_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(n893_4),
    .I3(ff_sprite_collision_9) 
);
defparam n1154_s3.INIT=16'h4555;
  LUT4 n1155_s3 (
    .F(n1155_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n893_4),
    .I2(ff_sprite_collision_9),
    .I3(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s3.INIT=16'hBF00;
  LUT4 n1156_s3 (
    .F(n1156_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n893_4),
    .I2(ff_sprite_collision_9),
    .I3(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s3.INIT=16'hBF00;
  LUT4 n1157_s3 (
    .F(n1157_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n893_4),
    .I2(ff_sprite_collision_9),
    .I3(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s3.INIT=16'hBF00;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  LUT4 n1041_s4 (
    .F(n1041_10),
    .I0(n240_5),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n878_17) 
);
defparam n1041_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s5 (
    .F(ff_pre_pixel_color_en_12),
    .I0(n878_17),
    .I1(n240_5),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s5.INIT=8'hEF;
  LUT4 n1238_s4 (
    .F(n1238_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n878_17),
    .I3(n240_5) 
);
defparam n1238_s4.INIT=16'h0C0A;
  LUT4 n1239_s4 (
    .F(n1239_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n878_17),
    .I3(n240_5) 
);
defparam n1239_s4.INIT=16'h0C0A;
  LUT4 n1240_s4 (
    .F(n1240_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n878_17),
    .I3(n240_5) 
);
defparam n1240_s4.INIT=16'h0C0A;
  LUT4 n1241_s4 (
    .F(n1241_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n878_17),
    .I3(n240_5) 
);
defparam n1241_s4.INIT=16'h0C0A;
  LUT4 n1242_s4 (
    .F(n1242_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n878_17),
    .I3(n240_5) 
);
defparam n1242_s4.INIT=16'h0C0A;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_6),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s4 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1238_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1239_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1240_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1241_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1242_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z_9_8),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z_10_12),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z_11_10),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z_12_12),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  ff_state_1_7,
  n294_24,
  reg_sprite_magify,
  reg_sprite_disable,
  reg_sprite_16x16,
  w_screen_v_active,
  n291_4,
  n240_5,
  w_vram_address1_13_9,
  n6_8,
  reg_212lines_mode,
  reg_display_on,
  slot_reset_n_d,
  w_screen_pos_x_Z_7_14,
  n893_4,
  reg_color0_opaque,
  reg_screen_mode,
  ff_half_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_12,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  ff_screen_h_active_9,
  ff_screen_h_active_10,
  ff_vram_valid,
  n327_10,
  n88_8,
  n438_7,
  n440_8,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  n1177_8,
  ff_sprite_collision_9,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input ff_state_1_7;
input n294_24;
input reg_sprite_magify;
input reg_sprite_disable;
input reg_sprite_16x16;
input w_screen_v_active;
input n291_4;
input n240_5;
input w_vram_address1_13_9;
input n6_8;
input reg_212lines_mode;
input reg_display_on;
input slot_reset_n_d;
input w_screen_pos_x_Z_7_14;
input n893_4;
input reg_color0_opaque;
input [4:0] reg_screen_mode;
input [12:7] ff_half_count;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_12;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output ff_screen_h_active_9;
output ff_screen_h_active_10;
output ff_vram_valid;
output n327_10;
output n88_8;
output n438_7;
output n440_8;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output n1177_8;
output ff_sprite_collision_9;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_sprite_mode2;
wire ff_screen_h_active_8;
wire n40_9;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n878_17;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT3 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(ff_state_1_7),
    .I1(ff_screen_h_active_9),
    .I2(ff_screen_h_active_10) 
);
defparam ff_screen_h_active_s3.INIT=8'h80;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT4 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_9),
    .I0(ff_half_count[7]),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6),
    .I3(w_screen_pos_x_Z_4) 
);
defparam ff_screen_h_active_s4.INIT=16'h4000;
  LUT4 ff_screen_h_active_s5 (
    .F(ff_screen_h_active_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[9]) 
);
defparam ff_screen_h_active_s5.INIT=16'h0100;
  LUT4 n40_s3 (
    .F(n40_9),
    .I0(n294_24),
    .I1(ff_state_1_7),
    .I2(ff_screen_h_active_9),
    .I3(ff_screen_h_active_10) 
);
defparam n40_s3.INIT=16'hBFFF;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_9),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_17(n878_17),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n291_4(n291_4),
    .n240_5(n240_5),
    .w_vram_address1_13_9(w_vram_address1_13_9),
    .w_sprite_mode2(w_sprite_mode2),
    .n6_8(n6_8),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_screen_mode(reg_screen_mode[3:2]),
    .ff_half_count_9(ff_half_count[9]),
    .ff_half_count_12(ff_half_count[12]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n327_10(n327_10),
    .n88_8(n88_8),
    .n438_7(n438_7),
    .n440_8(n440_8),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n438_7(n438_7),
    .n878_17(n878_17),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_screen_h_active_10(ff_screen_h_active_10),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_screen_pos_x_Z({w_screen_pos_x_Z_6,w_screen_pos_x_Z_5,w_screen_pos_x_Z_4}),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_12(ff_half_count[12]),
    .w_selected_count(w_selected_count[3:0]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .reg_sprite_magify(reg_sprite_magify),
    .n893_4(n893_4),
    .ff_active_d1(ff_active_d1),
    .n240_5(n240_5),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_color0_opaque(reg_color0_opaque),
    .n294_24(n294_24),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .ff_screen_h_active_10(ff_screen_h_active_10),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_9_8),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_11_10),
    .w_screen_pos_x_Z_12_12(w_screen_pos_x_Z_12_12),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_half_count(ff_half_count[11:7]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .ff_state(ff_state[1:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .n1177_8(n1177_8),
    .ff_sprite_collision_9(ff_sprite_collision_9),
    .n878_17(n878_17),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  w_vs_end_8,
  w_even_we_4,
  reg_50hz_mode,
  reg_interlace_mode,
  ff_frame_interrupt_12,
  w_vram_address1_4_6,
  n240_4,
  w_4colors_mode,
  reg_display_on,
  reg_left_mask,
  w_vram_address1_13_9,
  w_vram_address1_13_11,
  reg_scroll_planes,
  reg_sprite_magify,
  reg_sprite_disable,
  reg_sprite_16x16,
  n291_4,
  n240_5,
  n6_8,
  slot_reset_n_d,
  n893_4,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_backdrop_color,
  reg_screen_mode,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sdram_refresh,
  w_h_count_end,
  w_h_count_end_12,
  w_h_count_end_13,
  n294_22,
  n294_24,
  n78_5,
  w_screen_pos_x_Z_7_14,
  w_screen_mode_vram_valid,
  n255_11,
  n1632_9,
  w_sprite_mode2_4,
  ff_vram_valid,
  n327_10,
  n438_7,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  n1177_8,
  ff_sprite_collision_9,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_v_count,
  w_screen_pos_y_0_1,
  w_screen_pos_y_1_1,
  w_screen_pos_y_2_1,
  w_screen_pos_y_8_1,
  w_screen_pos_y_9_1,
  w_screen_pos_y_Z,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input w_vs_end_8;
input w_even_we_4;
input reg_50hz_mode;
input reg_interlace_mode;
input ff_frame_interrupt_12;
input w_vram_address1_4_6;
input n240_4;
input w_4colors_mode;
input reg_display_on;
input reg_left_mask;
input w_vram_address1_13_9;
input w_vram_address1_13_11;
input reg_scroll_planes;
input reg_sprite_magify;
input reg_sprite_disable;
input reg_sprite_16x16;
input n291_4;
input n240_5;
input n6_8;
input slot_reset_n_d;
input n893_4;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [7:0] reg_backdrop_color;
input [4:0] reg_screen_mode;
input [16:6] reg_color_table_base;
input [16:11] reg_pattern_generator_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sdram_refresh;
output w_h_count_end;
output w_h_count_end_12;
output w_h_count_end_13;
output n294_22;
output n294_24;
output n78_5;
output w_screen_pos_x_Z_7_14;
output w_screen_mode_vram_valid;
output n255_11;
output n1632_9;
output w_sprite_mode2_4;
output ff_vram_valid;
output n327_10;
output n438_7;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output n1177_8;
output ff_sprite_collision_9;
output [11:0] w_h_count;
output [12:7] ff_half_count;
output w_screen_pos_x_Z_0;
output w_screen_pos_x_Z_1;
output w_screen_pos_x_Z_2;
output w_screen_pos_x_Z_3;
output w_screen_pos_x_Z_4;
output w_screen_pos_x_Z_5;
output w_screen_pos_x_Z_6;
output w_screen_pos_x_Z_8_10;
output w_screen_pos_x_Z_9_8;
output w_screen_pos_x_Z_10_12;
output [9:0] w_v_count;
output w_screen_pos_y_0_1;
output w_screen_pos_y_1_1;
output w_screen_pos_y_2_1;
output w_screen_pos_y_8_1;
output w_screen_pos_y_9_1;
output [7:3] w_screen_pos_y_Z;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_field;
wire ff_interleaving_page;
wire ff_state_1_7;
wire n1632_5;
wire ff_screen_h_active_9;
wire ff_screen_h_active_10;
wire n88_8;
wire n440_8;
wire [2:0] w_horizontal_offset_l;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [12:11] w_screen_pos_x_Z_7;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_vs_end_8(w_vs_end_8),
    .n1632_5(n1632_5),
    .ff_state_1_7(ff_state_1_7),
    .w_even_we_4(w_even_we_4),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .ff_frame_interrupt_12(ff_frame_interrupt_12),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_13(w_h_count_end_13),
    .n294_22(n294_22),
    .n294_24(n294_24),
    .n78_5(n78_5),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:7]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_9_8),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_7[11]),
    .w_screen_pos_x_Z_12_12(w_screen_pos_x_Z_7[12]),
    .w_v_count(w_v_count[9:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_screen_pos_y_0_1(w_screen_pos_y_0_1),
    .w_screen_pos_y_1_1(w_screen_pos_y_1_1),
    .w_screen_pos_y_2_1(w_screen_pos_y_2_1),
    .w_screen_pos_y_8_1(w_screen_pos_y_8_1),
    .w_screen_pos_y_9_1(w_screen_pos_y_9_1),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n294_24(n294_24),
    .w_vram_address1_4_6(w_vram_address1_4_6),
    .n240_4(n240_4),
    .w_4colors_mode(w_4colors_mode),
    .n440_8(n440_8),
    .n438_7(n438_7),
    .reg_display_on(reg_display_on),
    .n327_10(n327_10),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .reg_left_mask(reg_left_mask),
    .n88_8(n88_8),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_screen_h_active_10(ff_screen_h_active_10),
    .w_vram_address1_13_9(w_vram_address1_13_9),
    .w_vram_address1_13_11(w_vram_address1_13_11),
    .reg_scroll_planes(reg_scroll_planes),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_9_8),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_7[11]),
    .w_screen_pos_x_Z_12_12(w_screen_pos_x_Z_7[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .ff_half_count(ff_half_count[7]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_state_1_7(ff_state_1_7),
    .n1632_5(n1632_5),
    .n255_11(n255_11),
    .n1632_9(n1632_9),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .n294_24(n294_24),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .n291_4(n291_4),
    .n240_5(n240_5),
    .w_vram_address1_13_9(w_vram_address1_13_9),
    .n6_8(n6_8),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .slot_reset_n_d(slot_reset_n_d),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n893_4(n893_4),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_half_count(ff_half_count[12:7]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_9_8),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_7[11]),
    .w_screen_pos_x_Z_12_12(w_screen_pos_x_Z_7[12]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .ff_screen_h_active_10(ff_screen_h_active_10),
    .ff_vram_valid(ff_vram_valid),
    .n327_10(n327_10),
    .n88_8(n88_8),
    .n438_7(n438_7),
    .n440_8(n440_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .n1177_8(n1177_8),
    .ff_sprite_collision_9(ff_sprite_collision_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_cache_vram_write,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  w_command_vram_rdata_en,
  n1477_5,
  w_cpu_vram_valid,
  n558_3,
  w_sdram_refresh,
  ff_vram_refresh,
  ff_cache_vram_address,
  w_screen_pos_x_Z,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  n4065_8,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask_0,
  w_command_vram_wdata_mask_1,
  w_command_vram_wdata_mask_3,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_cache_vram_write;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input w_command_vram_rdata_en;
input n1477_5;
input w_cpu_vram_valid;
input n558_3;
input w_sdram_refresh;
input ff_vram_refresh;
input [16:7] ff_cache_vram_address;
input [3:3] w_screen_pos_x_Z;
input [31:0] w_command_vram_rdata;
input [6:0] ff_cache_vram_wdata;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output n4065_8;
output [14:5] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output w_command_vram_wdata_mask_0;
output w_command_vram_wdata_mask_1;
output w_command_vram_wdata_mask_3;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n323_13;
wire n323_14;
wire n324_12;
wire n324_13;
wire n325_12;
wire n325_13;
wire n326_12;
wire n326_13;
wire n327_12;
wire n327_13;
wire n328_12;
wire n328_13;
wire n329_12;
wire n329_13;
wire n330_12;
wire n330_13;
wire n331_12;
wire n331_13;
wire n332_12;
wire n332_13;
wire n338_12;
wire n338_13;
wire n339_12;
wire n339_13;
wire n340_12;
wire n340_13;
wire n341_12;
wire n341_13;
wire n342_12;
wire n342_13;
wire n343_12;
wire n343_13;
wire n344_12;
wire n344_13;
wire n345_12;
wire n345_13;
wire n346_12;
wire n346_13;
wire n347_12;
wire n347_13;
wire n348_12;
wire n348_13;
wire n349_12;
wire n349_13;
wire n350_12;
wire n350_13;
wire n351_12;
wire n351_13;
wire n352_12;
wire n352_13;
wire n353_12;
wire n353_13;
wire n354_12;
wire n354_13;
wire n355_12;
wire n355_13;
wire n356_12;
wire n356_13;
wire n357_12;
wire n357_13;
wire n358_12;
wire n358_13;
wire n359_12;
wire n359_13;
wire n360_12;
wire n360_13;
wire n361_12;
wire n361_13;
wire n362_12;
wire n362_13;
wire n363_12;
wire n363_13;
wire n364_12;
wire n364_13;
wire n365_12;
wire n365_13;
wire n366_12;
wire n366_13;
wire n367_12;
wire n367_13;
wire n368_12;
wire n368_13;
wire n369_12;
wire n369_13;
wire n370_12;
wire n370_13;
wire n372_12;
wire n372_13;
wire n373_12;
wire n373_13;
wire n972_6;
wire n972_7;
wire n973_6;
wire n973_7;
wire n974_6;
wire n974_7;
wire n975_6;
wire n975_7;
wire n976_6;
wire n976_7;
wire n977_6;
wire n977_7;
wire n978_6;
wire n978_7;
wire n979_6;
wire n979_7;
wire n980_6;
wire n980_7;
wire n981_6;
wire n981_7;
wire n987_6;
wire n987_7;
wire n988_6;
wire n988_7;
wire n989_6;
wire n989_7;
wire n990_6;
wire n990_7;
wire n991_6;
wire n991_7;
wire n992_6;
wire n992_7;
wire n993_6;
wire n993_7;
wire n994_6;
wire n994_7;
wire n995_6;
wire n995_7;
wire n996_6;
wire n996_7;
wire n997_6;
wire n997_7;
wire n998_6;
wire n998_7;
wire n999_6;
wire n999_7;
wire n1000_6;
wire n1000_7;
wire n1001_6;
wire n1001_7;
wire n1002_6;
wire n1002_7;
wire n1003_6;
wire n1003_7;
wire n1004_6;
wire n1004_7;
wire n1005_6;
wire n1005_7;
wire n1006_6;
wire n1006_7;
wire n1007_6;
wire n1007_7;
wire n1008_6;
wire n1008_7;
wire n1009_6;
wire n1009_7;
wire n1010_6;
wire n1010_7;
wire n1011_6;
wire n1011_7;
wire n1012_6;
wire n1012_7;
wire n1013_6;
wire n1013_7;
wire n1014_6;
wire n1014_7;
wire n1015_6;
wire n1015_7;
wire n1016_6;
wire n1016_7;
wire n1017_6;
wire n1017_7;
wire n1018_6;
wire n1018_7;
wire n1019_6;
wire n1019_7;
wire n1021_6;
wire n1021_7;
wire n1022_6;
wire n1022_7;
wire n80_3;
wire n4480_10;
wire n4481_7;
wire n4482_7;
wire n4483_7;
wire n4484_7;
wire n4485_7;
wire n4486_7;
wire n4487_7;
wire n4488_7;
wire n4489_7;
wire n4527_7;
wire n4529_7;
wire n4530_7;
wire ff_cache0_already_read_8;
wire ff_cache2_address_16_8;
wire ff_cache2_already_read_8;
wire ff_cache3_address_16_8;
wire ff_cache3_already_read_9;
wire ff_cache_vram_rdata_en_6;
wire n5320_7;
wire ff_cache0_data_15_11;
wire ff_cache0_data_7_10;
wire ff_cache1_data_7_10;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_10;
wire ff_cache3_data_mask_1_8;
wire ff_cache3_data_mask_0_9;
wire ff_cache_vram_rdata_7_8;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_cache0_data_mask_1_9;
wire ff_cache0_data_mask_0_10;
wire ff_cache1_data_mask_1_9;
wire ff_cache2_data_mask_0_10;
wire ff_vram_wdata_31_10;
wire ff_vram_valid_10;
wire n5037_8;
wire n5035_10;
wire n5321_15;
wire n5320_9;
wire n5319_10;
wire ff_flush_state_1_9;
wire n319_37;
wire n656_8;
wire n585_5;
wire n4480_11;
wire n4481_8;
wire n4482_8;
wire n4483_8;
wire n4484_8;
wire n4485_8;
wire n4486_8;
wire n4487_8;
wire n4488_8;
wire n4489_8;
wire ff_cache0_address_15_10;
wire ff_cache0_address_15_11;
wire ff_cache0_address_15_12;
wire ff_cache0_already_read_10;
wire ff_cache1_address_16_10;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache2_address_16_9;
wire ff_cache2_already_read_9;
wire ff_cache2_already_read_10;
wire ff_cache3_address_16_9;
wire ff_cache3_already_read_11;
wire ff_cache_vram_rdata_en_7;
wire ff_flush_state_2_9;
wire n5319_11;
wire n5319_12;
wire ff_cache1_data_6_11;
wire ff_cache2_data_6_11;
wire ff_cache3_data_31_12;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_3_12;
wire ff_cache3_data_mask_0_10;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache2_data_mask_0_11;
wire ff_vram_address_16_11;
wire ff_vram_address_16_12;
wire ff_vram_wdata_31_11;
wire ff_vram_wdata_31_12;
wire ff_vram_valid_11;
wire n5037_9;
wire n5035_11;
wire n5319_13;
wire n3992_11;
wire ff_cache0_address_15_13;
wire ff_cache1_address_16_12;
wire ff_cache1_already_read_11;
wire ff_cache1_already_read_12;
wire ff_cache2_address_16_10;
wire ff_cache2_already_read_11;
wire ff_cache2_already_read_12;
wire ff_cache3_address_16_10;
wire ff_cache3_already_read_12;
wire ff_cache3_already_read_13;
wire n5319_14;
wire n5319_15;
wire n5319_16;
wire ff_cache_vram_rdata_7_12;
wire ff_cache_vram_rdata_7_13;
wire ff_cache_vram_rdata_7_14;
wire ff_cache0_data_en_13;
wire ff_cache2_data_en_11;
wire ff_vram_wdata_31_13;
wire ff_vram_wdata_31_14;
wire n5319_17;
wire n5319_18;
wire ff_cache0_data_en_14;
wire ff_vram_wdata_31_15;
wire ff_vram_wdata_31_16;
wire ff_vram_wdata_31_17;
wire ff_cache1_address_16_14;
wire ff_vram_valid_14;
wire ff_cache3_already_read_15;
wire ff_flush_state_2_11;
wire n5320_12;
wire ff_cache1_data_6_13;
wire ff_cache0_already_read_12;
wire ff_cache3_data_en_11;
wire ff_cache1_data_en_12;
wire ff_cache0_data_en_16;
wire ff_vram_address_16_15;
wire ff_cache3_data_15_13;
wire ff_cache1_already_read_14;
wire ff_cache0_data_en_18;
wire ff_cache_vram_rdata_7_17;
wire ff_cache0_data_6_12;
wire ff_cache1_address_16_16;
wire n656_10;
wire n655_10;
wire n654_10;
wire n653_10;
wire n652_10;
wire n651_10;
wire n650_10;
wire n649_11;
wire ff_cache0_address_15_15;
wire ff_cache2_data_6_16;
wire ff_cache2_data_mask_3_16;
wire ff_cache2_data_6_18;
wire n592_6;
wire n591_6;
wire n590_6;
wire n589_6;
wire n588_6;
wire n587_6;
wire n586_6;
wire n585_7;
wire n4479_12;
wire n5318_12;
wire n4028_16;
wire n3954_14;
wire n4064_14;
wire n3992_15;
wire ff_cache_vram_rdata_7_19;
wire ff_cache_vram_rdata_7_21;
wire n3929_10;
wire n4066_10;
wire n4074_10;
wire n4082_10;
wire n4090_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache1_data_mask_0_12;
wire ff_cache3_data_7_12;
wire n3989_6;
wire n3988_6;
wire n3987_6;
wire n3986_6;
wire n3985_6;
wire n3984_6;
wire n3983_7;
wire n3981_6;
wire n3980_6;
wire n3979_6;
wire n3978_6;
wire n3977_6;
wire n3976_6;
wire n3975_6;
wire n3973_6;
wire n3972_6;
wire n3971_6;
wire n3970_6;
wire n3969_6;
wire n3968_6;
wire n3967_6;
wire n3965_6;
wire n3964_6;
wire n3963_6;
wire n3962_6;
wire n3961_6;
wire n3960_6;
wire n3959_6;
wire n3928_6;
wire n3927_6;
wire n3926_6;
wire n3925_6;
wire n3924_6;
wire n3923_6;
wire n3922_6;
wire n3921_7;
wire ff_cache1_data_15_12;
wire ff_vram_address_16_17;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n323_16;
wire n324_15;
wire n325_15;
wire n326_15;
wire n327_15;
wire n328_15;
wire n329_15;
wire n330_15;
wire n331_15;
wire n332_15;
wire n338_15;
wire n339_15;
wire n340_15;
wire n341_15;
wire n342_15;
wire n343_15;
wire n344_15;
wire n345_15;
wire n346_15;
wire n347_15;
wire n348_15;
wire n349_15;
wire n350_15;
wire n351_15;
wire n352_15;
wire n353_15;
wire n354_15;
wire n355_15;
wire n356_15;
wire n357_15;
wire n358_15;
wire n359_15;
wire n360_15;
wire n361_15;
wire n362_15;
wire n363_15;
wire n364_15;
wire n365_15;
wire n366_15;
wire n367_15;
wire n368_15;
wire n369_15;
wire n371_13;
wire n372_15;
wire n373_15;
wire n972_9;
wire n973_9;
wire n974_9;
wire n975_9;
wire n976_9;
wire n977_9;
wire n978_9;
wire n979_9;
wire n980_9;
wire n981_9;
wire n987_9;
wire n988_9;
wire n989_9;
wire n990_9;
wire n991_9;
wire n992_9;
wire n993_9;
wire n994_9;
wire n995_9;
wire n996_9;
wire n997_9;
wire n998_9;
wire n999_9;
wire n1000_9;
wire n1001_9;
wire n1002_9;
wire n1003_9;
wire n1004_9;
wire n1005_9;
wire n1006_9;
wire n1007_9;
wire n1008_9;
wire n1009_9;
wire n1010_9;
wire n1011_9;
wire n1012_9;
wire n1013_9;
wire n1014_9;
wire n1015_9;
wire n1016_9;
wire n1017_9;
wire n1018_9;
wire n1020_7;
wire n1021_9;
wire n1022_9;
wire n4495_7;
wire n4496_7;
wire n4497_7;
wire n4498_7;
wire n4499_7;
wire n4500_7;
wire n4501_7;
wire n4502_7;
wire n4503_7;
wire n4504_7;
wire n4505_7;
wire n4506_7;
wire n4507_7;
wire n4508_7;
wire n4509_7;
wire n4510_7;
wire n4511_7;
wire n4512_7;
wire n4513_7;
wire n4514_7;
wire n4515_7;
wire n4516_7;
wire n4517_7;
wire n4518_7;
wire n4519_7;
wire n4520_7;
wire n4521_7;
wire n4522_7;
wire n4523_7;
wire n4524_7;
wire n4525_7;
wire n4526_7;
wire n649_5;
wire n650_5;
wire n651_5;
wire n652_5;
wire n653_5;
wire n654_5;
wire n655_5;
wire n656_5;
wire [16:7] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [2:0] ff_cache0_data_mask;
wire [16:7] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:7] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:7] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n323_s13 (
    .F(n323_13),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache2_address[16]),
    .I2(ff_flush_state[0]) 
);
defparam n323_s13.INIT=8'hCA;
  LUT3 n323_s14 (
    .F(n323_14),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache0_address[16]),
    .I2(ff_flush_state[0]) 
);
defparam n323_s14.INIT=8'hCA;
  LUT3 n324_s12 (
    .F(n324_12),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache2_address[15]),
    .I2(ff_flush_state[0]) 
);
defparam n324_s12.INIT=8'hCA;
  LUT3 n324_s13 (
    .F(n324_13),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache0_address[15]),
    .I2(ff_flush_state[0]) 
);
defparam n324_s13.INIT=8'hCA;
  LUT3 n325_s12 (
    .F(n325_12),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache2_address[14]),
    .I2(ff_flush_state[0]) 
);
defparam n325_s12.INIT=8'hCA;
  LUT3 n325_s13 (
    .F(n325_13),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache0_address[14]),
    .I2(ff_flush_state[0]) 
);
defparam n325_s13.INIT=8'hCA;
  LUT3 n326_s12 (
    .F(n326_12),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache2_address[13]),
    .I2(ff_flush_state[0]) 
);
defparam n326_s12.INIT=8'hCA;
  LUT3 n326_s13 (
    .F(n326_13),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache0_address[13]),
    .I2(ff_flush_state[0]) 
);
defparam n326_s13.INIT=8'hCA;
  LUT3 n327_s12 (
    .F(n327_12),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache2_address[12]),
    .I2(ff_flush_state[0]) 
);
defparam n327_s12.INIT=8'hCA;
  LUT3 n327_s13 (
    .F(n327_13),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache0_address[12]),
    .I2(ff_flush_state[0]) 
);
defparam n327_s13.INIT=8'hCA;
  LUT3 n328_s12 (
    .F(n328_12),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache2_address[11]),
    .I2(ff_flush_state[0]) 
);
defparam n328_s12.INIT=8'hCA;
  LUT3 n328_s13 (
    .F(n328_13),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache0_address[11]),
    .I2(ff_flush_state[0]) 
);
defparam n328_s13.INIT=8'hCA;
  LUT3 n329_s12 (
    .F(n329_12),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache2_address[10]),
    .I2(ff_flush_state[0]) 
);
defparam n329_s12.INIT=8'hCA;
  LUT3 n329_s13 (
    .F(n329_13),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache0_address[10]),
    .I2(ff_flush_state[0]) 
);
defparam n329_s13.INIT=8'hCA;
  LUT3 n330_s12 (
    .F(n330_12),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache2_address[9]),
    .I2(ff_flush_state[0]) 
);
defparam n330_s12.INIT=8'hCA;
  LUT3 n330_s13 (
    .F(n330_13),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache0_address[9]),
    .I2(ff_flush_state[0]) 
);
defparam n330_s13.INIT=8'hCA;
  LUT3 n331_s12 (
    .F(n331_12),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache2_address[8]),
    .I2(ff_flush_state[0]) 
);
defparam n331_s12.INIT=8'hCA;
  LUT3 n331_s13 (
    .F(n331_13),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache0_address[8]),
    .I2(ff_flush_state[0]) 
);
defparam n331_s13.INIT=8'hCA;
  LUT3 n332_s12 (
    .F(n332_12),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache2_address[7]),
    .I2(ff_flush_state[0]) 
);
defparam n332_s12.INIT=8'hCA;
  LUT3 n332_s13 (
    .F(n332_13),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache0_address[7]),
    .I2(ff_flush_state[0]) 
);
defparam n332_s13.INIT=8'hCA;
  LUT3 n4495_s7 (
    .F(n338_12),
    .I0(ff_cache3_data[31]),
    .I1(ff_cache2_data[31]),
    .I2(ff_flush_state[0]) 
);
defparam n4495_s7.INIT=8'hCA;
  LUT3 n4495_s8 (
    .F(n338_13),
    .I0(ff_cache1_data[31]),
    .I1(ff_cache0_data[31]),
    .I2(ff_flush_state[0]) 
);
defparam n4495_s8.INIT=8'hCA;
  LUT3 n4496_s7 (
    .F(n339_12),
    .I0(ff_cache3_data[30]),
    .I1(ff_cache2_data[30]),
    .I2(ff_flush_state[0]) 
);
defparam n4496_s7.INIT=8'hCA;
  LUT3 n4496_s8 (
    .F(n339_13),
    .I0(ff_cache1_data[30]),
    .I1(ff_cache0_data[30]),
    .I2(ff_flush_state[0]) 
);
defparam n4496_s8.INIT=8'hCA;
  LUT3 n4497_s7 (
    .F(n340_12),
    .I0(ff_cache3_data[29]),
    .I1(ff_cache2_data[29]),
    .I2(ff_flush_state[0]) 
);
defparam n4497_s7.INIT=8'hCA;
  LUT3 n4497_s8 (
    .F(n340_13),
    .I0(ff_cache1_data[29]),
    .I1(ff_cache0_data[29]),
    .I2(ff_flush_state[0]) 
);
defparam n4497_s8.INIT=8'hCA;
  LUT3 n4498_s7 (
    .F(n341_12),
    .I0(ff_cache3_data[28]),
    .I1(ff_cache2_data[28]),
    .I2(ff_flush_state[0]) 
);
defparam n4498_s7.INIT=8'hCA;
  LUT3 n4498_s8 (
    .F(n341_13),
    .I0(ff_cache1_data[28]),
    .I1(ff_cache0_data[28]),
    .I2(ff_flush_state[0]) 
);
defparam n4498_s8.INIT=8'hCA;
  LUT3 n4499_s7 (
    .F(n342_12),
    .I0(ff_cache3_data[27]),
    .I1(ff_cache2_data[27]),
    .I2(ff_flush_state[0]) 
);
defparam n4499_s7.INIT=8'hCA;
  LUT3 n4499_s8 (
    .F(n342_13),
    .I0(ff_cache1_data[27]),
    .I1(ff_cache0_data[27]),
    .I2(ff_flush_state[0]) 
);
defparam n4499_s8.INIT=8'hCA;
  LUT3 n4500_s7 (
    .F(n343_12),
    .I0(ff_cache3_data[26]),
    .I1(ff_cache2_data[26]),
    .I2(ff_flush_state[0]) 
);
defparam n4500_s7.INIT=8'hCA;
  LUT3 n4500_s8 (
    .F(n343_13),
    .I0(ff_cache1_data[26]),
    .I1(ff_cache0_data[26]),
    .I2(ff_flush_state[0]) 
);
defparam n4500_s8.INIT=8'hCA;
  LUT3 n4501_s7 (
    .F(n344_12),
    .I0(ff_cache3_data[25]),
    .I1(ff_cache2_data[25]),
    .I2(ff_flush_state[0]) 
);
defparam n4501_s7.INIT=8'hCA;
  LUT3 n4501_s8 (
    .F(n344_13),
    .I0(ff_cache1_data[25]),
    .I1(ff_cache0_data[25]),
    .I2(ff_flush_state[0]) 
);
defparam n4501_s8.INIT=8'hCA;
  LUT3 n4502_s7 (
    .F(n345_12),
    .I0(ff_cache3_data[24]),
    .I1(ff_cache2_data[24]),
    .I2(ff_flush_state[0]) 
);
defparam n4502_s7.INIT=8'hCA;
  LUT3 n4502_s8 (
    .F(n345_13),
    .I0(ff_cache1_data[24]),
    .I1(ff_cache0_data[24]),
    .I2(ff_flush_state[0]) 
);
defparam n4502_s8.INIT=8'hCA;
  LUT3 n4503_s7 (
    .F(n346_12),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache2_data[23]),
    .I2(ff_flush_state[0]) 
);
defparam n4503_s7.INIT=8'hCA;
  LUT3 n4503_s8 (
    .F(n346_13),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache0_data[23]),
    .I2(ff_flush_state[0]) 
);
defparam n4503_s8.INIT=8'hCA;
  LUT3 n4504_s7 (
    .F(n347_12),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache2_data[22]),
    .I2(ff_flush_state[0]) 
);
defparam n4504_s7.INIT=8'hCA;
  LUT3 n4504_s8 (
    .F(n347_13),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache0_data[22]),
    .I2(ff_flush_state[0]) 
);
defparam n4504_s8.INIT=8'hCA;
  LUT3 n4505_s7 (
    .F(n348_12),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache2_data[21]),
    .I2(ff_flush_state[0]) 
);
defparam n4505_s7.INIT=8'hCA;
  LUT3 n4505_s8 (
    .F(n348_13),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache0_data[21]),
    .I2(ff_flush_state[0]) 
);
defparam n4505_s8.INIT=8'hCA;
  LUT3 n4506_s7 (
    .F(n349_12),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache2_data[20]),
    .I2(ff_flush_state[0]) 
);
defparam n4506_s7.INIT=8'hCA;
  LUT3 n4506_s8 (
    .F(n349_13),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache0_data[20]),
    .I2(ff_flush_state[0]) 
);
defparam n4506_s8.INIT=8'hCA;
  LUT3 n4507_s7 (
    .F(n350_12),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache2_data[19]),
    .I2(ff_flush_state[0]) 
);
defparam n4507_s7.INIT=8'hCA;
  LUT3 n4507_s8 (
    .F(n350_13),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache0_data[19]),
    .I2(ff_flush_state[0]) 
);
defparam n4507_s8.INIT=8'hCA;
  LUT3 n4508_s7 (
    .F(n351_12),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache2_data[18]),
    .I2(ff_flush_state[0]) 
);
defparam n4508_s7.INIT=8'hCA;
  LUT3 n4508_s8 (
    .F(n351_13),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache0_data[18]),
    .I2(ff_flush_state[0]) 
);
defparam n4508_s8.INIT=8'hCA;
  LUT3 n4509_s7 (
    .F(n352_12),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache2_data[17]),
    .I2(ff_flush_state[0]) 
);
defparam n4509_s7.INIT=8'hCA;
  LUT3 n4509_s8 (
    .F(n352_13),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache0_data[17]),
    .I2(ff_flush_state[0]) 
);
defparam n4509_s8.INIT=8'hCA;
  LUT3 n4510_s7 (
    .F(n353_12),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache2_data[16]),
    .I2(ff_flush_state[0]) 
);
defparam n4510_s7.INIT=8'hCA;
  LUT3 n4510_s8 (
    .F(n353_13),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache0_data[16]),
    .I2(ff_flush_state[0]) 
);
defparam n4510_s8.INIT=8'hCA;
  LUT3 n4511_s7 (
    .F(n354_12),
    .I0(ff_cache3_data[15]),
    .I1(ff_cache2_data[15]),
    .I2(ff_flush_state[0]) 
);
defparam n4511_s7.INIT=8'hCA;
  LUT3 n4511_s8 (
    .F(n354_13),
    .I0(ff_cache1_data[15]),
    .I1(ff_cache0_data[15]),
    .I2(ff_flush_state[0]) 
);
defparam n4511_s8.INIT=8'hCA;
  LUT3 n4512_s7 (
    .F(n355_12),
    .I0(ff_cache3_data[14]),
    .I1(ff_cache2_data[14]),
    .I2(ff_flush_state[0]) 
);
defparam n4512_s7.INIT=8'hCA;
  LUT3 n4512_s8 (
    .F(n355_13),
    .I0(ff_cache1_data[14]),
    .I1(ff_cache0_data[14]),
    .I2(ff_flush_state[0]) 
);
defparam n4512_s8.INIT=8'hCA;
  LUT3 n4513_s7 (
    .F(n356_12),
    .I0(ff_cache3_data[13]),
    .I1(ff_cache2_data[13]),
    .I2(ff_flush_state[0]) 
);
defparam n4513_s7.INIT=8'hCA;
  LUT3 n4513_s8 (
    .F(n356_13),
    .I0(ff_cache1_data[13]),
    .I1(ff_cache0_data[13]),
    .I2(ff_flush_state[0]) 
);
defparam n4513_s8.INIT=8'hCA;
  LUT3 n4514_s7 (
    .F(n357_12),
    .I0(ff_cache3_data[12]),
    .I1(ff_cache2_data[12]),
    .I2(ff_flush_state[0]) 
);
defparam n4514_s7.INIT=8'hCA;
  LUT3 n4514_s8 (
    .F(n357_13),
    .I0(ff_cache1_data[12]),
    .I1(ff_cache0_data[12]),
    .I2(ff_flush_state[0]) 
);
defparam n4514_s8.INIT=8'hCA;
  LUT3 n4515_s7 (
    .F(n358_12),
    .I0(ff_cache3_data[11]),
    .I1(ff_cache2_data[11]),
    .I2(ff_flush_state[0]) 
);
defparam n4515_s7.INIT=8'hCA;
  LUT3 n4515_s8 (
    .F(n358_13),
    .I0(ff_cache1_data[11]),
    .I1(ff_cache0_data[11]),
    .I2(ff_flush_state[0]) 
);
defparam n4515_s8.INIT=8'hCA;
  LUT3 n4516_s7 (
    .F(n359_12),
    .I0(ff_cache3_data[10]),
    .I1(ff_cache2_data[10]),
    .I2(ff_flush_state[0]) 
);
defparam n4516_s7.INIT=8'hCA;
  LUT3 n4516_s8 (
    .F(n359_13),
    .I0(ff_cache1_data[10]),
    .I1(ff_cache0_data[10]),
    .I2(ff_flush_state[0]) 
);
defparam n4516_s8.INIT=8'hCA;
  LUT3 n4517_s7 (
    .F(n360_12),
    .I0(ff_cache3_data[9]),
    .I1(ff_cache2_data[9]),
    .I2(ff_flush_state[0]) 
);
defparam n4517_s7.INIT=8'hCA;
  LUT3 n4517_s8 (
    .F(n360_13),
    .I0(ff_cache1_data[9]),
    .I1(ff_cache0_data[9]),
    .I2(ff_flush_state[0]) 
);
defparam n4517_s8.INIT=8'hCA;
  LUT3 n4518_s7 (
    .F(n361_12),
    .I0(ff_cache3_data[8]),
    .I1(ff_cache2_data[8]),
    .I2(ff_flush_state[0]) 
);
defparam n4518_s7.INIT=8'hCA;
  LUT3 n4518_s8 (
    .F(n361_13),
    .I0(ff_cache1_data[8]),
    .I1(ff_cache0_data[8]),
    .I2(ff_flush_state[0]) 
);
defparam n4518_s8.INIT=8'hCA;
  LUT3 n4519_s7 (
    .F(n362_12),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache2_data[7]),
    .I2(ff_flush_state[0]) 
);
defparam n4519_s7.INIT=8'hCA;
  LUT3 n4519_s8 (
    .F(n362_13),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache0_data[7]),
    .I2(ff_flush_state[0]) 
);
defparam n4519_s8.INIT=8'hCA;
  LUT3 n4520_s7 (
    .F(n363_12),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache2_data[6]),
    .I2(ff_flush_state[0]) 
);
defparam n4520_s7.INIT=8'hCA;
  LUT3 n4520_s8 (
    .F(n363_13),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache0_data[6]),
    .I2(ff_flush_state[0]) 
);
defparam n4520_s8.INIT=8'hCA;
  LUT3 n4521_s7 (
    .F(n364_12),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache2_data[5]),
    .I2(ff_flush_state[0]) 
);
defparam n4521_s7.INIT=8'hCA;
  LUT3 n4521_s8 (
    .F(n364_13),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache0_data[5]),
    .I2(ff_flush_state[0]) 
);
defparam n4521_s8.INIT=8'hCA;
  LUT3 n4522_s7 (
    .F(n365_12),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache2_data[4]),
    .I2(ff_flush_state[0]) 
);
defparam n4522_s7.INIT=8'hCA;
  LUT3 n4522_s8 (
    .F(n365_13),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache0_data[4]),
    .I2(ff_flush_state[0]) 
);
defparam n4522_s8.INIT=8'hCA;
  LUT3 n4523_s7 (
    .F(n366_12),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache2_data[3]),
    .I2(ff_flush_state[0]) 
);
defparam n4523_s7.INIT=8'hCA;
  LUT3 n4523_s8 (
    .F(n366_13),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache0_data[3]),
    .I2(ff_flush_state[0]) 
);
defparam n4523_s8.INIT=8'hCA;
  LUT3 n4524_s7 (
    .F(n367_12),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache2_data[2]),
    .I2(ff_flush_state[0]) 
);
defparam n4524_s7.INIT=8'hCA;
  LUT3 n4524_s8 (
    .F(n367_13),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache0_data[2]),
    .I2(ff_flush_state[0]) 
);
defparam n4524_s8.INIT=8'hCA;
  LUT3 n4525_s7 (
    .F(n368_12),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache2_data[1]),
    .I2(ff_flush_state[0]) 
);
defparam n4525_s7.INIT=8'hCA;
  LUT3 n4525_s8 (
    .F(n368_13),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache0_data[1]),
    .I2(ff_flush_state[0]) 
);
defparam n4525_s8.INIT=8'hCA;
  LUT3 n4526_s7 (
    .F(n369_12),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache2_data[0]),
    .I2(ff_flush_state[0]) 
);
defparam n4526_s7.INIT=8'hCA;
  LUT3 n4526_s8 (
    .F(n369_13),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache0_data[0]),
    .I2(ff_flush_state[0]) 
);
defparam n4526_s8.INIT=8'hCA;
  LUT3 n371_s10 (
    .F(n370_12),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_flush_state[0]) 
);
defparam n371_s10.INIT=8'hCA;
  LUT3 n371_s11 (
    .F(n370_13),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_flush_state[0]) 
);
defparam n371_s11.INIT=8'hCA;
  LUT3 n372_s12 (
    .F(n372_12),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_flush_state[0]) 
);
defparam n372_s12.INIT=8'hCA;
  LUT3 n372_s13 (
    .F(n372_13),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_flush_state[0]) 
);
defparam n372_s13.INIT=8'hCA;
  LUT3 n373_s12 (
    .F(n373_12),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_flush_state[0]) 
);
defparam n373_s12.INIT=8'hCA;
  LUT3 n373_s13 (
    .F(n373_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_flush_state[0]) 
);
defparam n373_s13.INIT=8'hCA;
  LUT3 n972_s6 (
    .F(n972_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n972_s6.INIT=8'hCA;
  LUT3 n972_s7 (
    .F(n972_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n972_s7.INIT=8'hCA;
  LUT3 n973_s6 (
    .F(n973_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n973_s6.INIT=8'hCA;
  LUT3 n973_s7 (
    .F(n973_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n973_s7.INIT=8'hCA;
  LUT3 n974_s6 (
    .F(n974_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n974_s6.INIT=8'hCA;
  LUT3 n974_s7 (
    .F(n974_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n974_s7.INIT=8'hCA;
  LUT3 n975_s6 (
    .F(n975_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n975_s6.INIT=8'hCA;
  LUT3 n975_s7 (
    .F(n975_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n975_s7.INIT=8'hCA;
  LUT3 n976_s6 (
    .F(n976_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n976_s6.INIT=8'hCA;
  LUT3 n976_s7 (
    .F(n976_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n976_s7.INIT=8'hCA;
  LUT3 n977_s6 (
    .F(n977_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n977_s6.INIT=8'hCA;
  LUT3 n977_s7 (
    .F(n977_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n977_s7.INIT=8'hCA;
  LUT3 n978_s6 (
    .F(n978_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n978_s6.INIT=8'hCA;
  LUT3 n978_s7 (
    .F(n978_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n978_s7.INIT=8'hCA;
  LUT3 n979_s6 (
    .F(n979_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n979_s6.INIT=8'hCA;
  LUT3 n979_s7 (
    .F(n979_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n979_s7.INIT=8'hCA;
  LUT3 n980_s6 (
    .F(n980_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n980_s6.INIT=8'hCA;
  LUT3 n980_s7 (
    .F(n980_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n980_s7.INIT=8'hCA;
  LUT3 n981_s6 (
    .F(n981_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n981_s6.INIT=8'hCA;
  LUT3 n981_s7 (
    .F(n981_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n981_s7.INIT=8'hCA;
  LUT3 n4495_s9 (
    .F(n987_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n4495_s9.INIT=8'hCA;
  LUT3 n4495_s10 (
    .F(n987_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n4495_s10.INIT=8'hCA;
  LUT3 n4496_s9 (
    .F(n988_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n4496_s9.INIT=8'hCA;
  LUT3 n4496_s10 (
    .F(n988_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n4496_s10.INIT=8'hCA;
  LUT3 n4497_s9 (
    .F(n989_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n4497_s9.INIT=8'hCA;
  LUT3 n4497_s10 (
    .F(n989_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n4497_s10.INIT=8'hCA;
  LUT3 n4498_s9 (
    .F(n990_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n4498_s9.INIT=8'hCA;
  LUT3 n4498_s10 (
    .F(n990_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n4498_s10.INIT=8'hCA;
  LUT3 n4499_s9 (
    .F(n991_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n4499_s9.INIT=8'hCA;
  LUT3 n4499_s10 (
    .F(n991_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n4499_s10.INIT=8'hCA;
  LUT3 n4500_s9 (
    .F(n992_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n4500_s9.INIT=8'hCA;
  LUT3 n4500_s10 (
    .F(n992_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n4500_s10.INIT=8'hCA;
  LUT3 n4501_s9 (
    .F(n993_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n4501_s9.INIT=8'hCA;
  LUT3 n4501_s10 (
    .F(n993_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n4501_s10.INIT=8'hCA;
  LUT3 n4502_s9 (
    .F(n994_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n4502_s9.INIT=8'hCA;
  LUT3 n4502_s10 (
    .F(n994_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n4502_s10.INIT=8'hCA;
  LUT3 n4503_s9 (
    .F(n995_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n4503_s9.INIT=8'hCA;
  LUT3 n4503_s10 (
    .F(n995_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n4503_s10.INIT=8'hCA;
  LUT3 n4504_s9 (
    .F(n996_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n4504_s9.INIT=8'hCA;
  LUT3 n4504_s10 (
    .F(n996_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n4504_s10.INIT=8'hCA;
  LUT3 n4505_s9 (
    .F(n997_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n4505_s9.INIT=8'hCA;
  LUT3 n4505_s10 (
    .F(n997_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n4505_s10.INIT=8'hCA;
  LUT3 n4506_s9 (
    .F(n998_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n4506_s9.INIT=8'hCA;
  LUT3 n4506_s10 (
    .F(n998_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n4506_s10.INIT=8'hCA;
  LUT3 n4507_s9 (
    .F(n999_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n4507_s9.INIT=8'hCA;
  LUT3 n4507_s10 (
    .F(n999_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n4507_s10.INIT=8'hCA;
  LUT3 n4508_s9 (
    .F(n1000_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n4508_s9.INIT=8'hCA;
  LUT3 n4508_s10 (
    .F(n1000_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n4508_s10.INIT=8'hCA;
  LUT3 n4509_s9 (
    .F(n1001_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n4509_s9.INIT=8'hCA;
  LUT3 n4509_s10 (
    .F(n1001_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n4509_s10.INIT=8'hCA;
  LUT3 n4510_s9 (
    .F(n1002_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n4510_s9.INIT=8'hCA;
  LUT3 n4510_s10 (
    .F(n1002_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n4510_s10.INIT=8'hCA;
  LUT3 n4511_s9 (
    .F(n1003_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n4511_s9.INIT=8'hCA;
  LUT3 n4511_s10 (
    .F(n1003_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n4511_s10.INIT=8'hCA;
  LUT3 n4512_s9 (
    .F(n1004_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n4512_s9.INIT=8'hCA;
  LUT3 n4512_s10 (
    .F(n1004_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n4512_s10.INIT=8'hCA;
  LUT3 n4513_s9 (
    .F(n1005_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n4513_s9.INIT=8'hCA;
  LUT3 n4513_s10 (
    .F(n1005_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n4513_s10.INIT=8'hCA;
  LUT3 n4514_s9 (
    .F(n1006_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n4514_s9.INIT=8'hCA;
  LUT3 n4514_s10 (
    .F(n1006_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n4514_s10.INIT=8'hCA;
  LUT3 n4515_s9 (
    .F(n1007_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n4515_s9.INIT=8'hCA;
  LUT3 n4515_s10 (
    .F(n1007_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n4515_s10.INIT=8'hCA;
  LUT3 n4516_s9 (
    .F(n1008_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n4516_s9.INIT=8'hCA;
  LUT3 n4516_s10 (
    .F(n1008_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n4516_s10.INIT=8'hCA;
  LUT3 n4517_s9 (
    .F(n1009_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n4517_s9.INIT=8'hCA;
  LUT3 n4517_s10 (
    .F(n1009_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n4517_s10.INIT=8'hCA;
  LUT3 n4518_s9 (
    .F(n1010_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n4518_s9.INIT=8'hCA;
  LUT3 n4518_s10 (
    .F(n1010_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n4518_s10.INIT=8'hCA;
  LUT3 n4519_s9 (
    .F(n1011_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n4519_s9.INIT=8'hCA;
  LUT3 n4519_s10 (
    .F(n1011_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n4519_s10.INIT=8'hCA;
  LUT3 n4520_s9 (
    .F(n1012_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n4520_s9.INIT=8'hCA;
  LUT3 n4520_s10 (
    .F(n1012_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n4520_s10.INIT=8'hCA;
  LUT3 n4521_s9 (
    .F(n1013_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n4521_s9.INIT=8'hCA;
  LUT3 n4521_s10 (
    .F(n1013_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n4521_s10.INIT=8'hCA;
  LUT3 n4522_s9 (
    .F(n1014_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n4522_s9.INIT=8'hCA;
  LUT3 n4522_s10 (
    .F(n1014_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n4522_s10.INIT=8'hCA;
  LUT3 n4523_s9 (
    .F(n1015_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n4523_s9.INIT=8'hCA;
  LUT3 n4523_s10 (
    .F(n1015_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n4523_s10.INIT=8'hCA;
  LUT3 n4524_s9 (
    .F(n1016_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n4524_s9.INIT=8'hCA;
  LUT3 n4524_s10 (
    .F(n1016_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n4524_s10.INIT=8'hCA;
  LUT3 n4525_s9 (
    .F(n1017_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n4525_s9.INIT=8'hCA;
  LUT3 n4525_s10 (
    .F(n1017_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n4525_s10.INIT=8'hCA;
  LUT3 n4526_s9 (
    .F(n1018_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n4526_s9.INIT=8'hCA;
  LUT3 n4526_s10 (
    .F(n1018_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n4526_s10.INIT=8'hCA;
  LUT3 n1020_s4 (
    .F(n1019_6),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_priority[0]) 
);
defparam n1020_s4.INIT=8'hCA;
  LUT3 n1020_s5 (
    .F(n1019_7),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_priority[0]) 
);
defparam n1020_s5.INIT=8'hCA;
  LUT3 n1021_s6 (
    .F(n1021_6),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_priority[0]) 
);
defparam n1021_s6.INIT=8'hCA;
  LUT3 n1021_s7 (
    .F(n1021_7),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_priority[0]) 
);
defparam n1021_s7.INIT=8'hCA;
  LUT3 n1022_s6 (
    .F(n1022_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache1_data_mask[0]),
    .I2(ff_priority[0]) 
);
defparam n1022_s6.INIT=8'hCA;
  LUT3 n1022_s7 (
    .F(n1022_7),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache3_data_mask[0]),
    .I2(ff_priority[0]) 
);
defparam n1022_s7.INIT=8'hCA;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n80_s0.INIT=8'hFE;
  LUT3 n4480_s7 (
    .F(n4480_10),
    .I0(n323_16),
    .I1(n4480_11),
    .I2(n80_3) 
);
defparam n4480_s7.INIT=8'hAC;
  LUT3 n4481_s4 (
    .F(n4481_7),
    .I0(n324_15),
    .I1(n4481_8),
    .I2(n80_3) 
);
defparam n4481_s4.INIT=8'hAC;
  LUT3 n4482_s4 (
    .F(n4482_7),
    .I0(n325_15),
    .I1(n4482_8),
    .I2(n80_3) 
);
defparam n4482_s4.INIT=8'hAC;
  LUT3 n4483_s4 (
    .F(n4483_7),
    .I0(n326_15),
    .I1(n4483_8),
    .I2(n80_3) 
);
defparam n4483_s4.INIT=8'hAC;
  LUT3 n4484_s4 (
    .F(n4484_7),
    .I0(n327_15),
    .I1(n4484_8),
    .I2(n80_3) 
);
defparam n4484_s4.INIT=8'hAC;
  LUT3 n4485_s4 (
    .F(n4485_7),
    .I0(n328_15),
    .I1(n4485_8),
    .I2(n80_3) 
);
defparam n4485_s4.INIT=8'hAC;
  LUT3 n4486_s4 (
    .F(n4486_7),
    .I0(n329_15),
    .I1(n4486_8),
    .I2(n80_3) 
);
defparam n4486_s4.INIT=8'hAC;
  LUT3 n4487_s4 (
    .F(n4487_7),
    .I0(n330_15),
    .I1(n4487_8),
    .I2(n80_3) 
);
defparam n4487_s4.INIT=8'hAC;
  LUT3 n4488_s4 (
    .F(n4488_7),
    .I0(n331_15),
    .I1(n4488_8),
    .I2(n80_3) 
);
defparam n4488_s4.INIT=8'hAC;
  LUT3 n4489_s4 (
    .F(n4489_7),
    .I0(n332_15),
    .I1(n4489_8),
    .I2(n80_3) 
);
defparam n4489_s4.INIT=8'hAC;
  LUT4 n4527_s4 (
    .F(n4527_7),
    .I0(n1020_7),
    .I1(ff_cache_vram_write),
    .I2(n371_13),
    .I3(n80_3) 
);
defparam n4527_s4.INIT=16'hF0BB;
  LUT4 n4529_s4 (
    .F(n4529_7),
    .I0(n1021_9),
    .I1(ff_cache_vram_write),
    .I2(n372_15),
    .I3(n80_3) 
);
defparam n4529_s4.INIT=16'hF0BB;
  LUT4 n4530_s4 (
    .F(n4530_7),
    .I0(n1022_9),
    .I1(ff_cache_vram_write),
    .I2(n373_15),
    .I3(n80_3) 
);
defparam n4530_s4.INIT=16'hF0BB;
  LUT4 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_data_en),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache0_already_read_12),
    .I3(ff_cache0_already_read_10) 
);
defparam ff_cache0_already_read_s4.INIT=16'hFF40;
  LUT2 ff_cache2_address_16_s4 (
    .F(ff_cache2_address_16_8),
    .I0(ff_cache1_address_16_16),
    .I1(ff_cache2_address_16_9) 
);
defparam ff_cache2_address_16_s4.INIT=4'h8;
  LUT4 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_data_en),
    .I1(ff_cache1_already_read_9),
    .I2(ff_cache2_already_read_9),
    .I3(ff_cache2_already_read_10) 
);
defparam ff_cache2_already_read_s4.INIT=16'hFF40;
  LUT2 ff_cache3_address_16_s4 (
    .F(ff_cache3_address_16_8),
    .I0(ff_cache1_address_16_16),
    .I1(ff_cache3_address_16_9) 
);
defparam ff_cache3_address_16_s4.INIT=4'h8;
  LUT2 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache3_already_read_15),
    .I1(ff_cache3_already_read_11) 
);
defparam ff_cache3_already_read_s5.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(w_cache_vram_rdata_en),
    .I1(n4065_8),
    .I2(ff_cache_vram_rdata_en_7),
    .I3(ff_cache3_already_read_15) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'hFE00;
  LUT3 n5319_s3 (
    .F(n5320_7),
    .I0(n5319_11),
    .I1(n5319_12),
    .I2(ff_start) 
);
defparam n5319_s3.INIT=8'hF4;
  LUT2 ff_cache0_data_15_s6 (
    .F(ff_cache0_data_15_11),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_10) 
);
defparam ff_cache0_data_15_s6.INIT=4'h8;
  LUT3 ff_cache0_data_6_s4 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_6_12),
    .I2(ff_cache0_already_read_10) 
);
defparam ff_cache0_data_6_s4.INIT=8'hEC;
  LUT4 ff_cache1_data_6_s4 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_6_13),
    .I2(n4065_8),
    .I3(ff_cache1_data_6_11) 
);
defparam ff_cache1_data_6_s4.INIT=16'hA300;
  LUT2 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache2_already_read_10) 
);
defparam ff_cache2_data_15_s6.INIT=4'h8;
  LUT4 ff_cache2_data_6_s4 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_6_16),
    .I2(n4065_8),
    .I3(ff_cache2_data_6_11) 
);
defparam ff_cache2_data_6_s4.INIT=16'hA300;
  LUT4 ff_cache3_data_mask_3_s5 (
    .F(ff_cache3_data_mask_1_8),
    .I0(n4065_8),
    .I1(ff_cache3_data_mask_3_11),
    .I2(ff_cache3_data_mask_3_12),
    .I3(ff_cache1_already_read_9) 
);
defparam ff_cache3_data_mask_3_s5.INIT=16'h0E00;
  LUT4 ff_cache3_data_mask_0_s4 (
    .F(ff_cache3_data_mask_0_9),
    .I0(n4065_8),
    .I1(ff_cache3_data_mask_0_10),
    .I2(ff_cache3_data_mask_3_12),
    .I3(ff_cache1_already_read_9) 
);
defparam ff_cache3_data_mask_0_s4.INIT=16'h0E00;
  LUT4 ff_cache_vram_rdata_7_s5 (
    .F(ff_cache_vram_rdata_7_8),
    .I0(ff_cache_vram_rdata_7_9),
    .I1(ff_cache_vram_rdata_7_21),
    .I2(ff_cache_vram_rdata_7_19),
    .I3(ff_cache1_already_read_9) 
);
defparam ff_cache_vram_rdata_7_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data_en_10),
    .I2(ff_cache0_data_en_16),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_flush_state[2]),
    .I1(ff_cache1_data_en_9),
    .I2(ff_cache1_data_en_12),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_flush_state[2]),
    .I1(ff_cache2_data_en_9),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_flush_state[1]),
    .I1(ff_cache3_already_read_11),
    .I2(ff_cache3_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFE0;
  LUT2 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_1_9),
    .I0(ff_cache0_address_15_15),
    .I1(ff_cache0_already_read_10) 
);
defparam ff_cache0_data_mask_2_s6.INIT=4'hE;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_address_15_10),
    .I1(ff_cache0_address_15_11),
    .I2(ff_cache0_address_15_12),
    .I3(ff_cache0_already_read_10) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'hFFE0;
  LUT4 ff_cache1_data_mask_3_s6 (
    .F(ff_cache1_data_mask_1_9),
    .I0(ff_cache0_already_read_12),
    .I1(ff_cache1_address_16_10),
    .I2(n4065_8),
    .I3(ff_cache1_data_6_11) 
);
defparam ff_cache1_data_mask_3_s6.INIT=16'hF800;
  LUT4 ff_cache2_data_mask_0_s5 (
    .F(ff_cache2_data_mask_0_10),
    .I0(n4065_8),
    .I1(n585_5),
    .I2(ff_cache2_data_mask_0_11),
    .I3(ff_cache2_data_6_11) 
);
defparam ff_cache2_data_mask_0_s5.INIT=16'hEF00;
  LUT4 ff_vram_wdata_31_s7 (
    .F(ff_vram_wdata_31_10),
    .I0(ff_start),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_vram_wdata_31_12),
    .I3(ff_vram_address_16_11) 
);
defparam ff_vram_wdata_31_s7.INIT=16'h0400;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_10),
    .I0(ff_vram_valid_11),
    .I1(ff_vram_address_16_12),
    .I2(ff_start),
    .I3(ff_vram_address_16_11) 
);
defparam ff_vram_valid_s7.INIT=16'hFCFA;
  LUT4 n5037_s3 (
    .F(n5037_8),
    .I0(ff_flush_state[0]),
    .I1(n5037_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n5037_s3.INIT=16'h00F4;
  LUT3 n5035_s5 (
    .F(n5035_10),
    .I0(ff_cache_flush_start),
    .I1(n5035_11),
    .I2(ff_start) 
);
defparam n5035_s5.INIT=8'h0E;
  LUT2 n5321_s10 (
    .F(n5321_15),
    .I0(w_command_vram_valid),
    .I1(ff_start) 
);
defparam n5321_s10.INIT=4'h1;
  LUT4 n5320_s3 (
    .F(n5320_9),
    .I0(ff_priority[0]),
    .I1(n5320_12),
    .I2(ff_start),
    .I3(ff_cache_vram_rdata_7_21) 
);
defparam n5320_s3.INIT=16'h0C05;
  LUT4 n5319_s4 (
    .F(n5319_10),
    .I0(n656_8),
    .I1(n5319_13),
    .I2(ff_start),
    .I3(ff_cache_vram_rdata_7_21) 
);
defparam n5319_s4.INIT=16'h0A0C;
  LUT2 n4065_s3 (
    .F(n4065_8),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid) 
);
defparam n4065_s3.INIT=4'hB;
  LUT4 ff_flush_state_1_s4 (
    .F(ff_flush_state_1_9),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state_2_9),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state_2_11) 
);
defparam ff_flush_state_1_s4.INIT=16'hBF00;
  LUT4 n319_s17 (
    .F(n319_37),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state_2_9) 
);
defparam n319_s17.INIT=16'h1000;
  LUT4 n649_s5 (
    .F(n656_8),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n649_s5.INIT=16'hB0BB;
  LUT2 n585_s2 (
    .F(n585_5),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam n585_s2.INIT=4'h4;
  LUT3 n4480_s8 (
    .F(n4480_11),
    .I0(ff_cache_vram_address[16]),
    .I1(n972_9),
    .I2(ff_cache_vram_write) 
);
defparam n4480_s8.INIT=8'hCA;
  LUT3 n4481_s5 (
    .F(n4481_8),
    .I0(ff_cache_vram_address[15]),
    .I1(n973_9),
    .I2(ff_cache_vram_write) 
);
defparam n4481_s5.INIT=8'hCA;
  LUT3 n4482_s5 (
    .F(n4482_8),
    .I0(ff_cache_vram_address[14]),
    .I1(n974_9),
    .I2(ff_cache_vram_write) 
);
defparam n4482_s5.INIT=8'hCA;
  LUT3 n4483_s5 (
    .F(n4483_8),
    .I0(ff_cache_vram_address[13]),
    .I1(n975_9),
    .I2(ff_cache_vram_write) 
);
defparam n4483_s5.INIT=8'hCA;
  LUT3 n4484_s5 (
    .F(n4484_8),
    .I0(ff_cache_vram_address[12]),
    .I1(n976_9),
    .I2(ff_cache_vram_write) 
);
defparam n4484_s5.INIT=8'hCA;
  LUT3 n4485_s5 (
    .F(n4485_8),
    .I0(ff_cache_vram_address[11]),
    .I1(n977_9),
    .I2(ff_cache_vram_write) 
);
defparam n4485_s5.INIT=8'hCA;
  LUT3 n4486_s5 (
    .F(n4486_8),
    .I0(ff_cache_vram_address[10]),
    .I1(n978_9),
    .I2(ff_cache_vram_write) 
);
defparam n4486_s5.INIT=8'hCA;
  LUT3 n4487_s5 (
    .F(n4487_8),
    .I0(ff_cache_vram_address[9]),
    .I1(n979_9),
    .I2(ff_cache_vram_write) 
);
defparam n4487_s5.INIT=8'hCA;
  LUT3 n4488_s5 (
    .F(n4488_8),
    .I0(ff_cache_vram_address[8]),
    .I1(n980_9),
    .I2(ff_cache_vram_write) 
);
defparam n4488_s5.INIT=8'hCA;
  LUT3 n4489_s5 (
    .F(n4489_8),
    .I0(ff_cache_vram_address[7]),
    .I1(n981_9),
    .I2(ff_cache_vram_write) 
);
defparam n4489_s5.INIT=8'hCA;
  LUT2 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_10),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s6.INIT=4'h4;
  LUT3 ff_cache0_address_15_s7 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_data_en),
    .I1(ff_cache0_address_15_13),
    .I2(ff_cache0_already_read_12) 
);
defparam ff_cache0_address_15_s7.INIT=8'hD0;
  LUT4 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_12),
    .I0(w_cache_vram_rdata_en),
    .I1(n4065_8),
    .I2(ff_cache_vram_write),
    .I3(ff_cache3_already_read_15) 
);
defparam ff_cache0_address_15_s8.INIT=16'h1000;
  LUT4 ff_cache0_already_read_s6 (
    .F(ff_cache0_already_read_10),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache1_already_read_9),
    .I3(ff_cache_vram_rdata_7_19) 
);
defparam ff_cache0_already_read_s6.INIT=16'h1000;
  LUT3 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache1_address_16_12),
    .I2(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s6.INIT=8'hD0;
  LUT2 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache3_already_read_15) 
);
defparam ff_cache1_already_read_s5.INIT=4'h4;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_already_read_11),
    .I1(ff_cache1_already_read_12),
    .I2(n4065_8),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache1_already_read_s6.INIT=16'hCEC0;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_9),
    .I0(ff_cache2_data_en),
    .I1(ff_cache2_address_16_10),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache2_address_16_s5.INIT=16'hD000;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_cache2_data_mask_0_11),
    .I1(n35_3),
    .I2(n18_3),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_already_read_s5.INIT=16'h4000;
  LUT4 ff_cache2_already_read_s6 (
    .F(ff_cache2_already_read_10),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache3_already_read_15),
    .I3(ff_cache_vram_rdata_7_19) 
);
defparam ff_cache2_already_read_s6.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_9),
    .I0(ff_cache3_address_16_10),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache3_address_16_s5.INIT=16'h4000;
  LUT4 ff_cache3_already_read_s7 (
    .F(ff_cache3_already_read_11),
    .I0(ff_cache3_already_read_12),
    .I1(ff_cache3_already_read_13),
    .I2(ff_cache3_data_31_12),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache3_already_read_s7.INIT=16'h00F8;
  LUT2 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_rdata_7_9) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=4'h1;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT4 n5319_s5 (
    .F(n5319_11),
    .I0(ff_cache_vram_write),
    .I1(n5319_14),
    .I2(n4065_8),
    .I3(n5319_15) 
);
defparam n5319_s5.INIT=16'h000B;
  LUT4 n5319_s6 (
    .F(n5319_12),
    .I0(n4065_8),
    .I1(w_command_vram_rdata_en),
    .I2(n5319_16),
    .I3(ff_vram_address_16_11) 
);
defparam n5319_s6.INIT=16'hD000;
  LUT4 ff_cache1_data_6_s6 (
    .F(ff_cache1_data_6_11),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache1_already_read_12),
    .I2(ff_cache0_address_15_12),
    .I3(n3954_14) 
);
defparam ff_cache1_data_6_s6.INIT=16'hF800;
  LUT4 ff_cache2_data_6_s6 (
    .F(ff_cache2_data_6_11),
    .I0(ff_cache0_address_15_12),
    .I1(n656_8),
    .I2(ff_cache2_already_read_10),
    .I3(ff_cache2_data_6_18) 
);
defparam ff_cache2_data_6_s6.INIT=16'h00F8;
  LUT4 ff_cache3_data_31_s7 (
    .F(ff_cache3_data_31_12),
    .I0(w_command_vram_rdata_en),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n4065_8) 
);
defparam ff_cache3_data_31_s7.INIT=16'h8000;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache2_data_mask_0_11),
    .I1(ff_cache0_address_15_10),
    .I2(ff_cache_vram_write),
    .I3(ff_cache3_address_16_9) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h1000;
  LUT4 ff_cache3_data_mask_3_s7 (
    .F(ff_cache3_data_mask_3_12),
    .I0(n4065_8),
    .I1(n3992_11),
    .I2(n585_5),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_mask_3_s7.INIT=16'h00FE;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_address_16_9),
    .I1(ff_cache2_data_mask_0_11),
    .I2(ff_cache0_address_15_10),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h0E00;
  LUT4 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(ff_cache_vram_rdata_7_12),
    .I1(ff_cache_vram_rdata_7_13),
    .I2(ff_cache_vram_rdata_7_14),
    .I3(ff_cache_vram_rdata_7_17) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=16'h004F;
  LUT4 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(n585_5),
    .I1(n4065_8),
    .I2(ff_cache0_data_en_18),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_en_s4.INIT=16'h1000;
  LUT4 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(ff_cache_vram_rdata_7_19),
    .I3(n80_3) 
);
defparam ff_cache0_data_en_s5.INIT=16'h00EF;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache0_data_en),
    .I1(ff_cache0_data_en_9),
    .I2(ff_cache1_already_read_12),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00F8;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(ff_cache3_already_read_12),
    .I1(ff_cache2_data_en_11),
    .I2(ff_cache2_already_read_10),
    .I3(n80_3) 
);
defparam ff_cache2_data_en_s4.INIT=16'h000D;
  LUT4 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_vram_address_16_11) 
);
defparam ff_cache2_data_en_s5.INIT=16'hC100;
  LUT2 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam ff_cache2_data_mask_0_s6.INIT=4'h4;
  LUT2 ff_vram_address_16_s8 (
    .F(ff_vram_address_16_11),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start) 
);
defparam ff_vram_address_16_s8.INIT=4'h1;
  LUT4 ff_vram_address_16_s9 (
    .F(ff_vram_address_16_12),
    .I0(ff_cache_vram_rdata_7_9),
    .I1(ff_vram_address_16_17),
    .I2(ff_vram_wdata_31_12),
    .I3(ff_vram_wdata_31_11) 
);
defparam ff_vram_address_16_s9.INIT=16'h8F00;
  LUT3 ff_vram_wdata_31_s8 (
    .F(ff_vram_wdata_31_11),
    .I0(ff_vram_wdata_31_13),
    .I1(ff_vram_wdata_31_14),
    .I2(ff_flush_state[2]) 
);
defparam ff_vram_wdata_31_s8.INIT=8'hCA;
  LUT4 ff_vram_wdata_31_s9 (
    .F(ff_vram_wdata_31_12),
    .I0(w_cache_vram_rdata_en),
    .I1(n4065_8),
    .I2(n5319_15),
    .I3(n80_3) 
);
defparam ff_vram_wdata_31_s9.INIT=16'h00EF;
  LUT4 ff_vram_valid_s8 (
    .F(ff_vram_valid_11),
    .I0(n1477_5),
    .I1(w_cpu_vram_valid),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_valid_14) 
);
defparam ff_vram_valid_s8.INIT=16'h3A00;
  LUT2 n5037_s4 (
    .F(n5037_9),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5037_s4.INIT=4'h6;
  LUT3 n5035_s6 (
    .F(n5035_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n5035_s6.INIT=8'h40;
  LUT2 n5319_s7 (
    .F(n5319_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5319_s7.INIT=4'h6;
  LUT2 n3992_s6 (
    .F(n3992_11),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n3992_s6.INIT=4'h4;
  LUT3 ff_cache0_address_15_s9 (
    .F(ff_cache0_address_15_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache2_data_en_11) 
);
defparam ff_cache0_address_15_s9.INIT=8'h10;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_12),
    .I0(ff_priority[1]),
    .I1(ff_cache3_data_en),
    .I2(ff_priority[0]),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_address_16_s8.INIT=16'h4000;
  LUT4 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n18_3) 
);
defparam ff_cache1_already_read_s7.INIT=16'h4000;
  LUT3 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(ff_cache_vram_rdata_7_19) 
);
defparam ff_cache1_already_read_s8.INIT=8'h40;
  LUT3 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_10),
    .I0(ff_priority[0]),
    .I1(ff_cache3_data_en),
    .I2(ff_priority[1]) 
);
defparam ff_cache2_address_16_s6.INIT=8'h40;
  LUT4 ff_cache2_already_read_s7 (
    .F(ff_cache2_already_read_11),
    .I0(n4065_8),
    .I1(ff_cache1_data_en),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache2_already_read_s7.INIT=16'h4000;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s8.INIT=4'h4;
  LUT3 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_10),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(ff_cache3_data_en) 
);
defparam ff_cache3_address_16_s6.INIT=8'h70;
  LUT3 ff_cache3_already_read_s8 (
    .F(ff_cache3_already_read_12),
    .I0(ff_cache2_data_mask_3_16),
    .I1(ff_cache2_already_read_11),
    .I2(n656_8) 
);
defparam ff_cache3_already_read_s8.INIT=8'h80;
  LUT2 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_13),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_data_en) 
);
defparam ff_cache3_already_read_s9.INIT=4'h4;
  LUT4 n5319_s8 (
    .F(n5319_14),
    .I0(n5319_17),
    .I1(ff_cache_vram_rdata_7_13),
    .I2(ff_cache_vram_rdata_7_14),
    .I3(ff_cache_vram_rdata_7_17) 
);
defparam n5319_s8.INIT=16'h004F;
  LUT4 n5319_s9 (
    .F(n5319_15),
    .I0(n585_5),
    .I1(n5319_18),
    .I2(ff_cache2_data_en_11),
    .I3(n656_8) 
);
defparam n5319_s9.INIT=16'h4000;
  LUT4 n5319_s10 (
    .F(n5319_16),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5319_s10.INIT=16'h0001;
  LUT4 ff_cache_vram_rdata_7_s9 (
    .F(ff_cache_vram_rdata_7_12),
    .I0(ff_cache3_already_read),
    .I1(ff_cache3_data_mask[0]),
    .I2(n585_5),
    .I3(ff_cache2_data_mask_0_11) 
);
defparam ff_cache_vram_rdata_7_s9.INIT=16'h0B00;
  LUT4 ff_cache_vram_rdata_7_s10 (
    .F(ff_cache_vram_rdata_7_13),
    .I0(ff_cache2_already_read),
    .I1(ff_cache2_data_mask[0]),
    .I2(n585_5),
    .I3(n3992_11) 
);
defparam ff_cache_vram_rdata_7_s10.INIT=16'h004F;
  LUT4 ff_cache_vram_rdata_7_s11 (
    .F(ff_cache_vram_rdata_7_14),
    .I0(ff_cache1_already_read),
    .I1(n3992_11),
    .I2(ff_cache1_data_mask[0]),
    .I3(ff_cache0_address_15_10) 
);
defparam ff_cache_vram_rdata_7_s11.INIT=16'h00BF;
  LUT4 ff_cache0_data_en_s8 (
    .F(ff_cache0_data_en_13),
    .I0(ff_cache0_data_en_14),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam ff_cache0_data_en_s8.INIT=16'h5FFC;
  LUT4 ff_cache2_data_en_s6 (
    .F(ff_cache2_data_en_11),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache2_data_en_s6.INIT=16'h8000;
  LUT4 ff_vram_wdata_31_s10 (
    .F(ff_vram_wdata_31_13),
    .I0(ff_vram_wdata_31_15),
    .I1(ff_vram_wdata_31_16),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam ff_vram_wdata_31_s10.INIT=16'hC0AF;
  LUT4 ff_vram_wdata_31_s11 (
    .F(ff_vram_wdata_31_14),
    .I0(ff_cache0_data_en_14),
    .I1(ff_vram_wdata_31_17),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam ff_vram_wdata_31_s11.INIT=16'h0A0C;
  LUT4 n5319_s11 (
    .F(n5319_17),
    .I0(ff_cache3_already_read),
    .I1(ff_cache3_data_mask[0]),
    .I2(ff_cache2_data_mask_0_11),
    .I3(n585_5) 
);
defparam n5319_s11.INIT=16'h00BF;
  LUT2 n5319_s12 (
    .F(n5319_18),
    .I0(ff_cache_vram_write),
    .I1(n69_3) 
);
defparam n5319_s12.INIT=4'h8;
  LUT4 ff_cache0_data_en_s9 (
    .F(ff_cache0_data_en_14),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_data_en_s9.INIT=16'h7F00;
  LUT4 ff_vram_wdata_31_s12 (
    .F(ff_vram_wdata_31_15),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_data_en) 
);
defparam ff_vram_wdata_31_s12.INIT=16'h7F00;
  LUT4 ff_vram_wdata_31_s13 (
    .F(ff_vram_wdata_31_16),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_data_en) 
);
defparam ff_vram_wdata_31_s13.INIT=16'h7F00;
  LUT4 ff_vram_wdata_31_s14 (
    .F(ff_vram_wdata_31_17),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache1_data_mask[3]),
    .I3(ff_cache1_data_en) 
);
defparam ff_vram_wdata_31_s14.INIT=16'h7F00;
  LUT4 ff_cache1_address_16_s9 (
    .F(ff_cache1_address_16_14),
    .I0(ff_cache1_data_en),
    .I1(ff_cache1_address_16_12),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_address_16_16) 
);
defparam ff_cache1_address_16_s9.INIT=16'hD000;
  LUT4 ff_vram_valid_s10 (
    .F(ff_vram_valid_14),
    .I0(ff_cache_flush_start),
    .I1(n558_3),
    .I2(w_sdram_refresh),
    .I3(ff_vram_refresh) 
);
defparam ff_vram_valid_s10.INIT=16'h0004;
  LUT4 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_15),
    .I0(w_command_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_flush_start),
    .I3(n80_3) 
);
defparam ff_cache3_already_read_s10.INIT=16'h0001;
  LUT4 ff_flush_state_2_s5 (
    .F(ff_flush_state_2_11),
    .I0(w_command_vram_valid),
    .I1(n80_3),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s5.INIT=16'hFFF4;
  LUT4 n5320_s5 (
    .F(n5320_12),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n585_5),
    .I3(ff_cache0_address_15_10) 
);
defparam n5320_s5.INIT=16'h004F;
  LUT4 ff_cache1_data_6_s7 (
    .F(ff_cache1_data_6_13),
    .I0(ff_cache1_address_16_10),
    .I1(ff_cache2_data_mask_3_16),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_6_s7.INIT=16'h7077;
  LUT4 ff_cache0_already_read_s7 (
    .F(ff_cache0_already_read_12),
    .I0(n585_5),
    .I1(n35_3),
    .I2(ff_cache1_data_en),
    .I3(ff_cache2_data_mask_0_11) 
);
defparam ff_cache0_already_read_s7.INIT=16'h0045;
  LUT4 ff_cache3_data_en_s5 (
    .F(ff_cache3_data_en_11),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache3_data_en_s5.INIT=16'h0001;
  LUT4 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_12),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache1_data_en_s6.INIT=16'h0001;
  LUT4 ff_cache0_data_en_s10 (
    .F(ff_cache0_data_en_16),
    .I0(ff_cache0_data_en_13),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache0_data_en_s10.INIT=16'h0001;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(ff_start),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start),
    .I3(ff_vram_address_16_12) 
);
defparam ff_vram_address_16_s11.INIT=16'h0100;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache3_already_read_15),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_15_s7.INIT=16'h2000;
  LUT3 ff_cache1_already_read_s9 (
    .F(ff_cache1_already_read_14),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache3_already_read_15),
    .I2(ff_cache1_already_read_10) 
);
defparam ff_cache1_already_read_s9.INIT=8'h40;
  LUT4 ff_cache0_data_en_s11 (
    .F(ff_cache0_data_en_18),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_data_en_11),
    .I3(n656_8) 
);
defparam ff_cache0_data_en_s11.INIT=16'h0B00;
  LUT4 ff_cache_vram_rdata_7_s13 (
    .F(ff_cache_vram_rdata_7_17),
    .I0(ff_cache0_already_read),
    .I1(ff_cache0_data_mask[0]),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache_vram_rdata_7_s13.INIT=16'h0B00;
  LUT4 ff_cache0_data_6_s6 (
    .F(ff_cache0_data_6_12),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache0_address_15_11),
    .I3(ff_cache0_address_15_12) 
);
defparam ff_cache0_data_6_s6.INIT=16'hF400;
  LUT4 ff_cache1_address_16_s10 (
    .F(ff_cache1_address_16_16),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache0_already_read_12),
    .I3(ff_cache0_address_15_12) 
);
defparam ff_cache1_address_16_s10.INIT=16'hB000;
  LUT4 n656_s6 (
    .F(n656_10),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n656_s6.INIT=16'hCACC;
  LUT4 n655_s6 (
    .F(n655_10),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n655_s6.INIT=16'hCACC;
  LUT4 n654_s6 (
    .F(n654_10),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n654_s6.INIT=16'hCACC;
  LUT4 n653_s6 (
    .F(n653_10),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n653_s6.INIT=16'hCACC;
  LUT4 n652_s6 (
    .F(n652_10),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n652_s6.INIT=16'hCACC;
  LUT4 n651_s6 (
    .F(n651_10),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n651_s6.INIT=16'hCACC;
  LUT4 n650_s6 (
    .F(n650_10),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n650_s6.INIT=16'hCACC;
  LUT4 n649_s7 (
    .F(n649_11),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n649_s7.INIT=16'hCACC;
  LUT4 ff_cache0_address_15_s10 (
    .F(ff_cache0_address_15_15),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache0_address_15_11),
    .I3(ff_cache0_address_15_12) 
);
defparam ff_cache0_address_15_s10.INIT=16'hB000;
  LUT4 ff_cache2_data_6_s9 (
    .F(ff_cache2_data_6_16),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache2_data_6_s9.INIT=16'h0B00;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_16),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'hB0BB;
  LUT4 ff_cache2_data_6_s10 (
    .F(ff_cache2_data_6_18),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(n4065_8),
    .I3(ff_cache2_address_16_9) 
);
defparam ff_cache2_data_6_s10.INIT=16'h000B;
  LUT4 n656_s7 (
    .F(n592_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam n656_s7.INIT=16'hCACC;
  LUT4 n655_s7 (
    .F(n591_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam n655_s7.INIT=16'hCACC;
  LUT4 n654_s7 (
    .F(n590_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam n654_s7.INIT=16'hCACC;
  LUT4 n653_s7 (
    .F(n589_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam n653_s7.INIT=16'hCACC;
  LUT4 n652_s7 (
    .F(n588_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam n652_s7.INIT=16'hCACC;
  LUT4 n651_s7 (
    .F(n587_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam n651_s7.INIT=16'hCACC;
  LUT4 n650_s7 (
    .F(n586_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam n650_s7.INIT=16'hCACC;
  LUT4 n649_s8 (
    .F(n585_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam n649_s8.INIT=16'hCACC;
  LUT4 n4479_s6 (
    .F(n4479_12),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n4479_s6.INIT=16'hFFFE;
  LUT4 n5318_s6 (
    .F(n5318_12),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5318_s6.INIT=16'h0001;
  LUT4 n4028_s9 (
    .F(n4028_16),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam n4028_s9.INIT=16'hFBFF;
  LUT4 n3954_s7 (
    .F(n3954_14),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n3954_s7.INIT=16'hFBFF;
  LUT4 n4064_s7 (
    .F(n4064_14),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam n4064_s7.INIT=16'hFBFF;
  LUT4 n3992_s8 (
    .F(n3992_15),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n3992_s8.INIT=16'hFBFF;
  LUT3 ff_cache_vram_rdata_7_s14 (
    .F(ff_cache_vram_rdata_7_19),
    .I0(w_command_vram_rdata_en),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_7_s14.INIT=8'h8A;
  LUT3 ff_cache_vram_rdata_7_s15 (
    .F(ff_cache_vram_rdata_7_21),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_7_s15.INIT=8'h10;
  LUT4 n3929_s4 (
    .F(n3929_10),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(w_command_vram_rdata_en),
    .I3(w_cache_vram_rdata_en) 
);
defparam n3929_s4.INIT=16'h00F4;
  LUT3 n4066_s4 (
    .F(n4066_10),
    .I0(w_command_vram_rdata[31]),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n4066_s4.INIT=8'h8A;
  LUT3 n4074_s4 (
    .F(n4074_10),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n4074_s4.INIT=8'h8A;
  LUT3 n4082_s4 (
    .F(n4082_10),
    .I0(w_command_vram_rdata[15]),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n4082_s4.INIT=8'h8A;
  LUT3 n4090_s5 (
    .F(n4090_11),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n4090_s5.INIT=8'h8A;
  LUT4 ff_cache2_data_mask_1_s5 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_16),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache2_data_6_11) 
);
defparam ff_cache2_data_mask_1_s5.INIT=16'hEF00;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_12),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache1_data_6_11),
    .I3(ff_cache1_data_6_13) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'hB0F0;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_12),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_data_mask_0_9) 
);
defparam ff_cache3_data_7_s6.INIT=16'hF400;
  LUT4 n3989_s2 (
    .F(n3989_6),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[0]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3989_s2.INIT=16'hCACC;
  LUT4 n3988_s2 (
    .F(n3988_6),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[1]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3988_s2.INIT=16'hCACC;
  LUT4 n3987_s2 (
    .F(n3987_6),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[2]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3987_s2.INIT=16'hCACC;
  LUT4 n3986_s2 (
    .F(n3986_6),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[3]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3986_s2.INIT=16'hCACC;
  LUT4 n3985_s2 (
    .F(n3985_6),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[4]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3985_s2.INIT=16'hCACC;
  LUT4 n3984_s2 (
    .F(n3984_6),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[5]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3984_s2.INIT=16'hCACC;
  LUT4 n3983_s3 (
    .F(n3983_7),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[6]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3983_s3.INIT=16'hCACC;
  LUT4 n3981_s2 (
    .F(n3981_6),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3981_s2.INIT=16'hACAA;
  LUT4 n3980_s2 (
    .F(n3980_6),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3980_s2.INIT=16'hACAA;
  LUT4 n3979_s2 (
    .F(n3979_6),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3979_s2.INIT=16'hACAA;
  LUT4 n3978_s2 (
    .F(n3978_6),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3978_s2.INIT=16'hACAA;
  LUT4 n3977_s2 (
    .F(n3977_6),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3977_s2.INIT=16'hACAA;
  LUT4 n3976_s2 (
    .F(n3976_6),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3976_s2.INIT=16'hACAA;
  LUT4 n3975_s2 (
    .F(n3975_6),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3975_s2.INIT=16'hACAA;
  LUT4 n3973_s2 (
    .F(n3973_6),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3973_s2.INIT=16'hACAA;
  LUT4 n3972_s2 (
    .F(n3972_6),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3972_s2.INIT=16'hACAA;
  LUT4 n3971_s2 (
    .F(n3971_6),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3971_s2.INIT=16'hACAA;
  LUT4 n3970_s2 (
    .F(n3970_6),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3970_s2.INIT=16'hACAA;
  LUT4 n3969_s2 (
    .F(n3969_6),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3969_s2.INIT=16'hACAA;
  LUT4 n3968_s2 (
    .F(n3968_6),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3968_s2.INIT=16'hACAA;
  LUT4 n3967_s2 (
    .F(n3967_6),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3967_s2.INIT=16'hACAA;
  LUT4 n3965_s2 (
    .F(n3965_6),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3965_s2.INIT=16'hCACC;
  LUT4 n3964_s2 (
    .F(n3964_6),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3964_s2.INIT=16'hCACC;
  LUT4 n3963_s2 (
    .F(n3963_6),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3963_s2.INIT=16'hCACC;
  LUT4 n3962_s2 (
    .F(n3962_6),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3962_s2.INIT=16'hCACC;
  LUT4 n3961_s2 (
    .F(n3961_6),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3961_s2.INIT=16'hCACC;
  LUT4 n3960_s2 (
    .F(n3960_6),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3960_s2.INIT=16'hCACC;
  LUT4 n3959_s2 (
    .F(n3959_6),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3959_s2.INIT=16'hCACC;
  LUT4 n3928_s2 (
    .F(n3928_6),
    .I0(n656_5),
    .I1(w_command_vram_rdata[0]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3928_s2.INIT=16'hCACC;
  LUT4 n3927_s2 (
    .F(n3927_6),
    .I0(n655_5),
    .I1(w_command_vram_rdata[1]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3927_s2.INIT=16'hCACC;
  LUT4 n3926_s2 (
    .F(n3926_6),
    .I0(n654_5),
    .I1(w_command_vram_rdata[2]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3926_s2.INIT=16'hCACC;
  LUT4 n3925_s2 (
    .F(n3925_6),
    .I0(n653_5),
    .I1(w_command_vram_rdata[3]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3925_s2.INIT=16'hCACC;
  LUT4 n3924_s2 (
    .F(n3924_6),
    .I0(n652_5),
    .I1(w_command_vram_rdata[4]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3924_s2.INIT=16'hCACC;
  LUT4 n3923_s2 (
    .F(n3923_6),
    .I0(n651_5),
    .I1(w_command_vram_rdata[5]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3923_s2.INIT=16'hCACC;
  LUT4 n3922_s2 (
    .F(n3922_6),
    .I0(n650_5),
    .I1(w_command_vram_rdata[6]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3922_s2.INIT=16'hCACC;
  LUT4 n3921_s3 (
    .F(n3921_7),
    .I0(n649_5),
    .I1(w_command_vram_rdata[7]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n3921_s3.INIT=16'hCACC;
  LUT4 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_12),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache3_already_read_15),
    .I3(ff_cache1_already_read_12) 
);
defparam ff_cache1_data_15_s6.INIT=16'h2000;
  LUT4 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_17),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache_vram_write),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_vram_address_16_s12.INIT=16'h0100;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(ff_cache_vram_address[15]),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(ff_cache_vram_address[14]),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(ff_cache_vram_address[13]),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(ff_cache_vram_address[12]),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(ff_cache_vram_address[11]),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(ff_cache_vram_address[10]),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(ff_cache_vram_address[9]),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(ff_cache_vram_address[8]),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(ff_cache_vram_address[7]),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n4066_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n3959_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n3960_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n3961_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n3962_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n3963_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n3964_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n3965_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n4074_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n3967_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n3968_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n3969_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n3970_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n3971_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n3972_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n3973_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n4082_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n3975_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n3976_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n3977_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n3978_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n3979_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n3980_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n3981_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n4090_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n3983_7),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n3984_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n3985_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n3986_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n3987_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n3988_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n3989_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n3954_14),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_9),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n4065_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n4065_8),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(ff_cache_vram_address[16]),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(ff_cache_vram_address[15]),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(ff_cache_vram_address[14]),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(ff_cache_vram_address[13]),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(ff_cache_vram_address[12]),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(ff_cache_vram_address[11]),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(ff_cache_vram_address[10]),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(ff_cache_vram_address[9]),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(ff_cache_vram_address[8]),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(ff_cache_vram_address[7]),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n4066_10),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n3959_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n3960_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n3961_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n3962_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n3963_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n3964_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n3965_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n4074_10),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n3967_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n3968_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n3969_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n3970_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n3971_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n3972_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n3973_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n4082_10),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n3975_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n3976_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n3977_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n3978_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n3979_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n3980_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n3981_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n4090_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n3983_7),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n3984_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n3985_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n3986_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n3987_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n3988_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n3989_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n3992_15),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_9),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n4065_8),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_12),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n4065_8),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(ff_cache_vram_address[16]),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(ff_cache_vram_address[15]),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(ff_cache_vram_address[14]),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(ff_cache_vram_address[13]),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(ff_cache_vram_address[12]),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(ff_cache_vram_address[11]),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(ff_cache_vram_address[10]),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(ff_cache_vram_address[9]),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(ff_cache_vram_address[8]),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(ff_cache_vram_address[7]),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n4066_10),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n3959_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n3960_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n3961_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n3962_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n3963_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n3964_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n3965_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n4074_10),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n3967_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n3968_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n3969_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n3970_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n3971_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n3972_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n3973_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n4082_10),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n3975_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n3976_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n3977_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n3978_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n3979_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n3980_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n3981_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n4090_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n3983_7),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n3984_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n3985_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n3986_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n3987_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n3988_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n3989_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n4028_16),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n4065_8),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n4065_8),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(ff_cache_vram_address[16]),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(ff_cache_vram_address[15]),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(ff_cache_vram_address[14]),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(ff_cache_vram_address[13]),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(ff_cache_vram_address[12]),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(ff_cache_vram_address[11]),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(ff_cache_vram_address[10]),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(ff_cache_vram_address[9]),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(ff_cache_vram_address[8]),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(ff_cache_vram_address[7]),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n4066_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n3959_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n3960_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n3961_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n3962_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n3963_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n3964_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n3965_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n4074_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n3967_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n3968_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n3969_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n3970_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n3971_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n3972_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n3973_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n4082_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n3975_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n3976_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n3977_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n3978_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n3979_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n3980_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n3981_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n4090_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n3983_7),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n3984_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n3985_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n3986_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n3987_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n3988_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n3989_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_12),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n4064_14),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_8),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n4065_8),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_9),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n4065_8),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[14]),
    .D(n4480_10),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[13]),
    .D(n4481_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[12]),
    .D(n4482_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[11]),
    .D(n4483_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[10]),
    .D(n4484_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[9]),
    .D(n4485_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[8]),
    .D(n4486_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[7]),
    .D(n4487_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[6]),
    .D(n4488_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[5]),
    .D(n4489_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n4479_12),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n4495_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n4496_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n4497_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n4498_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n4499_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n4500_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n4501_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n4502_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n4503_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n4504_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n4505_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n4506_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n4507_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n4508_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n4509_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n4510_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n4511_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n4512_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n4513_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n4514_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n4515_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n4516_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n4517_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n4518_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n4519_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n4520_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n4521_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n4522_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n4523_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n4524_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n4525_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n4526_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask_3),
    .D(n4527_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask_1),
    .D(n4529_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask_0),
    .D(n4530_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n3921_7),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n3922_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n3923_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n3924_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n3925_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n3926_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n3927_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n3928_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n3929_10),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(ff_cache_vram_address[16]),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n5035_10),
    .CLK(clk85m),
    .CE(ff_flush_state_2_11),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n319_37),
    .CLK(clk85m),
    .CE(ff_flush_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n5037_8),
    .CLK(clk85m),
    .CE(ff_flush_state_2_11),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n5318_12),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n5318_12),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n5318_12),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n5318_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n5319_10),
    .CLK(clk85m),
    .CE(n5320_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n5320_9),
    .CLK(clk85m),
    .CE(n5320_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n5321_15),
    .CLK(clk85m),
    .CE(ff_vram_valid_10),
    .CLEAR(n36_6) 
);
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n323_s12 (
    .O(n323_16),
    .I0(n323_13),
    .I1(n323_14),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n324_s11 (
    .O(n324_15),
    .I0(n324_12),
    .I1(n324_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n325_s11 (
    .O(n325_15),
    .I0(n325_12),
    .I1(n325_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n326_s11 (
    .O(n326_15),
    .I0(n326_12),
    .I1(n326_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n327_s11 (
    .O(n327_15),
    .I0(n327_12),
    .I1(n327_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n328_s11 (
    .O(n328_15),
    .I0(n328_12),
    .I1(n328_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n329_s11 (
    .O(n329_15),
    .I0(n329_12),
    .I1(n329_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n330_s11 (
    .O(n330_15),
    .I0(n330_12),
    .I1(n330_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n331_s11 (
    .O(n331_15),
    .I0(n331_12),
    .I1(n331_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n332_s11 (
    .O(n332_15),
    .I0(n332_12),
    .I1(n332_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4495_s6 (
    .O(n338_15),
    .I0(n338_12),
    .I1(n338_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4496_s6 (
    .O(n339_15),
    .I0(n339_12),
    .I1(n339_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4497_s6 (
    .O(n340_15),
    .I0(n340_12),
    .I1(n340_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4498_s6 (
    .O(n341_15),
    .I0(n341_12),
    .I1(n341_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4499_s6 (
    .O(n342_15),
    .I0(n342_12),
    .I1(n342_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4500_s6 (
    .O(n343_15),
    .I0(n343_12),
    .I1(n343_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4501_s6 (
    .O(n344_15),
    .I0(n344_12),
    .I1(n344_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4502_s6 (
    .O(n345_15),
    .I0(n345_12),
    .I1(n345_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4503_s6 (
    .O(n346_15),
    .I0(n346_12),
    .I1(n346_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4504_s6 (
    .O(n347_15),
    .I0(n347_12),
    .I1(n347_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4505_s6 (
    .O(n348_15),
    .I0(n348_12),
    .I1(n348_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4506_s6 (
    .O(n349_15),
    .I0(n349_12),
    .I1(n349_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4507_s6 (
    .O(n350_15),
    .I0(n350_12),
    .I1(n350_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4508_s6 (
    .O(n351_15),
    .I0(n351_12),
    .I1(n351_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4509_s6 (
    .O(n352_15),
    .I0(n352_12),
    .I1(n352_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4510_s6 (
    .O(n353_15),
    .I0(n353_12),
    .I1(n353_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4511_s6 (
    .O(n354_15),
    .I0(n354_12),
    .I1(n354_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4512_s6 (
    .O(n355_15),
    .I0(n355_12),
    .I1(n355_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4513_s6 (
    .O(n356_15),
    .I0(n356_12),
    .I1(n356_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4514_s6 (
    .O(n357_15),
    .I0(n357_12),
    .I1(n357_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4515_s6 (
    .O(n358_15),
    .I0(n358_12),
    .I1(n358_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4516_s6 (
    .O(n359_15),
    .I0(n359_12),
    .I1(n359_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4517_s6 (
    .O(n360_15),
    .I0(n360_12),
    .I1(n360_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4518_s6 (
    .O(n361_15),
    .I0(n361_12),
    .I1(n361_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4519_s6 (
    .O(n362_15),
    .I0(n362_12),
    .I1(n362_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4520_s6 (
    .O(n363_15),
    .I0(n363_12),
    .I1(n363_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4521_s6 (
    .O(n364_15),
    .I0(n364_12),
    .I1(n364_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4522_s6 (
    .O(n365_15),
    .I0(n365_12),
    .I1(n365_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4523_s6 (
    .O(n366_15),
    .I0(n366_12),
    .I1(n366_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4524_s6 (
    .O(n367_15),
    .I0(n367_12),
    .I1(n367_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4525_s6 (
    .O(n368_15),
    .I0(n368_12),
    .I1(n368_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4526_s6 (
    .O(n369_15),
    .I0(n369_12),
    .I1(n369_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n371_s9 (
    .O(n371_13),
    .I0(n370_12),
    .I1(n370_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n372_s11 (
    .O(n372_15),
    .I0(n372_12),
    .I1(n372_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n373_s11 (
    .O(n373_15),
    .I0(n373_12),
    .I1(n373_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n972_s5 (
    .O(n972_9),
    .I0(n972_6),
    .I1(n972_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n973_s5 (
    .O(n973_9),
    .I0(n973_6),
    .I1(n973_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n974_s5 (
    .O(n974_9),
    .I0(n974_6),
    .I1(n974_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n975_s5 (
    .O(n975_9),
    .I0(n975_6),
    .I1(n975_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n976_s5 (
    .O(n976_9),
    .I0(n976_6),
    .I1(n976_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n977_s5 (
    .O(n977_9),
    .I0(n977_6),
    .I1(n977_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n978_s5 (
    .O(n978_9),
    .I0(n978_6),
    .I1(n978_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n979_s5 (
    .O(n979_9),
    .I0(n979_6),
    .I1(n979_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n980_s5 (
    .O(n980_9),
    .I0(n980_6),
    .I1(n980_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n981_s5 (
    .O(n981_9),
    .I0(n981_6),
    .I1(n981_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4495_s5 (
    .O(n987_9),
    .I0(n987_6),
    .I1(n987_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4496_s5 (
    .O(n988_9),
    .I0(n988_6),
    .I1(n988_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4497_s5 (
    .O(n989_9),
    .I0(n989_6),
    .I1(n989_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4498_s5 (
    .O(n990_9),
    .I0(n990_6),
    .I1(n990_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4499_s5 (
    .O(n991_9),
    .I0(n991_6),
    .I1(n991_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4500_s5 (
    .O(n992_9),
    .I0(n992_6),
    .I1(n992_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4501_s5 (
    .O(n993_9),
    .I0(n993_6),
    .I1(n993_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4502_s5 (
    .O(n994_9),
    .I0(n994_6),
    .I1(n994_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4503_s5 (
    .O(n995_9),
    .I0(n995_6),
    .I1(n995_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4504_s5 (
    .O(n996_9),
    .I0(n996_6),
    .I1(n996_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4505_s5 (
    .O(n997_9),
    .I0(n997_6),
    .I1(n997_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4506_s5 (
    .O(n998_9),
    .I0(n998_6),
    .I1(n998_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4507_s5 (
    .O(n999_9),
    .I0(n999_6),
    .I1(n999_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4508_s5 (
    .O(n1000_9),
    .I0(n1000_6),
    .I1(n1000_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4509_s5 (
    .O(n1001_9),
    .I0(n1001_6),
    .I1(n1001_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4510_s5 (
    .O(n1002_9),
    .I0(n1002_6),
    .I1(n1002_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4511_s5 (
    .O(n1003_9),
    .I0(n1003_6),
    .I1(n1003_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4512_s5 (
    .O(n1004_9),
    .I0(n1004_6),
    .I1(n1004_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4513_s5 (
    .O(n1005_9),
    .I0(n1005_6),
    .I1(n1005_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4514_s5 (
    .O(n1006_9),
    .I0(n1006_6),
    .I1(n1006_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4515_s5 (
    .O(n1007_9),
    .I0(n1007_6),
    .I1(n1007_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4516_s5 (
    .O(n1008_9),
    .I0(n1008_6),
    .I1(n1008_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4517_s5 (
    .O(n1009_9),
    .I0(n1009_6),
    .I1(n1009_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4518_s5 (
    .O(n1010_9),
    .I0(n1010_6),
    .I1(n1010_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4519_s5 (
    .O(n1011_9),
    .I0(n1011_6),
    .I1(n1011_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4520_s5 (
    .O(n1012_9),
    .I0(n1012_6),
    .I1(n1012_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4521_s5 (
    .O(n1013_9),
    .I0(n1013_6),
    .I1(n1013_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4522_s5 (
    .O(n1014_9),
    .I0(n1014_6),
    .I1(n1014_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4523_s5 (
    .O(n1015_9),
    .I0(n1015_6),
    .I1(n1015_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4524_s5 (
    .O(n1016_9),
    .I0(n1016_6),
    .I1(n1016_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4525_s5 (
    .O(n1017_9),
    .I0(n1017_6),
    .I1(n1017_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4526_s5 (
    .O(n1018_9),
    .I0(n1018_6),
    .I1(n1018_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n1020_s3 (
    .O(n1020_7),
    .I0(n1019_6),
    .I1(n1019_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n1021_s5 (
    .O(n1021_9),
    .I0(n1021_6),
    .I1(n1021_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n1022_s5 (
    .O(n1022_9),
    .I0(n1022_6),
    .I1(n1022_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT6 n4495_s4 (
    .O(n4495_7),
    .I0(n987_9),
    .I1(n338_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4496_s4 (
    .O(n4496_7),
    .I0(n988_9),
    .I1(n339_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4497_s4 (
    .O(n4497_7),
    .I0(n989_9),
    .I1(n340_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4498_s4 (
    .O(n4498_7),
    .I0(n990_9),
    .I1(n341_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4499_s4 (
    .O(n4499_7),
    .I0(n991_9),
    .I1(n342_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4500_s4 (
    .O(n4500_7),
    .I0(n992_9),
    .I1(n343_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4501_s4 (
    .O(n4501_7),
    .I0(n993_9),
    .I1(n344_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4502_s4 (
    .O(n4502_7),
    .I0(n994_9),
    .I1(n345_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4503_s4 (
    .O(n4503_7),
    .I0(n995_9),
    .I1(n346_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4504_s4 (
    .O(n4504_7),
    .I0(n996_9),
    .I1(n347_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4505_s4 (
    .O(n4505_7),
    .I0(n997_9),
    .I1(n348_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4506_s4 (
    .O(n4506_7),
    .I0(n998_9),
    .I1(n349_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4507_s4 (
    .O(n4507_7),
    .I0(n999_9),
    .I1(n350_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4508_s4 (
    .O(n4508_7),
    .I0(n1000_9),
    .I1(n351_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4509_s4 (
    .O(n4509_7),
    .I0(n1001_9),
    .I1(n352_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4510_s4 (
    .O(n4510_7),
    .I0(n1002_9),
    .I1(n353_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4511_s4 (
    .O(n4511_7),
    .I0(n1003_9),
    .I1(n354_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4512_s4 (
    .O(n4512_7),
    .I0(n1004_9),
    .I1(n355_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4513_s4 (
    .O(n4513_7),
    .I0(n1005_9),
    .I1(n356_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4514_s4 (
    .O(n4514_7),
    .I0(n1006_9),
    .I1(n357_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4515_s4 (
    .O(n4515_7),
    .I0(n1007_9),
    .I1(n358_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4516_s4 (
    .O(n4516_7),
    .I0(n1008_9),
    .I1(n359_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4517_s4 (
    .O(n4517_7),
    .I0(n1009_9),
    .I1(n360_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4518_s4 (
    .O(n4518_7),
    .I0(n1010_9),
    .I1(n361_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4519_s4 (
    .O(n4519_7),
    .I0(n1011_9),
    .I1(n362_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4520_s4 (
    .O(n4520_7),
    .I0(n1012_9),
    .I1(n363_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4521_s4 (
    .O(n4521_7),
    .I0(n1013_9),
    .I1(n364_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4522_s4 (
    .O(n4522_7),
    .I0(n1014_9),
    .I1(n365_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4523_s4 (
    .O(n4523_7),
    .I0(n1015_9),
    .I1(n366_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4524_s4 (
    .O(n4524_7),
    .I0(n1016_9),
    .I1(n367_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4525_s4 (
    .O(n4525_7),
    .I0(n1017_9),
    .I1(n368_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4526_s4 (
    .O(n4526_7),
    .I0(n1018_9),
    .I1(n369_15),
    .S0(n80_3) 
);
  MUX2_LUT5 n649_s3 (
    .O(n649_5),
    .I0(n649_11),
    .I1(n585_7),
    .S0(n656_8) 
);
  MUX2_LUT5 n650_s3 (
    .O(n650_5),
    .I0(n650_10),
    .I1(n586_6),
    .S0(n656_8) 
);
  MUX2_LUT5 n651_s3 (
    .O(n651_5),
    .I0(n651_10),
    .I1(n587_6),
    .S0(n656_8) 
);
  MUX2_LUT5 n652_s3 (
    .O(n652_5),
    .I0(n652_10),
    .I1(n588_6),
    .S0(n656_8) 
);
  MUX2_LUT5 n653_s3 (
    .O(n653_5),
    .I0(n653_10),
    .I1(n589_6),
    .S0(n656_8) 
);
  MUX2_LUT5 n654_s3 (
    .O(n654_5),
    .I0(n654_10),
    .I1(n590_6),
    .S0(n656_8) 
);
  MUX2_LUT5 n655_s3 (
    .O(n655_5),
    .I0(n655_10),
    .I1(n591_6),
    .S0(n656_8) 
);
  MUX2_LUT5 n656_s3 (
    .O(n656_5),
    .I0(n656_10),
    .I1(n592_6),
    .S0(n656_8) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  slot_reset_n_d,
  w_vram_address1_4_6,
  n240_4,
  w_register_write,
  w_command_vram_rdata_en,
  n1477_5,
  w_cpu_vram_valid,
  n558_3,
  w_sdram_refresh,
  ff_vram_refresh,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_command_vram_rdata,
  w_status_command_enable,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask_0,
  w_command_vram_wdata_mask_1,
  w_command_vram_wdata_mask_3
)
;
input clk85m;
input n36_6;
input slot_reset_n_d;
input w_vram_address1_4_6;
input n240_4;
input w_register_write;
input w_command_vram_rdata_en;
input n1477_5;
input w_cpu_vram_valid;
input n558_3;
input w_sdram_refresh;
input ff_vram_refresh;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [3:3] reg_screen_mode;
input [3:3] w_screen_pos_x_Z;
input [31:0] w_command_vram_rdata;
output w_status_command_enable;
output w_command_vram_write;
output w_command_vram_valid;
output [7:0] w_status_color;
output [14:5] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output w_command_vram_wdata_mask_0;
output w_command_vram_wdata_mask_1;
output w_command_vram_wdata_mask_3;
wire n1209_3;
wire n1211_3;
wire n1234_3;
wire n1236_3;
wire n1269_3;
wire n1284_3;
wire n511_6;
wire n631_3;
wire n632_3;
wire n1419_3;
wire n1403_3;
wire w_destination_4_9;
wire w_destination_6_12;
wire ff_command_enable_6;
wire ff_state_5_8;
wire ff_cache_vram_valid_7;
wire ff_cache_vram_address_16_8;
wire ff_cache_vram_write_8;
wire ff_next_state_5_8;
wire n543_11;
wire n546_11;
wire n549_11;
wire n552_11;
wire n555_11;
wire n558_11;
wire n561_11;
wire n564_11;
wire n567_11;
wire n570_11;
wire n630_7;
wire n628_7;
wire n437_7;
wire n436_7;
wire n431_7;
wire n430_7;
wire w_destination_5_12;
wire w_destination_6_14;
wire ff_cache_flush_start_10;
wire n1209_4;
wire n1269_4;
wire n504_5;
wire n511_7;
wire n631_4;
wire n631_5;
wire n631_6;
wire n632_4;
wire w_destination_4_10;
wire ff_command_enable_7;
wire n543_12;
wire n543_13;
wire n546_12;
wire n546_13;
wire n549_12;
wire n549_13;
wire n552_12;
wire n552_13;
wire n555_12;
wire n555_13;
wire n558_12;
wire n558_13;
wire n561_12;
wire n561_13;
wire n564_12;
wire n564_13;
wire n567_12;
wire n567_13;
wire n628_8;
wire n628_9;
wire n437_8;
wire ff_cache_flush_start_11;
wire ff_cache_flush_start_12;
wire n504_6;
wire n631_7;
wire n631_8;
wire n632_5;
wire w_destination_4_11;
wire w_destination_4_12;
wire w_destination_4_13;
wire n543_14;
wire n628_10;
wire n632_6;
wire w_destination_4_14;
wire w_destination_4_15;
wire w_destination_4_16;
wire w_destination_4_17;
wire n628_11;
wire n432_9;
wire n433_9;
wire n527_24;
wire n504_8;
wire n435_11;
wire n434_11;
wire n527_26;
wire n630_10;
wire n440_10;
wire ff_read_pixel_7_13;
wire n441_10;
wire n442_10;
wire n443_10;
wire n444_10;
wire n445_10;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire n625_8;
wire w_cache_vram_rdata_en;
wire n4065_8;
wire [3:0] w_destination;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [7:0] ff_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:7] ff_cache_vram_address;
wire [5:5] ff_next_state;
wire [7:0] ff_source;
wire [6:0] ff_cache_vram_wdata;
wire [5:0] ff_state;
wire [5:0] ff_read_byte;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT4 n1209_s0 (
    .F(n1209_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1209_4) 
);
defparam n1209_s0.INIT=16'h4000;
  LUT4 n1211_s0 (
    .F(n1211_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1209_4) 
);
defparam n1211_s0.INIT=16'h1000;
  LUT4 n1234_s0 (
    .F(n1234_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1209_4) 
);
defparam n1234_s0.INIT=16'h8000;
  LUT4 n1236_s0 (
    .F(n1236_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1209_4) 
);
defparam n1236_s0.INIT=16'h4000;
  LUT4 n1269_s0 (
    .F(n1269_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1269_4) 
);
defparam n1269_s0.INIT=16'h1000;
  LUT4 n1284_s0 (
    .F(n1284_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1269_4) 
);
defparam n1284_s0.INIT=16'h4000;
  LUT4 n511_s3 (
    .F(n511_6),
    .I0(ff_state[5]),
    .I1(ff_state[5]),
    .I2(ff_state[0]),
    .I3(n511_7) 
);
defparam n511_s3.INIT=16'h0100;
  LUT4 n631_s0 (
    .F(n631_3),
    .I0(n631_4),
    .I1(n631_5),
    .I2(n631_6),
    .I3(ff_start) 
);
defparam n631_s0.INIT=16'hF0EE;
  LUT3 n632_s0 (
    .F(n632_3),
    .I0(n631_6),
    .I1(n632_4),
    .I2(ff_start) 
);
defparam n632_s0.INIT=8'h53;
  LUT4 n1419_s0 (
    .F(n1419_3),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(slot_reset_n_d),
    .I3(n511_6) 
);
defparam n1419_s0.INIT=16'h1000;
  LUT2 n1403_s0 (
    .F(n1403_3),
    .I0(ff_state[0]),
    .I1(ff_next_state_5_8) 
);
defparam n1403_s0.INIT=4'h8;
  LUT3 w_destination_4_s5 (
    .F(w_destination_4_9),
    .I0(w_destination_4_10),
    .I1(ff_read_byte[4]),
    .I2(w_vram_address1_4_6) 
);
defparam w_destination_4_s5.INIT=8'hCA;
  LUT3 w_destination_0_s3 (
    .F(w_destination[0]),
    .I0(w_destination_4_10),
    .I1(ff_read_byte[0]),
    .I2(n240_4) 
);
defparam w_destination_0_s3.INIT=8'hAC;
  LUT2 w_destination_6_s6 (
    .F(w_destination_6_12),
    .I0(n240_4),
    .I1(n1419_3) 
);
defparam w_destination_6_s6.INIT=4'h8;
  LUT2 ff_command_enable_s3 (
    .F(ff_command_enable_6),
    .I0(ff_start),
    .I1(ff_command_enable_7) 
);
defparam ff_command_enable_s3.INIT=4'hE;
  LUT2 ff_state_5_s3 (
    .F(ff_state_5_8),
    .I0(ff_start),
    .I1(ff_cache_vram_valid) 
);
defparam ff_state_5_s3.INIT=4'hB;
  LUT4 ff_cache_vram_valid_s3 (
    .F(ff_cache_vram_valid_7),
    .I0(ff_start),
    .I1(n4065_8),
    .I2(ff_cache_vram_address_16_8),
    .I3(slot_reset_n_d) 
);
defparam ff_cache_vram_valid_s3.INIT=16'hF100;
  LUT4 ff_cache_vram_address_16_s4 (
    .F(ff_cache_vram_address_16_8),
    .I0(n511_6),
    .I1(n504_5),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_address_16_s4.INIT=16'h000E;
  LUT2 ff_cache_vram_write_s4 (
    .F(ff_cache_vram_write_8),
    .I0(slot_reset_n_d),
    .I1(ff_cache_vram_address_16_8) 
);
defparam ff_cache_vram_write_s4.INIT=4'h8;
  LUT4 ff_next_state_5_s4 (
    .F(ff_next_state_5_8),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(slot_reset_n_d),
    .I3(n504_5) 
);
defparam ff_next_state_5_s4.INIT=16'h1000;
  LUT3 n543_s6 (
    .F(n543_11),
    .I0(n543_12),
    .I1(n504_8),
    .I2(n543_13) 
);
defparam n543_s6.INIT=8'hF8;
  LUT3 n546_s6 (
    .F(n546_11),
    .I0(n546_12),
    .I1(n504_8),
    .I2(n546_13) 
);
defparam n546_s6.INIT=8'hF8;
  LUT3 n549_s6 (
    .F(n549_11),
    .I0(n549_12),
    .I1(n504_8),
    .I2(n549_13) 
);
defparam n549_s6.INIT=8'hF8;
  LUT3 n552_s6 (
    .F(n552_11),
    .I0(n552_12),
    .I1(n504_8),
    .I2(n552_13) 
);
defparam n552_s6.INIT=8'hF8;
  LUT3 n555_s6 (
    .F(n555_11),
    .I0(n555_12),
    .I1(n504_8),
    .I2(n555_13) 
);
defparam n555_s6.INIT=8'hF8;
  LUT3 n558_s6 (
    .F(n558_11),
    .I0(n558_12),
    .I1(n504_8),
    .I2(n558_13) 
);
defparam n558_s6.INIT=8'hF8;
  LUT3 n561_s6 (
    .F(n561_11),
    .I0(n561_12),
    .I1(n504_8),
    .I2(n561_13) 
);
defparam n561_s6.INIT=8'hF8;
  LUT3 n564_s6 (
    .F(n564_11),
    .I0(n564_12),
    .I1(n504_8),
    .I2(n564_13) 
);
defparam n564_s6.INIT=8'hF8;
  LUT3 n567_s6 (
    .F(n567_11),
    .I0(n567_12),
    .I1(n567_13),
    .I2(w_vram_address1_4_6) 
);
defparam n567_s6.INIT=8'h53;
  LUT2 n570_s6 (
    .F(n570_11),
    .I0(w_vram_address1_4_6),
    .I1(n567_12) 
);
defparam n570_s6.INIT=4'h1;
  LUT4 n630_s2 (
    .F(n630_7),
    .I0(n630_10),
    .I1(ff_state[3]),
    .I2(n631_5),
    .I3(ff_start) 
);
defparam n630_s2.INIT=16'h00F4;
  LUT4 n628_s2 (
    .F(n628_7),
    .I0(ff_state[5]),
    .I1(n628_8),
    .I2(n628_9),
    .I3(ff_start) 
);
defparam n628_s2.INIT=16'h008F;
  LUT4 n437_s2 (
    .F(n437_7),
    .I0(w_cache_vram_rdata[0]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(n437_8) 
);
defparam n437_s2.INIT=16'h0C0A;
  LUT4 n436_s2 (
    .F(n436_7),
    .I0(w_cache_vram_rdata[1]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(n437_8) 
);
defparam n436_s2.INIT=16'h0C0A;
  LUT3 n431_s2 (
    .F(n431_7),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]),
    .I2(n240_4) 
);
defparam n431_s2.INIT=8'h40;
  LUT3 n430_s2 (
    .F(n430_7),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]),
    .I2(n240_4) 
);
defparam n430_s2.INIT=8'h40;
  LUT2 w_destination_5_s6 (
    .F(w_destination_5_12),
    .I0(ff_read_byte[5]),
    .I1(w_vram_address1_4_6) 
);
defparam w_destination_5_s6.INIT=4'h8;
  LUT2 w_destination_6_s7 (
    .F(w_destination_6_14),
    .I0(w_destination_4_10),
    .I1(w_vram_address1_4_6) 
);
defparam w_destination_6_s7.INIT=4'h8;
  LUT2 w_destination_1_s6 (
    .F(w_destination[1]),
    .I0(n240_4),
    .I1(ff_read_byte[1]) 
);
defparam w_destination_1_s6.INIT=4'h4;
  LUT2 w_destination_2_s6 (
    .F(w_destination[2]),
    .I0(n240_4),
    .I1(ff_read_byte[2]) 
);
defparam w_destination_2_s6.INIT=4'h4;
  LUT2 w_destination_3_s6 (
    .F(w_destination[3]),
    .I0(n240_4),
    .I1(ff_read_byte[3]) 
);
defparam w_destination_3_s6.INIT=4'h4;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_10),
    .I0(ff_cache_flush_start_11),
    .I1(ff_cache_flush_start_12),
    .I2(ff_start),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_flush_start_s6.INIT=16'h000E;
  LUT4 n1209_s1 (
    .F(n1209_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n1209_s1.INIT=16'h1000;
  LUT4 n1269_s1 (
    .F(n1269_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n1269_s1.INIT=16'h4000;
  LUT3 n504_s2 (
    .F(n504_5),
    .I0(ff_state[3]),
    .I1(ff_state[3]),
    .I2(n504_6) 
);
defparam n504_s2.INIT=8'h10;
  LUT3 n511_s4 (
    .F(n511_7),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[3]) 
);
defparam n511_s4.INIT=8'h80;
  LUT2 n631_s1 (
    .F(n631_4),
    .I0(n630_10),
    .I1(ff_state[1]) 
);
defparam n631_s1.INIT=4'h4;
  LUT4 n631_s2 (
    .F(n631_5),
    .I0(n631_7),
    .I1(n631_8),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n631_s2.INIT=16'hCEC0;
  LUT4 n631_s3 (
    .F(n631_6),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_command[2]) 
);
defparam n631_s3.INIT=16'h0100;
  LUT3 n632_s1 (
    .F(n632_4),
    .I0(n511_6),
    .I1(ff_cache_flush_start_11),
    .I2(n632_5) 
);
defparam n632_s1.INIT=8'h10;
  LUT4 w_destination_4_s6 (
    .F(w_destination_4_10),
    .I0(w_destination_4_11),
    .I1(w_destination_4_12),
    .I2(w_destination_4_13),
    .I3(ff_source[0]) 
);
defparam w_destination_4_s6.INIT=16'hC05F;
  LUT4 ff_command_enable_s4 (
    .F(ff_command_enable_7),
    .I0(w_command_vram_valid),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam ff_command_enable_s4.INIT=16'h0100;
  LUT3 n543_s7 (
    .F(n543_12),
    .I0(ff_sy[8]),
    .I1(ff_sy[9]),
    .I2(w_vram_address1_4_6) 
);
defparam n543_s7.INIT=8'hAC;
  LUT4 n543_s8 (
    .F(n543_13),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(w_vram_address1_4_6),
    .I3(n543_14) 
);
defparam n543_s8.INIT=16'hAC00;
  LUT3 n546_s7 (
    .F(n546_12),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(w_vram_address1_4_6) 
);
defparam n546_s7.INIT=8'hAC;
  LUT4 n546_s8 (
    .F(n546_13),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(w_vram_address1_4_6),
    .I3(n543_14) 
);
defparam n546_s8.INIT=16'hAC00;
  LUT3 n549_s7 (
    .F(n549_12),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(w_vram_address1_4_6) 
);
defparam n549_s7.INIT=8'hAC;
  LUT4 n549_s8 (
    .F(n549_13),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(w_vram_address1_4_6),
    .I3(n543_14) 
);
defparam n549_s8.INIT=16'hAC00;
  LUT3 n552_s7 (
    .F(n552_12),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(w_vram_address1_4_6) 
);
defparam n552_s7.INIT=8'hAC;
  LUT4 n552_s8 (
    .F(n552_13),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(w_vram_address1_4_6),
    .I3(n543_14) 
);
defparam n552_s8.INIT=16'hAC00;
  LUT3 n555_s7 (
    .F(n555_12),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(w_vram_address1_4_6) 
);
defparam n555_s7.INIT=8'hAC;
  LUT4 n555_s8 (
    .F(n555_13),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(w_vram_address1_4_6),
    .I3(n543_14) 
);
defparam n555_s8.INIT=16'hAC00;
  LUT3 n558_s7 (
    .F(n558_12),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(w_vram_address1_4_6) 
);
defparam n558_s7.INIT=8'hAC;
  LUT4 n558_s8 (
    .F(n558_13),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(w_vram_address1_4_6),
    .I3(n543_14) 
);
defparam n558_s8.INIT=16'hAC00;
  LUT3 n561_s7 (
    .F(n561_12),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(w_vram_address1_4_6) 
);
defparam n561_s7.INIT=8'hAC;
  LUT4 n561_s8 (
    .F(n561_13),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(w_vram_address1_4_6),
    .I3(n543_14) 
);
defparam n561_s8.INIT=16'hAC00;
  LUT3 n564_s7 (
    .F(n564_12),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(w_vram_address1_4_6) 
);
defparam n564_s7.INIT=8'hAC;
  LUT4 n564_s8 (
    .F(n564_13),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(w_vram_address1_4_6),
    .I3(n543_14) 
);
defparam n564_s8.INIT=16'hAC00;
  LUT4 n567_s7 (
    .F(n567_12),
    .I0(ff_dy[0]),
    .I1(n543_14),
    .I2(ff_sy[0]),
    .I3(n504_8) 
);
defparam n567_s7.INIT=16'h0777;
  LUT4 n567_s8 (
    .F(n567_13),
    .I0(ff_dy[1]),
    .I1(n543_14),
    .I2(ff_sy[1]),
    .I3(n504_8) 
);
defparam n567_s8.INIT=16'h0777;
  LUT2 n628_s3 (
    .F(n628_8),
    .I0(n631_5),
    .I1(n630_10) 
);
defparam n628_s3.INIT=4'h1;
  LUT4 n628_s4 (
    .F(n628_9),
    .I0(ff_next_state[5]),
    .I1(w_cache_vram_rdata_en),
    .I2(n527_26),
    .I3(n628_10) 
);
defparam n628_s4.INIT=16'h004F;
  LUT2 n437_s3 (
    .F(n437_8),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_4_6) 
);
defparam n437_s3.INIT=4'h4;
  LUT3 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_11),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n631_8) 
);
defparam ff_cache_flush_start_s7.INIT=8'h40;
  LUT3 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_12),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(n631_7) 
);
defparam ff_cache_flush_start_s8.INIT=8'hE0;
  LUT3 n504_s3 (
    .F(n504_6),
    .I0(ff_state[5]),
    .I1(ff_state[5]),
    .I2(ff_state[1]) 
);
defparam n504_s3.INIT=8'h10;
  LUT3 n631_s4 (
    .F(n631_7),
    .I0(ff_state[5]),
    .I1(ff_state[5]),
    .I2(n511_7) 
);
defparam n631_s4.INIT=8'h80;
  LUT4 n631_s5 (
    .F(n631_8),
    .I0(ff_state[5]),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[3]) 
);
defparam n631_s5.INIT=16'h0001;
  LUT4 n632_s2 (
    .F(n632_5),
    .I0(n632_6),
    .I1(n631_8),
    .I2(n631_7),
    .I3(ff_state[0]) 
);
defparam n632_s2.INIT=16'hDCAF;
  LUT4 w_destination_4_s7 (
    .F(w_destination_4_11),
    .I0(w_status_color[0]),
    .I1(w_destination_4_14),
    .I2(w_destination_4_15),
    .I3(w_destination_4_12) 
);
defparam w_destination_4_s7.INIT=16'h7F40;
  LUT4 w_destination_4_s8 (
    .F(w_destination_4_12),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam w_destination_4_s8.INIT=16'hDFF3;
  LUT4 w_destination_4_s9 (
    .F(w_destination_4_13),
    .I0(w_destination_4_16),
    .I1(w_destination_4_17),
    .I2(ff_source[0]),
    .I3(w_status_color[0]) 
);
defparam w_destination_4_s9.INIT=16'hF53F;
  LUT4 n543_s9 (
    .F(n543_14),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[3]),
    .I3(n504_6) 
);
defparam n543_s9.INIT=16'h4200;
  LUT3 n628_s5 (
    .F(n628_10),
    .I0(n628_11),
    .I1(ff_state[5]),
    .I2(ff_state[5]) 
);
defparam n628_s5.INIT=8'h01;
  LUT4 n632_s3 (
    .F(n632_6),
    .I0(ff_next_state[5]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_command_enable_7),
    .I3(ff_state[0]) 
);
defparam n632_s3.INIT=16'h0F77;
  LUT4 w_destination_4_s10 (
    .F(w_destination_4_14),
    .I0(ff_source[5]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam w_destination_4_s10.INIT=16'h0100;
  LUT4 w_destination_4_s11 (
    .F(w_destination_4_15),
    .I0(ff_source[1]),
    .I1(ff_source[2]),
    .I2(ff_source[3]),
    .I3(ff_source[4]) 
);
defparam w_destination_4_s11.INIT=16'h0001;
  LUT2 w_destination_4_s12 (
    .F(w_destination_4_16),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]) 
);
defparam w_destination_4_s12.INIT=4'h4;
  LUT3 w_destination_4_s13 (
    .F(w_destination_4_17),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[0]) 
);
defparam w_destination_4_s13.INIT=8'h10;
  LUT4 n628_s6 (
    .F(n628_11),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[3]) 
);
defparam n628_s6.INIT=16'hBFF1;
  LUT3 n432_s3 (
    .F(n432_9),
    .I0(n240_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[5]) 
);
defparam n432_s3.INIT=8'h20;
  LUT3 n433_s3 (
    .F(n433_9),
    .I0(n240_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[4]) 
);
defparam n433_s3.INIT=8'h20;
  LUT4 n527_s16 (
    .F(n527_24),
    .I0(n527_26),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n631_8) 
);
defparam n527_s16.INIT=16'hBAAA;
  LUT4 n504_s4 (
    .F(n504_8),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[3]),
    .I3(n504_6) 
);
defparam n504_s4.INIT=16'h0100;
  LUT4 n435_s4 (
    .F(n435_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_4_6),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[2]) 
);
defparam n435_s4.INIT=16'h0B00;
  LUT4 n434_s4 (
    .F(n434_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_4_6),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[3]) 
);
defparam n434_s4.INIT=16'h0B00;
  LUT4 n527_s17 (
    .F(n527_26),
    .I0(ff_state[0]),
    .I1(ff_state[5]),
    .I2(ff_state[5]),
    .I3(n511_7) 
);
defparam n527_s17.INIT=16'h4000;
  LUT4 n630_s4 (
    .F(n630_10),
    .I0(ff_state[5]),
    .I1(ff_state[5]),
    .I2(n511_7),
    .I3(ff_command_enable_7) 
);
defparam n630_s4.INIT=16'h8000;
  LUT4 n440_s4 (
    .F(n440_10),
    .I0(w_cache_vram_rdata[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n440_s4.INIT=16'h0A0C;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_13),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n441_s4 (
    .F(n441_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n441_s4.INIT=16'h0C0A;
  LUT4 n442_s4 (
    .F(n442_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n442_s4.INIT=16'h0C0A;
  LUT4 n443_s4 (
    .F(n443_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n443_s4.INIT=16'h0C0A;
  LUT4 n444_s4 (
    .F(n444_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n444_s4.INIT=16'h0C0A;
  LUT4 n445_s4 (
    .F(n445_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n445_s4.INIT=16'h0C0A;
  DFFCE ff_sy_9_s0 (
    .Q(ff_sy[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1209_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_8_s0 (
    .Q(ff_sy[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1209_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_7_s0 (
    .Q(ff_sy[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1211_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_6_s0 (
    .Q(ff_sy[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1211_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_5_s0 (
    .Q(ff_sy[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1211_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_4_s0 (
    .Q(ff_sy[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1211_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_3_s0 (
    .Q(ff_sy[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1211_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_2_s0 (
    .Q(ff_sy[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1211_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_1_s0 (
    .Q(ff_sy[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1211_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_0_s0 (
    .Q(ff_sy[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1211_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_9_s0 (
    .Q(ff_dy[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1234_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_8_s0 (
    .Q(ff_dy[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1234_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_7_s0 (
    .Q(ff_dy[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1236_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_6_s0 (
    .Q(ff_dy[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1236_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_5_s0 (
    .Q(ff_dy[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1236_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_4_s0 (
    .Q(ff_dy[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1236_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_3_s0 (
    .Q(ff_dy[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1236_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_2_s0 (
    .Q(ff_dy[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1236_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_1_s0 (
    .Q(ff_dy[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1236_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_0_s0 (
    .Q(ff_dy[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1236_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1269_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1269_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1269_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1269_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1269_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1269_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1269_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1269_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1284_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1284_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1284_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1284_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1284_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1284_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1284_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1284_3),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1284_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n543_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n546_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n549_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n552_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n555_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n558_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n561_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n564_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n567_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n570_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n527_24),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_10),
    .CLEAR(n36_6) 
);
  DFFE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n625_8),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_7) 
);
  DFFE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n511_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_8) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n504_8),
    .CLK(clk85m),
    .CE(ff_next_state_5_8) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(ff_color[7]),
    .CLK(clk85m),
    .CE(n1403_3) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(ff_color[6]),
    .CLK(clk85m),
    .CE(n1403_3) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(ff_color[5]),
    .CLK(clk85m),
    .CE(n1403_3) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(ff_color[4]),
    .CLK(clk85m),
    .CE(n1403_3) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(ff_color[3]),
    .CLK(clk85m),
    .CE(n1403_3) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(ff_color[2]),
    .CLK(clk85m),
    .CE(n1403_3) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(ff_color[1]),
    .CLK(clk85m),
    .CE(n1403_3) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(ff_color[0]),
    .CLK(clk85m),
    .CE(n1403_3) 
);
  DFFRE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(w_destination_6_14),
    .CLK(clk85m),
    .CE(n1419_3),
    .RESET(w_destination_6_12) 
);
  DFFRE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(w_destination_5_12),
    .CLK(clk85m),
    .CE(n1419_3),
    .RESET(w_destination_6_12) 
);
  DFFRE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(w_destination_4_9),
    .CLK(clk85m),
    .CE(n1419_3),
    .RESET(w_destination_6_12) 
);
  DFFE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(w_destination[3]),
    .CLK(clk85m),
    .CE(n1419_3) 
);
  DFFE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(w_destination[2]),
    .CLK(clk85m),
    .CE(n1419_3) 
);
  DFFE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(w_destination[1]),
    .CLK(clk85m),
    .CE(n1419_3) 
);
  DFFE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(w_destination[0]),
    .CLK(clk85m),
    .CE(n1419_3) 
);
  DFFCE ff_command_enable_s1 (
    .Q(w_status_command_enable),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_enable_6),
    .CLEAR(n36_6) 
);
defparam ff_command_enable_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n430_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_13),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n431_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_13),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n432_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_13),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n433_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_13),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n434_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_13),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n435_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_13),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n436_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_13),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n437_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_13),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n628_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_5_s1.INIT=1'b0;
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n630_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_3_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n631_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n632_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n440_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n441_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n442_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n443_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n444_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n445_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  INV n625_s3 (
    .O(n625_8),
    .I(ff_cache_vram_valid) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_cache_vram_write(ff_cache_vram_write),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n1477_5(n1477_5),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .n558_3(n558_3),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .ff_cache_vram_address(ff_cache_vram_address[16:7]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[6:0]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .n4065_8(n4065_8),
    .w_command_vram_address(w_command_vram_address[14:5]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask_0(w_command_vram_wdata_mask_0),
    .w_command_vram_wdata_mask_1(w_command_vram_wdata_mask_1),
    .w_command_vram_wdata_mask_3(w_command_vram_wdata_mask_3),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_sdram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  slot_reset_n_d,
  w_command_vram_valid,
  w_screen_mode_vram_valid,
  ff_sdr_ready,
  w_cpu_vram_write,
  w_command_vram_write,
  reg_vram_type,
  w_ic_vram_valid,
  ff_vram_valid,
  reg_sprite_disable,
  w_cpu_vram_valid,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask_0,
  w_command_vram_wdata_mask_1,
  w_command_vram_wdata_mask_3,
  w_command_vram_wdata,
  w_cpu_vram_wdata,
  w_screen_mode_vram_address,
  ff_current_plane_num,
  w_ic_vram_address,
  reg_screen_mode,
  w_cpu_vram_address,
  w_command_vram_address,
  reg_sprite_attribute_table_base,
  ff_vram_refresh,
  w_sdram_write,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n558_3,
  w_vram_address1_4_6,
  n1477_5,
  w_vram_address1_13_9,
  w_vram_address1_13_11,
  n196_7,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_sdram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input slot_reset_n_d;
input w_command_vram_valid;
input w_screen_mode_vram_valid;
input ff_sdr_ready;
input w_cpu_vram_write;
input w_command_vram_write;
input reg_vram_type;
input w_ic_vram_valid;
input ff_vram_valid;
input reg_sprite_disable;
input w_cpu_vram_valid;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input w_command_vram_wdata_mask_0;
input w_command_vram_wdata_mask_1;
input w_command_vram_wdata_mask_3;
input [31:0] w_command_vram_wdata;
input [7:0] w_cpu_vram_wdata;
input [16:0] w_screen_mode_vram_address;
input [4:0] ff_current_plane_num;
input [16:0] w_ic_vram_address;
input [4:0] reg_screen_mode;
input [16:0] w_cpu_vram_address;
input [14:5] w_command_vram_address;
input [16:7] reg_sprite_attribute_table_base;
output ff_vram_refresh;
output w_sdram_write;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n558_3;
output w_vram_address1_4_6;
output n1477_5;
output w_vram_address1_13_9;
output w_vram_address1_13_11;
output n196_7;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n1646_3;
wire n46_3;
wire n196_3;
wire n197_3;
wire n198_3;
wire n199_3;
wire n1519_3;
wire n1551_3;
wire n1591_3;
wire n1599_3;
wire ff_vram_rdata_sel_2_7;
wire ff_vram_wdata_mask_3_6;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire n31_7;
wire n250_8;
wire n249_8;
wire n248_8;
wire n247_8;
wire n246_8;
wire n245_8;
wire n244_8;
wire n243_8;
wire n242_8;
wire n241_8;
wire n240_8;
wire n239_8;
wire n238_8;
wire n237_8;
wire n236_8;
wire n235_8;
wire n234_8;
wire n233_8;
wire n232_8;
wire n231_8;
wire n230_8;
wire n229_8;
wire n228_8;
wire n227_8;
wire n226_8;
wire n225_8;
wire n224_8;
wire n223_8;
wire n222_8;
wire n221_8;
wire n220_8;
wire n219_8;
wire n218_8;
wire n27_9;
wire n20_7;
wire w_vram_address1_13_4;
wire w_vram_address1_13_5;
wire w_vram_address1_13_6;
wire w_vram_address1_13_7;
wire w_vram_address1_12_4;
wire w_vram_address1_12_5;
wire w_vram_address1_11_4;
wire w_vram_address1_11_5;
wire w_vram_address1_10_4;
wire w_vram_address1_10_5;
wire w_vram_address1_9_4;
wire w_vram_address1_9_5;
wire w_vram_address1_8_4;
wire w_vram_address1_8_5;
wire w_vram_address1_7_4;
wire w_vram_address1_7_5;
wire w_vram_address1_6_4;
wire w_vram_address1_6_5;
wire w_vram_address1_5_4;
wire w_vram_address1_5_5;
wire w_vram_address1_4_4;
wire w_vram_address1_4_5;
wire w_vram_address1_3_4;
wire w_vram_address1_2_4;
wire w_vram_address1_1_4;
wire w_vram_address1_0_4;
wire n1477_4;
wire ff_vram_rdata_sel_1_9;
wire w_vram_address2_14_7;
wire w_vram_address2_15_7;
wire w_vram_address1_13_8;
wire w_vram_address1_13_10;
wire w_vram_address1_13_12;
wire w_vram_address1_13_13;
wire w_vram_address1_13_14;
wire w_vram_address1_13_15;
wire w_vram_address1_12_6;
wire w_vram_address1_12_7;
wire w_vram_address1_11_6;
wire w_vram_address1_11_7;
wire w_vram_address1_10_6;
wire w_vram_address1_10_7;
wire w_vram_address1_9_6;
wire w_vram_address1_9_7;
wire w_vram_address1_8_6;
wire w_vram_address1_8_7;
wire w_vram_address1_7_6;
wire w_vram_address1_7_7;
wire w_vram_address1_6_6;
wire w_vram_address1_6_7;
wire w_vram_address1_5_6;
wire w_vram_address1_4_7;
wire w_vram_address1_4_8;
wire w_vram_address1_3_5;
wire w_vram_address1_3_6;
wire w_vram_address1_2_5;
wire w_vram_address1_2_6;
wire w_vram_address1_1_5;
wire w_vram_address1_0_5;
wire n196_5;
wire w_vram_address2_14_8;
wire w_vram_address2_14_9;
wire w_vram_address2_15_8;
wire w_vram_address2_15_9;
wire w_vram_address1_2_7;
wire w_vram_address1_1_6;
wire w_vram_address1_0_6;
wire ff_vram_write_8;
wire n327_10;
wire n327_12;
wire [13:0] w_vram_address1;
wire [16:14] w_vram_address2;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT2 n1646_s0 (
    .F(n1646_3),
    .I0(slot_reset_n_d),
    .I1(n1551_3) 
);
defparam n1646_s0.INIT=4'h8;
  LUT3 n46_s0 (
    .F(n46_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n46_s0.INIT=8'h10;
  LUT4 w_vram_address1_13_s0 (
    .F(w_vram_address1[13]),
    .I0(w_vram_address1_13_4),
    .I1(w_vram_address1_13_5),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_13_s0.INIT=16'h4F43;
  LUT4 w_vram_address1_12_s0 (
    .F(w_vram_address1[12]),
    .I0(w_vram_address1_12_4),
    .I1(w_vram_address1_13_4),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_12_5) 
);
defparam w_vram_address1_12_s0.INIT=16'h503F;
  LUT4 w_vram_address1_11_s0 (
    .F(w_vram_address1[11]),
    .I0(w_vram_address1_12_4),
    .I1(w_vram_address1_11_4),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_11_5) 
);
defparam w_vram_address1_11_s0.INIT=16'h503F;
  LUT4 w_vram_address1_10_s0 (
    .F(w_vram_address1[10]),
    .I0(w_vram_address1_11_4),
    .I1(w_vram_address1_10_4),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_10_5) 
);
defparam w_vram_address1_10_s0.INIT=16'h503F;
  LUT4 w_vram_address1_9_s0 (
    .F(w_vram_address1[9]),
    .I0(w_vram_address1_10_4),
    .I1(w_vram_address1_9_4),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_9_5) 
);
defparam w_vram_address1_9_s0.INIT=16'h503F;
  LUT4 w_vram_address1_8_s0 (
    .F(w_vram_address1[8]),
    .I0(w_vram_address1_9_4),
    .I1(w_vram_address1_8_4),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_8_5) 
);
defparam w_vram_address1_8_s0.INIT=16'h503F;
  LUT4 w_vram_address1_7_s0 (
    .F(w_vram_address1[7]),
    .I0(w_vram_address1_8_4),
    .I1(w_vram_address1_7_4),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_7_5) 
);
defparam w_vram_address1_7_s0.INIT=16'h503F;
  LUT4 w_vram_address1_6_s0 (
    .F(w_vram_address1[6]),
    .I0(w_vram_address1_7_4),
    .I1(w_vram_address1_6_4),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_6_5) 
);
defparam w_vram_address1_6_s0.INIT=16'h503F;
  LUT4 w_vram_address1_5_s0 (
    .F(w_vram_address1[5]),
    .I0(w_vram_address1_6_4),
    .I1(w_vram_address1_13_5),
    .I2(w_vram_address1_5_4),
    .I3(w_vram_address1_5_5) 
);
defparam w_vram_address1_5_s0.INIT=16'h440F;
  LUT4 w_vram_address1_4_s0 (
    .F(w_vram_address1[4]),
    .I0(w_vram_address1_5_4),
    .I1(w_vram_address1_4_4),
    .I2(w_vram_address1_4_5),
    .I3(w_vram_address1_4_6) 
);
defparam w_vram_address1_4_s0.INIT=16'h11F0;
  LUT3 w_vram_address1_3_s0 (
    .F(w_vram_address1[3]),
    .I0(w_vram_address1_3_4),
    .I1(w_vram_address1_4_5),
    .I2(w_vram_address1_4_6) 
);
defparam w_vram_address1_3_s0.INIT=8'hCA;
  LUT3 w_vram_address1_2_s0 (
    .F(w_vram_address1[2]),
    .I0(w_vram_address1_2_4),
    .I1(w_vram_address1_3_4),
    .I2(w_vram_address1_4_6) 
);
defparam w_vram_address1_2_s0.INIT=8'hCA;
  LUT3 w_vram_address1_1_s0 (
    .F(w_vram_address1[1]),
    .I0(w_vram_address1_1_4),
    .I1(w_vram_address1_2_4),
    .I2(w_vram_address1_4_6) 
);
defparam w_vram_address1_1_s0.INIT=8'hCA;
  LUT3 w_vram_address1_0_s0 (
    .F(w_vram_address1[0]),
    .I0(w_vram_address1_0_4),
    .I1(w_vram_address1_1_4),
    .I2(w_vram_address1_4_6) 
);
defparam w_vram_address1_0_s0.INIT=8'hCA;
  LUT4 n196_s0 (
    .F(n196_3),
    .I0(w_vram_address1[1]),
    .I1(w_vram_address1[0]),
    .I2(w_command_vram_wdata_mask_3),
    .I3(n196_7) 
);
defparam n196_s0.INIT=16'h77F0;
  LUT4 n197_s0 (
    .F(n197_3),
    .I0(w_vram_address1[0]),
    .I1(w_vram_address1[1]),
    .I2(w_command_vram_wdata_mask_3),
    .I3(n196_7) 
);
defparam n197_s0.INIT=16'hBBF0;
  LUT4 n198_s0 (
    .F(n198_3),
    .I0(w_vram_address1[1]),
    .I1(w_vram_address1[0]),
    .I2(w_command_vram_wdata_mask_1),
    .I3(n196_7) 
);
defparam n198_s0.INIT=16'hBBF0;
  LUT4 n199_s0 (
    .F(n199_3),
    .I0(w_vram_address1[1]),
    .I1(w_vram_address1[0]),
    .I2(w_command_vram_wdata_mask_0),
    .I3(n196_7) 
);
defparam n199_s0.INIT=16'hEEF0;
  LUT4 n1519_s0 (
    .F(n1519_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1519_s0.INIT=16'h1000;
  LUT3 n558_s0 (
    .F(n558_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n558_s0.INIT=8'h10;
  LUT4 n1551_s0 (
    .F(n1551_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1551_s0.INIT=16'h1000;
  LUT4 n1591_s0 (
    .F(n1591_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1591_s0.INIT=16'h4000;
  LUT4 n1599_s0 (
    .F(n1599_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1599_s0.INIT=16'h1000;
  LUT4 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(n558_3),
    .I1(ff_vram_rdata_sel_1_9),
    .I2(w_command_vram_valid),
    .I3(n20_7) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=16'h80FF;
  LUT4 ff_vram_wdata_mask_3_s3 (
    .F(ff_vram_wdata_mask_3_6),
    .I0(slot_reset_n_d),
    .I1(n327_12),
    .I2(n1477_5),
    .I3(n1477_4) 
);
defparam ff_vram_wdata_mask_3_s3.INIT=16'h8000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT4 n31_s2 (
    .F(n31_7),
    .I0(w_vram_address1_13_5),
    .I1(n196_7),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n31_s2.INIT=16'hF800;
  LUT4 n250_s3 (
    .F(n250_8),
    .I0(w_command_vram_wdata[0]),
    .I1(w_cpu_vram_wdata[0]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n250_s3.INIT=16'hCA00;
  LUT4 n249_s3 (
    .F(n249_8),
    .I0(w_command_vram_wdata[1]),
    .I1(w_cpu_vram_wdata[1]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n249_s3.INIT=16'hCA00;
  LUT4 n248_s3 (
    .F(n248_8),
    .I0(w_command_vram_wdata[2]),
    .I1(w_cpu_vram_wdata[2]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n248_s3.INIT=16'hCA00;
  LUT4 n247_s3 (
    .F(n247_8),
    .I0(w_command_vram_wdata[3]),
    .I1(w_cpu_vram_wdata[3]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n247_s3.INIT=16'hCA00;
  LUT4 n246_s3 (
    .F(n246_8),
    .I0(w_command_vram_wdata[4]),
    .I1(w_cpu_vram_wdata[4]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n246_s3.INIT=16'hCA00;
  LUT4 n245_s3 (
    .F(n245_8),
    .I0(w_command_vram_wdata[5]),
    .I1(w_cpu_vram_wdata[5]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n245_s3.INIT=16'hCA00;
  LUT4 n244_s3 (
    .F(n244_8),
    .I0(w_command_vram_wdata[6]),
    .I1(w_cpu_vram_wdata[6]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n244_s3.INIT=16'hCA00;
  LUT4 n243_s3 (
    .F(n243_8),
    .I0(w_command_vram_wdata[7]),
    .I1(w_cpu_vram_wdata[7]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n243_s3.INIT=16'hCA00;
  LUT4 n242_s3 (
    .F(n242_8),
    .I0(w_command_vram_wdata[8]),
    .I1(w_cpu_vram_wdata[0]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n242_s3.INIT=16'hCA00;
  LUT4 n241_s3 (
    .F(n241_8),
    .I0(w_command_vram_wdata[9]),
    .I1(w_cpu_vram_wdata[1]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n241_s3.INIT=16'hCA00;
  LUT4 n240_s3 (
    .F(n240_8),
    .I0(w_command_vram_wdata[10]),
    .I1(w_cpu_vram_wdata[2]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n240_s3.INIT=16'hCA00;
  LUT4 n239_s3 (
    .F(n239_8),
    .I0(w_command_vram_wdata[11]),
    .I1(w_cpu_vram_wdata[3]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n239_s3.INIT=16'hCA00;
  LUT4 n238_s3 (
    .F(n238_8),
    .I0(w_command_vram_wdata[12]),
    .I1(w_cpu_vram_wdata[4]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n238_s3.INIT=16'hCA00;
  LUT4 n237_s3 (
    .F(n237_8),
    .I0(w_command_vram_wdata[13]),
    .I1(w_cpu_vram_wdata[5]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n237_s3.INIT=16'hCA00;
  LUT4 n236_s3 (
    .F(n236_8),
    .I0(w_command_vram_wdata[14]),
    .I1(w_cpu_vram_wdata[6]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n236_s3.INIT=16'hCA00;
  LUT4 n235_s3 (
    .F(n235_8),
    .I0(w_command_vram_wdata[15]),
    .I1(w_cpu_vram_wdata[7]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n235_s3.INIT=16'hCA00;
  LUT4 n234_s3 (
    .F(n234_8),
    .I0(w_command_vram_wdata[16]),
    .I1(w_cpu_vram_wdata[0]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n234_s3.INIT=16'hCA00;
  LUT4 n233_s3 (
    .F(n233_8),
    .I0(w_command_vram_wdata[17]),
    .I1(w_cpu_vram_wdata[1]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n233_s3.INIT=16'hCA00;
  LUT4 n232_s3 (
    .F(n232_8),
    .I0(w_command_vram_wdata[18]),
    .I1(w_cpu_vram_wdata[2]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n232_s3.INIT=16'hCA00;
  LUT4 n231_s3 (
    .F(n231_8),
    .I0(w_command_vram_wdata[19]),
    .I1(w_cpu_vram_wdata[3]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n231_s3.INIT=16'hCA00;
  LUT4 n230_s3 (
    .F(n230_8),
    .I0(w_command_vram_wdata[20]),
    .I1(w_cpu_vram_wdata[4]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n230_s3.INIT=16'hCA00;
  LUT4 n229_s3 (
    .F(n229_8),
    .I0(w_command_vram_wdata[21]),
    .I1(w_cpu_vram_wdata[5]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n229_s3.INIT=16'hCA00;
  LUT4 n228_s3 (
    .F(n228_8),
    .I0(w_command_vram_wdata[22]),
    .I1(w_cpu_vram_wdata[6]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n228_s3.INIT=16'hCA00;
  LUT4 n227_s3 (
    .F(n227_8),
    .I0(w_command_vram_wdata[23]),
    .I1(w_cpu_vram_wdata[7]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n227_s3.INIT=16'hCA00;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n226_s3.INIT=16'hAC00;
  LUT4 n225_s3 (
    .F(n225_8),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n225_s3.INIT=16'hAC00;
  LUT4 n224_s3 (
    .F(n224_8),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n224_s3.INIT=16'hAC00;
  LUT4 n223_s3 (
    .F(n223_8),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n223_s3.INIT=16'hAC00;
  LUT4 n222_s3 (
    .F(n222_8),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n222_s3.INIT=16'hAC00;
  LUT4 n221_s3 (
    .F(n221_8),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n221_s3.INIT=16'hAC00;
  LUT4 n220_s3 (
    .F(n220_8),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n220_s3.INIT=16'hAC00;
  LUT4 n219_s3 (
    .F(n219_8),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n219_s3.INIT=16'hAC00;
  LUT4 n218_s3 (
    .F(n218_8),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n196_7),
    .I3(n1477_5) 
);
defparam n218_s3.INIT=16'hAC00;
  LUT4 n27_s4 (
    .F(n27_9),
    .I0(n196_7),
    .I1(w_vram_address1_13_5),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n27_s4.INIT=16'h0B00;
  LUT4 w_vram_address2_14_s1 (
    .F(w_vram_address2[14]),
    .I0(w_vram_address1_13_7),
    .I1(w_vram_address2_14_7),
    .I2(w_vram_address1_4_6),
    .I3(reg_vram_type) 
);
defparam w_vram_address2_14_s1.INIT=16'hCA00;
  LUT4 w_vram_address2_15_s1 (
    .F(w_vram_address2[15]),
    .I0(w_vram_address2_14_7),
    .I1(w_vram_address2_15_7),
    .I2(w_vram_address1_4_6),
    .I3(reg_vram_type) 
);
defparam w_vram_address2_15_s1.INIT=16'hCA00;
  LUT4 w_vram_address2_16_s1 (
    .F(w_vram_address2[16]),
    .I0(w_vram_address2_15_7),
    .I1(w_vram_address1_0_4),
    .I2(w_vram_address1_4_6),
    .I3(reg_vram_type) 
);
defparam w_vram_address2_16_s1.INIT=16'hCA00;
  LUT4 n20_s2 (
    .F(n20_7),
    .I0(w_screen_mode_vram_valid),
    .I1(n196_7),
    .I2(w_vram_address1_13_5),
    .I3(ff_sdr_ready) 
);
defparam n20_s2.INIT=16'h1000;
  LUT3 w_vram_address1_13_s1 (
    .F(w_vram_address1_13_4),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_vram_address1_13_8),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_13_s1.INIT=8'h53;
  LUT4 w_vram_address1_13_s2 (
    .F(w_vram_address1_13_5),
    .I0(w_vram_address1_13_9),
    .I1(w_vram_address1_13_10),
    .I2(w_ic_vram_valid),
    .I3(w_vram_address1_13_11) 
);
defparam w_vram_address1_13_s2.INIT=16'h0B03;
  LUT4 w_vram_address1_13_s3 (
    .F(w_vram_address1_13_6),
    .I0(w_vram_address1_13_12),
    .I1(w_vram_address1_13_13),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_4_6) 
);
defparam w_vram_address1_13_s3.INIT=16'h0CFA;
  LUT4 w_vram_address1_13_s4 (
    .F(w_vram_address1_13_7),
    .I0(w_vram_address1_13_14),
    .I1(w_vram_address1_13_15),
    .I2(w_vram_address1_13_13),
    .I3(w_vram_address1_13_5) 
);
defparam w_vram_address1_13_s4.INIT=16'hEE0F;
  LUT3 w_vram_address1_12_s1 (
    .F(w_vram_address1_12_4),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_vram_address1_12_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_12_s1.INIT=8'h53;
  LUT4 w_vram_address1_12_s2 (
    .F(w_vram_address1_12_5),
    .I0(w_vram_address1_12_7),
    .I1(w_vram_address1_13_12),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_4_6) 
);
defparam w_vram_address1_12_s2.INIT=16'h0CFA;
  LUT3 w_vram_address1_11_s1 (
    .F(w_vram_address1_11_4),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_vram_address1_11_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_11_s1.INIT=8'h53;
  LUT4 w_vram_address1_11_s2 (
    .F(w_vram_address1_11_5),
    .I0(w_vram_address1_12_7),
    .I1(w_vram_address1_11_7),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_4_6) 
);
defparam w_vram_address1_11_s2.INIT=16'hFA0C;
  LUT3 w_vram_address1_10_s1 (
    .F(w_vram_address1_10_4),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_vram_address1_10_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_10_s1.INIT=8'h53;
  LUT4 w_vram_address1_10_s2 (
    .F(w_vram_address1_10_5),
    .I0(w_vram_address1_11_7),
    .I1(w_vram_address1_10_7),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_4_6) 
);
defparam w_vram_address1_10_s2.INIT=16'hFA0C;
  LUT3 w_vram_address1_9_s1 (
    .F(w_vram_address1_9_4),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_vram_address1_9_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_9_s1.INIT=8'h53;
  LUT4 w_vram_address1_9_s2 (
    .F(w_vram_address1_9_5),
    .I0(w_vram_address1_10_7),
    .I1(w_vram_address1_9_7),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_4_6) 
);
defparam w_vram_address1_9_s2.INIT=16'hFA0C;
  LUT3 w_vram_address1_8_s1 (
    .F(w_vram_address1_8_4),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_vram_address1_8_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_8_s1.INIT=8'h53;
  LUT4 w_vram_address1_8_s2 (
    .F(w_vram_address1_8_5),
    .I0(w_vram_address1_9_7),
    .I1(w_vram_address1_8_7),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_4_6) 
);
defparam w_vram_address1_8_s2.INIT=16'hFA0C;
  LUT3 w_vram_address1_7_s1 (
    .F(w_vram_address1_7_4),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_vram_address1_7_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_7_s1.INIT=8'h53;
  LUT4 w_vram_address1_7_s2 (
    .F(w_vram_address1_7_5),
    .I0(w_vram_address1_8_7),
    .I1(w_vram_address1_7_7),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_4_6) 
);
defparam w_vram_address1_7_s2.INIT=16'hFA0C;
  LUT3 w_vram_address1_6_s1 (
    .F(w_vram_address1_6_4),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_vram_address1_6_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_6_s1.INIT=8'h53;
  LUT4 w_vram_address1_6_s2 (
    .F(w_vram_address1_6_5),
    .I0(w_vram_address1_7_7),
    .I1(w_vram_address1_6_7),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_4_6) 
);
defparam w_vram_address1_6_s2.INIT=16'hFA0C;
  LUT4 w_vram_address1_5_s1 (
    .F(w_vram_address1_5_4),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_vram_address1_5_6),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_13_5) 
);
defparam w_vram_address1_5_s1.INIT=16'h5300;
  LUT4 w_vram_address1_5_s2 (
    .F(w_vram_address1_5_5),
    .I0(w_vram_address1_6_7),
    .I1(w_vram_address1_13_5),
    .I2(w_vram_address1_4_4),
    .I3(w_vram_address1_4_6) 
);
defparam w_vram_address1_5_s2.INIT=16'hEEF0;
  LUT4 w_vram_address1_4_s1 (
    .F(w_vram_address1_4_4),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]),
    .I3(w_vram_address1_13_5) 
);
defparam w_vram_address1_4_s1.INIT=16'h0007;
  LUT4 w_vram_address1_4_s2 (
    .F(w_vram_address1_4_5),
    .I0(w_ic_vram_address[4]),
    .I1(w_vram_address1_4_7),
    .I2(w_vram_address1_4_8),
    .I3(w_vram_address1_13_5) 
);
defparam w_vram_address1_4_s2.INIT=16'h0FEE;
  LUT4 w_vram_address1_4_s3 (
    .F(w_vram_address1_4_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam w_vram_address1_4_s3.INIT=16'h1000;
  LUT4 w_vram_address1_3_s1 (
    .F(w_vram_address1_3_4),
    .I0(w_ic_vram_address[3]),
    .I1(w_vram_address1_3_5),
    .I2(w_vram_address1_3_6),
    .I3(w_vram_address1_13_5) 
);
defparam w_vram_address1_3_s1.INIT=16'h0FEE;
  LUT4 w_vram_address1_2_s1 (
    .F(w_vram_address1_2_4),
    .I0(w_ic_vram_address[2]),
    .I1(w_vram_address1_2_5),
    .I2(w_vram_address1_2_6),
    .I3(w_vram_address1_13_5) 
);
defparam w_vram_address1_2_s1.INIT=16'h0FEE;
  LUT3 w_vram_address1_1_s1 (
    .F(w_vram_address1_1_4),
    .I0(w_vram_address1_1_5),
    .I1(w_ic_vram_address[1]),
    .I2(w_vram_address1_13_5) 
);
defparam w_vram_address1_1_s1.INIT=8'h5C;
  LUT3 w_vram_address1_0_s1 (
    .F(w_vram_address1_0_4),
    .I0(w_vram_address1_0_5),
    .I1(w_ic_vram_address[0]),
    .I2(w_vram_address1_13_5) 
);
defparam w_vram_address1_0_s1.INIT=8'h5C;
  LUT4 n1477_s1 (
    .F(n1477_4),
    .I0(w_command_vram_valid),
    .I1(n558_3),
    .I2(ff_vram_rdata_sel_1_9),
    .I3(n196_5) 
);
defparam n1477_s1.INIT=16'hC080;
  LUT2 n1477_s2 (
    .F(n1477_5),
    .I0(w_screen_mode_vram_valid),
    .I1(w_vram_address1_13_5) 
);
defparam n1477_s2.INIT=4'h4;
  LUT2 ff_vram_rdata_sel_1_s4 (
    .F(ff_vram_rdata_sel_1_9),
    .I0(w_sdram_refresh),
    .I1(ff_vram_refresh) 
);
defparam ff_vram_rdata_sel_1_s4.INIT=4'h1;
  LUT4 w_vram_address2_14_s2 (
    .F(w_vram_address2_14_7),
    .I0(w_ic_vram_address[15]),
    .I1(w_vram_address2_14_8),
    .I2(w_vram_address2_14_9),
    .I3(w_vram_address1_13_5) 
);
defparam w_vram_address2_14_s2.INIT=16'h0FEE;
  LUT4 w_vram_address2_15_s2 (
    .F(w_vram_address2_15_7),
    .I0(w_ic_vram_address[16]),
    .I1(w_vram_address2_15_8),
    .I2(w_vram_address2_15_9),
    .I3(w_vram_address1_13_5) 
);
defparam w_vram_address2_15_s2.INIT=16'h0FEE;
  LUT3 w_vram_address1_13_s5 (
    .F(w_vram_address1_13_8),
    .I0(w_cpu_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n196_7) 
);
defparam w_vram_address1_13_s5.INIT=8'hAC;
  LUT3 w_vram_address1_13_s6 (
    .F(w_vram_address1_13_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]) 
);
defparam w_vram_address1_13_s6.INIT=8'h10;
  LUT2 w_vram_address1_13_s7 (
    .F(w_vram_address1_13_10),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid) 
);
defparam w_vram_address1_13_s7.INIT=4'h4;
  LUT4 w_vram_address1_13_s8 (
    .F(w_vram_address1_13_11),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[3]) 
);
defparam w_vram_address1_13_s8.INIT=16'hF5C3;
  LUT3 w_vram_address1_13_s9 (
    .F(w_vram_address1_13_12),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam w_vram_address1_13_s9.INIT=8'h07;
  LUT3 w_vram_address1_13_s10 (
    .F(w_vram_address1_13_13),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam w_vram_address1_13_s10.INIT=8'h07;
  LUT2 w_vram_address1_13_s11 (
    .F(w_vram_address1_13_14),
    .I0(w_screen_mode_vram_valid),
    .I1(w_screen_mode_vram_address[14]) 
);
defparam w_vram_address1_13_s11.INIT=4'h8;
  LUT4 w_vram_address1_13_s12 (
    .F(w_vram_address1_13_15),
    .I0(w_cpu_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(w_screen_mode_vram_valid),
    .I3(n196_7) 
);
defparam w_vram_address1_13_s12.INIT=16'h0A0C;
  LUT3 w_vram_address1_12_s3 (
    .F(w_vram_address1_12_6),
    .I0(w_cpu_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n196_7) 
);
defparam w_vram_address1_12_s3.INIT=8'hAC;
  LUT3 w_vram_address1_12_s4 (
    .F(w_vram_address1_12_7),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam w_vram_address1_12_s4.INIT=8'h07;
  LUT3 w_vram_address1_11_s3 (
    .F(w_vram_address1_11_6),
    .I0(w_cpu_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n196_7) 
);
defparam w_vram_address1_11_s3.INIT=8'hAC;
  LUT3 w_vram_address1_11_s4 (
    .F(w_vram_address1_11_7),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam w_vram_address1_11_s4.INIT=8'h07;
  LUT3 w_vram_address1_10_s3 (
    .F(w_vram_address1_10_6),
    .I0(w_cpu_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n196_7) 
);
defparam w_vram_address1_10_s3.INIT=8'hAC;
  LUT3 w_vram_address1_10_s4 (
    .F(w_vram_address1_10_7),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam w_vram_address1_10_s4.INIT=8'h07;
  LUT3 w_vram_address1_9_s3 (
    .F(w_vram_address1_9_6),
    .I0(w_cpu_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n196_7) 
);
defparam w_vram_address1_9_s3.INIT=8'hAC;
  LUT3 w_vram_address1_9_s4 (
    .F(w_vram_address1_9_7),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam w_vram_address1_9_s4.INIT=8'h07;
  LUT3 w_vram_address1_8_s3 (
    .F(w_vram_address1_8_6),
    .I0(w_cpu_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n196_7) 
);
defparam w_vram_address1_8_s3.INIT=8'hAC;
  LUT3 w_vram_address1_8_s4 (
    .F(w_vram_address1_8_7),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam w_vram_address1_8_s4.INIT=8'h07;
  LUT3 w_vram_address1_7_s3 (
    .F(w_vram_address1_7_6),
    .I0(w_cpu_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n196_7) 
);
defparam w_vram_address1_7_s3.INIT=8'hAC;
  LUT3 w_vram_address1_7_s4 (
    .F(w_vram_address1_7_7),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam w_vram_address1_7_s4.INIT=8'h07;
  LUT3 w_vram_address1_6_s3 (
    .F(w_vram_address1_6_6),
    .I0(w_cpu_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n196_7) 
);
defparam w_vram_address1_6_s3.INIT=8'hAC;
  LUT3 w_vram_address1_6_s4 (
    .F(w_vram_address1_6_7),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam w_vram_address1_6_s4.INIT=8'h07;
  LUT3 w_vram_address1_5_s3 (
    .F(w_vram_address1_5_6),
    .I0(w_cpu_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n196_7) 
);
defparam w_vram_address1_5_s3.INIT=8'hAC;
  LUT2 w_vram_address1_4_s4 (
    .F(w_vram_address1_4_7),
    .I0(ff_vram_valid),
    .I1(ff_current_plane_num[2]) 
);
defparam w_vram_address1_4_s4.INIT=4'h8;
  LUT4 w_vram_address1_4_s5 (
    .F(w_vram_address1_4_8),
    .I0(w_cpu_vram_address[4]),
    .I1(n196_7),
    .I2(w_screen_mode_vram_address[4]),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_4_s5.INIT=16'h0F77;
  LUT2 w_vram_address1_3_s2 (
    .F(w_vram_address1_3_5),
    .I0(ff_vram_valid),
    .I1(ff_current_plane_num[1]) 
);
defparam w_vram_address1_3_s2.INIT=4'h8;
  LUT4 w_vram_address1_3_s3 (
    .F(w_vram_address1_3_6),
    .I0(w_cpu_vram_address[3]),
    .I1(n196_7),
    .I2(w_screen_mode_vram_address[3]),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_3_s3.INIT=16'h0F77;
  LUT2 w_vram_address1_2_s2 (
    .F(w_vram_address1_2_5),
    .I0(ff_vram_valid),
    .I1(ff_current_plane_num[0]) 
);
defparam w_vram_address1_2_s2.INIT=4'h8;
  LUT4 w_vram_address1_2_s3 (
    .F(w_vram_address1_2_6),
    .I0(w_vram_address1_2_7),
    .I1(n196_5),
    .I2(w_screen_mode_vram_address[2]),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_2_s3.INIT=16'h0F77;
  LUT4 w_vram_address1_1_s2 (
    .F(w_vram_address1_1_5),
    .I0(w_vram_address1_1_6),
    .I1(n196_5),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_1_s2.INIT=16'h0F77;
  LUT4 w_vram_address1_0_s2 (
    .F(w_vram_address1_0_5),
    .I0(w_vram_address1_0_6),
    .I1(n196_5),
    .I2(w_screen_mode_vram_address[0]),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_0_s2.INIT=16'h0F77;
  LUT4 n196_s2 (
    .F(n196_5),
    .I0(w_sdram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_cpu_vram_valid),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n196_s2.INIT=16'h1000;
  LUT2 w_vram_address2_14_s3 (
    .F(w_vram_address2_14_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[15]) 
);
defparam w_vram_address2_14_s3.INIT=4'h8;
  LUT4 w_vram_address2_14_s4 (
    .F(w_vram_address2_14_9),
    .I0(w_cpu_vram_address[15]),
    .I1(n196_7),
    .I2(w_screen_mode_vram_address[15]),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address2_14_s4.INIT=16'h0F77;
  LUT2 w_vram_address2_15_s3 (
    .F(w_vram_address2_15_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[16]) 
);
defparam w_vram_address2_15_s3.INIT=4'h8;
  LUT4 w_vram_address2_15_s4 (
    .F(w_vram_address2_15_9),
    .I0(w_cpu_vram_address[16]),
    .I1(n196_7),
    .I2(w_screen_mode_vram_address[16]),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address2_15_s4.INIT=16'h0F77;
  LUT4 w_vram_address1_2_s4 (
    .F(w_vram_address1_2_7),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_cpu_vram_address[2]) 
);
defparam w_vram_address1_2_s4.INIT=16'h1000;
  LUT4 w_vram_address1_1_s3 (
    .F(w_vram_address1_1_6),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_cpu_vram_address[1]) 
);
defparam w_vram_address1_1_s3.INIT=16'h1000;
  LUT4 w_vram_address1_0_s3 (
    .F(w_vram_address1_0_6),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_cpu_vram_address[0]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam w_vram_address1_0_s3.INIT=16'h1000;
  LUT4 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(n1477_4),
    .I1(n1477_5),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s4.INIT=16'h0B00;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(n196_5) 
);
defparam n196_s3.INIT=16'h1000;
  LUT4 n327_s4 (
    .F(n327_10),
    .I0(n1477_5),
    .I1(n1477_4),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n327_s4.INIT=16'h0D00;
  LUT2 n327_s5 (
    .F(n327_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n327_s5.INIT=4'h4;
  DFFCE ff_vram_refresh_s0 (
    .Q(ff_vram_refresh),
    .D(w_sdram_refresh),
    .CLK(clk85m),
    .CE(n46_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(w_vram_address2[16]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(w_vram_address2[15]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(w_vram_address2[14]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(w_vram_address1[13]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(w_vram_address1[12]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(w_vram_address1[11]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(w_vram_address1[10]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(w_vram_address1[9]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(w_vram_address1[8]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(w_vram_address1[7]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(w_vram_address1[6]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(w_vram_address1[5]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(w_vram_address1[4]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(w_vram_address1[3]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(w_vram_address1[2]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(w_vram_address1[1]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(w_vram_address1[0]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n218_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n219_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n220_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n221_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n222_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n223_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n224_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n225_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n226_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n227_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n228_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n229_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n230_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n231_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n232_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n233_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n234_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n235_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n236_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n237_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n238_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n239_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n240_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n241_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n242_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n244_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n245_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n246_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n247_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n248_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n249_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n250_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n196_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n197_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n198_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n199_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n27_9),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_1_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n31_7),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_0_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n20_7),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_2_s1.INIT=1'b0;
  DFFC ff_vram_valid_s5 (
    .Q(w_sdram_valid),
    .D(n327_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s5.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  w_sprite_mode2_4,
  w_sprite_display_color_en,
  n1632_9,
  w_palette_valid,
  reg_color0_opaque,
  n438_7,
  n327_10,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_sprite_display_color,
  w_4colors_mode,
  n240_4,
  n240_5,
  n291_4,
  ff_display_color_7_9,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input w_sprite_mode2_4;
input w_sprite_display_color_en;
input n1632_9;
input w_palette_valid;
input reg_color0_opaque;
input n438_7;
input n327_10;
input [7:0] w_screen_mode_display_color;
input [3:0] reg_backdrop_color;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:2] reg_screen_mode;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_sprite_display_color;
output w_4colors_mode;
output n240_4;
output n240_5;
output n291_4;
output ff_display_color_7_9;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n298_13;
wire n299_13;
wire n306_13;
wire n307_13;
wire n168_2;
wire n169_2;
wire n172_2;
wire n173_2;
wire n127_3;
wire n240_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n291_3;
wire n366_3;
wire n367_3;
wire n368_3;
wire n369_3;
wire n372_3;
wire n373_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_28;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n373_4;
wire n197_6;
wire n197_7;
wire n197_8;
wire n196_6;
wire n196_7;
wire n195_7;
wire n194_6;
wire n199_6;
wire n197_9;
wire n197_10;
wire n196_8;
wire n195_9;
wire n199_7;
wire n195_11;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_9;
wire n22_8;
wire n195_13;
wire ff_display_color_oe;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_r;
wire [2:0] w_display_g;
wire [1:0] w_display_b;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n298_s8 (
    .F(n298_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n298_s8.INIT=8'hF8;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hE6;
  LUT3 n306_s8 (
    .F(n306_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n306_s8.INIT=8'hF8;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hE6;
  LUT3 n176_s2 (
    .F(n168_2),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(w_4colors_mode) 
);
defparam n176_s2.INIT=8'hCA;
  LUT3 n177_s2 (
    .F(n169_2),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_4colors_mode) 
);
defparam n177_s2.INIT=8'hCA;
  LUT3 n176_s1 (
    .F(n172_2),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(w_4colors_mode) 
);
defparam n176_s1.INIT=8'hCA;
  LUT3 n177_s1 (
    .F(n173_2),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(w_4colors_mode) 
);
defparam n177_s1.INIT=8'hCA;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT4 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_4colors_mode_s1.INIT=16'h1000;
  LUT4 n127_s0 (
    .F(n127_3),
    .I0(w_screen_mode_display_color[3]),
    .I1(w_screen_mode_display_color[4]),
    .I2(n127_4),
    .I3(n127_5) 
);
defparam n127_s0.INIT=16'hEFFF;
  LUT2 n240_s0 (
    .F(n240_3),
    .I0(n240_4),
    .I1(n240_5) 
);
defparam n240_s0.INIT=4'h8;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(n249_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=16'h44F0;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(n256_5),
    .I1(ff_display_color[0]) 
);
defparam n256_s1.INIT=4'hE;
  LUT3 w_display_r_2_s0 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(n240_4) 
);
defparam w_display_r_2_s0.INIT=8'hAC;
  LUT3 w_display_r_1_s0 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(n240_4) 
);
defparam w_display_r_1_s0.INIT=8'hAC;
  LUT3 w_display_r_0_s0 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(n240_4) 
);
defparam w_display_r_0_s0.INIT=8'hAC;
  LUT3 w_display_g_2_s0 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(n240_4) 
);
defparam w_display_g_2_s0.INIT=8'hAC;
  LUT3 w_display_g_1_s0 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(n240_4) 
);
defparam w_display_g_1_s0.INIT=8'hAC;
  LUT3 w_display_g_0_s0 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(n240_4) 
);
defparam w_display_g_0_s0.INIT=8'hAC;
  LUT3 w_display_b_1_s0 (
    .F(w_display_b[1]),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[1]),
    .I2(n240_4) 
);
defparam w_display_b_1_s0.INIT=8'hAC;
  LUT3 w_display_b_0_s0 (
    .F(w_display_b[0]),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[0]),
    .I2(n240_4) 
);
defparam w_display_b_0_s0.INIT=8'hAC;
  LUT3 n291_s0 (
    .F(n291_3),
    .I0(n1632_9),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n291_4) 
);
defparam n291_s0.INIT=8'h70;
  LUT3 n366_s0 (
    .F(n366_3),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[1]),
    .I2(n240_4) 
);
defparam n366_s0.INIT=8'hCA;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(n240_4) 
);
defparam n367_s0.INIT=8'hAC;
  LUT3 n368_s0 (
    .F(n368_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(n240_4) 
);
defparam n368_s0.INIT=8'hCA;
  LUT3 n369_s0 (
    .F(n369_3),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[0]),
    .I2(n240_4) 
);
defparam n369_s0.INIT=8'hCA;
  LUT4 n372_s0 (
    .F(n372_3),
    .I0(n240_4),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n366_3) 
);
defparam n372_s0.INIT=16'hFF40;
  LUT3 n373_s0 (
    .F(n373_3),
    .I0(ff_display_color256[0]),
    .I1(n373_4),
    .I2(n240_4) 
);
defparam n373_s0.INIT=8'hAC;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(n1632_9),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_display_color_7_9),
    .I3(n240_4) 
);
defparam ff_display_color_7_s3.INIT=16'hFF70;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(n1632_9),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n240_4),
    .I3(ff_display_color_7_9) 
);
defparam n216_s2.INIT=16'h0700;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_28),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n197_s1 (
    .F(n197_5),
    .I0(n197_6),
    .I1(n197_7),
    .I2(w_screen_mode_display_color[0]),
    .I3(n197_8) 
);
defparam n197_s1.INIT=16'hEEF0;
  LUT4 n196_s1 (
    .F(n196_5),
    .I0(n196_6),
    .I1(n196_7),
    .I2(w_screen_mode_display_color[1]),
    .I3(n197_8) 
);
defparam n196_s1.INIT=16'hEEF0;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(w_screen_mode_display_color[2]),
    .I1(n195_13),
    .I2(n195_7),
    .I3(n195_11) 
);
defparam n195_s1.INIT=16'h8F88;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(w_screen_mode_display_color[3]),
    .I1(n195_13),
    .I2(n194_6),
    .I3(n195_11) 
);
defparam n194_s1.INIT=16'h8F88;
  LUT3 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[5]),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color[7]) 
);
defparam n127_s1.INIT=8'h01;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(reg_color0_opaque),
    .I1(w_screen_mode_display_color[0]),
    .I2(w_screen_mode_display_color[1]),
    .I3(w_screen_mode_display_color[2]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT4 n240_s1 (
    .F(n240_4),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam n240_s1.INIT=16'h8000;
  LUT4 n240_s2 (
    .F(n240_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s2.INIT=16'h0100;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n249_s1.INIT=8'h0E;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT3 n291_s1 (
    .F(n291_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n291_s1.INIT=8'h10;
  LUT3 n373_s1 (
    .F(n373_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]) 
);
defparam n373_s1.INIT=8'hBC;
  LUT3 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam ff_display_color_7_s4.INIT=8'h01;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n197_9),
    .I3(w_sprite_display_color_en) 
);
defparam n197_s2.INIT=16'hAC00;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n177_3),
    .I1(n197_10),
    .I2(n199_6),
    .I3(n438_7) 
);
defparam n197_s3.INIT=16'h030A;
  LUT3 n197_s4 (
    .F(n197_8),
    .I0(n199_6),
    .I1(n240_4),
    .I2(n327_10) 
);
defparam n197_s4.INIT=8'h0B;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n197_9),
    .I3(w_sprite_display_color_en) 
);
defparam n196_s2.INIT=16'hAC00;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n176_3),
    .I1(n196_8),
    .I2(n199_6),
    .I3(n438_7) 
);
defparam n196_s3.INIT=16'h030A;
  LUT4 n195_s3 (
    .F(n195_7),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[2]),
    .I2(reg_backdrop_color[2]),
    .I3(n195_9) 
);
defparam n195_s3.INIT=16'h0777;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[3]),
    .I2(reg_backdrop_color[3]),
    .I3(n195_9) 
);
defparam n194_s2.INIT=16'h0777;
  LUT4 n199_s3 (
    .F(n199_6),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(n199_7),
    .I3(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=16'hEF00;
  LUT2 n197_s5 (
    .F(n197_9),
    .I0(n438_7),
    .I1(w_4colors_mode) 
);
defparam n197_s5.INIT=4'h4;
  LUT3 n197_s6 (
    .F(n197_10),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_mode_display_color[0]) 
);
defparam n197_s6.INIT=8'h0B;
  LUT3 n196_s4 (
    .F(n196_8),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_mode_display_color[1]) 
);
defparam n196_s4.INIT=8'h0B;
  LUT2 n195_s5 (
    .F(n195_9),
    .I0(n127_3),
    .I1(n199_6) 
);
defparam n195_s5.INIT=4'h1;
  LUT3 n199_s4 (
    .F(n199_7),
    .I0(w_sprite_display_color[1]),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color[3]) 
);
defparam n199_s4.INIT=8'h01;
  LUT4 n195_s6 (
    .F(n195_11),
    .I0(w_4colors_mode),
    .I1(n199_6),
    .I2(n240_4),
    .I3(n327_10) 
);
defparam n195_s6.INIT=16'h0045;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s5 (
    .F(n199_9),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s5.INIT=16'h4F00;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 n195_s7 (
    .F(n195_13),
    .I0(n199_6),
    .I1(n327_10),
    .I2(n438_7),
    .I3(w_4colors_mode) 
);
defparam n195_s7.INIT=16'hD0DD;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n298_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n299_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n306_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n307_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n367_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n368_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n369_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(w_display_b[1]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(w_display_b[0]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n372_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n373_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_9),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_2),
    .I1(n168_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_2),
    .I1(n169_2),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_28),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_even_we_4,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_even_we_4;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_even_we_4) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_even_we_4,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_even_we_4;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_even_we_4) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_screen_pos_x_Z_7_14,
  n294_24,
  n294_22,
  clk85m,
  reg_display_adjust,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_h_count,
  w_v_count,
  ff_half_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_even_we_4,
  n6_8,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_screen_pos_x_Z_7_14;
input n294_24;
input n294_22;
input clk85m;
input [3:0] reg_display_adjust;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input [11:0] w_h_count;
input [1:1] w_v_count;
input [12:7] ff_half_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output w_even_we_4;
output n6_8;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n6_7;
wire n5_7;
wire n7_10;
wire n9_9;
wire n7_12;
wire n10_11;
wire n8_9;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_even_we_4) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_even_we_4) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT4 n6_s3 (
    .F(n6_7),
    .I0(ff_half_count[9]),
    .I1(n6_8),
    .I2(ff_half_count[12]),
    .I3(n9_9) 
);
defparam n6_s3.INIT=16'hB4F0;
  LUT2 n5_s3 (
    .F(n5_7),
    .I0(n7_12),
    .I1(n294_24) 
);
defparam n5_s3.INIT=4'h4;
  LUT3 w_even_we_s1 (
    .F(w_even_we_4),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_even_we_s1.INIT=8'h80;
  LUT2 n6_s4 (
    .F(n6_8),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]) 
);
defparam n6_s4.INIT=4'h1;
  LUT4 n7_s5 (
    .F(n7_10),
    .I0(ff_half_count[10]),
    .I1(n294_22),
    .I2(ff_half_count[11]),
    .I3(n7_12) 
);
defparam n7_s5.INIT=16'h1EE1;
  LUT4 n9_s4 (
    .F(n9_9),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n9_s4.INIT=16'hA956;
  LUT4 n7_s6 (
    .F(n7_12),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(w_screen_pos_x_Z_9_8) 
);
defparam n7_s6.INIT=16'h4100;
  LUT2 n10_s5 (
    .F(n10_11),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam n10_s5.INIT=4'h6;
  LUT4 n8_s4 (
    .F(n8_9),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(w_screen_pos_x_Z_9_8),
    .I3(w_screen_pos_x_Z_10_12) 
);
defparam n8_s4.INIT=16'h6F90;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_11),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z_4),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z_5),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z_6),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_even_we_4(w_even_we_4),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_even_we_4(w_even_we_4),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_11000_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_11000_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_11000_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_we_even),
    .I2(ff_imem_n29_DOAL_G_0_14),
    .I3(ff_imem_n29_DOAL_G_0_15) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_11000_DIAREG_G[22]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_11000_DIAREG_G[21]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_11000_DIAREG_G[20]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_11000_DIAREG_G[19]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_11000_DIAREG_G[18]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_11000_DIAREG_G[17]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_11000_DIAREG_G[16]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_11000_DIAREG_G[15]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_11000_DIAREG_G[14]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_11000_DIAREG_G[13]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_11000_DIAREG_G[12]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_11000_DIAREG_G[11]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_11000_DIAREG_G[10]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_11000_DIAREG_G[9]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_11000_DIAREG_G[8]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_11000_DIAREG_G[7]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_11000_DIAREG_G[6]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_11000_DIAREG_G[5]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_11000_DIAREG_G[4]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_11000_DIAREG_G[3]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_11000_DIAREG_G[2]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_11000_DIAREG_G[1]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_11000_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_11000_DIAREG_G[23]),
    .I2(ff_imem_11000_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_address_even[6]),
    .I3(n81) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_imem_n29_DOAL_G_0_16),
    .I1(ff_imem_n29_DOAL_G_0_17),
    .I2(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_address_even[3]),
    .I3(n84) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_REDUCAREG_G_s (
    .Q(ff_imem_11000_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_0_s (
    .Q(ff_imem_11000_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_1_s (
    .Q(ff_imem_11000_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_2_s (
    .Q(ff_imem_11000_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_3_s (
    .Q(ff_imem_11000_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_4_s (
    .Q(ff_imem_11000_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_5_s (
    .Q(ff_imem_11000_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_6_s (
    .Q(ff_imem_11000_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_7_s (
    .Q(ff_imem_11000_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_8_s (
    .Q(ff_imem_11000_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_9_s (
    .Q(ff_imem_11000_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_10_s (
    .Q(ff_imem_11000_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_11_s (
    .Q(ff_imem_11000_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_12_s (
    .Q(ff_imem_11000_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_13_s (
    .Q(ff_imem_11000_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_14_s (
    .Q(ff_imem_11000_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_15_s (
    .Q(ff_imem_11000_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_16_s (
    .Q(ff_imem_11000_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_17_s (
    .Q(ff_imem_11000_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_18_s (
    .Q(ff_imem_11000_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_19_s (
    .Q(ff_imem_11000_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_20_s (
    .Q(ff_imem_11000_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_21_s (
    .Q(ff_imem_11000_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_22_s (
    .Q(ff_imem_11000_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_11000_DIAREG_G_23_s (
    .Q(ff_imem_11000_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_11000_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_11000_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_11101_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_we_odd),
    .I2(ff_imem_n29_DOAL_G_0_14),
    .I3(ff_imem_n29_DOAL_G_0_15) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_11000_DIAREG_G[22]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_11000_DIAREG_G[21]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_11000_DIAREG_G[20]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_11000_DIAREG_G[19]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_11000_DIAREG_G[18]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_11000_DIAREG_G[17]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_11000_DIAREG_G[16]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_11000_DIAREG_G[15]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_11000_DIAREG_G[14]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_11000_DIAREG_G[13]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_11000_DIAREG_G[12]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_11000_DIAREG_G[11]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_11000_DIAREG_G[10]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_11000_DIAREG_G[9]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_11000_DIAREG_G[8]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_11000_DIAREG_G[7]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_11000_DIAREG_G[6]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_11000_DIAREG_G[5]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_11000_DIAREG_G[4]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_11000_DIAREG_G[3]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_11000_DIAREG_G[2]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_11000_DIAREG_G[1]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_11000_DIAREG_G[0]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_11000_DIAREG_G[23]),
    .I2(ff_imem_11101_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[6]),
    .I1(n92),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_address_odd[7]),
    .I3(n91) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_imem_n29_DOAL_G_0_16),
    .I1(ff_imem_n29_DOAL_G_0_17),
    .I2(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_address_odd[3]),
    .I3(n95) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_11101_REDUCAREG_G_s (
    .Q(ff_imem_11101_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_11000_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_11000_DIAREG_G(ff_imem_11000_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_11000_DIAREG_G(ff_imem_11000_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_even_we_4,
  slot_reset_n_d,
  w_h_count_end,
  n78_5,
  w_h_count_end_12,
  w_h_count_end_13,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_vs_end_8,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_even_we_4;
input slot_reset_n_d;
input w_h_count_end;
input n78_5;
input w_h_count_end_12;
input w_h_count_end_13;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output w_vs_end_8;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_active_start;
wire w_hs_end;
wire w_vs_end;
wire n902_4;
wire n193_3;
wire n194_3;
wire n195_4;
wire n944_4;
wire w_gain_6_5;
wire ff_v_en_6;
wire ff_vs_5;
wire n62_7;
wire w_active_start_11;
wire w_active_start_12;
wire w_hs_end_10;
wire w_vs_end_7;
wire w_vs_end_9;
wire n192_4;
wire n193_4;
wire n944_5;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_v_en_7;
wire ff_vs_6;
wire n62_8;
wire w_active_start_13;
wire n944_6;
wire n62_9;
wire ff_x_position_r_9_7;
wire ff_hs_8;
wire n192_7;
wire n925_5;
wire n50_10;
wire n317_9;
wire n318_9;
wire n319_9;
wire n320_9;
wire n321_9;
wire n322_9;
wire n323_9;
wire n324_9;
wire ff_v_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire ff_h_en;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_0_COUT;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire w_sub_numerator_3_13;
wire ff_tap1_b_0_18;
wire n77_6;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [7:0] ff_coeff;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [14:7] w_normalized_numerator;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 w_active_start_s7 (
    .F(w_active_start),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_active_start_11),
    .I3(w_active_start_12) 
);
defparam w_active_start_s7.INIT=16'h8000;
  LUT4 w_hs_end_s6 (
    .F(w_hs_end),
    .I0(w_h_count[3]),
    .I1(w_hs_end_10),
    .I2(w_even_we_4),
    .I3(w_active_start_12) 
);
defparam w_hs_end_s6.INIT=16'h4000;
  LUT4 w_vs_end_s3 (
    .F(w_vs_end),
    .I0(w_v_count[2]),
    .I1(w_vs_end_7),
    .I2(w_vs_end_8),
    .I3(w_vs_end_9) 
);
defparam w_vs_end_s3.INIT=16'h4000;
  LUT2 n902_s1 (
    .F(n902_4),
    .I0(w_active_start),
    .I1(slot_reset_n_d) 
);
defparam n902_s1.INIT=4'hB;
  LUT4 n193_s0 (
    .F(n193_3),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n193_4) 
);
defparam n193_s0.INIT=16'hC30A;
  LUT3 n194_s0 (
    .F(n194_3),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(n195_4) 
);
defparam n194_s0.INIT=8'hC6;
  LUT4 n195_s1 (
    .F(n195_4),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[4]) 
);
defparam n195_s1.INIT=16'h0EF1;
  LUT3 n944_s1 (
    .F(n944_4),
    .I0(w_active_start_11),
    .I1(n944_5),
    .I2(slot_reset_n_d) 
);
defparam n944_s1.INIT=8'h8F;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(ff_v_en_7),
    .I3(w_h_count_end) 
);
defparam ff_v_en_s2.INIT=16'h1000;
  LUT4 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(w_v_count[9]),
    .I2(n78_5),
    .I3(w_vs_end_9) 
);
defparam ff_vs_s2.INIT=16'h1000;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[9]),
    .I1(w_vs_end_9),
    .I2(n62_8) 
);
defparam n62_s2.INIT=8'h7F;
  LUT4 w_active_start_s8 (
    .F(w_active_start_11),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_active_start_13) 
);
defparam w_active_start_s8.INIT=16'h4000;
  LUT4 w_active_start_s9 (
    .F(w_active_start_12),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam w_active_start_s9.INIT=16'h0100;
  LUT4 w_hs_end_s7 (
    .F(w_hs_end_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam w_hs_end_s7.INIT=16'h1000;
  LUT3 w_vs_end_s4 (
    .F(w_vs_end_7),
    .I0(w_v_count[3]),
    .I1(w_v_count[9]),
    .I2(w_v_count[4]) 
);
defparam w_vs_end_s4.INIT=8'h10;
  LUT2 w_vs_end_s5 (
    .F(w_vs_end_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_vs_end_s5.INIT=4'h8;
  LUT4 w_vs_end_s6 (
    .F(w_vs_end_9),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[8]) 
);
defparam w_vs_end_s6.INIT=16'h0001;
  LUT4 n192_s1 (
    .F(n192_4),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam n192_s1.INIT=16'h007F;
  LUT2 n193_s1 (
    .F(n193_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n193_s1.INIT=4'h8;
  LUT4 n944_s2 (
    .F(n944_5),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n944_6),
    .I3(w_h_count[8]) 
);
defparam n944_s2.INIT=16'h1000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_active_start_12) 
);
defparam ff_h_en_s4.INIT=8'h80;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_active_start_13) 
);
defparam ff_h_en_s5.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[8]),
    .I1(w_v_count[5]),
    .I2(w_v_count[9]),
    .I3(n62_8) 
);
defparam ff_v_en_s3.INIT=16'h1400;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT4 n62_s3 (
    .F(n62_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(n62_9) 
);
defparam n62_s3.INIT=16'h0100;
  LUT3 w_active_start_s10 (
    .F(w_active_start_13),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_active_start_s10.INIT=8'h40;
  LUT3 n944_s3 (
    .F(n944_6),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam n944_s3.INIT=8'h10;
  LUT2 n62_s4 (
    .F(n62_9),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam n62_s4.INIT=4'h4;
  LUT4 ff_x_position_r_9_s2 (
    .F(ff_x_position_r_9_7),
    .I0(n192_4),
    .I1(ff_numerator[7]),
    .I2(w_h_count[0]),
    .I3(ff_active) 
);
defparam ff_x_position_r_9_s2.INIT=16'hD000;
  LUT4 ff_hs_s4 (
    .F(ff_hs_8),
    .I0(w_h_count[4]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_hs_end) 
);
defparam ff_hs_s4.INIT=16'hFF40;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n192_s3 (
    .F(n192_7),
    .I0(n192_4),
    .I1(w_h_count[0]),
    .I2(ff_active),
    .I3(ff_numerator[7]) 
);
defparam n192_s3.INIT=16'h7F80;
  LUT2 n925_s1 (
    .F(n925_5),
    .I0(w_h_count[0]),
    .I1(ff_active) 
);
defparam n925_s1.INIT=4'h8;
  LUT4 n50_s4 (
    .F(n50_10),
    .I0(ff_h_en_9),
    .I1(ff_h_en),
    .I2(n944_5),
    .I3(ff_h_en_10) 
);
defparam n50_s4.INIT=16'h0ECC;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(ff_coeff[7]),
    .I1(slot_reset_n_d),
    .I2(w_normalized_numerator[14]),
    .I3(w_h_count[0]) 
);
defparam n317_s3.INIT=16'hF088;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[6]),
    .I2(w_normalized_numerator[13]),
    .I3(w_h_count[0]) 
);
defparam n318_s3.INIT=16'hF088;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[5]),
    .I2(w_normalized_numerator[12]),
    .I3(w_h_count[0]) 
);
defparam n319_s3.INIT=16'hF088;
  LUT4 n320_s3 (
    .F(n320_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[4]),
    .I2(w_normalized_numerator[11]),
    .I3(w_h_count[0]) 
);
defparam n320_s3.INIT=16'hF088;
  LUT4 n321_s3 (
    .F(n321_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[3]),
    .I2(w_normalized_numerator[10]),
    .I3(w_h_count[0]) 
);
defparam n321_s3.INIT=16'hF088;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[2]),
    .I2(w_normalized_numerator[9]),
    .I3(w_h_count[0]) 
);
defparam n322_s3.INIT=16'hF088;
  LUT4 n323_s3 (
    .F(n323_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[1]),
    .I2(w_normalized_numerator[8]),
    .I3(w_h_count[0]) 
);
defparam n323_s3.INIT=16'hF088;
  LUT4 n324_s3 (
    .F(n324_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[0]),
    .I2(w_normalized_numerator[7]),
    .I3(w_h_count[0]) 
);
defparam n324_s3.INIT=16'hF088;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(w_vs_end),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n119_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n120_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n121_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n122_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n123_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n124_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n125_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n126_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n127_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(w_sub_numerator_3_13),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n193_3),
    .CLK(clk85m),
    .CE(n925_5),
    .RESET(n902_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n194_3),
    .CLK(clk85m),
    .CE(n925_5),
    .RESET(n902_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n195_4),
    .CLK(clk85m),
    .CE(n925_5),
    .RESET(n902_4) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(clk85m),
    .CE(w_active_start),
    .RESET(n944_4) 
);
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(w_hs_end),
    .CLK(clk85m),
    .CE(ff_hs_8),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFR ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n192_7),
    .CLK(clk85m),
    .RESET(n902_4) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFC ff_h_en_s6 (
    .Q(ff_h_en),
    .D(n50_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s6.INIT=1'b0;
  DFF ff_coeff_7_s4 (
    .Q(ff_coeff[7]),
    .D(n317_9),
    .CLK(clk85m) 
);
defparam ff_coeff_7_s4.INIT=1'b0;
  DFF ff_coeff_6_s3 (
    .Q(ff_coeff[6]),
    .D(n318_9),
    .CLK(clk85m) 
);
defparam ff_coeff_6_s3.INIT=1'b0;
  DFF ff_coeff_5_s3 (
    .Q(ff_coeff[5]),
    .D(n319_9),
    .CLK(clk85m) 
);
defparam ff_coeff_5_s3.INIT=1'b0;
  DFF ff_coeff_4_s3 (
    .Q(ff_coeff[4]),
    .D(n320_9),
    .CLK(clk85m) 
);
defparam ff_coeff_4_s3.INIT=1'b0;
  DFF ff_coeff_3_s3 (
    .Q(ff_coeff[3]),
    .D(n321_9),
    .CLK(clk85m) 
);
defparam ff_coeff_3_s3.INIT=1'b0;
  DFF ff_coeff_2_s3 (
    .Q(ff_coeff[2]),
    .D(n322_9),
    .CLK(clk85m) 
);
defparam ff_coeff_2_s3.INIT=1'b0;
  DFF ff_coeff_1_s3 (
    .Q(ff_coeff[1]),
    .D(n323_9),
    .CLK(clk85m) 
);
defparam ff_coeff_1_s3.INIT=1'b0;
  DFF ff_coeff_0_s3 (
    .Q(ff_coeff[0]),
    .D(n324_9),
    .CLK(clk85m) 
);
defparam ff_coeff_0_s3.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s2 (
    .DOUT({DOUT_2[17:15],w_normalized_numerator[14:7],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(GND),
    .CE(GND),
    .RESET(GND) 
);
defparam w_normalized_numerator_15_s2.AREG=1'b0;
defparam w_normalized_numerator_15_s2.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s2.BREG=1'b0;
defparam w_normalized_numerator_15_s2.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s2.MULT_RESET_MODE="SYNC";
defparam w_normalized_numerator_15_s2.OUT_REG=1'b0;
defparam w_normalized_numerator_15_s2.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s2.SOA_REG=1'b0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV w_sub_numerator_3_s6 (
    .O(w_sub_numerator_3_13),
    .I(ff_x_position_r[0]) 
);
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  clk85m,
  n36_6,
  w_bus_write,
  w_bus_valid,
  ff_valid_7,
  slot_reset_n_d,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_register_write,
  w_bus_vdp_rdata_en,
  ff_busy,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_sdram_refresh,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_bus_write;
input w_bus_valid;
input ff_valid_7;
input slot_reset_n_d;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_register_write;
output w_bus_vdp_rdata_en;
output ff_busy;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output w_sdram_refresh;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_cpu_vram_valid;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire reg_vram_type;
wire n893_4;
wire ff_frame_interrupt_12;
wire w_h_count_end;
wire w_h_count_end_12;
wire w_h_count_end_13;
wire n294_22;
wire n294_24;
wire n78_5;
wire w_screen_pos_x_Z_7_14;
wire w_screen_mode_vram_valid;
wire n255_11;
wire n1632_9;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire n327_10;
wire n438_7;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_7;
wire n1177_8;
wire ff_sprite_collision_9;
wire w_status_command_enable;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n558_3;
wire w_vram_address1_4_6;
wire n1477_5;
wire w_vram_address1_13_9;
wire w_vram_address1_13_11;
wire n196_7;
wire w_4colors_mode;
wire n240_4;
wire n240_5;
wire n291_4;
wire ff_display_color_7_9;
wire w_even_we_4;
wire n6_8;
wire w_vs_end_8;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_g;
wire [2:0] w_palette_b;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:7] ff_half_count;
wire [10:0] w_screen_pos_x_Z;
wire [9:0] w_v_count;
wire [9:0] w_screen_pos_y;
wire [7:3] w_screen_pos_y_Z;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [7:0] w_status_color;
wire [14:5] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_enable(w_status_command_enable),
    .n1477_5(n1477_5),
    .n196_7(n196_7),
    .n1177_7(n1177_7),
    .w_bus_valid(w_bus_valid),
    .ff_valid_7(ff_valid_7),
    .n1177_8(n1177_8),
    .w_sprite_collision(w_sprite_collision),
    .ff_sprite_collision_9(ff_sprite_collision_9),
    .n255_11(n255_11),
    .ff_display_color_7_9(ff_display_color_7_9),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_screen_pos_y_0_1(w_screen_pos_y[0]),
    .w_screen_pos_y_1_1(w_screen_pos_y[1]),
    .w_screen_pos_y_2_1(w_screen_pos_y[2]),
    .w_screen_pos_y_8_1(w_screen_pos_y[8]),
    .w_screen_pos_y_9_1(w_screen_pos_y[9]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .ff_half_count(ff_half_count[12:7]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_register_write(w_register_write),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .reg_vram_type(reg_vram_type),
    .n893_4(n893_4),
    .ff_frame_interrupt_12(ff_frame_interrupt_12),
    .ff_busy(ff_busy),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_vs_end_8(w_vs_end_8),
    .w_even_we_4(w_even_we_4),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .ff_frame_interrupt_12(ff_frame_interrupt_12),
    .w_vram_address1_4_6(w_vram_address1_4_6),
    .n240_4(n240_4),
    .w_4colors_mode(w_4colors_mode),
    .reg_display_on(reg_display_on),
    .reg_left_mask(reg_left_mask),
    .w_vram_address1_13_9(w_vram_address1_13_9),
    .w_vram_address1_13_11(w_vram_address1_13_11),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n291_4(n291_4),
    .n240_5(n240_5),
    .n6_8(n6_8),
    .slot_reset_n_d(slot_reset_n_d),
    .n893_4(n893_4),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_13(w_h_count_end_13),
    .n294_22(n294_22),
    .n294_24(n294_24),
    .n78_5(n78_5),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .n255_11(n255_11),
    .n1632_9(n1632_9),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n327_10(n327_10),
    .n438_7(n438_7),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .n1177_8(n1177_8),
    .ff_sprite_collision_9(ff_sprite_collision_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:7]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z[10]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_y_0_1(w_screen_pos_y[0]),
    .w_screen_pos_y_1_1(w_screen_pos_y[1]),
    .w_screen_pos_y_2_1(w_screen_pos_y[2]),
    .w_screen_pos_y_8_1(w_screen_pos_y[8]),
    .w_screen_pos_y_9_1(w_screen_pos_y[9]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_vram_address1_4_6(w_vram_address1_4_6),
    .n240_4(n240_4),
    .w_register_write(w_register_write),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n1477_5(n1477_5),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .n558_3(n558_3),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_status_command_enable(w_status_command_enable),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[14:5]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask_0(w_command_vram_wdata_mask[0]),
    .w_command_vram_wdata_mask_1(w_command_vram_wdata_mask[1]),
    .w_command_vram_wdata_mask_3(w_command_vram_wdata_mask[3])
);
  vdp_vram_interface u_vram_interface (
    .w_sdram_refresh(w_sdram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_reset_n_d(slot_reset_n_d),
    .w_command_vram_valid(w_command_vram_valid),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .reg_vram_type(reg_vram_type),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_vram_valid(ff_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask_0(w_command_vram_wdata_mask[0]),
    .w_command_vram_wdata_mask_1(w_command_vram_wdata_mask[1]),
    .w_command_vram_wdata_mask_3(w_command_vram_wdata_mask[3]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[14:5]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .ff_vram_refresh(ff_vram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n558_3(n558_3),
    .w_vram_address1_4_6(w_vram_address1_4_6),
    .n1477_5(n1477_5),
    .w_vram_address1_13_9(w_vram_address1_13_9),
    .w_vram_address1_13_11(w_vram_address1_13_11),
    .n196_7(n196_7),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n1632_9(n1632_9),
    .w_palette_valid(w_palette_valid),
    .reg_color0_opaque(reg_color0_opaque),
    .n438_7(n438_7),
    .n327_10(n327_10),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .w_4colors_mode(w_4colors_mode),
    .n240_4(n240_4),
    .n240_5(n240_5),
    .n291_4(n291_4),
    .ff_display_color_7_9(ff_display_color_7_9),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n294_24(n294_24),
    .n294_22(n294_22),
    .clk85m(clk85m),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z[10]),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[1]),
    .ff_half_count(ff_half_count[12:7]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_even_we_4(w_even_we_4),
    .n6_8(n6_8),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_even_we_4(w_even_we_4),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_count_end(w_h_count_end),
    .n78_5(n78_5),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_vs_end_8(w_vs_end_8),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
YF2xCm0Eys1BZg3q9lY6WTziU96lDfRoFyirFTRIijSbxol3tT/DlAXN4pj4pZWfw/tQMcOIeZnt
d2nz2FQQ227od0RjLoBmjzyFTUdaXzFJ6hrGOXCOf+3SXZ6WbnoinTr+IwG2Vep1FeQEQAeBJ8O7
GTBMJHHw8464Ti4qmnyOuDAIBWGfWohcz0t1PaOmEmN8vh/yxHul8a5N68H3ZxYpkdeEHFxgDDiH
Dm+m29IAuGqCC5iG8ymApF/U2HPs6XE34DmrJDa041YV/nmSTpZpBUDxDbm4OH5FoyK76HkxmQZ9
PDhjmpg3ux7rmhs6q6J3D6GFkG/YmKpHILSmCQ==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
8N07oCbjcGrJPOHjOpMdrvN0BQdTen2RlQpNBt5tTQsDLLcrkawi2sb0GmT+nIS/G5DYW4Oro/tZ
uZCveDGve7xtm8u0xXgOGrH942+r9d/H8qRDj28ROib1Qev8mXif+pCcoYyIaAOMXIcI89EKoJO5
jsCus6KlXMxETqon6P5nVOgj7TrTN8gsNKfiDJQ9v6Gu9yawg5RPDzvUEMbLRza63Xie3RNiKVuY
kGDO/LUpF7oDM9a4nkvbqAHEWySlcU5/KNCxUU+/y3seeGHtYw9uhPDr4tdRdccIjEzdrpRH6wfe
dY+kzAUKDjWjVJ4Fr94Zu1gE3IvICXlV22vjmAj8hwNtzHVZwdfrJpt7EuyPU2cT9kKkc1BHiQjK
Wkd0656Cf0fftxdCEFQHLjDbA0kRRqM5VZYcR6ocVN/5Op/XdvL5x4OC+cnkNpllnNHjmyWyyZIx
nj5Dj3lspAuPv/K5O3442DOLQbJku9bd0IBJtvsmb3sB4YjdmnjuYMLfN214fhttj8priufQtchJ
Oj6unsLDQQBymhc7eB2CZzzOjo+s929A4zvtFrgbaulRm0k5EXUOua6PYgRSGS9Qd8PVRncSRgBK
fPfTpf9CSVbxaZSA0BFnHlFSsgvyUp87ToL/2VwdIelNHbGOxA613X5hvqGUsmHBpXXzpeLoWDNe
YiqgOHw1yz9r35c0bzPB3YwZZjncntRc8ttKogvVy0F4IE8I6sSegoILJTFZOG33CKvDjKxzxlHQ
ouaqaCQ9blVLDNAz+amkVLbpQ2LmO53qx1oqn/8Zu3WB8gfU/LJd56LYugVIif1JtjdMc8MRDT02
AeBOlgBsnxedSIHe6lIEuAXhnVwkq+IbanWY3a9VRkO3mK7o9idZ80hqqcfbmQUBU4/Ub1Rnov+l
jk/QOdoEEK8aGbrw/05VZkUbu5bIMv6ulp15mXwtc9HdsF4dOVXSbxN6vKYOOrqHrr+0p6tX23Ga
YXWMVweGAh3iqUaQkrW+UWTHJbxbZ17sI3unVvZ/4WVQXwXEd0ywqER6pqE/sAkqOKfn8W8+fR0K
3A4/ohqAf2Rx64Y+Q7Otz8YqU8WojiudN4XOkmqBmo6QIfVNmyS3r6CZbCDPLVFpPo+K0NYQ7+Kq
DdNAf0om4Vxxaa9Yt636VKXU1a3n5ZJntNKuGrbAsRwKg+wbC6UujrpdxJwpF34jOnfh3f55JUp4
jcndYNVCRWCpDZJwtprcbRYGLVxiXiIDWjxTO40F4cPL9iwULFcUCGmWLNxGibB3zFHY1WyEwtao
FlMw7WbAzOzVyud9aaKxq3mrJ/RQ1KC4cvR28+9sIunl12MfNUZW9IUtLIm+YA8T1dCHcQgwR8YW
7/CKAG/rgIMolLZLZPxWUZhb4zDNv0qXW3krgEdw82PJD0fuMRoKS3F91GsJN6TAy6iGixbhtJy5
3akx01KLUVFkdkYUVy/446wRz8SKGNSgu1BJTUV/ucK2c3KWkhxnizoeWo2dZ1pY+0JEXhdMGmem
kdFWVZJ2MOvcWE1yquiYMIcJFLBEIMc2nrO008MQ8TvUEiJvfrs68mqQvX3P9YDy4/UCUiEhhMFi
bFlEmA4CjkBXE8WR+aT3TTZuezjwrOd48IcKmqcSsMlQLlNiweLhndTpRGaJqUw6VL8iaQbiqkKv
xFwKbyEhJLiwrp4f9WO/uPMGdRA395c3IFjTUF37b7DQ8023YhbdU9T5Gr7frN4RLM1gKjD7OlYQ
DLqbwojLdeGlTG0bscZOVNFAmOU3jVDQkDjjmS8IWopI1sPEOFabcqAxxGWl8SqJDV9QQmmVxIN2
Nr9A3OPQdpxTq2n9Qy+o3iiswuNg0y5nf7JHGPqsyZSQ1mV70A1BV8oJzXkLMOtuq8GGuGT8FqcC
1iy3LewldpXQPWXbwfgcSI3zuaWyzW03wfZvC/giJIIbIo5SFKXPUpfY9+Gw8iW1rLt3GtNvQfF5
yPSJeMS1xg1b3NQ4cDVF9nNDzQ/A9B/FQ+1RhfS656AQ3H3xviZBfioeZblVre/KHy9kNixT93Sl
pZduTS7403x8hTgAGHPBUSikuC5KUcuiGOPIm6OtcZkOUkp97WVd5o46/ekyPMSc1p/kmNFT5s/F
3I8UPDskIafi+Sn6DCA3/U7l6QwNi/3NULNJX1tZmQQcQPc6VU78L3VJvLm1PuDcP+t/ihviUlUn
Ad+3YoXEOENisFq1JDMgNR8O2xwJ9XTcP5qdSka/adQxDxp1hqH+y+tRjjI7Sj+pv7h9C5nchyg4
CkR+oY5zdIh7j8ZdMOPZA2v8B3K8N2h3BaWjfGx/lg5LfL0lhAlPRAr3sBoKf8ptPJWLPltfLzzK
aQglmsrlsIz707bjLKGm2IgYdnto3wdtoTd9SO0YFHonl0OBao07U2PVcTrHWVbiN3nyuA50Xy1L
BD2gePZjzBQE8VnfQD4+QhbQVWfXt/gjl2tR4ffZw3E+m9oBhKHjLT5qReYS0TVk4+Sy0XDQZTcy
1/RCNpX7eh6pCzlv+7G9/bD1tqoiUG0+fuirWYQDR5KOGSv12l95E7zUJ70kG3FOvTKVjM7QwjVj
x2tratsq9W2r7Zkzf8ZQh17cLN3s9Roazf3TWcrT1rckooEzPMhjaoXyIwzcyZSHwyqrl/wOKnK8
00gv+SmMPQVJIhC+gKEIF/tlGjS8tjDi12FsEMp2chnml78CVFE5e8flyD2MB5fM5n866IVWv0uP
vcBOS2OM6AN/KICJeu0/POuIrr5HuYTdhrzHWb4zxFwuKr5aqLQU5xA4uhRh/HLg2ZT965qaochx
qi4JCrRgQSml6sVSaF4osKTaVL84xbhh9qPHOr28PSwXcTohep2N6p4yVEKm/knsi/S0iym2rO6Q
dG0RNg/dTRaWpLux2I0p+OPd4qeqYigQ4l5rTuhVSosS6Fqo7u6AXymTI9zUxBzAFZ1XkqR1UqFG
lxUEtKrGov1/squ2XiLutOc+ouba5XHiFOeIxqzoMsF2vgBlFi/VSw035XKQCDrL0ZTnB8FsWc5h
dOmtXi6PmCW+FEAYKuG8M/K0Dc5275k0Z5Qfh7KeKO3A6SbQsFNMuRJNFYB8gN8H0GKTWz+Bc4TU
RvwT+p9MNouzNH3WWa46yq9Mis/5OYt0PziIpRRADDiGR+vvTu+NJWSpnb6yQZRxiGgLy6iBoWlL
M4skDkde700F+Ha1I44I4zBORkkbOKyfZCEmvw/ZNknmdEhy6cokyTCYslS1DgM5/qt8FeKqYWKE
O6ZodWmfWesaQVG9QQDVvAfFSrHO/rABRUYp4jfDhaicZhvFAhhePaO9bI6sQ6O5ul8gnv/en/dF
zr2BvETgW17f7Q4HqUF+TSq6wXDn12I/f3xyfXvtJyvqadQ4bFwv05CvI9CjBuOWwT/gDktWMOwX
ikeN5MdsaHBq7RG2QIK26nmeRGglUiCiTxRGYCdm6F9aECawZVYv1ShzaJgzwTLLQtpWZB1KKvlk
AlOeGmuXTbYWHUQsFkN+0OFSxvIq+T0QTCfGdBdo2MBdaotPkpzwoPbbguDoFVX4+lVd4f3Ynvp6
W5JtAS6ygiULfSPVJi49ST661x8oyyETmzfnxCGplj5ThYnXXM84yT5seLEZ6UKx70IJyR2jKzKq
ExbAK6nSVg/SKs9mZ8OhszOsaIeHDfnWEzcavUvTdN/t6jiD8AbEEWCo/LDY+DbGPJfGkl6KhzYi
Fvv6I2Nd33PKcbmg39cZunoBMI2T6IRZrZO54IO1F/bZAeDBNcrf0AWvtPaN9t43VDoBQ6lfiMrt
7+aMogy/16y89+qJ+FExx+cfXpMgKwdrkqXlUQPaX3YVkBGR7eig9GH0FQuCwkYVJvvJ3G8vKVE0
tD8dYgmVBqC50I9sBIkc3dL4JCA4Gvw3L+MD/mQyXEuNoOXZJdY+O7YfhM6ZTeMdNJM3iiaTs9yf
3JMXNzJw6N7tgLg6bLyDW9qsAUOCpBNmMJgCrFepG5ZNcs7B1X5AdIBFyjJamei6p35afvrHvIQg
1WmAa59TV4tju/XX3TQiza5Zw0FK6ZGdwwlhXI/tCnOK+mKEJ3CmmYbFhrJyHd8fOac5RH+juJ38
HNF6fH+3CzusOWgXeny0CuQL7iPKpWBetTufglKrVpomE/l2BhmPyv+Ro4ovzv/g1Il1rJxk89yy
qrThPTTmrJP1duDxHib1tIKSrmfIjNlmPgZSwsIsKlgyfYk9FTCxOxR3KLuJ5okwWXdPg/p/Z3jA
EqxrkWsEdN+BSrXcdeEQo31+adZMZJNFjj5KiUzOtdMF6z4Ojd/7b3e7Kbx+Aj7n6hRGp3I7IIOJ
oCYrzFFtsKV/ecf6XlV8doagEo0TZoSvw3WiD4Ko8vpL3kTwUERzDfM1D90kUZhVNVZj6qH9K9s5
TA7PqJoA5sjYzAqk41H/5uN++c8Non7gUQV0XGo0xs4bkG5nzoaJeP955uAZhS40OXPjRBhkCjBM
uxjHaczQmmReLqLRa2THcOqo3APJAiq233Elq2xiCJGH9IDbMTU4+dCsLpNskEdW8MLw0Gl3Tpw5
PBZ1YVjWTL3B4XGWoF/LG7+ZBYnrc72puyp/eVKyel7oc8HKSZVU9VflwLD8t7141/Z0AvqWrcxf
6QtR8qdr1hnPUoik3NmERNrOjhVDcSAd9aHfgO5g8c45n2KX5s7vMrpnKpKm5cfffX2mlDR/jw90
fziwU76k58To2aZ4u99qVqyKK2ECKySUBhJ0vEkyWrxCFyhg/cWIrx83nqRNZMzJTXOFX1jebPeZ
qp477v+jQVKpFf48XbJvD7Mw0VwklrvjNcZs+g/iqLaIuLDdjwfI6rCWOd3+7Jr7Akd3SD/jpFF4
O96EvftU4kS/97pGNCBWHxO+GntxlF/AiODE0rl8jV4Y1FdmtrV6RkED7oWd3A3BtAMHEOMJ7LVw
lNCAcEp/ks8dJr5ovYTi8hZaRpJuy33G/9q7dqi4Qa/MHhZuS7PmlUpZIKzc70OBxdxuwmL1ZxlW
0lVNuT4Kcl1b0Kp2i5TXnbPscU3S2vZg5qHdTWZkfFjzvW/ZYHzSU/dUWdybrhNIAfXQ0d/wBfPG
Pn6qmAaZRAOK/530nGUVLGeHXRvXsi1SC4E11GWmaV1H0lICnBxudbUqXDbje3LYMwYaEc1R+elL
wyh1oW0TzmH/rf4/pfqcurnWzYixHbnUEEKUP/XVjx653jzaUSc6/CoVMYPfa81OMZ3o8bY3CpKf
s6rOiNpCMupfqzgY4dUDEQuNGqBmZbkdLc1IrXJ57+apzshIHgBD4aHt9OUn/VZaX5TNjVGNqJMw
e1HLv8MhR1HnpGeu44vpoQAOS6soGQpCaVVs+SOC6qojehckD6kdWP+7VjEULt9blv/vCXaNlMWF
+otgF4FiADEaMGB2U3dExBWKtXVZ8sJb+mGx7jaD/z2ou+OE0TBEU2Edzj8cljqH8GMfwu4uR4tG
8b1Q+fluq78aQBfNRP1L8oDmBDAB+/6z8yp40NFpqcuc5gzySzYGvBECkcBYGaq+tKyGr4SMcIi/
cc35jAsRHg7ouJNz9cW5Jye/3OUyiqLzqoz1Dhcoifnm2BPmTQ4nQAWUTUbgeNxqkjaueWDo54HB
Lkj23TYZJ39I4C149ibvA4hZo8SjW+e+GkPHrOlC5ONNBaUHiCZ0k0E4pi5mm0NHnQe7Zj2DUlM9
H3IMZn/Bx0FMr/zkE+B/ysodruDolIfl6pr1aoGZwE6V9uzsxE+IOUMTJf9ptTppzvbYIm2VcfFZ
Nrr++qG0hVeT/mE5SRa3OWib2daVE4Ktk/4KPv40SdW+Qhb3QSXrzv3PZ9D4gzllmgDuR7HT7lmZ
QFQ9lDUO6VfqL3uWntWoS1TcrjQlYAGDEXzP3UwfJiVcibGCK4QBd0GUJtGYkGpMBufOmRFAs/VN
afR7KiDpke3dvccS253dt7BHOp1xO0WS5YjWInxI8Vxspp06yMc3buu74H3bjIelDemVbyzA/6px
sNDhErfGmTakhWINAqv9X2tX8vfTVbxpx/c2OwWvno+FtmYJ4BWaa+3M149wgyOQhKN6q5SqPSK6
e7OlyPyQ+HL7dBvT0Ytqftq/JQ5a2aY21qHxKsvtiAIgopC/zjYeASJ9w9bLKgfOVwHNG5X/veNO
DiDY5B765WXnPmGpBnBJvm5DzsQ0jdYdEtyHMOLDDmgQ5/eHrJdTLBZ0pNCRqkbNLG2pmPdHyAq6
09lB3LZfXaGZUykO+GAtj//wI/x6OwtzGqf/EgzFQ4QGtxvGuXg/y0YX7pmIUsHYC9HTRjofBDqt
pmkIows0Ok8ug8bvyBw/OVDBb06rLkZYw7B+q2GUgp/31L+U9YQeYH9skuZITsQSxmU/OrVognjo
oWtLrFhSRHBYx20UTy+h9k0sZt+SAYhhJriBHdh8u1z4/qMi+5/wj+865wfvg05YPwusc2Jgt0HB
oHMCnMisEQI9ssYtfMfI+npnuD6QdrtcTocbdqcbEP9+Nt6sEn3uLGjeB9AMyTiEtSATQJ0TJqFt
2P8VZiTZi45egFJXRlsNjAgPatnRBXRi388jSfxHuS/xALpy+qKeFQfXNHJzEqAB9WKSI/eRZyHc
L7i+BeEc/4gNSl8HMWWaAqG2WKDwzyYVFtx/ETQyQvitXk8oVzkaaiqPxgjmpfztFsUa9wnhdBx3
z0czi52fXqZ/9F/oTpiXL5AEphtpauUrNmFOK/KSc8n+fjkYAyUj03F1N4BKwcJDBWqL8UASbnP1
Q6UIrrOnFhs08mRPC9KHvx4TQNRPwg9Q3drMjEBHpMwAKQtC27f5obwLBC00gMu2K6sgQchztQ8b
tfVotNDax8pqkFKX/NwP+CRxgFSXOLFgrhZCLB/+jJLL96EIb5MipehujpZuVklQowyhw4rxF/nK
5QhEldCbju7q7oofAONlE+laZEryHe3oj9GyxDZiDtDHMuB6lgmDftXNDO0/JCMxrdrRYgxPrDZw
z1UMqfy8iFz3bz1f7VJTUW0gMkdSOnc35nPp8VMyEzXvesNSqYDGrIJFPSKAmOXDWORfG6dQGnPK
fDoXPcY0ZXUFctZiPqvO1kuGDq/zseaDX02Sjh4qtaYuaRkpySlA4xdqKFQ+N1xsWjUXsREny/xm
85t9mAFjx+Y9jm8UXbwh5/dYQ2JC/kWpMDDfizoMKh3el1SQP+QiVeLEIBeC22m9+wZUGW0LANJw
fdliWdtypgLxiz9qNygQ+TFYor/0mte8TO5+75YV0ccFnQlwtigjdILtgsPwq6RwG3p3U6UdfvDN
52+vEBLCYn4SJ19o+INjRdmUB6KWNSikXcpYeM35gb9HqEALI7iUlvhB2Lac9UTMIYJeLl1FkCHM
OQjFuAr6EhV8WugmUqaRvdwYwiYPhDrq+xNghnYC0sgUZrAxBK4Xz2SSG5MXiEp5sFFfUw10jAPO
A90J5UH4hF++mFl3Z47uTKYB7as9OpcvTTYCWPDrdyJZszWiomWpH2rtj89RWxo6F8hYvw/MjK3s
uf4W2LAk02B1bXxa8MYFbbrAiuykgoxAshXJ3mv5w5MAlNxRWENRAc74U4PozN6IsgDncoHMbqCk
jFKYUt62f8c7S+DDSLWVNz2lwvay8vQgHpYRRtXy2PQUlq8734gWWQvhwxg8eY8am4K3n80nnbfg
fSPanylALZCHSTZacLXjWEwcPRM1Rs/QOGpU6B+L2VQ+XbqLj04zZH5tqKhuM/RpW2jf7uJMJe/r
DITEaomI24otFWMrhTh/rVO4drEltnUEuQFmruFLdkwbNdL+Txl5mq3gmmaVp6bdS+JmgWGjvJwe
FmLaMjk0xRpShaQx917K4mUV4LP74gUuTX4Ogp2HDecjftv0U1Tg+YI/ObZVq8QtZIpJchOALCsE
COsHaosmrUu8N07nmtIPCm41JBE9NygnhmYO0klognRyvBN5WHGltreB9EmatZ2WxRo8u9H8pmfh
Qi0WMd/XlEcTyrc+mUIfGLKQtiHWW4JpxBgEEWMDdPFAm7H8ymEmRVxqLKfztrDD35CnF4aYGyn/
omoExfwcVXjO6njchC+fuebt+8lZdZ1fY1o7c3XaBv8bkAr8TXUKrWGNsXfZaqIJBong5kJlv2Bt
Sv3qX/2Y80c4MeWEA4KqIxDMznZKW9+y4SdFitLKpzzWvrZLvn9ILg1uoLAdJlATUZuXQRXZginy
C4fmHhPcgsLyul9LoiTR5q+gZ3FZow5P3VDUmyl6ClwfG4sxNMPBPgM6qAGw8mi3y3XDDOEttosI
6DG4tARyPxUqQLYQ5zMI8vjpy/SiLHaxbWX9Qgf7qtNTedX6NN0LZaA9OXjfOapJIYWF/qEveIy7
91AeJvXmx/x00a40bjZs2kgYKyr4ziQJUKYRUwljtGYJ+xnfvbW392s6NwKUPc6CljbhgALeQI4N
mKv922Um30B6i9Aw8aiajCbicZplL3BzzgdxebFGLh9ixue3quCiAWkuX2IyIFyC8/ovMd5s6C6H
/ZOCGC6Sqa1uYgEevLSwqDRtHpqTOcECVssKTxquhyIMEQN1zfhdCm+pkkBh7U1waKT60xVjwvJU
yn9UiKlXiTbcrpI8EgdM5x2eBWRdhv0WrnPPfXUv+Cjr250tfejPuhV/L6lH3/wrn/Y/JYswN8KK
Kcn9dYCL0tslkEoRalwm6z/wSy2jiYxWmW5CVlqkyiSkDx7KEc/jIuTovoHi9NJPTmiDcn32ffH1
Uxg5opgy4NnxnbFp6mIDYZQxeUDgC/SCjVqhw5BgTd2+aciif8J62mKddYzRUhvEgplPZATaYyXh
/xE0pJek0V/lG08jk1L9/keRUDfhpMAHXG6K+JfEbsAlPpcrVifDejF3vfvT9Kq8FDr530f9R32m
DmdCfhgojbzpjWZr/8ns9u00tJut3zZeEbtVxYFG29GkGmQb1x+pOaDNK08E3drx+45xnwApehXx
QhKZT8BJv8m5YEUBLj4F2DpRhTLQzRg6nIxSJLdXKAoN90dgRsMkGOoV9szC0nl0Tp4XjG+YYmmg
UWz2e5J39H2OIT5+2/3X9F2XUhg76GnYodx8xjIaaWIh5TU1KaVQ/QrcbtMs0Z0MGZxINne0fixg
xOtkaSyQ0TH23eEyUaSlokRVaVdrbRHQ/+WaBrWgGRuGN7uex0bBnmXiaLwRSBrTYHadyjNGxXJJ
tkcQk9l/DJJ57EzB4/XvTFkJjlzkS9CvAeNPgWI+wss29gTDaZNbZXcFrFUxJDtlzK29LRB9ye0m
MeKOHHJYnZb82on9lhaBN1UB8sEDzruLciId5F8qgx3SeQrNUZybXGkgtj3YtQxps7YNwCT6kmGx
zwT0JpMJVW4FXiB4wrATE8VQid8O/7fGDW4U0njTh/Wu2ElGjk70nf2SCFXUUJSW5Q1J/CEbvjuc
y2xWu+wuHjABPSpnRf0W+XPBn8OZ/o2nCRUeVH9A/IxaNA1zA9mjUkhM3ObkkHieaa3WRtETuzoy
oyFeLEVDH9mcGn6TT8aoyvmPhD7zFHOVEdxv4im3TM8cTHQ8iY0vpZn5KUOAa/XI6D0zUf/NzOkV
PHMdUsCBkFu7MK/AjP6ibhCE6Xj/9i7On55MgjTERE8y57BS4pgs/EO99wpb+sdJmn3waDJ3QHOo
Ut+BrkFEaOPtafXg+RJOntdwdBRu7dFI/QqrU+VlH6GHxfNTFQiE9M+CP+kQpm07DoBs4PY2Phhx
bE3q453Lw67WCRlcsbI/MNpw0kttC21lLVWUWdYK8LbWYbOFEhGVolQ51cLSxg1eYZFOYnYZxIiz
qwjLis5FtctSZF1Pd0a2RCvu4J20o1K+CAs4Ycr7toZsht1ug2AzjR7kA1MI7IAeK4iIFEhgcLWR
1O4Q1DHWWsZcuRx4GF/x+2hU8fvvpCb2lacIwPfXtyQ6eB5MFmjGduEXTe94KzjBIg/Im5XxmuX3
wFCV6H0EAMKm493INhi9mBc5T2PgyyPvVAuSqzDgYf5UBwjwMIaTw4O11OM8ACFfVS6hrf6xH/U5
gXcnzTU5BiGzKjN8qwBu1QyqScyXzJMj+Q8a2Up+6ZD+cmAw9as3wdXS/Jx/uYfxSr/wEFoYCvzQ
j4r7Pc+We+rQG68kg/j3fsAylRqp82FuW2ZAHipwynboe25I5BuB5yKKEZMIE1dSej/RHp/IazP5
3DXglEfSFtWzl9GFcUltupgL8Y8T/guBJr+HMRXFj2q1F3tDknoFXp6cncpiTtVsBRC3vUXWGcxU
+05Ib8RjSvjCErXqrqMGqsz7e0yBvkrYMKT3tSDItzPtJzBYbb1Zbng0RlypoIEGb7kE0YKhMQ4a
C4S7M5dWmSsPRc84cagWVpN99b/jSI19iRexutTWQ/6uDJM+Kfx0sJsmLVHtpW0POtLubkODJ812
Bl6OVrenkQSGyURrHPrHmB2xYdqXfBqc7M50Wd5/n9oGEHsSQHvK72hEs0NUDIDbIWIq5+Jmo8A9
UaC6CtKmimQnr1Srru7CasyjWmza3W4QrV7y93vaMN/08Nu2LRgq0tigYjkQRY2t/JtBZpy6eJUg
Nk+NoYkkUk3XZm34to2mkEPBn301Oe63C7/cjm58IqL2+SeS7idSHXMik59WVvSUENoAhsDBaN0G
GiqmohZr7Py5YvSJDfHhwH/EBDtIJaG5btfy0g4LfI7efVARTUjBFdkLX+A4XN5WtocYTxzYimqf
uV/Td/JwkGq+XqpKQhOqin4LSaIQj6z54m/uDpERMdQ+5ue20eGDZqwZ16/Eboi+TLlxnqlyHcKi
HjfFUeZOZP/xyNGNOUVV0dU4RPKwcJIlB/EAK67xQFnoArrv5BEEfvEw/UMuPoyWFttlPqKyTxqt
8HeypvHLZIbZH/HEh5IGXT7kwW30qqHcnBwdiFUWYaqGyGrH7SadhK8tXxatYDosjC6nAugMrlKd
LQoZZrugGx2TffCpTtfOkza4pOZHN+xKvGS1TsVuyFKkA7dV+pGEogdps57IdbVBefQf0od+LE45
+tn/0kmCsx//rZDyOVXAkLdNpEwV88YkP7m6/BweSdLBzM+9kxnn1CHrgPor/S7qLYG69d9Kq1HK
A+LsoqWjJfy58knTM3FDA+E7y8K//Ue9WVIE9GhJLb2S/7HKH7uEHS+TH+72OVcmTGYrMV0bXwL6
C6WP2SKiuflDy0R1r5dbaaWIi/fKBEU14i8Oyy5Br5ICxDL9Oie//tKDNY2unxk6spC1wDcRfnke
TF0C3V6W7bBETR8lVoSiEE4Qipal1NNOY7MM/zxmUaD9iycdW6kOSNYU2S8zL2s1hy0fYGHsF/iV
/BdYoEBS6KZIsyo5PQZOo1VFk9KH03WQTJBVAc1StBTqSr+kFv/XGjPUHg4X2vNWpCCvYwUdj2X8
MlXxM5p638vJhuh55dsQ5QUWEsA8hAUdjNgDEvYvJYF4k7O4vGsPX8YuW+Y2Ze1c0j4oLh1PShAP
kqKBCv259EgfZPk0BTDaAzPgWuNdH3nsUkibFL+lah7xk7WgAXJYFT8qJdaBPFOXdaDF4Xns8BXk
k4RdQPvYkieT5smxzk90KgdC1V739nUttxG6TkHtFNQGEvGj26VvmI+Znz9PNI150etRt7o/Jdgz
3s/627rmuDr++beYTaREZXPaF8n8v8OiVyjI3exSrNKCMfW6WDNiErOQEWiD3Z4vCPY9tiNJ6Hs/
aeayWjyXgzCkxsTOFWMfINV4MTUvXAykTOkUvDlpcArhIMoM9YrjZ2vunoKOzwN5EpMux2saeteO
JR3CYeZgy3k/q5K+75isgzuvxIq5+sMKofsF3YXq8+p7QO74lsRLku5sCMXeKy/52RoE+A2m1ZEJ
IgE8TppVMQU5MDWjuIVJ+LQl/1X0gfosuZL2P+OgSLQ+ZBvIETVNl+LuRaRSdHrBbWQArxyBl0hC
/L8S8oYpg/Gp97mVe094SeMXGL12Pz/W5RKMWjwnC5IbL5kcIle2DzPrEL5eFTmAdnQsuipmgYx1
tUnqaK1PZuwcowCEO0oW+JRPEeA6JsY6E3/os40OjPA83mqGpex6sCIT+t5RrYXB8JlOOGxlLdBS
tcLyofhYX/Ment93AZIoIR6bWtcrzQkit44yY5LdjXUInlhhCaVEMfsht4Tf/4jLzVaTfiQBBlSR
a1A0aBrWOHpdwuzCL25VoeKAqdpmXWXopqpiJHBKgsldljuD9yOO9SsubMUvdeWJ8duWMVIt1LVh
JbiZ/SQs+HcpDhv/k6tfKDxlHDFA2nzpNTtaJZI4cG2/CtF45gjlzlHER+TwhfZQeVkSYS7EDmbt
j0bA8xNa1fULF0wOGexN93r0+J336RU1nLdh4MDVoZCGGQxXBj9jOwVLWf1uVIs61Kf+nZAun9Pa
f4Tr/ICy3GhVy2TNcyvwa/pyaXiCGg7wEa//6CTfmDmtMhollslnrWFjOo1d32gkzLwU0+cRf0cF
ShdEzVqd8jpYZfDrHZi2ZOF4NacisXikWk+rvfhlmZcpkAbArW2yXjylLHwpsIqKLIYawo04mbcf
ReDu0zP61HI/KUICzsP2YlmcsvpvBokRF7lih+XLgrdoLU2Qrl2CiFAhAEhZSRf1bn5FS3mthX8g
5yGxeiLdEtAE9jdeBb6fx6S7r1gwyErlC9R2Xum3TWnlC3yT2lG5kQWtw4A3WYZC6dRHvFJ2E3fr
WzA/Q/GWwj9IJaU8J+a9oksqemIW7W18gfmNVD56K1QzGQXhQuzFgGM8hOngBwvPA9FDa7HTXZiO
Uk5exRrqn7lPGJOjHn/bn7/v+uIv9/fGehIrNbDfhTel9e+zBVHL8zPFOnbKHg/1WBrK2ISgcCop
WfSLFXPnQrn07UoLXTxFlPg9sKd6FLwNNvKd6i/QQTyeMkjFJJtzplIPWIOo/RDFxSsPE8+7uSB6
9In9E5vvaVBx6ExdiWiNWwt4e+Qa47A9LDbw9gSuMU5D5I4EuQWOLHeyAWbN5nPZRuFGLS1YH0GL
PfWq33RgcY+kzKK6z7htQNOyQRvS2fVRNHLS3kI6nSm99YavtDXWsUG+Rfoyurjovb9UwGPY1bCj
Ui0K6hslmukYMHXdcuLHCpHNSkfuAMqyATHBw6l1QEFGZcAHXQ37a51L5ufrmdujAKKbqdu9qaVZ
84YncBCw3A6gLyt9vq0nCbX/JLd/MlH2F69XRx/gZBrpfk118RIvEQtvVHJKGUCAxptN7MNyt6Rd
QArKVrBhc/nZHtzRUxM3SWF05DbYWcVK1eC2HiEIs0n14CY6+bnMXOa7Sdz5SdYMFX8B7uh+I+AB
OFdLrsZeaM+c/Dvs6Owf7+rUowzDYtisZjJ+QiQrwbsDboJQt4tC9oHquK9kpttCpEpbRV9Na2ZF
5DDPPPz29gfoEcNav52EzdJhLfhzfD+/lxSrV3VP5yhUxHq1WP9N7hgzO2590iQ9WtN7kLiJcD2+
jjQRg1cwYsz0teDmMboK/tcQM0RJO/3nQat3bgffvtbYc8dWIyxlqNh9PrxD55PuY9+c9dBU+ie7
DacnFxeBkrk5ers0zb6NV3sDo+LVYoPixLU6nuVBGiWFu78cdndZYFiLCnhlPAq3B686YAVGYvtn
6MAF3meF5jMxZkVZfhDbvOTTRMQw3SwwdGosmb05ukIUDJPG0w4PlEENEh/zkXIkONc/igNpQj4X
fE07ZIGLgs+IPI/1uu1WFpdUZZUgg1nXrosQ2k7fatE9/8GrPuwrRo809vR3STpT5I6JguQFYhk5
iJq35M7IeGNuhS9E+FzSHeZn7FHDn2g5qJApTKv9u4FAoLs/kYQsWnl1Dda4LUFo/wH2M6NY/XOY
R+dFuGn9LIy+7RSSMp8pESGT6D9kQUSiSZegNZWywCrXUBy3n+Nh/pSk2fAmlSdoOgwJYTHNGACO
C6uXJacGBzIUJR8aCn4WmliMkyvCrqzfkpoAItFadK0uTKP8ZnCDYIsisEau4G20HBAgGhW88NtI
ZJHjqGhav6eJ0HdtvQVHEPZrUNrAVs8HxVNBzTffbiLXPbF7Ycpe0uwRlV2qJhUSZ+ubyc9CYejV
AVJwHV2pzofS3twhYQni0JdJjYH8ZhRs5lzP8ETJdwn5VlvCdL4mLApWZTZr+DKrn4foCWmqSswC
q7op8vTbvyoSI+BINyhifXwhk/uxSCv4S68BiC0LBYgA1Uveksiv1nGD8Z04BoKIEVsSLMYEYNG3
s8P+6u7gz09HzGtHY5betsACuVU6IAkL37lHXN9jN/kGWCQw85uyhGR1k0yPawFNZ9SHDb1SwCAV
MDfy0SpqHhSavDQ6k3RVg5MXQuEXydffcTOmgH8Tz4Zp2LWnTX90B3jiFbsu0mOe4/vi1U5K2CHG
oBGl9LzNLtlySvitT5pD6t/+60sJnBkw/5aPv5iETc208AhC1JHocOJ/4sjG9cLo23MUuhdLOJLA
adbIzZAXDDFYnz9959aetvTKnYm/mAMVmgOX6x5ReRG7VUUAjFJqKUVrF+N74Dqh5z8i2rNdIBUD
2cJW1Z0WOZRmmfZrfWFiKDvmOtxT3Hxt9bUSwcbPNzz2uilBCHPsLAVbZEyiLXXFc7ARwp5vhxvE
RUi5U0oKMq1D9SW2u2YV/LV5vMAK+KRdmGcJMKh5Zsv4wcrUKnIeP0LaAPDgNJv931Pn364QGo4s
okmHdQhJV6yyMkeOJ5jxJeI7EUC4tiISdIZrIkhy+5qn52MBRSnrBsybKhGnwxICPm872QNi85CA
pSXTXS6mPCXu58ZxcbuCE3mBZDlBGDifdZ1bTvPYZKD5vXYDHKtgwREch6ev1UmwCBQgN0jSuNki
0AS35SkJpNwGQ1iIz00HZJ9U7K2GqOrJBuGqTFU84icxZQ8vIrIagrTdFXdVDVnR6w5rWpRPN7J5
4IZ5dthSNg5JnKdA58h3FTkxPu80bQbnItyzX3UOg86D/iDiGJxGBuO2cuai2vgXsj83whtXR9+9
TtCqUf561oYjYeL9vwc6wihW19geDVaKxRnMep/BJKXKfcMKDqLjYFtM6vu3oHuBUkefUDDFxAkJ
1D3IEHZ5DzAEl6jQGS6HP90otIip35VrQunCMJ7KAxt8/yuUMtWvA8+CLCXE+DuJQFBnbHWbMaSR
hrGxQctH+npGuF41WsS+KaailwSwHsgs+QmuFfDbd1SiHdIYy8QW/ygApL8EyJWrcFFcJjhKWXKX
jl3O2kmhf+uh7aGEaFJi+cs3TEs7YHxNJKWOr/TREM+ZUNG3NXGFv7z69hTHyGPjdCIuHq8j5fL+
ifgG1fc2QOtUpYpUAB7JiVLpqo82XjqTlV0DQoPuoDwMtlh0r+h3XdeVpzZ42FxvXbyx9UnQFHb4
KOKOlNaSdL5m9oplVlB/RHDPysmTgZv4nYdQ2aEdnn/YMuhIxe9zhh5tHII0LS4+6+/fjlRxTOr1
oaVnLNnmnBgaatD+qMhrhToQiuPSpHSCCkyvJkeIzXhgmFOeQLvFTrq8NwOdhIYf5n08ZEtCz+6S
w1TKklSAZ/UXTamYR3LAdTnZCVD8XgC776P/E+QwncILcOyVlDI7YIIHLEMi7X+fFq9/+LvGbGHk
ItjqTVGQDfse8xz5IYG4bphg9VzMeKvXFpZ4m3WWgOxdLNDjQkbch+OrRhOwNJ5IiusFXXOiVf8j
9DTcZkAwcKr+vOg1NERb+2KfY/+qO4uRrRY87x4viqlP8v/gYr1jnzpmIMFQWpOZTJDkbCjVOy1r
0PlM+2mdeTDBxUQ8BqG1aOCuqrQIi+mFyIVftew1MPjKBObn5h0LMHYr2M3XWo0YuoysXRNiKVOI
LgzRj5DLd2/SAtoCXZ9ON/vlEcO0NSfxr/fvVil16sRunv1ya3EsV6rZtLhOFirKrRts3iz9zn1h
+QecmAz1Eqw+u57kETNtWSbJsazqKHc0lW6N8GhKBLqG0TNcA29hUH1ezoX7EBuFWYmjPSDarAUg
cLCPqiyEURGxbG5Wc6H0p7h1HQXm6few0iVSTuaopEiPO0ho5l7hT0NtljAJDW99oQVayKvvdt/B
dktGnqbLvpWakcELjPkowB7uUxddtKIZa4iSGR01ZyFtrHuGnKz85ntVsVRJzNXFRDJxLPS4IX/d
RQ2Fd3rejX/4DMOo7dW2aQPEzx+1I+/NSy5R8y4Mz8v9YzCD9A7RFhTNEyXRM+nBZfDH/YVIgNTy
TPOLPGqGykS3Sq6Jhq6OQzAF8NEj3FPFffaxesFKy+u2cUlivoqSepQaUWSAhdpfsIJy0ezqLUBp
GKwh/ZsUw8sEm9gqaT9T5e8Txuz2cfdcNwVJzGV01N8CuMvGV4UOpnz4OcdlMpqDdduEpEcj5cGa
TqYY/brm1ROQJCfab6e1ZOlRcLdBid+xTmEG9mbCz/7nzVmRAvSPUlYKA/xx2Efzl+kiu9wdN/kR
rc6nqnS82CLTeJ3E7zj9YLk2AML//IDRBQpXaF1P5u9YaDMmPKopRzf4NbSh31bUnji3MD0bdkzv
aYBFylyBhsYjTXSsDSVKBMmIAg/LMvLVCfT9TuDAPsahKoxrRB4jNQSrnb5Ckqo8dRdK4qO/EsCu
fqJxrr0VE5OQWBiFjlOqokBDiN1S9W8Wg1iQCcI/rwUEWATR5IpGm+JDYzzsKL/b1w24A8YQOtjm
WRFK5Q4qJWJkQAEN2yCCP2QciZivEz6qrfvXUVyKNkV46QRvVKAHql1DikA2sIkSCFTKYYs75UDf
3hdHAR4yIeP20hzU5+7oIwFtcgb3ZXwrZ8HyHONxpgQygi56+IadNBKG7AQimGvFlJCCeamtl2o+
OZDAQ/N0pBjlRTA7Zzho5e5+qIqZXO/O6TqxqDRftBwhP6vyqa1YAEzWpiNqGwRn7NnvKjXcEu4P
DQAKcO9c5beRI2d5x/dtEnmiozVDHuTV+WCPzg1QdBk3d+uHl1OHR4HlqkscEBC8f5VmvG21MndB
lZeAKxQTGQHoMf+Sq/A9DTj9UFsejyUCjsriUTY/oWsEhcLS4KV8cRTNCWfJSmoaVOA329VJyGiZ
qVtWn/tMqZ1Bqt1K/y4R6v+ZPvrgNEArvXd6HIKUWPqzRgjI7sDVl1AI88ajUsqp0KHhnT6QBcL6
CJYca2Ay4qw+TFruHOIFMO8J/e908SILlQxEUq2V1V+/Ljn9tM3bvX3oJDpWwPAKvAJP+duI67y1
qD+bhtlSVonyeiu5GzXGyCU69NEmMQlfsdj8L9+qgIAJJIbAjyLsd75blZYaXr1fuEVdE9caS1yh
Eh4v4oqwoLj3QSeZYcC5K+Nc2/fGRo6FMbne2RkdtqBpJ0WLrsop4oX6MEwY0mcokLfdLoPqExcW
waWOv1K7gsZfxY090TOGm33REG0LEJ87AU/Mg+tSX4N3rBwjigEff8I+IAKeoP5CSZUun2ZiPudd
07nKdh9YOh4tdMDYOdagEjBt2Tx0Je5Rv/kfrrfU/kMXLIK6AT7SQRW3jEqykP68R74wZ0EISgox
p2eYGEWDxwfDbe73CrK4bJiawFenIDYR8/ylQuT+5ZQNERJroH7+s+7MfW9w96cOxgaXlnrp+FoM
SUxDzRby1TYy/GsceZfye5TWCbMc858a6WcIUc55ImK6D2Qzy2MdpuT3L5jg7lg5qul0kpRd11xh
Ull5wKPKJhjlgOnMbWqgGHqXtQH4F/7vyz5LuU+wRLTGM+mPzRjJ5xGepvXqFhptBuXVstzr0ap6
8GrfAGOEB7iZAzIK56oLjtFcvkHqh56grLg4didW1CAyyNoIMERZcHaoQ5YizvF6XRoSxtmOXE58
Z7MSyJvaHGvyw1CHEulcA6KxQZyKB86bQR23uFkL8LUpUg9UUGOrSAeHglySY/V/7PYBpP4+PaHY
N/KnnCLKriibbRtx/0CHmQ1aRnwo7fN/GPfqwKkSnEpH6DBnPmgao2IVrzsA1tF4HSK5mV9razTS
xIS4vf190tH9qCU+4mwgwleII/EsvkLZTO+cWHDHw2o1/OCiLZthq3+uh9bcNKw2DlnCSMJ5gQ5K
NfPN9Owzzh5eKpJ0cll06aJm6NRICcCSxfvo+SGI/nWTCrzg7GAOhK1hBIDQhcGXZljPfBH25vMy
M+cgrwJ6dHDsQY0rVV9vkf8urFsQLIXbM+sRdeCE4NzqVoQtACr+PHHLsRe8eB/UPz77MeDBfWqB
eo7AOfXXTrUT8L0th0wv76O8xwhhVwCLmQr03wIjtNlHO6aOFptEsW0AFJucJI1uy/Ax+NKRmwv8
kPJJmUbiJer74DpXxkF/DWdXcFkasHdnGtNiBhyagp9Sj1mu8YdbsHYHy2WkzmhA/1jcoQEi0NBm
xcVDnc0ZdzAtPoN+pm/XMJN3UnZ3UbPa2veBt8vv+OBGBvPx+emGEFjzAHsvDQppIj2B2Q3Kr4LJ
x0XclxdH0DK3sW+RyoM4rjWG9cJaJvqgiNz4Z69bLdcTShDL3KSsT6m+lP4pi/5alsDBGumCNzC0
Pkidl7q2YZHdl4P7s2xA52Ycsjvf6P9yRvWgfIaKecY12JZHyoAIMgxzfD6NLguJrvF81iTK9VOT
CAhvfFkVTsp2A7hkVbdSfD559K/EMrdDmb5G/od4NAb0sdzedxE6VC7zqT5HuUxMjnyVBCUgBN5Q
3ZV6i2dQqX4cMlD5FgW/JoqB8Mcp6p3EkFU60WUldSZ8OWMKOu0yKk5n1uVJXjsZv0wTpXGukjzq
63aSmrkFLgh3B4FB599XuITIlECO8wq9msjrpWGGCxsQeoea/qHdsDMUkvRthJ2j6Iv8mKOSzqT6
kVmxOHfYAiNTAR4eAwAUiHybgft7gTkxOJdNg9KGfz1GMEI2vz3cdImnaFf0QFyFVF5xRt5iNPie
F461R57TMCcLgdhxoyWi0Aq/RaEPxZ4JyIb9lU2v0ldJ62mcqsesTwhfA76/aObIh2njn4SO2Ig9
2aGxoORUe0ofMl7flMmwygc3UhAFH+TTqikFoNNZxbsnrMBPwEZYb5Pm8pZEle8UaX0aIw0TRiOw
GbzGBnNk+Eirs3HF26Gecc2VN+OfAu/FV/qn8TBhmuwWYf/eRbCqE2dLJwy/gdUZfuSTqcN2ZisD
A6iBC/8XdDlPQvT3BEcRJsM+lxLszD7cxWk/PfZJjL3Tb1uKYtFu5s+4TuhcfRe0fASbZjO6r0De
PyPh18lRrs5wfJM2QkSVSSKQn73Yswb+Q/exxGV5ICsx0qxVGQ1WaMnu9W7eluOCG5VphaNUQzVo
7Mdyff1siMlegQ8DEQXv6KFO6JYGaIgE3OKCPSt9k+rh/MOfMGIDCHzrTBLGpQ1PYNSGZKIs4X7I
c3aSKM73EXraj6JRVQNVe/IuuWhGV2ZZyvL5Ixg6TD+la3WsacJhSXN8RWFWUT8AgnZPdPUIhrpN
0WpK5uvGPcS2ibpdKKhh2Y+jZjNTBV9WY9u5SyFWKLX8rSSgkH24ydgcQVgzyHRZhNg2vOlm8Tdc
7+q1/bzQtI3IN9ZMzFDaZHiG/2rGj2liO9x3WSUfvyGCmq2EJIP9l1bl2SLVLzir2x+Mt8Kk5zti
C9hqihqTw8V9eTxtMyIiU+ecZtt1JbT+5k34hMbTjyiFbovY/FLeSkTTymswjKZziPDNYnvyd8Ga
EYKQnVStcDGAlJrT6Ack7HaEXZ1OVyC64mJlt5CCdaSRTaaXBW7rgWtymUw4v3qPL86Am7lRkL03
7OojYD4lSnuSwJuvrE68QkH+aMS3FXg4BTF6vbYjVC4G387gj1VD9Zq/z+lVogB58o2LTWjMTEES
g4rZLma62fcROpyPkDGavIRXBVzLTFczM0/f7L8LQBXfDMHAG4+sR7r3EAG70cH9f5UMv3QKgv74
6Ygmmk6vvrNeVGICAYI/CXM2ob3RhRTypEQPe86KlOZRFr4jDW7iZ+rOCqEEKAaT8azaXgNV0jk6
AE6edlW606xyMbiRB5PBJ/B/ZV7WdZzkH3NNPAhM+Dmxbxbt1tudmr9wT9TycxE5e+aHA3MjJiWt
zt0qrlWD/DHushmVM3F6fP+fsVrO2AuHLrg+FKzsCOOKosJrqx7VhC5C/nhQBAvfjKND0Rgp7sqc
0hx3o8jGW9uGk1NcbaL96ONVo7TYhQEGSMKJ0kG3BF9eOPk8z5fj39yTCSwYY4h7qM/RQxCkuZjJ
Qz4ECh+Hpco6glufdfup1bOgYKAUlzhUAWCey5wUOvy5Dn31Pjw/vibDXm6Wn9BjNxhtGydzK5pE
wqYXdcyarL8fQQRc1Ae3Tc8N9hbRKjHIcnMKNeZqorVJFUIy1opA8X39gkgloT8I9QLhD5vz0yfp
rbhYq7+/ScEEwhlYnLUYkjcqGSc9sfLGr5P0KYjUb42BQrXGKAecV8AIEeVHg2YqZ966aWn5bZ5Y
UUKfV72m7w+05FJi0Ode7EZsyFoyQ3qVXfYNAutpv8JX3J8zAG3/+W6yNnpCWhKMvdkbxKWUh1cG
NGFsTJngeb2oVrmlfOv2AkzIk0ezqhxECosXTNQKAH20qgOqUrysdo8JO0dVC6Q+Og+kfqjp1BLr
JJvsItRVHppjDtsD4dOUmjxNKaHU7yG96RiXiQkBcFCcv3rPZIhK7aifF8CFaDzYLm9ygxt/vTH3
lB+DJ9X+CiIlC71KJyiFV6ZFL5znpJvyXxM0pqDokTMSojfYQK/AzsLtyESyw/y5DDlxmBSDeQQ4
dYog1aqqpdpmjqfGSoqB36XF0c9uXxieKQxKybs8mW81eiy79QBZLzO1K8PTbzLNu0yxBDF8DHn7
2rdmR4I85aszHJwcITYk0kJs7YaJbqQ3YMXnAUZTsfdU5LtOIczM579G03jNHGHjCLjc7Ib+o2gD
hgKsHBkChR4vStajY0rl/H5GubfwlZ6eUaABq4HNBm4rGzh/ZGuxDrG0tyxl08TUjrJhiCAohtEM
O2MB8mjAkyhidKaG94zSpm2slcfcEvfUY5rZ4wtMn12HuFCuocrE7Ruv+4q3kxuE/JYxzwZ917OF
T0GGVyZg23AlkL+WrOLqXjVhmS8NlA3uVMyCcp1A3VXb378gCP0JeNfZ1JFxCdl/ukjpuvMjVyo4
IRqq6vZoOuQc57+904bwio0kisY0papw+hp1JMRRhY6Nfo04Rq6Q/kv9W0Sw/iQaGkmaiB1V8IqZ
aV+5AqlNOGTNX6flfLlV9u8sJAQ7Nfz6/heHkuKhl3/Lsg5JjJiAMVxzbZ4mOYeefG05Eur4QhI4
S4E3QKp+p1TY9psoAkGK/RjP6+L6+RE32aS7cfySh/lwq2CDIxXAUNpzEPuSC57OAZYiQCCopxaJ
FeAKU8Go2ejnRcu7A3H4bSI9y5KSfMEfjlch4gFd1fb2CqAlBjC72DeddMOG5FBulQJqjA3zUQQ7
bD4Hnwb2EU67IW4nWSPI/FC0WIY43FpCp/yt0tv57opVPH2K6ho1opRizc+lidt7j+YoAqJdAWTD
919T7RW84iOqb4GaiX+AP2j5UvlL63C/hg0tPTBgUYF3GVoHHku5zZprju5/Qz3w2U1Brt74qPU0
bOBrOpPDVO4SzfzsZ3YWonF+YOKOz6vGhME3nBg+nACtYs8Yqlu0Zl4EUkWL/wbX1O+GbGh4JLIX
4hBtRo9WbckmJdvLubcEXDN4l9F1Qd20EmzPTqDiwgLu77n1vKqdLeSQS0hDQfT7QA6DrRzOJzwB
f6xa+dAwcLMutDxKILblhN7V9LMAAPAhly8RrnEpHY5p0NdqroL8riRXBfxNbg+dOCYvaS9XEhKS
RUOp4+XFD7SAeWki8lQAj1QCWyh/E57zKEVvdSqVmG00av5nmoiE8xGbh3gyU6xtQfI7/LoRx6Bf
nqQaObdh7lQpNEsmedyCdq4ch15lOhUeyVe0zYX4zlrtEVVRYkp+Nu8NTIa4ya61Vr1o6cDKEb4Z
/Y88h2fP54Kfxk/DwPy5okbc+8x+6u80IfKn5QQTq8h9BMFsHk55ifUzSv9h3qXphbp4/bfOFp8x
4XSJRbQQvVlwVKK0wSeC2f3tN6fhW9wKPcgPDpNHpF8d4vGufNPvwivVxidUyN9YIxfKX0MBYzgk
saADD+pOCE7Djjnqgq8uSCRrFE/KVfv8o8K5U9AGE24pUxLmwKumCoHQNIz3qNxXrNtRDN2X7yRj
GCtSaj8XfOFehqonbhNl/0ScaF0XLYzIPaTDSdwA0ny4juRbeFp3s+w9pmjH/9NlxuG/REQzE91r
JQlqSqBkR1AeOHnd9XbS2Oljwz/Wogc1b1SI3VqptM1WZE8nqR420g0R+Gly0LNTbpJyjzrIqZLg
9uzVk3If4bx/tdycmcTkaxtshWWbEVXyIA3Y3QLqyBNdJA8mudrpfzvZrecXCRa50ZgfQK57WpMf
7BNtKewz8iE7klsMSgLotFPWXNTL9YcNuhs1cqNQeLmK4FwaKFiDUkypaRwZioxiS6KdDws/MPqV
Ecy4lqZygDWycpAgc5ZsTk85tnv2t4nEuOmyPVIHVXorWkBiUxariLpH5AxtAMbEUKRphJWYFeKD
dIZz49/GobAjDGMUJr4eN6RSALqCw1pGnA7uFipZpAEEmf/QBCFvtvtoXDdBBB8nDWeD4GXEwUnX
psy5sf4ZM1gijF7bcQe5gWwmciaaf54TWcJxSMzjmeAT8rC9jPVW6+AaFV3vzTbgSAJ5N/xga/aO
EfAu2/Yolh8NcK9wZaJeM9DsdXUOnq0WT4nistTwbVmBKhkX3aiwkFb2ukhFFYJmxvFJod8GxzNk
Sws8F4ynpOaV3V+/TdzePKwrcjN5eMbuOYO+TAJ0ayyWE3yZkV2gAH2Yswj1X+cSykEDZ1ZufZ8f
CoRxqYch5m2B/feSaA3iyMWf7he/cdpf/gTCUt6yxMRHQ/MfQ3iUl5yQOU5EesuZwaDaxnVC6JDR
Q5ZgqJlOhFYqeOYCuYiw+C2qpBIB8nH0UfOjXw8jwvEhy+1wS2UOFmh1WdakXRRh0E7yP91zew0M
V3paiN9mjNtZhHBGPDhAV+K9QyBAI3AR38q0CT6A2N+Fza2c5tFcimaGOzF4p/PGOZ5kNjAyxEdL
ylnLdVZoYaP+KcOisJaFbfrNh9wO3E5suQhHVyFxae3Avcp9k/B0TTheiBYJsxnRhq0Kp11NVcnm
KaNdNqndy7r7MbgQ2FWAPf+T+d3nlWicF27SIMtMQMVL9FGm/78msL6IWWmyV9Dfl9+9uFriZiaC
mKmwIHGjNgQv6uW9VBrblTM9fk0JmOFXf7hmS30ihMfK+mjxYmfT1ByOUzE7nnu7bSWF0YeiPsmK
dxAcyFe7nClN+fz4IQY2PMsp7YJxC8FRIICa4efrKMyamV0ZUG0IyMwDVnrrfNqdZW0xdegQVcHO
sp3ltYunQva5/b2OzYfN1rDvhSNZshz47HpbT8vz0NzeEFb8+gFYe5h8DhloO20guLoKg+9yBzAC
l7nNQ5WsfAlAkoA1Syhnbpv0o0z6MlLaKWlMt4ZSTRWL0KIHe5rRm4G6UiClH88CgwpVW95fRRJY
QNtIo099EFKO9Bpf/4nyt12XYfnxOLl/Bm1wjSzEU33F80TdtfKgXM8D8lkxvnTjPcxz7iFmPXvG
TgEfDmJMQdQkcJGA80j2mwWEkZCcwH8kp8fBs6kw+CW52E2WVVU8I1gRs3QxyjeYUkXILusjkPe6
1fXFWXjlrelzR84PrGUupXQR188n/yiwN1ocL2V8pvplpCGsVaePwsafWrCgXzr0zF0ARqMQIlk0
+0xd4p3JO4cBnrvvbzY9XwS3/ye6iK6Rk126cv2zfNLvyTqPAiXQuoYQLviu3q1/igrR1zgGLFQo
tBIg/X7PDhqyLDz8hCXsBl4M688ih+6dhSnMirUjfEyyX3yy7KMVi5w+QFDn8GfM+wX1r11ZT7UO
CVaAPZ0xXqTwE/16iRzPRbH9hln66tgA0MhwHNbP9pyoiwgvjefZWCj3FPt7bld2y8ST+GnUO+4b
MchEvPAEvGh9MN4K/bDtFv0OfYbiZBURobmeuB9ZEMxR3FyN3qz2VzVg0+XSurzXA/YHfpkuKXiL
kyFu8rhciMGl7xXD+Ms3oLUmM/XzVlDX1dXPj8WNlsG2t754DC4EZiD9dAp5hstij61LzK93Rg1e
cWTNIcWSuhmp3ZCORLIWGuX9o32aoXNZVyyVHpILJLpSSWXFCFeFV7FmUFWBSVCSOUOv9eUQhniC
BRG2Sg5Ymp9UQbo1C6CTmJJJSDKIl7qvxxKVmB0R9xIyzE7n7cxhPkdy3A974ZG0q0D3FDNSCtY5
AZrMTeAsR3sFoG3pofq7VNT9JHGz/xmPPno6sftrLFnXoxiaP0UtGuyEFpPEskiPkLXJUyR7WXO7
6ZXrLYyDkDix2ig8pBuxL+1Rl9UcpHPZ4/1s7TmITocKyb1fXj0+eUOeCwvIhQlpUHNmGTJ1CK5q
pxi4oGAwuWVgzUFhBLaFGSDNkjm9e4P99tontQQXtgGy4y6KvUj2xR+jisYasOzrfQxgJs84xyRv
RcrmvOKL/fxp/Rvco6XYJXdMBdzEh6w33oNxdB54ac43RNUeyO2JDfm6FJ+VC0011oUv85uLX+Bz
kOoQmxoR51eNPDD1wQuTTStn/fuxYGcxpI/+wryLBkv/ezUKFJu3KnH0Ck4ZcbZKHwVhyANyvhgm
rfV70UtSxHuMwEMnkpo0azCEHVKnZwfzjCu2xCf4nS2e8Z87KLl4o8nAD4qRkcW0TIcnk/uIaSFz
IKnp9GzisCwjiuhJKwKcDX/RLvJF5CY3hl4D9yWRuWnWlrksL54cV2i4Yqqr4wdxnCqwWX+JFJSU
D+Zg8enP9pV41CR7n0RE2dVnqmQv97NAZ4sIaBuGSDf2WtLWzgIYihz8KzDO3SUNLHRMUp7qpwFJ
Oo+YHsJUCUAeqlbyJHD9zlZ5DJeCorWDy9QjRaIW/rWLZGBsz91YXajtlZy0E9TKVXK5Osvu5wly
uqqUUQL79NQ/ycn19pesV5EAWlWAZejT9AJXVOrc61O6jHMuryVRafdHb4qViajyvD84LYKPo14p
XvBuSX+f/taG9A++9CC6BMMYF2kSWY1seEcT0WccDIDAC7C28rZTlZ8L3A9wBj/ZgZmLgkQywa4N
Xf4uWuIUyjsyogQ4fFD+t1Bp/Tnxtn3RWcCFzKOTA7fPrEvV07OPJVBY4l41hUu6u/39VM/3RGXJ
IZZRLXIp06/vGl/Viro/6P0HQEblq5KWNWbJ6O+3eN1/Safa+aiQBaiQbGlEkq3pNwqDZ9EE7RG7
RcE0ErU04/lCVidpJqMbgDDCbZFyKImYYDPTomrVBoTmOITz4rjjo4N4w/hXDjGVhESumFSEshPN
8rrFcVXL+gw9r61sGXG67sBSTFzm5i7paAcOUiDbjFhm3qCnjXLntxCXi7rObcheePAskUaI5W+q
TCeCyLtUFnfFe9MZ2MponsnW07MHn+QGEXS+LXg3RCvYfYYhvjoenXEq3H4IumsddcZ1KF79KHo9
iaFu60Oi2RgI7inds52onQfCqcBkFWF03u3w/rRXqYfYB1beZ8sLd3x33AwVmEeC5yIVsC5PZ/TG
aBfRfjAoOm8vjF6TAr0SSC3wtMq/23bQrt1WZnaOA7N6T856acfLQAhzKS1rGQvCXZFWfzYgiUiZ
Tn14MH0HngQJWQq9WU06egsD1fw7yLgSeNVu1954aOiFB45INABPAos9ywA/WPRYwrjBH8QGKUNG
1jL/dnPH7YLPN4m+nFwm/0DC7HpnlpbMNkZHvu1rEHKq36LaOfUaUONETKNTDqPEp5cv4WCjs1Xu
hVy4zBUxag71VmzAIbfRR+Qre4vYj/zO33NXAUiUMIBwbiwgXO95DQBrUIbJg3mwwsZ02006FQ4s
EPtd1I7jlmnAk2Sz5lI7gaoY3obQpV3Zx9im469v36Dt5wlg904f1NUJZag85VzCpBuVAdCiQBFa
Wl7NULrACbFQW0zNdm4m2fqIXJ2dSTrivwF5ibBU3XIucUGwKfBOruwsxeSPbQbhuRVVo6/2xTI3
MMQsMf+HzpDhvFRmspiSK+aE1W7jT/0PFUZqYzGe7YNlasBK6+DffZjLMKcMBW7c0qqbIeQMeFYc
dxIWKKNupthk+w4mm/eL6u9oae9UcdevqzhVvBiy9vD4iskq6ZJSaYRATIHVOAt2L6MiAoAlsJzc
HsR4tiY4EiWCYV3Wc0fYV3C0y2zDC9RzVvsUMbOALi2/e4b7O39F5K6pXtuqerJVWtv8fPJsHRcV
QCdcBIyGQCBWDHZiKoKxvGJakXguMsQNcVSvfq61FFUQWJ2n3DeAZJYjgSyxIbVNmZO6/aKQKuDR
Hz0Dl3RZfRSnMDq6GR0szx964i3inC8MRrD5OQYJ2995inwqAt4b+mrScu7N9iHJ9LMsvOmFm5bL
pAl9HF0uQrz3YYjV9lgewIETeqUbJ5K3CkkpqLLgPU3oje5cRaf2MP9UyEnoVNEa/ldskru4Q3nP
SmOOGU9PJmWIY928oPk0dZ8ogYPsAdTNtUqaMHTILndSgfuVRDOgxfDq7wRLzAPdaxkbvfXBP/ro
EFSwK47KX90GlN+G9lW9qUJeseIOabRCs3BhoQRBTgTqljN19cyuG/vmXjKwBCrHhKTrnPHS+pC9
EQwKFRPeU1q1Vhltje6gIYga5wmoLPGQfwwnKFKWJ10gacaawF5M7RYK83JzcLyYLVEzkBz6850o
kWfs5/0Bj6HDeo+eZIR8TGeWwZHteBS8fVQN8ztN99CtdUFDbHc6Wh1gVLJd1cUYA1nQtbLUkEF4
C9BLgobfbYtIdpg8FfbjaS9feHrgzmRYe3Pms7ZvNHx5XHIDmOAsgMw8KjPmQkdM0YYxXKPN2kE/
KR2SaRodYZHLODTZWoHctZJ/tz3U5Ljr/UwFDwsvsVqtR0KpXWLWKKJK4xDJE0qUbX6WDoTvQXOA
96iY1bmmoEaHTqpJ/IpID3by7DAZsEKP9ttqUBwvnGgJ4H3btlg4y3ZVSJAWyfXxVoaEVVPwd1lg
Lgjgz3lBhTaQ1SWwcD7myiDPINbOjuW9NeGjJl2U9G8nd/od41MhT4v0s+5Hzp5xz2XZpGH0xgNh
Fd2LizG1A3UlsFckCKtfc0szAn4GvW3Jd9AD+Gq7w42ltNt39qH/+FgpkWbmK2Nv6rS+a2rZ1/GS
YAuYILdzztn6zhZWfpKwbFFbf4pKOP5v/9Y1ZzcphFxNGpAShUASoAR+HxTApkP56KzvhzV4Jfkq
Jle2K25TF6gZYmVRentLZL9MSPz7H7aTG7KkxvUXifo1FwMQWsEjSITbLIlHpxJjiD+JHA4r9Qec
nzsqcPuUEcfx7lvGoNR8aXTXs2JId9LrtdxUkMk1Y4EI8hn463quQgu4iyrzg49euqpV2UecoabX
SepA6t/iHPIYttLMUh+ijrMY7XY6c2aRGBDhE4dzWPLgKhVtt06L/8TLY9n5IQsUpn11NHQaPVne
2OrkaBZDnePtuvyM63qpFBMdVwlZ74Y27zfGJ1UiyHs9wM3RZhzeJvdL6z64JIkeuFNr2qcFY/bD
WlKGQW5Wp7Z5fVcWf43utsp6kqTm1+9zedKMWilUsnH2f40F0+G9zHdkDvsPto42HhaW4KXh5icU
X1LZdlgG1P9nQq8xDxJmdUEDSbUzr7cs4KvDBGsgEfbDfjtITqwSPiew0R0wYbc67EZqTlCeSKJw
OqiT8YrIq1UUeTEkkNV6jA3qDoy3k83sScQpa/y9Jfd7E2QSYORYELEDw57ku1d4h7UPI+8BYILG
qfP9PIV0UFriAWk4B1w+59wcuoXLTZvD4L0YYTiXKD6DvQG1HJoNLQFARea1zB79Tt7wBGXHgQKh
ihDghqzNdXudn0mPdBJ3+gXGc4sa9jpk8NgRpY9ruXwE7YpiJ+2ggB3v8Od+7hGWvNMzR+3QewaO
itmP9mYXgsRwuUSAXTsW5pjIuKZl04502GgWpWamN0Uu6U0xPVSTzG/UvWnfZsPXc45qK/YLLPHt
phQ4VX8h/6cWXM3b9t3ZOjgL8NKUbQntOLILd7wVLT1LLSJyewX6B0PIBh3szDNDIqL2R2dpeCmI
K/i36up9nbRfhiwET4fclUXDKSu/KCu7kDOWD85hlS+f7RAxJNEGDL/+Vrx77ZiT4Uqi8dHxv0ov
KNELZOLtaMxOqloHh5q71BZNEpCPX54kDlG88Ulv5Jd0pmDTNNZlvXEzBwz6qsLYuPXTwHvsCIe2
H5EvrbwLivlq+U+VJd1nmrAX2YhLpBoP5PPzBwqze1qrDCOhyCt3M5m6+euZHAn48dw410AHwFJ4
8yTEXTnDyvKhFeN4EDMY1eK7CXWQCb5kkaF64vj1NbJ3cZl00nL9PQZX4LOVENbeiH1Ybq+AS/mw
rXW0NOYQLAyogmW/oDkFfDcMqeUT22seWgdh6F+IchGKdb9jvTifXv5lIBhVFJ+FKKJ2pnukMHpJ
j5BOVxJBNlB4V3NPJ5r4tC7wqbpa74oxozZEeigbfADC09V0gmdL/u2S3cC5vT00pFTiKttuYFDI
T7+45Dcq1m9xzFaLiSIkUW8ZFj7nd2zsBfQ5Cte/rRvhm2TBJf2gjguYue7hz43m9xGN8u6+VT6t
wu5oXFFjq2QPDlPsm5potx2NdJEv0y5mkR+qsHPTp9bhD6IKK4E4TIenJJYCMcZwek9oWvRj6nqr
l1PuBLcckUJcT6zkMhrwbovha80eplNy5/9w7jNo5lBbvxIQsNwD1QHHeVzNX0GloMo7cApfOj7y
bA4b+3k3HPJlXhFPQ/TtWhRdW8F+z2VO2aSjeJjivK85jOqXrr+jA4b/V+/IJ23W5IG/AdYqaHxn
JJdQsAYzU5zQgJF5B0BZYMY1vLht/OFFJBO3c6VC/lmMSBMeyfID7Zr0TPLqBURFImHkVGatu1fH
7FWceDOjGpHjxUZJkjieRecqjqOGxaJhQnX2wFoXKivGt1GoZkN2bUNLEUw58Qb4gUQVJW2Pb5N6
W2FxhE6KsbbvT6xKnIXWD2AjSGBSX2YyRmq+CjdnW+Kc0TWFEaI9vLv47aBD9Qk70uKfWncJTBFQ
3ctCb7fgra4rRcFNkasPpjpbOCVLrX/hFZq3YQruPQNgOmJ7v/NSiK4Yo52YhFVkugZHIf6Luz0Q
8o6xE1BdT1pWy2B5HLIx3IS2htcgC2HO1G089aMWAr240QVXxZUZ1acZ4D11dkfGi2Mf53k5WKmm
amjDUXf1g1t8V/FvwD2la2YvJ1KrzHq8YFR0p5j82ZMsbQwL7TlRuKaCf3xjAi/Q8k4irK5mA3OK
lX13mGvPTPzbd6xBuw0nfunxVGmRFP91BOf3FyQjl03VCMMqdAPUuqin04Ahk//skupuOLHwd5Nx
6IdSoz2JEBQ5JHr8Zx5DKTKyUTh89aBB/N71GRLuHkVt9FAZt4bVncqic2rGZTo2x79j57zsJ8rM
oRY2xNqf8Km+wN0FuVXhu5Q8gquNpxUQM1tr7k218uSwATaeFz7eH0mk26xRS5aiyNQeiSgJnBk9
hMUVC3ydDuDZgsaquGR0dcKIPd5qVzN/TBzM4gpnjFEQaK0P7XErENk3kpj+lXrxBrsrzl/8y7Le
utI1mPGy9K+yJBZZaSz9iLDgIfRE7Kpo9ic6SL6/ffaLXYsK7AXNDpzHeE+aM56a4BXClu+zOMG8
Fn9mZIohwHq3oqyxB4TvNnjFMmTs0s8FMkX0wFCfant199bSlrBNT2BnOmw4yaTPiP5HPnZqfZdU
YxqXHNjc6WpQbOgKFU9LtWC1G2v8gOOJymkUMGixNE+VJGHzDimkIlCx3R0WTWpvDuFlDKrB/3uA
cZfVVEdjTtRLh/mG8r2xGIIMvqYEHgEMxfxBnJpXjmmBDzSmUQ4ig1DMrui8pMhlMm4ELPaGCHi5
XicaVyotZLOymEkif/s+DCnwl7go9p96J8pD0ZjPoC6cyqJAK4NNKMETMeqHfO5/u948ZwZhBB8S
OElNfXLQy1UWFZqZfEroZNhDdJ7Nul29hml9QQTebjBQChb270dL9B+N+W0ZYqpNRLmc0cA5FbaQ
MzNi51qBL4bJemFlaMRUQheiyhYs1deBua2wwl0vn27EJxxcRpQ/ibQLlNOXj6DXJGyUKG+t23Xs
hFWxAMCDdnMpVv/yFbfR2hPQRk0d4rxLlb4eyc6kk9pBQDie3xGX1AYjMf7iA1F+PfztxE5bD+tC
ReEuZCqrc+7Cyh+tSV/NCTluYXJi3TceBSllawz2bHs1LnOS0/gSfeFyHRJFYkC2KuQNfXvEAIAA
AYWALxUap9vhlNREtDkIWT6Cq1BC1O76g2GrL3zxhf12faRKocPXw44gxKZeudjD7l8RRAOg0Uq6
MUzOMKlfMrlUJcmVTG+xzuE3d3xTy+58hhndz5x+7IWuR2MqYO/10KWRSC1EUqSAHOOcG8ao6Tuv
I5PzA2iDk3xpYUwQUe6TStX5/ccHOJ3rCOBkfr7LqqtsVhWNP3m/IBB2eI+2Co5d/Rh7OZCuonn+
nGCEqSFTUj12rmFnfUcdVu7RF/bjidsDfVH3rpc9inUnjGgy6EVe/w/2N6rwfdjgVhhF5Kvp03bL
SODC9effRU6aEFsrwWbf1z3ZvgOO2biwYEiUa/7hyPOM0YMGCLOzv2bmt/7gE0B8HvrffPtyCJlB
uPk325+z3kxlWoQFWAkoVWN3XoJlxKXptlWl4lWxXUcwMmCNwN4xQp3Dfgm6sbabMSSSUEYm1orR
tkawDI634ioK9lOBRFFhqQjvTIcedB5a/nP7MTNJS5T8k6bh0U+NuA83BxS5j+mQvfcQZL991S0Y
5WFkIPXXe4uew19ov7TW4pSciF8xauF8Zcn2Jr0GhFvPjIGokJKwu9qk+M5aH1rzo5DCP/j/09aA
0sCqLSc/d20p+uqdi/T/KzruaaQpchVnYWUY+1XQ66b8PG0F3PYqzDG0pbW8JrD8ut3aLj2uHwOa
VmeOp4Pr4EUqXGzOj3coTWj5wvq/irb7eYecNnRcq/Z2CRDc2JQkemsMkvzjbh9EXzzorl6Mbe4z
OWhozTPieIDXHfERlJ2E+1eq5zOm95XDjmu7TRBJUwd5gHmcL82k29D2gK/5kZx1t6vYMHSwKErv
hV3jlPKP9j2i6d1TmtFH+Cu3sXIafWr8u89DUE1i96NUD+uJOtgzZ8EMGFcIJ9UeDgKvUj5MTr90
wCDf/F7WHyvdlX0gELvJzou4T0JH4h4Pv2xddjjz801Hy10fZ9jPsBgQF9jXm5qqmHL2YMUZQwfL
0/5Dsd1x7Xf8frti9h+oAWA7ZzsmlwFFkyt0kf/KfRdF/H5SFo1vNrS1UwZ7eFbN1Qzmd+XkC6UD
34vy2ugfccTcGv8aa543lgCA9SCjci6GSgQOpzjcPnaTmjWG6VDJOV+tEcNGcWn03fdeTa7XRJ4C
ox3kE2lYNmne040ltMMwn8gDF4m/Jfl+fOdlBa1np9Rza9iXQA1IyaS7giD2e+SpFo1VZb/0/18f
h6L/dd9ktk5gAlNksyJp4mqJvzaEq6qDqfgtiFjGkgNfKDY/QEPZ0a7VgksNkSRDKb9huqZWZpj/
grqcMFSbUm6tzvYE4NyTtjSbUX6xbe7KnDTRarChfYkBmGrQtVEdzZJle23UBbmzojZ64NClCKto
Nw41vf4I3aY5MxVgAtd3yXdZAyM8Jc+uwBEVXwbmD1hKX7DHI8XZ9hjozbIpJ5Amhfyz8U5TYm+d
hHnRcWazsgewh7OMqWE/az2Pu1ErBOM1RYTsjhJATAayeqfXMnPc7/Gn7DzKGHMTGvGOyxJjoAaA
fkVtyW6mcwmgT5akB0s2UZMbGGUrjq49piFvPkl6RdX/hN/EdDRDrXAHPQzMCNSw7BDrM1Z6nd9c
ToAOS8Xz28skWKZH9HNvDteMgTWzQdmWoDe/DJ5zEzXIQCXp19fMBNvlnHnxAk3BorLWYX3w8rcm
J4wtVvYWA/6s6NSeiMygM0vI2vSSgZx0tE/DTjasZx5Hk5PCep4ge8eLFQhWom32CdjKluE7XnAI
IpjB/tOnzThVta6j7hh+gGPbU/F8qglIaDxf9qJVOF3dUocZmadkZysR1vHdj8GWTLG5YbLkbQl1
xLkiB0DG7TR3W485wbQSvSLkYTe6LTVD9gwijX6j1gFrAtzPulzDG5dCXgFK57LRw77whGBzEBqD
SisrwEMyR8MgtnERD/DZxt3nFZ94G3zRB39VQwCGHiF1RTLfiLEqug7hA4wBiSx7CGMj8lX8ZdLi
M+ZBt7ws3Fqi3WUKaRP7NFA4igIFZxYkv3hvVGWF+3zxE30uZclM5C/3dJTIDKywjscQL56mNCMX
ziAnBVsdfibhp778wx2WyzPfECDmZkaUV6n9g5SJqjR+1McFfW3e7AHRpczsV+3VhP+VcD0dNAtT
j/K2NnnAXJNdwJpMLDV+H+27V+AfsEWUwYUpKLnwUbbqELrkLx/DJQsy+ORqnpxbk4nJqeAgZxBJ
OMB7vLS0nBnasEzBZwLsLZ0dWTFx2feJRUHLfEV1nV4BgGZvXnBiE3tf07BUOeT/cqMm6McUcZT6
Du1zWEpbLCQ9WpOkVSqMRtPg/EWcKlKZ1USq+UcVbs4M/w7fma+Oo8RiHll5wwEXrpCEvOOLTSTv
kie+1nMz7Klb48PrWivKOewplWUNYOLHxF/Mme0VVyGXHHNltRVqyV2f6M4JG2fGJivpXm5AaOrc
RFNwSz+Fqq75Ig56zN0kd8fc7/ltZw3KNwBKjd+cFnkPnayh3AKu23I8meOvyUFQ7UtqlwqT3cRT
9kpmQmqGS96iyTNFJ7SnUuaKQ33Xh9eF54HSMpX+1cZ42f4Q7Rl0tSjOPiWRfL5GJledHcw90Ejj
tlYTYZIIW9qybmEdQUWr6ZebYQUzNUtmcN9IMmXJvWFqhnufYIBYFY9MPUhG1oG4Fc2nd3dZMQcY
1IOEkNkrJqM/Li3zFIWK3y1OMPmoVKMckesGNpVLTDoKkxbJpaohzq7i/ZYyM88RHsI6urW41x1j
UPkAo4E34V5133IcZKzyoJw+POCZmeUjQJE5Gwq/nHlqWPADAjKoWeWJ1vUizlIgvLWm6sh90yMG
fbXQwS97CsuwxGigx3A8qK2oEBkj8P6ADx5CAGoEx7h0b61UqKrmAu04npZSY8rdeOdSAri823zL
OM2wcG36NJAijqcLTO5/6e5CINiYz4wqVf/nQgqBz9QdDtQY/SC/F8YOj43l8sb2bD0jsRvglT4Q
5Hi/BCDjunwg44hWIRFBVKYhb7LsNOoCPlYIiembEYq22I0f1nRDBSabMQzj+p2W0VK6fvnJrdbz
4kqWT8n3rfKQ8pNG+WqmxJRZwrEH9zEEn3RsLFDPKOYaYPnM6mOl2eA37zvhOscbrsVXIcTi0YEa
UBdYV7kMkIQMvvTrFpFOXpJaQE7NLf9Hkmo3QeNsOrz/TpYe+P5uwC4AcXAnIgAe5pXGPMScG8IK
qPRrnSTALVu/EgbYENK5/NWSSIQGRk6DV8KWU3C6htOXykgbweqQHQcIqDmMHMtH4/7ngnUpkE2x
XHQJz9oFWTyqZ9SN5beJ47VmFu5y9ZgWTTgTtfk7jlTR0VUIUG5plT9ymW11xZMOySRGTDJsqdZp
WAcm+PnPQuoHY9wwp0iemMscUaYsJlmyxrDeLopzsYoaz9KCtlf0wG9PfLKYC2OyztzsythgVtpA
YmPxnrvDSNxp/rhKoCragoBAzYkerduS8Fx6bCmgQBlrYejZbYM3QvtbFCkFQkOUQ5rzLFXKH/Ci
ybAZNzyXb0Jne488S3QasE3lsr8e5YwRVkqO/AfVQ0b8r6Vo1G60wmH2mjPRa4Yv9wT5bKZcJ5IW
tCkSsrxK1WU63pIeT3xUegt1/pFlEugPcdCZ8//WQJX97v098l+ZcQ2Qf7vtbUYTHI+82QybwBP8
vzSIHIkCgkHBkYOPDfxgwbZoq8/rCcSyZ1uCXFKIaDOV9vhdaOg5bV0hxMdk151J5PCLLaTgFKhV
mIHElxDJ7aNmy4aT2Q3Rrg+bXQRaf3Ci+ApbTE92bX5XhmrU08ezSVX05fs7WpUGs/AMQs3q8bWR
TmTPIqq3QK49UQ87zhnSPkDDeZBPAkma6JMB6jLUgyeodLk16J4Xa3Ibok8+aPkbaX5yHUQ/XUvc
oXJYgjagGWDgarmoFOpXgfzwcBEdGpoyWYiKY7ybz042d0918FyTXupCzpD+v/JLtDEoiI6e8I6M
Rp2cdahrgdTFG+2rQqg4PVM4NtKAAK3kIuk2poRTDsO3gzvpep6jjqI3Ev7G8cEogHjktijkVgHO
sQX0uHKv2rzJ16P5lXfO4tEBg41AvrmvjPlE/0AiG8tzpvaQQZTVh8UgDxRuWEnLcD42Z94DQziC
A86P3JTYKc0tWza085KVdwYx4bMvnsOc2ymfbBxpIP1pfFZ2D8/CyQZ/Y85sDLbVPqwkphhbJYsN
/4KQv7qxjhaQRDeWZT8u6Owv8ZL+CyZk47weLBbtuRdw6d0qg2zBw/o8YYPQGoqQZ2LKxMyqlEqJ
/GQ145JRXb9hUfdHBJUWdIRJFuN+YbgA97qyLJaeh9mU75rh9yF9J4Lo4jHB3SQPnuQQmz7al/cy
YywjqPVp6FEaYCwY0AgHPfcK0Rd/BoF3S47rBUVvmkhNzqU2Cbuf3lA3ythFZE+2Jx7yX19Y7+W4
dbQf59+G3h+9J23v+jXIJ53lTNA8lSa0cRL9hVrPqg3eoxlt4o8Yw2NzJu/I57kGfgc+6++nR11+
jN7EhjZBpbsXI/o/dEJ0hR6bPn9PrS7yyoCV5r/s/dNtruAc/B0qB7XuxZofySspNnjjXCImt2R3
T6xd7wEnaQ2Yx86HDqzIqX3xDIeYRiScj0kq1IVfS/+cQ7y2WKBmTThyruEbHxTwYvNA4Bxs65I3
h+OnPrPUcu7jUI8xu2CqzjOftFm1Diu3Gw/sl5lJsNN9SUJoF3X7XFunG7kr170De8UfjJVNUumK
b4ZYWdTy1Y5Z/FKs05GYKGxnpk42unjtmX3pjnAhj1CtWyvuh3mQBWTVbUcgle1TXpkKr4lIzbXV
mJQaAJB80V9G5ix4eyhZN9sygL3Q3Zlw9ObaCpORwZfocZIgzgIBqMWPCGO/sZ59fKNxnqvrLmV/
q9OcaR9hlWrVCR1aLxucKRquiLsOLmzV69URsDx0v0FRFHJFrx3qvyR1Hame8RJ81gU1nmu/k8IO
vlNOvL+qLC0XMX8fMMeEPPcVjyjHp8iNSvvPZJjrr3EqUnx1BO/XOGIgyAPp6GPmadMuon2Et4Jf
npkl3Dfe05GJqWVVAY5taNXT5bJWLWDRGRnLZmKjSgD5x+wP8zswWXLlX11qPFBB385TCkCdLkWv
6Z9RMGnYZZ9eyfoVtbO8O2Ft1HHYSg5sqF+WvCA6FhGqQyZCxM/I7+6tBnnZK3Xq5j4iV5sFc8Ia
6HZVEgdz8FMqSCRsxrN9TPW1IBfmKF9Rn8rVE3TVc3C6/eE0hV7Mz+pf68nWU2a6DTS76SEYmsZm
ffYIGCm4MB+G0XmsxykXYqg9xUbFytdjYArIVbuEvehMT62M1Ium+giNdU4CsKjpodYE3Fff3Afp
csckIXbjELCXazPSb9Zy33+eha0x3BPupqui4Wlo+PiK1viYORBhzL5Dnk55HuMCsN/b8j6tXCrj
Ry6fjSXbQoqvhWrh+KG0woIhASZsgrbz0eNiKH+XqfhfI+TE9eT7cC6Wp9d3Tlkz2DP2ru1QSmRF
LQzOIj8eVm19G2iLyuaYO6NJmpabqrmu1SVnHmnKrDxPZqzmlmE+eQwhpmAz5q/JEAJla+czuDZk
ckca7fCxc8dkmquidC2fjMiKgpPv1HzJv1AWv4hnknGIR64iOy0SsQBCbgxjhuZftbSZiyb3ldyy
8eZvqZYEuNQeCDuGbilP7nOAMrZOfRKsAU6AkoEN+drBICXmEes9EvvcTBns8l3F7L4h2I1GZ5dl
N2jqDhlO/ZpZtY4kksPvP3ZplUmUTI5H3RbAfSiBRMX+RCyUGRM7shAC9aM2DSlZD6re/KPbxZTs
KjMb9kPDLDLaKOTX7t23QqSfT8IRF7+X/rGuiHecNGBP0oyAa1HxwqIOC8cpSlDpGnyV/Q6/9+2p
ez4a6cdqAH/CrD2fs7LsHtiBAEEey+A00x7d/tmlUe53JjHG4zLeJ4vAfcNJOyVPFZaW8iZmkbFx
xyJ67hrnKLv32ClFRsTmnW9E/VTvfwVPKWsqBWxijhLpCrGcjJYWLy/KpYJTs+t4dbYrJxXeeXrU
APiI09gvOEXgV4cSLgHXpUeqhty6eEnhBOkhyssAMe0lxltXfgdc7FdgbZ+zMHW1e+vjOO13jY7w
b0WfxcqMJnda+Ztvm8+Ero9RT6RZruT3ofmqANvs4nQCSlt3+Xkaqtg/6KiPmf4TlPVu1fXL3QZL
/8oXDQYMrz0TpYYPp7fPgyULgeylNqAKNA9ifzsmL6OLfGVc4LwgLsRW2mphFZdWXtYnrnEsFDuh
okBFwc/vw5VjX0lDHCvDHag4+1rX6A/DmG7t7R8FdXYTs1uFIyA1LRW1TtFoq4pPlMGevrw6PniA
1TLe3r5FeqirxCSvMeX9icfU4IAoQq4NnlJUWtflIujrVVl3cxkKlBLMBa3xWYFwNl2RAPxufk3b
AtgEryArCUMc1FPM5Qvo1XMrSU953IQNhe6DgsEr2pBoOkR0CcjbrAvU8446oqiRICsAf4qg+07j
x67Ny3nbF/CjQ291Xz0Liu6XvOqevCBqVWe/as3uX+9ikERbQMTh03ySkOykX2S1L2JJ6vTIpfm4
amQaeni6sY3ya7AXgD5sS0zl8B2E4qYDoXn6vDFl/GDzEBtZicliy7ezq4aub+UUPfPHTg1Bm3EI
fh8Ntj/3PBbNzje9HCh8cXDXnGw86LzU7lSGAeFgD8yO6y996es2mlZTDYTberEQLqIU6lQhF34M
pyAdGG52V5sqspizXlz3R/Pu9bR3oamon/6eql3g0CyXpKPxFwW2wVPXToxZEbQ4nafFQASogp42
94eik98IDokTw1hSeRXDT6EVr0QUIEK10YNxAyGggW8Ac82T3ypwhySgl8E7UIChf5WQFCnQVrLO
rVD5Zrzq/o1L0qTnKtHs9xwegm7ZBam57Cc+Tn/odw+w7ZWmmzoNAAHK7YbmqgY6H5HPXSyNueWd
iAX/R01g79Mkf14+YljM8gDENLS9KoVl6uLQJ63Uv9SM8vaokbPGop6e2/9epHs7cscun702DANL
Yv47/P3AEKeKNwFWMPBScipNuRDzrP6qDHNDhVGtggyhJdc8jfQ73noKT6qUvnodkJ5pq3WEGj0a
q/cibVXbnYDIuTMA+GyrXitGGb7cxD4YyrRTn0a8L9FXtyMq6D7dnDmeGZIGqtmaNxcrohBo1Mrx
pxcurAI69Pju5KyQtb5qgEAQ6uKGttfh4HqY69t9UJx488OeEInhi6DZ5A7h+zkUNjW8nEPwsVAU
Vzj0UiYF2qDpNnK4C+17mW1T5aTZTN3bvG9TxQcTBpSpUzJQPLjuEiXZka0dGkDY2pBbULZyNQhO
D2wc4zcMnNwycLx49qY8UZAjgBxttm2XYfHJhOcwAMr/DuB41J/SXbYN5q4tzU59/nLGOLasrpn8
4flHC0SIt46gXyXcwe9bFeTGXUhCjEvTyCdaZm3OuW9FFN0dgvd+8rXdIP4cwPXHvMKm+synfomc
0lGBHkPqBQYyUCXJkTNfyBdW5bF8WleVnGNtUmuPtTTvvuScaMQoK7mXvz/rxiMtRqNaOAwP/xY5
6Sly3j3oiUT0N74eWi6VjLSWuTK8EobC/sDKbi4OLEnNL4BfrUQbSVFmojjKEEjlXSlWi4MSsClA
W58PfWalXehFuF3/TJPeKRlJwkxaalpeHNfHU4lTI64613rjduO6WfeF/jENpLrd5uEJt22UTPT5
SGc+GfX4MXadKS44y6tmjpH59gDo4W+u2vF7YbJ8czmhNqieSrQG0CsKW+I5WtoQvvmNYzPChB16
nKiPENAZ0Pz6qGTnFRasWaSik1zGHoMxDAgvlynqg9i4Q4WmXvE+okF1Y3hrG/5+luPyEPdKOb+k
HLsWZjV45N8r9igoEHgsf3Nke3NItjKmyWASbVHwRReRknE+OlMGHalxxsgdTvpU3qitYeFKDogO
75fMhdowM0KyQCGb4ZH/DlFjYmGbxv5BqJuEmyIGlpLOqu8NI9STrfQVxY/xDttZkKJmguc035p+
HYqXwd7vNinUqaVR2gghpSFyas+RKSmqMtltRXMDK+NvuJ9K0hRs9+n3KH/5oe33f7/jcnZJmJw0
eLnWwp2Sc9OpbvQKkzmA9PKWUoXVNjb6YMgWtgvpeIJ5py56psr3oWKf53oij+5dUlgxiD1JRr5B
1nNXScAB4fTJgI2g5pM7KQK2GE2sYUxcXknxhwB7wJbMjvN7/cMzW+ralRTX4LeOGvDabkIbYRhW
Avf9UNn8SiyBHj8wVqViRQ1GzhuQG2PA11/PPg6RLe5LW6HALcew9hjfME4E+roeUk6/iMnULQ05
BIy2nb3p6FTFu6Mggk25AK+NUAoRhkIP/ZeToN1cJHmUhd20wZ70IPpTI+Yg+4+oVzg+08Q7cggI
Jmyqq3FBkOR+5bOAxZau29JmaJFpgucZB1v2CUtSHJwrLlY+b//HoVKFAz+G/DlYBk8gtsKZNTAZ
SIeNKNBqQiaiDSEo0nIY1RvDmwIWR665XZmUoC8+IjmYax9qjz3bxB0pyFXqYqE5CqcEDaVx1Pnj
6+c3kN2TLUj8CwjLiVwYk1G5ryraJpJr+4c3IT2LoG+U3xsCbEXO+yQG0GjO7MXk6ymTxIxejSSU
9rXUI6t2VrkkneSGXxQJhyQ5USxQ87YGyuocCGx0WEA9a9mKS8D+hKy9xrxO4dKT2wPhodyj7Acw
mpTrwjWvih8s5D/z7pHn1UX0RdI1Z8VWcKDOYh07HNSzPktUYESuKn6jsv+EjUoD0ao5SVMbw6G6
9jV4PJhTU5XlnUNv6qPl4w7p5MwaOYP7rQMTXk4P44KB18fFctSRxJHVE8Pw0N8KLscKCjKlbBYG
GN63mLajJSbbqhDKvMtcu7sUOJXluns/Lpdr44pg0RfZTO6x4mu35UMSijyDGLo8yLkHWASUN9zq
vVDQp+qM349rXuk+MOAGBBbFaSWoWCA3aAQjyAwq8JjIf6WSwTVWQg1GNNV3sNl4xc6EbgylIgfm
YriM5ZgDm6bINJHudjKL902Jgq7pcrxYp89cUI+ZJruu3QvJ4uUxJ+kWH/zLNtZPBpgu1/rL2pzq
tkonm/zHziVUrk2h6HA69UnyPZ8uS/XnjCKgrrsEgFWEJoI2LBdkBcFSWywFjrV1KcJbJ/ShywpS
hkkjoJpyT8FglMUHscvM/Vsdg140CkA458OSDRrhKCIXEXK8cg1PRoLh9S1LLJ9f9IaegR/cWKgl
Rdx6lEUsrCIu8+jjtchfu8WALw8BgkaN7RN59P2G/QpW0aBcfcXHDRmRZvx9Lw0ccu7Qzk0iRdNJ
zLTO1xLGEDhMsgN1eTqg2p5SOOFhwAt4fqhPb5kXmCZJc7OXcHLQdZs9urX2gXkua1Fdgj6aL2KG
uyI7nuCAeTgCpB2JuytoV0muijhIFDfER8m4phoeIkSkiOcgyLlXGNlIQvS0dVAgx3jr5+6NeOHn
7Fjnrs/KR4fOn+9EoZHPrz9WlJ7x99EkyyalPRUKt8r871awU2X1sCbyouVeihFbhhC3Lhybo+/J
kJNGShqllIl1W8kqqMbTmxedWJUaoCBkigLDMyD3uRjQlxqfhujWC9OcoF6TUddvW3jb7AZjMrfX
azT2djUTnYFlf7C11/g5HDJ56zJGR/qasJ8CgjByOxsKSDSL9dYb8tRh6ySus47qTvhOQHaitQMx
sQH8pYv+Za/yHT0L0yeOmH2kopdoaG1AfB6lsihlT212upGeZ2PrK4oPmnj/pfn5XIlv4wvHHR33
KbFyFHCQ8pmud7djKArtSOxwMxijPu1GiCn6idK6aazfJ0qQaFKm+18odckNDgMnQmMwSEs6FpLZ
OfFVFdWK0NiI/Kwz3l5pYvDA3M9F8fMCAo4Kx0FpTEzQ9mnG1NPe50YOnGiZ6G/EoEial4PFZFOC
KLAfE0IV1LqTKKw5kMCFXN298XsRd3548gtdiP9NHg8YKXJrhbMAHkR3K7+xRJDUIm0C8u33PXTD
u6bgbUTy0fB7BGB9vznDgFBj+UIrZMC0hTSIC5W4OaVr97N4HbsY+eBMPRGrBLp7qEGCVsSnC8Ny
isxgC7bwNmern3z8b3biw8vwmG34fBKfmTJBmThtQ6IWJirXpuu/q8j7m/m3tRuP6SX0V3FBdE6u
02ExN2hvSAIUj6tI/GESePmwwTrersKdzjFLs32r6Ovp8suCjv/sy3vzOLpzexlIlqK3OwhSCOZB
4wYGHUq9xYlaM6lbKwsmh6+yXU9bMlfrpGJXPyMw7zw7X9vxbv4mimQDGA+O8t8iBf83NREvwfJU
mOOSoE4VAte3VsCHZRRBmCX+t68w/GNh0Q7ysJv4XhgAogj9Nl+p7mK5TSOq+j48ZGV6mThV11ZV
+8xUK07SvR9a9+16AeTxDU0/BpVYq3XrHzID918sKZp073fruGpX+KBrdizRI4HbHGh8k3fIxP5p
/9zJSepg1yod6D8Vym3WttT+lKGbIiP21kmC7J9Hz1ZQtlk/NUAgqLfcUsjuTYlPu+6ZR587KMnf
vZ5tKrnj9tef5RfnyLJq5Mj5VFzIps++Qd7sYkd7YuozBzyK9sZ6Kd3dWD1VdklNm5N53LahIgLV
nRajz2Tk8LexeR2HVW6oRUDrakB58zKv36U319nbwDXWDBUuel/Qg12a54P+fsIxtCH96poNNt9H
uQN1dOuuR1LGRJqfS2xrHdkuekiMzvOThHodFc6CeptZSWVw0hpJKU0yg7wk9jlHpZy/X5KYm3rr
vH8UjlzW33sM5g3zE0AdFszmV4SCbOuPqMDrulnUbvMbhzxVl03rTW0gROrcymil6zDJlxSrrpNP
O28y2N7LFrd+3oR82ga1QYEIeKcAO3i9KOO8cjPmQVv2by16yBOLDw7nIqLrtP1M+0j8co67I4al
VcyhLNZiISLKc8r8SK+2XKldt7V+yBVXey7NRbWMNlwM4ME5kEwKsu70xS4Pim2RiPQ0iYiIkP6x
vG6napnkxpQEShJyu/uBfAiA9RkpeA2heiLRvgYqQeBxdZsOIQkFPupZFQQj0FFuplJIRlh1ZoMN
VwGFR2e0pjeVoUFO6SC5lNEccTxZiV50kffaPm54o5KpZLTRCH//VicQQ8iwtzUu7kdBlVBPgkVa
JhXr2Y8IRdLHMLNowgeaSGPKW+JPhrQcCPLariz4VVzoaXbe4Yl7arThPgD23OR2Mzv/0nsBYtnl
/ZH+IxJUeJYL/yxkfWB/qd9cOOlVN1S/TNTmlYCw3MUJbVEBGsj+Rhalkj/EA0xCZMBGvGfiC8Up
dchA3Ty8p+gwgiFhcSGOjc+E9pUJKJ6ZS52Y2NyBFt8grNneTa31y59+fxybPSeq0Q4ILMBx9vEW
JsTd9uW8ylIWPGKWwFmywcR96+sjD1HRpfgro7vcGoEyaQdrDxxsEPZYBUNuhxwV8JAL/XAdSVGg
twIln8/jzsF7XYOeFV/aYFIO33o5flvYkFO5DgW2GJEKF16ftscK4QISKg3XF2W1hS/9lVeL9HwM
Zxv3wSsX7+p4+mLG/OxuhqlvebpTIyexTPUpwwd7+MHne2wCi6Ig5kjKSo0d9uleeFzlu2Shybnl
UDzNhyiYoPKJU1t0d7cMabUIEHHXGJfbg7zNvvmUM6xTz/JaZqca0kAJob2RVMHQZ/AkH+hhYVHH
IeOgwc4pNXaXA9ZhgNDS90TfYb6rckzzCIlaDVfYIk3f+jWq8YnYVDmTJSdqheLwDvRwjVuOeOL+
vgSE+BIiM7r4m0jr3FBX3B13JqeFfQitrZSw7pqrVte36BABvh53tkhko7v0EgHZlz8vd95zVYTi
Ao4lUG3jYlj3uAFb+vNjIHt9Ibh8CGagvVgEVTHrx672ASuOG0y8rat+iQrdag54W87klZ2WE6lA
kOyYd6ARDEc/vFdEJYf3wm7DvGpAOhEEjkS6lUFXV3huJdRNTNxOenECYttLEa1l7I/2faAdF59R
w4UJw2UFQReZsxkgixPV5nyNxDVWWlxgfxMUwZm4QD5W7wrHUveQ/fTP57jHaaxB9QKkVF0Z3QKl
Afp1x7lIjIEH45CjM/QMBu1mlsN4LDhumbXZ99wYXsq40CsjNU0yhzMynPd9poJjVU28i07hvbV2
9VtZ9V5ITamqgLFj18/8RsJL0poXRVDucK6kah2uxOs4qcqFkqioMm4+uKgWbap4KKrG9HNzmvKY
MGKmEO2zA3vE9vic8xxBrKjQ+yh3vPUaMN11NtVz8v9Nn7aKVS2wgm5gvLk0ZCxSYRj97udfI9kV
9SdYvLrrna9xGiGJ5Ep7lBmN2YpkrYlsTQN0afBcHo3jsXk2ng0Vaqv2KY7LrrGoVTvb4Vx2S/19
Cy6ENH7avkxPuf+Fh/48BEW3lZsKnMcbzIplWUiaPHANukU603WX3thmN5Mz2pA+GP3+pY/FIZKm
Itl0QBQW+wLLPmD7jTUfMBL6CNyo0K0447TYlD6XgHTCEV4fnL5TFLI+MgVjqeSxZH+PCJYzuTdS
7zfQBFde0sMtCvXPTJnXWBPnhYH3JdFU+TkmpwKRDDqunVulnrKmI3CVo5rhCrBgM6PAgWUKXR04
i/Zj9rMIH4UvHFSIYHKDmvsMXNsKiomK3Xbn33kAup8MJA32lZDsB9bOVQWJn0NK/mVuivlJSwL0
SUpcbJtlzOLfix3qa/jdrANcNY/+upbBncGJ9ReQurn/388tjNol+nLKsTDEn82ARZMp9HTWNdqn
qEjz7JhrPNrEq8ICVbJ6kH4PiyOgva6SOZHQUBLEjWQAWlhyos6zsDa9jDVseWuCG+HBbcfteofl
R38Ip2GVWP1ewGJfP1IOxWOvxTnbI+nyketq1D41gXdy+BouX/7y+ucVWkt9hFqudVVoBb1JHE3M
2ztMVsNTFiSrRYn3W1FSBepM+T8aX3LNivXhPYFSKdrursqDQOl7Dqa0HTR5ha5itjpmo67U+RzU
zlF1TG1Mm3D2SMezq5wcCScsCrZdrMUOQ2vJoIYVcKh9a9xXpdYdfj8VxF/d70a4mn1wctQWZD+J
HaeyT2OU/iEwSb+JsLeq+ELmqIu9frAgjzHfVUq0Fb/8pS75hzmONkkdqGz02Kb7PJ5XiFpjq9lb
Y/bgsvuU/Pzgk8szXMMZ7ouqcQndTNQFUwG6EaC61xm3Jj1T6EXQv0qyRGyUHimerI9VKpO4IkmJ
Mn7T2c/vQupYNLMucTon1TIoy7x7aAMVIruLLCJN695xXKH7x83NzwrK2Ap8lxxnXQY2WGIKyEcX
w/ZMif/FvfxCuvXCzmKoVUdjt3HksJUYMcH0ndpokzo3HK1YkTLj2yxiEn9igmbwtFch+VCzdO3Q
LO5H9B74kg+IlLu7681CWNJhKh410Y727vhJX90rV35qaGvniLTcg3MUGTcA/h+LJz7IrHHvKrem
WNnwVK9k0vuZP2YKNFRSX+bLEbRy5RfzNaJ5Lz9kNoXWOlMAPObPo61hL3fsvUM4xahHwfSNEfb/
OzCp+E/s2M5MaXkYwTokcbbPoLnNnWkI27DfuYFgCitM58jf5DwIA48X1ZnzjDXfBxtpFDz7LbNL
+0lWxEnrrtVNFULoLE0koKeXKdovtiYG8361NgJqg/rd2xn4z6aoiCGUR0QSiZkEY2Ew9Gco5ZfJ
ZS6U/HpYCaVhbt7lIhuZzSdKcAlA6ZpUG9AF59c+jKoTOb3v4l6Z9+HxKYc+P+hN0A9L+zjyrTmC
FowVjOOWKqhaDP1ezQTWJep425Zx2GjEtpLvptwZh/eQSUO7JnJ9qLALd1uVTEuaaZ1mh8t9fEmh
HonhZqQjpE6Wn18qWDFd1ERIFK7+UiYjHx9f+eYcZcj/NgY431RAhQOyauHvXNRLsRADmWmJKuCn
Xb9FZcasux6oCSsO9zNyU52wvyIRtqLUfjoS53Utsgd5CRwqpSyOkT+HzCgYs9d6BVFyK9A6SHC8
VMmUJN2j8Pv2aFTtntFi5F/MSeteyN8bKhA51QGXr+qlYPdDg1orkeToeARP/GiglHV6pse0oLyM
udq1F4xCczDkbsyENVg/8Z6c1ogf8STGLnZxxOZrTK79PxOQEACz1SlHqmF+522KHTK859LUf5vx
EQq+cfNivn90c387Unit61+UjFAq/BkHha6vRqbE52yyYBoeLz1hvAzDiSRppQRdcf4oXODSfQip
N2wlaMb77dhR7MF+GgybgKQSuXMcmOuOEjROmYx2ucB1r9kYMJND3lvffoiTbp0cmRKu3vwliwY7
ibf9MGxtudcO054T66es0oldUJY95du8gXcCRFJ7c5n5qbQBBh9ClYXM1hqhg6Xo1QI6EFbE4NFI
p6JtPyqABUbUsjOi/wtWif/4mk8s/mx97MYtk1pf2XSZCGt33EA4cBOajV+vkb2TJN026jTBiXRo
xzwhq2+6IFf0uAIPyejX1ActrOZZHsIBSm/OY66Hhg2O8lCPC2U6oOsc0BS+sP+T57NqBUnMf6c0
qfCXTNKhl2jbTMJY8AdPPMx4R2jNW7TJO/5VNL4bJNIQmcq0L358BoSubjiaGiJozZWMUDs7OfHN
5i2JSD/D7X2MxGTmbX3jLpEmS32Q0Ygd+Q6hSBAHXAM/E1mRWKe9SlmUX9ZPu0/IjhK93ZI07saU
ejr8kfqWKgPSipEfop9jwx7OYYKWZKbA89UyljQeT0medgLUTBmb5fsb/FnC7VBykdqjO+cE29gq
GcgUoDl1YAXythkmJ5XYCjao1OSxUu/6z0pjCmt7I26WrK/y0DNWz+AIJDL9pkXvXccxkPAE3H6o
bbixj9g4J2/cq6CkvpBINWoQzEhS4srLzHgvwtllDww0pYEuVL8i2jwARFguikE0tP8az+yjMkvL
jraVdORwDfGKUDwCnPY+DohdniSWpk3M4iAkcP8E+g6Ati4yIcFAiHHgdy5aqv5Vz5xV534C3+Zi
tZmpLS1v4ff2/AG3z0U3ZPqYEqL8R6iGwGjCxpcHq30CbWVFfIJr6zxQW2m8oIu9kFJbZrQY5a3v
QUnNLkG8i4Ltk+t2aGDUvzlQdA7XVya3aqHzx7LNIP+F/5D7pxgmLLGOMSCwKRTbab8bpJSYn4uH
0nxzOyX8yeeU5gk5hrPbX/SVb9g6QhVnmYoHpoAQ3gpViVxAFWkjc2DAbF1LVE8/dBBu094DAwK4
JttA3lKOtJMPOMyiOK3eJI8tYegwtbq7wEBFqSfbzBYyV3s5JjjKF16XkpSX3vpBqpjUblO15KrO
eC8bFE/zZ5kC5YDaBvRhudneNPgCz1ViRoR6tATygzVSRQnV6u3e2Go8sYovLVw+b17S3oz2PVx6
305ERxtyhvAo2+JuLlQEJBGY6DDGcm9ZDW3A4ZGPHGlHCDA3OvjQB6eghXBTfysxjbjow+1A5iL5
XQj2DakzqBNvBIEnQ702L4jPlXEey09tvKTKRZnmp1UmptowstjKJkcTZFz4CtltNIYjQll3As5x
UgZo2xYTolePPwXaIsW5eVbTaS4fq+ZWGVAYWcQuEIYqImSbpO++cFxqJDA3+KtPzRxeE+AmXM2e
DzKQ6h3kg0A0Z9iWKwxqGIZYV9H62AUtdfmtWyEujOu39ZepcyByrdAL+bexnH+bYwZ9PjIvZS8u
YjZTK75FjwK645RH0xeVmdlS4TtHOW+13MAbWbC0VRyQmo68Yzhk+l19HWvkBVEpUCy2nxymgaGy
vIvFxoDa+n/y4n3IF7KjXZc7iZQL4EaHNmBXFBj15H9PsMCBpZ0eTgfwLUslVRTj5HeB+DLMljeX
M8/fJlHEztL16+QLJaUHU1w3iFGdjLA18VkQ+C61kgbVfhwBJEanyY6FpWsUBn7DKtw7NhJBcRlq
FfLoZnjXgzb5W+2G+Nb0p7QwKuwEM9EMZjfOhmpofb4TiNH8LELEly+TYWo5YLVKM1h0NDL4w7s3
RDB24UZFurHDERbuziQHOsrgwyUiGhPjVKfPIsRZ6n/AHJuvuovpE4cuvYM6ped1Vu9OJFcOANsA
Ef/0IB724+jofBncB6Tt12A+SpbNwI/phHDOYEWPutGQOYiUy7O6jdPEYE/ME/tlCmj7vzepoLnf
PtHjAOLpkErbmOY3rG0Y3AlOIelEO/fGzikFt/RotrtlZ22xiaVNJsY3DjfmSycuQ5XyKw9J35uz
xZzenNS0isHWjkCHfTrs02uz/+CG1RUONsPZW6hYrp0AbmeuKfux9q4KQ/mJq9RnD3q1wZe4gqYg
xv0BzkWV/A9oO5VPw70tx1Z96M4SG9WI27b/4YmFo5EITZMD3bGAi4M02UpsL0TGKK1EPbDivtL0
rbc0iOI6LGHC8csEF0tAp1mETR+aUhSKtDkWnF9cjwhuAI1VWFvw40sltQlz0Jce6h9IN6FeJKmU
wdt9J41dGLl4nmEZ2zbF2/LNP17tBYVIdwUvJj/uuex2JyH+zaxFFqFf2MQ+hc4IORgCeAQyMYtz
JAaoS5sF99LKbtW1YYAz9hdENWkKgRu9dltAqeU/+FgdcAxuwD6Lmzmqu/1bKhxEXbMmWu60KMh5
MWin1QKoxzljUAQrsQkbzEBH/S8wneosA4LOtwRUng6VqnOP+L0XzeOOI9zLld0Rc+cBVi0gi9Wh
FOrZtCu6+j9xaBHCbgtAZMKR/PBoJa2wM0IpGjeYedL/ciZKjNtK4WBxXeSBpLaIY3C7GnVaH/OV
pGF59RCWevJDo5sEL1njFU5M3S1KwXdJMwKdJkYC/OIX3A51S9rsuxUd4orvdHxaVcEFQnyHSMaa
0/b7MkNCodmQKtrRSgx/7cXDCNnVULBEplSPAXnovK5l14fTgMW/1V8YcCOe3aOOuAW7/B7msFb2
6ehkusOcaCUK7N6vUMPrcYH8dPTdOhcEYYRmWWGpg/eOoPNveJtJmN/55Dx/inmVetQ/3kyy8JyS
wjhEvehdbG6QkMbYQcK0/myC2wpj9PcX980du80npGlJRShYmaUvD2Xf1/ZOBFJbgmLg77jYvM4K
8FifR169TtoNVv5kjZkdUhURWpgq0deh4zTmImfvfQnar8Ze8ZNyzbeoxhaI80xi8WaC1S/zJMX/
nD2FBqiZgsicLbuJrGOWzAIw6yDeJhg7xqxS7gpZw1oexFvNmnzFYHbjB09okk190PNj3Z9CkapD
ZjA8Tu+xnqyBSe0PAjxO7D5YrdyQvqXfUgSxNQ56KiorHUna3g1Do/Cdd9sagV25nwRKUdCYHED1
sTUXPczF20CgFi1dg8c1TjjCAvGbkfB8GD4yb7X9XV9IAUryjbetlRfmsr00K6qB93AcZZNJVyz0
VmS5r0PsgUtqbvp8NxnxtiJ2muU1WKAOoij0QLaoM+aspkf9cxamo+sq3iW/S8Jehmlrkx3ZH3v/
pkpJyRfKrx0nlizhZHG73l6yqBiazFVyZtUJDsgfL1MMpSiBtfHMHUua1BmGWrikUks8SKODDmnp
TEwXGD/4jRYFTKDfoxHfMfOXVIlJNVEOR2vqxtC/JywJWpUS6oTe5G9AeWOAFDI+SCwOeFFQHZtj
UBuGtp4m5PgHq8FcwPyTo/QjOi7snNQjnQEmiATPczmRXZi+UExIETFlo2VW+9DnAgJiIKwN06m3
83+uxfsTmJEt+XA/98YbRZqPSeBodIpIi2yspCRwL/m8tkj78tflMFGyjfXcxsUmWq1k+8OdFwbd
dwQcNpgUTpnhPxwkNsfegYCy6xB6Vt4XR5o5+2S6nFQQ9CpoQIy89wnpu94QfrtieAQK8dz1YNC9
r8YKfXRKjz+cx4/GL3qsHeqcmTPkfHKlZWsALL/4vbqWYK9bVMx2Q+XrkGkwN0lxzJo0pxH4Nf4X
KkvDp5bryeEcUOvTTzxYBQbfu1eWXDAqscE5YydlAN1Sw4iE2fIO35GLkHx5gda2MEA3ayPuql0M
T/eMAB8bopvy49MZ4vFFuu3yQE2Llo+UDZebVF9S2c5Rr2K6Q0r5YlRGCDETvgSiauzy/VJqjSmA
rlEXIbEX8MG4w1ti+jFEQnS8O/IW8BPaehLgJaFGeVB9JPfKN5uTDYD9vFmfypnmtLJJIu293xWJ
VoIBY+7o4XG6nKGBteq1Q96rgjFVMph8vhfEf/C8Sl6U+mLb+GtSV2q+yqNfr+vldGZGgSf6yjjJ
8zJ09uVeR3UKrrFMataSOKHwttYwhFal57O2kIlKcCjXdtjSmW6NFk4uwYrIA/qawnCB6UDxbB5t
9tJliWVVAAZy8bTXUiSliIRwJuzzKd9UP1F2fQvg19WpowdbxC1vHErNW1FvaJPsiPZrbQ08w+iN
oeKR6punoZGbKS0dWKnWfsoht4PM86UynnyHdFtS5lm3K0gekhMIW8I78q83+kI/gyRhyx77MZ1M
7Nnedw2x2v9V6YRyCERyx2upR6uRPjUI/G8wnm1TRdfNnoA578yl8gqhstx3+JtmsjsfNQ0fFKB+
iarpaF12KzpCS8WwzDusGFI3rZQQ+wu5yn/JayXEHwn/ooLbT8bu74jxEJWK9OPg3E1CATPVPAXL
qXmc+K2iRZp92VBMineYlrP40GbSQXV6Ai4Moo8dIOc2QjI5lkGJY+qEa1GnC2xIC2elwF+svEtP
cSD8nWlTK6gwp1Rl10Q/iSRLyxX5HCCunXX8xHQ6RlJI6Kbs9MvLXjUG2MKvy/Q/bv9cZc93xON8
u7Fu1eP5JG2X9GPerkCpvsUNGQknETGELNLYH9hmoicUoRIxO2o5vx4LmPnIjzamNqtXGzKH9zi0
fvh2k04kuks0uJ5ycQgTXnc57DQ5k2Bf12pSK04ij1ZZahUl3UXPbwwx2ZhSuURGPyFBIMMTArBH
Y96MDDWZGfvffex2iA/IO0zvpm0v5OUSNodoc7U2wGZ6BSur10lh4/0Jey1GTMmbX/oDzkwnnkiM
6EFkKeFm4J9etYELqtR027wKTXFQlEIFvJ7xQEh+E3b7MIUnw0L6wUrJSKZ91cdKvXnvKTOe9KGI
gwbx/aCpynn215bVbacGBS8lose4+u8ppzJ0sweY8g1NzJHB5XYLOWSndcgC4FezL60eIUnirGx0
jO8sH00sO5g9SgluAGk9UtGqSf4zIA3UkuenX0JXoVynVEXilS6DmNYHUa8BSvnKu6wIgJtBSvy5
QjQrXl/52HqVUI6vb4xJvnNjXZd4iTfQCJ4sw47RLmC1fn5z+ttOVfClx1s8ZIFnnqltWL/Oc9va
UaqqmVbFQAr+icfMND1zeFlXblHJD1//Ipk/1K0iPoSW0mmTLKYFzWHHCyIVX3BfQY/60IQF6BHV
8Q0VIxwkWFZIupSLXnf+/ksqK6JFSlhhyieVX6Rc4JLnF9f6FsDZpMB/0Qo+Tb8SatbqbOiAYdq5
kct1tVtOMpLITgV/R9EI1Ow9Cae/LPPTsuFNEa0fclQORPfLJ0z0elXoiTprfF7H1XZhkX18J4On
vaXYXWXfXVOdtTIt3bc1VLkHuwMOpOWHyoJpXScvCygC/v1qU7POfjQoJre5uHuhxtORRO+XRGOl
UWazByHjwixfmYX2vxmKRDnaUbv0Y65ay3whmox7jmIfFl6Q/cxczd7+3olsnznI0dkK2n/atQkk
7fgGwhbOozpqhS/iCZFgNf1sZHPlEVtzvm5FDGxPU4J/nSysjovA8eaNNhwcnXwKNjCZFygRRSOE
AZZda4VB5TeURAO6rThguSsTp+O936JvyfcrsjVeP28TiqRmoY+gy83vlQIHCDz4TCuFpYdoEsJo
xxfZ2AVx5VrAeQb06QHR2ENeLBSNxxuwaMD7z1YdqOJ55muSSam2kvlD5bSeqEpRIquB6weCdLF+
8FHdQlZdJr0BviOHB4znlLtyOLMkQQAHXW/Z22CQ/aJkc4oX3HVmS4vq06z+9uBic0c4kpIKs+iv
PzlivYf02U+tP5ukwVwrpLwjIhDqBF9aZjRsr5Ltn2pjtLqUxtsqh1fGbzJBJmUOJBkWrzPWMkep
CGMedQPlXnSlbgqrgyPcNEIFaz9ZP43icFt8Bp+lz9pOhgBcMztSFifjNDnYHyGGtfCdbFOUYI/D
DN2dArrWHVOMmNeFQxE+4kYNThIYT3sqCjQtgEJ5aZMM/IO0pnITGE1w0LRxi7kMydaNp/5Ucar+
csqzCpRPAOK5WLCtkgEShhy40gITvYjUfdY4DkMCjEKo4SAzKRcezQaXf6jcjslnyvagoKkWI7uw
tbYMontdJKzU56YbTyRtqwyvJIB74k6O0VGlono1vVyIQyQ1g5UpbYjjcjNSVaP8xQDNqXLBZA4b
3WWx1YvKcF/tvZX6rasfhv8O4rIlL42blRok2JFpcrSPoDIcY2k7Uj1f8ki1eSXVmzXgyOdIQKmC
BhgCpUCpHyJyCmR4OMDwovwyIeXz0wVJRdTMt4IhcRWIKaQFQHH9B98FYQ0yahfFGnHOydb0fVSQ
t/EocO037tIqVu0bn5wPQEVisgcwy9NAhLNsmyNXRsi3qQ15OuxxU2hAjnfdkZ9UhYD++DRRsIgp
gE1xtIJxfEfyk7R3yvzrRtSRK8dHahGo1T/pr4SVc3P+BgFJ4v9Nhqcr+fcyA/NFHfaUVVsBIj5t
eit/PWHKMWFSma/tWv/SyqcolqSOruNPrGN0dEFZXfu/2m0ABK3pBEVh/lZiPTrk1xXIHjQGjlX2
4mdVAuN1hffqXUkZnW9g/J6xXM9cRwXkJ+WTPcNKq6UuIj3hwmt5We1xdlRKdZR9osTKHb3oKAcs
yj5xzRLGyEgPHQxSs8HNW9fGAOac/KNs0rfjCngS5K/9nvjReZrem72RuZqOHLM/u/flKYdZydIY
pTfa6qG1kf1Pr98WWDVV20SdZtfJo33wS12d5yrgRCge62r+F9zUeLwrJmGVf/ssoqBqMh4zYYrQ
cpidR7SA0xbNdQfv+/Yfp90AJi4DDw8TLRjkQX274hQee+ig1I0GgIx93X20XzU30Yrif3+F30bD
gC1e2tM/5REn5crIilF5I9nnnCbuiMym7G97FDTV6dwR+/8plGdgSUX136FIeqZ2gW+B881RtFDB
fmjfdeUJy1a038x1CiLxs18mHjszacYlQ06HSOPqqJVqJ8LAmivZAIRQZZmEm8ay698ExdSOt56r
xqv25GFn4fSUK7shpPIRRn9ZRLtC6V4yCdQBpO093oRERTRbw/aPfOvCswHbAkMgs9/1mQ/lmFYX
lpg0UJ3QzjyjLtP6pOIT5kw2+BDO2yDmFHOeoPHFBgQZrerhhWK6zDHtdeqoAXjzzjoVWlSmPcBK
2+ODiNrZwMIYbfMEDRpDvyX5nWxq7NUuvmvVcckkbBRxmtCBkdfKFyErz9OHyazwqwxPeaCC8gty
T9X83m1Jwqtk64ONMrK9GOFeejy/2JTp8bujYw6VD2zsMmX7RrXIssFq0CJvAX/QIYKpCU78WEPZ
gU7UrsWYCEY0l6WGaeFp0AB4Hc/x4n5zLmHnf5J3RyFRy0tuQ/N4PfJklmf8h0eHN2H9fJIB/z7R
waU2NiIpkX2qdUgHrV9LHaY2qqo/CXuTHnUYNKWunZMjj0pJGByWqRih9jN+nz7+6tGgh9R0Kxqw
UyOfWXvbTqVMQbpyKHtCfGeo3G0HuVYy+KrMxz+akWR4EeeT3Dhtm+bR0R6CQ5Pq2VEL92HhzBrP
OKGxS7/Q50A6Uj3Dh6iwWgZ6W/MTv1imh6CtIHAoLVak7MiT0IpX23VwzHbyQMH6gmHHa5h4xEoP
mV69Fl0ynJ6Szpngznigvh4khFjrxhzLyRBSTtfa6GjLnLjb6AIL+Ntscgd00Q/lZrJqIicd/TsL
qb4KXnFHJLNIXaDK8qNzpAMfHmnUqiZ4jxL39cap2ehR+l3U+g7AM54Bvd9HAqaZa1y0nCgNyYWV
Be+S/han7nHggA3axvDYFKAoEIked5ZBtXDEaos5JUw7LxwXIFO/PjJOp4N0tcfWJhDzNDi64/kI
RSGuhAJg2cnv0a0H+oRVm7DX9EAUzxgY6qj+UIRBWpFC78eeNldYz9A/6IHD7BXw2Vc+C8A/Gvhv
Ql5EipTAzSmXJcDcGUON5y02GMT3tRNWo6E74QO0ko/sVutR246YHDrLo8cc6CAWVyKzDTLg6CsY
l47c1A6hn7wL/qGqI4uRKit9+kgKSjM6AxhRnyhGMOhSjTsgwNtG/1yM0gfT4Qjln5n7cLK+NPQX
aDP3TZQUurDJCBohwuBVlGJt1NLULZvwqoqFxYMvmsUc5P4KcLMXObUAyvyU8MvlKx9eZ/xIC5Dy
cbn1u9aiDSPVCz3WqsCbSJoGsWtwwA8UzSZ+5ImuNfq8GxurTrrqejX/kQardWAS8rFXNAmT7+QY
LC7Wxj7PrKv0WDLAx0qk3w/R0ZNFG/eDRC/pBFPguGL1Xqadf25XK9lY6XsW7xx0Mukv+1vSAVEc
1IsSAmdSBOR3lEHNpHj29kK56+TObWhscimcA7LU+tC3yIECxU0NtKyBVhZWOXIokB4+AfMKwWEQ
+xrpy2DwtTZu4jrMP+AxMrjvDF+WM7TjIq7bSmh5NzeJA1TbI3nieTvvBgkm6z+YIICuFXEIR4zc
QhnUhwK8UHezNBr15ZZ5j0YehzuThiJOgBx+bhz84xaUXrpKFrzHRpvm0XY1ivM9BXwDcfc2I8Mb
d/WPx4jIPjDTHdFbwc5c3fXBTYM9oxsUHwT3Y+gLTaoi6/TNcAljsX/WkDbwqYLMz6e5jH3eNBTT
R3OI93/VdSMTlO39AAYUskr8ok4C0t7twU/oLy9NHeCPjg5/VsaHRo0MunrEB/qOTW0He2GtG/gB
ATERvtbrIs0tDQezkzJMWAzBUXjZaVuOE51rCLNAfn+JmmCQIOAjOfNMdDFfmXRM6zHLegQAjEWH
q+6BZya9H22tz3R8b5Earng7po7AAw1fsX1mMXh61ioQvkFzAH8iXfHNA05zpxUiNoA3XAPfX14N
+pp1xJxpUQpk7x7ro3hwFGRZrXEPz+OytgyQdRk/Y8M5gboUPQUhsjjVgmxwu2+c7pd5XSAISCzV
oXmkKoEqg3nTKUPUD9h8t8nta6Hp5oIw/IBGtjAf0ZAzQUcAvIHv8LPL73F+5MCwP+BRGSWLOc0R
wBCdyg4gTqta9l1VHSLu2sAikMWnCeARduZnCmbjzf5tF/2Ls+zibYbGWirym0VPiW43Uq7SKCAe
NI8l/z15HUb5OqFIAlVd+fP3pdiWg5dtWqJkonHNJGbm6HXNPjIRyNe9R/5jHYrpQS8wRFwG1joK
wCln/v0ehpVM0du03ZJXpCuhutFmDUXi5TNoOA+ZW76HRkDHCXUgbkYGzbZ8sT9/f0UhJPhW2Tfh
6m47ZpvRk5caxepBjfk2VS2MfDBuj2C23olSeaB8IY7OUFRELajHI94gad33Gcr3o9EtrfQKN5oj
nsDOnVGu/suo3nFXChOwNWVol2ZQY0pcEbsZqEjL1GuDIf+AnJT6MNOzSKzbao88WguT/2c4dAlc
XygsLllNJ9fyzSNzQoVmjFNdty1SsZ5uviXe1zMsLXg10ifN+1Ob5kv/mNoKi9I0tqEPOJwwIE+l
cgxMiNrBnYJIxpEqgT7H9qjiplk/fmjtqGXotlHV8m2dP5WsYEgwhGAg8avaYGVt9KcrnhPg+xyc
0jTzK1M/IacUYyDouaS75OZcqQGUOH+nR736dEKUVAES0i3lwfszB3uheMAjX38kBvW/N+Onghon
0/WaOtO/WzjzduCHCoajWoeQSVeKy1g51dQG2DtXEhsgP+WW2yIjUHwo+KaJZY6vu3QgfH8nyw3X
PCQpoMEWvN8bCHenGYRZg5Y5VOkxrlyDO858xkwrGLXVceukOYpImXiAjZQJ1c/eH4/wIPoTBCKb
WI7otLgt+5QOhegruTAcKs3VW3rFEW75QTgIFOhGXf3qCxAbiK7Ckfkgn5huEl3cmGp6Z49T3Q9Y
4XglRA7rFL1BmV+vNO0KWOS7ctY9XiYQQgVHGc9xYLUOiHqG5ThsNZM4JBczy2IzhKLZOMXhaEik
GU+Z546tzUTFWlbDYK4w9YthiEF6a/inlxgvPRv31JZdojEZqVqqF5+qcDSdBSb5adhKr9E2OaUu
CfgFwvWXH9YCXiqMcNF3p3yHcc8t0y3xvQZDwo0bE3Orpv8sJaTz5XMopGmOoZyT3FEDgjkuzAYD
jTpLAzcKXtJYgA+nOI0tzhp9ddZmFmQTRosZYO+PWfXt3X3wfyQc7zgeiA0bOwCzlk/Ips5LYebx
TVO0Z9b7vsy/S1OITvMcVc1XVeqAUr3Jsv1Q80NzZRyW/5z7RJhWAWsWDhezC6jnecpLEdAhUfPi
8IQSzlPk+vC8/qNVcd/0q1gBNAZV0zmHq/qWV4RgV6a2oKvwPODCxEPzgeGNuP8cFYQfHsCoDCKE
FMnKFckFkBahIiA4OLib6TC+eIjbnVsBT3X0gZ0qcVD4fxUy99dT4vP7Xh0lVF1ZQhhUkgkc4Sw+
40VO06LxD+kLYShkQfJBkGBOjXa6OcpY+V0QdEpq1u34/v99AsRSPg9DHjSQ3HNP9pWaBU+GND5k
v9COrLSvB/BPTksDBo25u8XSF4Kzmv94xho9eymC/tmhXszYTyRPmheYBH1/0OYAfLFzdqO0H24X
IjKjvW2/dGnwmbplUJktxIFprFQRd9irXIGvRKjdFuYOYjWp53BN7RXyH49R1+PcRSCH+kKdxvu8
4wyeCmjVxOrh1UkUj+X5zcahcG5g4BIFgEfuX7HnHwvSVL4VYFY3sZRfkng6+EBUDiSExif3oSO9
AbN1fzr2paU2XOmpRe+u6vARcWUOitq7YIC+iuNXx+YxjgqfA1FM/tabShj5A2Zem6tQAUcU5V3g
2WRnFSnfsl9yYAK+AiVI7/UOumyIv2EC/Qqb7YbNdCnguzKY3uEu9EyIUlJfMnUY52rck7vuPMND
GvG8bhTpqFiI8rY6Pc5XHoCyGMXXuHf7vKgvBBMcIfdX5Bgu8dHkN8FMVtzUdAX31wwPw4VxpKjj
VRVbNltfpJQOG+OcLo87pzyqrYjz48FtcfkEUYLuUZa+p1JMgVShrubyeyu2qQIqPFNJY/34rdAx
5mi1xfV1y/dz65mxKS6/yUgzWmCmcmYYo5yOQmbR8p7hRsy9EOUKJcZN8GE/l/ZMj7s6ubmUwjiM
WJn2Ta8R65deyd9DQ6Yn1pZb7dIWaFUx8te/uBQCyqsEgM/roirph8eben71P9NAO8N6T7dd6BCw
fT1nFxX6LPb2bS5iB4/iKRaI02A71vUwp5UCA+pC/4wPASJvVbQn646xodiuCGs00BI9w38Do7hF
Rcu5rljQa+/NsyhaF7T70+Wa7e8u/P/aly1rJieM79bbGa8yB3KSxHnF3tMEl4DqbTw62rXXX2sB
pF935Zg+frfaDtwcYJtuukrZ9QqvGy8JI25IWUot/1B/Z7qhnZGV99NOLoNtuHSlcq+7Mmc9gC7D
3VMyJVLN2uvuirJJVdN1g8Mg3E55AqI1sypaUbZ9NXIo4378+IiTuqcY6L076pd3HU7BZFrdp7//
Pus6z9sGw4EDa3v0DNFArNgzNMopDO3EAcEbphtVuECSjRgw1PHetO8/9AB1YzW+h0eSwhj1o8KL
fEkRB5AakT9Q5ovrC6wu/cbmd18/cHvp3zqDuGs4XJVIoB209YsbqDRkzcFl9pB5ujaHbJO0LULv
FKRYIWAUMTDUL3LMT8Q+DxYqYt4+qC32TyTLqojCLkvRJBQGw2l7DAaBbwJRghY4RGxAzcP82QEC
XXnKLFLaREfDONM3F3Wh2STqrZwULJHg6ObTd8U8/LlJ8CzxjesLjhsekzLpGf0OYSoTTaFE4T3Z
SoyIuRuoJPBOVGsXDm2P3UNv4rexuelgLn5gr3FXQyl4+AnbuS4poWp0mFZ6OagVpmr/JBKUuWqU
+j6K6fqgEDCIWy6O4E60a8X5l/qnXb44j9yWAigtM64BdUUsOyVc1RBfRc3Zm3PJDwztAZDade2E
lkCjWHMgwypv680HRnIlK+vYhssK/ioKca4O3PXeH6gHlBaZEi6pJ7t23ezpgw2gm24ZkFx+PRKU
WFlwVXwSRv166qqfur7ja6Kiu/1CG+AExg/eBUVJRbIFb25Dc2X2u4bdnhgye+aBiZ81JYE9rDce
Z5W3Dxgdp47TDB9M0dlouuvQdNqUDCiBdfS5B4C8Qp71k+Is3aNlpMVEjAfCdZNEv+uSW3vFx2OC
dKTpa+I1od6W/b4kfF6zYzpwTh6EgHm+xPH7Qu6WS6ENiYrPfen+Ue+Pnp/VrkheARyGrgafbJ7K
HwtoQwkBtdStQVkgIrTCBIlvf4MPXnAPMeMqsfPF7RH7fgP8wU0I2zPEVxUqwgU0rPb5clNSryi6
cQxLcIiUNUPn6PBCc0xJLizsZMTY3hKYeL1vNWrkTwcE5H7XWfYAGCdyIZ/rmcmCdm+pWA9EyyT8
Wk3ZE/2P/u1lbfYYwNiaZr4iMuf2RWTDkfhXl/s1JiPBpLuZcdV8wMb7Tx0RXl4uZrX/5yTvdB3U
1vVFCvJoL3zca2LGXjAwymWhazxHnBO5UYfHETszUlw7OqrQgHfMokE0Lk9sUq0K/8VK4f34gMXN
EgtFGzk+RHYJeyO3cJE5+RXHfhu596J8sf7lJwpTHwsDfyMkLahKDHjbrQXYK764ctxm9yCApdGO
+uNbqvxUwPfX3CCmDtgGfrhryj1pRcK+DYLZu8D2fOPi8zuoSY0H33U88T3Fz++Km4EtqobVOHbu
9jm4l8sf1hmL4ji16gv1EWroMZvqTSJB/fEOW+ilO7tvL1qZYR93pl8ik6DAqjXO7xDM5TxDE8uW
TFHMdFLxRrE/1lhEWjvDLTvlR1tNWT96oddFrlbmmgao76l+MTUzEK/jisi0MfBwxBJmsqypwB6R
bg1BHOozKcQJN/zZ/gD28PJp07YTQUtI+VC6rqS+JAZEgee8n/dvn9pD9CBBOTGZcwQ20bt8L0Lr
ShRf4d3848jUn2zwSVUZyfI0w+GsZsxWTlLTe4WOu04/qpHG80wTO6FmeW6Nke3COgnsrVsltlBR
YyPR45Wv5jlS3IPLEW1QqE/NhMkkeWHwWMdXtLc/5R6T3d1uOfNWmtnsuecDIJ01nDr3i2Jva2Cl
039VVxikuFNZAB8qwz33rN6/s69PukHAhrv//5SbvEEIjdo+CBn5HDj3imE7ASEVyBcryJOrn1kj
vof9Kish33jM4jBL5f+YWJE0Pq4OhCOOf7lAxSZcsLksvhF1Ed+6xrQwfzrgJzWMfwmGCOrE7J5C
gJJOvpAzV/zVPRz40eyySOSRxEJaQG0U+R2B5LTuQtCfQ5DyVUhA5+j8wrXKrogwbt8QXa6vMgcZ
J0xE7YxWFdCl9oJPNAr35t5iy4i/URWr1CV0W3zPUeHm3mlaJslCfByMCrLo5kEPYOaFBNekxGAd
LbD6dpuWSmV9aIWa9pPtr0bXN7VsACRaI5R5jTpe5xZX5arTvxIC1xeqeLZUy3RhDrsSFiWRFCws
9ZTvasjaeFhlrTON7S2X6FqHRvDX8Y/yBcPS5QdfzqkvXoD9jZxWXP6sFe2bpgtEOtu6bJ3Ela1G
4+/PoHu9bJSWL7/809kwxtUqZ5gtkb5lyR7Lk1KEb3oMafGhMuRzLQk1FFwDXnisqlVo9AYlNNbu
x2AvotAbfofabpyNKFEqgFb0vQ9PDdEHCC7Pa6SH3wp+ycz9p9XFnMPKr7YaewHcx/RTLGX7z3Rd
4cmygASDOCSWJReATH3n8a70aWSMiikMxuYRM/YgWj7wU295Of+pcy72wZjfNiY+LRc/l+cakDHf
yY14OSe0IcrN8MyOUaq3CtDiVoFEFp0tX3v6yaq5XJrEc3QbVcddHnZ3nIJeX06s6TrhdRPBuY+V
5YEbFdSHRpQRIDScoYe5jVz0hXZpnIz0Sphof26Oc4mE2LWOS0fUs4LvsPSFAszCTha4xATKxegg
2TNiFfKWtyRJFaAKbu1gm/30ZqfgfVxnQyWTawNgYIm82uww3gDfFj5E5QC8wnzJvMdBlMH7Llpy
olSQ0MnTIEu6aFBS5BLruEYZUAfShF+0Ktf1Qos/ekE4jVv+5m7fgzLlTMxJ2h1e/CEUXrAq6GyX
6rJhCGDhV8tiHvt2mEEnaGR9PYLXGapE8mA/V5v491Mid7VbCcEV4dYE11g0vvgoIOHKnwJ5OOnv
w7fZYvx1VS2hIomwx3XOf3cLLUgfbncpOX6ekqN5yuDksNL9Alh9wz+gER1mNy1dwcvqeLRNJ1No
NDjegO0Jyi2Vi/FO9YDf2Oq0z4SLA6IejlKwiStMU98itiVtWg81VY03qnAvkIxJEuZYvm7i4c4O
R1u6Tm/8vswcqAOzfgOJVBeC5mF1gT+vbB7uu3nvJNP4ooP6dHy0JF8ENlmEN+eJw8GZ5/GbQ29A
y9dJcqjwqnIxkvRMlJMYj4HlGmq3a/gXPLmX3NUO0HL4lTkmcLDbg9h/E/M4KLBMAYcS/CMOQJKy
URk9UuFf5wgrIx5BK2lgib4fH4lfrnbn9bK1UhHD3ldBKLGhjPbg0X87Sea3Gvt26ohK2qYysvNl
VzUI8fL2xewQS5GXssM+oZo4QnsBaatRve8bAyBaHvEPgsS7SgXvWylxeJWQJQY/oNZ2EIohC/9N
v5QQaQ8xcA1a2Rrw6ogRYOIU2POISvaryMW89NAfNGYxrhevlU9vY5gALnJnysGHuCfArIqQysoU
YokAJ/EZhXeluub0IUDrICMIeHr5+EJeYKWCJJy+Mjg/AqEWbU2/xtQU1+7iT+DvGwvquBKMqBWU
VE2A6rYhCFIJhpZ/oRuZ71xhtdyfMVI6D6Qrn96ecMnmK9xnJciBF9oIKRZxS4NUtDVGn22wQdg7
n+T/6gN+Hu/q4QccSWQaXWt2ft9m/MgOzP2tJ2qWVgtr/F9HFiWFrn5qp+BZxnwvTaIDvQlujkgy
O6y9XE3Yg5AbJy41E93UBIpygQYP4PVV5Ro25SN5mKTAHGemYV3PySU05+QIBbVfp0JfBPxMEq2g
SO0wqcW6tHpIFipTYJQ730D8XY0YxRMMbutwR47b6kWshO+M4iXDY29zupz3dzu5/kEEuTP0XU9a
IN0gQdrg168c8GYdwaG5EsbkIxfyU6Dr2zluvjkElHPNcuYJJDnCUa3owcXeezt9DTsHV01jYBqJ
twlQKPNzz3V6g7Ck5FRn3j0PtcWdspxRERLhYZRHn7tZJ/acv33jduiZEtnEpONbOhwdcKNdoFkZ
GuWRstwlpUYIwgBtouPR6NFfVeJkcQ18gJQa2ABLMdWGs/7CubysNJbAv0oZZ/0jl65wc7R0rCn3
xUNvI+mCqeQGv55DWZpx5apPnGc4LJLBPzLXva6MeX/7b5JjNHXMjDMXx7jSti9Br4PqqFCcvbQA
ikBpfU17T0xhVWex4eC7a2yVriBhc/e7FunMlyxrqwvYg9nGsx5HN17y/wuY8sh7s8ZISIDvyRM5
0nIToOrXvejMD92Lt0gREpZVoS8rx9gmVeWyxQqQDB1Tr0OjAMAKyfvbDFplxfGvYSaMShOyo7ze
c8n/ARWg+/x7jxHUFaC0JrNrTPvXbz8i2cuwPFHVUjXihGmhJIq+QITqCgh+UZmcI4l4XAGYdRYb
UKbFhwsNZiS5WUYEuXvdt7CYwHhb3+aPcwpderJnYFsIGnVF1rWeTq3cRMQNOWbNaSgV7/pS6TG5
uuxPUc+8AxtdfsfCk86uKmOXyPbli7XgKnAlOlFuXlnH+NgnZ+RssgiIueRINuz6Fif6Dn0++XOe
4ZhzBpEeg959KKpsNmK/0r/6mhueDE3XpIWCEHHHv3otmVHy5yrmMaDqnaePLoXq0KXOBPVMxwl5
sosxPcMCWm2hlBr/A+YP0qwSMn9dectrlZ6NoFhx4Op2HhfPkXz9PmHQabgmDMdciNlZQYRhkTCh
ZoWgElHSfwNV1ZLej/d6pyYDAo7Fffp0s+luRLffZ/NkAZqqC7yVl3LqLI0lzJjM0qCSjL4bUlin
cytIe5uCPu7HG2sCMQaPWME6kADgqCRVyYmF2XQBoWXkF/cIEgofUxjU10SRY4MNd6hjyP880ze4
mWX7c7w8AKIWHnXBANu4ORtmUP7vYoSNIf6Zw8RkkrjX/J6jkyifXwjADGiiDq68Kv00C5px2x1c
fbOlAhGuQy/hhP0cCYJN7jy+4JBQfB4r5INkb/ITWMSehGBoHiZZjDjPE6eD5/rbU1mIa3/CgHSm
SPHQFnE+Tt65g+j4M/dVXu5LCvKSrBpfbCyBNYRrwIyAm8/D53jddgeDYc8u5RUmgAWn/bAxCld4
81HYBkDznuF4XeFXdxzsI+P3AhKcGARRkowmKHFrhVUJaHvrFjOzEd74Tr6L6dZJWVxUr9R4bmmH
8Hqaja9o2jUbwNk7UsgM5uHfc+/P/GCuhfEcAzlZ6cH950Qz34uZM+FmelPLLReJTS6WMK1PVBmZ
a6L8+srVeFc5OXhjJBRVT6CKnfORc+5Y+fwp0IwLcpZtpvyzedO6olJKYCePLgz0ew0og54GlMBS
EjJb/OyJcknXs1LfwYjj0mW+B/ytnYmTBioGbkAYnNxn6xcrrwAJn7NMfrF1TvKDpPYpI2Vegxsl
L7w44IV/atCOiObdLcpeW7qS2B8vlpb9efcCRnjNqFz6ahQbQfqDYfLyRDzFvzgxt1xPxGcGx/Hg
xuyS3WZNU7qaYR3+vZxkCfAg7b49MKN5BJKk1WRB2/maOmvtUBqv8ruq09wAGRZQOiH3l+ta8mcv
mcLJwHUIjeT1U9fAEi8T3g8QfqC13htrndaUz8cFtAEI03bwsUM4G4iFOL9sV0W+pfTyus2hJ3J6
VEXmffrVsuyxr4V2KzmBz6pC2SrDC/ehv+FFsoqzkeLLglqPsbybe6I1HIh3I86ESLz8rgOj49Fy
4cNZnpy+vwHVdjPDzvTCa+L70ajTpLehq18fqjKnSSmm3s2cBBZdNKgnMCk0nYpRrCgMgvAZlZdZ
IU3RfjMro+OJBu3HmdsQFKxPYaC/dtXhyFh6Ln7+O35I9rJavEriisfXoBFKfKSYve8tF0/gz2K0
Pt3kN9c/9SYd/7DVgWRt+RtlCvyyTr6VBApFAAyBLnwKbjBlF7g9gzX6RwmmTFWfkeIYL6tfqN5R
dz8hhMgE014FZoAYvQn0Uybq48uXfHuE4vZhFRW5yfHHQvKbb8EjAYqobfcFPLpH9NXiloHlVaYx
+rJMrgN+P0KUV3LqjPYUTTuT/x+r648pnaholJ/1CH8zs8WE2+j5H4RE6n1C1RaN/aAakgI+IVX5
DK8NkOzGNhcDX8DbL8KRquD4RjesuuN+qgaCffHtqgf/W0z0iFCjIwpBcGMtnwx0o8L/iA4IV4Ym
ROojf5SQFY6bIk2SBUY9ih19Cfq8+DhYEoriqUCBWUsMuhpf6YIeg8SQwt2/VSMuRrFNpXbg1pVr
MfFH3RM0Mxeev0wQc1zUndKHh8vgGarC1/x6rJMqmOxPsXJfswF20N4Dc5UbKz6EZU0OtvTYenZ4
s3SHo6feH5Va5lhohhntF7xCGxUg797LdAVjp07RnMJg4H1ab8p9AJWyWYYWnuDE4FDOdYmfJXCZ
nL8baqBFI1ZDZmvlkonpUpGnxccu+peFLZC4KisXJxIBEj9Lv53vxie5AqCN4QtinEx2w27kMUz0
QH5xiaNStfVOAzEkrHXv1pD6sPmt2cmgi3rf4hgT86xwmtMajBV8C1CmcOgtF55fSfecZzk2pTI3
Ubv9b8S+kFlHJFUeQvAF0PPPTo5Nw/nqPwbm0OnCncZ8NZSjNa6RvmvToKa+4vthqeodYNIn2F9H
TKNWmafKWiR+kvKJ1bO+jtd6R9oHdu7nHZeVgOMM1K8T3ZSUJdIi5OkX/y5q0oEu+CLZAOKSp9Lh
luw9zO159MZK25so4Ikpj+ymjsXyLiMUJfTZcBzE3QRhPSwOm4JcMrfmTum3adzHHQRzcn/CA7mh
3n865Klj4igF6JlGmZw90GjrRYAhTDsus6fRccLVCtaebaSd8kdH2Sq714Ggqqlgq6OaXrEdc8OU
hDM+uvbw56zHsfsSdw6hv88l2vtJrNHJkqWqkE3ptCgoG6vR9xXqK7cg1yWt+I0pSDmW5TrZH1Su
qjyy10MFPoIy8/R3tgalT4/aihpL9mBzrwe2kXBKgjCD6qdH8kucQE6K4p1BXf9rw8s41Y887p6e
AgAfVFJT7y4lO64D00EyIVOlG3IdsM8F/AhaxncR9nNPhPaCdvZc45l9Dh5kDQDMDLLtwqYHrBtA
EGEWVMa11j1+/pvgsIJw50YCjshAd7tIfC6Y7Z0oKeEVbvKd3aGSoUulMuwusaYo4glNxv/jfXOu
JSvA+K0nvYU8JToMD+mcGhKfF5ZoPqTZVEfrOAhfUUgicJUm6PrZ3QbU2i6dDt2pJB5KGv8w/d/B
XRK0tXTkI/S7+8mvixvrA1a9w8JBgMa0ZBKwvkQGjI/b5WbUMhC8ADDf1a1EB0WfxrJ9VPJQh4+W
7CUEXMg34Ia2tRMzAZJOo3vxdGO/wSEW0nT8YHIVRjcsoNGXqT619cxmw4M11tbXxmr6ybz2jZ+q
E3i5EORcC16KBtXGBD0v9nAaxww+NUOfxr9Hp+iURtHqms+jjeY9bW0SRQnEE3VB3tMXJ5z6/Q0A
TtKrPAzGp8T9UVac+Y3xnVrtl2scHl3J21NHYnX0dBF8Bx3WEB8QuRl+tVd9VJIW05bTbEXDn9Ei
3FMcImjhHSpw0HIv6ROcEvoFmr4Rx2pqQjoj59v5d6imYgNdi8XzxcMYT8ZoZpdUVbvsjRD/BUTQ
y6irAQeOfknboRBKCVFjvKwA1PJkwFT7WgnI1LxIfQ9a2YUklsw5VAnqSKrRQFezjSpoLgAil1n+
xJKwWtDQOa6HDsjinlgmSX56Hn2ykvvzsM+D9TPWAuEwXCM3ladtBMcs/h7uFcy02hcGTiH24NNL
QYfMruEXW2F9n4llGHp9Xm8gcR4v1eMOM2SGfmWUrI1wmdx/AxCsgI5q8JfiDZ0xWNy+43Tv2sQX
I5yL36CNEgfSxqnBebJarAN08W6R6zV+WRyr/L/Iu5vnD5HvVTgS8d+x7zmrTmoy27SNdOtZ+WK6
ImuZTWmT/JBY+csUX8HJffC6RC4HbBwsxGh9P8c+pKXsKmXlCVxDdV3dGz7X/B2qZKG0WE1EoYjI
BCcaEBLpUP5nPJP0b3FMceBdS3xgabF4IHD/4j678BCDgby5jrnuREwhkoYLE0BJgX3ODF3TUDkc
2qU1yn/LOTEnwdNAHop+6svVT2WFCNxFQog06emMCH0dy9/PycmXVeFdF+1oNk0edfZiveGEtSEv
2iZwg7OqL1sXlEPBWJyW8fHh2F+KDlsp/ouAEz3RhEzhvhegP0rDWcbaNsru1A54Z+X1dOKFskuZ
AEKEbHI6AjLn1VV7psp/L8s6GSsQ29uG0GAiCqwm3wnXuCEJmrg8x8gAz9Me003yfUu23WYqqf4D
rCMwLzq64/1BZWInb1SRFl1n86tdbSZSPc7b+8N9y5doyxloXqlRZgQrayk1wk5EJqVE91tnH2SV
Q8zGvFeHmp89pss+rh0AZKc1gLI2D7yElbS3aMDZ61OX/Ywo4j7UKCOPAMYtFrjP1mUTcJCd/zpL
s3bn/Ycx+mwGt5G5+qn6H78RnDGqjuN2Py6mvCMCQbM/zm0HoSi5IEKTmkSuUxD7TsBPv3GkUm/B
MHSUFCV4oxn8539jDll2EqyHs3X7AaC0ivuuON1FYKvbQUx1zrVyHAMAJEDd0P8YHcL36ligktmk
EeikHUZGjx94drFDx4rUYAxIAV6RsOBZwVoddK2qmmLgM62UWq4Xj3BDPPPnMYuDTytaw/CU2EE1
c8RvmgKV//faMrKm+2lp0aacPnQT/4aiEDX4Z5aj5opPBTcFEaio8xWT8c7qP6aW8qItrix8VOoh
AxkCyTuJrhLk0uucGAH65tNOwmkl0xhmD3zha3kRD0cr1c+m06mRbkecuho+Upab0tMqhayQTuPZ
O3ImdiUYG/3DVd9o/ik6oxIxYJ8FHMbPv8+JWUzFzN/9qRbGFi1btq1hWVJ+OSHtftvQ2XkRA91W
0Ep8JfI6y/nlnuXPi9HmoXwDm5bcSlXOkTdcQ02163EX/B7saujTb8CmZoFM3AsZ15qb7MwEZkAe
Z8wH8E8JmWCruWhp/UIqO5jhj+ZICm91ks8sx2wL4PuNno6O0M2ZA9kbTe1UTDrzScPJwjDs3Kbq
aq2IsUYGjizp35URZOWDkbsF+1DS83WnuibUSueaeMeKT/0SGYF0Q4xsWhn3xgBDg2Xpz2q1aXsK
wexbrQjDq7zvnQ9I7jW7IKSV0F1ro0dkThhU9uY946GL+ZnFnPnETU1f2Kwa9R+1FRWQJ6WTOFkH
8lEarZWOW9maRkCfdcaJ5gVBkTqRxxfl/tswmAVka+fhZBdJjdkSkuw3iTNhDe5D+IQIPtIEEsSo
Ttdr7etWZcdoSNOkOe0tdZphxgsoTZ/bPAREAJ5QXteMq0YjcD4JEDGaBS/y+FoVhPglnJ1+77Z2
u4r2MaKBssnI6NSKrQ08QSl5PfLw+w/QgWyItPhXYUI3Gn0y16VbB/clF5i83PAeLUDfTkxLICXg
jRAkufuBN05PvuqMRMLcp0AK+jtH2HkbCYdHB4vf5Acie7G9z6uaUIsV98pVi6GNc30ABsNSImck
aPMyM0814Xbsgtkz+cMJS6rjbNWWrH3EZcDuKFwNgdqHO2tgYXmqByakP7EB+Teqb7kIu4QW/hAl
N+mgqnEk/PqusDL9ZI9RPW3Pvufa4OoR9iYvq1VOcKUXw9ntS1M/puh7YB+8baE9AavK+ce/2too
DJE3U6YtebIfgQbEiwK6yGzDo2D27d/yRg2w+eMuoFG+9OF+2XfLgpZE05vg1bccffD3+AlI2j0j
3IssP9ero1+mpeC9s25hmPgRf1UF42vd3dfmv+k88iPWRRYPk153UfGxqeMGCRSu92PxvPukLp46
bKHDDAQgFW8J2v9UgJ3dzIsZME/T1YrqUEO3dS5yv9Eif01aRX3qrBAwOjgqdsYNsVUbwi5LeGF+
myQzTM5GIW0QvpNkfQELos42oUW04nvUWPc3uuQrkZn9dBPDaaRciWD+Ax0n8M1jFvv1CKEUVRPk
c5Bbq28IaHa6LBwLqtEk/RJ0Fr0iI/k62OVPQDBG4L7VBs94OW99E7c+zndOyKOxpRmtl7tQuw8K
ej0Tn9v1s0ur7fc95wiCV7qdRIvgt47lIhDngrFPSrEej9KYi9560iBvIjQTq/9sdUQG4AYvz2bi
o9kgxR7kBjax3TaAhyrUloMbLVtLvO9ir5+HsE0gibu8+dzFTtejfalElS1H9FjkIppU6DDOx//0
tgViQ2tUNWCW6wwERz9cj94+oS+2XkP0AjhKCn3uBqg/ARuYmsTi6+3uJWB5lMCVedMj6OQeGFZh
P0TH6pKfn+aBw7AX0rUCfWcOFoXALfMC3BcPZF7/5pzwIMkf0Od+mydDxyVext8Uz3+yLdlg4KgG
TLvlZunxQrV2mMqsE2hE/FpQKxCU84xhTVJ/wMiSalIBsLf/W3v6bHkChtXoTsISIF+w8NlEVBaI
iCHERogW8zvEJTPKn4Gr2mkOjssi2zISDNln73sw4qIym48QTLdhp/Rz8L1+eAlGIpZQ7+Lz3y0z
GNeEAEGUJOZw9Q3t7whm/20yFMXA45Amxnxbu0eravq88z/Oi/h7XRt3raqIwaSkmyhKsc7WAbns
DXmDvYapeYzIlr6ZrEqlY0XLua/f5l3Pv0PUR90bUoi2gTAXMk0wXF6UUiiHBSjkNOjn/jDo1ZJl
mayRGYzlGwiRAsH7pnW+XdCAKohfuhu8n5N/A/4+ZwN5EFVaP6javGCzFZtVTiS+TLX9I4onpYKo
6fb0WglQBN0BZouP6k4OvDIZGrovvE69zB09UoyfIJmdSReCubD4Lq63pRbDrAEIbJNwFRtEnAoo
nypSS4HRnAO2MLhWWYZP+JTPTkkRYxju43ozTuT4Q+6xbjp9fDpxcIUNoYWhHKDYRn1xVXhiD9RY
pUabLz/TWA+iOS8lGhstpYQauLAnBMWkm7fZEMPLoZVB9YghyIkpDLVoMhfQgxmdGU3rbFxCIfts
7UWuEoXe0wLtzF75bZJpOw2rS9UEfCZC9+AkFogbqNgCuqeiZF84GkijvNz1aoUj131bI0U9ajZF
5NEu4i/7CXWbKj9scVcWmGUKvPprWNIJanX7dztdFAbxhbZfyITUNnv1sbIiKhm4qb2WnpJhmMIY
36F6qCDzpHgJEc1fwRtcmexPlYZsDD869LVjF/oGUGbCw2jU+LMs1G23rnGMz7l3QuJjL+bwzbpm
cAbvsYbjH1vRxBIcXQ6lv6Gmpz67bGvLIkg+s1fWUCVVWvV2x8YxbaJwpc92yX359PWCCExh7PPi
So5D2ikFF8ljsuEYloh1+Zv/NeSVSZesN2vsXUsvxnoXUWWtGgZhgty4LXKiiRWUriz8Y27qBDvQ
uwjeRVpff9BMY7EOwpbsG9RhFlVI7nGIV32veEtiAE00US56M1GNApoiQgqwZVB35fN0a4Q00CpA
wvKrNJrjiKsof9Fm6iBhSmP+zg4YCFleghYbMXveVBbZzr6ekMtFD0hTrlDpeM7wRj38akkep3xj
uLUHW7jEEbptWs9UpfaQcrszX7l8+7ct/4gNHOb59NJo7gecukechS/F2VMyTF8QR7XUtfUQ/mWJ
YWEzwcmdm2CexDv0O9HqM0iW4CGX4YeSTCi8s4D0Ysw37T4Y+E9V36WLjq01MEnsXrRYTgtBeVMN
lBQ5noWDKKZE4Nh2eMjb87ZlR8TcfbwmthviBOxXSVqxiZVptrE87LsVgeUU3XplQM9fdFk/l2GR
VZXmk3dhtmSP3NXvcvY7Soqau0NdisKpN2GujmO05VaX+nifKHQzwh2jwWIerMrpTfN6hZThe8JS
GKR2aq53GJQg7N7X8wlmpuW7G/aKlMCeKOWWTcw00iugvuo6w7YbkVcXET43z6rn0y+r3thwgTOE
PAX8CJH/VuOSd1/vnTDDr2JHp2Av/PyB3jmkRJ/2XLgTAKLDIFRkq9t8wp0PVA9QQbZe8/Tk+yWO
lGXk/YGMytW9HrkE5LhbBsh3DfOlk7T3MvWjBjhJ6ntUsCZeUNiZ1QyDiKf4Vy7Ur6mm0Py0cGxF
GQIW+lKkfnwnygitTKCCxhZz0V5AXusFOlm6ffNnxLw6kSgd0ahtP7HASHQD2akDZFuIja1bzt4m
dpTQp6fZ/56w3pUySQTBNsBcz73UoMlBFnr4oET/IsmVYr97i8t5uv1fB1Es26w71BWg4TlG7CHk
+3qGQt3Q2yLDOOnysuu+oDUvYPh+U3/AqusXByYIch2FknT1os1huscjnyyW4IndzlhE9BSbaymn
su66Iw0MRFS1ZWiYwPpSIDX1moSdXicoWa44URwbtLQlIaKI2qQLTN8AAXvRf7pKhEnnmAhTtZN/
cMfiwDrSXj3RkF5s2hQ7gCIxCnjlB0mWK4lQ/dt87PmVegWq3Viv0MIsuY/LVip29ozVihvGafSd
Ua6YUUBxOuli1o4yBF+Rlu2aPB+p7V03GlYGD/SSCjnzEkhSwRrzglIsCjPi4By9GX6oez22XsQW
AbDybxQEvbBR8GGl2RiNppkMNATQI6Fsu3iz5hx65YREg+FmkH/gvo4j1u/XMEi814aDpFmSrT4t
gWBnNeiV7qKue1UcEkW5cWNl0jb+Vs59/P/jnFcsll140xlU6+EAqxPDrGHKNRWAAh9RzqNx2883
Xq58+O2Hf9px4Oa1IO1p0YwsxsIN2uICA4B5C2rt1Sv3rx+7hTNAz0ceGhBoAhTMoqnmwMGH2u2j
uexjOzntHdsaERmo5/NCULNRxjDZjFNMTSqPtCzrbvGos1DXMfHoeyNh6lyhbIEq5a/G1m9Apapj
ywxe6l7o7E6Z81DGYvQLmJV/DHulWfMhQzbRgeWzogXZxq+5zjQshj6hgIWSfBf6u70DSvklwOUC
A62tLyss1txsJMLErC0CZzq2fdoXW1U/hAcsTo0u5JaZQt5Y6w7iFzL3cVnrZrnPChasbWPDHc0z
NqRLZBD4JIHYFoMfx5yIJIRfrXKrt6jJ5TgWjwsgItyBrFAkR+naoXF/Ob2wP30fgA+SPaDD8IT2
mqAWBNFgfWtuN8UjoPTADnQiVUpHPGQaxVD1rJwwuF0DBTx/C7UrDroF5W184JGIGgYQYZR8c43s
UT/lAjphGTxfZoajURZGlyKEeKsLBCAl+5Lmym545sJ/Yrvclu8RIGJJncHC0OEcx9RC4Dq+AN2M
PhljRwSdmGz7yA/mlGFqtH2DLdUN2pbR6Zj9zLhP70a8iGYc0NFZ42ncJ6tvHvHGgh6nsFBKuFG3
wy/j/ZwBF457QaMlGOENh2YFEGXzbs1JSWVWlSMyrUDZNQ6z9cI8KmUSQaaj5yXw7s1Qz25k0R1u
V6iwEjKq0VM9jg8agIJomcWrwF5LtiuNT15LznjwKAUmjdiR1CKkLnTP0myc/IWiWnkndEbghDwz
38SQqOrp+DDJFt0l7WMz0hMb4QdImR/hMEbFw4tgF5ylfEp7wAdsNEzdjDjefCBT4jLxQE4gZ8kD
YmauvATtFTwmkUe2qp2ROAIwvSbWoY19zQ1bbyvht8//EHbyFqEXsrTuA0yXaAUGEPCMz3WZxeqX
+kn+wBb/1wSfsxkbE6RmtdFw761nCz7PseODeszdZ+D+grc0Ec4d0TgZHS7GmB8VlZAUkxk/0H1+
to0dyI/JwPyb9iBu2v4yRm8vfb8mNbnmscl2dbrbzOe0beQDg/IFBv9K3A2avfwCNR8TruHgynwi
0rPTDOCsPbGuls2GmJDM5CQ+w73v5h+Q8KyClGllugz50Mi4IMjyGa9q9kCE6ZCQwu76LgqUF6yb
kKIwDjzXHtzkbpaoiAi+uAAkI43qC6H2aYfYy6hMqOUuf9mGfk1DjiSjxnwEcPT9u8fSS7eb1Xpu
EpT2bNEjstCWgiepAkRIh+WLJxYDiQhCbffz9sG1yNcoLGQ0xHzDEYNci4FJRrrHBSBEP5buHSPw
j8RDgvT1sMsON7HHP1KDBAndqu5XoEphH4dNg5urFxYA+Ouk8Y7JIMjCfS+6icKNQ/6WArkgTdkz
q6P8caAqhy5FLRrOuluiOUzHc5QDOL8waBYm+cQBaJEiA6QCxvQ+eRV+EwWuRnhKKmaxN5hqnO/h
sU34D27YWmaETYwaZh27CUjivxAPvWBf6dfg59r0LGQRF63R2gHz/+b1legm+zDkzn5vwP5vgjVC
koYF59GjhYoNw2D1qK0agwBX7x3SO/o0uDG7Ft2Zu/y47TkwJ2vCS0DBM69ybq7GRzgM+BSiY7xu
p0tN6bTmBubDttmmik7Vae7BbVtP/J6n2U7aX8ZxH1vtVvCNHwPOYpbJyl+9S/mbCsUAoF8YA4Ua
zdPLq47fI7Nez6Lg9g7p8Iyu8ea59uFXBlGVzCitQlUnwXq6xeoZHFNYRFEBNEIYoU/5uYBxtnxh
OJg54yOxTFxT+ZTn1QBM/QGDgLtmIV67jVCLKgG9z9PpkEFd4GosBcbCJikf3p0FiFqDPWLrUkvz
iOP0GDIMomtLC5YgAqswVcu2f4/qnjIK+59Dq0lRMFPuiq9ivC/Qop54RQ6efR1zRH8RDGGJ0qpF
IOklLQAwlp3s9LjIz0GjZnJe646fmGnS8h/hs6mTBSpMgT4eVsgGjdwE9/wyX9Uhs7CEbK4wpnvr
PuRtInke+gH9Dj+2RiRlse5GwFmEI3cJJJTfB0R6Rp4JqZOgm481ggFLpZCOYO5T9JO9yfcmOoMl
f2t1NGlFRnO65cqy0gp1JMW3W0zY9G5kquvpidA98H4L/3KjMc51rBEv9HMrm+HLMO5FgQjfxQwx
DRMXJgIT0m2E6aP5gjoOk/KjrM0jO8D3tcF16uqeoWYa+7BHXONjBAGT3MA1KBKoWrMBvHpyPQkG
i4yWXPX67nvUpq3Ew4P+I3wtd/c7wS4ggMvNKoOQ7w19Hu3Pth1C9zZ4MEaz4kM1156IIUAgpXh0
47kQHpEzuMYLDb6ao2BT43J+wEylqH0zsj1+Qb01VORaCHL+5bUQ6s2r1wgETT4/tR4MT6lFNBhF
pvKdQiWIegaiwcwwZf5HfB3xT81XWl3W9p7nv0L9nma5cu+/ttSiEA6rvDZvvjm3gnuge5J11PUS
DUsSrwRa4oveKlGxo1FWa+nZaS5GmHjPKTu08ctrj0CS9oTwxy8xe+4zMX+yiGL9lp6z1IU32agY
0UsrCi+aq88tFGFYU8AjAONfJhcLJewAVozqC9prc9Jko8nWcZai+TVr+eCwoxS11Hm7r69xKmVo
t039RTcp9unvC9Er/domwqk608ccnL3/PiVpY2Z37rQ42x3CZjAxiL0IQLFRJ0RqqjjG+X+UZd+O
dg/u2CPqjtKAHCaIQd5mlfkvi7gMLXGJ/JcHneJPW6QrBp/IlNsb75pXYHPxWLqgWcml9cQDHGY6
SbuXxSEKjCrtzAHuTwc8srl5EO3kV9fmdkhuDFEb2KaRL/Hd1JM4fh30+J3lb07puYXUu//+i3WH
HcfTxaJNWeX1Af13KIaxGcMu7/qL3oKh7Cx15KbJb6+SerjhHnbg9v6nJS68bA/eJbpWSgZsiVg0
fTnym1J42UZAytiObJt2nMHAuKlzJ6hi3ix/UUQOpNUiTl/fU/6R1H+9mCaM8Wwfmp2iptltCtpK
rMICdJ7ZYQWI3jr++T1EGGMdPxL19TAHVvPG2jyMUgWN+abykvGXvgUFDRfENnYPfQz614l4z4X+
TaqZZdee9grCILyxKru92oD4U0jx1Bqnv2zukGBMtaGxURdKTklVnHaF6bJ9eWCLK0uIJhCcXtJ3
0t9leR1ADIi5QzESgcUbCfIaYfN3CLRdRD3XHs0fqcRpCbF2PM6l4g9rv3j5IEp7/e3IIPrHKuEA
fBY0C56qZ1zkcIUu56WKqoQgu7nTx567V0SfpeupYUmSyjcXZnkjYDnBt9qCuQX50KnsdBUWYVjY
c5tjEZbUNydMvYFR0W+zCNgGQhB8RVR5a2uUI3KL5Zkb7LQCltsKGaz+p8wMXcfJth1RO2T/IVVU
SDntS5pWeqEPjtT0L0abe46xrPnJOXU13qK0xn9IYZhoThXUfJMpHPjAYXvLalw2T4nTEVAPBVfL
MbaUlluwaAcUJNkKSLpt36RioN61wBvRJQMbi+1WG5w/FH1WexPde14EPQJoRyL4nnqIibNMXhyN
fo2Tb1e+fynfegTMJIZaMwnHHTxuQorj+p2GSV4RXU6MRj549fMrr7kx9d2AduROrOyvgm4wVwRF
t8x/NnTW/Jp4EEVSnM97O0U7T45ssXZkBHvKuQ5tzynw47mA/4EYMbUYmFRXM/Bc1YCqjuDL/Q/W
rh2vRiI1awxfl7IS0bb3b6G+2Ac2t1/Tl4qJpuwkfQgepLYocYNvHT4/ng5c4tFupiIg2sV1fVAk
/JB+Egp6c2puUws8M0GY8HfWUAO0yV0EgXzbEcpnpR9Y+PK7bmBn6IJetqi8SNwg2zR5C3K5ntXw
GrsgUovyNGM69a7d7Ky9hAmXnEQbu1kwORT1NSxjxeBeBcj340IQrtFMqXasUkK2G99A9jtJunNS
P3S1Z94JCcFqPpm7VlnkO8Phq7nFuncEz/OoSv0by4QgHxPXB0IKCUG9oBRYXNFV66vPI12t62uY
IbvkJKvQDIEjvRzegVV+5V+Xxx6gopPRPJCEtA2g/DZ6Amyd/ANnaYb3h+Gk100/U1shhfOp9pLn
A1lSICIvwP+aQzPpbTfhOYTVPKok0RztWpzwIr9ZSslVf6xIY481H/PL47qPKUYwrFo0tsXaB0h9
oKxRJ3Z84JNuxjov04VWNgqMoHDJKZbvppBghSIsynDoex8LRgBIpgKwt1LsIP+qlgdhbm+bYn7M
GcTQI0UHrmAvq/jnKyT3XjyXNIlHLQP5cEr6j90qC/yt2FzjxIcvVyDm+pMNUR7qCNqCu+fCDGlV
XcsrKAXWJMGEIGaAV1X9yb6/Fbw+Nrdo9qOuaMdUlB5MESbdcnYcKwc6ztkbfKyOV7c0zAyd5H/6
YBv1G1qYOrbPRqE6/cUFH46OsEx7IE/D6hnEblQ1V4N8ZNM9xLs03SSw8Lr+cwT+bAH+exN1JwZn
Yv8G94K6noGKB01fgrpkN1xVnHVe/0Bqdz+fKLw1G7hEbNl59PTF2UqmS/V03JwT8bXHgT5o1F6l
qqaWwVSfkNiT9Nf+D7fU0sm7eEFWwAGMLp5b1TAXaJlkoJ1H8/+GqAulPYqfoLmJvFSuNb8m0iGO
kzSE/T+DFIOcdCr0dWzkaebvW1t1F8vbpI7bz2fjzcePHPdhPHN0gS0iVnhZgHzi9/4UtugYibzO
dl1py0RG2pS24gCxMs5+hCF+FOK+Jw1eLa2NJwH7p+TqbUlPevtHaBY9HLc1GFHCh46DnVxeBBHr
Dz6CZQNfPHddK4uyccvp2VzrbSMuAambC9UfkICgM69wl5EiYhFWnIMJSo6IiYpH4Xv+gvUKzisc
u5YnLNN2M2qRfRXshtzvTKA9OtYWdKNO6Qx5yTO0Fx9Ut9fOJSq4F7oY6MROBXuvx3P5uOSc+t/L
ZtaDkjPY+zFv33aFQRUYOwwnMGjh7JVeffoAgqssSB6wbO2c7Q82hjukjDuR/X81Y/apSnE3sU1k
gGqJaULfd7Mzdim1oeCdn0Hn4YH91awfDgib/CQRfn7QiP2VxadesFsVez0a7u8zLj+DEeNyAyDA
2+YsWDHmbQhu3fBMrfZqWcOltLHdqTn4HOCSz9ddHDX69dSJP4e6do/mE+pKjHJYaYVbbPAxD4RU
pYjxznAIls33ZAvqrCZ5+ffDcGEIrFyjJE65a6kI3DEakI2h0cDM6GpE6AYLl688YQH3ugHVA6pF
kicDnXJffwzyQKAImmPmxR6+qCfaL8+XmkCw+Y+jFpJ3a1V48zQh+DaFuuQR9vGzESopOal1V6wj
kh6MZgcyJI+gNOdwgZQsSw+J2bH/MOmvG0HXQO4IeqQTYnCg7I13H+dSmKtaL6UgLstaDyH/fp4h
3p580DAlVg/6rwEaMHYTp0k68A5agi8C6PA9DqHsbwXkAvxYuC1xXW/trobBv81PtIgbk/+ZQdfD
EoBKk93HB2Eaq3K61IAlC1nN+gQmsKchvWlAqRQfj0NSw2I4XsH/jqHtmOAGDmkOtwFF503lN7eO
lkfGQ8bf65FdlHCaFAY1qGrkN6Gn59A+mtj0wKpiz0jz4ShQnQQzGXFkf5SYcFcCdt8mteqxGPPk
PIkb43Yr8hWjNPV7qVsHey8yAEaJ70+nTgVg6NIyX3tYX46vuJFh7RJ1nAa70cdpmphhyj6MTWNP
CZLRMKPj22PeAASkkYVhakZ886lpCUiM0la6TCHzyKO+X1CNiU9Z1qmNRN7gwK86WGY23NFTJ4gE
E3rAAU9DJRfiz5g42TxHf+qRNTJqggXAPPLJC3ExxE7lPoj6INAv+7QDkeLsl6u3ouGwgoPp64qF
sbUE0N9U+7knWaRf2ehkGYlE3dUk+5UoZ5ApzU5JPKw4k6GN7nuxtLnqOAaXPqTtJGtIykOrttZe
SZHxEICLUR0edvHX+4cftr2JX580EKmWn38eP7U2QtqD14oq24ZuecrxjJMI/zVLwq2uQlm+t4pM
9bGMuTi8jGJv47c8/lsKkmtla1gDnmuqiLSGLIEhSNy12IK46XtTm9SlqVWNGo7Kr8h1X9N3P+Oe
9s+xITlmofk53Yf4xC3hA3Yo4+gIZWpWd5tFqgMAZgDPE/cH3sEkpw9QioC4NU+am6FXw09Jtar/
JQTIeM24gylxovLEBfsQvL6bjime0ozR0o44236rLPfaIxc8A6dy58Yewk+odpXyk/xgIwrnVMSl
uQ7eqM2i9pNKxxYUwW1MBbcIuvddnY6LsBG0lq2SGoSoePHs8/2Y3e8H+eT7SDY18vqNiRugQA98
39N3MNa4XfJu8uxE1xMiBMRFYXwvAwosVSrkYPBaLami+XZsKUbqWOtdRYAordj7AcnD4ZUAJFvf
ulBa0sKE1MNC0+mv0GanhDVec1ZDJRU1El98FZSgx69DfR6jZYF4mJDYLV/262WQMDHC5lfCJLgn
hkENrvuTVafEpyv9YU9fFvL6JTTykjbvi8Y1y39gCC0Y8y2G/wPhpmzzGzb7E+rGG8HsUIzIHnlf
32izhTBskFHVqIsfP9uVj5MsRhNxuvKBXp2TQLmu+6vfg6TjfBTCISj3RFCT1SpU5SGI0YgrcIxg
8I2CoWwnKPXX2GNIKmrFRNcDDgSJkhKMCDr6iSqE/lszCxvnoQphTNaiceUhyrZcipFEZmcNNXoK
l0kxIbepIwOt77sM7iGk4QI594bkBE4yYDSJ4wTvKrJEmbQGe1H0ARa7Ko1LctG9Kk4NTdW/a72V
CmVB/ZisBo+I6TzSV/fSZdOKRw0GfzDioaf1i8zeJmsS7XGrxPNIWS2OHqXXRvr8T6dYKHF08A+c
1iK4cxExkvMm4pX20bybu10a386DHhFhBgSfKr7Hr9XF9I7KRg8AQkpqlIQSBuSI4rgBdDDeko4f
2SZpGuAsM3dwM5twNwSzBAfnuVzI8KQq9vR6UdFDZX969tBjLHESP8iavshSP9ckZb5fHmBPFHm7
iapxnaDRVD4Aj6mJ0KfFEIqRpPOJlIG4y9yhrJuuePKlrQMtLJQV5bTsTrDVI4Heckc7xqLva/Bq
lPOCH77roFAhMsw+gqKmtcYGUWmOg1aKg1nVMxTeTeYd+9sCtUV/tzB+wljY3RngcClLz5uisOag
fa1VkFk4SSK0ybtl/4+9L0xO4SavHlQq6wyYhQw84A915CHHwiE4w+PboMzle+z8EjNHdjR1S3kO
VLHPMNp3lAxRAhXd5mfBccARoPgeNgIgwF81W9GbpdctB2uLtOaS5IjuWhUy6e77DEdPXDClcJ0s
PHxIyielhMCPsUkm4bCZ6NPB34ZjNTWxYydX2gUnY22lpBQE8VOHiEsCieq7EBz64JQh7b9jhODM
97FzGXOngDMHr2P4PzZyaXUw1rJ+JZw+4nBTosTCjF8LkaZQIQQQB6aBZO5RvVPwmhDw5djY6MoM
Ryso6YwVxXSv8VMKh04a56huGIFZZ2n9o/ETmGA1K19MhdnSG+JBb/+pJihe81IZ1Ra1P6HsbaAB
gxviwDjN8u4ha8KLuQPoE5SNME3CINDlu5Xg1KmoQ7n2D0Kl4tH2X/HkXhoW2XVgINLtfcbD9VUM
zCmFPcdXVHSkc9gduouHoOMiMhjHKLcudj8NqtCpZKtUC5v+6ynFp9yVb/OplT5mhfk0Uf1R22mZ
87WIKJlj74DgpyuN+JU4HgRLh+QDhEHaxd4/i0SaGg70FAaX7Sl2ls754ZYb+fLgompUL14DVJ2u
Ce3KlZuJ98OG+zuS6Bzap96zhVXHLitkR7wpmwn2tHycKeEHUdVz68y4XftWbnoxXNwoTLYJkS8N
CkkYaXwBp1u3eFfcx2qPJoSqJWVWIIhkCwKylZe6sNYk0t8IFkgzzUuELtH1U4PFaYpAjZQuy4/u
+w1WOrEFhl96h5b5EdJC01tPFuIgWu04uyuh2AyYxXgCd82d1c5HjBlPlSZ9WbwIaHLU7XIXm4Gz
XAjNyIIiNflud7SO+YwG02JfWJgEevkxXSrEXgnrGLzJkEfu5qf/MnEY0gs0s4vdUbTPhfMhLmEs
lW9tKeedrXSl5NcjYdKKkEy+oo7QNFgscGB6sQxmSpS/BTRSAoc3tuAJ/Z/1TPfcf1vz56YwKZY7
FpHVoyJgfLVle7h+aqd7VnOxxU2vSVmKdhYlh4AI+kJSM7LkpjDGlhBOai7FqPgOvYFDvpXhuq01
RBY6CIStc5ckziUoncB/jShIanMbcluV5YbNgHXMCijebfRhWNttJ8+BLF+myfGtnIDKxCiLh4kd
t6DMiroL/3kBuERR4ShiSSvO3i4vCn9QF1xFP5Jjx1Egaa7eHOC0pwaCZHyccrYbuP6ltuQAJpOC
P4/CDCN0pKufBBnkpRXmUGDVIuz+k1I9cOzL60EuauwBfVUIrRkprFHmyltZimVzo1nfo9hOiUhU
if0m1hl2USmXDoHa8YwETu5dBqnp5xmr7F/SM2uIH4Xxsbgmeu+MIB1vofG5IqraI9j5SWf/vKDI
dk9eseIJP3EZflU7mUaCHXUxCFZRep0cnENabvyzFLfMxDQgujr0w/AUq1AnvILDWhxDbiKhOpkx
EHWD4GsZbLQcWXE85k2ZAw/7kbLC1U3y/aSB9xvC8onPHL4wCifzIdfr1kBSNNwTuA3Ij/CjtTAP
GaubCTI8bj83hrcoru8NpHA9IGFYfcOKjb/BQPB8th8DrY9/NUcHTrqC8VleeQDGiY4mximG7FVg
NBG6jZxY8B+PzWcUS802eg5TmdJ+kTKdKqOWt+lr510mxMAJHwkRmz8tFkuq/L4nSX5KZFAcrGpc
U95K6Xc6rrn2H0PA1jlq+RsxDERo/vUvbTxY/RMpIi2VPPcw7g1RWmCu2mNvGB/HWEwiRt+9FYAl
aoK4v337B5OA0wTMjnshQRUpTEbTrQy5uvYXbmR4mC8VUyZL2l79mLW9bn9rg6yuIoYBy4eJmN5x
v2pU3bTRfVBVn4S38Ym4Iec+QojlB0Ny9+WgFLMk48H0fF08q3GUxQ/UG5YSjX4R2vxjgQnMIhmy
naXTLwQTcWMQR0ULMIj96Km+dt9EUActsMbQf/NAEM3tKNVJCN+VpnRDTu33zl4HGBr3HfOCJzW0
QOxmOkjw1Gz6Yec+PVhU89Ha1Xs/jmq2HVWEJ0g276Z21WAqVXWx9P+3XIl9hrgY7TOVZE06QeKd
3JqTy7lyk2zPA7xSfShdIuae4m36vM6mPcbxQ6G3cl+uj19O+rbA26KWtD5XTJCMDrmmAsIXEgqm
xWMslL3R3XX3o5QGWtYyXvJoUQ2wrDotwSA0Kx37NtO9nGfAAHbihA++8FbyzfLctH4sQ5R3YRay
h/6UvLHHNzC2P6cIP3zg5uSheRKX2+LaM6KO2I/swi79c+JKzh3MwMnC2XomDiRvEJsv365eaIa7
2eslhhkjds00RYN4Xp/WNfceZNrcoHZ6TG25g+02QC/qaz6l1Im0bKKWi6Ty9ndhSyK7h9kVhD2x
1ofD09Qa+PeCOIwXkLar1PWyGuHFkWANEskbVF2kZRx98pGQjs7h166daYeGrk79oETjiy4n9eOL
mlwO1qEOcI2YN/N5tfUTY0lDw7CRs7O24GosUXCdDclhODMpSL+VSOSTZS1EEg4c97DozLiFI8vf
90iTC3B3gEvgr6eR+KdDWcwumQMZCmVaReUX3ZHLHGGbQ6ihx0KvBMhE5qwkWsNeFquTfTDXHvwr
JbIXjkeGBuDF6UJC2jueukz4Q3Z9LODg4XvJ96qcVRgJZ/GQ7VaMILbrApFwCDsA8QWV1mHLHKkQ
Sgf2w5uI58UVhUg1PVkd1/5EFp6o2uCt04dIsNPwjKhNxNb6oLy0MMIJRIF7qcuol41XDH4tr0GG
9sn9h8nb0rxK3M1k258EHPdtBdC79cw9MOcIK+XVE5Cvj5P4btx1AhNbFPTNXW3jm4W1fQM1ie0N
g6aq8CAexW+AEfShD19/ZJ24NFJCA4ltxSOzzKagGytW5BOQaO5fzVR7vTSPtAePNi0R2L8AE2Lp
uuqZDjcxQFh33Tkj1OTr3cPt4uRtMT3z+djgP3rpt3xImdHZRwD/N6qzBRLlTfZfI5mH5km8C17w
e5vugtonfegFY36Q6thEnChTMVijsuDwQLz1qI/weFsJptSPuQgB7y4MFlxBOXU8NpQYwZyZynCW
O1jmeT1b0i4Kr0j+PBh8sNN3ns6X6RFBP8KJCD/B7WeGhmy/lq9HQ0cboA8R5fLGxDXPNOanXfP8
tI/n15XmUjxIBie4VjOeOdfMLhqlHqoA3I+aUHDwQB7bWGmH7SwolfjBFcmROGf8P4iwlTDX+gEf
NoEn48aDRG3P31/0PPhzM+BVOUKsIuDMmbnDKOrYIxulb6pvJSUj/R3aChAY8MlODF5wbpfpdVwQ
gFNGqQkOxxtAZhRjBldx+0HhdcpD4+0FV/PkLeingsE5olgiE+rsrNFGgN9a44uY5a5qw1xJOxFN
7EqmonqzXkE0GcV/jkedpQvE/iOWvNEm88ovGOMjgSCNkFQVh2u3nFygo7wlaSeMnvm/uvwJDs2j
oWmBA2acYzWxGi3Md4Roq2NdKtMtPNv6R+BAQ+tc/J8ozmRCbnuaZ/6Mli2eEK1IuBTyB5fBga/O
16aBKeEX/kuRIkqXFk2VxMVOes2EnoE2Y+D242l7Hojv2G76aekq2bfXHIpJDzG6InB7ssaa3l3I
+QyyJoTuJwbn31yZ8423I2gZ4JJeo3cDS+yxdZgf3kBef+/sacu8OBdc2EizGipMRDxMTagGIiWd
zTdkBgTrBHAeGSzccuGf0OIWCbHFY0064zNAVYl58yqmZfhbHXq2QSyak0++kXukLMKDnW2iNNQl
4+Kks1L0yJ5Zw9LT0xgJiD12Qeq1Wrg3zuwOSj2aIEwc4PlU3pOnGrLWI1Z6bCcTCpUFda5E+Bhi
Hz7G7kt9ep7JMFW0efZ3DHaK
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  slot_reset_n_d,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input slot_reset_n_d;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n356_3;
wire n581_6;
wire n387_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire ff_main_timer_12_6;
wire ff_write_8;
wire n274_9;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n353_6;
wire n341_6;
wire n10_4;
wire n10_5;
wire n810_6;
wire n356_4;
wire n245_7;
wire n387_4;
wire n390_4;
wire n544_6;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire ff_main_timer_12_10;
wire n259_12;
wire n262_14;
wire n265_13;
wire n265_14;
wire n268_12;
wire n271_13;
wire n468_12;
wire n471_11;
wire n312_11;
wire n352_7;
wire n348_7;
wire n810_7;
wire n259_13;
wire n302_5;
wire n292_6;
wire n314_13;
wire n316_13;
wire n245_9;
wire n544_9;
wire n463_9;
wire n383_6;
wire n371_6;
wire n20_8;
wire n390_6;
wire n383_8;
wire n468_14;
wire n544_11;
wire n529_11;
wire n917_6;
wire n527_16;
wire ff_sdr_address_9_8;
wire n342_10;
wire ff_main_timer_14_18;
wire n344_9;
wire n346_9;
wire n348_10;
wire n352_10;
wire n354_9;
wire n342_14;
wire n523_26;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(n10_4),
    .I3(n10_5) 
);
defparam n10_s0.INIT=16'hE000;
  LUT3 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[1]),
    .I1(n810_6),
    .I2(ff_main_state[0]) 
);
defparam n810_s2.INIT=8'h10;
  LUT3 n356_s0 (
    .F(n356_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n356_4) 
);
defparam n356_s0.INIT=8'h10;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[2]),
    .I3(n10_5) 
);
defparam n581_s3.INIT=16'h4000;
  LUT3 n387_s0 (
    .F(n387_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n387_4) 
);
defparam n387_s0.INIT=8'hE0;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(slot_reset_n_d),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT4 n544_s1 (
    .F(n544_4),
    .I0(n544_11),
    .I1(n544_6),
    .I2(n544_9),
    .I3(ff_sdr_ready) 
);
defparam n544_s1.INIT=16'hBB0F;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT4 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_9),
    .I3(ff_main_timer_12_10) 
);
defparam ff_main_timer_12_s2.INIT=16'h7FFF;
  LUT3 ff_write_s3 (
    .F(ff_write_8),
    .I0(n810_6),
    .I1(ff_main_state[4]),
    .I2(n10_3) 
);
defparam ff_write_s3.INIT=8'hF4;
  LUT3 n274_s5 (
    .F(n274_9),
    .I0(n810_6),
    .I1(ff_main_state[4]),
    .I2(n245_9) 
);
defparam n274_s5.INIT=8'hF4;
  LUT3 n259_s7 (
    .F(n259_11),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(n259_12) 
);
defparam n259_s7.INIT=8'h8F;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n810_6),
    .I1(ff_main_state[4]),
    .I2(n262_14),
    .I3(n259_11) 
);
defparam n262_s9.INIT=16'h4C4F;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_13),
    .I1(n245_9),
    .I2(n383_6),
    .I3(n265_14) 
);
defparam n265_s8.INIT=16'hFFFE;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(n268_12),
    .I1(n810_6),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n268_s7.INIT=16'h8F70;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_13),
    .I1(n10_3),
    .I2(n265_14),
    .I3(n371_6) 
);
defparam n271_s8.INIT=16'hFFFE;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n390_6) 
);
defparam n465_s5.INIT=8'h07;
  LUT3 n468_s5 (
    .F(n468_10),
    .I0(n468_14),
    .I1(n581_6),
    .I2(n468_12) 
);
defparam n468_s5.INIT=8'hF4;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(n468_14),
    .I1(ff_wdata_mask[3]),
    .I2(n471_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(n468_14),
    .I1(ff_wdata_mask[2]),
    .I2(n471_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(n468_14),
    .I1(ff_wdata_mask[1]),
    .I2(n471_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(n468_14),
    .I1(ff_wdata_mask[0]),
    .I2(n471_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_14),
    .I2(ff_row_address[6]),
    .I3(n245_9) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_14),
    .I2(ff_row_address[4]),
    .I3(n245_9) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_14),
    .I2(ff_row_address[3]),
    .I3(n245_9) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_14),
    .I2(ff_row_address[2]),
    .I3(n245_9) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_14),
    .I2(ff_row_address[1]),
    .I3(n245_9) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_14),
    .I2(ff_row_address[0]),
    .I3(n245_9) 
);
defparam n536_s6.INIT=16'hF888;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n265_14),
    .I1(ff_sdr_ready),
    .I2(n523_26),
    .I3(n463_9) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer_12_9) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer_12_9),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer_12_9),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_13),
    .I2(ff_main_timer[10]) 
);
defparam n314_s4.INIT=8'hB4;
  LUT3 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(ff_main_timer[12]) 
);
defparam n312_s4.INIT=8'hB4;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_9),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_6),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT4 n341_s1 (
    .F(n341_6),
    .I0(ff_main_timer[13]),
    .I1(n342_14),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s1.INIT=16'h0B04;
  LUT3 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n10_s1.INIT=8'h10;
  LUT2 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n10_s2.INIT=4'h4;
  LUT4 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[1]),
    .I1(n810_7),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[4]) 
);
defparam n810_s3.INIT=16'hE771;
  LUT3 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s1.INIT=8'h01;
  LUT2 n245_s4 (
    .F(n245_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n245_s4.INIT=4'h8;
  LUT3 n387_s1 (
    .F(n387_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n387_s1.INIT=8'h01;
  LUT3 n390_s1 (
    .F(n390_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_4) 
);
defparam n390_s1.INIT=8'h10;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(n581_6),
    .I1(O_sdram_addr_d_5),
    .I2(ff_row_address[5]),
    .I3(n245_9) 
);
defparam n544_s3.INIT=16'h0FBB;
  LUT3 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer[13]),
    .I2(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s3.INIT=8'h01;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(ff_main_timer[11]),
    .I3(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s4.INIT=16'h0001;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam ff_main_timer_12_s5.INIT=16'h0001;
  LUT4 ff_main_timer_12_s6 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(ff_main_timer[7]) 
);
defparam ff_main_timer_12_s6.INIT=16'h0001;
  LUT4 n259_s8 (
    .F(n259_12),
    .I0(n268_12),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n259_13) 
);
defparam n259_s8.INIT=16'h4B3F;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(ff_main_state[2]),
    .I1(n245_7),
    .I2(n268_12),
    .I3(ff_main_state[3]) 
);
defparam n262_s10.INIT=16'h08F7;
  LUT4 n265_s9 (
    .F(n265_13),
    .I0(n245_7),
    .I1(n268_12),
    .I2(ff_main_state[2]),
    .I3(n810_6) 
);
defparam n265_s9.INIT=16'hD200;
  LUT2 n265_s10 (
    .F(n265_14),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n265_s10.INIT=4'h4;
  LUT3 n268_s8 (
    .F(n268_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n268_s8.INIT=8'h3A;
  LUT3 n271_s9 (
    .F(n271_13),
    .I0(ff_main_state[0]),
    .I1(n268_12),
    .I2(n810_6) 
);
defparam n271_s9.INIT=8'h90;
  LUT3 n468_s7 (
    .F(n468_12),
    .I0(n390_4),
    .I1(n544_9),
    .I2(n471_11) 
);
defparam n468_s7.INIT=8'h01;
  LUT4 n471_s6 (
    .F(n471_11),
    .I0(ff_do_refresh),
    .I1(n245_9),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n471_s6.INIT=16'hF800;
  LUT3 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(n314_13) 
);
defparam n312_s5.INIT=8'h10;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT4 n348_s2 (
    .F(n348_7),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(ff_main_timer_12_9) 
);
defparam n348_s2.INIT=16'h0100;
  LUT4 n810_s4 (
    .F(n810_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[3]) 
);
defparam n810_s4.INIT=16'h2B4D;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n259_s9.INIT=16'hA331;
  LUT4 n302_s1 (
    .F(n302_5),
    .I0(n10_4),
    .I1(ff_main_state[1]),
    .I2(ff_main_timer_12_6),
    .I3(ff_main_state[0]) 
);
defparam n302_s1.INIT=16'h0200;
  LUT4 n292_s2 (
    .F(n292_6),
    .I0(n356_4),
    .I1(ff_main_state[1]),
    .I2(ff_main_timer_12_6),
    .I3(ff_main_state[0]) 
);
defparam n292_s2.INIT=16'h0200;
  LUT3 n314_s6 (
    .F(n314_13),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer_12_9),
    .I2(ff_main_timer_12_10) 
);
defparam n314_s6.INIT=8'h40;
  LUT3 n316_s6 (
    .F(n316_13),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer_12_9),
    .I2(ff_main_timer_12_10) 
);
defparam n316_s6.INIT=8'h6A;
  LUT3 n245_s5 (
    .F(n245_9),
    .I0(n10_4),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n245_s5.INIT=8'h80;
  LUT4 n544_s5 (
    .F(n544_9),
    .I0(n10_5),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n544_s5.INIT=16'h0002;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n387_4),
    .I3(n390_4) 
);
defparam n463_s3.INIT=16'h001F;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_4) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n20_s2 (
    .F(n20_8),
    .I0(w_sdram_refresh),
    .I1(n10_4),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n20_s2.INIT=16'h0800;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(n383_6),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n10_4) 
);
defparam n390_s2.INIT=16'hABAA;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n356_4),
    .I3(n383_6) 
);
defparam n383_s3.INIT=16'hFF10;
  LUT3 n468_s8 (
    .F(n468_14),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n468_s8.INIT=8'h20;
  LUT3 n544_s6 (
    .F(n544_11),
    .I0(ff_col_address[5]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n544_s6.INIT=8'h20;
  LUT3 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s6.INIT=8'h20;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(slot_reset_n_d),
    .I1(ff_main_state[1]),
    .I2(n810_6),
    .I3(ff_main_state[0]) 
);
defparam n917_s2.INIT=16'hFDFF;
  LUT4 n527_s9 (
    .F(n527_16),
    .I0(n523_26),
    .I1(O_sdram_addr_d_9),
    .I2(n544_9),
    .I3(ff_sdr_ready) 
);
defparam n527_s9.INIT=16'h440F;
  LUT2 ff_sdr_address_9_s4 (
    .F(ff_sdr_address_9_8),
    .I0(n523_26),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s4.INIT=4'hB;
  LUT4 n342_s4 (
    .F(n342_10),
    .I0(n342_14),
    .I1(ff_main_timer_12_6),
    .I2(n371_6),
    .I3(ff_main_timer[13]) 
);
defparam n342_s4.INIT=16'h0708;
  LUT2 ff_main_timer_14_s6 (
    .F(ff_main_timer_14_18),
    .I0(n371_6),
    .I1(ff_main_timer_12_6) 
);
defparam ff_main_timer_14_s6.INIT=4'hE;
  LUT4 n344_s3 (
    .F(n344_9),
    .I0(ff_main_timer_12_6),
    .I1(n312_11),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s3.INIT=16'h0708;
  LUT4 n346_s3 (
    .F(n346_9),
    .I0(ff_main_timer_12_6),
    .I1(n314_13),
    .I2(n371_6),
    .I3(ff_main_timer[9]) 
);
defparam n346_s3.INIT=16'h0708;
  LUT4 n348_s4 (
    .F(n348_10),
    .I0(ff_main_timer_12_6),
    .I1(n348_7),
    .I2(n371_6),
    .I3(ff_main_timer[7]) 
);
defparam n348_s4.INIT=16'h0708;
  LUT4 n352_s4 (
    .F(n352_10),
    .I0(ff_main_timer_12_6),
    .I1(n352_7),
    .I2(n371_6),
    .I3(ff_main_timer[3]) 
);
defparam n352_s4.INIT=16'h0708;
  LUT4 n354_s3 (
    .F(n354_9),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer_12_6),
    .I2(n371_6),
    .I3(ff_main_timer[1]) 
);
defparam n354_s3.INIT=16'h0B04;
  LUT4 n342_s6 (
    .F(n342_14),
    .I0(ff_main_timer_12_8),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer_12_9),
    .I3(ff_main_timer_12_10) 
);
defparam n342_s6.INIT=16'h2000;
  LUT4 n523_s21 (
    .F(n523_26),
    .I0(n10_4),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n581_6) 
);
defparam n523_s21.INIT=16'hFF80;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFCE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n292_6),
    .CLEAR(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_13),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_8),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_9),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_8),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFSE ff_main_timer_14_s3 (
    .Q(ff_main_timer[14]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_14_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFR ff_sdr_address_9_s3 (
    .Q(O_sdram_addr_d_9),
    .D(n527_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s3.INIT=1'b0;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_10),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  DFFS ff_main_timer_11_s5 (
    .Q(ff_main_timer[11]),
    .D(n344_9),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_11_s5.INIT=1'b1;
  DFFS ff_main_timer_9_s5 (
    .Q(ff_main_timer[9]),
    .D(n346_9),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_9_s5.INIT=1'b1;
  DFFS ff_main_timer_7_s5 (
    .Q(ff_main_timer[7]),
    .D(n348_10),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_7_s5.INIT=1'b1;
  DFFS ff_main_timer_3_s5 (
    .Q(ff_main_timer[3]),
    .D(n352_10),
    .CLK(clk85m),
    .SET(n383_8) 
);
defparam ff_main_timer_3_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n354_9),
    .CLK(clk85m),
    .SET(n390_6) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_valid;
wire slot_data_dir_d;
wire ff_valid_7;
wire w_bus_write;
wire w_iorq_rd;
wire w_register_write;
wire w_bus_vdp_rdata_en;
wire ff_busy;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire w_sdram_refresh;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [1:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(GND) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(slot_a_d[3]),
    .I2(busdir_d_5),
    .I3(w_iorq_rd) 
);
defparam busdir_d_s.INIT=16'h1000;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]),
    .I3(slot_a_d[4]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .ff_busy(ff_busy),
    .w_register_write(w_register_write),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .slot_data_dir_d(slot_data_dir_d),
    .ff_valid_7(ff_valid_7),
    .w_bus_write(w_bus_write),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_address(w_bus_address[1:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .ff_valid_7(ff_valid_7),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_register_write(w_register_write),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_busy(ff_busy),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_sdram_refresh(w_sdram_refresh),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
