<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Digital Frequency Locked Loop"><title>atsamd_hal::clock::v2::dfll - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../static.files/rustdoc-6c3ea77c.css"><meta name="rustdoc-vars" data-root-path="../../../../" data-static-root-path="../../../../static.files/" data-current-crate="atsamd_hal" data-themes="" data-resource-suffix="" data-rustdoc-version="1.86.0 (05f9846f8 2025-03-31)" data-channel="1.86.0" data-search-js="search-581efc7a.js" data-settings-js="settings-6dad6058.js" ><script src="../../../../static.files/storage-3a5871a4.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../../static.files/main-4d63596a.js"></script><noscript><link rel="stylesheet" href="../../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../../atsamd_hal/index.html">atsamd_<wbr>hal</a><span class="version">0.21.1</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module dfll</a></h2><h3><a href="#">Sections</a></h3><ul class="block top-toc"><li><a href="#digital-frequency-locked-loop" title="Digital Frequency Locked Loop">Digital Frequency Locked Loop</a><ul><li><a href="#operation-modes" title="Operation modes">Operation modes</a></li><li><a href="#the-dfll-at-power-on-reset" title="The DFLL at power-on reset">The DFLL at power-on reset</a></li><li><a href="#example" title="Example">Example</a></li></ul></li><li><a href="#reconfiguring-an-enableddfll" title="Reconfiguring an `EnabledDfll`">Reconfiguring an <code>EnabledDfll</code></a></li></ul><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#traits" title="Traits">Traits</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In atsamd_<wbr>hal::<wbr>clock::<wbr>v2</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../../index.html">atsamd_hal</a>::<wbr><a href="../../index.html">clock</a>::<wbr><a href="../index.html">v2</a></div><h1>Module <span>dfll</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../../src/atsamd_hal/peripherals/clock/d5x/v2/dfll.rs.html#1-1205">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><h2 id="digital-frequency-locked-loop"><a class="doc-anchor" href="#digital-frequency-locked-loop">§</a>Digital Frequency Locked Loop</h2>
<p>The <code>dfll</code> module provides access to the 48 MHz digital frequency locked
loop (DFLL or DFLL48M) within the <code>OSCCTRL</code> peripheral.</p>
<h3 id="operation-modes"><a class="doc-anchor" href="#operation-modes">§</a>Operation modes</h3>
<p>The DFLL is represented by the type <a href="struct.Dfll.html" title="struct atsamd_hal::clock::v2::dfll::Dfll"><code>Dfll&lt;M&gt;</code></a>, where <code>M</code> is one of three
operating <a href="trait.Mode.html" title="trait atsamd_hal::clock::v2::dfll::Mode"><code>Mode</code></a> types. The default type is <a href="struct.OpenLoop.html" title="struct atsamd_hal::clock::v2::dfll::OpenLoop"><code>OpenLoop</code></a>, while the other
two types, <a href="struct.FromPclk.html" title="struct atsamd_hal::clock::v2::dfll::FromPclk"><code>FromPclk</code></a> and <a href="struct.FromUsb.html" title="struct atsamd_hal::clock::v2::dfll::FromUsb"><code>FromUsb</code></a>, represent closed-loop <code>Mode</code>s with
the corresponding <a href="trait.Reference.html" title="trait atsamd_hal::clock::v2::dfll::Reference"><code>Reference</code></a> clock.</p>
<h4 id="open-loop-mode"><a class="doc-anchor" href="#open-loop-mode">§</a>Open-loop mode</h4>
<p>In open-loop mode, the DFLL uses an internal oscillator to produce an
unreferenced, 48 MHz output clock.</p>
<p>Open-loop mode can only be used when the main voltage regulator is operating
in linear mode (the default).</p>
<h4 id="closed-loop-modes"><a class="doc-anchor" href="#closed-loop-modes">§</a>Closed-loop modes</h4>
<p>In closed-loop mode, the DFLL multiplies a low-frequency input clock to
yield a 48 MHz output clock. The reference clock can be provided by a GCLK,
through the DFLL peripheral channel clock, or it can be provided by the USB
start-of-frame signal.</p>
<h3 id="the-dfll-at-power-on-reset"><a class="doc-anchor" href="#the-dfll-at-power-on-reset">§</a>The DFLL at power-on reset</h3>
<p>Because the DFLL can produce a 48 MHz clock from an internal oscillator, it
is used as the system’s default master clock at power-on reset. While most
clocks are disabled at reset and represented by items in the <a href="../struct.Tokens.html" title="struct atsamd_hal::clock::v2::Tokens"><code>Tokens</code></a>
struct, the <a href="struct.Dfll.html" title="struct atsamd_hal::clock::v2::dfll::Dfll"><code>Dfll</code></a> is <a href="../struct.Enabled.html" title="struct atsamd_hal::clock::v2::Enabled"><code>Enabled</code></a> at reset, so it is found in the
<a href="../struct.Clocks.html" title="struct atsamd_hal::clock::v2::Clocks"><code>Clocks</code></a> struct.</p>
<p>At reset, the <a href="type.EnabledDfll.html" title="type atsamd_hal::clock::v2::dfll::EnabledDfll"><code>EnabledDfll</code></a> is in <a href="struct.OpenLoop.html" title="struct atsamd_hal::clock::v2::dfll::OpenLoop"><code>OpenLoop</code></a> <a href="trait.Mode.html" title="trait atsamd_hal::clock::v2::dfll::Mode"><code>Mode</code></a> and has one
consumer clock, so its complete type is <code>EnabledDfll&lt;U1&gt;</code>. The corresponding
consumer is <a href="../gclk/type.Gclk0.html" title="type atsamd_hal::clock::v2::gclk::Gclk0"><code>Gclk0</code></a>, which is represented as <code>EnabledGclk0&lt;DfllId, U1&gt;</code>.
Here, the <a href="../gclk/type.EnabledGclk0.html" title="type atsamd_hal::clock::v2::gclk::EnabledGclk0"><code>EnabledGclk0</code></a> has its own consumer as well, which is the
system’s master clock.</p>
<h3 id="example"><a class="doc-anchor" href="#example">§</a>Example</h3>
<p>Configuring the <a href="struct.Dfll.html" title="struct atsamd_hal::clock::v2::dfll::Dfll"><code>Dfll</code></a> proceeds according to the principles outlined in
the <a href="../index.html" title="mod atsamd_hal::clock::v2"><code>clock</code> module documentation</a>. Suppose we start with the default clock
tree after power-on reset.</p>
<div class="example-wrap"><pre class="language-text"><code>DFLL (48 MHz; open-loop mode)
└── GCLK0 (48 MHz)
    └── Master clock (48 MHz)</code></pre></div>
<p>We would like to transform it to a clock tree like this:</p>
<div class="example-wrap"><pre class="language-text"><code>XOSC0 (24 MHz; external clock)
└── GCLK0 (24 MHz)
    ├── Master clock (24 MHz)
    └── DFLL (48 MHz; closed-loop mode)</code></pre></div>
<p>Let’s start by using <a href="../fn.clock_system_at_reset.html" title="fn atsamd_hal::clock::v2::clock_system_at_reset"><code>clock_system_at_reset</code></a> to access the HAL clocking
structs. We’ll also need access to the GPIO <a href="../../../gpio/pin/struct.Pins.html" title="struct atsamd_hal::gpio::pin::Pins"><code>Pins</code></a>.</p>

<div class="example-wrap"><pre class="rust rust-example-rendered"><code><span class="kw">use </span>atsamd_hal::{
    clock::v2::{clock_system_at_reset, dfll::Dfll, xosc::Xosc},
    gpio::Pins,
    pac::Peripherals,
    fugit::RateExtU32,
};
<span class="kw">let </span><span class="kw-2">mut </span>pac = Peripherals::take().unwrap();
<span class="kw">let </span>pins = Pins::new(pac.port);
<span class="kw">let </span>(buses, clocks, tokens) = clock_system_at_reset(
    pac.oscctrl,
    pac.osc32kctrl,
    pac.gclk,
    pac.mclk,
    <span class="kw-2">&amp;mut </span>pac.nvmctrl,
);</code></pre></div>
<p>Next, we create a 24 MHz <a href="../xosc/struct.Xosc.html" title="struct atsamd_hal::clock::v2::xosc::Xosc"><code>Xosc</code></a> clock from one of the <a href="../../../gpio/pin/struct.Pins.html" title="struct atsamd_hal::gpio::pin::Pins"><code>Pins</code></a> and enable
it.</p>

<div class="example-wrap"><pre class="rust rust-example-rendered"><code><span class="kw">let </span>xosc0 = Xosc::from_clock(tokens.xosc0, pins.pa14, <span class="number">24</span>.MHz()).enable();</code></pre></div>
<p>We can then swap <a href="../gclk/type.Gclk0.html" title="type atsamd_hal::clock::v2::gclk::Gclk0"><code>Gclk0</code></a> from the <a href="type.EnabledDfll.html" title="type atsamd_hal::clock::v2::dfll::EnabledDfll"><code>EnabledDfll</code></a> to the <a href="../xosc/type.EnabledXosc.html" title="type atsamd_hal::clock::v2::xosc::EnabledXosc"><code>EnabledXosc</code></a>.
This releases the <a href="type.EnabledDfll.html" title="type atsamd_hal::clock::v2::dfll::EnabledDfll"><code>EnabledDfll</code></a> and <a href="../../../typelevel/trait.Decrement.html" title="trait atsamd_hal::typelevel::Decrement"><code>Decrement</code></a>s its consumer count,
which allows us to disable it and retrieve the underlying <a href="struct.DfllToken.html" title="struct atsamd_hal::clock::v2::dfll::DfllToken"><code>DfllToken</code></a>.</p>

<div class="example-wrap"><pre class="rust rust-example-rendered"><code><span class="kw">let </span>(gclk0, dfll, xosc0) = clocks.gclk0.swap_sources(clocks.dfll, xosc0);
<span class="kw">let </span>token_dfll = dfll.disable().free();</code></pre></div>
<p>Next, we can enable the peripheral channel clock, or <a href="../pclk/struct.Pclk.html" title="struct atsamd_hal::clock::v2::pclk::Pclk"><code>Pclk</code></a>, for the
<a href="struct.Dfll.html" title="struct atsamd_hal::clock::v2::dfll::Dfll"><code>Dfll</code></a>, sourcing it from <a href="../gclk/type.Gclk0.html" title="type atsamd_hal::clock::v2::gclk::Gclk0"><code>Gclk0</code></a>. With the <code>Pclk</code>, we can then recreate
the <code>Dfll</code> in closed-loop mode. Finally, we can adjust some of the
closed-loop parameters before we enable it. The returned <a href="type.EnabledDfll.html" title="type atsamd_hal::clock::v2::dfll::EnabledDfll"><code>EnabledDfll</code></a> can
be used as a clock <a href="../trait.Source.html" title="trait atsamd_hal::clock::v2::Source"><code>Source</code></a> elsewhere in the clock tree.</p>

<div class="example-wrap"><pre class="rust rust-example-rendered"><code><span class="kw">let </span>(pclk_dfll, gclk0) = Pclk::enable(tokens.pclks.dfll, gclk0);
<span class="kw">let </span>dfll = Dfll::from_pclk(token_dfll, pclk_dfll)
    .coarse_max_step(<span class="number">1</span>)
    .fine_max_step(<span class="number">10</span>)
    .quick_lock(<span class="bool-val">false</span>)
    .enable();</code></pre></div>
<p>The entire example is provided below.</p>

<div class="example-wrap"><pre class="rust rust-example-rendered"><code><span class="kw">use </span>atsamd_hal::{
    clock::v2::{clock_system_at_reset, dfll::Dfll, pclk::Pclk, xosc::Xosc},
    gpio::Pins,
    pac::Peripherals,
    fugit::RateExtU32,
};
<span class="kw">let </span><span class="kw-2">mut </span>pac = Peripherals::take().unwrap();
<span class="kw">let </span>pins = Pins::new(pac.port);
<span class="kw">let </span>(buses, clocks, tokens) = clock_system_at_reset(
    pac.oscctrl,
    pac.osc32kctrl,
    pac.gclk,
    pac.mclk,
    <span class="kw-2">&amp;mut </span>pac.nvmctrl,
);
<span class="kw">let </span>xosc0 = Xosc::from_clock(tokens.xosc0, pins.pa14, <span class="number">24</span>.MHz()).enable();
<span class="kw">let </span>(gclk0, dfll, xosc0) = clocks.gclk0.swap_sources(clocks.dfll, xosc0);
<span class="kw">let </span>token_dfll = dfll.disable().free();
<span class="kw">let </span>(pclk_dfll, gclk0) = Pclk::enable(tokens.pclks.dfll, gclk0);
<span class="kw">let </span>dfll = Dfll::from_pclk(token_dfll, pclk_dfll)
    .coarse_max_step(<span class="number">1</span>)
    .fine_max_step(<span class="number">10</span>)
    .quick_lock(<span class="bool-val">false</span>)
    .enable();</code></pre></div>
<h2 id="reconfiguring-an-enableddfll"><a class="doc-anchor" href="#reconfiguring-an-enableddfll">§</a>Reconfiguring an <a href="type.EnabledDfll.html" title="type atsamd_hal::clock::v2::dfll::EnabledDfll"><code>EnabledDfll</code></a></h2>
<p>In some cases, users may want to reconfigure the DFLL while it remains
enabled. For instance, a user may want to place the DFLL in its closed-loop,
USB recovery mode while in use by the system’s master clock. It would
normally be impossible to do so with other clocks in the <code>clock</code> module,
because changing the clock source would break an invariant of the clock
tree. However, the DFLL is special, because its output frequency is always
48 MHz. Moreover, by design, consumers of the DFLL aren’t affected by its
configuration (see the discussion on <a href="../index.html#id-types" title="mod atsamd_hal::clock::v2"><code>Id</code> types</a>).</p>
<p>For this reason, we define a special <a href="../struct.Enabled.html#method.into_mode" title="method atsamd_hal::clock::v2::Enabled::into_mode"><code>into_mode</code></a> function on
<a href="type.EnabledDfll.html" title="type atsamd_hal::clock::v2::dfll::EnabledDfll"><code>EnabledDfll</code></a>. It will consume the <code>EnabledDfll</code> and transform it to use a
different <a href="trait.Mode.html" title="trait atsamd_hal::clock::v2::dfll::Mode"><code>Mode</code></a>.</p>
<p>While the <a href="struct.Dfll.html" title="struct atsamd_hal::clock::v2::dfll::Dfll"><code>Dfll</code></a> constructors (i.e. <a href="struct.Dfll.html#method.open_loop" title="associated function atsamd_hal::clock::v2::dfll::Dfll::open_loop"><code>open_loop</code></a>, <a href="struct.Dfll.html#method.from_pclk" title="associated function atsamd_hal::clock::v2::dfll::Dfll::from_pclk"><code>from_pclk</code></a>, and
<a href="struct.Dfll.html#method.from_usb" title="associated function atsamd_hal::clock::v2::dfll::Dfll::from_usb"><code>from_usb</code></a>) handle the <a href="trait.Mode.html" title="trait atsamd_hal::clock::v2::dfll::Mode"><code>Mode</code></a> type for you, <a href="../struct.Enabled.html#method.into_mode" title="method atsamd_hal::clock::v2::Enabled::into_mode"><code>into_mode</code></a> is generic
over the initial and final <code>Mode</code>, so it takes and returns the corresponding
<code>Mode</code> types directly. Furthermore, <code>into_mode</code> also accepts a closure,
allowing you to modify the <a href="struct.Dfll.html" title="struct atsamd_hal::clock::v2::dfll::Dfll"><code>Dfll</code></a> before the new <code>Mode</code> is applied.</p>
<p>Consider the following example. As above, we start with the clocks in their
default configuration at power-on reset. Remember that the <a href="struct.Dfll.html" title="struct atsamd_hal::clock::v2::dfll::Dfll"><code>Dfll</code></a> is used
by the system’s master clock. At this point, we would like to reconfigure it
to use an external 32 kHz clock on pin PA10. First, we construct a <a href="../gclk/struct.Gclk.html" title="struct atsamd_hal::clock::v2::gclk::Gclk"><code>Gclk</code></a>
from the corresponding <a href="../../../gpio/index.html" title="mod atsamd_hal::gpio"><code>gpio</code></a> <a href="../../../gpio/pin/struct.Pin.html" title="struct atsamd_hal::gpio::pin::Pin"><code>Pin</code></a>. Then we enable the <a href="../pclk/struct.Pclk.html" title="struct atsamd_hal::clock::v2::pclk::Pclk"><code>Pclk</code></a> for the
DFLL and construct an instance of <a href="struct.FromPclk.html" title="struct atsamd_hal::clock::v2::dfll::FromPclk"><code>FromPclk</code></a>. Finally, we call
<code>into_mode</code>, which takes an instance of <a href="struct.FromPclk.html" title="struct atsamd_hal::clock::v2::dfll::FromPclk"><code>FromPclk</code></a> and returns an instance
of <a href="struct.OpenLoop.html" title="struct atsamd_hal::clock::v2::dfll::OpenLoop"><code>OpenLoop</code></a>. Neither <a href="struct.OpenLoop.html" title="struct atsamd_hal::clock::v2::dfll::OpenLoop"><code>OpenLoop</code></a> nor <a href="struct.FromUsb.html" title="struct atsamd_hal::clock::v2::dfll::FromUsb"><code>FromUsb</code></a> need to store a
corresponding resource, so they are both effectively equivalent to the <code>()</code>
type. We can also change some of the DFLL control loop settings prior to the
<a href="trait.Mode.html" title="trait atsamd_hal::clock::v2::dfll::Mode"><code>Mode</code></a> change using the closure argument to <code>into_mode</code>.</p>

<div class="example-wrap"><pre class="rust rust-example-rendered"><code><span class="kw">use </span>atsamd_hal::{
    clock::v2::{
        clock_system_at_reset,
        dfll::{Dfll, FromPclk},
        gclk::Gclk,
        pclk::Pclk,
    },
    gpio::Pins,
    pac::Peripherals,
    fugit::RateExtU32,
};
<span class="kw">let </span><span class="kw-2">mut </span>pac = Peripherals::take().unwrap();
<span class="kw">let </span>pins = Pins::new(pac.port);
<span class="kw">let </span>(buses, <span class="kw-2">mut </span>clocks, tokens) = clock_system_at_reset(
    pac.oscctrl,
    pac.osc32kctrl,
    pac.gclk,
    pac.mclk,
    <span class="kw-2">&amp;mut </span>pac.nvmctrl,
);
<span class="kw">let </span>gclk4 = Gclk::from_pin(tokens.gclks.gclk4, pins.pa10, <span class="number">32_768</span>.hz()).enable();
<span class="kw">let </span>(pclk, gclk4) = Pclk::enable(tokens.pclks.dfll, gclk4);
<span class="kw">let </span>from_pclk = FromPclk { pclk };
<span class="kw">let </span>(dfll, open_loop) = clocks.dfll.into_mode(from_pclk, |dfll| {
    dfll.set_coarse_max_step(<span class="number">1</span>);
    dfll.set_fine_max_step(<span class="number">8</span>);
    dfll.set_chill_cycle(<span class="bool-val">false</span>);
    dfll.set_run_standby(<span class="bool-val">true</span>);
});</code></pre></div>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.Dfll.html" title="struct atsamd_hal::clock::v2::dfll::Dfll">Dfll</a></dt><dd>Digital frequency-locked loop used to generate a 48 MHz clock</dd><dt><a class="struct" href="struct.DfllToken.html" title="struct atsamd_hal::clock::v2::dfll::DfllToken">Dfll<wbr>Token</a></dt><dd>Singleton token that can be exchanged for the <a href="struct.Dfll.html" title="struct atsamd_hal::clock::v2::dfll::Dfll"><code>Dfll</code></a></dd><dt><a class="struct" href="struct.FromPclk.html" title="struct atsamd_hal::clock::v2::dfll::FromPclk">From<wbr>Pclk</a></dt><dt><a class="struct" href="struct.FromUsb.html" title="struct atsamd_hal::clock::v2::dfll::FromUsb">FromUsb</a></dt><dt><a class="struct" href="struct.OpenLoop.html" title="struct atsamd_hal::clock::v2::dfll::OpenLoop">Open<wbr>Loop</a></dt></dl><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">§</a></h2><dl class="item-table"><dt><a class="enum" href="enum.DfllId.html" title="enum atsamd_hal::clock::v2::dfll::DfllId">DfllId</a></dt><dd><a href="../index.html#id-types" title="mod atsamd_hal::clock::v2"><code>Id</code> type</a> representing the identity of the DFLL clock</dd><dt><a class="enum" href="enum.DynMode.html" title="enum atsamd_hal::clock::v2::dfll::DynMode">DynMode</a></dt><dd>Value-level enum identifying the <a href="struct.Dfll.html" title="struct atsamd_hal::clock::v2::dfll::Dfll"><code>Dfll</code></a> control loop mode</dd><dt><a class="enum" href="enum.DynReference.html" title="enum atsamd_hal::clock::v2::dfll::DynReference">DynReference</a></dt><dd>Value-level enum identifying one of two possible reference clocks for the
<a href="struct.Dfll.html" title="struct atsamd_hal::clock::v2::dfll::Dfll"><code>Dfll</code></a></dd></dl><h2 id="traits" class="section-header">Traits<a href="#traits" class="anchor">§</a></h2><dl class="item-table"><dt><a class="trait" href="trait.Mode.html" title="trait atsamd_hal::clock::v2::dfll::Mode">Mode</a></dt><dd>Type-level enum identifying the <a href="struct.Dfll.html" title="struct atsamd_hal::clock::v2::dfll::Dfll"><code>Dfll</code></a> control loop mode</dd><dt><a class="trait" href="trait.Reference.html" title="trait atsamd_hal::clock::v2::dfll::Reference">Reference</a></dt><dd>Type-level enum identifying one of two possible <a href="struct.Dfll.html" title="struct atsamd_hal::clock::v2::dfll::Dfll"><code>Dfll</code></a> reference clocks</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><dl class="item-table"><dt><a class="type" href="type.EnabledDfll.html" title="type atsamd_hal::clock::v2::dfll::EnabledDfll">Enabled<wbr>Dfll</a></dt><dd>An <a href="../struct.Enabled.html" title="struct atsamd_hal::clock::v2::Enabled"><code>Enabled</code></a> <a href="struct.Dfll.html" title="struct atsamd_hal::clock::v2::dfll::Dfll"><code>Dfll</code></a></dd></dl></section></div></main></body></html>