Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,108
design__inferred_latch__count,0
design__instance__count,7286
design__instance__area,93350.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.007812854833900928
power__switching__total,0.004159203264862299
power__leakage__total,0.0000018182848862124956
power__total,0.011973876506090164
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2716923429803205
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27252206818124036
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10897510979828469
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.999721334012938
timing__hold__tns__corner:nom_fast_1p32V_m40C,0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.108975
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,6.875499
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.28009398371236166
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2791148779992537
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6087375220642954
timing__setup__ws__corner:nom_slow_1p08V_125C,2.930162417861535
timing__hold__tns__corner:nom_slow_1p08V_125C,0
timing__setup__tns__corner:nom_slow_1p08V_125C,0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.608738
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,2.930162
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27406336309434265
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27481087627796386
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2829247471938835
timing__setup__ws__corner:nom_typ_1p20V_25C,5.0856986728060525
timing__hold__tns__corner:nom_typ_1p20V_25C,0
timing__setup__tns__corner:nom_typ_1p20V_25C,0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.282925
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,5.435409
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2716923429803205
clock__skew__worst_setup,0.27252206818124036
timing__hold__ws,0.10897510979828469
timing__setup__ws,2.930162417861535
timing__hold__tns,0
timing__setup__tns,0
timing__hold__wns,0
timing__setup__wns,0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108975
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.930162
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,45
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,5143
design__instance__area__stdcell,79552.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.852187
design__instance__utilization__stdcell,0.852187
design__rows,50
design__rows:CoreSite,50
design__sites,51450
design__sites:CoreSite,51450
design__instance__count__class:buffer,5
design__instance__area__class:buffer,36.288
design__instance__count__class:inverter,147
design__instance__area__class:inverter,843.696
design__instance__count__class:sequential_cell,533
design__instance__area__class:sequential_cell,26521.1
design__instance__count__class:multi_input_combinational_cell,3333
design__instance__area__class:multi_input_combinational_cell,32637.4
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1027
design__instance__area__class:timing_repair_buffer,17202.3
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,163701
design__violations,0
design__instance__count__class:clock_buffer,98
design__instance__area__class:clock_buffer,2311.55
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,820
global_route__vias,36756
global_route__wirelength,248761
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
antenna_diodes_count,0
route__net,5148
route__net__special,2
route__drc_errors__iter:0,1510
route__wirelength__iter:0,173739
route__drc_errors__iter:1,581
route__wirelength__iter:1,172794
route__drc_errors__iter:2,508
route__wirelength__iter:2,172725
route__drc_errors__iter:3,21
route__wirelength__iter:3,172588
route__drc_errors__iter:4,0
route__wirelength__iter:4,172582
route__drc_errors,0
route__wirelength,172582
route__vias,32255
route__vias__singlecut,32255
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,636.96
design__instance__count__class:fill_cell,2143
design__instance__area__class:fill_cell,13798.5
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,16
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,16
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,16
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,16
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19766
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19896
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00233723
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00224106
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000993445
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00224106
design_powergrid__voltage__worst,0.00224106
design_powergrid__voltage__worst__net:VPWR,1.19766
design_powergrid__drop__worst,0.00233723
design_powergrid__drop__worst__net:VPWR,0.00233723
design_powergrid__voltage__worst__net:VGND,0.00224106
design_powergrid__drop__worst__net:VGND,0.00224106
ir__voltage__worst,1.2
ir__drop__avg,0.00104
ir__drop__worst,0.00234
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
