$date
	Tue Feb 20 09:39:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fullAdder_testbench $end
$var wire 1 ! Z $end
$var wire 1 " Y $end
$var wire 1 # X $end
$var wire 1 $ S1 $end
$var wire 1 % C1 $end
$scope module FA $end
$var wire 1 % C $end
$var wire 1 & sumWire $end
$var wire 1 ' carryWire1 $end
$var wire 1 ( carryWire $end
$var wire 1 ! Z $end
$var wire 1 " Y $end
$var wire 1 # X $end
$var wire 1 $ S $end
$scope module ha0 $end
$var wire 1 ( C $end
$var wire 1 & S $end
$var wire 1 " Y $end
$var wire 1 # X $end
$upscope $end
$scope module ha1 $end
$var wire 1 ' C $end
$var wire 1 $ S $end
$var wire 1 & X $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$scope module FASG $end
$var reg 1 # x $end
$var reg 1 " y $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#2
1$
1!
#4
1&
0!
1"
#6
1%
1'
0$
1!
#8
0%
0'
1$
0!
0"
1#
#10
1%
1'
0$
1!
#12
0'
1(
0&
0!
1"
#14
1$
1!
#16
