// Seed: 2120322685
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    input  supply0 id_0,
    output supply1 id_1,
    input  supply0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    input wand id_0,
    output supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input wand id_4,
    input tri1 id_5,
    output uwire id_6,
    input wire id_7,
    input tri1 id_8,
    input supply0 id_9,
    input tri id_10,
    input wand id_11,
    input wire id_12,
    input supply0 id_13
);
  always @* if (id_12) id_1 = id_4 + id_12;
  wire id_15;
  wire id_16;
  wire id_17;
  wire id_18;
  id_19 :
  assert property (@(posedge id_7) id_2)
  else $display(1);
  module_0 modCall_1 (
      id_18,
      id_17
  );
  wire id_20;
endmodule
