verilog work "..\..\division.v"
verilog work "..\..\output_display.v"
verilog work "..\..\sensors_input.v"
verilog work "..\..\temperature_top.v"
