Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Fri May 20 17:37:03 2016
| Host         : fx8.pld.ttu.ee running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    55 |
| Minimum Number of register sites lost to control set restrictions |   141 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             210 |           74 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             436 |          164 |
| Yes          | No                    | No                     |             642 |          186 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             163 |           75 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                                                                          Enable Signal                                                                         |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      |                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        |                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  design_1_i/zed_audio_0/U0/i_clocking/CLK_48            | design_1_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0                                                                       |                                                                                                                                                         |                2 |              4 |
|  design_1_i/zed_audio_0/U0/i_clocking/CLK_48            | design_1_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0                                                                       | design_1_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0                                                                |                1 |              4 |
|  design_1_i/zed_audio_0/U0/i_clocking/CLK_48            | design_1_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0                                                                          |                                                                                                                                                         |                4 |              4 |
|  design_1_i/zed_audio_0/U0/i_clocking/CLK_48            | design_1_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_1_n_0                                                                  |                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                | design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                2 |              6 |
|  design_1_i/zed_audio_0/U0/i_clocking/CLK_48            | design_1_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0                                                                         |                                                                                                                                                         |                3 |              6 |
|  design_1_i/Audio_to_AXI_0/reg_data_out_reg[31]_i_2_n_0 |                                                                                                                                                                |                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  design_1_i/zed_audio_0/U0/i_clocking/CLK_48            | design_1_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0                                                                       |                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                          |                3 |              8 |
|  design_1_i/zed_audio_0/U0/i_clocking/CLK_48            | design_1_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out_i_1_n_0                                                                    | design_1_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_r_i_1_n_0                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                         |                2 |             14 |
|  design_1_i/zed_audio_0/U0/i_clocking/CLK_48            | design_1_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0                                                                         | design_1_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg_n_0_[3]                                                                  |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                         |                3 |             14 |
|  design_1_i/zed_audio_0/U0/i_clocking/CLK_48            | design_1_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0                                                                         |                                                                                                                                                         |                5 |             16 |
|  design_1_i/zed_audio_0/U0/i_clocking/CLK_48            |                                                                                                                                                                |                                                                                                                                                         |               14 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                         |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                              | design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                        |               22 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/slv_reg_rden                                                                                       | design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                              | design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                        |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                         |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                         |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                         |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                         |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                         |                9 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                         |                8 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                         |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                         |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                         |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/zed_audio_0/U0/new_sample_100                                                                                                                       |                                                                                                                                                         |               20 |             48 |
|  design_1_i/zed_audio_0/U0/i_clocking/CLK_48            | design_1_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out[23]_i_1_n_0                                                              |                                                                                                                                                         |               25 |             48 |
|  design_1_i/zed_audio_0/U0/i_clocking/CLK_48            | design_1_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[126]_i_1_n_0                                                                   |                                                                                                                                                         |               17 |             52 |
|  design_1_i/zed_audio_0/U0/i_clocking/CLK_48            | design_1_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out_i_1_n_0                                                                    |                                                                                                                                                         |               17 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                | design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |               25 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                | design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                        |               58 |            135 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                | design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                        |               55 |            135 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                |                                                                                                                                                         |               59 |            187 |
+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


