ARM+EMAX6 Simulator Version 1.67 2021/06/14 03:53:22 nakashim Exp nakashim $
 MAXTHRD   =  16
 MAXCORE   =  4
 THR/CORE  =  4.000000 (should be integer)
 ROBSIZE   =  16 (actives are CORE_ROBSIZE-1)
 LINESIZE  =  64B
 I1SIZE    =  16384B (4way delay=16)
 D1SIZE    =  16384B (4way delay=16)
 L2SIZE    =  131072B (4way dirdl=50, cc=100, mm=150)
 MAXL1BK   =  8
 MAXL2BK   =  8
 MAXMMBK   =  4
 memspace  =  00000000-4fffffff
 arm_hdr   =  00001000-
 arm_param =  00001080-
 aloclimit = -4dffff00
 stack/thr =  00010000
 stackinit = -4fffff00
 ELF:text=0001491c rodt=000008b8 data=00001080 bss=000aea64 symt=00002e50 strt=00000db0
 BSD:text=000251e0 data=000afae8 bss=-------- symt=-------- strt=00000db0
<ARM-PARAMS>
 start_address=0x00010000
 malloc_topadr=0x00000000_000e4d00
 malloc_latest=0x00000000_000e4d00
 stack_pointer=0x00000000_4fffff00
00001000: 000e4d00 00000000 000e4d00 00000000 4fffff00 00000000 00000001 00000000
00001020: 00001080 00000000 00000000 00000000 00000000 00000000 00000000 00000000
00001040: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
00001060: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
00001080: 2e2f2e2e 61732f2e 656c706d 7365742f 65742f74 32307473 73632d35 652e6d69
000010a0: 3678616d 616d642b 45485300 00000000 00000000 00000000 00000000 00000000
000010c0: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
000010e0: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
Monitor-000:00000000_00000000 00010000 IPC=0.000 ROB=
[7m004:STOP/COMPLETE steps/cycle=00000000_00000000/00000000_00000001[0m
[7m008:STOP/COMPLETE steps/cycle=00000000_00000000/00000000_00000001[0m
[7m012:STOP/COMPLETE steps/cycle=00000000_00000000/00000000_00000001[0m
[7m001:STOP/COMPLETE steps/cycle=00000000_00000000/00000000_00000001[0m
[7m005:STOP/COMPLETE steps/cycle=00000000_00000000/00000000_00000001[0m
[7m009:STOP/COMPLETE steps/cycle=00000000_00000000/00000000_00000001[0m
[7m013:STOP/COMPLETE steps/cycle=00000000_00000000/00000000_00000001[0m
[7m002:STOP/COMPLETE steps/cycle=00000000_00000000/00000000_00000001[0m
[7m006:STOP/COMPLETE steps/cycle=00000000_00000000/00000000_00000001[0m
[7m010:STOP/COMPLETE steps/cycle=00000000_00000000/00000000_00000001[0m
[7m014:STOP/COMPLETE steps/cycle=00000000_00000000/00000000_00000001[0m
[7m003:STOP/COMPLETE steps/cycle=00000000_00000000/00000000_00000001[0m
[7m007:STOP/COMPLETE steps/cycle=00000000_00000000/00000000_00000001[0m
[7m011:STOP/COMPLETE steps/cycle=00000000_00000000/00000000_00000001[0m
[7m015:STOP/COMPLETE steps/cycle=00000000_00000000/00000000_00000001[0m
[36;2mmalloc size 19512872 
[0m[36;2mmembase_before_align: 000e4d10
[0mMonitor-000:00000000_00010000 0001caec IPC=0.040 ROB=0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 
Monitor-000:00000000_00020000 0001caf4 IPC=0.035 ROB=0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 
Monitor-000:00000000_00030000 0001cafc IPC=0.034 ROB=0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 
Monitor-000:00000000_00040000 0001cb04 IPC=0.033 ROB=0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 
Monitor-000:00000000_00050000 0001caf0 IPC=0.033 ROB=0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 
Monitor-000:00000000_00060000 0001caf8 IPC=0.033 ROB=0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 0:4 
arm_malloc_top = 0x01381000
==== Interrupt end. ====
====debug information (all bitmaps should be 0)====
l2rq.v_stat:0 0 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
d[00].bm/lk:0000/00000000_00000000 
d[01].bm/lk:0000/00000000_00000000 
d[02].bm/lk:1000/00000000_00000001 
d[03].bm/lk:0000/00000000_00000000 
d[04].bm/lk:0000/00000000_00000000 
d[05].bm/lk:0000/00000000_00000000 
d[06].bm/lk:0000/00000000_00000000 
d[07].bm/lk:0000/00000000_00000000 
====execution time====
exec_ptime=962/100(_SC_CLK_TCK)
malloc_top=00103801
====PE steps, cycles, cache statistics (l1:I$ d1:D$ l2:incore-L2$ g2:other-L2$)====
000:step=00000000_0006a80d cycle=00000000_00cd0920 i1(100.0%)wait=00000000_0000041e d1( 87.5% hit=00000000_00035281 mis=00000000_00007943)wait=00000000_00c5e43e l2(  0.0% hit=00000000_00000002 mis=00000000_000079d7) g2(  0.0% hit=00000000_00000000 mis=00000000_0000eac0) flush(L1->00000000_00000a1bcycle, L2->00000000_00000028cycle)
001:step=00000000_00000000 cycle=00000000_00cd08f8 i1( -nan%)wait=00000000_00000000 d1( -nan% hit=00000000_00000000 mis=00000000_00000000)wait=00000000_00000000 l2( -nan% hit=00000000_00000000 mis=00000000_00000000) g2( -nan% hit=00000000_00000000 mis=00000000_00000000) flush(L1->00000000_00000000cycle, L2->00000000_00000000cycle)
002:step=00000000_00000000 cycle=00000000_00cd08f8 i1( -nan%)wait=00000000_00000000 d1( -nan% hit=00000000_00000000 mis=00000000_00000000)wait=00000000_00000000 l2( -nan% hit=00000000_00000000 mis=00000000_00000000) g2( -nan% hit=00000000_00000000 mis=00000000_00000000) flush(L1->00000000_00000000cycle, L2->00000000_00000000cycle)
003:step=00000000_00000000 cycle=00000000_00cd08f8 i1( -nan%)wait=00000000_00000000 d1( -nan% hit=00000000_00000000 mis=00000000_00000000)wait=00000000_00000000 l2( -nan% hit=00000000_00000000 mis=00000000_00000000) g2( -nan% hit=00000000_00000000 mis=00000000_00000000) flush(L1->00000000_00000000cycle, L2->00000000_00000000cycle)
004:step=00000000_00000000 cycle=00000000_00cd08f8 i1( -nan%)wait=00000000_00000000 d1( -nan% hit=00000000_00000000 mis=00000000_00000000)wait=00000000_00000000 l2( -nan% hit=00000000_00000000 mis=00000000_00000000) g2( -nan% hit=00000000_00000000 mis=00000000_00000000) flush(L1->00000000_00000a1bcycle, L2->00000000_00000000cycle)
005:step=00000000_00000000 cycle=00000000_00cd08f8 i1( -nan%)wait=00000000_00000000 d1( -nan% hit=00000000_00000000 mis=00000000_00000000)wait=00000000_00000000 l2( -nan% hit=00000000_00000000 mis=00000000_00000000) g2( -nan% hit=00000000_00000000 mis=00000000_00000000) flush(L1->00000000_00000000cycle, L2->00000000_00000000cycle)
006:step=00000000_00000000 cycle=00000000_00cd08f8 i1( -nan%)wait=00000000_00000000 d1( -nan% hit=00000000_00000000 mis=00000000_00000000)wait=00000000_00000000 l2( -nan% hit=00000000_00000000 mis=00000000_00000000) g2( -nan% hit=00000000_00000000 mis=00000000_00000000) flush(L1->00000000_00000000cycle, L2->00000000_00000000cycle)
007:step=00000000_00000000 cycle=00000000_00cd08f8 i1( -nan%)wait=00000000_00000000 d1( -nan% hit=00000000_00000000 mis=00000000_00000000)wait=00000000_00000000 l2( -nan% hit=00000000_00000000 mis=00000000_00000000) g2( -nan% hit=00000000_00000000 mis=00000000_00000000) flush(L1->00000000_00000000cycle, L2->00000000_00000000cycle)
008:step=00000000_00000000 cycle=00000000_00cd08f8 i1( -nan%)wait=00000000_00000000 d1( -nan% hit=00000000_00000000 mis=00000000_00000000)wait=00000000_00000000 l2( -nan% hit=00000000_00000000 mis=00000000_00000000) g2( -nan% hit=00000000_00000000 mis=00000000_00000000) flush(L1->00000000_00000a1bcycle, L2->00000000_00000000cycle)
009:step=00000000_00000000 cycle=00000000_00cd08f8 i1( -nan%)wait=00000000_00000000 d1( -nan% hit=00000000_00000000 mis=00000000_00000000)wait=00000000_00000000 l2( -nan% hit=00000000_00000000 mis=00000000_00000000) g2( -nan% hit=00000000_00000000 mis=00000000_00000000) flush(L1->00000000_00000000cycle, L2->00000000_00000000cycle)
010:step=00000000_00000000 cycle=00000000_00cd08f8 i1( -nan%)wait=00000000_00000000 d1( -nan% hit=00000000_00000000 mis=00000000_00000000)wait=00000000_00000000 l2( -nan% hit=00000000_00000000 mis=00000000_00000000) g2( -nan% hit=00000000_00000000 mis=00000000_00000000) flush(L1->00000000_00000000cycle, L2->00000000_00000000cycle)
011:step=00000000_00000000 cycle=00000000_00cd08f8 i1( -nan%)wait=00000000_00000000 d1( -nan% hit=00000000_00000000 mis=00000000_00000000)wait=00000000_00000000 l2( -nan% hit=00000000_00000000 mis=00000000_00000000) g2( -nan% hit=00000000_00000000 mis=00000000_00000000) flush(L1->00000000_00000000cycle, L2->00000000_00000000cycle)
012:step=00000000_00000000 cycle=00000000_00cd08f8 i1( -nan%)wait=00000000_00000000 d1( -nan% hit=00000000_00000000 mis=00000000_00000000)wait=00000000_00000000 l2( -nan% hit=00000000_00000000 mis=00000000_00000000) g2( -nan% hit=00000000_00000000 mis=00000000_00000000) flush(L1->00000000_00000a1bcycle, L2->00000000_00000000cycle)
013:step=00000000_00000000 cycle=00000000_00cd08f8 i1( -nan%)wait=00000000_00000000 d1( -nan% hit=00000000_00000000 mis=00000000_00000000)wait=00000000_00000000 l2( -nan% hit=00000000_00000000 mis=00000000_00000000) g2( -nan% hit=00000000_00000000 mis=00000000_00000000) flush(L1->00000000_00000000cycle, L2->00000000_00000000cycle)
014:step=00000000_00000000 cycle=00000000_00cd08f8 i1( -nan%)wait=00000000_00000000 d1( -nan% hit=00000000_00000000 mis=00000000_00000000)wait=00000000_00000000 l2( -nan% hit=00000000_00000000 mis=00000000_00000000) g2( -nan% hit=00000000_00000000 mis=00000000_00000000) flush(L1->00000000_00000000cycle, L2->00000000_00000000cycle)
015:step=00000000_00000000 cycle=00000000_00cd08f8 i1( -nan%)wait=00000000_00000000 d1( -nan% hit=00000000_00000000 mis=00000000_00000000)wait=00000000_00000000 l2( -nan% hit=00000000_00000000 mis=00000000_00000000) g2( -nan% hit=00000000_00000000 mis=00000000_00000000) flush(L1->00000000_00000000cycle, L2->00000000_00000000cycle)
====SELF===
[31;1m ru_utime   = 9.623186sec  ru_stime   = 0.004665sec[0m
 ru_maxrss  =   6392KB   ru_ixrss   =      0KB   ru_idrss   =      0KB   ru_isrss   =      0KB
 ru_minflt  =     2067   ru_majflt  =        0   ru_nswap   =        0   ru_inblock =      304
 ru_oublock =       40   ru_msgsnd  =        0   ru_msgrcv  =        0   ru_nsignals=        0
 ru_nvcsww  =       12   ru_nivcsw  =       40
====CHILD===
[31;1m ru_utime   = 0.000000sec  ru_stime   = 0.000000sec[0m
 ru_maxrss  =      0KB   ru_ixrss   =      0KB   ru_idrss   =      0KB   ru_isrss   =      0KB
 ru_minflt  =        0   ru_majflt  =        0   ru_nswap   =        0   ru_inblock =        0
 ru_oublock =        0   ru_msgsnd  =        0   ru_msgrcv  =        0   ru_nsignals=        0
 ru_nvcsww  =        0   ru_nivcsw  =        0
