# RISCV_SOPC
## RISC-V CPU Core is PicoRV32.
## Wishbone Bus is Implemented.
## On-chip RAM used as Instruction & Data Memory.
## With DDR2, UART and GPIO on Spartan6 FPGA.
