// Seed: 1646596345
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_1 = id_3;
  uwire id_5 = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output uwire id_2,
    output uwire id_3,
    output uwire id_4,
    input wire id_5,
    output wand id_6,
    output supply1 id_7,
    output tri0 id_8,
    input uwire id_9,
    output tri id_10,
    input wand id_11,
    input wire id_12,
    input uwire id_13,
    output uwire id_14,
    output wand id_15,
    input supply1 id_16
);
  wire id_18;
  module_0(
      id_18, id_18, id_18, id_18
  );
endmodule
