Running: efx_run_pt_unified.py tools_core Titanium Ti375C529 --output_dir outflow --timing_model C4 --project_xml tools_core.xml
Running: c:/Efinity/2025.1\python311\bin\python.exe C:\Efinity\2025.1\scripts\efx_run_pt_unified.py tools_core Titanium Ti375C529 --output_dir outflow --timing_model C4 --project_xml tools_core.xml
Load design file tools_core.peri.xml
Writing out summary report file
Writing out pinout file
Writing out interface config file
Writing out timing related file
Writing out verilog template file
Writing out option register file
Writing out LPF
Stage completed: interface
