//-----------------------------------------------------------------------------
// \file    evmomapl138_timer.h
// \brief   OMAP-L138 timer registers, bit definitions, and
//          function prototypes.
//
//-----------------------------------------------------------------------------

#ifndef EVMOMAPL138_TIMER_H
#define EVMOMAPL138_TIMER_H

//-----------------------------------------------------------------------------
// Register Structure & Defines
//-----------------------------------------------------------------------------
typedef struct
{
    volatile uint32_t REV;             // 0x0000
    volatile uint32_t EMUMGT;          // 0x0004
    volatile uint32_t GPINT_GPEN;      // 0x0008
    volatile uint32_t GPDATA_GPDIR;    // 0x000C
    volatile uint32_t TIM12;           // 0x0010
    volatile uint32_t TIM34;           // 0x0014
    volatile uint32_t PRD12;           // 0x0018
    volatile uint32_t PRD34;           // 0x001C
    volatile uint32_t TCR;             // 0x0020
    volatile uint32_t TGCR;            // 0x0024
    volatile uint32_t WDTCR;           // 0x0028
    volatile uint32_t RSVD0[2];        // 0x002C
    volatile uint32_t REL12;           // 0x0034
    volatile uint32_t REL34;           // 0x0038
    volatile uint32_t CAP12;           // 0x003C
    volatile uint32_t CAP34;           // 0x0040
    volatile uint32_t INTCTLSTAT;      // 0x0044
    volatile uint32_t RSVD1[6];        // 0x0048
    volatile uint32_t CMP0;            // 0x0060
    volatile uint32_t CMP1;            // 0x0064
    volatile uint32_t CMP2;            // 0x0068
    volatile uint32_t CMP3;            // 0x006C
    volatile uint32_t CMP4;            // 0x0070
    volatile uint32_t CMP5;            // 0x0074
    volatile uint32_t CMP6;            // 0x0078
    volatile uint32_t CMP7;            // 0x007C
} timer_regs_t;

// define all the available timer peripherals for the processor.
#define TMR0            ((timer_regs_t *)TIMER0_REG_BASE)
#define TMR1            ((timer_regs_t *)TIMER1_REG_BASE)
#define TMR2            ((timer_regs_t *)TIMER2_REG_BASE)
#define TMR3            ((timer_regs_t *)TIMER3_REG_BASE)

// bitmask defines for GPINT_GPEN.
#define GPENO34         (0x02000000)   // bit 25
#define GPENI34         (0x01000000)   // bit 24
#define GPENO12         (0x00020000)   // bit 17
#define GPENI12         (0x00010000)   // bit 16
#define GPINT34INVO     (0x00002000)   // bit 13
#define GPINT34INVI     (0x00001000)   // bit 12
#define GPINT34ENO      (0x00000200)   // bit 9
#define GPINT34ENI      (0x00000100)   // bit 8
#define GPINT12INVO     (0x00000020)   // bit 5
#define GPINT12INVI     (0x00000010)   // bit 4
#define GPINT12ENO      (0x00000002)   // bit 1
#define GPINT12ENI      (0x00000001)   // bit 0

// bitmask defines for GPDATA_GPDIR.
#define GPDIRO34        (0x02000000)   // bit 25
#define GPDIRI34        (0x01000000)   // bit 24
#define GPDIRO12        (0x00020000)   // bit 17
#define GPDIRI12        (0x00010000)   // bit 16
#define GPDATAO34       (0x00000200)   // bit 9
#define GPDATAI34       (0x00000100)   // bit 8
#define GPDATAO12       (0x00000002)   // bit 1
#define GPDATAI12       (0x00000001)   // bit 0

// bitmask defines for TCR.
#define ENAMODE34                (0x00C00000)   // bit 22,23
#define ENAMODE34_ONETIME        (0x00400000)   // bit 22
#define ENAMODE34_CONT           (0x00800000)   // bit 23
#define ENAMODE34_CONT_RELOAD    (0x00C00000)   // bit 22,23
#define ENAMODE12                (0x000000C0)   // bit 6,7
#define ENAMODE12_ONETIME        (0x00000040)   // bit 6
#define ENAMODE12_CONT           (0x00000080)   // bit 7
#define ENAMODE12_CONT_RELOAD    (0x000000C0)   // bit 6,7

// bitmask defines for TGCR.
#define PRESCALER(n)             ((n) << 8)
#define PLUSEN                   (0x00000010)   // bit 4
#define TIMMODE_64BIT            (0x0000000C)   // bit 2,3
#define TIMMODE_32BIT_UNCHAINED  (0x00000004)   // bit 2
#define TIMMODE_64BIT_WDOG       (0x00000008)   // bit 3
#define TIMMODE_32BIT_CHAINED    (0x0000000C)   // bit 2,3
#define TIM34RS                  (0x00000002)   // bit 1
#define TIM12RS                  (0x00000001)   // bit 0

// bitmask defines for INTCTLSTAT.
#define PRDINTSTAT34             (0x00020000)   // bit 17
#define PRDINTEN34               (0x00010000)   // bit 16
#define PRDINTSTAT12             (0x00000002)   // bit 1
#define PRDINTEN12               (0x00000001)   // bit 0

#define DELAY_10TH_SEC     (100000)   // in us
#define DELAY_QUARTER_SEC  (250000)    // in us
#define DELAY_HALF_SEC     (500000)    // in us
#define DELAY_1_SEC        (1000000)   // in us

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* REVID */

#define CSL_TMR_REVID_REV_MASK           (0xFFFFFFFFu)
#define CSL_TMR_REVID_REV_SHIFT          (0x00000000u)
#define CSL_TMR_REVID_REV_RESETVAL       (0x44720211u)

#define CSL_TMR_REVID_RESETVAL           (0x44720211u)

/* EMUMGT */




#define CSL_TMR_EMUMGT_SOFT_MASK         (0x00000002u)
#define CSL_TMR_EMUMGT_SOFT_SHIFT        (0x00000001u)
#define CSL_TMR_EMUMGT_SOFT_RESETVAL     (0x00000000u)
/*----SOFT Tokens----*/
#define CSL_TMR_EMUMGT_SOFT_IMMEDIATE    (0x00000000u)
#define CSL_TMR_EMUMGT_SOFT_INCREMENT    (0x00000001u)

#define CSL_TMR_EMUMGT_FREE_MASK         (0x00000001u)
#define CSL_TMR_EMUMGT_FREE_SHIFT        (0x00000000u)
#define CSL_TMR_EMUMGT_FREE_RESETVAL     (0x00000000u)
/*----FREE Tokens----*/
#define CSL_TMR_EMUMGT_FREE_SOFT         (0x00000000u)
#define CSL_TMR_EMUMGT_FREE_FREE         (0x00000001u)

#define CSL_TMR_EMUMGT_RESETVAL          (0x00000000u)

/* GPINTGPEN */


#define CSL_TMR_GPINTGPEN_GPENO34_MASK   (0x02000000u)
#define CSL_TMR_GPINTGPEN_GPENO34_SHIFT  (0x00000019u)
#define CSL_TMR_GPINTGPEN_GPENO34_RESETVAL (0x00000000u)
/*----GPENO34 Tokens----*/
#define CSL_TMR_GPINTGPEN_GPENO34_TIMER  (0x00000000u)
#define CSL_TMR_GPINTGPEN_GPENO34_GPIO   (0x00000001u)

#define CSL_TMR_GPINTGPEN_GPENI34_MASK   (0x01000000u)
#define CSL_TMR_GPINTGPEN_GPENI34_SHIFT  (0x00000018u)
#define CSL_TMR_GPINTGPEN_GPENI34_RESETVAL (0x00000000u)
/*----GPENI34 Tokens----*/
#define CSL_TMR_GPINTGPEN_GPENI34_TIMER  (0x00000000u)
#define CSL_TMR_GPINTGPEN_GPENI34_GPIO   (0x00000001u)


#define CSL_TMR_GPINTGPEN_GPENO12_MASK   (0x00020000u)
#define CSL_TMR_GPINTGPEN_GPENO12_SHIFT  (0x00000011u)
#define CSL_TMR_GPINTGPEN_GPENO12_RESETVAL (0x00000000u)
/*----GPENO12 Tokens----*/
#define CSL_TMR_GPINTGPEN_GPENO12_TIMER  (0x00000000u)
#define CSL_TMR_GPINTGPEN_GPENO12_GPIO   (0x00000001u)

#define CSL_TMR_GPINTGPEN_GPENI12_MASK   (0x00010000u)
#define CSL_TMR_GPINTGPEN_GPENI12_SHIFT  (0x00000010u)
#define CSL_TMR_GPINTGPEN_GPENI12_RESETVAL (0x00000000u)
/*----GPENI12 Tokens----*/
#define CSL_TMR_GPINTGPEN_GPENI12_TIMER  (0x00000000u)
#define CSL_TMR_GPINTGPEN_GPENI12_GPIO   (0x00000001u)


#define CSL_TMR_GPINTGPEN_GPINT34INVO_MASK (0x00002000u)
#define CSL_TMR_GPINTGPEN_GPINT34INVO_SHIFT (0x0000000Du)
#define CSL_TMR_GPINTGPEN_GPINT34INVO_RESETVAL (0x00000000u)
/*----GPINT34INVO Tokens----*/
#define CSL_TMR_GPINTGPEN_GPINT34INVO_DISABLE (0x00000000u)
#define CSL_TMR_GPINTGPEN_GPINT34INVO_ENABLE (0x00000001u)

#define CSL_TMR_GPINTGPEN_GPINT34INVI_MASK (0x00001000u)
#define CSL_TMR_GPINTGPEN_GPINT34INVI_SHIFT (0x0000000Cu)
#define CSL_TMR_GPINTGPEN_GPINT34INVI_RESETVAL (0x00000000u)
/*----GPINT34INVI Tokens----*/
#define CSL_TMR_GPINTGPEN_GPINT34INVI_DISABLE (0x00000000u)
#define CSL_TMR_GPINTGPEN_GPINT34INVI_ENABLE (0x00000001u)


#define CSL_TMR_GPINTGPEN_GPINT34ENO_MASK (0x00000200u)
#define CSL_TMR_GPINTGPEN_GPINT34ENO_SHIFT (0x00000009u)
#define CSL_TMR_GPINTGPEN_GPINT34ENO_RESETVAL (0x00000000u)
/*----GPINT34ENO Tokens----*/
#define CSL_TMR_GPINTGPEN_GPINT34ENO_DISABLE (0x00000000u)
#define CSL_TMR_GPINTGPEN_GPINT34ENO_ENABLE (0x00000001u)

#define CSL_TMR_GPINTGPEN_GPINT34ENI_MASK (0x00000100u)
#define CSL_TMR_GPINTGPEN_GPINT34ENI_SHIFT (0x00000008u)
#define CSL_TMR_GPINTGPEN_GPINT34ENI_RESETVAL (0x00000000u)
/*----GPINT34ENI Tokens----*/
#define CSL_TMR_GPINTGPEN_GPINT34ENI_DISABLE (0x00000000u)
#define CSL_TMR_GPINTGPEN_GPINT34ENI_ENABLE (0x00000001u)


#define CSL_TMR_GPINTGPEN_GPINT12INVO_MASK (0x00000020u)
#define CSL_TMR_GPINTGPEN_GPINT12INVO_SHIFT (0x00000005u)
#define CSL_TMR_GPINTGPEN_GPINT12INVO_RESETVAL (0x00000000u)
/*----GPINT12INVO Tokens----*/
#define CSL_TMR_GPINTGPEN_GPINT12INVO_DISABLE (0x00000000u)
#define CSL_TMR_GPINTGPEN_GPINT12INVO_ENABLE (0x00000001u)

#define CSL_TMR_GPINTGPEN_GPINT12INVI_MASK (0x00000010u)
#define CSL_TMR_GPINTGPEN_GPINT12INVI_SHIFT (0x00000004u)
#define CSL_TMR_GPINTGPEN_GPINT12INVI_RESETVAL (0x00000000u)
/*----GPINT12INVI Tokens----*/
#define CSL_TMR_GPINTGPEN_GPINT12INVI_DISABLE (0x00000000u)
#define CSL_TMR_GPINTGPEN_GPINT12INVI_ENABLE (0x00000001u)


#define CSL_TMR_GPINTGPEN_GPINT12ENO_MASK (0x00000002u)
#define CSL_TMR_GPINTGPEN_GPINT12ENO_SHIFT (0x00000001u)
#define CSL_TMR_GPINTGPEN_GPINT12ENO_RESETVAL (0x00000000u)
/*----GPINT12ENO Tokens----*/
#define CSL_TMR_GPINTGPEN_GPINT12ENO_DISABLE (0x00000000u)
#define CSL_TMR_GPINTGPEN_GPINT12ENO_ENABLE (0x00000001u)

#define CSL_TMR_GPINTGPEN_GPINT12ENI_MASK (0x00000001u)
#define CSL_TMR_GPINTGPEN_GPINT12ENI_SHIFT (0x00000000u)
#define CSL_TMR_GPINTGPEN_GPINT12ENI_RESETVAL (0x00000000u)
/*----GPINT12ENI Tokens----*/
#define CSL_TMR_GPINTGPEN_GPINT12ENI_DISABLE (0x00000000u)
#define CSL_TMR_GPINTGPEN_GPINT12ENI_ENABLE (0x00000001u)

#define CSL_TMR_GPINTGPEN_RESETVAL       (0x00000000u)

/* GPDATGPDIR */


#define CSL_TMR_GPDATGPDIR_GPDIRO34_MASK (0x02000000u)
#define CSL_TMR_GPDATGPDIR_GPDIRO34_SHIFT (0x00000019u)
#define CSL_TMR_GPDATGPDIR_GPDIRO34_RESETVAL (0x00000000u)
/*----GPDIRO34 Tokens----*/
#define CSL_TMR_GPDATGPDIR_GPDIRO34_INPUT (0x00000000u)
#define CSL_TMR_GPDATGPDIR_GPDIRO34_OUTPUT (0x00000001u)

#define CSL_TMR_GPDATGPDIR_GPDIRI34_MASK (0x01000000u)
#define CSL_TMR_GPDATGPDIR_GPDIRI34_SHIFT (0x00000018u)
#define CSL_TMR_GPDATGPDIR_GPDIRI34_RESETVAL (0x00000000u)
/*----GPDIRI34 Tokens----*/
#define CSL_TMR_GPDATGPDIR_GPDIRI34_INPUT (0x00000000u)
#define CSL_TMR_GPDATGPDIR_GPDIRI34_OUTPUT (0x00000001u)


#define CSL_TMR_GPDATGPDIR_GPDIRO12_MASK (0x00020000u)
#define CSL_TMR_GPDATGPDIR_GPDIRO12_SHIFT (0x00000011u)
#define CSL_TMR_GPDATGPDIR_GPDIRO12_RESETVAL (0x00000000u)
/*----GPDIRO12 Tokens----*/
#define CSL_TMR_GPDATGPDIR_GPDIRO12_INPUT (0x00000000u)
#define CSL_TMR_GPDATGPDIR_GPDIRO12_OUTPUT (0x00000001u)

#define CSL_TMR_GPDATGPDIR_GPDIRI12_MASK (0x00010000u)
#define CSL_TMR_GPDATGPDIR_GPDIRI12_SHIFT (0x00000010u)
#define CSL_TMR_GPDATGPDIR_GPDIRI12_RESETVAL (0x00000000u)
/*----GPDIRI12 Tokens----*/
#define CSL_TMR_GPDATGPDIR_GPDIRI12_INPUT (0x00000000u)
#define CSL_TMR_GPDATGPDIR_GPDIRI12_OUTPUT (0x00000001u)


#define CSL_TMR_GPDATGPDIR_GPDATO34_MASK (0x00000200u)
#define CSL_TMR_GPDATGPDIR_GPDATO34_SHIFT (0x00000009u)
#define CSL_TMR_GPDATGPDIR_GPDATO34_RESETVAL (0x00000000u)
/*----GPDATO34 Tokens----*/
#define CSL_TMR_GPDATGPDIR_GPDATO34_CLR  (0x00000000u)
#define CSL_TMR_GPDATGPDIR_GPDATO34_SET  (0x00000001u)

#define CSL_TMR_GPDATGPDIR_GPDATI34_MASK (0x00000100u)
#define CSL_TMR_GPDATGPDIR_GPDATI34_SHIFT (0x00000008u)
#define CSL_TMR_GPDATGPDIR_GPDATI34_RESETVAL (0x00000000u)
/*----GPDATI34 Tokens----*/
#define CSL_TMR_GPDATGPDIR_GPDATI34_CLR  (0x00000000u)
#define CSL_TMR_GPDATGPDIR_GPDATI34_SET  (0x00000001u)


#define CSL_TMR_GPDATGPDIR_GPDATO12_MASK (0x00000002u)
#define CSL_TMR_GPDATGPDIR_GPDATO12_SHIFT (0x00000001u)
#define CSL_TMR_GPDATGPDIR_GPDATO12_RESETVAL (0x00000000u)
/*----GPDATO12 Tokens----*/
#define CSL_TMR_GPDATGPDIR_GPDATO12_CLR  (0x00000000u)
#define CSL_TMR_GPDATGPDIR_GPDATO12_SET  (0x00000001u)

#define CSL_TMR_GPDATGPDIR_GPDATI12_MASK (0x00000001u)
#define CSL_TMR_GPDATGPDIR_GPDATI12_SHIFT (0x00000000u)
#define CSL_TMR_GPDATGPDIR_GPDATI12_RESETVAL (0x00000000u)
/*----GPDATI12 Tokens----*/
#define CSL_TMR_GPDATGPDIR_GPDATI12_CLR  (0x00000000u)
#define CSL_TMR_GPDATGPDIR_GPDATI12_SET  (0x00000001u)

#define CSL_TMR_GPDATGPDIR_RESETVAL      (0x00000000u)

/* TIM12 */

#define CSL_TMR_TIM12_TIM12_MASK         (0xFFFFFFFFu)
#define CSL_TMR_TIM12_TIM12_SHIFT        (0x00000000u)
#define CSL_TMR_TIM12_TIM12_RESETVAL     (0x00000000u)

#define CSL_TMR_TIM12_RESETVAL           (0x00000000u)

/* TIM34 */

#define CSL_TMR_TIM34_TIM34_MASK         (0xFFFFFFFFu)
#define CSL_TMR_TIM34_TIM34_SHIFT        (0x00000000u)
#define CSL_TMR_TIM34_TIM34_RESETVAL     (0x00000000u)

#define CSL_TMR_TIM34_RESETVAL           (0x00000000u)

/* PRD12 */

#define CSL_TMR_PRD12_PRD12_MASK         (0xFFFFFFFFu)
#define CSL_TMR_PRD12_PRD12_SHIFT        (0x00000000u)
#define CSL_TMR_PRD12_PRD12_RESETVAL     (0x00000000u)

#define CSL_TMR_PRD12_RESETVAL           (0x00000000u)

/* PRD34 */

#define CSL_TMR_PRD34_PRD34_MASK         (0xFFFFFFFFu)
#define CSL_TMR_PRD34_PRD34_SHIFT        (0x00000000u)
#define CSL_TMR_PRD34_PRD34_RESETVAL     (0x00000000u)

#define CSL_TMR_PRD34_RESETVAL           (0x00000000u)

/* TCR */


#define CSL_TMR_TCR_CAPEVTMODE34_MASK    (0x30000000u)
#define CSL_TMR_TCR_CAPEVTMODE34_SHIFT   (0x0000001Cu)
#define CSL_TMR_TCR_CAPEVTMODE34_RESETVAL (0x00000000u)
/*----CAPEVTMODE34 Tokens----*/
#define CSL_TMR_TCR_CAPEVTMODE34_RISE    (0x00000000u)
#define CSL_TMR_TCR_CAPEVTMODE34_FALL    (0x00000001u)
#define CSL_TMR_TCR_CAPEVTMODE34_BOTH    (0x00000002u)

#define CSL_TMR_TCR_CAPMODE34_MASK       (0x08000000u)
#define CSL_TMR_TCR_CAPMODE34_SHIFT      (0x0000001Bu)
#define CSL_TMR_TCR_CAPMODE34_RESETVAL   (0x00000000u)
/*----CAPMODE34 Tokens----*/
#define CSL_TMR_TCR_CAPMODE34_DISABLE    (0x00000000u)
#define CSL_TMR_TCR_CAPMODE34_ENABLE     (0x00000001u)

#define CSL_TMR_TCR_READRSTMODE34_MASK   (0x04000000u)
#define CSL_TMR_TCR_READRSTMODE34_SHIFT  (0x0000001Au)
#define CSL_TMR_TCR_READRSTMODE34_RESETVAL (0x00000000u)
/*----READRSTMODE34 Tokens----*/
#define CSL_TMR_TCR_READRSTMODE34_CONTINUE (0x00000000u)
#define CSL_TMR_TCR_READRSTMODE34_RESET  (0x00000001u)

#define CSL_TMR_TCR_TIEN34_MASK          (0x02000000u)
#define CSL_TMR_TCR_TIEN34_SHIFT         (0x00000019u)
#define CSL_TMR_TCR_TIEN34_RESETVAL      (0x00000000u)
/*----TIEN34 Tokens----*/
#define CSL_TMR_TCR_TIEN34_NOTGATED      (0x00000000u)
#define CSL_TMR_TCR_TIEN34_GATED         (0x00000001u)

#define CSL_TMR_TCR_CLKSRC34_MASK        (0x01000000u)
#define CSL_TMR_TCR_CLKSRC34_SHIFT       (0x00000018u)
#define CSL_TMR_TCR_CLKSRC34_RESETVAL    (0x00000000u)
/*----CLKSRC34 Tokens----*/
#define CSL_TMR_TCR_CLKSRC34_INTERNAL    (0x00000000u)
#define CSL_TMR_TCR_CLKSRC34_TIMER       (0x00000001u)

#define CSL_TMR_TCR_ENAMODE34_MASK       (0x00C00000u)
#define CSL_TMR_TCR_ENAMODE34_SHIFT      (0x00000016u)
#define CSL_TMR_TCR_ENAMODE34_RESETVAL   (0x00000000u)
/*----ENAMODE34 Tokens----*/
#define CSL_TMR_TCR_ENAMODE34_DISABLE    (0x00000000u)
#define CSL_TMR_TCR_ENAMODE34_EN_ONCE    (0x00000001u)
#define CSL_TMR_TCR_ENAMODE34_EN_CONT    (0x00000002u)
#define CSL_TMR_TCR_ENAMODE34_EN_CONTRELOAD (0x00000003u)

#define CSL_TMR_TCR_PWID34_MASK          (0x00300000u)
#define CSL_TMR_TCR_PWID34_SHIFT         (0x00000014u)
#define CSL_TMR_TCR_PWID34_RESETVAL      (0x00000000u)
/*----PWID34 Tokens----*/
#define CSL_TMR_TCR_PWID34_ONE_CLK       (0x00000000u)
#define CSL_TMR_TCR_PWID34_TWO_CLK       (0x00000001u)
#define CSL_TMR_TCR_PWID34_THREE_CLK     (0x00000002u)
#define CSL_TMR_TCR_PWID34_FOUR_CLK      (0x00000003u)

#define CSL_TMR_TCR_CP34_MASK            (0x00080000u)
#define CSL_TMR_TCR_CP34_SHIFT           (0x00000013u)
#define CSL_TMR_TCR_CP34_RESETVAL        (0x00000000u)
/*----CP34 Tokens----*/
#define CSL_TMR_TCR_CP34_PULSE           (0x00000000u)
#define CSL_TMR_TCR_CP34_CLOCK           (0x00000001u)

#define CSL_TMR_TCR_INVINP34_MASK        (0x00040000u)
#define CSL_TMR_TCR_INVINP34_SHIFT       (0x00000012u)
#define CSL_TMR_TCR_INVINP34_RESETVAL    (0x00000000u)
/*----INVINP34 Tokens----*/
#define CSL_TMR_TCR_INVINP34_NON_INVERTED (0x00000000u)
#define CSL_TMR_TCR_INVINP34_INVERTED    (0x00000001u)

#define CSL_TMR_TCR_INVOUTP34_MASK       (0x00020000u)
#define CSL_TMR_TCR_INVOUTP34_SHIFT      (0x00000011u)
#define CSL_TMR_TCR_INVOUTP34_RESETVAL   (0x00000000u)
/*----INVOUTP34 Tokens----*/
#define CSL_TMR_TCR_INVOUTP34_NON_INVERTED (0x00000000u)
#define CSL_TMR_TCR_INVOUTP34_INVERTED   (0x00000001u)

#define CSL_TMR_TCR_TSTAT34_MASK         (0x00010000u)
#define CSL_TMR_TCR_TSTAT34_SHIFT        (0x00000010u)
#define CSL_TMR_TCR_TSTAT34_RESETVAL     (0x00000000u)
/*----TSTAT34 Tokens----*/
#define CSL_TMR_TCR_TSTAT34_LOW          (0x00000000u)
#define CSL_TMR_TCR_TSTAT34_HIGH         (0x00000001u)


#define CSL_TMR_TCR_CAPEVTMODE12_MASK    (0x00003000u)
#define CSL_TMR_TCR_CAPEVTMODE12_SHIFT   (0x0000000Cu)
#define CSL_TMR_TCR_CAPEVTMODE12_RESETVAL (0x00000000u)
/*----CAPEVTMODE12 Tokens----*/
#define CSL_TMR_TCR_CAPEVTMODE12_RISE    (0x00000000u)
#define CSL_TMR_TCR_CAPEVTMODE12_FALL    (0x00000001u)
#define CSL_TMR_TCR_CAPEVTMODE12_BOTH    (0x00000002u)

#define CSL_TMR_TCR_CAPMODE12_MASK       (0x00000800u)
#define CSL_TMR_TCR_CAPMODE12_SHIFT      (0x0000000Bu)
#define CSL_TMR_TCR_CAPMODE12_RESETVAL   (0x00000000u)
/*----CAPMODE12 Tokens----*/
#define CSL_TMR_TCR_CAPMODE12_DISABLE    (0x00000000u)
#define CSL_TMR_TCR_CAPMODE12_ENABLE     (0x00000001u)

#define CSL_TMR_TCR_READRSTMODE12_MASK   (0x00000400u)
#define CSL_TMR_TCR_READRSTMODE12_SHIFT  (0x0000000Au)
#define CSL_TMR_TCR_READRSTMODE12_RESETVAL (0x00000000u)
/*----READRSTMODE12 Tokens----*/
#define CSL_TMR_TCR_READRSTMODE12_CONTINUE (0x00000000u)
#define CSL_TMR_TCR_READRSTMODE12_RESET  (0x00000001u)

#define CSL_TMR_TCR_TIEN12_MASK          (0x00000200u)
#define CSL_TMR_TCR_TIEN12_SHIFT         (0x00000009u)
#define CSL_TMR_TCR_TIEN12_RESETVAL      (0x00000000u)
/*----TIEN12 Tokens----*/
#define CSL_TMR_TCR_TIEN12_NOTGATED      (0x00000000u)
#define CSL_TMR_TCR_TIEN12_GATED         (0x00000001u)

#define CSL_TMR_TCR_CLKSRC12_MASK        (0x00000100u)
#define CSL_TMR_TCR_CLKSRC12_SHIFT       (0x00000008u)
#define CSL_TMR_TCR_CLKSRC12_RESETVAL    (0x00000000u)
/*----CLKSRC12 Tokens----*/
#define CSL_TMR_TCR_CLKSRC12_INTERNAL    (0x00000000u)
#define CSL_TMR_TCR_CLKSRC12_TIMER       (0x00000001u)

#define CSL_TMR_TCR_ENAMODE12_MASK       (0x000000C0u)
#define CSL_TMR_TCR_ENAMODE12_SHIFT      (0x00000006u)
#define CSL_TMR_TCR_ENAMODE12_RESETVAL   (0x00000000u)
/*----ENAMODE12 Tokens----*/
#define CSL_TMR_TCR_ENAMODE12_DISABLE    (0x00000000u)
#define CSL_TMR_TCR_ENAMODE12_EN_ONCE    (0x00000001u)
#define CSL_TMR_TCR_ENAMODE12_EN_CONT    (0x00000002u)
#define CSL_TMR_TCR_ENAMODE12_EN_CONTRELOAD (0x00000003u)

#define CSL_TMR_TCR_PWID12_MASK          (0x00000030u)
#define CSL_TMR_TCR_PWID12_SHIFT         (0x00000004u)
#define CSL_TMR_TCR_PWID12_RESETVAL      (0x00000000u)
/*----PWID12 Tokens----*/
#define CSL_TMR_TCR_PWID12_ONE_CLK       (0x00000000u)
#define CSL_TMR_TCR_PWID12_TWO_CLK       (0x00000001u)
#define CSL_TMR_TCR_PWID12_THREE_CLK     (0x00000002u)
#define CSL_TMR_TCR_PWID12_FOUR_CLK      (0x00000003u)

#define CSL_TMR_TCR_CP12_MASK            (0x00000008u)
#define CSL_TMR_TCR_CP12_SHIFT           (0x00000003u)
#define CSL_TMR_TCR_CP12_RESETVAL        (0x00000000u)
/*----CP12 Tokens----*/
#define CSL_TMR_TCR_CP12_PULSE           (0x00000000u)
#define CSL_TMR_TCR_CP12_CLOCK           (0x00000001u)

#define CSL_TMR_TCR_INVINP12_MASK        (0x00000004u)
#define CSL_TMR_TCR_INVINP12_SHIFT       (0x00000002u)
#define CSL_TMR_TCR_INVINP12_RESETVAL    (0x00000000u)
/*----INVINP12 Tokens----*/
#define CSL_TMR_TCR_INVINP12_NON_INVERTED (0x00000000u)
#define CSL_TMR_TCR_INVINP12_INVERTED    (0x00000001u)

#define CSL_TMR_TCR_INVOUTP12_MASK       (0x00000002u)
#define CSL_TMR_TCR_INVOUTP12_SHIFT      (0x00000001u)
#define CSL_TMR_TCR_INVOUTP12_RESETVAL   (0x00000000u)
/*----INVOUTP12 Tokens----*/
#define CSL_TMR_TCR_INVOUTP12_NON_INVERTED (0x00000000u)
#define CSL_TMR_TCR_INVOUTP12_INVERTED   (0x00000001u)

#define CSL_TMR_TCR_TSTAT12_MASK         (0x00000001u)
#define CSL_TMR_TCR_TSTAT12_SHIFT        (0x00000000u)
#define CSL_TMR_TCR_TSTAT12_RESETVAL     (0x00000000u)
/*----TSTAT12 Tokens----*/
#define CSL_TMR_TCR_TSTAT12_LOW          (0x00000000u)
#define CSL_TMR_TCR_TSTAT12_HIGH         (0x00000001u)

#define CSL_TMR_TCR_RESETVAL             (0x00000000u)

/* TGCR */


#define CSL_TMR_TGCR_TDDR34_MASK         (0x0000F000u)
#define CSL_TMR_TGCR_TDDR34_SHIFT        (0x0000000Cu)
#define CSL_TMR_TGCR_TDDR34_RESETVAL     (0x00000000u)

#define CSL_TMR_TGCR_PSC34_MASK          (0x00000F00u)
#define CSL_TMR_TGCR_PSC34_SHIFT         (0x00000008u)
#define CSL_TMR_TGCR_PSC34_RESETVAL      (0x00000000u)


#define CSL_TMR_TGCR_PLUSEN_MASK         (0x00000010u)
#define CSL_TMR_TGCR_PLUSEN_SHIFT        (0x00000004u)
#define CSL_TMR_TGCR_PLUSEN_RESETVAL     (0x00000000u)
/*----PLUSEN Tokens----*/
#define CSL_TMR_TGCR_PLUSEN_DISABLE      (0x00000000u)
#define CSL_TMR_TGCR_PLUSEN_ENABLE       (0x00000001u)

#define CSL_TMR_TGCR_TIMMODE_MASK        (0x0000000Cu)
#define CSL_TMR_TGCR_TIMMODE_SHIFT       (0x00000002u)
#define CSL_TMR_TGCR_TIMMODE_RESETVAL    (0x00000000u)
/*----TIMMODE Tokens----*/
#define CSL_TMR_TGCR_TIMMODE_64BIT_GPT   (0x00000000u)
#define CSL_TMR_TGCR_TIMMODE_32BIT_UNCHAIN (0x00000001u)
#define CSL_TMR_TGCR_TIMMODE_64BIT_WDT   (0x00000002u)
#define CSL_TMR_TGCR_TIMMODE_32_CHAIN    (0x00000003u)

#define CSL_TMR_TGCR_TIM34RS_MASK        (0x00000002u)
#define CSL_TMR_TGCR_TIM34RS_SHIFT       (0x00000001u)
#define CSL_TMR_TGCR_TIM34RS_RESETVAL    (0x00000000u)
/*----TIM34RS Tokens----*/
#define CSL_TMR_TGCR_TIM34RS_RESET       (0x00000000u)
#define CSL_TMR_TGCR_TIM34RS_NO_RESET    (0x00000001u)

#define CSL_TMR_TGCR_TIM12RS_MASK        (0x00000001u)
#define CSL_TMR_TGCR_TIM12RS_SHIFT       (0x00000000u)
#define CSL_TMR_TGCR_TIM12RS_RESETVAL    (0x00000000u)
/*----TIM12RS Tokens----*/
#define CSL_TMR_TGCR_TIM12RS_RESET       (0x00000000u)
#define CSL_TMR_TGCR_TIM12RS_NO_RESET    (0x00000001u)

#define CSL_TMR_TGCR_RESETVAL            (0x00000000u)

/* WDTCR */

#define CSL_TMR_WDTCR_WDKEY_MASK         (0xFFFF0000u)
#define CSL_TMR_WDTCR_WDKEY_SHIFT        (0x00000010u)
#define CSL_TMR_WDTCR_WDKEY_RESETVAL     (0x00000000u)
/*----WDKEY Tokens----*/
#define CSL_TMR_WDTCR_WDKEY_CMD1         (0x0000A5C6u)
#define CSL_TMR_WDTCR_WDKEY_CMD2         (0x0000DA7Eu)

#define CSL_TMR_WDTCR_WDFLAG_MASK        (0x00008000u)
#define CSL_TMR_WDTCR_WDFLAG_SHIFT       (0x0000000Fu)
#define CSL_TMR_WDTCR_WDFLAG_RESETVAL    (0x00000000u)
/*----WDFLAG Tokens----*/
#define CSL_TMR_WDTCR_WDFLAG_NO_TIMEOUT  (0x00000000u)
#define CSL_TMR_WDTCR_WDFLAG_TIMEOUT     (0x00000001u)

#define CSL_TMR_WDTCR_WDEN_MASK          (0x00004000u)
#define CSL_TMR_WDTCR_WDEN_SHIFT         (0x0000000Eu)
#define CSL_TMR_WDTCR_WDEN_RESETVAL      (0x00000000u)
/*----WDEN Tokens----*/
#define CSL_TMR_WDTCR_WDEN_DISABLE       (0x00000000u)
#define CSL_TMR_WDTCR_WDEN_ENABLE        (0x00000001u)



#define CSL_TMR_WDTCR_RESETVAL           (0x00000000u)

/* REL12 */

#define CSL_TMR_REL12_REL12_MASK         (0xFFFFFFFFu)
#define CSL_TMR_REL12_REL12_SHIFT        (0x00000000u)
#define CSL_TMR_REL12_REL12_RESETVAL     (0x00000000u)

#define CSL_TMR_REL12_RESETVAL           (0x00000000u)

/* REL34 */

#define CSL_TMR_REL34_REL34_MASK         (0xFFFFFFFFu)
#define CSL_TMR_REL34_REL34_SHIFT        (0x00000000u)
#define CSL_TMR_REL34_REL34_RESETVAL     (0x00000000u)

#define CSL_TMR_REL34_RESETVAL           (0x00000000u)

/* CAP12 */

#define CSL_TMR_CAP12_CAP12_MASK         (0xFFFFFFFFu)
#define CSL_TMR_CAP12_CAP12_SHIFT        (0x00000000u)
#define CSL_TMR_CAP12_CAP12_RESETVAL     (0x00000000u)

#define CSL_TMR_CAP12_RESETVAL           (0x00000000u)

/* CAP34 */

#define CSL_TMR_CAP34_CAP34_MASK         (0xFFFFFFFFu)
#define CSL_TMR_CAP34_CAP34_SHIFT        (0x00000000u)
#define CSL_TMR_CAP34_CAP34_RESETVAL     (0x00000000u)

#define CSL_TMR_CAP34_RESETVAL           (0x00000000u)

/* INTCTLSTAT */




#define CSL_TMR_INTCTLSTAT_EVTINTSTAT34_MASK (0x00080000u)
#define CSL_TMR_INTCTLSTAT_EVTINTSTAT34_SHIFT (0x00000013u)
#define CSL_TMR_INTCTLSTAT_EVTINTSTAT34_RESETVAL (0x00000000u)
/*----EVTINTSTAT34 Tokens----*/
#define CSL_TMR_INTCTLSTAT_EVTINTSTAT34_NOPEND (0x00000000u)
#define CSL_TMR_INTCTLSTAT_EVTINTSTAT34_PEND (0x00000001u)

#define CSL_TMR_INTCTLSTAT_EVTINTEN34_MASK (0x00040000u)
#define CSL_TMR_INTCTLSTAT_EVTINTEN34_SHIFT (0x00000012u)
#define CSL_TMR_INTCTLSTAT_EVTINTEN34_RESETVAL (0x00000000u)
/*----EVTINTEN34 Tokens----*/
#define CSL_TMR_INTCTLSTAT_EVTINTEN34_DISABLE (0x00000000u)
#define CSL_TMR_INTCTLSTAT_EVTINTEN34_ENABLE (0x00000001u)

#define CSL_TMR_INTCTLSTAT_PRDINTSTAT34_MASK (0x00020000u)
#define CSL_TMR_INTCTLSTAT_PRDINTSTAT34_SHIFT (0x00000011u)
#define CSL_TMR_INTCTLSTAT_PRDINTSTAT34_RESETVAL (0x00000000u)
/*----PRDINTSTAT34 Tokens----*/
#define CSL_TMR_INTCTLSTAT_PRDINTSTAT34_NOPEND (0x00000000u)
#define CSL_TMR_INTCTLSTAT_PRDINTSTAT34_PEND (0x00000001u)

#define CSL_TMR_INTCTLSTAT_PRDINTEN34_MASK (0x00010000u)
#define CSL_TMR_INTCTLSTAT_PRDINTEN34_SHIFT (0x00000010u)
#define CSL_TMR_INTCTLSTAT_PRDINTEN34_RESETVAL (0x00000000u)
/*----PRDINTEN34 Tokens----*/
#define CSL_TMR_INTCTLSTAT_PRDINTEN34_DISABLE (0x00000000u)
#define CSL_TMR_INTCTLSTAT_PRDINTEN34_ENABLE (0x00000001u)




#define CSL_TMR_INTCTLSTAT_EVTINTSTAT12_MASK (0x00000008u)
#define CSL_TMR_INTCTLSTAT_EVTINTSTAT12_SHIFT (0x00000003u)
#define CSL_TMR_INTCTLSTAT_EVTINTSTAT12_RESETVAL (0x00000000u)
/*----EVTINTSTAT12 Tokens----*/
#define CSL_TMR_INTCTLSTAT_EVTINTSTAT12_NOPEND (0x00000000u)
#define CSL_TMR_INTCTLSTAT_EVTINTSTAT12_PEND (0x00000001u)

#define CSL_TMR_INTCTLSTAT_EVTINTEN12_MASK (0x00000004u)
#define CSL_TMR_INTCTLSTAT_EVTINTEN12_SHIFT (0x00000002u)
#define CSL_TMR_INTCTLSTAT_EVTINTEN12_RESETVAL (0x00000000u)
/*----EVTINTEN12 Tokens----*/
#define CSL_TMR_INTCTLSTAT_EVTINTEN12_DISABLE (0x00000000u)
#define CSL_TMR_INTCTLSTAT_EVTINTEN12_ENABLE (0x00000001u)

#define CSL_TMR_INTCTLSTAT_PRDINTSTAT12_MASK (0x00000002u)
#define CSL_TMR_INTCTLSTAT_PRDINTSTAT12_SHIFT (0x00000001u)
#define CSL_TMR_INTCTLSTAT_PRDINTSTAT12_RESETVAL (0x00000000u)
/*----PRDINTSTAT12 Tokens----*/
#define CSL_TMR_INTCTLSTAT_PRDINTSTAT12_NOPEND (0x00000000u)
#define CSL_TMR_INTCTLSTAT_PRDINTSTAT12_PEND (0x00000001u)

#define CSL_TMR_INTCTLSTAT_PRDINTEN12_MASK (0x00000001u)
#define CSL_TMR_INTCTLSTAT_PRDINTEN12_SHIFT (0x00000000u)
#define CSL_TMR_INTCTLSTAT_PRDINTEN12_RESETVAL (0x00000000u)
/*----PRDINTEN12 Tokens----*/
#define CSL_TMR_INTCTLSTAT_PRDINTEN12_DISABLE (0x00000000u)
#define CSL_TMR_INTCTLSTAT_PRDINTEN12_ENABLE (0x00000001u)

#define CSL_TMR_INTCTLSTAT_RESETVAL      (0x00000000u)

/* CMP0 */

#define CSL_TMR_CMP0_CMP0_MASK           (0xFFFFFFFFu)
#define CSL_TMR_CMP0_CMP0_SHIFT          (0x00000000u)
#define CSL_TMR_CMP0_CMP0_RESETVAL       (0xFFFFFFFFu)

#define CSL_TMR_CMP0_RESETVAL            (0x00000000u)

/* CMP1 */

#define CSL_TMR_CMP1_CMP1_MASK           (0xFFFFFFFFu)
#define CSL_TMR_CMP1_CMP1_SHIFT          (0x00000000u)
#define CSL_TMR_CMP1_CMP1_RESETVAL       (0xFFFFFFFFu)

#define CSL_TMR_CMP1_RESETVAL            (0x00000000u)

/* CMP2 */

#define CSL_TMR_CMP2_CMP2_MASK           (0xFFFFFFFFu)
#define CSL_TMR_CMP2_CMP2_SHIFT          (0x00000000u)
#define CSL_TMR_CMP2_CMP2_RESETVAL       (0xFFFFFFFFu)

#define CSL_TMR_CMP2_RESETVAL            (0x00000000u)

/* CMP3 */

#define CSL_TMR_CMP3_CMP3_MASK           (0xFFFFFFFFu)
#define CSL_TMR_CMP3_CMP3_SHIFT          (0x00000000u)
#define CSL_TMR_CMP3_CMP3_RESETVAL       (0xFFFFFFFFu)

#define CSL_TMR_CMP3_RESETVAL            (0x00000000u)

/* CMP4 */

#define CSL_TMR_CMP4_CMP4_MASK           (0xFFFFFFFFu)
#define CSL_TMR_CMP4_CMP4_SHIFT          (0x00000000u)
#define CSL_TMR_CMP4_CMP4_RESETVAL       (0xFFFFFFFFu)

#define CSL_TMR_CMP4_RESETVAL            (0x00000000u)

/* CMP5 */

#define CSL_TMR_CMP5_CMP5_MASK           (0xFFFFFFFFu)
#define CSL_TMR_CMP5_CMP5_SHIFT          (0x00000000u)
#define CSL_TMR_CMP5_CMP5_RESETVAL       (0xFFFFFFFFu)

#define CSL_TMR_CMP5_RESETVAL            (0x00000000u)

/* CMP6 */

#define CSL_TMR_CMP6_CMP6_MASK           (0xFFFFFFFFu)
#define CSL_TMR_CMP6_CMP6_SHIFT          (0x00000000u)
#define CSL_TMR_CMP6_CMP6_RESETVAL       (0xFFFFFFFFu)

#define CSL_TMR_CMP6_RESETVAL            (0x00000000u)

/* CMP7 */

#define CSL_TMR_CMP7_CMP7_MASK           (0xFFFFFFFFu)
#define CSL_TMR_CMP7_CMP7_SHIFT          (0x00000000u)
#define CSL_TMR_CMP7_CMP7_RESETVAL       (0xFFFFFFFFu)

#define CSL_TMR_CMP7_RESETVAL            (0x00000000u)

//-----------------------------------------------------------------------------
// Public Function Prototypes  公共函数原型
//-----------------------------------------------------------------------------
uint32_t USTIMER_init(void);
void USTIMER_delay(uint32_t in_delay);
void USTIMER_reset(void);
uint32_t USTIMER_get(void);
void USTIMER_set(uint32_t in_time);

#endif
