Analysis & Synthesis report for hw7p2
Wed Apr 10 11:18:24 2024
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |hw7p2|dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 17. Source assignments for dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 18. Parameter Settings for User Entity Instance: dual_boot:u0|altera_dual_boot:dual_boot_0
 19. Parameter Settings for User Entity Instance: dual_boot:u0|altera_reset_controller:rst_controller
 20. Parameter Settings for User Entity Instance: dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 21. Parameter Settings for User Entity Instance: dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 22. Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: vga_controller:U2
 24. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod0
 25. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod1
 27. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Div1
 28. altpll Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "vga_controller:U2"
 30. Port Connectivity Checks: "dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 31. Port Connectivity Checks: "dual_boot:u0|altera_reset_controller:rst_controller"
 32. Port Connectivity Checks: "dual_boot:u0|altera_dual_boot:dual_boot_0"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 10 11:18:24 2024       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; hw7p2                                       ;
; Top-level Entity Name              ; hw7p2                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,956                                       ;
;     Total combinational functions  ; 1,934                                       ;
;     Dedicated logic registers      ; 147                                         ;
; Total registers                    ; 147                                         ;
; Total pins                         ; 16                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; hw7p2              ; hw7p2              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                            ;
+------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                        ; Library   ;
+------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------+-----------+
; dual_boot/synthesis/dual_boot.vhd                          ; yes             ; User VHDL File                   ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/dual_boot.vhd                          ; dual_boot ;
; dual_boot/synthesis/submodules/altera_reset_controller.v   ; yes             ; User Verilog HDL File            ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/altera_reset_controller.v   ; dual_boot ;
; dual_boot/synthesis/submodules/altera_reset_synchronizer.v ; yes             ; User Verilog HDL File            ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/altera_reset_synchronizer.v ; dual_boot ;
; dual_boot/synthesis/submodules/altera_dual_boot.v          ; yes             ; User Verilog HDL File            ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/altera_dual_boot.v          ; dual_boot ;
; dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v    ; yes             ; Encrypted User Verilog HDL File  ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v    ; dual_boot ;
; dual_boot/synthesis/submodules/rtl/alt_dual_boot.v         ; yes             ; Encrypted User Verilog HDL File  ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v         ; dual_boot ;
; vga_pll_25_175.vhd                                         ; yes             ; User Wizard-Generated File       ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/vga_pll_25_175.vhd                                         ;           ;
; vga_controller.vhd                                         ; yes             ; User VHDL File                   ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/vga_controller.vhd                                         ;           ;
; hw_image_generator.vhd                                     ; yes             ; User VHDL File                   ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd                                     ;           ;
; hw7p2.vhd                                                  ; yes             ; User VHDL File                   ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw7p2.vhd                                                  ;           ;
; lpm_shiftreg.tdf                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                             ;           ;
; lpm_constant.inc                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                             ;           ;
; dffeea.inc                                                 ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffeea.inc                                   ;           ;
; aglobal211.inc                                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                               ;           ;
; lpm_counter.tdf                                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                              ;           ;
; lpm_decode.inc                                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                               ;           ;
; lpm_add_sub.inc                                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;           ;
; cmpconst.inc                                               ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cmpconst.inc                                 ;           ;
; lpm_compare.inc                                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                              ;           ;
; lpm_counter.inc                                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                              ;           ;
; alt_counter_stratix.inc                                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                      ;           ;
; db/cntr_d7i.tdf                                            ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/cntr_d7i.tdf                                            ;           ;
; altpll.tdf                                                 ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                   ;           ;
; stratix_pll.inc                                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                              ;           ;
; stratixii_pll.inc                                          ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                            ;           ;
; cycloneii_pll.inc                                          ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                            ;           ;
; db/vga_pll_25_175_altpll.v                                 ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/vga_pll_25_175_altpll.v                                 ;           ;
; lpm_divide.tdf                                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf                               ;           ;
; abs_divider.inc                                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc                              ;           ;
; sign_div_unsign.inc                                        ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc                          ;           ;
; db/lpm_divide_25o.tdf                                      ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/lpm_divide_25o.tdf                                      ;           ;
; db/abs_divider_4dg.tdf                                     ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/abs_divider_4dg.tdf                                     ;           ;
; db/alt_u_div_ske.tdf                                       ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/alt_u_div_ske.tdf                                       ;           ;
; db/add_sub_t3c.tdf                                         ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/add_sub_t3c.tdf                                         ;           ;
; db/add_sub_u3c.tdf                                         ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/add_sub_u3c.tdf                                         ;           ;
; db/lpm_abs_8b9.tdf                                         ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/lpm_abs_8b9.tdf                                         ;           ;
; db/lpm_divide_ebo.tdf                                      ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/lpm_divide_ebo.tdf                                      ;           ;
; db/abs_divider_jbg.tdf                                     ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/abs_divider_jbg.tdf                                     ;           ;
; db/alt_u_div_qhe.tdf                                       ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/alt_u_div_qhe.tdf                                       ;           ;
; db/lpm_abs_n99.tdf                                         ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/lpm_abs_n99.tdf                                         ;           ;
; db/lpm_divide_fbo.tdf                                      ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/lpm_divide_fbo.tdf                                      ;           ;
; db/abs_divider_kbg.tdf                                     ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/abs_divider_kbg.tdf                                     ;           ;
; db/alt_u_div_she.tdf                                       ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/alt_u_div_she.tdf                                       ;           ;
; db/lpm_abs_o99.tdf                                         ; yes             ; Auto-Generated Megafunction      ; C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/lpm_abs_o99.tdf                                         ;           ;
+------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------+-----------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 1,956             ;
;                                             ;                   ;
; Total combinational functions               ; 1934              ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 553               ;
;     -- 3 input functions                    ; 506               ;
;     -- <=2 input functions                  ; 875               ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 1194              ;
;     -- arithmetic mode                      ; 740               ;
;                                             ;                   ;
; Total registers                             ; 147               ;
;     -- Dedicated logic registers            ; 147               ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 16                ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
;                                             ;                   ;
; Total PLLs                                  ; 1                 ;
;     -- PLLs                                 ; 1                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; pixel_clk_m~input ;
; Maximum fan-out                             ; 102               ;
; Total fan-out                               ; 5846              ;
; Average fan-out                             ; 2.69              ;
+---------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                       ; Entity Name               ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |hw7p2                                                ; 1934 (1)            ; 147 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 16   ; 0            ; 0          ; |hw7p2                                                                                                                    ; hw7p2                     ; work         ;
;    |dual_boot:u0|                                     ; 14 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|dual_boot:u0                                                                                                       ; dual_boot                 ; dual_boot    ;
;       |altera_dual_boot:dual_boot_0|                  ; 14 (0)              ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|dual_boot:u0|altera_dual_boot:dual_boot_0                                                                          ; altera_dual_boot          ; dual_boot    ;
;          |alt_dual_boot_avmm:alt_dual_boot_avmm_comp| ; 14 (1)              ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp                               ; alt_dual_boot_avmm        ; dual_boot    ;
;             |alt_dual_boot:alt_dual_boot|             ; 13 (13)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot   ; alt_dual_boot             ; dual_boot    ;
;       |altera_reset_controller:rst_controller|        ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|dual_boot:u0|altera_reset_controller:rst_controller                                                                ; altera_reset_controller   ; dual_boot    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                     ; altera_reset_synchronizer ; dual_boot    ;
;    |hw_image_generator:U3|                            ; 1865 (376)          ; 97 (97)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3                                                                                              ; hw_image_generator        ; work         ;
;       |lpm_divide:Div0|                               ; 494 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Div0                                                                              ; lpm_divide                ; work         ;
;          |lpm_divide_ebo:auto_generated|              ; 494 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Div0|lpm_divide_ebo:auto_generated                                                ; lpm_divide_ebo            ; work         ;
;             |abs_divider_jbg:divider|                 ; 494 (36)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Div0|lpm_divide_ebo:auto_generated|abs_divider_jbg:divider                        ; abs_divider_jbg           ; work         ;
;                |alt_u_div_qhe:divider|                ; 407 (407)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Div0|lpm_divide_ebo:auto_generated|abs_divider_jbg:divider|alt_u_div_qhe:divider  ; alt_u_div_qhe             ; work         ;
;                |lpm_abs_8b9:my_abs_num|               ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Div0|lpm_divide_ebo:auto_generated|abs_divider_jbg:divider|lpm_abs_8b9:my_abs_num ; lpm_abs_8b9               ; work         ;
;       |lpm_divide:Div1|                               ; 557 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Div1                                                                              ; lpm_divide                ; work         ;
;          |lpm_divide_fbo:auto_generated|              ; 557 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Div1|lpm_divide_fbo:auto_generated                                                ; lpm_divide_fbo            ; work         ;
;             |abs_divider_kbg:divider|                 ; 557 (36)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Div1|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg           ; work         ;
;                |alt_u_div_she:divider|                ; 476 (476)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Div1|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider  ; alt_u_div_she             ; work         ;
;                |lpm_abs_8b9:my_abs_num|               ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Div1|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|lpm_abs_8b9:my_abs_num ; lpm_abs_8b9               ; work         ;
;       |lpm_divide:Mod0|                               ; 308 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Mod0                                                                              ; lpm_divide                ; work         ;
;          |lpm_divide_25o:auto_generated|              ; 308 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated                                                ; lpm_divide_25o            ; work         ;
;             |abs_divider_4dg:divider|                 ; 308 (31)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg           ; work         ;
;                |alt_u_div_ske:divider|                ; 277 (277)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider  ; alt_u_div_ske             ; work         ;
;       |lpm_divide:Mod1|                               ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Mod1                                                                              ; lpm_divide                ; work         ;
;          |lpm_divide_25o:auto_generated|              ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Mod1|lpm_divide_25o:auto_generated                                                ; lpm_divide_25o            ; work         ;
;             |abs_divider_4dg:divider|                 ; 130 (31)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Mod1|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg           ; work         ;
;                |alt_u_div_ske:divider|                ; 99 (99)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|hw_image_generator:U3|lpm_divide:Mod1|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider  ; alt_u_div_ske             ; work         ;
;    |vga_controller:U2|                                ; 54 (54)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|vga_controller:U2                                                                                                  ; vga_controller            ; work         ;
;    |vga_pll_25_175:U1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|vga_pll_25_175:U1                                                                                                  ; vga_pll_25_175            ; work         ;
;       |altpll:altpll_component|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|vga_pll_25_175:U1|altpll:altpll_component                                                                          ; altpll                    ; work         ;
;          |vga_pll_25_175_altpll:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw7p2|vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated                                     ; vga_pll_25_175_altpll     ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                         ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                    ; 21.1    ; N/A          ; N/A          ; |hw7p2|dual_boot:u0                                                                                                     ; dual_boot.qsys  ;
; Altera ; altera_dual_boot        ; 21.1    ; N/A          ; N/A          ; |hw7p2|dual_boot:u0|altera_dual_boot:dual_boot_0                                                                        ; dual_boot.qsys  ;
; Altera ; 6AF7_2013               ; N/A     ; N/A          ; Licensed     ; |hw7p2|dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp                             ;                 ;
; Altera ; 6AF7_2013               ; N/A     ; N/A          ; Licensed     ; |hw7p2|dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot ;                 ;
; Altera ; altera_reset_controller ; 21.1    ; N/A          ; N/A          ; |hw7p2|dual_boot:u0|altera_reset_controller:rst_controller                                                              ; dual_boot.qsys  ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hw7p2|dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------+----------------------------------+---------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------+----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------+--------------------------+
; Name                             ; current_state.STATE_CLR_BUSY ; current_state.STATE_CLR_END ; current_state.STATE_CLR_WR_INREG ; current_state.STATE_CLR_RD_INREG ; current_state.STATE_CLR_RD_APP2 ; current_state.STATE_CLR_RD_APP1 ; current_state.STATE_CLR_RD_WD ; current_state.STATE_CLR ; current_state.STATE_WRITE_UPDATE ; current_state.STATE_WRITE ; current_state.STATE_WRITE_SETUP ; current_state.STATE_READ_UPDATE ; current_state.STATE_READ_EXTRA ; current_state.STATE_READ ; current_state.STATE_READ_CAPTURE ; current_state.STATE_READ_DUMMY ; current_state.STATE_READ_WRITE ; current_state.STATE_READ_SETUP ; current_state.STATE_SAME ; current_state.STATE_INIT ;
+----------------------------------+------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------+----------------------------------+---------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------+----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------+--------------------------+
; current_state.STATE_INIT         ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 0                        ;
; current_state.STATE_SAME         ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 1                        ; 1                        ;
; current_state.STATE_READ_SETUP   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 1                              ; 0                        ; 1                        ;
; current_state.STATE_READ_WRITE   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 1                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_DUMMY   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 1                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_CAPTURE ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 1                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ         ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 1                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_EXTRA   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 1                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_UPDATE  ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 1                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_WRITE_SETUP  ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 1                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_WRITE        ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 1                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_WRITE_UPDATE ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 1                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR          ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 1                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_WD    ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 1                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_APP1  ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 1                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_APP2  ; 0                            ; 0                           ; 0                                ; 0                                ; 1                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_INREG ; 0                            ; 0                           ; 0                                ; 1                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_WR_INREG ; 0                            ; 0                           ; 1                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_END      ; 0                            ; 1                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_BUSY     ; 1                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
+----------------------------------+------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------+----------------------------------+---------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------+----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                              ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                      ; Reason for Removal                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vga_controller:U2|column[10..30]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; vga_controller:U2|row[10..30]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[0..11,14..37]                                      ; Merged with dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[38]             ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[38]                                                ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|boot_sel_reg                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                 ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|boot_sel_overwrite_reg                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                 ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[0..4]                                              ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy                                                              ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[12,13]                                             ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; hw_image_generator:U3|min_row[0]                                                                                                                                                   ; Merged with hw_image_generator:U3|min_col[0]                                                                                                                ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[39]                                                ; Merged with dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[40]             ;
; vga_controller:U2|row[9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~5                                                   ; Lost fanout                                                                                                                                                 ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~6                                                   ; Lost fanout                                                                                                                                                 ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~7                                                   ; Lost fanout                                                                                                                                                 ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~8                                                   ; Lost fanout                                                                                                                                                 ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~9                                                   ; Lost fanout                                                                                                                                                 ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_SAME                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_SETUP                                    ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                   ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_WD                                     ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_APP1                                   ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_APP2                                   ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_INREG                                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE                                         ; Merged with dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[4]                                              ; Merged with dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[4]            ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[3]                                              ; Merged with dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[3]            ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[2]                                              ; Merged with dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[2]            ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[1]                                              ; Merged with dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[1]            ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[0]                                              ; Merged with dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]            ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE                                    ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_UPDATE                                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_DUMMY                                    ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_CAPTURE                                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[40]                                                ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[0..40]                                ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[0..5] ; Stuck at GND due to stuck port clock                                                                                                                        ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA                                    ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk                                                            ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_UPDATE                                   ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_WR_INREG                                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_END                                       ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_BUSY                                      ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT                                          ; Lost fanout                                                                                                                                                 ;
; vga_controller:U2|column[31]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; vga_controller:U2|row[31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; Total Number of Removed Registers = 173                                                                                                                                            ;                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[38]             ; Stuck at GND                   ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[38],                                ;
;                                                                                                                                                 ; due to stuck port data_in      ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[36],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[34],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[31],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[30],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[28],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[26],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[24],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[23],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[22],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[20],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[19],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[18],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[16],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[14],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[9],                                 ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[8],                                 ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[7],                                 ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[4],                                 ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[2],                                 ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[0]                                  ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_SETUP ; Stuck at GND                   ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[40],                                ;
;                                                                                                                                                 ; due to stuck port data_in      ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[39],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[37],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[35],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[33],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[32],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[29],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[27],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[25],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[21],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[17],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[15],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[11],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[10],                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[6],                                 ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[5],                                 ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[3],                                 ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[1]                                  ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_SAME       ; Stuck at GND                   ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE,                                 ;
;                                                                                                                                                 ; due to stuck port data_in      ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_UPDATE,                               ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_DUMMY,                                 ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_CAPTURE,                               ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ,                                       ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA,                                 ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk,                                                         ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_UPDATE,                                ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR,                                        ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_WR_INREG,                               ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_END,                                    ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_BUSY,                                   ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT                                        ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[4]              ; Stuck at GND                   ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[5], ;
;                                                                                                                                                 ; due to stuck port data_in      ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[4], ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[3], ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[2], ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[1], ;
;                                                                                                                                                 ;                                ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[0]  ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|boot_sel_reg                   ; Stuck at GND                   ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[13],                                             ;
;                                                                                                                                                 ; due to stuck port clock_enable ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[13]                                 ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|boot_sel_overwrite_reg         ; Stuck at GND                   ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[12],                                             ;
;                                                                                                                                                 ; due to stuck port clock_enable ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[12]                                 ;
; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[3]              ; Stuck at GND                   ; dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[40]                                              ;
;                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 147   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 50    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 89    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_controller:U2|h_sync                                                                                                               ; 1       ;
; vga_controller:U2|v_sync                                                                                                               ; 1       ;
; dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 5       ;
; dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 5                                                                                                 ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |hw7p2|dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[0] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |hw7p2|dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[1]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |hw7p2|vga_controller:U2|v_count                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |hw7p2|dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |hw7p2|hw_image_generator:U3|red[3]                                                                                                          ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |hw7p2|hw_image_generator:U3|blue[3]                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:u0|altera_dual_boot:dual_boot_0 ;
+------------------------+------------------+--------------------------------------------+
; Parameter Name         ; Value            ; Type                                       ;
+------------------------+------------------+--------------------------------------------+
; LPM_TYPE               ; ALTERA_DUAL_BOOT ; String                                     ;
; INTENDED_DEVICE_FAMILY ; MAX 10           ; String                                     ;
; A_WIDTH                ; 3                ; Signed Integer                             ;
; WD_WIDTH               ; 4                ; Signed Integer                             ;
; RD_WIDTH               ; 17               ; Signed Integer                             ;
; MAX_DATA_WIDTH         ; 32               ; Signed Integer                             ;
; CONFIG_CYCLE           ; 18               ; Signed Integer                             ;
; RESET_TIMER_CYCLE      ; 26               ; Signed Integer                             ;
+------------------------+------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component ;
+-------------------------------+----------------------------------+---------------------+
; Parameter Name                ; Value                            ; Type                ;
+-------------------------------+----------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped             ;
; PLL_TYPE                      ; AUTO                             ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll_25_175 ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped             ;
; SCAN_CHAIN                    ; LONG                             ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped             ;
; LOCK_HIGH                     ; 1                                ; Untyped             ;
; LOCK_LOW                      ; 1                                ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped             ;
; SKIP_VCO                      ; OFF                              ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped             ;
; BANDWIDTH                     ; 0                                ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped             ;
; DOWN_SPREAD                   ; 0                                ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 74                               ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK0_DIVIDE_BY                ; 147                              ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped             ;
; DPA_DIVIDER                   ; 0                                ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped             ;
; VCO_MIN                       ; 0                                ; Untyped             ;
; VCO_MAX                       ; 0                                ; Untyped             ;
; VCO_CENTER                    ; 0                                ; Untyped             ;
; PFD_MIN                       ; 0                                ; Untyped             ;
; PFD_MAX                       ; 0                                ; Untyped             ;
; M_INITIAL                     ; 0                                ; Untyped             ;
; M                             ; 0                                ; Untyped             ;
; N                             ; 1                                ; Untyped             ;
; M2                            ; 1                                ; Untyped             ;
; N2                            ; 1                                ; Untyped             ;
; SS                            ; 1                                ; Untyped             ;
; C0_HIGH                       ; 0                                ; Untyped             ;
; C1_HIGH                       ; 0                                ; Untyped             ;
; C2_HIGH                       ; 0                                ; Untyped             ;
; C3_HIGH                       ; 0                                ; Untyped             ;
; C4_HIGH                       ; 0                                ; Untyped             ;
; C5_HIGH                       ; 0                                ; Untyped             ;
; C6_HIGH                       ; 0                                ; Untyped             ;
; C7_HIGH                       ; 0                                ; Untyped             ;
; C8_HIGH                       ; 0                                ; Untyped             ;
; C9_HIGH                       ; 0                                ; Untyped             ;
; C0_LOW                        ; 0                                ; Untyped             ;
; C1_LOW                        ; 0                                ; Untyped             ;
; C2_LOW                        ; 0                                ; Untyped             ;
; C3_LOW                        ; 0                                ; Untyped             ;
; C4_LOW                        ; 0                                ; Untyped             ;
; C5_LOW                        ; 0                                ; Untyped             ;
; C6_LOW                        ; 0                                ; Untyped             ;
; C7_LOW                        ; 0                                ; Untyped             ;
; C8_LOW                        ; 0                                ; Untyped             ;
; C9_LOW                        ; 0                                ; Untyped             ;
; C0_INITIAL                    ; 0                                ; Untyped             ;
; C1_INITIAL                    ; 0                                ; Untyped             ;
; C2_INITIAL                    ; 0                                ; Untyped             ;
; C3_INITIAL                    ; 0                                ; Untyped             ;
; C4_INITIAL                    ; 0                                ; Untyped             ;
; C5_INITIAL                    ; 0                                ; Untyped             ;
; C6_INITIAL                    ; 0                                ; Untyped             ;
; C7_INITIAL                    ; 0                                ; Untyped             ;
; C8_INITIAL                    ; 0                                ; Untyped             ;
; C9_INITIAL                    ; 0                                ; Untyped             ;
; C0_MODE                       ; BYPASS                           ; Untyped             ;
; C1_MODE                       ; BYPASS                           ; Untyped             ;
; C2_MODE                       ; BYPASS                           ; Untyped             ;
; C3_MODE                       ; BYPASS                           ; Untyped             ;
; C4_MODE                       ; BYPASS                           ; Untyped             ;
; C5_MODE                       ; BYPASS                           ; Untyped             ;
; C6_MODE                       ; BYPASS                           ; Untyped             ;
; C7_MODE                       ; BYPASS                           ; Untyped             ;
; C8_MODE                       ; BYPASS                           ; Untyped             ;
; C9_MODE                       ; BYPASS                           ; Untyped             ;
; C0_PH                         ; 0                                ; Untyped             ;
; C1_PH                         ; 0                                ; Untyped             ;
; C2_PH                         ; 0                                ; Untyped             ;
; C3_PH                         ; 0                                ; Untyped             ;
; C4_PH                         ; 0                                ; Untyped             ;
; C5_PH                         ; 0                                ; Untyped             ;
; C6_PH                         ; 0                                ; Untyped             ;
; C7_PH                         ; 0                                ; Untyped             ;
; C8_PH                         ; 0                                ; Untyped             ;
; C9_PH                         ; 0                                ; Untyped             ;
; L0_HIGH                       ; 1                                ; Untyped             ;
; L1_HIGH                       ; 1                                ; Untyped             ;
; G0_HIGH                       ; 1                                ; Untyped             ;
; G1_HIGH                       ; 1                                ; Untyped             ;
; G2_HIGH                       ; 1                                ; Untyped             ;
; G3_HIGH                       ; 1                                ; Untyped             ;
; E0_HIGH                       ; 1                                ; Untyped             ;
; E1_HIGH                       ; 1                                ; Untyped             ;
; E2_HIGH                       ; 1                                ; Untyped             ;
; E3_HIGH                       ; 1                                ; Untyped             ;
; L0_LOW                        ; 1                                ; Untyped             ;
; L1_LOW                        ; 1                                ; Untyped             ;
; G0_LOW                        ; 1                                ; Untyped             ;
; G1_LOW                        ; 1                                ; Untyped             ;
; G2_LOW                        ; 1                                ; Untyped             ;
; G3_LOW                        ; 1                                ; Untyped             ;
; E0_LOW                        ; 1                                ; Untyped             ;
; E1_LOW                        ; 1                                ; Untyped             ;
; E2_LOW                        ; 1                                ; Untyped             ;
; E3_LOW                        ; 1                                ; Untyped             ;
; L0_INITIAL                    ; 1                                ; Untyped             ;
; L1_INITIAL                    ; 1                                ; Untyped             ;
; G0_INITIAL                    ; 1                                ; Untyped             ;
; G1_INITIAL                    ; 1                                ; Untyped             ;
; G2_INITIAL                    ; 1                                ; Untyped             ;
; G3_INITIAL                    ; 1                                ; Untyped             ;
; E0_INITIAL                    ; 1                                ; Untyped             ;
; E1_INITIAL                    ; 1                                ; Untyped             ;
; E2_INITIAL                    ; 1                                ; Untyped             ;
; E3_INITIAL                    ; 1                                ; Untyped             ;
; L0_MODE                       ; BYPASS                           ; Untyped             ;
; L1_MODE                       ; BYPASS                           ; Untyped             ;
; G0_MODE                       ; BYPASS                           ; Untyped             ;
; G1_MODE                       ; BYPASS                           ; Untyped             ;
; G2_MODE                       ; BYPASS                           ; Untyped             ;
; G3_MODE                       ; BYPASS                           ; Untyped             ;
; E0_MODE                       ; BYPASS                           ; Untyped             ;
; E1_MODE                       ; BYPASS                           ; Untyped             ;
; E2_MODE                       ; BYPASS                           ; Untyped             ;
; E3_MODE                       ; BYPASS                           ; Untyped             ;
; L0_PH                         ; 0                                ; Untyped             ;
; L1_PH                         ; 0                                ; Untyped             ;
; G0_PH                         ; 0                                ; Untyped             ;
; G1_PH                         ; 0                                ; Untyped             ;
; G2_PH                         ; 0                                ; Untyped             ;
; G3_PH                         ; 0                                ; Untyped             ;
; E0_PH                         ; 0                                ; Untyped             ;
; E1_PH                         ; 0                                ; Untyped             ;
; E2_PH                         ; 0                                ; Untyped             ;
; E3_PH                         ; 0                                ; Untyped             ;
; M_PH                          ; 0                                ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped             ;
; CLK0_COUNTER                  ; G0                               ; Untyped             ;
; CLK1_COUNTER                  ; G0                               ; Untyped             ;
; CLK2_COUNTER                  ; G0                               ; Untyped             ;
; CLK3_COUNTER                  ; G0                               ; Untyped             ;
; CLK4_COUNTER                  ; G0                               ; Untyped             ;
; CLK5_COUNTER                  ; G0                               ; Untyped             ;
; CLK6_COUNTER                  ; E0                               ; Untyped             ;
; CLK7_COUNTER                  ; E1                               ; Untyped             ;
; CLK8_COUNTER                  ; E2                               ; Untyped             ;
; CLK9_COUNTER                  ; E3                               ; Untyped             ;
; L0_TIME_DELAY                 ; 0                                ; Untyped             ;
; L1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G0_TIME_DELAY                 ; 0                                ; Untyped             ;
; G1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G2_TIME_DELAY                 ; 0                                ; Untyped             ;
; G3_TIME_DELAY                 ; 0                                ; Untyped             ;
; E0_TIME_DELAY                 ; 0                                ; Untyped             ;
; E1_TIME_DELAY                 ; 0                                ; Untyped             ;
; E2_TIME_DELAY                 ; 0                                ; Untyped             ;
; E3_TIME_DELAY                 ; 0                                ; Untyped             ;
; M_TIME_DELAY                  ; 0                                ; Untyped             ;
; N_TIME_DELAY                  ; 0                                ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped             ;
; ENABLE0_COUNTER               ; L0                               ; Untyped             ;
; ENABLE1_COUNTER               ; L0                               ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped             ;
; LOOP_FILTER_C                 ; 5                                ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped             ;
; VCO_POST_SCALE                ; 0                                ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                           ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped             ;
; M_TEST_SOURCE                 ; 5                                ; Untyped             ;
; C0_TEST_SOURCE                ; 5                                ; Untyped             ;
; C1_TEST_SOURCE                ; 5                                ; Untyped             ;
; C2_TEST_SOURCE                ; 5                                ; Untyped             ;
; C3_TEST_SOURCE                ; 5                                ; Untyped             ;
; C4_TEST_SOURCE                ; 5                                ; Untyped             ;
; C5_TEST_SOURCE                ; 5                                ; Untyped             ;
; C6_TEST_SOURCE                ; 5                                ; Untyped             ;
; C7_TEST_SOURCE                ; 5                                ; Untyped             ;
; C8_TEST_SOURCE                ; 5                                ; Untyped             ;
; C9_TEST_SOURCE                ; 5                                ; Untyped             ;
; CBXI_PARAMETER                ; vga_pll_25_175_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped             ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                           ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE      ;
+-------------------------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:U2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; h_pulse        ; 96    ; Signed Integer                        ;
; h_bp           ; 48    ; Signed Integer                        ;
; h_pixels       ; 640   ; Signed Integer                        ;
; h_fp           ; 16    ; Signed Integer                        ;
; h_pol          ; '0'   ; Enumerated                            ;
; v_pulse        ; 2     ; Signed Integer                        ;
; v_bp           ; 33    ; Signed Integer                        ;
; v_pixels       ; 480   ; Signed Integer                        ;
; v_fp           ; 10    ; Signed Integer                        ;
; v_pol          ; '0'   ; Enumerated                            ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_ebo ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_fbo ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; vga_pll_25_175:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:U2"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; n_blank ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dual_boot:u0|altera_reset_controller:rst_controller"                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dual_boot:u0|altera_dual_boot:dual_boot_0"                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; avmm_rcv_readdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 16                          ;
; cycloneiii_ff         ; 147                         ;
;     CLR               ; 26                          ;
;     ENA               ; 65                          ;
;     ENA CLR           ; 24                          ;
;     SCLR              ; 32                          ;
; cycloneiii_lcell_comb ; 1998                        ;
;     arith             ; 740                         ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 281                         ;
;         3 data inputs ; 412                         ;
;     normal            ; 1258                        ;
;         0 data inputs ; 71                          ;
;         1 data inputs ; 73                          ;
;         2 data inputs ; 467                         ;
;         3 data inputs ; 94                          ;
;         4 data inputs ; 553                         ;
; cycloneiii_pll        ; 1                           ;
; fiftyfivenm_rublock   ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 116.50                      ;
; Average LUT depth     ; 85.52                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Wed Apr 10 11:18:06 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hw7p2 -c hw7p2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file dual_boot/synthesis/dual_boot.vhd
    Info (12022): Found design unit 1: dual_boot-rtl File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/dual_boot.vhd Line: 16
    Info (12023): Found entity 1: dual_boot File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/dual_boot.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_dual_boot.v
    Info (12023): Found entity 1: altera_dual_boot File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/altera_dual_boot.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v
    Info (12023): Found entity 1: alt_dual_boot_avmm File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/rtl/alt_dual_boot.v
    Info (12023): Found entity 1: alt_dual_boot File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd
    Info (12022): Found design unit 1: vga_pll_25_175-SYN File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/vga_pll_25_175.vhd Line: 51
    Info (12023): Found entity 1: vga_pll_25_175 File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/vga_pll_25_175.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/vga_controller.vhd Line: 52
    Info (12023): Found entity 1: vga_controller File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/vga_controller.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file hw_image_generator.vhd
    Info (12022): Found design unit 1: hw_image_generator-behavior File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 43
    Info (12023): Found entity 1: hw_image_generator File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file hw7p2.vhd
    Info (12022): Found design unit 1: hw7p2-vga File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw7p2.vhd Line: 27
    Info (12023): Found entity 1: hw7p2 File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw7p2.vhd Line: 5
Info (12127): Elaborating entity "hw7p2" for the top level hierarchy
Info (12128): Elaborating entity "dual_boot" for hierarchy "dual_boot:u0" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw7p2.vhd Line: 87
Info (12128): Elaborating entity "altera_dual_boot" for hierarchy "dual_boot:u0|altera_dual_boot:dual_boot_0" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/dual_boot.vhd Line: 106
Info (12128): Elaborating entity "alt_dual_boot_avmm" for hierarchy "dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/altera_dual_boot.v Line: 50
Info (12128): Elaborating entity "alt_dual_boot" for hierarchy "dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v Line: 143
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 286
Info (12130): Elaborated megafunction instantiation "dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 286
Info (12133): Instantiated megafunction "dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg" with the following parameter: File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 286
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "41"
    Info (12134): Parameter "lpm_direction" = "RIGHT"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 324
Info (12130): Elaborated megafunction instantiation "dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 324
Info (12133): Instantiated megafunction "dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg" with the following parameter: File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 324
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "41"
    Info (12134): Parameter "lpm_direction" = "RIGHT"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 339
Info (12130): Elaborated megafunction instantiation "dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 339
Info (12133): Instantiated megafunction "dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter" with the following parameter: File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 339
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_width" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf
    Info (12023): Found entity 1: cntr_d7i File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/cntr_d7i.tdf Line: 26
Info (12128): Elaborating entity "cntr_d7i" for hierarchy "dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "dual_boot:u0|altera_reset_controller:rst_controller" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/dual_boot.vhd Line: 122
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "dual_boot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "vga_pll_25_175" for hierarchy "vga_pll_25_175:U1" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw7p2.vhd Line: 93
Info (12128): Elaborating entity "altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/vga_pll_25_175.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "vga_pll_25_175:U1|altpll:altpll_component" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/vga_pll_25_175.vhd Line: 133
Info (12133): Instantiated megafunction "vga_pll_25_175:U1|altpll:altpll_component" with the following parameter: File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/vga_pll_25_175.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "147"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "74"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll_25_175"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v
    Info (12023): Found entity 1: vga_pll_25_175_altpll File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/vga_pll_25_175_altpll.v Line: 30
Info (12128): Elaborating entity "vga_pll_25_175_altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:U2" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw7p2.vhd Line: 94
Info (12128): Elaborating entity "hw_image_generator" for hierarchy "hw_image_generator:U3" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw7p2.vhd Line: 95
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Mod0" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Div0" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 98
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Mod1" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Div1" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 99
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Mod0" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Mod0" with the following parameter: File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf
    Info (12023): Found entity 1: lpm_divide_25o File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/lpm_divide_25o.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/alt_u_div_ske.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/add_sub_u3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/lpm_abs_8b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Div0" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 98
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Div0" with the following parameter: File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 98
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebo.tdf
    Info (12023): Found entity 1: lpm_divide_ebo File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/lpm_divide_ebo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info (12023): Found entity 1: abs_divider_jbg File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/abs_divider_jbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf
    Info (12023): Found entity 1: alt_u_div_qhe File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/alt_u_div_qhe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_n99.tdf
    Info (12023): Found entity 1: lpm_abs_n99 File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/lpm_abs_n99.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Mod1" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Mod1" with the following parameter: File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Div1" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 99
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Div1" with the following parameter: File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 99
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf
    Info (12023): Found entity 1: lpm_divide_fbo File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/lpm_divide_fbo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/abs_divider_kbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf
    Info (12023): Found entity 1: alt_u_div_she File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/alt_u_div_she.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf
    Info (12023): Found entity 1: lpm_abs_o99 File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/lpm_abs_o99.tdf Line: 25
Info (13014): Ignored 81 buffer(s)
    Info (13016): Ignored 81 CARRY_SUM buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/vga_controller.vhd Line: 43
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register vga_controller:U2|column[31] will power up to Low File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/vga_controller.vhd Line: 65
    Critical Warning (18010): Register vga_controller:U2|column[0] will power up to Low File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/vga_controller.vhd Line: 65
    Critical Warning (18010): Register vga_controller:U2|row[31] will power up to Low File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/vga_controller.vhd Line: 65
    Critical Warning (18010): Register vga_controller:U2|row[0] will power up to Low File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/vga_controller.vhd Line: 65
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider|add_sub_28_result_int[3]~52" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/alt_u_div_ske.tdf Line: 132
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider|add_sub_28_result_int[2]~54" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/alt_u_div_ske.tdf Line: 132
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider|add_sub_28_result_int[1]~56" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/alt_u_div_ske.tdf Line: 132
    Info (17048): Logic cell "hw_image_generator:U3|Add1~0" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~2" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~4" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~6" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~8" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~10" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~12" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~14" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~16" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~18" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~20" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~22" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~24" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~26" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~28" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~30" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~32" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~34" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~36" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~38" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~40" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~42" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~44" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~46" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~48" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~50" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~52" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|Add1~54" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 96
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod1|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider|add_sub_30_result_int[3]~56" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/alt_u_div_ske.tdf Line: 147
    Info (17048): Logic cell "hw_image_generator:U3|Add3~0" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod1|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider|add_sub_30_result_int[1]~58" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/alt_u_div_ske.tdf Line: 147
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod1|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider|add_sub_30_result_int[2]~60" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/db/alt_u_div_ske.tdf Line: 147
    Info (17048): Logic cell "hw_image_generator:U3|Add3~2" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~4" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~6" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~8" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~10" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~12" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~14" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~16" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~18" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~20" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~22" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~24" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~26" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~28" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~30" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~32" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~34" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~36" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~38" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~40" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~42" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~44" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~46" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~48" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~50" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~52" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|Add3~54" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/hw_image_generator.vhd Line: 97
    Info (17048): Logic cell "dual_boot:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk" File: C:/ECE3140_DSD/Tate_Finley_Hw7/problem_2/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v Line: 43
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2058 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 2040 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Wed Apr 10 11:18:24 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:12


