{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671040842135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671040842135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 15:00:41 2022 " "Processing started: Wed Dec 14 15:00:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671040842135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671040842135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_FSM -c DE10_LITE_FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_FSM -c DE10_LITE_FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671040842135 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671040842523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671040842523 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 FSM.v(29) " "Verilog HDL Expression warning at FSM.v(29): truncated literal to match 2 bits" {  } { { "../src/FSM.v" "" { Text "Z:/DE10_LITE_FSM/src/FSM.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1671040849021 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "FSM.v(38) " "Verilog HDL Event Control warning at FSM.v(38): event expression contains \"\|\" or \"\|\|\"" {  } { { "../src/FSM.v" "" { Text "Z:/DE10_LITE_FSM/src/FSM.v" 38 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1671040849021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de10_lite_fsm/src/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /de10_lite_fsm/src/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../src/FSM.v" "" { Text "Z:/DE10_LITE_FSM/src/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671040849021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671040849021 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "ResultSrc FSM.v(40) " "Verilog HDL Expression error at FSM.v(40): indexed name specifies too many indices for array \"ResultSrc\"" {  } { { "../src/FSM.v" "" { Text "Z:/DE10_LITE_FSM/src/FSM.v" 40 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671040849021 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671040849240 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 14 15:00:49 2022 " "Processing ended: Wed Dec 14 15:00:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671040849240 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671040849240 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671040849240 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671040849240 ""}
