# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 288 \
    name gate_i_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_0_V_read \
    op interface \
    ports { gate_i_0_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 289 \
    name gate_i_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_1_V_read \
    op interface \
    ports { gate_i_1_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 290 \
    name gate_i_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_2_V_read \
    op interface \
    ports { gate_i_2_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 291 \
    name gate_i_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_3_V_read \
    op interface \
    ports { gate_i_3_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 292 \
    name gate_i_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_4_V_read \
    op interface \
    ports { gate_i_4_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 293 \
    name gate_i_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_5_V_read \
    op interface \
    ports { gate_i_5_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 294 \
    name gate_i_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_6_V_read \
    op interface \
    ports { gate_i_6_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 295 \
    name gate_i_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_7_V_read \
    op interface \
    ports { gate_i_7_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 296 \
    name gate_i_8_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_8_V_read \
    op interface \
    ports { gate_i_8_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 297 \
    name gate_i_9_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_9_V_read \
    op interface \
    ports { gate_i_9_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 298 \
    name gate_i_10_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_10_V_read \
    op interface \
    ports { gate_i_10_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 299 \
    name gate_i_11_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_11_V_read \
    op interface \
    ports { gate_i_11_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 300 \
    name gate_i_12_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_12_V_read \
    op interface \
    ports { gate_i_12_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 301 \
    name gate_i_13_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_13_V_read \
    op interface \
    ports { gate_i_13_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 302 \
    name gate_i_14_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_14_V_read \
    op interface \
    ports { gate_i_14_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 303 \
    name gate_i_15_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_15_V_read \
    op interface \
    ports { gate_i_15_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 304 \
    name gate_i_16_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_16_V_read \
    op interface \
    ports { gate_i_16_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 305 \
    name gate_i_17_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_17_V_read \
    op interface \
    ports { gate_i_17_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 306 \
    name gate_i_18_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_18_V_read \
    op interface \
    ports { gate_i_18_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 307 \
    name gate_i_19_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_19_V_read \
    op interface \
    ports { gate_i_19_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 308 \
    name gate_i_20_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_20_V_read \
    op interface \
    ports { gate_i_20_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 309 \
    name gate_i_21_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_21_V_read \
    op interface \
    ports { gate_i_21_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 310 \
    name gate_i_22_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_22_V_read \
    op interface \
    ports { gate_i_22_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 311 \
    name gate_i_23_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_23_V_read \
    op interface \
    ports { gate_i_23_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 312 \
    name gate_i_24_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_24_V_read \
    op interface \
    ports { gate_i_24_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 313 \
    name gate_i_25_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_25_V_read \
    op interface \
    ports { gate_i_25_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 314 \
    name gate_i_26_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_26_V_read \
    op interface \
    ports { gate_i_26_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 315 \
    name gate_i_27_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_27_V_read \
    op interface \
    ports { gate_i_27_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name gate_i_28_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_28_V_read \
    op interface \
    ports { gate_i_28_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name gate_i_29_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_29_V_read \
    op interface \
    ports { gate_i_29_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 318 \
    name gate_i_30_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_30_V_read \
    op interface \
    ports { gate_i_30_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 319 \
    name gate_i_31_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_31_V_read \
    op interface \
    ports { gate_i_31_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 320 \
    name gate_f_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_0_V_read \
    op interface \
    ports { gate_f_0_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 321 \
    name gate_f_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_1_V_read \
    op interface \
    ports { gate_f_1_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 322 \
    name gate_f_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_2_V_read \
    op interface \
    ports { gate_f_2_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 323 \
    name gate_f_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_3_V_read \
    op interface \
    ports { gate_f_3_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 324 \
    name gate_f_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_4_V_read \
    op interface \
    ports { gate_f_4_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 325 \
    name gate_f_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_5_V_read \
    op interface \
    ports { gate_f_5_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 326 \
    name gate_f_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_6_V_read \
    op interface \
    ports { gate_f_6_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name gate_f_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_7_V_read \
    op interface \
    ports { gate_f_7_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name gate_f_8_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_8_V_read \
    op interface \
    ports { gate_f_8_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name gate_f_9_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_9_V_read \
    op interface \
    ports { gate_f_9_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name gate_f_10_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_10_V_read \
    op interface \
    ports { gate_f_10_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name gate_f_11_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_11_V_read \
    op interface \
    ports { gate_f_11_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name gate_f_12_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_12_V_read \
    op interface \
    ports { gate_f_12_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name gate_f_13_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_13_V_read \
    op interface \
    ports { gate_f_13_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name gate_f_14_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_14_V_read \
    op interface \
    ports { gate_f_14_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name gate_f_15_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_15_V_read \
    op interface \
    ports { gate_f_15_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name gate_f_16_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_16_V_read \
    op interface \
    ports { gate_f_16_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name gate_f_17_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_17_V_read \
    op interface \
    ports { gate_f_17_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name gate_f_18_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_18_V_read \
    op interface \
    ports { gate_f_18_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name gate_f_19_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_19_V_read \
    op interface \
    ports { gate_f_19_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name gate_f_20_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_20_V_read \
    op interface \
    ports { gate_f_20_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name gate_f_21_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_21_V_read \
    op interface \
    ports { gate_f_21_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name gate_f_22_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_22_V_read \
    op interface \
    ports { gate_f_22_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name gate_f_23_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_23_V_read \
    op interface \
    ports { gate_f_23_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name gate_f_24_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_24_V_read \
    op interface \
    ports { gate_f_24_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name gate_f_25_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_25_V_read \
    op interface \
    ports { gate_f_25_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name gate_f_26_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_26_V_read \
    op interface \
    ports { gate_f_26_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name gate_f_27_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_27_V_read \
    op interface \
    ports { gate_f_27_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name gate_f_28_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_28_V_read \
    op interface \
    ports { gate_f_28_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name gate_f_29_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_29_V_read \
    op interface \
    ports { gate_f_29_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name gate_f_30_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_30_V_read \
    op interface \
    ports { gate_f_30_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name gate_f_31_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_31_V_read \
    op interface \
    ports { gate_f_31_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name gate_g_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_0_V_read \
    op interface \
    ports { gate_g_0_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name gate_g_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_1_V_read \
    op interface \
    ports { gate_g_1_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name gate_g_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_2_V_read \
    op interface \
    ports { gate_g_2_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name gate_g_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_3_V_read \
    op interface \
    ports { gate_g_3_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name gate_g_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_4_V_read \
    op interface \
    ports { gate_g_4_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name gate_g_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_5_V_read \
    op interface \
    ports { gate_g_5_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name gate_g_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_6_V_read \
    op interface \
    ports { gate_g_6_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name gate_g_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_7_V_read \
    op interface \
    ports { gate_g_7_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 360 \
    name gate_g_8_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_8_V_read \
    op interface \
    ports { gate_g_8_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 361 \
    name gate_g_9_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_9_V_read \
    op interface \
    ports { gate_g_9_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 362 \
    name gate_g_10_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_10_V_read \
    op interface \
    ports { gate_g_10_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 363 \
    name gate_g_11_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_11_V_read \
    op interface \
    ports { gate_g_11_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 364 \
    name gate_g_12_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_12_V_read \
    op interface \
    ports { gate_g_12_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 365 \
    name gate_g_13_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_13_V_read \
    op interface \
    ports { gate_g_13_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 366 \
    name gate_g_14_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_14_V_read \
    op interface \
    ports { gate_g_14_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 367 \
    name gate_g_15_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_15_V_read \
    op interface \
    ports { gate_g_15_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 368 \
    name gate_g_16_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_16_V_read \
    op interface \
    ports { gate_g_16_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 369 \
    name gate_g_17_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_17_V_read \
    op interface \
    ports { gate_g_17_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 370 \
    name gate_g_18_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_18_V_read \
    op interface \
    ports { gate_g_18_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 371 \
    name gate_g_19_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_19_V_read \
    op interface \
    ports { gate_g_19_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 372 \
    name gate_g_20_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_20_V_read \
    op interface \
    ports { gate_g_20_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 373 \
    name gate_g_21_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_21_V_read \
    op interface \
    ports { gate_g_21_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 374 \
    name gate_g_22_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_22_V_read \
    op interface \
    ports { gate_g_22_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 375 \
    name gate_g_23_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_23_V_read \
    op interface \
    ports { gate_g_23_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 376 \
    name gate_g_24_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_24_V_read \
    op interface \
    ports { gate_g_24_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 377 \
    name gate_g_25_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_25_V_read \
    op interface \
    ports { gate_g_25_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 378 \
    name gate_g_26_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_26_V_read \
    op interface \
    ports { gate_g_26_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name gate_g_27_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_27_V_read \
    op interface \
    ports { gate_g_27_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name gate_g_28_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_28_V_read \
    op interface \
    ports { gate_g_28_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name gate_g_29_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_29_V_read \
    op interface \
    ports { gate_g_29_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 382 \
    name gate_g_30_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_30_V_read \
    op interface \
    ports { gate_g_30_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 383 \
    name gate_g_31_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_31_V_read \
    op interface \
    ports { gate_g_31_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 384 \
    name gate_o_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_0_V_read \
    op interface \
    ports { gate_o_0_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 385 \
    name gate_o_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_1_V_read \
    op interface \
    ports { gate_o_1_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 386 \
    name gate_o_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_2_V_read \
    op interface \
    ports { gate_o_2_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 387 \
    name gate_o_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_3_V_read \
    op interface \
    ports { gate_o_3_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 388 \
    name gate_o_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_4_V_read \
    op interface \
    ports { gate_o_4_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 389 \
    name gate_o_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_5_V_read \
    op interface \
    ports { gate_o_5_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 390 \
    name gate_o_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_6_V_read \
    op interface \
    ports { gate_o_6_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 391 \
    name gate_o_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_7_V_read \
    op interface \
    ports { gate_o_7_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 392 \
    name gate_o_8_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_8_V_read \
    op interface \
    ports { gate_o_8_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 393 \
    name gate_o_9_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_9_V_read \
    op interface \
    ports { gate_o_9_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 394 \
    name gate_o_10_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_10_V_read \
    op interface \
    ports { gate_o_10_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 395 \
    name gate_o_11_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_11_V_read \
    op interface \
    ports { gate_o_11_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 396 \
    name gate_o_12_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_12_V_read \
    op interface \
    ports { gate_o_12_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 397 \
    name gate_o_13_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_13_V_read \
    op interface \
    ports { gate_o_13_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 398 \
    name gate_o_14_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_14_V_read \
    op interface \
    ports { gate_o_14_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 399 \
    name gate_o_15_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_15_V_read \
    op interface \
    ports { gate_o_15_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 400 \
    name gate_o_16_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_16_V_read \
    op interface \
    ports { gate_o_16_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 401 \
    name gate_o_17_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_17_V_read \
    op interface \
    ports { gate_o_17_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 402 \
    name gate_o_18_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_18_V_read \
    op interface \
    ports { gate_o_18_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 403 \
    name gate_o_19_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_19_V_read \
    op interface \
    ports { gate_o_19_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 404 \
    name gate_o_20_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_20_V_read \
    op interface \
    ports { gate_o_20_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 405 \
    name gate_o_21_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_21_V_read \
    op interface \
    ports { gate_o_21_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 406 \
    name gate_o_22_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_22_V_read \
    op interface \
    ports { gate_o_22_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 407 \
    name gate_o_23_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_23_V_read \
    op interface \
    ports { gate_o_23_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 408 \
    name gate_o_24_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_24_V_read \
    op interface \
    ports { gate_o_24_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 409 \
    name gate_o_25_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_25_V_read \
    op interface \
    ports { gate_o_25_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 410 \
    name gate_o_26_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_26_V_read \
    op interface \
    ports { gate_o_26_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 411 \
    name gate_o_27_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_27_V_read \
    op interface \
    ports { gate_o_27_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 412 \
    name gate_o_28_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_28_V_read \
    op interface \
    ports { gate_o_28_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 413 \
    name gate_o_29_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_29_V_read \
    op interface \
    ports { gate_o_29_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 414 \
    name gate_o_30_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_30_V_read \
    op interface \
    ports { gate_o_30_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 415 \
    name gate_o_31_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_31_V_read \
    op interface \
    ports { gate_o_31_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 416 \
    name c_pre_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_0_V_read \
    op interface \
    ports { c_pre_0_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 417 \
    name c_pre_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_1_V_read \
    op interface \
    ports { c_pre_1_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 418 \
    name c_pre_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_2_V_read \
    op interface \
    ports { c_pre_2_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 419 \
    name c_pre_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_3_V_read \
    op interface \
    ports { c_pre_3_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 420 \
    name c_pre_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_4_V_read \
    op interface \
    ports { c_pre_4_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 421 \
    name c_pre_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_5_V_read \
    op interface \
    ports { c_pre_5_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 422 \
    name c_pre_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_6_V_read \
    op interface \
    ports { c_pre_6_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 423 \
    name c_pre_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_7_V_read \
    op interface \
    ports { c_pre_7_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 424 \
    name c_pre_8_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_8_V_read \
    op interface \
    ports { c_pre_8_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name c_pre_9_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_9_V_read \
    op interface \
    ports { c_pre_9_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name c_pre_10_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_10_V_read \
    op interface \
    ports { c_pre_10_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name c_pre_11_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_11_V_read \
    op interface \
    ports { c_pre_11_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name c_pre_12_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_12_V_read \
    op interface \
    ports { c_pre_12_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name c_pre_13_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_13_V_read \
    op interface \
    ports { c_pre_13_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name c_pre_14_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_14_V_read \
    op interface \
    ports { c_pre_14_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name c_pre_15_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_15_V_read \
    op interface \
    ports { c_pre_15_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name c_pre_16_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_16_V_read \
    op interface \
    ports { c_pre_16_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name c_pre_17_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_17_V_read \
    op interface \
    ports { c_pre_17_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name c_pre_18_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_18_V_read \
    op interface \
    ports { c_pre_18_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name c_pre_19_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_19_V_read \
    op interface \
    ports { c_pre_19_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name c_pre_20_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_20_V_read \
    op interface \
    ports { c_pre_20_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name c_pre_21_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_21_V_read \
    op interface \
    ports { c_pre_21_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name c_pre_22_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_22_V_read \
    op interface \
    ports { c_pre_22_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name c_pre_23_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_23_V_read \
    op interface \
    ports { c_pre_23_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name c_pre_24_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_24_V_read \
    op interface \
    ports { c_pre_24_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name c_pre_25_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_25_V_read \
    op interface \
    ports { c_pre_25_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name c_pre_26_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_26_V_read \
    op interface \
    ports { c_pre_26_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name c_pre_27_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_27_V_read \
    op interface \
    ports { c_pre_27_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name c_pre_28_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_28_V_read \
    op interface \
    ports { c_pre_28_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name c_pre_29_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_29_V_read \
    op interface \
    ports { c_pre_29_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name c_pre_30_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_30_V_read \
    op interface \
    ports { c_pre_30_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name c_pre_31_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_31_V_read \
    op interface \
    ports { c_pre_31_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


