INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:36:15 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 buffer63/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer63/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 0.872ns (16.282%)  route 4.484ns (83.718%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2357, unset)         0.508     0.508    buffer63/control/clk
    SLICE_X23Y85         FDRE                                         r  buffer63/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y85         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer63/control/fullReg_reg/Q
                         net (fo=43, routed)          0.447     1.171    buffer63/control/fullReg_reg_0
    SLICE_X23Y83         LUT3 (Prop_lut3_I2_O)        0.052     1.223 f  buffer63/control/Memory[0][4]_i_2__6/O
                         net (fo=5, routed)           0.445     1.667    buffer63/control/outs_reg[4]
    SLICE_X21Y86         LUT6 (Prop_lut6_I0_O)        0.131     1.798 f  buffer63/control/Memory[1][0]_i_5/O
                         net (fo=3, routed)           0.331     2.130    buffer63/control/buffer121_outs[5]
    SLICE_X21Y85         LUT6 (Prop_lut6_I5_O)        0.043     2.173 r  buffer63/control/Memory[1][0]_i_2__19/O
                         net (fo=30, routed)          0.326     2.499    buffer127/fifo/Memory_reg[0][0]_2
    SLICE_X20Y87         LUT6 (Prop_lut6_I4_O)        0.043     2.542 f  buffer127/fifo/transmitValue_i_2__83/O
                         net (fo=10, routed)          0.320     2.862    buffer72/control/cond_br25_falseOut_valid
    SLICE_X17Y87         LUT6 (Prop_lut6_I5_O)        0.043     2.905 f  buffer72/control/dataReg[0]_i_3__1/O
                         net (fo=2, routed)           0.218     3.123    control_merge5/tehb/control/cond_br27_trueOut_valid
    SLICE_X17Y87         LUT6 (Prop_lut6_I4_O)        0.043     3.166 f  control_merge5/tehb/control/fullReg_i_3__17/O
                         net (fo=14, routed)          0.306     3.472    buffer72/control/p_2_in_2
    SLICE_X17Y84         LUT6 (Prop_lut6_I3_O)        0.043     3.515 r  buffer72/control/transmitValue_i_2__64/O
                         net (fo=4, routed)           0.416     3.931    buffer72/control/fork55/control/blockStopArray[0]
    SLICE_X17Y84         LUT6 (Prop_lut6_I0_O)        0.043     3.974 f  buffer72/control/transmitValue_i_15/O
                         net (fo=1, routed)           0.422     4.396    fork53/control/generateBlocks[3].regblock/transmitValue_i_8__8_0
    SLICE_X21Y84         LUT6 (Prop_lut6_I2_O)        0.043     4.439 r  fork53/control/generateBlocks[3].regblock/transmitValue_i_12/O
                         net (fo=1, routed)           0.222     4.661    fork52/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X23Y84         LUT6 (Prop_lut6_I1_O)        0.043     4.704 f  fork52/control/generateBlocks[1].regblock/transmitValue_i_8__8/O
                         net (fo=1, routed)           0.376     5.080    fork51/control/generateBlocks[3].regblock/branch_ready__2
    SLICE_X24Y86         LUT6 (Prop_lut6_I3_O)        0.043     5.123 r  fork51/control/generateBlocks[3].regblock/transmitValue_i_4__0/O
                         net (fo=12, routed)          0.109     5.231    fork50/control/generateBlocks[0].regblock/anyBlockStop_2
    SLICE_X24Y86         LUT4 (Prop_lut4_I2_O)        0.043     5.274 r  fork50/control/generateBlocks[0].regblock/fullReg_i_4__10/O
                         net (fo=8, routed)           0.178     5.452    fork39/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X25Y86         LUT6 (Prop_lut6_I2_O)        0.043     5.495 r  fork39/control/generateBlocks[1].regblock/dataReg[4]_i_1__9/O
                         net (fo=5, routed)           0.369     5.864    buffer63/E[0]
    SLICE_X20Y82         FDRE                                         r  buffer63/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=2357, unset)         0.483     6.683    buffer63/clk
    SLICE_X20Y82         FDRE                                         r  buffer63/dataReg_reg[1]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X20Y82         FDRE (Setup_fdre_C_CE)      -0.169     6.478    buffer63/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  0.615    




