$date
	Sun Oct 29 20:31:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_register $end
$var wire 4 ! OUT [3:0] $end
$var reg 1 " CE $end
$var reg 1 # CLK $end
$var reg 4 $ IN [3:0] $end
$scope module R0 $end
$var wire 1 % CE $end
$var wire 1 & CLK $end
$var wire 4 ' IN [3:0] $end
$var wire 1 ( RST $end
$var reg 4 ) OUT [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
z(
b0 '
0&
0%
b0 $
0#
0"
bx !
$end
#5000
1#
1&
#10000
0#
0&
#15000
1#
1&
#20000
0#
0&
b101 $
b101 '
#25000
1#
1&
#30000
0#
0&
#35000
1#
1&
#40000
0#
0&
1"
1%
#45000
b101 )
b101 !
1#
1&
#50000
0#
0&
#55000
1#
1&
#60000
0#
0&
b1001 $
b1001 '
0"
0%
#65000
1#
1&
#70000
0#
0&
#75000
1#
1&
#80000
0#
0&
1"
1%
#85000
b1001 )
b1001 !
1#
1&
#90000
0#
0&
#95000
1#
1&
#100000
0#
0&
