#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Sep  4 14:05:11 2023
# Process ID: 15056
# Current directory: C:/projects/vendingMachine/vendingMachine.runs/synth_1
# Command line: vivado.exe -log TOP_vendingMachine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_vendingMachine.tcl
# Log file: C:/projects/vendingMachine/vendingMachine.runs/synth_1/TOP_vendingMachine.vds
# Journal file: C:/projects/vendingMachine/vendingMachine.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_vendingMachine.tcl -notrace
Command: synth_design -top TOP_vendingMachine -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1764 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 309.266 ; gain = 78.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_vendingMachine' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:213]
INFO: [Synth 8-638] synthesizing module 'vendingMachine' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:177]
INFO: [Synth 8-638] synthesizing module 'clkDivforRefCount' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:3]
INFO: [Synth 8-256] done synthesizing module 'clkDivforRefCount' (1#1) [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:3]
INFO: [Synth 8-638] synthesizing module 'refCount' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:14]
INFO: [Synth 8-256] done synthesizing module 'refCount' (2#1) [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:14]
INFO: [Synth 8-638] synthesizing module 'amtToPayCal' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:23]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'amtToPayCal' (3#1) [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'divBigAmt' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:49]
INFO: [Synth 8-256] done synthesizing module 'divBigAmt' (4#1) [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:49]
INFO: [Synth 8-638] synthesizing module 'messageCntrl' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:65]
INFO: [Synth 8-256] done synthesizing module 'messageCntrl' (5#1) [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:65]
INFO: [Synth 8-638] synthesizing module 'digitCntrl' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:109]
INFO: [Synth 8-226] default block is never used [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:115]
INFO: [Synth 8-256] done synthesizing module 'digitCntrl' (6#1) [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:109]
INFO: [Synth 8-638] synthesizing module 'segCntrl' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:132]
INFO: [Synth 8-256] done synthesizing module 'segCntrl' (7#1) [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:132]
INFO: [Synth 8-638] synthesizing module 'anodeCntrl' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:158]
INFO: [Synth 8-226] default block is never used [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:163]
INFO: [Synth 8-256] done synthesizing module 'anodeCntrl' (8#1) [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:158]
INFO: [Synth 8-256] done synthesizing module 'vendingMachine' (9#1) [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:177]
INFO: [Synth 8-256] done synthesizing module 'TOP_vendingMachine' (10#1) [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:213]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 348.590 ; gain = 117.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 348.590 ; gain = 117.613
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/projects/vendingMachine/vendingMachine.srcs/constrs_1/new/vendingMachine.xdc]
Finished Parsing XDC File [C:/projects/vendingMachine/vendingMachine.srcs/constrs_1/new/vendingMachine.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/projects/vendingMachine/vendingMachine.srcs/constrs_1/new/vendingMachine.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_vendingMachine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_vendingMachine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 662.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 662.586 ; gain = 431.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 662.586 ; gain = 431.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 662.586 ; gain = 431.609
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:9]
WARNING: [Synth 8-6014] Unused sequential element outMsg3_reg was removed.  [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:77]
INFO: [Synth 8-5587] ROM size for "seg" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-327] inferring latch for variable 'outAmtToPayCal_reg' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'outAmtYouArePaying_reg' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'outAmtBal_reg' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'outMsg0_reg' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'outMsg1_reg' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'outMsg2_reg' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'outMsg4_reg' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'outMsg5_reg' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'outMsg6_reg' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'outMsg7_reg' [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:81]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 662.586 ; gain = 431.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkDivforRefCount 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module refCount 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module amtToPayCal 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
Module messageCntrl 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module segCntrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module anodeCntrl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element UUT/dut001/count_reg was removed.  [C:/projects/vendingMachine/vendingMachine.srcs/sources_1/new/vendingMachine.v:9]
INFO: [Synth 8-3886] merging instance 'UUT/dut003/outAmtToPayCal_reg[0]' (LD) to 'UUT/dut003/outAmtToPayCal_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UUT/dut003/outAmtToPayCal_reg[5] )
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg7_reg[4]' (LDC) to 'UUT/dut005/outMsg7_reg[1]'
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg6_reg[4]' (LDC) to 'UUT/dut005/outMsg4_reg[4]'
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg5_reg[4]' (LDC) to 'UUT/dut005/outMsg7_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UUT/dut005/outMsg4_reg[4] )
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg2_reg[4]' (LDC) to 'UUT/dut005/outMsg2_reg[3]'
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg7_reg[0]' (LDCP) to 'UUT/dut005/outMsg6_reg[2]'
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg6_reg[0]' (LDCP) to 'UUT/dut005/outMsg6_reg[1]'
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg5_reg[0]' (LDCP) to 'UUT/dut005/outMsg7_reg[2]'
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg4_reg[0]' (LDCP) to 'UUT/dut005/outMsg6_reg[2]'
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg2_reg[0]' (LDC) to 'UUT/dut005/outMsg2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UUT/dut005/outMsg7_reg[1] )
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg6_reg[1]' (LDCP) to 'UUT/dut005/outMsg5_reg[2]'
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg4_reg[1]' (LDCP) to 'UUT/dut005/outMsg5_reg[2]'
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg2_reg[1]' (LDC) to 'UUT/dut005/outMsg2_reg[3]'
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg6_reg[2]' (LDCP) to 'UUT/dut005/outMsg4_reg[2]'
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg2_reg[2]' (LDC) to 'UUT/dut005/outMsg2_reg[3]'
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg7_reg[3]' (LDP) to 'UUT/dut005/outMsg5_reg[3]'
INFO: [Synth 8-3886] merging instance 'UUT/dut005/outMsg6_reg[3]' (LDP) to 'UUT/dut005/outMsg4_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\UUT/dut005/outMsg5_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\UUT/dut005/outMsg4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UUT/dut005/outMsg2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UUT/dut005/outMsg1_reg[3] )
WARNING: [Synth 8-3332] Sequential element (UUT/dut003/outAmtToPayCal_reg[5]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut005/outMsg1_reg[3]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut005/outMsg2_reg[3]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut001/count_reg[17]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut001/count_reg[18]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut001/count_reg[19]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut001/count_reg[20]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut001/count_reg[21]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut001/count_reg[22]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut001/count_reg[23]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut001/count_reg[24]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut001/count_reg[25]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut001/count_reg[26]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut001/count_reg[27]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut001/count_reg[28]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut001/count_reg[29]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut001/count_reg[30]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut001/count_reg[31]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut005/outMsg4_reg[4]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut005/outMsg7_reg[1]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut005/outMsg5_reg[3]) is unused and will be removed from module TOP_vendingMachine.
WARNING: [Synth 8-3332] Sequential element (UUT/dut005/outMsg4_reg[3]) is unused and will be removed from module TOP_vendingMachine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 662.586 ; gain = 431.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:07 . Memory (MB): peak = 662.586 ; gain = 431.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:07 . Memory (MB): peak = 662.586 ; gain = 431.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:08 . Memory (MB): peak = 662.586 ; gain = 431.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:09 . Memory (MB): peak = 662.586 ; gain = 431.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:09 . Memory (MB): peak = 662.586 ; gain = 431.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:10 . Memory (MB): peak = 662.586 ; gain = 431.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:10 . Memory (MB): peak = 662.586 ; gain = 431.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:10 . Memory (MB): peak = 662.586 ; gain = 431.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:10 . Memory (MB): peak = 662.586 ; gain = 431.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |    36|
|4     |LUT2   |     7|
|5     |LUT3   |    16|
|6     |LUT4   |    19|
|7     |LUT5   |    13|
|8     |LUT6   |    12|
|9     |FDRE   |    21|
|10    |LD     |    23|
|11    |LDCP   |     3|
|12    |LDP    |     1|
|13    |IBUF   |    16|
|14    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+-----------+------------------+------+
|      |Instance   |Module            |Cells |
+------+-----------+------------------+------+
|1     |top        |                  |   194|
|2     |  UUT      |vendingMachine    |   162|
|3     |    dut001 |clkDivforRefCount |    60|
|4     |    dut002 |refCount          |    28|
|5     |    dut003 |amtToPayCal       |    60|
|6     |    dut005 |messageCntrl      |    14|
+------+-----------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:10 . Memory (MB): peak = 662.586 ; gain = 431.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:52 . Memory (MB): peak = 662.586 ; gain = 117.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:10 . Memory (MB): peak = 662.586 ; gain = 431.609
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  LD => LDCE: 23 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 3 instances
  LDP => LDPE: 1 instances

58 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 662.586 ; gain = 439.375
INFO: [Common 17-1381] The checkpoint 'C:/projects/vendingMachine/vendingMachine.runs/synth_1/TOP_vendingMachine.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 662.586 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep  4 14:06:41 2023...
