/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [34:0] _03_;
  reg [3:0] _04_;
  wire [18:0] _05_;
  wire [8:0] _06_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [34:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire [28:0] celloutsig_0_40z;
  wire [7:0] celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [7:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [29:0] celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire [2:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_63z = !(celloutsig_0_25z ? celloutsig_0_18z : _00_);
  assign celloutsig_0_18z = !(celloutsig_0_12z[4] ? celloutsig_0_14z : celloutsig_0_5z);
  assign celloutsig_0_32z = ~celloutsig_0_14z;
  assign celloutsig_1_6z = ~celloutsig_1_3z;
  assign celloutsig_0_1z = ~in_data[8];
  assign celloutsig_1_14z = ~((celloutsig_1_3z | celloutsig_1_4z[1]) & in_data[136]);
  assign celloutsig_1_18z = ~((in_data[175] | celloutsig_1_14z) & _01_);
  assign celloutsig_0_25z = ~((celloutsig_0_13z[1] | celloutsig_0_21z) & celloutsig_0_24z);
  assign celloutsig_0_11z = ~((celloutsig_0_24z | celloutsig_0_6z[2]) & (celloutsig_0_1z | celloutsig_0_6z[0]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_0z) & (celloutsig_0_0z | in_data[36]));
  assign celloutsig_0_26z = ~((celloutsig_0_0z | celloutsig_0_5z) & (celloutsig_0_18z | celloutsig_0_1z));
  assign celloutsig_0_13z = { in_data[27:5], celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z } + { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_24z, _03_[31:18], _03_[31:18], celloutsig_0_1z, celloutsig_0_6z };
  reg [13:0] _19_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _19_ <= 14'h0000;
    else _19_ <= { in_data[74:66], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign _03_[31:18] = _19_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _04_ <= 4'h0;
    else _04_ <= { in_data[189:187], celloutsig_1_0z };
  reg [18:0] _21_;
  always_ff @(negedge clkin_data[96], negedge clkin_data[128])
    if (!clkin_data[128]) _21_ <= 19'h00000;
    else _21_ <= { celloutsig_1_4z, celloutsig_1_3z, _04_, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _05_[18:12], _01_, _05_[10:1], _02_ } = _21_;
  reg [8:0] _22_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _22_ <= 9'h000;
    else _22_ <= { celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_8z };
  assign { _06_[8:6], _00_, _06_[4:0] } = _22_;
  assign celloutsig_0_12z = { _03_[21:18], celloutsig_0_24z, celloutsig_0_11z } / { 1'h1, in_data[9:7], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_8z = { in_data[26:23], celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_24z } == _03_[31:20];
  assign celloutsig_0_14z = celloutsig_0_13z[5:1] == { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_44z = { _03_[19], celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_8z } === { _03_[25:19], celloutsig_0_37z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[27:12] && in_data[88:73];
  assign celloutsig_0_36z = { in_data[56:38], celloutsig_0_26z, celloutsig_0_35z, celloutsig_0_27z } && { celloutsig_0_33z[6:2], celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_35z, celloutsig_0_32z, celloutsig_0_15z, celloutsig_0_32z, celloutsig_0_25z };
  assign celloutsig_0_24z = { _03_[26:24], celloutsig_0_1z } && { _03_[24:22], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[172:165] || in_data[169:162];
  assign celloutsig_1_3z = { in_data[173:167], celloutsig_1_0z, celloutsig_1_0z } || { in_data[147:140], celloutsig_1_0z };
  assign celloutsig_1_5z = _04_[2:0] || celloutsig_1_4z[3:1];
  assign celloutsig_0_40z = { celloutsig_0_24z, celloutsig_0_37z, celloutsig_0_30z, celloutsig_0_36z, celloutsig_0_36z, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_25z } % { 1'h1, celloutsig_0_35z, celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_14z };
  assign celloutsig_0_23z = { celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_24z } % { 1'h1, celloutsig_0_13z[11:9], celloutsig_0_19z, celloutsig_0_2z, in_data[0] };
  assign celloutsig_0_33z = { celloutsig_0_7z[3:1], celloutsig_0_27z, celloutsig_0_32z, celloutsig_0_5z } % { 1'h1, celloutsig_0_30z };
  assign celloutsig_1_4z = { _04_[3:1], celloutsig_1_3z } % { 1'h1, celloutsig_1_0z, celloutsig_1_3z, in_data[96] };
  assign celloutsig_0_9z = celloutsig_0_7z[3:1] % { 1'h1, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_15z = { celloutsig_0_7z[6:4], celloutsig_0_11z } % { 1'h1, celloutsig_0_12z[2:1], in_data[0] };
  assign celloutsig_0_17z = celloutsig_0_13z[7:5] % { 1'h1, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_10z[3:1], celloutsig_0_1z, celloutsig_0_10z } % { 1'h1, celloutsig_0_6z[1:0], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_24z };
  assign celloutsig_0_28z = { _03_[27:19], celloutsig_0_27z } % { 1'h1, celloutsig_0_19z[6:5], celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_0_35z = ~ { _06_[7:6], _00_, _06_[4:0], celloutsig_0_8z };
  assign celloutsig_0_10z = ~ celloutsig_0_7z[8:5];
  assign celloutsig_0_16z = ~ { celloutsig_0_12z[1:0], celloutsig_0_5z };
  assign celloutsig_0_6z = { in_data[7:6], celloutsig_0_1z } | { celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_5z };
  assign celloutsig_1_11z = { in_data[172:167], celloutsig_1_6z } | { celloutsig_1_8z[2:0], _04_ };
  assign celloutsig_0_37z = & { celloutsig_0_27z[1:0], celloutsig_0_26z, in_data[51:41] };
  assign celloutsig_0_5z = & in_data[51:41];
  assign celloutsig_1_19z = & { celloutsig_1_11z, _04_ };
  assign celloutsig_0_21z = celloutsig_0_19z[3] & celloutsig_0_16z[0];
  assign celloutsig_0_29z = ^ { in_data[28:21], _06_[8:6], _00_, _06_[4:0], _06_[8:6], _00_, _06_[4:0], celloutsig_0_24z };
  assign celloutsig_0_38z = { celloutsig_0_35z[1:0], celloutsig_0_32z } >> { celloutsig_0_23z[3:2], celloutsig_0_37z };
  assign celloutsig_0_41z = { celloutsig_0_28z[8:5], celloutsig_0_15z } >> { celloutsig_0_23z[11:7], celloutsig_0_16z };
  assign celloutsig_0_56z = celloutsig_0_41z >> { _06_[7:6], _00_, _06_[4:2], celloutsig_0_25z, celloutsig_0_8z };
  assign celloutsig_1_8z = { in_data[100:98], celloutsig_1_3z } >> celloutsig_1_4z;
  assign celloutsig_0_7z = { _03_[29:26], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z } >> { _03_[27:19], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_24z };
  assign celloutsig_0_27z = celloutsig_0_16z >> celloutsig_0_19z[5:3];
  assign celloutsig_0_30z = { celloutsig_0_9z[1:0], celloutsig_0_10z, celloutsig_0_24z } >> { celloutsig_0_28z[10:7], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_24z };
  assign celloutsig_0_62z = { in_data[42:35], celloutsig_0_1z, celloutsig_0_36z, celloutsig_0_45z, celloutsig_0_56z, celloutsig_0_2z, celloutsig_0_30z, celloutsig_0_16z } ~^ { celloutsig_0_40z[27:6], celloutsig_0_16z, celloutsig_0_44z, celloutsig_0_15z };
  assign celloutsig_0_45z = ~((celloutsig_0_38z[0] & celloutsig_0_19z[4]) | (celloutsig_0_2z & celloutsig_0_37z));
  assign { _03_[34:32], _03_[17:0] } = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_24z, _03_[31:18], celloutsig_0_1z, celloutsig_0_6z };
  assign { _05_[11], _05_[0] } = { _01_, _02_ };
  assign _06_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[61:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
