# SHA-1 Cryptographic Hash â€“ Verilog Implementation  

## ğŸ“Œ Overview  
This project implements the **SHA-1 hash algorithm** in **Verilog HDL**.  
It processes a **512-bit message block** and produces a **160-bit hash digest**.  

The design is written in **Behavioral style** and follows the SHA-1 standard with **80 rounds**.  
A Verilog **testbench** is included, which loads a 512-bit message block from a hex file and verifies the hash computation.  

---

## ğŸ› ï¸ Tools Used  
- **Xilinx Vivado 20218.2** â€“ RTL simulation & synthesis  
- **Verilog HDL** â€“ hardware design  
â€“ waveform viewing  

---

## ğŸ“‚ Project Structure  
sha1-verilog/
â”‚â”€â”€ rtl/
â”‚ â”œâ”€â”€ sha1_core.v # SHA-1 core (80-round implementation)
â”‚â”€â”€ tb/
â”‚ â”œâ”€â”€ tb_sha1_core.v # Testbench
â”‚â”€â”€ image.hex # Example input file (512 bits)
â”‚â”€â”€ images/ # Simulation waveforms & synthesis screenshots
â”‚â”€â”€ README.md
â”‚â”€â”€ LICENSE


---

## ğŸš€ How to Run  

### Simulation  
1. Open **Vivado** â†’ create a new project.  
2. Add `rtl/sha1_core.v` and `tb/tb_sha1_core.v`.  
3. Provide your input data in `mic_output_image.hex` (64 bytes = 512 bits).  
4. Run **Behavioral Simulation**.  
5. Check the output digest in the console or waveform.  

Example console output:  5DF6E0E2761358C1F6F48E54CE6C3D6D12B06E46


---

## ğŸ“Š Results  

- **Rounds implemented:** 80 (SHA-1 standard)  
- **Input block size:** 512 bits  
- **Output hash size:** 160 bits (5 Ã— 32-bit words)  
- **Achieved frequency:** ~XXX MHz (from Vivado synthesis)  
- **Utilization:**  
  - LUTs: 519 
  - FFs: 168 
  - Registers: 328 

---

## ğŸ—ï¸ Block Diagram  

Hereâ€™s a simple block-level diagram of the SHA-1 datapath:  

    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚  Message Wt â”‚  <â”€â”€ 512-bit input block
    â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
           â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”
    â”‚ Round Logic â”‚â”€â”€â”€> Uses K0..K3 and FF0/FF1/FF2
    â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
           â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Registers A..E    â”‚â”€â”€â”€> 160-bit state
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
     â”Œâ”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”
     â”‚  Hash Out â”‚  <â”€â”€ 160-bit digest
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

---

## ğŸ”® Future Work  
- Extend support for **message padding** and multiple message blocks (full SHA-1 spec).  
- Apply **pipelining** or **loop unrolling** for performance optimization.  
- Implement **UART interface** for real-time message input/output on FPGA.  
- Compare SHA-1 performance with **SHA-2** and **SHA-3** designs.  

---

## ğŸ“œ License  
This project is licensed under the **MIT License** â€“ free to use and modify with attribution.  

