[Place 30-58] IO placement is infeasible. Number of unplaced terminals (3) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 0 sites available on device, but needs 3 sites.
	Term: VGA_G[6]
	Term:  VGA_B[5]
	Term:  and VGA_R[5]


原因：1、语法出错了可能多加了一个括号
2.xdc与top.v中的定义冲突了如定义了五位，而xdc中写了四位





2.仿真信号不变解决方法：给模块内部变量赋初值

仿真出现稀奇古怪的bug的检查方法：首先检查每一处的时钟，看看时钟有没有问题，时钟是根本，从根本向上检查



3.对于2，仿真的时候赋初值，生成比特流时把初值删掉

4.vga时序/tbfile/u0_Top/u0_frame_control/img_data       /tbfile/u0_Top/u0_frame_control/addras
/tbfile/u0_Top/u0_frame_control/addrabackup
不能有任何一点出错，就算是信号之间差一个时钟周期也会导致闪屏

4.
reg     [9:0]         pos_x_back = 10'b0;
reg     [16:0]       addras = 17'b0;
reg     [16:0]       addrabackup = 17'b0;
wire     [15:0]       out_data = 16'b0; 


always@(posedge vga_clk or posedge rst_p) begin
    if(rst_p)
        img_data <= 1'b0;
    else if(out_data == ((240 - pos_y)<<13))
        img_data <= 16'hff0;
    else
        img_data <= 16'h000;
end


wire     [15:0]       out_data = 16'b0; 这句话wire改reg就报错，要写wire