[Rocket](Readme.md)/[coreplex](https://github.com/freechipsproject/rocket-chip/tree/master/src/main/scala/coreplex)
========================
*Rocket-chip generators.*

**********************

+ [BaseCoreplex](coreplex/BaseCoreplex.md)<br>
  The base class of a Rocket-chip.
+ [CoreplexNetwork](coreplex/CoreplexNetwork.md)<br>
  On-chip interconnect of a Rocket-chip.
+ [RISCVPlatform](coreplex/RISCVPlatform.md)<br>
  RISCV SoC Platform.
+ [RocketTiles](coreplex/RocketTiles.md)<br>
  Negotiate the interrupt, clock and reset connections for Rocket Tiles.

<br><br><br><p align="right"><sub>[CC-BY](https://creativecommons.org/licenses/by/3.0/), &copy; (2017) [Wei Song](mailto:wsong83@gmail.com), 29/06/2017</sub></p>

