Charles J. Alpert , Anirudh Devgan , Stephen T. Quay, Is wire tapering worthwhile?, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.430-436, November 07-11, 1999, San Jose, California, USA
Bakoglu, H. B. 1990. Circuits, Interconnections and Packaging for VLSI. Addison-Wesley, Reading, Mass.
Murat R. Becer , David Blaauw , Ilan Algor , Rajendran Panda , Chanhee Oh , Vladimir Zolotov , Ibrahim N. Hajj, Post-Route Gate Sizing for Crosstalk Noise Reduction, Proceedings of the 4th International Symposium on Quality Electronic Design, p.171, March 24-26, 2003
Chang, C. C., Cong, J., Zhigang, D., and Yuan, X. 2000. Interconnect-Driven floorplanning with fast global wiring planning and optimization. In Proceedings of the SRC Techcon Conference, 21--23.
Tai-Chen Chen , Song-Ra Pan , Yao-Wen Chang, Timing modeling and optimization under the transmission line model, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.1, p.28-41, January 2004[doi>10.1109/TVLSI.2003.820529]
Chris Chu , D. F. Wong, Closed form solutions to simultaneous buffer insertion/sizing and wire sizing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.3, p.343-371, July 2001[doi>10.1145/383251.383256]
Chung-Ping Chen , D. F. Wong, Optimal wire-sizing function with fringing capacitance consideration, Proceedings of the 34th annual Design Automation Conference, p.604-607, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266295]
Jason Cong , Cheng-Kok Koh, Simultaneous driver and wire sizing for performance and power optimization, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.206-212, November 06-10, 1994, San Jose, California, USA
Jason Cong , Zhigang Pan , Lei He , Cheng-Kok Koh , Kei-Yong Khoo, Interconnect design for deep submicron ICs, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.478-485, November 09-13, 1997, San Jose, California, USA
Jason Cong , Zhigang Pan, Wire width planning for interconnect performance optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.3, p.319-329, November 2006[doi>10.1109/43.986425]
CRETE. Cadence repository for electronic technical education. http://crete.cadence.com.
Dworsky, L. N.1979. Modern Transmission Line Theory and Applications. John Wiley and Sons, New York.
Forgo, F., Szep, J., and Szidarovszky, F. 1999. Non-Convex Optimization and its Applications: Introduction to the Theory of Games---Concepts, Methods, Applications. Kluwer Academic, Hingham, Mass.
GALib. GAlib---A C++ library of genetic algorithm components. http://lancet.mit.edu/ga/.
Narender Hanchate , Nagarajan Ranganathan, A Linear Time Algorithm for Wire Sizing with Simultaneous Optimization of Interconnect Delay and Crosstalk Noise, Proceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design, p.283-290, January 03-07, 2006[doi>10.1109/VLSID.2006.11]
He, J. A. and Kobayashi, H. 1998. Simultaneous wire sizing and wire spacing in post-layout performance optimization. In Proceedings of the Asia and South Pacific Design Automation Conference, 373--378.
Hu, C. 1993. Future CMOS scaling and reliability. Proc. IEEE 81, 5 (May), 682--689.
I. H.-R. Jiang , Yao-Wen Chang , Jing-Yang Jou, Crosstalk-driven interconnect optimization by simultaneous gate and wire sizing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.9, p.999-1010, November 2006[doi>10.1109/43.863640]
ITRS. 2004. International technology roadmap for semiconductors. http://public.itrs.net.
Kakutani, S. 1941. A generalization of Brouwer's fixed point theorem. Duke J. Math. 8, 457--459.
Khatri, S. P., Brayton, R. K., and Sangiovanni-Vincentelli, A. L. 2001. Cross-Talk Noise Immune VLSI Design using Regular Layout Fabrics. Kluwer Academic, Hingham, Mass.
Ashok K. Murugavel , Nagarajan Ranganathan, A game theoretic approach for power optimization during behavioral synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.6, p.1031-1043, December 2003[doi>10.1109/TVLSI.2003.819566]
Nash, J. F. 1950a. Equilibrium points in n-person games, In Proceedings of the National Academy of Science of the Unitied States of America Conference, 36, 1 (Jan.), 48--49.
Nash, J. F. 1950b. The bargaining problem. Econometrica 18, 2 (Apr.), 155--162.
Neumann, J. Von. 1928. Zur Theorie der Gesellschaftsspiele. Zur Theorie der Gesellschaftsspiele, 295--320.
Open Cores. Free open source IP cores and chip design. http://www.opencores.org.
Christos H. Papadimitriou, On the complexity of the parity argument and other inefficient proofs of existence, Journal of Computer and System Sciences, v.48 n.3, p.498-532, June 1994[doi>10.1016/S0022-0000(05)80063-7]
Christos Papadimitriou, Algorithms, games, and the internet, Proceedings of the thirty-third annual ACM symposium on Theory of computing, p.749-753, July 2001, Hersonissos, Greece[doi>10.1145/380752.380883]
Rahmat, K., Nakagawa, O. S., Oh, S-Y., and Moll, J. 1995. A scaling scheme for interconnect in deep submicron processes. In Tech. Rep. HPL-95-77, Hewlett-Packard Laboratories, 1--4.
N. Ranganathan , Ashok K. Murugavel, A low power scheduler using game theory, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944681]
Rasmusen, E. 2001. Games and Information: An Introduction to Game Theory, 3rd ed. Blackwell Publishers,
Tim Roughgarden, Stackelberg scheduling strategies, Proceedings of the thirty-third annual ACM symposium on Theory of computing, p.104-113, July 2001, Hersonissos, Greece[doi>10.1145/380752.380783]
Sakurai, T. and Tamaru, K. 1983. Simple formulas for two- and three-dimensional capacitances. IEEE Trans. Electron Devices ED-30, 183--185.
S. S. Sapatnekar, Wire sizing as a convex optimization problem: exploring the area-delay tradeoff, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.8, p.1001-1011, November 2006[doi>10.1109/43.511579]
Seki, S. and Hasegawa, H. 1984. Analysis of crosstalk in very high-speed LSI/VLSIs using a coupled multi-conductor stripline model. IEEE Trans. Microwave Theory Tech. MTT-32, 1715--1720.
Naresh Shanbhag , K. Soumyanath , Samuel Martin, Reliable low-power design in the presence of deep submicron noise (embedded tutorial session), Proceedings of the 2000 international symposium on Low power electronics and design, p.295-302, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344642]
Sandeep K. Shukla , Rajesh K. Gupta, A Model Checking Approach to Evaluating System Level Dynamic Power Management Policies for Embedded Systems, Proceedings of the Sixth IEEE International High-Level Design Validation and Test Workshop (HLDVT'01), p.53, December 07-09, 2001
Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.203-211, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288614]
Kevin T. Tang , Eby G. Friedman, Interconnect coupling noise in CMOS VLSI circuits, Proceedings of the 1999 international symposium on Physical design, p.48-53, April 12-14, 1999, Monterey, California, USA[doi>10.1145/299996.300020]
Adrian Vetta, Nash Equilibria in Competitive Societies, with Applications to Facility Location, Traffic Routing and Auctions, Proceedings of the 43rd Symposium on Foundations of Computer Science, p.416, November 16-19, 2002
Walker, C. S. 1990. Capacitance, Inductance, and Crosstalk Analysis. Artech House, Boston.
