{
  "dma1-info": {
      "address":"0x40026000",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "0", 0, 0, 0
      ],
      "irqs_literal": [
        0, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA1EN"]
  },
  "dma1-str0": {
      "address":"0x40026028",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA1_Stream0_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        27, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA1EN"]
  },
  "dma1-str1": {
      "address":"0x40026028",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA1_Stream1_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        28, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA1EN"]
  },
  "dma1-str2": {
      "address":"0x40026040",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA1_Stream2_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        29, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA1EN"]
  },
  "dma1-str3": {
      "address":"0x40026058",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA1_Stream3_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        30, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA1EN"]
  },
  "dma1-str4": {
      "address":"0x40026070",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA1_Stream4_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        31, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA1EN"]
  },
  "dma1-str5": {
      "address":"0x40026088",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA1_Stream5_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        32, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA1EN"]
  },
  "dma1-str6": {
      "address":"0x400260a0",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA1_Stream6_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        33, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA1EN"]
  },
  "dma1-str7": {
      "address":"0x400260b8",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA1_Stream7_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        63, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA1EN"]
  },
  "dma2-info": {
      "address":"0x40026400",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        0, 0, 0, 0
      ],
      "irqs_literal": [
        0, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA2EN"]
  },
  "dma2-str0": {
      "address":"0x40026410",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA2_Stream0_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        72, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA2EN"]
  },
  "dma2-str1": {
      "address":"0x40026428",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA2_Stream1_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        73, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA2EN"]
  },
  "dma2-str2": {
      "address":"0x40026440",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA2_Stream2_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        74, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA2EN"]
  },
  "dma2-str3": {
      "address":"0x40026458",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA2_Stream3_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        75, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA2EN"]
  },
  "dma2-str4": {
      "address":"0x40026470",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA2_Stream4_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        76, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA2EN"]
  },
  "dma2-str5": {
      "address":"0x40026488",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA2_Stream5_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        84, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA2EN"]
  },
  "dma2-str6": {
      "address":"0x400264a0",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA2_Stream6_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        85, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA2EN"]
  },
  "dma2-str7": {
      "address":"0x400264b8",
      "size":"0",
      "memory_subregion_mask":"0",
      "irqs": [
        "DMA2_Stream7_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        86, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_DEV_DMA",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_DMA2EN"]
  },
  "cryp-cfg": {
      "address":"0x50060000",
      "size":"0x800",
      "memory_subregion_mask":"0",
      "irqs": [
        0, 0, 0, 0
      ],
      "irqs_literal": [
        0, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_CRYPTO_CFG",
      "enable_register":"r_CORTEX_M_RCC_AHB2ENR",
      "enable_register_bits":["RCC_AHB2ENR_CRYPEN"]
  },
  "cryp-user": {
      "address":"0x50060000",
      "size":"0x100",
      "memory_subregion_mask":"0b11100010",
      "irqs": [
        "CRYP_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        95, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_CRYPTO_USR",
      "enable_register":"r_CORTEX_M_RCC_AHB2ENR",
      "enable_register_bits":["RCC_AHB2ENR_CRYPEN"]
  },
  "cryp": {
      "address":"0x50060000",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "CRYP_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        95, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_CRYPTO_USR",
      "enable_register":"r_CORTEX_M_RCC_AHB2ENR",
      "enable_register_bits":["RCC_AHB2ENR_CRYPEN"]
  },
  "hash": {
      "address":"0x50060400",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "HASH_RNG_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        96, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_CRYPTO_USR",
      "enable_register":"r_CORTEX_M_RCC_AHB2ENR",
      "enable_register_bits":["RCC_AHB2ENR_HASHEN"]
  },
  "usb-otg-fs": {
      "address":"0x50000000",
      "size":"0x4000",
      "memory_subregion_mask":"0",
      "irqs": [
        "OTG_FS_IRQ", "OTG_FS_WKUP_IRQ", 0, 0
      ],
      "irqs_literal": [
        83, 58, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_AHB2ENR",
      "enable_register_bits": ["RCC_AHB2ENR_OTGFSEN"]
  },
  "usb-otg-hs": {
      "address":"0x40040000",
      "size":"0x4000",
      "memory_subregion_mask":"0",
      "irqs": [
        "OTG_HS_IRQ", "OTG_HS_WKUP_IRQ", "OTG_HS_EP1_IN_IRQ", "OTG_HS_EP1_OUT_IRQ"
      ],
      "irqs_literal": [
        93, 92, 91, 90
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": [
          "RCC_AHB1ENR_OTGHSEN",
          "RCC_AHB1ENR_OTGHSULPIEN"
      ]
  },
  "sdio": {
      "address":"0x40012c00",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "SDIO_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        65, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_APB2ENR",
      "enable_register_bits": ["RCC_APB2ENR_SDIOEN"]
  },

  "eth-mac": {
      "address":"0x40028000",
      "size":"0x1400",
      "memory_subregion_mask":"0",
      "irqs": [
        "ETH_IRQ", "ETH_WKUP_IRQ", 0, 0
      ],
      "irqs_literal": [
        77, 78, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_ETHMACEN"]
  },
  "crc": {
      "address":"0x40023000",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        0, 0, 0, 0
      ],
      "irqs_literal": [
        0, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_CRYPTO_USR",
      "enable_register":"r_CORTEX_M_RCC_AHB1ENR",
      "enable_register_bits": ["RCC_AHB1ENR_CRCEN"]
  },
  "spi1": {
      "address":"0x40013000",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "SPI1_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        51, 0, 0, 0
      ],
      "gpios": [
        { "name":"SPI1_CS", "port":"GPIO_PC", "pin":"6" },
        { "name":"SPI1_MISO", "port":"GPIO_PB", "pin":"3" },
        { "name":"SPI1_MOSI", "port":"GPIO_PA", "pin":"6" },
        { "name":"SPI1_CLK", "port":"GPIO_PA", "pin":"7" }
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_APB2ENR",
      "enable_register_bits": ["RCC_APB2ENR_SPI1EN"]
  },
  "spi2": {
      "address":"0x40003800",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "SPI2_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        52, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_SPI2EN"]
  },
  "spi3": {
      "address":"0x40003C00",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "SPI3_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        67, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_SPI3EN"]
  },
  "i2c1": {
      "address":"0x40005400",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "I2C1_EV_IRQ", "I2C1_ER_IRQ", 0, 0
      ],
      "irqs_literal": [
        47, 48, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_I2C1EN"]
  },
  "i2c2": {
      "address":"0x40005800",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "I2C2_EV_IRQ", "I2C2_ER_IRQ", 0, 0
      ],
      "irqs_literal": [
        49, 50, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_I2C2EN"]
  },
  "i2c3": {
      "address":"0x40005C00",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "I2C3_EV_IRQ", "I2C3_ER_IRQ", 0, 0
      ],
      "irqs_literal": [
        88, 89, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_I2C3EN"]
  },
  "can1": {
      "address":"0x40006400",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "CAN1_TX_IRQ", "CAN1_RX0_IRQ", "CAN1_RX1_IRQ", "CAN1_SCE_IRQ"
      ],
      "irqs_literal": [
        35, 36, 37, 38
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_CAN1EN"]
  },
  "can2": {
      "address":"0x40006800",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "CAN2_TX_IRQ", "CAN2_RX0_IRQ", "CAN2_RX1_IRQ", "CAN2_SCE_IRQ"
      ],
      "irqs_literal": [
        79, 80, 81, 82
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_CAN2EN"]
  },
  "usart1": {
      "address":"0x40011000",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "USART1_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        53, 0, 0, 0
      ],
      "gpios": [
        { "name":"USART1_TX", "port":"GPIO_PB", "pin":"6" },
        { "name":"USART1_RX", "port":"GPIO_PB", "pin":"7" },
        { "name":"USART1_SC_TX", "port":"GPIO_PA", "pin":"9" },
        { "name":"USART1_SC_CK", "port":"GPIO_PA", "pin":"8" }
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_APB2ENR",
      "enable_register_bits": ["RCC_APB2ENR_USART1EN"]
  },
  "usart6": {
      "address":"0x40011400",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "USART6_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        87, 0, 0, 0
      ],
      "gpios": [
        { "name":"USART6_TX", "port":"GPIO_PC", "pin":"6" },
        { "name":"USART6_RX", "port":"GPIO_PC", "pin":"7" },
        { "name":"USART6_SC_TX", "port":"GPIO_PC", "pin":"6" },
        { "name":"USART6_SC_CK", "port":"GPIO_PC", "pin":"8" }
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_APB2ENR",
      "enable_register_bits": ["RCC_APB2ENR_USART6EN"]
  },
  "usart2": {
      "address":"0x40004400",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "USART2_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
          54, 0, 0, 0
      ],
      "gpios": [
        { "name":"USART2_TX", "port":"GPIO_PA", "pin":"2" },
        { "name":"USART2_CK", "port":"GPIO_PA", "pin":"3" },
        { "name":"USART2_SC_TX", "port":"GPIO_PA", "pin":"2" },
        { "name":"USART2_SC_CK", "port":"GPIO_PA", "pin":"4" }
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_USART2EN"]
  },
  "usart3": {
      "address":"0x40004800",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "USART3_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        55, 0, 0, 0
      ],
      "gpios": [
        { "name":"USART3_TX", "port":"GPIO_PB", "pin":"10" },
        { "name":"USART3_CK", "port":"GPIO_PB", "pin":"11" },
        { "name":"USART3_SC_TX", "port":"GPIO_PB", "pin":"10" },
        { "name":"USART3_SC_CK", "port":"GPIO_PB", "pin":"12" }
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_USART3EN"]
  },
  "uart4": {
      "address":"0x40004C00",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "UART4_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        68, 0, 0, 0
      ],
      "gpios": [
        { "name":"UART4_TX", "port":"GPIO_PA", "pin":"0" },
        { "name":"UART4_CK", "port":"GPIO_PA", "pin":"1" }
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_UART4EN"]
  },
  "uart5": {
      "address":"0x40005000",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "UART5_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        69, 0, 0, 0
      ],
      "gpios": [
        { "name":"UART5_TX", "port":"GPIO_PC", "pin":"12" },
        { "name":"UART5_CK", "port":"GPIO_PC", "pin":"2" }
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_BUSES",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_UART5EN"]
  },
  "tim1": {
      "address":"0x40010000",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "TIM1_BRK_TIM9_IRQ", "TIM1_UP_TIM10_IRQ", "TIM1_TRG_COM_TIM11_IRQ", "TIM1_CC_IRQ"
      ],
      "irqs_literal": [
        40, 41, 42, 43
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_TIM",
      "enable_register":"r_CORTEX_M_RCC_APB2ENR",
      "enable_register_bits": ["RCC_APB2ENR_TIM1EN"]
  },
  "tim8": {
      "address":"0x40010400",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "TIM8_BRK_TIM12_IRQ", "TIM8_UP_TIM13_IRQ", "TIM8_TRG_COM_TIM14_IRQ", "TIM8_CC_IRQ"
      ],
      "irqs_literal": [
        59, 60, 61, 62
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_TIM",
      "enable_register":"r_CORTEX_M_RCC_APB2ENR",
      "enable_register_bits": ["RCC_APB2ENR_TIM8EN"]
  },
  "tim9": {
      "address":"0x40014000",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "TIM1_BRK_TIM9_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        40, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_TIM",
      "enable_register":"r_CORTEX_M_RCC_APB2ENR",
      "enable_register_bits": ["RCC_APB2ENR_TIM9EN"]
  },
  "tim10": {
      "address":"0x40014400",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "TIM1_UP_TIM10_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        41, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_TIM",
      "enable_register":"r_CORTEX_M_RCC_APB2ENR",
      "enable_register_bits": ["RCC_APB2ENR_TIM10EN"]
  },
  "tim11": {
      "address":"0x40014800",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "TIM1_TRG_COM_TIM11_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        42, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_TIM",
      "enable_register":"r_CORTEX_M_RCC_APB2ENR",
      "enable_register_bits": ["RCC_APB2ENR_TIM11EN"]
  },
  "tim2": {
      "address":"0x40000000",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "TIM2_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        44, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_TIM",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_TIM2EN"]
  },
  "tim3": {
      "address":"0x40000400",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "TIM3_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        45, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_TIM",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_TIM3EN"]
  },
  "tim4": {
      "address":"0x40000800",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "TIM4_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        46, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_TIM",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_TIM4EN"]
  },
  "tim5": {
      "address":"0x40000C00",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "TIM5_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        66, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_TIM",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_TIM5EN"]
  },
  "tim6": {
      "address":"0x40001000",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "TIM6_DAC_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        70, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_TIM",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_TIM6EN"]
  },
  "tim7": {
      "address":"0x40001400",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "TIM7_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        71, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_TIM",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_TIM7EN"]
  },
  "tim12": {
      "address":"0x40001800",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "TIM8_BRK_TIM12_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        59, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_TIM",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_TIM12EN"]
  },
  "tim13": {
      "address":"0x40001C00",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "TIM8_UP_TIM13_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        60, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_TIM",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_TIM13EN"]
  },
  "tim14": {
      "address":"0x40002000",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "TIM8_TRG_COM_TIM14_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        61, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_DEV_TIM",
      "enable_register":"r_CORTEX_M_RCC_APB1ENR",
      "enable_register_bits": ["RCC_APB1ENR_TIM14EN"]
  },
  "flash-ctrl": {
      "address":"0x40023C00",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        "FLASH_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        20, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_TSK_UPGRADE",
      "enable_register":"0",
      "enable_register_bits": ["0"]
  },
  "flash-ctrl-2": {
      "address":"0x40023C00",
      "size":"0x100",
      "memory_subregion_mask":"0",
      "irqs": [
        "FLASH_IRQ", 0, 0, 0
      ],
      "irqs_literal": [
        20, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_TSK_UPGRADE",
      "enable_register":"0",
      "enable_register_bits": ["0"]
  },

  "flash-system": {
      "address":"0x1FFF0000",
      "size":"0x7800",
      "memory_subregion_mask":"0",
      "irqs": [
        0, 0, 0, 0
      ],
      "irqs_literal": [
        0, 0, 0, 0
      ],
      "read_only": "true",
      "permission": "PERM_RES_TSK_UPGRADE",
      "enable_register":"0",
      "enable_register_bits": ["0"]
  },
  "flash-otp": {
      "address":"0x1FFF7800",
      "size":"0x400",
      "memory_subregion_mask":"0",
      "irqs": [
        0, 0, 0, 0
      ],
      "irqs_literal": [
        0, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_TSK_UPGRADE",
      "enable_register":"0",
      "enable_register_bits": ["0"]
  },

  "flash-optbytes-bank1": {
      "address":"0x1FFFC000",
      "size":"0x20",
      "memory_subregion_mask":"0",
      "irqs": [
        0, 0, 0, 0
      ],
      "irqs_literal": [
        0, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_TSK_UPGRADE",
      "enable_register":"0",
      "enable_register_bits": ["0"]
  },
  "flash-optbytes-bank2": {
      "address":"0x1FFEC000",
      "size":"0x20",
      "memory_subregion_mask":"0",
      "irqs": [
        0, 0, 0, 0
      ],
      "irqs_literal": [
        0, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_TSK_UPGRADE",
      "enable_register":"0",
      "enable_register_bits": ["0"]
  },
  "flash-flip-shr": {
      "address":"0x08008000",
      "size":"0x8000",
      "memory_subregion_mask":"0",
      "irqs": [
        0, 0, 0, 0
      ],
      "irqs_literal": [
        0, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_TSK_UPGRADE",
      "enable_register":"0",
      "enable_register_bits": ["0"]
  },
  "flash-flip": {
      "address":"0x08000000",
      "size":"0x100000",
      "memory_subregion_mask":"0b00000001",
      "irqs": [
        0, 0, 0, 0
      ],
      "irqs_literal": [
        0, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_TSK_UPGRADE",
      "enable_register":"0",
      "enable_register_bits": ["0"]
  },
  "flash-flop-shr": {
      "address":"0x08108000",
      "size":"0x8000",
      "memory_subregion_mask":"0",
      "irqs": [
        0, 0, 0, 0
      ],
      "irqs_literal": [
        0, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_TSK_UPGRADE",
      "enable_register":"0",
      "enable_register_bits": ["0"]
  },
  "flash-flop": {
      "address":"0x08100000",
      "size":"0x100000",
      "memory_subregion_mask":"0b00000001",
      "irqs": [
        0, 0, 0, 0
      ],
      "irqs_literal": [
        0, 0, 0, 0
      ],
      "read_only": "false",
      "permission": "PERM_RES_TSK_UPGRADE",
      "enable_register":"0",
      "enable_register_bits": ["0"]
  }
}

