#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Fri Jun  7 03:35:31 2019
# Process ID: 28620
# Log file: /home/peacesong/Documents/Workspace/2019-1/Logic_Design/cpu/planAhead_run_1/planAhead.log
# Journal file: /home/peacesong/Documents/Workspace/2019-1/Logic_Design/cpu/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/peacesong/Documents/Workspace/2019-1/Logic_Design/cpu/pa.fromNetlist.tcl
# create_project -name cpu -dir "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/cpu/planAhead_run_1" -part xc3s50antqg144-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/cpu/tb.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/peacesong/Documents/Workspace/2019-1/Logic_Design/cpu} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "tb.ucf" [current_fileset -constrset]
Adding file '/home/peacesong/Documents/Workspace/2019-1/Logic_Design/cpu/tb.ucf' to fileset 'constrs_1'
# add_files [list {tb.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s50antqg144-4
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design tb.ngc ...
WARNING:NetListWriters:298 - No output is written to tb.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus _COND_2<5 : 1> on block tb is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus seven_seg/COND_15_addsub0000<2 : 0> on
   block tb is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus seven_seg/err_count_decoded<6 : 0> on
   block tb is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus uut/val_C<6 : 0> on block tb is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file tb.edif ...
ngc2edif: Total memory usage is 107268 kilobytes

Parsing EDIF File [./planAhead_run_1/cpu.data/cache/tb_ngc_b73c487a.edif]
Finished Parsing EDIF File [./planAhead_run_1/cpu.data/cache/tb_ngc_b73c487a.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'tb' is not ideal for floorplanning, since the cellview 'tb' defined in file 'tb.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [/home/peacesong/Documents/Workspace/2019-1/Logic_Design/cpu/tb.ucf]
Finished Parsing UCF File [/home/peacesong/Documents/Workspace/2019-1/Logic_Design/cpu/tb.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 8f83539d
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2791.977 ; gain = 90.207
startgroup
set_property package_pin P3 [get_ports {disp_0[0]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {disp_0[1]}]
endgroup
startgroup
set_property package_pin P5 [get_ports {disp_0[2]}]
endgroup
startgroup
set_property package_pin P6 [get_ports {disp_0[3]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {disp_0[4]}]
endgroup
startgroup
set_property package_pin P8 [get_ports {disp_0[5]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {disp_0[6]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {disp_1[0]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {disp_1[1]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {disp_1[2]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {disp_1[3]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {disp_1[4]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {disp_1[5]}]
endgroup
startgroup
set_property package_pin P19 [get_ports {disp_1[6]}]
endgroup
startgroup
set_property package_pin P20 [get_ports {disp_2[0]}]
endgroup
startgroup
set_property package_pin P21 [get_ports {disp_2[1]}]
endgroup
startgroup
set_property package_pin P24 [get_ports {disp_2[2]}]
endgroup
startgroup
set_property package_pin P25 [get_ports {disp_2[3]}]
endgroup
startgroup
set_property package_pin P27 [get_ports {disp_2[4]}]
endgroup
startgroup
set_property package_pin P28 [get_ports {disp_2[5]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {disp_2[6]}]
endgroup
startgroup
set_property package_pin P30 [get_ports {disp_3[0]}]
endgroup
startgroup
set_property package_pin P31 [get_ports {disp_3[1]}]
endgroup
startgroup
set_property package_pin P32 [get_ports {disp_3[2]}]
endgroup
startgroup
set_property package_pin P37 [get_ports {disp_3[3]}]
endgroup
startgroup
set_property package_pin P55 [get_ports {disp_3[0]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {disp_3[1]}]
endgroup
startgroup
set_property package_pin P59 [get_ports {disp_3[2]}]
endgroup
startgroup
set_property package_pin P60 [get_ports {disp_3[3]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {disp_3[4]}]
endgroup
startgroup
set_property package_pin P63 [get_ports {disp_3[5]}]
endgroup
startgroup
set_property package_pin P64 [get_ports {disp_3[6]}]
endgroup
startgroup
set_property package_pin P76 [get_ports {disp_4[6]}]
endgroup
startgroup
set_property package_pin P75 [get_ports {disp_4[5]}]
endgroup
startgroup
set_property package_pin P72 [get_ports {disp_4[4]}]
endgroup
set_property package_pin "" [get_ports [list  {disp_4[2]}]]
startgroup
set_property package_pin P71 [get_ports {disp_4[3]}]
endgroup
startgroup
set_property package_pin P70 [get_ports {disp_4[2]}]
endgroup
startgroup
set_property package_pin P69 [get_ports {disp_4[1]}]
endgroup
startgroup
set_property package_pin P68 [get_ports {disp_4[0]}]
endgroup
startgroup
set_property package_pin P77 [get_ports {disp_5[0]}]
endgroup
startgroup
set_property package_pin P78 [get_ports {disp_5[1]}]
endgroup
set_property package_pin "" [get_ports [list  {disp_5[3]}]]
startgroup
set_property package_pin P79 [get_ports {disp_5[2]}]
endgroup
startgroup
set_property package_pin P82 [get_ports {disp_5[3]}]
endgroup
startgroup
set_property package_pin P83 [get_ports {disp_5[4]}]
endgroup
startgroup
set_property package_pin P84 [get_ports {disp_5[5]}]
endgroup
startgroup
set_property package_pin P85 [get_ports {disp_5[6]}]
endgroup
startgroup
set_property package_pin P47 [get_ports btn0]
endgroup
startgroup
set_property package_pin P48 [get_ports btn1]
endgroup
startgroup
set_property package_pin P49 [get_ports btn2]
endgroup
startgroup
set_property package_pin P57 [get_ports clk]
endgroup
startgroup
set_property package_pin P90 [get_ports green_light]
endgroup
startgroup
set_property package_pin P88 [get_ports orange_light]
endgroup
startgroup
set_property package_pin P87 [get_ports red_light]
endgroup
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /home/peacesong/Documents/Workspace/2019-1/Logic_Design/cpu/planAhead_pid28620.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Jun  7 03:40:11 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
