part=xc7z020clg400-1

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=0
syn.file=E:\robot\project\xilinx_fpga_class\hls\lab2/yuv_filter.c
tb.file=E:\robot\project\xilinx_fpga_class\hls\lab2/image_aux.c
tb.file=E:\robot\project\xilinx_fpga_class\hls\lab2/yuv_filter_test.c
tb.file=E:\robot\project\xilinx_fpga_class\hls\lab2/test_data
syn.top=yuv_filter
clock=10
csim.code_analyzer=0
syn.directive.pipeline=rgb2yuv/RGB2YUV_LOOP_X off
syn.directive.pipeline=rgb2yuv/RGB2YUV_LOOP_Y off
syn.directive.pipeline=yuv2rgb/YUV2RGB_LOOP_X off
syn.directive.pipeline=yuv_scale/YUV_SCALE_LOOP_X off
syn.directive.pipeline=yuv_scale/YUV_SCALE_LOOP_Y off