INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/AESL_axi_s_stream_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_stream_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/AESL_axi_s_stream_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_stream_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/fir_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_coeff_rom
INFO: [VRFC 10-311] analyzing module fir_coeff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/fir_data_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_data_in_V_ram
INFO: [VRFC 10-311] analyzing module fir_data_in_V
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_data_in_V_ram
Compiling module xil_defaultlib.fir_data_in_V(DataWidth=32,Addre...
Compiling module xil_defaultlib.fir_coeff_rom
Compiling module xil_defaultlib.fir_coeff(DataWidth=1,AddressRan...
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_stream_in
Compiling module xil_defaultlib.AESL_axi_s_stream_out
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir
