<stg><name>Jacobi_svd<double, 16, 1, 16></name>


<trans_list>

<trans id="193" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="4" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="13" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1002" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1002" val="1"/>
<literal name="finished" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="17" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="21" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="31" op_0_bw="32">
<![CDATA[
entry:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %lda_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lda

]]></Node>
<StgValue><ssdm name="lda_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64">
<![CDATA[
entry:2 %m_c_right_263_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_c_right_263_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
entry:3 %m_c_right_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_c_right_1_2_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64">
<![CDATA[
entry:4 %m_c_right_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_c_right_2_2_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
entry:5 %m_c_right_3_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_c_right_3_2_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64">
<![CDATA[
entry:6 %m_c_right_4_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_c_right_4_2_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
entry:7 %m_c_right_5_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_c_right_5_2_loc"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
entry:8 %m_c_right_6_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_c_right_6_2_loc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
entry:9 %m_c_right_7_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_c_right_7_2_loc"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
entry:10 %m_s_right_276_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_s_right_276_loc"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
entry:11 %m_s_right_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_s_right_1_2_loc"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
entry:12 %m_s_right_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_s_right_2_2_loc"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
entry:13 %m_s_right_3_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_s_right_3_2_loc"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
entry:14 %m_s_right_4_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_s_right_4_2_loc"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
entry:15 %m_s_right_5_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_s_right_5_2_loc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
entry:16 %m_s_right_6_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_s_right_6_2_loc"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
entry:17 %m_s_right_7_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_s_right_7_2_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %flag_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="flag_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %tmp3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp3_1_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32">
<![CDATA[
entry:20 %empty = trunc i32 %lda_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %tmpOrder = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmpOrder"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %Order = alloca i64 1

]]></Node>
<StgValue><ssdm name="Order"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %rank = add i32 %lda_read, i32 1

]]></Node>
<StgValue><ssdm name="rank"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:27 %rank_1 = select i1 %empty, i32 %rank, i32 %lda_read

]]></Node>
<StgValue><ssdm name="rank_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %dim_1 = add i32 %rank_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="dim_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %lshr_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %rank_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:37 %store_ln148 = store i31 0, i31 %i_2

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="50" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %call_ln961 = call void @Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1, i32 %rank_1, i32 %dim_1, i32 %tmpOrder

]]></Node>
<StgValue><ssdm name="call_ln961"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataU_out, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln957 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Order, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln957"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln137 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmpOrder, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln137"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="31">
<![CDATA[
entry:31 %zext_ln140 = zext i31 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %call_ln961 = call void @Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1, i32 %rank_1, i32 %dim_1, i32 %tmpOrder

]]></Node>
<StgValue><ssdm name="call_ln961"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %tmpOrder_addr_1 = getelementptr i32 %tmpOrder, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="tmpOrder_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34 %sub44_i = add i32 %rank_1, i32 4294967294

]]></Node>
<StgValue><ssdm name="sub44_i"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub44_i, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:36 %icmp = icmp_sgt  i31 %tmp, i31 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
entry:38 %br_ln148 = br void %Loop_precal.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
Loop_precal.i:0 %i = load i31 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="31">
<![CDATA[
Loop_precal.i:1 %trunc_ln148 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln148"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="31">
<![CDATA[
Loop_precal.i:2 %zext_ln148 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Loop_precal.i:3 %icmp_ln148 = icmp_slt  i32 %zext_ln148, i32 %dim_1

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
Loop_precal.i:4 %add_ln148 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Loop_precal.i:5 %br_ln148 = br i1 %icmp_ln148, void %_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit, void %Loop_precal.i.split

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="31" op_4_bw="32" op_5_bw="0">
<![CDATA[
Loop_precal.i.split:2 %call_ln148 = call void @Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal, i4 %trunc_ln148, i32 %Order, i31 %lshr_ln, i32 %tmpOrder

]]></Node>
<StgValue><ssdm name="call_ln148"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_precal.i.split:3 %tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i31.i32.i32, i31 %i, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:0 %m_c_right_061 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_c_right_061"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:1 %m_c_right_1_067 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_c_right_1_067"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:2 %m_c_right_2_068 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_c_right_2_068"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:3 %m_c_right_3_069 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_c_right_3_069"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:4 %m_c_right_4_070 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_c_right_4_070"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:5 %m_c_right_5_071 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_c_right_5_071"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:6 %m_c_right_6_072 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_c_right_6_072"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:7 %m_c_right_7_073 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_c_right_7_073"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:8 %m_s_right_074 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_s_right_074"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:9 %m_s_right_1_080 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_s_right_1_080"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:10 %m_s_right_2_081 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_s_right_2_081"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:11 %m_s_right_3_082 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_s_right_3_082"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:12 %m_s_right_4_083 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_s_right_4_083"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:13 %m_s_right_5_084 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_s_right_5_084"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:14 %m_s_right_6_085 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_s_right_6_085"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:15 %m_s_right_7_086 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_s_right_7_086"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:16 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %rank_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:17 %p_neg = sub i32 0, i32 %rank_1

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:18 %p_lshr = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_neg, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="31">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:19 %p_lshr_cast = zext i31 %p_lshr

]]></Node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:20 %p_neg_t = sub i32 0, i32 %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:21 %div = select i1 %tmp_13, i32 %p_neg_t, i32 %zext_ln140

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
_ZN2xf6solver8internal11GenBlockMatILi16ELb0EEEviPAT__i.exit.loopexit:22 %br_ln0 = br void %Loop_innerWhile

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="93" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="31" op_4_bw="32" op_5_bw="0">
<![CDATA[
Loop_precal.i.split:2 %call_ln148 = call void @Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_precal, i4 %trunc_ln148, i32 %Order, i31 %lshr_ln, i32 %tmpOrder

]]></Node>
<StgValue><ssdm name="call_ln148"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Loop_precal.i.split:7 %or_ln169 = or i4 %trunc_ln148, i4 1

]]></Node>
<StgValue><ssdm name="or_ln169"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="4">
<![CDATA[
Loop_precal.i.split:8 %zext_ln169_1 = zext i4 %or_ln169

]]></Node>
<StgValue><ssdm name="zext_ln169_1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_precal.i.split:9 %tmpOrder_addr_2 = getelementptr i32 %tmpOrder, i64 0, i64 %zext_ln169_1

]]></Node>
<StgValue><ssdm name="tmpOrder_addr_2"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
Loop_precal.i.split:11 %tmpOrder_load = load i4 %tmpOrder_addr_2

]]></Node>
<StgValue><ssdm name="tmpOrder_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
Loop_precal.i.split:4 %exchangeNm = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_s, i1 0

]]></Node>
<StgValue><ssdm name="exchangeNm"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="4">
<![CDATA[
Loop_precal.i.split:5 %zext_ln169 = zext i4 %exchangeNm

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_precal.i.split:6 %tmpOrder_addr = getelementptr i32 %tmpOrder, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="tmpOrder_addr"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
Loop_precal.i.split:10 %c = load i4 %tmpOrder_addr

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
Loop_precal.i.split:11 %tmpOrder_load = load i4 %tmpOrder_addr_2

]]></Node>
<StgValue><ssdm name="tmpOrder_load"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
Loop_precal.i.split:12 %store_ln120 = store i32 %tmpOrder_load, i4 %tmpOrder_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
Loop_precal.i.split:10 %c = load i4 %tmpOrder_addr

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
Loop_precal.i.split:13 %store_ln121 = store i32 %c, i4 %tmpOrder_addr_2

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
Loop_precal.i.split:14 %tmp3 = load i4 %tmpOrder_addr_1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Loop_precal.i.split:0 %speclooptripcount_ln149 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 511, i64 511, i64 511

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln149"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Loop_precal.i.split:1 %specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln148"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
Loop_precal.i.split:14 %tmp3 = load i4 %tmpOrder_addr_1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Loop_precal.i.split:15 %br_ln172 = br i1 %icmp, void %for.inc58.i, void %for.inc54.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="111" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc54.i.preheader:0 %call_ln170 = call void @Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal, i32 %tmp3, i32 %sub44_i, i32 %tmpOrder, i32 %tmp3_1_loc

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="112" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc54.i.preheader:0 %call_ln170 = call void @Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal, i32 %tmp3, i32 %sub44_i, i32 %tmpOrder, i32 %tmp3_1_loc

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc54.i.preheader:1 %tmp3_1_loc_load = load i32 %tmp3_1_loc

]]></Node>
<StgValue><ssdm name="tmp3_1_loc_load"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
for.inc54.i.preheader:2 %br_ln0 = br void %for.inc58.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc58.i:0 %tmp3_0_lcssa_i = phi i32 %tmp3_1_loc_load, void %for.inc54.i.preheader, i32 %tmp3, void %Loop_precal.i.split

]]></Node>
<StgValue><ssdm name="tmp3_0_lcssa_i"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc58.i:1 %store_ln179 = store i32 %tmp3_0_lcssa_i, i4 %tmpOrder_addr_1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc58.i:2 %store_ln148 = store i31 %add_ln148, i31 %i_2

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
for.inc58.i:3 %br_ln148 = br void %Loop_precal.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Loop_innerWhile:0 %speclooptripcount_ln992 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln992"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Loop_innerWhile:1 %specloopname_ln991 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln991"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
Loop_innerWhile:2 %br_ln1002 = br void %VITIS_LOOP_1005_1

]]></Node>
<StgValue><ssdm name="br_ln1002"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_1005_1:0 %i_3 = phi i4 0, void %Loop_innerWhile, i4 %add_ln1002, void %for.inc107

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_1005_1:1 %finished = phi i1 1, void %Loop_innerWhile, i1 %finished_1, void %for.inc107

]]></Node>
<StgValue><ssdm name="finished"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_1005_1:2 %icmp_ln1002 = icmp_eq  i4 %i_3, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln1002"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_1005_1:3 %add_ln1002 = add i4 %i_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln1002"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1005_1:4 %br_ln1002 = br i1 %icmp_ln1002, void %VITIS_LOOP_1005_1.split, void %for.end109

]]></Node>
<StgValue><ssdm name="br_ln1002"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1002" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_1005_1.split:0 %zext_ln1002 = zext i4 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln1002"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1002" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_1005_1.split:3 %cmp5 = icmp_slt  i32 %zext_ln1002, i32 %dim_1

]]></Node>
<StgValue><ssdm name="cmp5"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1002" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="4" op_4_bw="32" op_5_bw="64" op_6_bw="32">
<![CDATA[
VITIS_LOOP_1005_1.split:4 %call_ln961 = call void @Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1, i32 %div, i1 %cmp5, i4 %i_3, i32 %Order, i64 %dataA, i32 %flag_loc

]]></Node>
<StgValue><ssdm name="call_ln961"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1002" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end109:0 %br_ln991 = br i1 %finished, void %Loop_innerWhile, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln991"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1002" val="1"/>
<literal name="finished" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0">
<![CDATA[
while.end:0 %ret_ln1066 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1066"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="132" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="4" op_4_bw="32" op_5_bw="64" op_6_bw="32">
<![CDATA[
VITIS_LOOP_1005_1.split:4 %call_ln961 = call void @Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1, i32 %div, i1 %cmp5, i4 %i_3, i32 %Order, i64 %dataA, i32 %flag_loc

]]></Node>
<StgValue><ssdm name="call_ln961"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_1005_1.split:1 %speclooptripcount_ln1002 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1002"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1005_1.split:2 %specloopname_ln1002 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln1002"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1005_1.split:5 %flag_loc_load = load i32 %flag_loc

]]></Node>
<StgValue><ssdm name="flag_loc_load"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_1005_1.split:6 %icmp_ln1028 = icmp_eq  i32 %flag_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1028"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1005_1.split:7 %br_ln1028 = br i1 %icmp_ln1028, void %for.body38.preheader, void %for.inc107

]]></Node>
<StgValue><ssdm name="br_ln1028"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:0 %m_c_right_061_load = load i64 %m_c_right_061

]]></Node>
<StgValue><ssdm name="m_c_right_061_load"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:1 %m_c_right_1_067_load = load i64 %m_c_right_1_067

]]></Node>
<StgValue><ssdm name="m_c_right_1_067_load"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:2 %m_c_right_2_068_load = load i64 %m_c_right_2_068

]]></Node>
<StgValue><ssdm name="m_c_right_2_068_load"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:3 %m_c_right_3_069_load = load i64 %m_c_right_3_069

]]></Node>
<StgValue><ssdm name="m_c_right_3_069_load"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:4 %m_c_right_4_070_load = load i64 %m_c_right_4_070

]]></Node>
<StgValue><ssdm name="m_c_right_4_070_load"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:5 %m_c_right_5_071_load = load i64 %m_c_right_5_071

]]></Node>
<StgValue><ssdm name="m_c_right_5_071_load"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:6 %m_c_right_6_072_load = load i64 %m_c_right_6_072

]]></Node>
<StgValue><ssdm name="m_c_right_6_072_load"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:7 %m_c_right_7_073_load = load i64 %m_c_right_7_073

]]></Node>
<StgValue><ssdm name="m_c_right_7_073_load"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:8 %m_s_right_074_load = load i64 %m_s_right_074

]]></Node>
<StgValue><ssdm name="m_s_right_074_load"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:9 %m_s_right_1_080_load = load i64 %m_s_right_1_080

]]></Node>
<StgValue><ssdm name="m_s_right_1_080_load"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:10 %m_s_right_2_081_load = load i64 %m_s_right_2_081

]]></Node>
<StgValue><ssdm name="m_s_right_2_081_load"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:11 %m_s_right_3_082_load = load i64 %m_s_right_3_082

]]></Node>
<StgValue><ssdm name="m_s_right_3_082_load"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:12 %m_s_right_4_083_load = load i64 %m_s_right_4_083

]]></Node>
<StgValue><ssdm name="m_s_right_4_083_load"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:13 %m_s_right_5_084_load = load i64 %m_s_right_5_084

]]></Node>
<StgValue><ssdm name="m_s_right_5_084_load"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:14 %m_s_right_6_085_load = load i64 %m_s_right_6_085

]]></Node>
<StgValue><ssdm name="m_s_right_6_085_load"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64">
<![CDATA[
for.body38.preheader:15 %m_s_right_7_086_load = load i64 %m_s_right_7_086

]]></Node>
<StgValue><ssdm name="m_s_right_7_086_load"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="32" op_18_bw="4" op_19_bw="32" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="0" op_38_bw="0">
<![CDATA[
for.body38.preheader:16 %call_ln961 = call void @Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2, i64 %m_s_right_7_086_load, i64 %m_s_right_6_085_load, i64 %m_s_right_5_084_load, i64 %m_s_right_4_083_load, i64 %m_s_right_3_082_load, i64 %m_s_right_2_081_load, i64 %m_s_right_1_080_load, i64 %m_s_right_074_load, i64 %m_c_right_7_073_load, i64 %m_c_right_6_072_load, i64 %m_c_right_5_071_load, i64 %m_c_right_4_070_load, i64 %m_c_right_3_069_load, i64 %m_c_right_2_068_load, i64 %m_c_right_1_067_load, i64 %m_c_right_061_load, i32 %div, i4 %i_3, i32 %Order, i64 %dataA, i64 %m_s_right_7_2_loc, i64 %m_s_right_6_2_loc, i64 %m_s_right_5_2_loc, i64 %m_s_right_4_2_loc, i64 %m_s_right_3_2_loc, i64 %m_s_right_2_2_loc, i64 %m_s_right_1_2_loc, i64 %m_s_right_276_loc, i64 %m_c_right_7_2_loc, i64 %m_c_right_6_2_loc, i64 %m_c_right_5_2_loc, i64 %m_c_right_4_2_loc, i64 %m_c_right_3_2_loc, i64 %m_c_right_2_2_loc, i64 %m_c_right_1_2_loc, i64 %m_c_right_263_loc

]]></Node>
<StgValue><ssdm name="call_ln961"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="155" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="32" op_18_bw="4" op_19_bw="32" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="0" op_38_bw="0">
<![CDATA[
for.body38.preheader:16 %call_ln961 = call void @Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2, i64 %m_s_right_7_086_load, i64 %m_s_right_6_085_load, i64 %m_s_right_5_084_load, i64 %m_s_right_4_083_load, i64 %m_s_right_3_082_load, i64 %m_s_right_2_081_load, i64 %m_s_right_1_080_load, i64 %m_s_right_074_load, i64 %m_c_right_7_073_load, i64 %m_c_right_6_072_load, i64 %m_c_right_5_071_load, i64 %m_c_right_4_070_load, i64 %m_c_right_3_069_load, i64 %m_c_right_2_068_load, i64 %m_c_right_1_067_load, i64 %m_c_right_061_load, i32 %div, i4 %i_3, i32 %Order, i64 %dataA, i64 %m_s_right_7_2_loc, i64 %m_s_right_6_2_loc, i64 %m_s_right_5_2_loc, i64 %m_s_right_4_2_loc, i64 %m_s_right_3_2_loc, i64 %m_s_right_2_2_loc, i64 %m_s_right_1_2_loc, i64 %m_s_right_276_loc, i64 %m_c_right_7_2_loc, i64 %m_c_right_6_2_loc, i64 %m_c_right_5_2_loc, i64 %m_c_right_4_2_loc, i64 %m_c_right_3_2_loc, i64 %m_c_right_2_2_loc, i64 %m_c_right_1_2_loc, i64 %m_c_right_263_loc

]]></Node>
<StgValue><ssdm name="call_ln961"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:17 %m_s_right_7_2_loc_load = load i64 %m_s_right_7_2_loc

]]></Node>
<StgValue><ssdm name="m_s_right_7_2_loc_load"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:18 %m_s_right_6_2_loc_load = load i64 %m_s_right_6_2_loc

]]></Node>
<StgValue><ssdm name="m_s_right_6_2_loc_load"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:19 %m_s_right_5_2_loc_load = load i64 %m_s_right_5_2_loc

]]></Node>
<StgValue><ssdm name="m_s_right_5_2_loc_load"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:20 %m_s_right_4_2_loc_load = load i64 %m_s_right_4_2_loc

]]></Node>
<StgValue><ssdm name="m_s_right_4_2_loc_load"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:21 %m_s_right_3_2_loc_load = load i64 %m_s_right_3_2_loc

]]></Node>
<StgValue><ssdm name="m_s_right_3_2_loc_load"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:22 %m_s_right_2_2_loc_load = load i64 %m_s_right_2_2_loc

]]></Node>
<StgValue><ssdm name="m_s_right_2_2_loc_load"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:23 %m_s_right_1_2_loc_load = load i64 %m_s_right_1_2_loc

]]></Node>
<StgValue><ssdm name="m_s_right_1_2_loc_load"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:24 %m_s_right_276_loc_load = load i64 %m_s_right_276_loc

]]></Node>
<StgValue><ssdm name="m_s_right_276_loc_load"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:25 %m_c_right_7_2_loc_load = load i64 %m_c_right_7_2_loc

]]></Node>
<StgValue><ssdm name="m_c_right_7_2_loc_load"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:26 %m_c_right_6_2_loc_load = load i64 %m_c_right_6_2_loc

]]></Node>
<StgValue><ssdm name="m_c_right_6_2_loc_load"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:27 %m_c_right_5_2_loc_load = load i64 %m_c_right_5_2_loc

]]></Node>
<StgValue><ssdm name="m_c_right_5_2_loc_load"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:28 %m_c_right_4_2_loc_load = load i64 %m_c_right_4_2_loc

]]></Node>
<StgValue><ssdm name="m_c_right_4_2_loc_load"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:29 %m_c_right_3_2_loc_load = load i64 %m_c_right_3_2_loc

]]></Node>
<StgValue><ssdm name="m_c_right_3_2_loc_load"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:30 %m_c_right_2_2_loc_load = load i64 %m_c_right_2_2_loc

]]></Node>
<StgValue><ssdm name="m_c_right_2_2_loc_load"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:31 %m_c_right_1_2_loc_load = load i64 %m_c_right_1_2_loc

]]></Node>
<StgValue><ssdm name="m_c_right_1_2_loc_load"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body38.preheader:32 %m_c_right_263_loc_load = load i64 %m_c_right_263_loc

]]></Node>
<StgValue><ssdm name="m_c_right_263_loc_load"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
for.body38.preheader:33 %call_ln1054 = call void @funcDataflow<double, 16, 1, 16>8, i4 %i_3, i32 %Order, i64 %m_c_right_263_loc_load, i64 %m_c_right_1_2_loc_load, i64 %m_c_right_2_2_loc_load, i64 %m_c_right_3_2_loc_load, i64 %m_c_right_4_2_loc_load, i64 %m_c_right_5_2_loc_load, i64 %m_c_right_6_2_loc_load, i64 %m_c_right_7_2_loc_load, i64 %m_s_right_276_loc_load, i64 %m_s_right_1_2_loc_load, i64 %m_s_right_2_2_loc_load, i64 %m_s_right_3_2_loc_load, i64 %m_s_right_4_2_loc_load, i64 %m_s_right_5_2_loc_load, i64 %m_s_right_6_2_loc_load, i64 %m_s_right_7_2_loc_load, i64 %dataA, i64 %dataU_out, i32 %rank_1

]]></Node>
<StgValue><ssdm name="call_ln1054"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:34 %store_ln0 = store i64 %m_s_right_7_2_loc_load, i64 %m_s_right_7_086

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:35 %store_ln0 = store i64 %m_s_right_6_2_loc_load, i64 %m_s_right_6_085

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:36 %store_ln0 = store i64 %m_s_right_5_2_loc_load, i64 %m_s_right_5_084

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:37 %store_ln0 = store i64 %m_s_right_4_2_loc_load, i64 %m_s_right_4_083

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:38 %store_ln0 = store i64 %m_s_right_3_2_loc_load, i64 %m_s_right_3_082

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:39 %store_ln0 = store i64 %m_s_right_2_2_loc_load, i64 %m_s_right_2_081

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:40 %store_ln0 = store i64 %m_s_right_1_2_loc_load, i64 %m_s_right_1_080

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:41 %store_ln0 = store i64 %m_s_right_276_loc_load, i64 %m_s_right_074

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:42 %store_ln0 = store i64 %m_c_right_7_2_loc_load, i64 %m_c_right_7_073

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:43 %store_ln0 = store i64 %m_c_right_6_2_loc_load, i64 %m_c_right_6_072

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:44 %store_ln0 = store i64 %m_c_right_5_2_loc_load, i64 %m_c_right_5_071

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:45 %store_ln0 = store i64 %m_c_right_4_2_loc_load, i64 %m_c_right_4_070

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:46 %store_ln0 = store i64 %m_c_right_3_2_loc_load, i64 %m_c_right_3_069

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:47 %store_ln0 = store i64 %m_c_right_2_2_loc_load, i64 %m_c_right_2_068

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:48 %store_ln0 = store i64 %m_c_right_1_2_loc_load, i64 %m_c_right_1_067

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body38.preheader:49 %store_ln0 = store i64 %m_c_right_263_loc_load, i64 %m_c_right_061

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="189" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
for.body38.preheader:33 %call_ln1054 = call void @funcDataflow<double, 16, 1, 16>8, i4 %i_3, i32 %Order, i64 %m_c_right_263_loc_load, i64 %m_c_right_1_2_loc_load, i64 %m_c_right_2_2_loc_load, i64 %m_c_right_3_2_loc_load, i64 %m_c_right_4_2_loc_load, i64 %m_c_right_5_2_loc_load, i64 %m_c_right_6_2_loc_load, i64 %m_c_right_7_2_loc_load, i64 %m_s_right_276_loc_load, i64 %m_s_right_1_2_loc_load, i64 %m_s_right_2_2_loc_load, i64 %m_s_right_3_2_loc_load, i64 %m_s_right_4_2_loc_load, i64 %m_s_right_5_2_loc_load, i64 %m_s_right_6_2_loc_load, i64 %m_s_right_7_2_loc_load, i64 %dataA, i64 %dataU_out, i32 %rank_1

]]></Node>
<StgValue><ssdm name="call_ln1054"/></StgValue>
</operation>

<operation id="190" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
for.body38.preheader:50 %br_ln1056 = br void %for.inc107

]]></Node>
<StgValue><ssdm name="br_ln1056"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="191" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc107:0 %finished_1 = phi i1 0, void %for.body38.preheader, i1 %finished, void %VITIS_LOOP_1005_1.split

]]></Node>
<StgValue><ssdm name="finished_1"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
for.inc107:1 %br_ln1002 = br void %VITIS_LOOP_1005_1

]]></Node>
<StgValue><ssdm name="br_ln1002"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
