$date
	Mon Oct 24 11:05:47 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testmodule $end
$var wire 1 ! clock $end
$var wire 1 " p1 $end
$scope module clk $end
$var reg 1 # clk $end
$upscope $end
$scope module pls $end
$var wire 1 ! clock $end
$var reg 1 $ signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
x"
0!
$end
#12
1$
1"
1#
1!
#18
0$
0"
#24
1$
1"
0#
0!
#30
0$
0"
#36
1$
1"
1#
1!
#42
0$
0"
#48
1$
1"
0#
0!
#54
0$
0"
#60
1$
1"
1#
1!
#66
0$
0"
#72
1$
1"
0#
0!
#78
0$
0"
#84
1$
1"
1#
1!
#90
0$
0"
#96
1$
1"
0#
0!
#102
0$
0"
#108
1$
1"
1#
1!
#114
0$
0"
#120
1$
1"
0#
0!
#126
0$
0"
#132
1$
1"
1#
1!
#138
0$
0"
#144
1$
1"
0#
0!
#150
0$
0"
#156
1$
1"
1#
1!
#162
0$
0"
#168
1$
1"
0#
0!
#174
0$
0"
#180
1$
1"
1#
1!
#186
0$
0"
#192
1$
1"
0#
0!
#198
0$
0"
#204
1$
1"
1#
1!
#210
0$
0"
#216
1$
1"
0#
0!
#222
0$
0"
#228
1$
1"
1#
1!
#234
0$
0"
#240
1$
1"
0#
0!
#246
0$
0"
#252
1$
1"
1#
1!
#258
0$
0"
#264
1$
1"
0#
0!
#270
0$
0"
#276
1$
1"
1#
1!
