;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -701, -600
	SUB 10, @72
	SUB @187, 106
	ADD @-302, 0
	SPL 0, <-54
	SUB 12, @10
	MOV -1, <-20
	JMZ 12, #10
	ADD 3, @540
	JMP 0, <-54
	SUB 12, @10
	MOV -1, <-20
	SUB -700, -600
	JMN 2, -125
	JMN 2, -125
	SLT 300, 90
	JMP 100, <2
	JMN @12, #200
	JMP 100, 2
	SUB 12, @18
	SPL 0, <802
	ADD @-302, 0
	SLT @-302, 0
	MOV @12, @802
	SUB #12, @203
	SUB #110, -100
	JMZ <130, 9
	JMN <121, 106
	JMZ <130, 9
	ADD 870, -65
	ADD 870, -65
	ADD 870, -65
	SUB @121, 106
	SUB @-821, 106
	JMP 100, 2
	SUB 12, @10
	CMP -207, <-120
	ADD 3, @540
	SPL 0, <802
	SPL 0, <802
	JMN <151, 106
	JMN <151, 106
	JMN <151, 106
	CMP -207, <-120
	JMN @12, #200
	CMP -207, <-120
	CMP -207, <-120
	CMP 30, 9
	DJN -1, #-20
