{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 10:06:03 2019 " "Info: Processing started: Sat Sep 21 10:06:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off game -c game " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "game EP3C40Q240C8 " "Info: Selected device EP3C40Q240C8 for design \"game\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Info: Device EP3C16Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "Warning: No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r " "Info: Pin r not assigned to an exact location on the device" {  } { { "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" { r } } } { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 9 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g " "Info: Pin g not assigned to an exact location on the device" {  } { { "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" { g } } } { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 9 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { g } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b " "Info: Pin b not assigned to an exact location on the device" {  } { { "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" { b } } } { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 9 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hs " "Info: Pin hs not assigned to an exact location on the device" {  } { { "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" { hs } } } { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 9 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { hs } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vs " "Info: Pin vs not assigned to an exact location on the device" {  } { { "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" { vs } } } { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 9 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { vs } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MS " "Info: Pin MS not assigned to an exact location on the device" {  } { { "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" { MS } } } { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 8 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk50MHz " "Info: Pin clk50MHz not assigned to an exact location on the device" {  } { { "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" { clk50MHz } } } { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 7 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50MHz } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_data " "Info: Pin key_data not assigned to an exact location on the device" {  } { { "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" { key_data } } } { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 11 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_data } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_clk " "Info: Pin key_clk not assigned to an exact location on the device" {  } { { "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusll8.1/quartus/quartus/bin/pin_planner.ppl" { key_clk } } } { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 10 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[0\]\|combout " "Warning: Node \"i_receiver\|key_code\[0\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[5\]\|combout " "Warning: Node \"i_receiver\|key_code\[5\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[2\]\|combout " "Warning: Node \"i_receiver\|key_code\[2\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[6\]\|combout " "Warning: Node \"i_receiver\|key_code\[6\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[1\]\|combout " "Warning: Node \"i_receiver\|key_code\[1\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[3\]\|combout " "Warning: Node \"i_receiver\|key_code\[3\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[4\]\|combout " "Warning: Node \"i_receiver\|key_code\[4\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[2\]\|combout " "Warning: Node \"i_mid\|count_tempv\[2\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[3\]\|combout " "Warning: Node \"i_mid\|count_tempv\[3\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[4\]\|combout " "Warning: Node \"i_mid\|count_tempv\[4\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[5\]\|combout " "Warning: Node \"i_mid\|count_tempv\[5\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[6\]\|combout " "Warning: Node \"i_mid\|count_tempv\[6\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "game.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'game.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Rise) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Fall) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Fall) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Rise) vga640480:i_vga640480\|vcnt\[1\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Fall) vga640480:i_vga640480\|vcnt\[1\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Fall) to vga640480:i_vga640480\|vcnt\[1\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[1\] (Fall) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Rise) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Fall) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) clk25MHz (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) clk25MHz (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Fall) clk25MHz (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Rise) clk25MHz (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) clk25MHz (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk50MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Fall) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Fall) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) VGA:vga1\|clk2 (Fall) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to VGA:vga1\|clk2 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Fall) VGA:vga1\|clk2 (Fall) setup and hold " "Warning: From VGA:vga1\|clk2 (Fall) to VGA:vga1\|clk2 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk2 (Fall) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk2 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From clk25MHz (Rise) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Fall) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Fall) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Fall) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Fall) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) VGA:vga1\|clk1 (Fall) setup and hold " "Warning: From clk25MHz (Rise) to VGA:vga1\|clk1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk1 (Fall) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Fall) VGA:vga1\|clk1 (Fall) setup and hold " "Warning: From VGA:vga1\|clk1 (Fall) to VGA:vga1\|clk1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) XIHAO:xihao1\|CounterY1\[0\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Rise) XIHAO:xihao1\|CounterY1\[0\] (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) XIHAO:xihao1\|CounterY1\[0\] (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to XIHAO:xihao1\|CounterY1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From clk25MHz (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Rise) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50MHz~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node clk50MHz~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 7 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50MHz~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25MHz  " "Info: Automatically promoted node clk25MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XIHAO:xihao1\|CounterY1\[4\] " "Info: Destination node XIHAO:xihao1\|CounterY1\[4\]" {  } { { "XIHAO.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/XIHAO.vhd" 21 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { XIHAO:xihao1|CounterY1[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XIHAO:xihao1\|CounterY1\[5\] " "Info: Destination node XIHAO:xihao1\|CounterY1\[5\]" {  } { { "XIHAO.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/XIHAO.vhd" 21 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { XIHAO:xihao1|CounterY1[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XIHAO:xihao1\|CounterY1\[6\] " "Info: Destination node XIHAO:xihao1\|CounterY1\[6\]" {  } { { "XIHAO.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/XIHAO.vhd" 21 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { XIHAO:xihao1|CounterY1[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XIHAO:xihao1\|CounterY1\[7\] " "Info: Destination node XIHAO:xihao1\|CounterY1\[7\]" {  } { { "XIHAO.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/XIHAO.vhd" 21 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { XIHAO:xihao1|CounterY1[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XIHAO:xihao1\|CounterY1\[8\] " "Info: Destination node XIHAO:xihao1\|CounterY1\[8\]" {  } { { "XIHAO.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/XIHAO.vhd" 21 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { XIHAO:xihao1|CounterY1[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XIHAO:xihao1\|CounterY1\[3\] " "Info: Destination node XIHAO:xihao1\|CounterY1\[3\]" {  } { { "XIHAO.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/XIHAO.vhd" 21 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { XIHAO:xihao1|CounterY1[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|vcnt\[7\] " "Info: Destination node vga640480:i_vga640480\|vcnt\[7\]" {  } { { "vga640480.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/vga640480.vhd" 43 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|vcnt[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|vcnt\[5\] " "Info: Destination node vga640480:i_vga640480\|vcnt\[5\]" {  } { { "vga640480.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/vga640480.vhd" 43 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|vcnt[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|vcnt\[6\] " "Info: Destination node vga640480:i_vga640480\|vcnt\[6\]" {  } { { "vga640480.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/vga640480.vhd" 43 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|vcnt[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[0\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[0\]" {  } { { "vga640480.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/vga640480.vhd" 32 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 97 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25MHz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA:vga1\|clk2  " "Info: Automatically promoted node VGA:vga1\|clk2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:vga1\|clk2~31 " "Info: Destination node VGA:vga1\|clk2~31" {  } { { "VGA.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/VGA.vhd" 24 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA:vga1|clk2~31 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "VGA.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/VGA.vhd" 24 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA:vga1|clk2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga640480:i_vga640480\|process_3~0  " "Info: Automatically promoted node vga640480:i_vga640480\|process_3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "conterY\[9\] " "Info: Destination node conterY\[9\]" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 108 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { conterY[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "conterY\[8\] " "Info: Destination node conterY\[8\]" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 108 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { conterY[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "conterY\[7\] " "Info: Destination node conterY\[7\]" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 108 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { conterY[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "conterY\[6\] " "Info: Destination node conterY\[6\]" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 108 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { conterY[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "conterY\[5\] " "Info: Destination node conterY\[5\]" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 108 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { conterY[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "conterY\[4\] " "Info: Destination node conterY\[4\]" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 108 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { conterY[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "conterY\[3\] " "Info: Destination node conterY\[3\]" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 108 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { conterY[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "conterY\[2\] " "Info: Destination node conterY\[2\]" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 108 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { conterY[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vs~10 " "Info: Destination node vs~10" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 9 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { vs~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|process_3~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA:vga1\|clk1  " "Info: Automatically promoted node VGA:vga1\|clk1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:vga1\|clk1~39 " "Info: Destination node VGA:vga1\|clk1~39" {  } { { "VGA.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/VGA.vhd" 24 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA:vga1|clk1~39 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "VGA.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/VGA.vhd" 24 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA:vga1|clk1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "receiver:i_receiver\|receive_flag  " "Info: Automatically promoted node receiver:i_receiver\|receive_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:i_receiver\|rec_shift_reg\[7\]~159 " "Info: Destination node receiver:i_receiver\|rec_shift_reg\[7\]~159" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 20 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:i_receiver|rec_shift_reg[7]~159 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:i_receiver\|receive_flag~146 " "Info: Destination node receiver:i_receiver\|receive_flag~146" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 16 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:i_receiver|receive_flag~146 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:i_receiver\|rec_shift_reg\[7\]~161 " "Info: Destination node receiver:i_receiver\|rec_shift_reg\[7\]~161" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 20 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:i_receiver|rec_shift_reg[7]~161 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 16 -1 0 } } { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:i_receiver|receive_flag } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mid:i_mid\|process_0~183  " "Info: Automatically promoted node mid:i_mid\|process_0~183 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusll8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mid:i_mid|process_0~183 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 3 5 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 3 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 7 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 16 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 18 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 17 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 18 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 18 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X34_Y22 X44_Y32 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.fit.smsg " "Info: Generated suppressed messages file D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 4 4 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 4 processors out of 4 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 68 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Info: Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 21 10:06:11 2019 " "Info: Processing ended: Sat Sep 21 10:06:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
