{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 2359, "design__instance__area": 69370.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.12333992123603821, "power__switching__total": 0.0872572660446167, "power__leakage__total": 7.549185170319106e-07, "power__total": 0.2105979472398758, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5408490475229869, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5380742670390651, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5996296962018937, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.206329403846856, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.59963, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.206329, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 6, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.77041653015549, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.764356044537264, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.974690133969506, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.5090643606297585, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -324.4883067421959, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.5090643606297585, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.33396, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 147, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.509064, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 147, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4389793930388348, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4371550190020227, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.27542757743000906, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.476878106057166, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.275428, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.467895, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 6, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.43607899081612383, "clock__skew__worst_setup": 0.4342327453851081, "timing__hold__ws": 0.2729749836769455, "timing__setup__ws": -4.753349848271366, "timing__hold__tns": 0, "timing__setup__tns": -358.3599367572538, "timing__hold__wns": 0, "timing__setup__wns": -4.753349848271366, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.272975, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 441, "timing__setup_r2r__ws": -4.75335, "timing__setup_r2r_vio__count": 441, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3195, "design__instance__area__stdcell": 73040.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.700809, "design__instance__utilization__stdcell": 0.700809, "design__rows": 82, "design__rows:GF018hv5v_mcu_sc7": 82, "design__sites": 47478, "design__sites:GF018hv5v_mcu_sc7": 47478, "design__instance__count__class:buffer": 199, "design__instance__area__class:buffer": 4157.71, "design__instance__count__class:inverter": 139, "design__instance__area__class:inverter": 1365.41, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 18154.3, "design__instance__count__class:multi_input_combinational_cell": 1412, "design__instance__area__class:multi_input_combinational_cell": 33735.8, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19895634, "design__instance__count__class:timing_repair_buffer": 202, "design__instance__area__class:timing_repair_buffer": 6100.46, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 98493.8, "design__violations": 0, "design__instance__count__class:clock_buffer": 96, "design__instance__area__class:clock_buffer": 5163.11, "design__instance__count__class:clock_inverter": 31, "design__instance__area__class:clock_inverter": 693.683, "design__instance__count__setup_buffer": 65, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2362, "route__net__special": 2, "route__drc_errors__iter:0": 727, "route__wirelength__iter:0": 108069, "route__drc_errors__iter:1": 218, "route__wirelength__iter:1": 106707, "route__drc_errors__iter:2": 148, "route__wirelength__iter:2": 106263, "route__drc_errors__iter:3": 21, "route__wirelength__iter:3": 106209, "route__drc_errors__iter:4": 3, "route__wirelength__iter:4": 106238, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 106224, "route__drc_errors": 0, "route__wirelength": 106224, "route__vias": 15965, "route__vias__singlecut": 15965, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 644.78, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 58, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 58, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 58, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5364064899643052, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.533924475300257, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5958579354136619, "timing__setup__ws__corner:min_tt_025C_5v00": 2.3121727409375543, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.595858, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.312173, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 58, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7623638602855338, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7573396568678009, "timing__hold__ws__corner:min_ss_125C_4v50": 0.981550424277292, "timing__setup__ws__corner:min_ss_125C_4v50": -4.303459044260041, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -296.3936735493465, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.303459044260041, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.328308, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 147, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.303459, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 147, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 58, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.43607899081612383, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4342327453851081, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2729749836769455, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.532171655139406, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.272975, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.553573, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 58, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5464636675619136, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5431055758843565, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6041450843930505, "timing__setup__ws__corner:max_tt_025C_5v00": 2.0786279952291493, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.604145, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.078628, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 58, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 6, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7800009747758432, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7727434466586116, "timing__hold__ws__corner:max_ss_125C_4v50": 0.9657896977739695, "timing__setup__ws__corner:max_ss_125C_4v50": -4.753349848271366, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -358.3599367572538, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.753349848271366, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.341915, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 147, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.75335, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 147, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 58, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4424353508787804, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.44070129348757586, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.27836445048011044, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.40878279696052, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.278364, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.364769, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 58, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 58, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99703, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.9986, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00296602, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00856676, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00223894, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00856676, "design_powergrid__voltage__worst": 0.00856676, "design_powergrid__voltage__worst__net:VDD": 4.99703, "design_powergrid__drop__worst": 0.00856676, "design_powergrid__drop__worst__net:VDD": 0.00296602, "design_powergrid__voltage__worst__net:VSS": 0.00856676, "design_powergrid__drop__worst__net:VSS": 0.00856676, "ir__voltage__worst": 5, "ir__drop__avg": 0.0014, "ir__drop__worst": 0.00297, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}