

================================================================
== Vitis HLS Report for 'insert_ip_checksum_512_s'
================================================================
* Date:           Sat Mar 18 14:35:17 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mac_ip_encode_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.866 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       33|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       64|    -|
|Register             |        -|     -|     1165|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1165|       97|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_286                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_288                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op20_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op29_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op55_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op57_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_66_p3            |       and|   0|  0|   2|           1|           0|
    |tmp_2_i_nbreadreq_fu_80_p3        |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln117_fu_118_p3            |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln100_fu_196_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          16|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done                  |   9|          2|    1|          2|
    |checksumFifo_blk_n       |   9|          2|    1|          2|
    |dataStreamBuffer1_blk_n  |   9|          2|    1|          2|
    |dataStreamBuffer2_blk_n  |   9|          2|    1|          2|
    |dataStreamBuffer2_din    |  14|          3|  577|       1731|
    |wordCount_V              |  14|          3|    2|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  64|         14|  583|       1745|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                 |    1|   0|    1|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |p_Result_33_reg_241       |  512|   0|  512|          0|
    |reg_109                   |  577|   0|  577|          0|
    |tmp_1_i_reg_229           |    1|   0|    1|          0|
    |tmp_2_i_reg_237           |    1|   0|    1|          0|
    |tmp_i_53_reg_251          |    1|   0|    1|          0|
    |tmp_i_reg_233             |    1|   0|    1|          0|
    |tmp_reg_246               |   65|   0|   65|          0|
    |wordCount_V               |    2|   0|    2|          0|
    |wordCount_V_load_reg_225  |    2|   0|    2|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     | 1165|   0| 1165|          0|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  insert_ip_checksum<512>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  insert_ip_checksum<512>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  insert_ip_checksum<512>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  insert_ip_checksum<512>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  insert_ip_checksum<512>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  insert_ip_checksum<512>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  insert_ip_checksum<512>|  return value|
|dataStreamBuffer1_dout     |   in|  577|     ap_fifo|        dataStreamBuffer1|       pointer|
|dataStreamBuffer1_empty_n  |   in|    1|     ap_fifo|        dataStreamBuffer1|       pointer|
|dataStreamBuffer1_read     |  out|    1|     ap_fifo|        dataStreamBuffer1|       pointer|
|checksumFifo_dout          |   in|   16|     ap_fifo|             checksumFifo|       pointer|
|checksumFifo_empty_n       |   in|    1|     ap_fifo|             checksumFifo|       pointer|
|checksumFifo_read          |  out|    1|     ap_fifo|             checksumFifo|       pointer|
|dataStreamBuffer2_din      |  out|  577|     ap_fifo|        dataStreamBuffer2|       pointer|
|dataStreamBuffer2_full_n   |   in|    1|     ap_fifo|        dataStreamBuffer2|       pointer|
|dataStreamBuffer2_write    |  out|    1|     ap_fifo|        dataStreamBuffer2|       pointer|
+---------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer1, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer1, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer1, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer2, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer2, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer2, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer2, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer1, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:77]   --->   Operation 15 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wordCount_V_load = load i2 %wordCount_V"   --->   Operation 16 'load' 'wordCount_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.49ns)   --->   "%switch_ln86 = switch i2 %wordCount_V_load, void, i2 0, void, i2 1, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:86]   --->   Operation 17 'switch' 'switch_ln86' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %dataStreamBuffer1, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 18 'nbreadreq' 'tmp_1_i' <Predicate = (wordCount_V_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.27> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 32> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %tmp_1_i, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:107]   --->   Operation 19 'br' 'br_ln107' <Predicate = (wordCount_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.16ns)   --->   "%dataStreamBuffer1_read_1 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'read' 'dataStreamBuffer1_read_1' <Predicate = (wordCount_V_load == 1 & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.27> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 32> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %dataStreamBuffer1_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'bitselect' 'tmp_last_V_1' <Predicate = (wordCount_V_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln117 = select i1 %tmp_last_V_1, i2 0, i2 2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:117]   --->   Operation 22 'select' 'select_ln117' <Predicate = (wordCount_V_load == 1 & tmp_1_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%store_ln117 = store i2 %select_ln117, i2 %wordCount_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:117]   --->   Operation 23 'store' 'store_ln117' <Predicate = (wordCount_V_load == 1 & tmp_1_i)> <Delay = 0.41>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln122 = br void %insert_ip_checksum<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:122]   --->   Operation 24 'br' 'br_ln122' <Predicate = (wordCount_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %dataStreamBuffer1, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 25 'nbreadreq' 'tmp_i' <Predicate = (wordCount_V_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.27> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 32> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:89]   --->   Operation 26 'br' 'br_ln89' <Predicate = (wordCount_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %checksumFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 27 'nbreadreq' 'tmp_2_i' <Predicate = (wordCount_V_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %tmp_2_i, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:89]   --->   Operation 28 'br' 'br_ln89' <Predicate = (wordCount_V_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.16ns)   --->   "%dataStreamBuffer1_read_2 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'read' 'dataStreamBuffer1_read_2' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.27> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 32> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i577 %dataStreamBuffer1_read_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'trunc' 'tmp_data_V' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %dataStreamBuffer1_read_2, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'bitselect' 'tmp_last_V' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.16ns)   --->   "%p_Val2_s = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %checksumFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 32 'read' 'p_Val2_s' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_Val2_s, i32 8, i32 15"   --->   Operation 33 'partselect' 'p_Result_i' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_i, i32 0, i32 7"   --->   Operation 34 'partset' 'p_Result_s' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i16 %p_Val2_s"   --->   Operation 35 'trunc' 'trunc_ln674' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_32 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_s, i8 %trunc_ln674, i32 8, i32 15"   --->   Operation 36 'partset' 'p_Result_32' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_33 = partset i512 @llvm.part.set.i512.i16, i512 %tmp_data_V, i16 %p_Result_32, i32 80, i32 95"   --->   Operation 37 'partset' 'p_Result_33' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = partselect i65 @_ssdm_op_PartSelect.i65.i577.i32.i32, i577 %dataStreamBuffer1_read_2, i32 512, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 38 'partselect' 'tmp' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.12ns)   --->   "%xor_ln100 = xor i1 %tmp_last_V, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:100]   --->   Operation 39 'xor' 'xor_ln100' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%select_ln100_cast_i = zext i1 %xor_ln100" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:100]   --->   Operation 40 'zext' 'select_ln100_cast_i' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.41ns)   --->   "%store_ln100 = store i2 %select_ln100_cast_i, i2 %wordCount_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:100]   --->   Operation 41 'store' 'store_ln100' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 0.41>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln105 = br void %insert_ip_checksum<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:105]   --->   Operation 42 'br' 'br_ln105' <Predicate = (wordCount_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_i_53 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %dataStreamBuffer1, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 43 'nbreadreq' 'tmp_i_53' <Predicate = (wordCount_V_load != 0 & wordCount_V_load != 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.27> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 32> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %tmp_i_53, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:124]   --->   Operation 44 'br' 'br_ln124' <Predicate = (wordCount_V_load != 0 & wordCount_V_load != 1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.16ns)   --->   "%dataStreamBuffer1_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 45 'read' 'dataStreamBuffer1_read' <Predicate = (wordCount_V_load != 0 & wordCount_V_load != 1 & tmp_i_53)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.27> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 32> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %dataStreamBuffer1_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 46 'bitselect' 'tmp_last_V_2' <Predicate = (wordCount_V_load != 0 & wordCount_V_load != 1 & tmp_i_53)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %tmp_last_V_2, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:128]   --->   Operation 47 'br' 'br_ln128' <Predicate = (wordCount_V_load != 0 & wordCount_V_load != 1 & tmp_i_53)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.41ns)   --->   "%store_ln130 = store i2 0, i2 %wordCount_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:130]   --->   Operation 48 'store' 'store_ln130' <Predicate = (wordCount_V_load != 0 & wordCount_V_load != 1 & tmp_i_53 & tmp_last_V_2)> <Delay = 0.41>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln131 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:131]   --->   Operation 49 'br' 'br_ln131' <Predicate = (wordCount_V_load != 0 & wordCount_V_load != 1 & tmp_i_53 & tmp_last_V_2)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln132 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:132]   --->   Operation 50 'br' 'br_ln132' <Predicate = (wordCount_V_load != 0 & wordCount_V_load != 1 & tmp_i_53)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln133 = br void %insert_ip_checksum<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:133]   --->   Operation 51 'br' 'br_ln133' <Predicate = (wordCount_V_load != 0 & wordCount_V_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 52 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer2, i577 %dataStreamBuffer1_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 52 'write' 'write_ln173' <Predicate = (wordCount_V_load == 1 & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln121 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:121]   --->   Operation 53 'br' 'br_ln121' <Predicate = (wordCount_V_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp, i512 %p_Result_33" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 54 'bitconcatenate' 'p_s' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer2, i577 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 55 'write' 'write_ln173' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln104 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:104]   --->   Operation 56 'br' 'br_ln104' <Predicate = (wordCount_V_load == 0 & tmp_i & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer2, i577 %dataStreamBuffer1_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 57 'write' 'write_ln173' <Predicate = (wordCount_V_load != 0 & wordCount_V_load != 1 & tmp_i_53)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wordCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dataStreamBuffer1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ checksumFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataStreamBuffer2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specpipeline_ln77        (specpipeline  ) [ 000]
wordCount_V_load         (load          ) [ 011]
switch_ln86              (switch        ) [ 000]
tmp_1_i                  (nbreadreq     ) [ 011]
br_ln107                 (br            ) [ 000]
dataStreamBuffer1_read_1 (read          ) [ 011]
tmp_last_V_1             (bitselect     ) [ 000]
select_ln117             (select        ) [ 000]
store_ln117              (store         ) [ 000]
br_ln122                 (br            ) [ 000]
tmp_i                    (nbreadreq     ) [ 011]
br_ln89                  (br            ) [ 000]
tmp_2_i                  (nbreadreq     ) [ 011]
br_ln89                  (br            ) [ 000]
dataStreamBuffer1_read_2 (read          ) [ 000]
tmp_data_V               (trunc         ) [ 000]
tmp_last_V               (bitselect     ) [ 000]
p_Val2_s                 (read          ) [ 000]
p_Result_i               (partselect    ) [ 000]
p_Result_s               (partset       ) [ 000]
trunc_ln674              (trunc         ) [ 000]
p_Result_32              (partset       ) [ 000]
p_Result_33              (partset       ) [ 011]
tmp                      (partselect    ) [ 011]
xor_ln100                (xor           ) [ 000]
select_ln100_cast_i      (zext          ) [ 000]
store_ln100              (store         ) [ 000]
br_ln105                 (br            ) [ 000]
tmp_i_53                 (nbreadreq     ) [ 011]
br_ln124                 (br            ) [ 000]
dataStreamBuffer1_read   (read          ) [ 011]
tmp_last_V_2             (bitselect     ) [ 010]
br_ln128                 (br            ) [ 000]
store_ln130              (store         ) [ 000]
br_ln131                 (br            ) [ 000]
br_ln132                 (br            ) [ 000]
br_ln133                 (br            ) [ 000]
write_ln173              (write         ) [ 000]
br_ln121                 (br            ) [ 000]
p_s                      (bitconcatenate) [ 000]
write_ln173              (write         ) [ 000]
br_ln104                 (br            ) [ 000]
write_ln173              (write         ) [ 000]
ret_ln0                  (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wordCount_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wordCount_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dataStreamBuffer1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreamBuffer1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="checksumFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="checksumFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataStreamBuffer2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreamBuffer2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i577.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i65.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i65.i512"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="grp_nbreadreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="577" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1_i/1 tmp_i/1 tmp_i_53/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="577" slack="0"/>
<pin id="76" dir="0" index="1" bw="577" slack="0"/>
<pin id="77" dir="1" index="2" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dataStreamBuffer1_read_1/1 dataStreamBuffer1_read_2/1 dataStreamBuffer1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_2_i_nbreadreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_Val2_s_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="577" slack="0"/>
<pin id="97" dir="0" index="2" bw="577" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="577" slack="0"/>
<pin id="104" dir="0" index="2" bw="11" slack="0"/>
<pin id="105" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V_1/1 tmp_last_V/1 tmp_last_V_2/1 "/>
</bind>
</comp>

<comp id="109" class="1005" name="reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="577" slack="1"/>
<pin id="111" dir="1" index="1" bw="577" slack="1"/>
</pin_list>
<bind>
<opset="dataStreamBuffer1_read_1 dataStreamBuffer1_read "/>
</bind>
</comp>

<comp id="114" class="1004" name="wordCount_V_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wordCount_V_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="select_ln117_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="2" slack="0"/>
<pin id="121" dir="0" index="2" bw="2" slack="0"/>
<pin id="122" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln117_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="2" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_data_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="577" slack="0"/>
<pin id="134" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_Result_i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="0" index="3" bw="5" slack="0"/>
<pin id="141" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_Result_s_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="0" index="3" bw="1" slack="0"/>
<pin id="151" dir="0" index="4" bw="4" slack="0"/>
<pin id="152" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln674_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Result_32_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="0" index="3" bw="5" slack="0"/>
<pin id="167" dir="0" index="4" bw="5" slack="0"/>
<pin id="168" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_32/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_Result_33_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="512" slack="0"/>
<pin id="176" dir="0" index="1" bw="512" slack="0"/>
<pin id="177" dir="0" index="2" bw="16" slack="0"/>
<pin id="178" dir="0" index="3" bw="8" slack="0"/>
<pin id="179" dir="0" index="4" bw="8" slack="0"/>
<pin id="180" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_33/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="65" slack="0"/>
<pin id="188" dir="0" index="1" bw="577" slack="0"/>
<pin id="189" dir="0" index="2" bw="11" slack="0"/>
<pin id="190" dir="0" index="3" bw="11" slack="0"/>
<pin id="191" dir="1" index="4" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="xor_ln100_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="select_ln100_cast_i_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln100_cast_i/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln100_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln130_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="2" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_s_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="577" slack="0"/>
<pin id="220" dir="0" index="1" bw="65" slack="1"/>
<pin id="221" dir="0" index="2" bw="512" slack="1"/>
<pin id="222" dir="1" index="3" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="wordCount_V_load_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="1"/>
<pin id="227" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCount_V_load "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_1_i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp_2_i_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="241" class="1005" name="p_Result_33_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="512" slack="1"/>
<pin id="243" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_33 "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="65" slack="1"/>
<pin id="248" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_i_53_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_53 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="62" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="74" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="112"><net_src comp="74" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="101" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="74" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="88" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="46" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="136" pin="4"/><net_sink comp="146" pin=2"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="157"><net_src comp="48" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="161"><net_src comp="88" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="146" pin="5"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="162" pin=4"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="132" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="162" pin="5"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="74" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="101" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="60" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="64" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="218" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="228"><net_src comp="114" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="66" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="66" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="80" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="174" pin="5"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="249"><net_src comp="186" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="254"><net_src comp="66" pin="3"/><net_sink comp="251" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wordCount_V | {1 }
	Port: dataStreamBuffer1 | {}
	Port: checksumFifo | {}
	Port: dataStreamBuffer2 | {2 }
 - Input state : 
	Port: insert_ip_checksum<512> : wordCount_V | {1 }
	Port: insert_ip_checksum<512> : dataStreamBuffer1 | {1 }
	Port: insert_ip_checksum<512> : checksumFifo | {1 }
	Port: insert_ip_checksum<512> : dataStreamBuffer2 | {}
  - Chain level:
	State 1
		switch_ln86 : 1
		select_ln117 : 1
		store_ln117 : 2
		p_Result_s : 1
		p_Result_32 : 2
		p_Result_33 : 3
		xor_ln100 : 1
		select_ln100_cast_i : 1
		store_ln100 : 2
		br_ln128 : 1
	State 2
		write_ln173 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln117_fu_118    |    0    |    2    |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln100_fu_196      |    0    |    2    |
|----------|----------------------------|---------|---------|
| nbreadreq|     grp_nbreadreq_fu_66    |    0    |    0    |
|          |   tmp_2_i_nbreadreq_fu_80  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   read   |       grp_read_fu_74       |    0    |    0    |
|          |     p_Val2_s_read_fu_88    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_94      |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         grp_fu_101         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      tmp_data_V_fu_132     |    0    |    0    |
|          |     trunc_ln674_fu_158     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|      p_Result_i_fu_136     |    0    |    0    |
|          |         tmp_fu_186         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      p_Result_s_fu_146     |    0    |    0    |
|  partset |     p_Result_32_fu_162     |    0    |    0    |
|          |     p_Result_33_fu_174     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   | select_ln100_cast_i_fu_202 |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|         p_s_fu_218         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    4    |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   p_Result_33_reg_241  |   512  |
|         reg_109        |   577  |
|     tmp_1_i_reg_229    |    1   |
|     tmp_2_i_reg_237    |    1   |
|    tmp_i_53_reg_251    |    1   |
|      tmp_i_reg_233     |    1   |
|       tmp_reg_246      |   65   |
|wordCount_V_load_reg_225|    2   |
+------------------------+--------+
|          Total         |  1160  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_94 |  p2  |   2  |  577 |  1154  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1154  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    4   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1160  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1160  |   13   |
+-----------+--------+--------+--------+
