
AVRASM ver. 2.2.7  D:\assembly\elevator\elevator\Elevator.asm Wed May 30 04:19:17 2018

[builtin](2): Including file 'D:/7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m2560def.inc'
D:\assembly\elevator\elevator\Elevator.asm(9): Including file 'D:/7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m2560def.inc'
D:\assembly\elevator\elevator\Elevator.asm(10): Including file 'D:\assembly\elevator\elevator\macros.asm'
[builtin](2): Including file 'D:/7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m2560def.inc'
D:\assembly\elevator\elevator\Elevator.asm(9): Including file 'D:/7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m2560def.inc'
D:\assembly\elevator\elevator\Elevator.asm(10): Including file 'D:\assembly\elevator\elevator\macros.asm'
                                 
                                 /////////////////////////////////////////
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #define _M2560DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega2560
                                 #pragma AVRPART ADMIN PART_NAME ATmega2560
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x98
                                 .equ	SIGNATURE_002	= 0x01
                                 
                                 #pragma AVRPART CORE CORE_VERSION V3
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR3	= 0x136	; MEMORY MAPPED
                                 .equ	UBRR3L	= 0x134	; MEMORY MAPPED
                                 .equ	UBRR3H	= 0x135	; MEMORY MAPPED
                                 .equ	UCSR3C	= 0x132	; MEMORY MAPPED
                                 .equ	UCSR3B	= 0x131	; MEMORY MAPPED
                                 .equ	UCSR3A	= 0x130	; MEMORY MAPPED
                                 .equ	OCR5CL	= 0x12c	; MEMORY MAPPED
                                 .equ	OCR5CH	= 0x12d	; MEMORY MAPPED
                                 .equ	OCR5BL	= 0x12a	; MEMORY MAPPED
                                 .equ	OCR5BH	= 0x12b	; MEMORY MAPPED
                                 .equ	OCR5AL	= 0x128	; MEMORY MAPPED
                                 .equ	OCR5AH	= 0x129	; MEMORY MAPPED
                                 .equ	ICR5H	= 0x127	; MEMORY MAPPED
                                 .equ	ICR5L	= 0x126	; MEMORY MAPPED
                                 .equ	TCNT5L	= 0x124	; MEMORY MAPPED
                                 .equ	TCNT5H	= 0x125	; MEMORY MAPPED
                                 .equ	TCCR5C	= 0x122	; MEMORY MAPPED
                                 .equ	TCCR5B	= 0x121	; MEMORY MAPPED
                                 .equ	TCCR5A	= 0x120	; MEMORY MAPPED
                                 .equ	PORTL	= 0x10b	; MEMORY MAPPED
                                 .equ	DDRL	= 0x10a	; MEMORY MAPPED
                                 .equ	PINL	= 0x109	; MEMORY MAPPED
                                 .equ	PORTK	= 0x108	; MEMORY MAPPED
                                 .equ	DDRK	= 0x107	; MEMORY MAPPED
                                 .equ	PINK	= 0x106	; MEMORY MAPPED
                                 .equ	PORTJ	= 0x105	; MEMORY MAPPED
                                 .equ	DDRJ	= 0x104	; MEMORY MAPPED
                                 .equ	PINJ	= 0x103	; MEMORY MAPPED
                                 .equ	PORTH	= 0x102	; MEMORY MAPPED
                                 .equ	DDRH	= 0x101	; MEMORY MAPPED
                                 .equ	PINH	= 0x100	; MEMORY MAPPED
                                 .equ	UDR2	= 0xd6	; MEMORY MAPPED
                                 .equ	UBRR2L	= 0xd4	; MEMORY MAPPED
                                 .equ	UBRR2H	= 0xd5	; MEMORY MAPPED
                                 .equ	UCSR2C	= 0xd2	; MEMORY MAPPED
                                 .equ	UCSR2B	= 0xd1	; MEMORY MAPPED
                                 .equ	UCSR2A	= 0xd0	; MEMORY MAPPED
                                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR4CL	= 0xac	; MEMORY MAPPED
                                 .equ	OCR4CH	= 0xad	; MEMORY MAPPED
                                 .equ	OCR4BL	= 0xaa	; MEMORY MAPPED
                                 .equ	OCR4BH	= 0xab	; MEMORY MAPPED
                                 .equ	OCR4AL	= 0xa8	; MEMORY MAPPED
                                 .equ	OCR4AH	= 0xa9	; MEMORY MAPPED
                                 .equ	ICR4L	= 0xa6	; MEMORY MAPPED
                                 .equ	ICR4H	= 0xa7	; MEMORY MAPPED
                                 .equ	TCNT4L	= 0xa4	; MEMORY MAPPED
                                 .equ	TCNT4H	= 0xa5	; MEMORY MAPPED
                                 .equ	TCCR4C	= 0xa2	; MEMORY MAPPED
                                 .equ	TCCR4B	= 0xa1	; MEMORY MAPPED
                                 .equ	TCCR4A	= 0xa0	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x9c	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x9d	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x9a	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x9b	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x98	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x99	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x96	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x97	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x94	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x95	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x92	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x91	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x90	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x8c	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x8d	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	DIDR2	= 0x7d	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x75	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x74	; MEMORY MAPPED
                                 .equ	TIMSK5	= 0x73	; MEMORY MAPPED
                                 .equ	TIMSK4	= 0x72	; MEMORY MAPPED
                                 .equ	TIMSK3	= 0x71	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRB	= 0x6a	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR1	= 0x65	; MEMORY MAPPED
                                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	EIND	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	OCDR	= 0x31
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR5	= 0x1a
                                 .equ	TIFR4	= 0x19
                                 .equ	TIFR3	= 0x18
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTG	= 0x14
                                 .equ	DDRG	= 0x13
                                 .equ	PING	= 0x12
                                 .equ	PORTF	= 0x11
                                 .equ	DDRF	= 0x10
                                 .equ	PINF	= 0x0f
                                 .equ	PORTE	= 0x0e
                                 .equ	DDRE	= 0x0d
                                 .equ	PINE	= 0x0c
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 .equ	PORTA	= 0x02
                                 .equ	DDRA	= 0x01
                                 .equ	PINA	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 .equ	PORTG5	= 5	; 
                                 .equ	PG5	= 5	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 .equ	DDG5	= 5	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 .equ	PING5	= 5	; 
                                 
                                 
                                 ; ***** PORTH ************************
                                 ; PORTH - PORT H Data Register
                                 .equ	PORTH0	= 0	; PORT H Data Register bit 0
                                 .equ	PH0	= 0	; For compatibility
                                 .equ	PORTH1	= 1	; PORT H Data Register bit 1
                                 .equ	PH1	= 1	; For compatibility
                                 .equ	PORTH2	= 2	; PORT H Data Register bit 2
                                 .equ	PH2	= 2	; For compatibility
                                 .equ	PORTH3	= 3	; PORT H Data Register bit 3
                                 .equ	PH3	= 3	; For compatibility
                                 .equ	PORTH4	= 4	; PORT H Data Register bit 4
                                 .equ	PH4	= 4	; For compatibility
                                 .equ	PORTH5	= 5	; PORT H Data Register bit 5
                                 .equ	PH5	= 5	; For compatibility
                                 .equ	PORTH6	= 6	; PORT H Data Register bit 6
                                 .equ	PH6	= 6	; For compatibility
                                 .equ	PORTH7	= 7	; PORT H Data Register bit 7
                                 .equ	PH7	= 7	; For compatibility
                                 
                                 ; DDRH - PORT H Data Direction Register
                                 .equ	DDH0	= 0	; PORT H Data Direction Register bit 0
                                 .equ	DDH1	= 1	; PORT H Data Direction Register bit 1
                                 .equ	DDH2	= 2	; PORT H Data Direction Register bit 2
                                 .equ	DDH3	= 3	; PORT H Data Direction Register bit 3
                                 .equ	DDH4	= 4	; PORT H Data Direction Register bit 4
                                 .equ	DDH5	= 5	; PORT H Data Direction Register bit 5
                                 .equ	DDH6	= 6	; PORT H Data Direction Register bit 6
                                 .equ	DDH7	= 7	; PORT H Data Direction Register bit 7
                                 
                                 ; PINH - PORT H Input Pins
                                 .equ	PINH0	= 0	; PORT H Input Pins bit 0
                                 .equ	PINH1	= 1	; PORT H Input Pins bit 1
                                 .equ	PINH2	= 2	; PORT H Input Pins bit 2
                                 .equ	PINH3	= 3	; PORT H Input Pins bit 3
                                 .equ	PINH4	= 4	; PORT H Input Pins bit 4
                                 .equ	PINH5	= 5	; PORT H Input Pins bit 5
                                 .equ	PINH6	= 6	; PORT H Input Pins bit 6
                                 .equ	PINH7	= 7	; PORT H Input Pins bit 7
                                 
                                 
                                 ; ***** PORTJ ************************
                                 ; PORTJ - PORT J Data Register
                                 .equ	PORTJ0	= 0	; PORT J Data Register bit 0
                                 .equ	PJ0	= 0	; For compatibility
                                 .equ	PORTJ1	= 1	; PORT J Data Register bit 1
                                 .equ	PJ1	= 1	; For compatibility
                                 .equ	PORTJ2	= 2	; PORT J Data Register bit 2
                                 .equ	PJ2	= 2	; For compatibility
                                 .equ	PORTJ3	= 3	; PORT J Data Register bit 3
                                 .equ	PJ3	= 3	; For compatibility
                                 .equ	PORTJ4	= 4	; PORT J Data Register bit 4
                                 .equ	PJ4	= 4	; For compatibility
                                 .equ	PORTJ5	= 5	; PORT J Data Register bit 5
                                 .equ	PJ5	= 5	; For compatibility
                                 .equ	PORTJ6	= 6	; PORT J Data Register bit 6
                                 .equ	PJ6	= 6	; For compatibility
                                 .equ	PORTJ7	= 7	; PORT J Data Register bit 7
                                 .equ	PJ7	= 7	; For compatibility
                                 
                                 ; DDRJ - PORT J Data Direction Register
                                 .equ	DDJ0	= 0	; PORT J Data Direction Register bit 0
                                 .equ	DDJ1	= 1	; PORT J Data Direction Register bit 1
                                 .equ	DDJ2	= 2	; PORT J Data Direction Register bit 2
                                 .equ	DDJ3	= 3	; PORT J Data Direction Register bit 3
                                 .equ	DDJ4	= 4	; PORT J Data Direction Register bit 4
                                 .equ	DDJ5	= 5	; PORT J Data Direction Register bit 5
                                 .equ	DDJ6	= 6	; PORT J Data Direction Register bit 6
                                 .equ	DDJ7	= 7	; PORT J Data Direction Register bit 7
                                 
                                 ; PINJ - PORT J Input Pins
                                 .equ	PINJ0	= 0	; PORT J Input Pins bit 0
                                 .equ	PINJ1	= 1	; PORT J Input Pins bit 1
                                 .equ	PINJ2	= 2	; PORT J Input Pins bit 2
                                 .equ	PINJ3	= 3	; PORT J Input Pins bit 3
                                 .equ	PINJ4	= 4	; PORT J Input Pins bit 4
                                 .equ	PINJ5	= 5	; PORT J Input Pins bit 5
                                 .equ	PINJ6	= 6	; PORT J Input Pins bit 6
                                 .equ	PINJ7	= 7	; PORT J Input Pins bit 7
                                 
                                 
                                 ; ***** PORTK ************************
                                 ; PORTK - PORT K Data Register
                                 .equ	PORTK0	= 0	; PORT K Data Register bit 0
                                 .equ	PK0	= 0	; For compatibility
                                 .equ	PORTK1	= 1	; PORT K Data Register bit 1
                                 .equ	PK1	= 1	; For compatibility
                                 .equ	PORTK2	= 2	; PORT K Data Register bit 2
                                 .equ	PK2	= 2	; For compatibility
                                 .equ	PORTK3	= 3	; PORT K Data Register bit 3
                                 .equ	PK3	= 3	; For compatibility
                                 .equ	PORTK4	= 4	; PORT K Data Register bit 4
                                 .equ	PK4	= 4	; For compatibility
                                 .equ	PORTK5	= 5	; PORT K Data Register bit 5
                                 .equ	PK5	= 5	; For compatibility
                                 .equ	PORTK6	= 6	; PORT K Data Register bit 6
                                 .equ	PK6	= 6	; For compatibility
                                 .equ	PORTK7	= 7	; PORT K Data Register bit 7
                                 .equ	PK7	= 7	; For compatibility
                                 
                                 ; DDRK - PORT K Data Direction Register
                                 .equ	DDK0	= 0	; PORT K Data Direction Register bit 0
                                 .equ	DDK1	= 1	; PORT K Data Direction Register bit 1
                                 .equ	DDK2	= 2	; PORT K Data Direction Register bit 2
                                 .equ	DDK3	= 3	; PORT K Data Direction Register bit 3
                                 .equ	DDK4	= 4	; PORT K Data Direction Register bit 4
                                 .equ	DDK5	= 5	; PORT K Data Direction Register bit 5
                                 .equ	DDK6	= 6	; PORT K Data Direction Register bit 6
                                 .equ	DDK7	= 7	; PORT K Data Direction Register bit 7
                                 
                                 ; PINK - PORT K Input Pins
                                 .equ	PINK0	= 0	; PORT K Input Pins bit 0
                                 .equ	PINK1	= 1	; PORT K Input Pins bit 1
                                 .equ	PINK2	= 2	; PORT K Input Pins bit 2
                                 .equ	PINK3	= 3	; PORT K Input Pins bit 3
                                 .equ	PINK4	= 4	; PORT K Input Pins bit 4
                                 .equ	PINK5	= 5	; PORT K Input Pins bit 5
                                 .equ	PINK6	= 6	; PORT K Input Pins bit 6
                                 .equ	PINK7	= 7	; PORT K Input Pins bit 7
                                 
                                 
                                 ; ***** PORTL ************************
                                 ; PORTL - PORT L Data Register
                                 .equ	PORTL0	= 0	; PORT L Data Register bit 0
                                 .equ	PL0	= 0	; For compatibility
                                 .equ	PORTL1	= 1	; PORT L Data Register bit 1
                                 .equ	PL1	= 1	; For compatibility
                                 .equ	PORTL2	= 2	; PORT L Data Register bit 2
                                 .equ	PL2	= 2	; For compatibility
                                 .equ	PORTL3	= 3	; PORT L Data Register bit 3
                                 .equ	PL3	= 3	; For compatibility
                                 .equ	PORTL4	= 4	; PORT L Data Register bit 4
                                 .equ	PL4	= 4	; For compatibility
                                 .equ	PORTL5	= 5	; PORT L Data Register bit 5
                                 .equ	PL5	= 5	; For compatibility
                                 .equ	PORTL6	= 6	; PORT L Data Register bit 6
                                 .equ	PL6	= 6	; For compatibility
                                 .equ	PORTL7	= 7	; PORT L Data Register bit 7
                                 .equ	PL7	= 7	; For compatibility
                                 
                                 ; DDRL - PORT L Data Direction Register
                                 .equ	DDL0	= 0	; PORT L Data Direction Register bit 0
                                 .equ	DDL1	= 1	; PORT L Data Direction Register bit 1
                                 .equ	DDL2	= 2	; PORT L Data Direction Register bit 2
                                 .equ	DDL3	= 3	; PORT L Data Direction Register bit 3
                                 .equ	DDL4	= 4	; PORT L Data Direction Register bit 4
                                 .equ	DDL5	= 5	; PORT L Data Direction Register bit 5
                                 .equ	DDL6	= 6	; PORT L Data Direction Register bit 6
                                 .equ	DDL7	= 7	; PORT L Data Direction Register bit 7
                                 
                                 ; PINL - PORT L Input Pins
                                 .equ	PINL0	= 0	; PORT L Input Pins bit 0
                                 .equ	PINL1	= 1	; PORT L Input Pins bit 1
                                 .equ	PINL2	= 2	; PORT L Input Pins bit 2
                                 .equ	PINL3	= 3	; PORT L Input Pins bit 3
                                 .equ	PINL4	= 4	; PORT L Input Pins bit 4
                                 .equ	PINL5	= 5	; PORT L Input Pins bit 5
                                 .equ	PINL6	= 6	; PORT L Input Pins bit 6
                                 .equ	PINL7	= 7	; PORT L Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCPHA1	= UCSZ10	; For compatibility
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	UDORD1	= UCSZ11	; For compatibility
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL10	= 6	; USART Mode Select
                                 .equ	UMSEL11	= 7	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register High Byte
                                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARH - EEPROM Address Register Low Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                                 
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 ; ***** TIMER_COUNTER_5 **************
                                 ; TIMSK5 - Timer/Counter5 Interrupt Mask Register
                                 .equ	TOIE5	= 0	; Timer/Counter5 Overflow Interrupt Enable
                                 .equ	OCIE5A	= 1	; Timer/Counter5 Output Compare A Match Interrupt Enable
                                 .equ	OCIE5B	= 2	; Timer/Counter5 Output Compare B Match Interrupt Enable
                                 .equ	OCIE5C	= 3	; Timer/Counter5 Output Compare C Match Interrupt Enable
                                 .equ	ICIE5	= 5	; Timer/Counter5 Input Capture Interrupt Enable
                                 
                                 ; TIFR5 - Timer/Counter5 Interrupt Flag register
                                 .equ	TOV5	= 0	; Timer/Counter5 Overflow Flag
                                 .equ	OCF5A	= 1	; Output Compare Flag 5A
                                 .equ	OCF5B	= 2	; Output Compare Flag 5B
                                 .equ	OCF5C	= 3	; Output Compare Flag 5C
                                 .equ	ICF5	= 5	; Input Capture Flag 5
                                 
                                 ; TCCR5A - Timer/Counter5 Control Register A
                                 .equ	WGM50	= 0	; Waveform Generation Mode
                                 .equ	WGM51	= 1	; Waveform Generation Mode
                                 .equ	COM5C0	= 2	; Compare Output Mode 5C, bit 0
                                 .equ	COM5C1	= 3	; Compare Output Mode 5C, bit 1
                                 .equ	COM5B0	= 4	; Compare Output Mode 5B, bit 0
                                 .equ	COM5B1	= 5	; Compare Output Mode 5B, bit 1
                                 .equ	COM5A0	= 6	; Compare Output Mode 5A, bit 0
                                 .equ	COM5A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR5B - Timer/Counter5 Control Register B
                                 .equ	CS50	= 0	; Prescaler source of Timer/Counter 5
                                 .equ	CS51	= 1	; Prescaler source of Timer/Counter 5
                                 .equ	CS52	= 2	; Prescaler source of Timer/Counter 5
                                 .equ	WGM52	= 3	; Waveform Generation Mode
                                 .equ	WGM53	= 4	; Waveform Generation Mode
                                 .equ	ICES5	= 6	; Input Capture 5 Edge Select
                                 .equ	ICNC5	= 7	; Input Capture 5 Noise Canceler
                                 
                                 ; TCCR5C - Timer/Counter 5 Control Register C
                                 .equ	FOC5C	= 5	; Force Output Compare 5C
                                 .equ	FOC5B	= 6	; Force Output Compare 5B
                                 .equ	FOC5A	= 7	; Force Output Compare 5A
                                 
                                 ; ICR5H - Timer/Counter5 Input Capture Register High Byte
                                 .equ	ICR5H0	= 0	; Timer/Counter5 Input Capture Register High Byte bit 0
                                 .equ	ICR5H1	= 1	; Timer/Counter5 Input Capture Register High Byte bit 1
                                 .equ	ICR5H2	= 2	; Timer/Counter5 Input Capture Register High Byte bit 2
                                 .equ	ICR5H3	= 3	; Timer/Counter5 Input Capture Register High Byte bit 3
                                 .equ	ICR5H4	= 4	; Timer/Counter5 Input Capture Register High Byte bit 4
                                 .equ	ICR5H5	= 5	; Timer/Counter5 Input Capture Register High Byte bit 5
                                 .equ	ICR5H6	= 6	; Timer/Counter5 Input Capture Register High Byte bit 6
                                 .equ	ICR5H7	= 7	; Timer/Counter5 Input Capture Register High Byte bit 7
                                 
                                 ; ICR5L - Timer/Counter5 Input Capture Register Low Byte
                                 .equ	ICR5L0	= 0	; Timer/Counter5 Input Capture Register Low Byte bit 0
                                 .equ	ICR5L1	= 1	; Timer/Counter5 Input Capture Register Low Byte bit 1
                                 .equ	ICR5L2	= 2	; Timer/Counter5 Input Capture Register Low Byte bit 2
                                 .equ	ICR5L3	= 3	; Timer/Counter5 Input Capture Register Low Byte bit 3
                                 .equ	ICR5L4	= 4	; Timer/Counter5 Input Capture Register Low Byte bit 4
                                 .equ	ICR5L5	= 5	; Timer/Counter5 Input Capture Register Low Byte bit 5
                                 .equ	ICR5L6	= 6	; Timer/Counter5 Input Capture Register Low Byte bit 6
                                 .equ	ICR5L7	= 7	; Timer/Counter5 Input Capture Register Low Byte bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_4 **************
                                 ; TIMSK4 - Timer/Counter4 Interrupt Mask Register
                                 .equ	TOIE4	= 0	; Timer/Counter4 Overflow Interrupt Enable
                                 .equ	OCIE4A	= 1	; Timer/Counter4 Output Compare A Match Interrupt Enable
                                 .equ	OCIE4B	= 2	; Timer/Counter4 Output Compare B Match Interrupt Enable
                                 .equ	OCIE4C	= 3	; Timer/Counter4 Output Compare C Match Interrupt Enable
                                 .equ	ICIE4	= 5	; Timer/Counter4 Input Capture Interrupt Enable
                                 
                                 ; TIFR4 - Timer/Counter4 Interrupt Flag register
                                 .equ	TOV4	= 0	; Timer/Counter4 Overflow Flag
                                 .equ	OCF4A	= 1	; Output Compare Flag 4A
                                 .equ	OCF4B	= 2	; Output Compare Flag 4B
                                 .equ	OCF4C	= 3	; Output Compare Flag 4C
                                 .equ	ICF4	= 5	; Input Capture Flag 4
                                 
                                 ; TCCR4A - Timer/Counter4 Control Register A
                                 .equ	WGM40	= 0	; Waveform Generation Mode
                                 .equ	WGM41	= 1	; Waveform Generation Mode
                                 .equ	COM4C0	= 2	; Compare Output Mode 4C, bit 0
                                 .equ	COM4C1	= 3	; Compare Output Mode 4C, bit 1
                                 .equ	COM4B0	= 4	; Compare Output Mode 4B, bit 0
                                 .equ	COM4B1	= 5	; Compare Output Mode 4B, bit 1
                                 .equ	COM4A0	= 6	; Compare Output Mode 4A, bit 0
                                 .equ	COM4A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR4B - Timer/Counter4 Control Register B
                                 .equ	CS40	= 0	; Prescaler source of Timer/Counter 4
                                 .equ	CS41	= 1	; Prescaler source of Timer/Counter 4
                                 .equ	CS42	= 2	; Prescaler source of Timer/Counter 4
                                 .equ	WGM42	= 3	; Waveform Generation Mode
                                 .equ	WGM43	= 4	; Waveform Generation Mode
                                 .equ	ICES4	= 6	; Input Capture 4 Edge Select
                                 .equ	ICNC4	= 7	; Input Capture 4 Noise Canceler
                                 
                                 ; TCCR4C - Timer/Counter 4 Control Register C
                                 .equ	FOC4C	= 5	; Force Output Compare 4C
                                 .equ	FOC4B	= 6	; Force Output Compare 4B
                                 .equ	FOC4A	= 7	; Force Output Compare 4A
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; TIMSK3 - Timer/Counter3 Interrupt Mask Register
                                 .equ	TOIE3	= 0	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3A	= 1	; Timer/Counter3 Output Compare A Match Interrupt Enable
                                 .equ	OCIE3B	= 2	; Timer/Counter3 Output Compare B Match Interrupt Enable
                                 .equ	OCIE3C	= 3	; Timer/Counter3 Output Compare C Match Interrupt Enable
                                 .equ	ICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; TIFR3 - Timer/Counter3 Interrupt Flag register
                                 .equ	TOV3	= 0	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3A	= 1	; Output Compare Flag 3A
                                 .equ	OCF3B	= 2	; Output Compare Flag 3B
                                 .equ	OCF3C	= 3	; Output Compare Flag 3C
                                 .equ	ICF3	= 5	; Input Capture Flag 3
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode
                                 .equ	WGM31	= 1	; Waveform Generation Mode
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Compare Output Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Prescaler source of Timer/Counter 3
                                 .equ	CS31	= 1	; Prescaler source of Timer/Counter 3
                                 .equ	CS32	= 2	; Prescaler source of Timer/Counter 3
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3 Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter 3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare 3C
                                 .equ	FOC3B	= 6	; Force Output Compare 3B
                                 .equ	FOC3A	= 7	; Force Output Compare 3A
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                                 .equ	OCIE1C	= 3	; Timer/Counter1 Output Compare C Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter1 Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	OCF1C	= 3	; Output Compare Flag 1C
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Output Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter 1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare 1C
                                 .equ	FOC1B	= 6	; Force Output Compare 1B
                                 .equ	FOC1A	= 7	; Force Output Compare 1A
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	PUD	= 4	; Pull-up disable
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW00	= 0	; Wait state select bit lower page
                                 .equ	SRW01	= 1	; Wait state select bit lower page
                                 .equ	SRW10	= 2	; Wait state select bit upper page
                                 .equ	SRW11	= 3	; Wait state select bit upper page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - 
                                 .equ	CLKPS0	= 0	; 
                                 .equ	CLKPS1	= 1	; 
                                 .equ	CLKPS2	= 2	; 
                                 .equ	CLKPS3	= 3	; 
                                 .equ	CLKPCE	= 7	; 
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 .equ	RAMPZ1	= 1	; RAM Page Z Select Register Bit 1
                                 
                                 ; EIND - Extended Indirect Register
                                 .equ	EIND0	= 0	; Bit 0
                                 
                                 ; GPIOR2 - General Purpose IO Register 2
                                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose IO Register 1
                                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose IO Register 0
                                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                                 
                                 ; PRR1 - Power Reduction Register1
                                 .equ	PRUSART1	= 0	; Power Reduction USART1
                                 .equ	PRUSART2	= 1	; Power Reduction USART2
                                 .equ	PRUSART3	= 2	; Power Reduction USART3
                                 .equ	PRTIM3	= 3	; Power Reduction Timer/Counter3
                                 .equ	PRTIM4	= 4	; Power Reduction Timer/Counter4
                                 .equ	PRTIM5	= 5	; Power Reduction Timer/Counter5
                                 
                                 ; PRR0 - Power Reduction Register0
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	MUX5	= 3	; Analog Channel and Gain Selection Bits
                                 ;.equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 .equ	ADC6D	= 6	; 
                                 .equ	ADC7D	= 7	; 
                                 
                                 ; DIDR2 - Digital Input Disable Register
                                 .equ	ADC8D	= 0	; 
                                 .equ	ADC9D	= 1	; 
                                 .equ	ADC10D	= 2	; 
                                 .equ	ADC11D	= 3	; 
                                 .equ	ADC12D	= 4	; 
                                 .equ	ADC13D	= 5	; 
                                 .equ	ADC14D	= 6	; 
                                 .equ	ADC15D	= 7	; 
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	SIGRD	= 5	; Signature Row Read
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** USART2 ***********************
                                 ; UDR2 - USART I/O Data Register
                                 .equ	UDR2_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR2_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR2_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR2_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR2_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR2_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR2_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR2A - USART Control and Status Register A
                                 .equ	MPCM2	= 0	; Multi-processor Communication Mode
                                 .equ	U2X2	= 1	; Double the USART transmission speed
                                 .equ	UPE2	= 2	; Parity Error
                                 .equ	DOR2	= 3	; Data overRun
                                 .equ	FE2	= 4	; Framing Error
                                 .equ	UDRE2	= 5	; USART Data Register Empty
                                 .equ	TXC2	= 6	; USART Transmitt Complete
                                 .equ	RXC2	= 7	; USART Receive Complete
                                 
                                 ; UCSR2B - USART Control and Status Register B
                                 .equ	TXB82	= 0	; Transmit Data Bit 8
                                 .equ	RXB82	= 1	; Receive Data Bit 8
                                 .equ	UCSZ22	= 2	; Character Size
                                 .equ	TXEN2	= 3	; Transmitter Enable
                                 .equ	RXEN2	= 4	; Receiver Enable
                                 .equ	UDRIE2	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE2	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE2	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR2C - USART Control and Status Register C
                                 .equ	UCPOL2	= 0	; Clock Polarity
                                 .equ	UCSZ20	= 1	; Character Size
                                 .equ	UCSZ21	= 2	; Character Size
                                 .equ	USBS2	= 3	; Stop Bit Select
                                 .equ	UPM20	= 4	; Parity Mode Bit 0
                                 .equ	UPM21	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL20	= 6	; USART Mode Select
                                 .equ	UMSEL21	= 7	; USART Mode Select
                                 
                                 ; UBRR2H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR2L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART3 ***********************
                                 ; UDR3 - USART I/O Data Register
                                 .equ	UDR3_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR3_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR3_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR3_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR3_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR3_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR3_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR3A - USART Control and Status Register A
                                 .equ	MPCM3	= 0	; Multi-processor Communication Mode
                                 .equ	U2X3	= 1	; Double the USART transmission speed
                                 .equ	UPE3	= 2	; Parity Error
                                 .equ	DOR3	= 3	; Data overRun
                                 .equ	FE3	= 4	; Framing Error
                                 .equ	UDRE3	= 5	; USART Data Register Empty
                                 .equ	TXC3	= 6	; USART Transmitt Complete
                                 .equ	RXC3	= 7	; USART Receive Complete
                                 
                                 ; UCSR3B - USART Control and Status Register B
                                 .equ	TXB83	= 0	; Transmit Data Bit 8
                                 .equ	RXB83	= 1	; Receive Data Bit 8
                                 .equ	UCSZ32	= 2	; Character Size
                                 .equ	TXEN3	= 3	; Transmitter Enable
                                 .equ	RXEN3	= 4	; Receiver Enable
                                 .equ	UDRIE3	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE3	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE3	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR3C - USART Control and Status Register C
                                 .equ	UCPOL3	= 0	; Clock Polarity
                                 .equ	UCSZ30	= 1	; Character Size
                                 .equ	UCSZ31	= 2	; Character Size
                                 .equ	USBS3	= 3	; Stop Bit Select
                                 .equ	UPM30	= 4	; Parity Mode Bit 0
                                 .equ	UPM31	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL30	= 6	; USART Mode Select
                                 .equ	UMSEL31	= 7	; USART Mode Select
                                 
                                 ; UBRR3H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR3L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog timer always on
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1ffff	; Note: Word address
                                 .equ	IOEND	= 0x01ff
                                 .equ	SRAM_START	= 0x0200
                                 .equ	SRAM_SIZE	= 8192
                                 .equ	RAMEND	= 0x21ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 262144
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 8192
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1f000
                                 .equ	NRWW_STOP_ADDR	= 0x1ffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1efff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0x1fe00
                                 .equ	SECONDBOOTSTART	= 0x1fc00
                                 .equ	THIRDBOOTSTART	= 0x1f800
                                 .equ	FOURTHBOOTSTART	= 0x1f000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	PCI0addr	= 0x0012	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0014	; Pin Change Interrupt Request 1
                                 .equ	PCI2addr	= 0x0016	; Pin Change Interrupt Request 2
                                 .equ	WDTaddr	= 0x0018	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x001a	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x001c	; Timer/Counter2 Compare Match B
                                 .equ	OVF2addr	= 0x001e	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0020	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0022	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0024	; Timer/Counter1 Compare Match B
                                 .equ	OC1Caddr	= 0x0026	; Timer/Counter1 Compare Match C
                                 .equ	OVF1addr	= 0x0028	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x002a	; Timer/Counter0 Compare Match A
                                 .equ	OC0Baddr	= 0x002c	; Timer/Counter0 Compare Match B
                                 .equ	OVF0addr	= 0x002e	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0030	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0032	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0034	; USART0 Data register Empty
                                 .equ	UTXC0addr	= 0x0036	; USART0, Tx Complete
                                 .equ	ACIaddr	= 0x0038	; Analog Comparator
                                 .equ	ADCCaddr	= 0x003a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x003c	; EEPROM Ready
                                 .equ	ICP3addr	= 0x003e	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0040	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0042	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0044	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x0046	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x0048	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x004a	; USART1 Data register Empty
                                 .equ	UTXC1addr	= 0x004c	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x004e	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0050	; Store Program Memory Read
                                 .equ	ICP4addr	= 0x0052	; Timer/Counter4 Capture Event
                                 .equ	OC4Aaddr	= 0x0054	; Timer/Counter4 Compare Match A
                                 .equ	OC4Baddr	= 0x0056	; Timer/Counter4 Compare Match B
                                 .equ	OC4Caddr	= 0x0058	; Timer/Counter4 Compare Match C
                                 .equ	OVF4addr	= 0x005a	; Timer/Counter4 Overflow
                                 .equ	ICP5addr	= 0x005c	; Timer/Counter5 Capture Event
                                 .equ	OC5Aaddr	= 0x005e	; Timer/Counter5 Compare Match A
                                 .equ	OC5Baddr	= 0x0060	; Timer/Counter5 Compare Match B
                                 .equ	OC5Caddr	= 0x0062	; Timer/Counter5 Compare Match C
                                 .equ	OVF5addr	= 0x0064	; Timer/Counter5 Overflow
                                 .equ	URXC2addr	= 0x0066	; USART2, Rx Complete
                                 .equ	UDRE2addr	= 0x0068	; USART2 Data register Empty
                                 .equ	UTXC2addr	= 0x006a	; USART2, Tx Complete
                                 .equ	URXC3addr	= 0x006c	; USART3, Rx Complete
                                 .equ	UDRE3addr	= 0x006e	; USART3 Data register Empty
                                 .equ	UTXC3addr	= 0x0070	; USART3, Tx Complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 114	; size in words
                                 
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 //   COMP2121 Project Lift Simulator   //
                                 //   UNSW Semester 1 2018              //
                                 //   Written By Abanob Tawfik          //
                                 //   15/05/2018 - 30/05/2018           //
                                 //   z5075490                          //
                                 /////////////////////////////////////////
                                 
                                 .include "m2560def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .include "macros.asm"
                                 
                                 //                                  //
                                 //    Prologue + Epilogue           //
                                 //                                  //
                                 //////////////////////////////////////
                                 
                                 .macro prologue
                                 	in r16, SREG
                                 	push r16
                                 	push r17
                                 	push r18
                                 	push r19
                                 	push r20
                                 	push r21
                                 	push r22
                                 	push r23
                                 	push r24
                                 	push r25
                                 	push XL
                                 	push XH
                                 	push YL
                                 	push YH
                                 	push ZL
                                 	push ZH
                                 .endmacro
                                 
                                 .macro epilogue
                                 	pop ZH
                                 	pop ZL
                                 	pop YH
                                 	pop YL
                                 	pop XH
                                 	pop XL
                                 	pop r25
                                 	pop r24
                                 	pop r23
                                 	pop r22
                                 	pop r21
                                 	pop r20
                                 	pop r19
                                 	pop r18
                                 	pop r17
                                 	pop r16
                                 	out SREG, r16
                                 .endmacro
                                 
                                 .macro clear
                                 	prologue
                                 	ldi YL, low(@0)	
                                 	ldi YH, high(@0)
                                 	clr temp
                                 	st Y+, temp
                                 	st Y, temp
                                 	epilogue
                                 .endmacro
                                 
                                 ////////////////////////////////////////////////
                                 //                                            //
                                 //    Elevator macro for convertinf floors    //
                                 //    or adding to queue                      //
                                 //                                            //
                                 ////////////////////////////////////////////////
                                 
                                 
                                 ;a full queue would look like
                                 ;full queue with floors 0-9 
                                 ;0b (high bits) 0000011 (low bits) 11111111
                                 ;this macro converts level into bits eg if floor is 6
                                 ;converts 6 into 0b 00000000 01000000
                                 .macro CONVERT_FLOOR_INTEGER
                                 	push temp
                                 	mov temp, @0
                                 	; loop floor number amoutn of times
                                 	loop:		
                                 		dec temp
                                 		cpi temp, 0
                                 		brlt endloop
                                 		; each iteration we want to left shift and rotate left the register pair
                                 		lsl @1
                                 		rol @2
                                 		jmp loop
                                 
                                     endloop:
                                 		pop temp
                                 .endmacro
                                 
                                 ; passing in 2 16 bit register pairs
                                 ; 1 register pair is the current queue for the levels
                                 ; the other register pair is the floor number in bit representation we are adding
                                 ; OR is equivalent to add
                                 .macro UPDATE_STATE_ADD
                                 	; or the low bits with low bits 
                                 	or @0, @1
                                 	; or the high bits with the high bits
                                 	or @2, @3
                                 .endmacro
                                 
                                 ; passing in 2 16 bit register pairs
                                 ; 1 register pair is the current queue for the levels
                                 ; the other register pair is the floor number we are removing
                                 ; eor will check if the two bits are different
                                 .macro UPDATE_STATE_REMOVE
                                 	; exclusive or the low bits with the low bits
                                 	eor @0, @1
                                 	; exclusive or the high bits with the high bits
                                 	eor @2, @3
                                 .endmacro
                                 //////////////////////////////////////
                                 //                                  //
                                 //        THESE ARE MACROS USES     //
                                 //                                  //
                                 //////////////////////////////////////
                                 .macro do_lcd_data
                                     ldi r16, @0
                                     rcall lcd_data
                                     rcall lcd_wait
                                 .endmacro
                                 ; macro will be for initial loading of LCD
                                 .macro initalise_LCD
                                     do_lcd_command 0b00111000                        ; 2x5x7
                                     rcall sleep_5ms
                                     do_lcd_command 0b00111000                        ; 2x5x7
                                     rcall sleep_1ms
                                     do_lcd_command 0b00111000                        ; 2x5x7
                                     do_lcd_command 0b00111000                        ; 2x5x7
                                     do_lcd_command 0b00001000                        ; display off?
                                     do_lcd_command 0b00000001                        ; clear display
                                     do_lcd_command 0b00000110                        ; increment, no display shift
                                     do_lcd_command 0b00001110                        ; Cursor on, bar, no blink
                                     do_lcd_data ' '
                                     do_lcd_data ' '
                                     do_lcd_data ' '
                                     do_lcd_data ' '
                                     do_lcd_data ' '
                                     do_lcd_data 'L'
                                     do_lcd_data 'i'
                                     do_lcd_data 'f'
                                     do_lcd_data 't'
                                     do_lcd_command 0b0011000000                       ; address of second line on lcd
                                     do_lcd_data 'f'
                                     do_lcd_data 'l'
                                     do_lcd_data 'o'
                                     do_lcd_data 'o'
                                     do_lcd_data 'r'
                                     do_lcd_data ':'
                                     do_lcd_data ' '
                                     do_lcd_data '0'
                                 .endmacro
                                 ; macro for showing the current state of lift which floor it is in
                                 .macro PRINT_FLOOR
                                      do_lcd_command 0b00000001                        ; clear display
                                      do_lcd_command 0b00000110                        ; increment, no display shift
                                      do_lcd_command 0b00001110                        ; Cursor on, bar, no blink
                                      do_lcd_data ' '
                                      do_lcd_data ' '
                                      do_lcd_data ' '
                                      do_lcd_data ' '
                                      do_lcd_data ' '
                                      do_lcd_data 'L'
                                      do_lcd_data 'i'
                                      do_lcd_data 'f'
                                      do_lcd_data 't'
                                      do_lcd_command 0b0011000000                      ; address of second line on lcd
                                      do_lcd_data 'f'
                                      do_lcd_data 'l'
                                      do_lcd_data 'o'
                                      do_lcd_data 'o'
                                      do_lcd_data 'r'
                                      do_lcd_data ':'
                                      do_lcd_data ' '
                                      mov r16, @0
                                      subi r16, -'0'
                                      rcall lcd_data
                                      rcall lcd_wait
                                 .endmacro
                                 .macro do_lcd_command
                                     ldi r16, @0
                                     rcall lcd_command
                                     rcall lcd_wait
                                 .endmacro
                                 ; macro will display the value inside a register
                                 .macro do_lcd_data_in_register
                                     mov r16, @0
                                     rcall lcd_data
                                     rcall lcd_wait
                                 .endmacro
                                 ; This macro will display the emergency message
                                 .macro PRINT_EMERGENCY
                                     prologue
                                     do_lcd_command 0b00000001                         ; clear display
                                     do_lcd_command 0b10000000                         ; address of first line on lcd
                                     do_lcd_data 'E'
                                     do_lcd_data 'm'
                                     do_lcd_data 'e'
                                     do_lcd_data 'r'
                                     do_lcd_data 'g'
                                     do_lcd_data 'e'
                                     do_lcd_data 'n'
                                     do_lcd_data 'c'
                                     do_lcd_data 'y'
                                     do_lcd_command 0b0011000000
                                     do_lcd_data 'c'
                                     do_lcd_data 'a'
                                     do_lcd_data 'l'
                                     do_lcd_data 'l'
                                     do_lcd_data ':'
                                     do_lcd_data ' '
                                     do_lcd_data '0'
                                     do_lcd_data '0'
                                     do_lcd_data '0'
                                     epilogue
                                 .endmacro
                                 //////////////////////////////////////
                                 //                                  //
                                 //      Main + Initalising ports    //
                                 //                                  //
                                 //////////////////////////////////////
                                 ; register naming
                                 .def row = r16                                        ; current row number
                                 .def col = r17                                        ; current column number
                                 .def rmask = r18                                      ; mask for current row during scan
                                 .def cmask = r19                                      ; mask for current column during scan
                                 .def temp1 = r20
                                 .def temp2 = r21
                                 .def topRow = r22
                                 .def bottomRow = r23
                                 .def numberSize = r24
                                 .def temp = r25
                                 ; variable naming
                                 .equ PORTLDIR = 0xF0                                  ; PL7-4: output, PL3-0, input 
                                 .equ INITCOLMASK = 0xEF                               ; 0b1110 1111 scan from the rightmost column,
                                 .equ INITROWMASK = 0x01                               ; 0b0000 0001 scan from the top row
                                 .equ ROWMASK = 0x0F    
                                 ; LED PATTERNS
                                 .equ DOOR_OPEN = 0xC3                                 ; door open is 0b11000011 supposed to look like open space for door 0 = space in middle, 1 = metal
                                 .equ DOOR_CLOSED = 0xE7                               ; door closed is 0b11101111 the 0 in middle is the gap for door 0 = space, 1 = metal
                                 .equ MOVING_UP = 0xF0                                 ; door moving up 0b11110000 upper half of the LCD lit up to show direction UP 
                                 .equ MOVING_DOWN = 0x0F                               ; door moving down 0b00001111 lower half of the LCD lit up to show direction down
                                 ; Labels in Data Memory
                                 .dseg
                                     debounceValue:                                    ; this will check if a key has been pressed on key pad
000200                                   .byte 1
                                     lastPressed:                                      ; this will also be used for keypad debouncing
000201                                   .byte 1
                                     secondCounter:                                    ; this will be used to keep track of seconds passed
000202                                   .byte 1
                                     tempCounter:                                      ; used as counter to check for seconds
000203                                   .byte 2
                                     strobeTimer:                                      ; timer for strobe flash (n times per second)
000205                                   .byte 1
                                     opening:                                          ; will be used to check if the open button was pressed
000206                                   .byte 1
                                     closing:                                          ; will be used to check if the close button was pressed
000207                                   .byte 1
                                     currentFloor:                                     ; will be used to hold the current floor
000208                                   .byte 1
                                     floor_Queue:                                      ; THE MAIN QUEUE FOR THE ELEVATOR
000209                                   .byte 2
                                     emergency:                                        ; will be used as a flag for emergency protocol
00020b                                   .byte 1
                                     down:                                             ; used to check direction of elevator movement
00020c                                   .byte 1
                                     timeOfClose:                                      ; will be used to check when the close button was pressed so we can add a one second delay to close door
00020d                                   .byte 1
                                     alreadyClosing:                                   ; used to for further check if the close button was pressed and it is already closing
00020e                                   .byte 1
                                     canClose:                                         ; used to check if the elevator is in a state where it can be closed (door just finished opening)
00020f                                   .byte 1
                                     emergencyShown:                                   ; used as a flag to check when the first time emergency is shown so can see floors on way down to 0
000210                                   .byte 1
                                     strobeOn:                                         ; check if strobe light is on/off
000211                                   .byte 1
                                     canOpen:                                          ; check if the elevator is in a state where it can be opened, i.e no floors in queue/not moving
000212                                   .byte 1
                                     doorSequence:                                     ; will be used to check if we have stopped at a floor
000213                           	    .byte 1
                                 .cseg
                                 .org 0
000000 940c 0030                     jmp RESET
                                 .org INT0addr                                         ; INT0addr is the address of EXT_INT0
000002 940c 0229                     jmp PB0_ON_PRESS
                                 .org INT1addr                                         ; INT1addr is the address of EXT_INT1
000004 940c 01ff                     jmp PB1_ON_PRESS
                                 .org OVF0addr
00002e 940c 0253                     jmp Timer0OVF                                     ; this will be handler for timer overflow
                                 ; RESET will contain all initalisation for the board
                                 RESET:
                                     ; initialising the stack
000030 ef0f                          ldi r16, low(RAMEND)
000031 bf0d                          out SPL, r16
000032 e201                          ldi r16, high(RAMEND)
000033 bf0e                          out SPH, r16
000034 e090                          ldi temp, 0
000035 9390 0211                     sts strobeOn, temp                                ; clear the label for strobe on
000037 ef0f                          ser r16
000038 bb00                          out DDRF, r16                                     ; set port F to be output
000039 b901                          out DDRA, r16                                     ; set port A to be output
00003a 2700                          clr r16
00003b bb01                          out PORTF, r16                                    ; outputting 0 into port F and port A
00003c b902                          out PORTA, r16
                                     ; clear the label for the debounce flags
00003d 9300 0201                     sts lastPressed, r16                            
00003f 9300 0200                     sts debounceValue, r16
                                     ; initalising output and input for the keypad
000041 ef40                          ldi temp1, PORTLDIR                               ; PA7:4/PA3:0, out/in
000042 9340 010a                     sts DDRL, temp1
000044 ef4f                          ser temp1                                         ; PORTC is output
000045 b947                          out DDRC, temp1
000046 e09a                          ldi temp, (1 << ISC11) | (1 << ISC01)             ; Interrupt 0 and Interrupt 1 will trigger on falling edges external interrupt
000047 9390 0069                     sts EICRA, temp                                   ; setting the external control to trigger for INT0 and INT1 (EICRA handles INT0 - INT3)
                                     ; now we want to enable int0 and int1
000049 b39d                          in temp, EIMSK
00004a 6093                          ori temp, (1 <<INT0) | (1 << INT1)
00004b bb9d                          out EIMSK, temp
                                     ; now we want to setup Timer 0
00004c e091                          ldi temp, 1    
00004d e090                          ldi temp, 0b00000000
00004e bd94                          out TCCR0A, temp
00004f e094                          ldi temp, 0b00000100
000050 bd95                          out TCCR0B, temp                                  ; prescalining = 8
000051 e091                          ldi temp, 1<<TOIE0                                ; 128 microseconds
000052 9390 006e                     sts TIMSK0, temp                                  ; T/C0 interrupt enable
000054 9478                          sei                                               ; enable interrupts
                                     ; initialising the elevator Queue and starting floor
000055 e090                          ldi temp, 0    
000056 9390 0201                     sts lastPressed, temp                             ; Debouncing for KeyPad
                                     ; clear the queue and initialise floor to be 0
000058 b70f
000059 930f
00005a 931f
00005b 932f
00005c 933f
00005d 934f
00005e 935f
00005f 936f
000060 937f
000061 938f
000062 939f
000063 93af
000064 93bf
000065 93cf
000066 93df
000067 93ef
000068 93ff
000069 e0c9
00006a e0d2
00006b 2799
00006c 9399
00006d 8398
00006e 91ff
00006f 91ef
000070 91df
000071 91cf
000072 91bf
000073 91af
000074 919f
000075 918f
000076 917f
000077 916f
000078 915f
000079 914f
00007a 913f
00007b 912f
00007c 911f
00007d 910f
00007e bf0f                          clear floor_Queue
00007f b70f
000080 930f
000081 931f
000082 932f
000083 933f
000084 934f
000085 935f
000086 936f
000087 937f
000088 938f
000089 939f
00008a 93af
00008b 93bf
00008c 93cf
00008d 93df
00008e 93ef
00008f 93ff
000090 e0c5
000091 e0d2
000092 2799
000093 9399
000094 8398
000095 91ff
000096 91ef
000097 91df
000098 91cf
000099 91bf
00009a 91af
00009b 919f
00009c 918f
00009d 917f
00009e 916f
00009f 915f
0000a0 914f
0000a1 913f
0000a2 912f
0000a3 911f
0000a4 910f
0000a5 bf0f                          clear strobeTimer
0000a6 e090                          ldi temp, 0
0000a7 9390 0208                     sts currentFloor, temp
                                     ; initialising emergency to be off
0000a9 9390 020b                     sts emergency, temp
0000ab 9390 0210                     sts emergencyshown, temp
                                     ; display on LCD 
0000ad e308
0000ae d108
0000af d117
0000b0 d130
0000b1 e308
0000b2 d104
0000b3 d113
0000b4 d123
0000b5 e308
0000b6 d100
0000b7 d10f
0000b8 e308
0000b9 d0fd
0000ba d10c
0000bb e008
0000bc d0fa
0000bd d109
0000be e001
0000bf d0f7
0000c0 d106
0000c1 e006
0000c2 d0f4
0000c3 d103
0000c4 e00e
0000c5 d0f1
0000c6 d100
0000c7 e200
0000c8 d0f5
0000c9 d0fd
0000ca e200
0000cb d0f2
0000cc d0fa
0000cd e200
0000ce d0ef
0000cf d0f7
0000d0 e200
0000d1 d0ec
0000d2 d0f4
0000d3 e200
0000d4 d0e9
0000d5 d0f1
0000d6 e40c
0000d7 d0e6
0000d8 d0ee
0000d9 e609
0000da d0e3
0000db d0eb
0000dc e606
0000dd d0e0
0000de d0e8
0000df e704
0000e0 d0dd
0000e1 d0e5
0000e2 ec00
0000e3 d0d3
0000e4 d0e2
0000e5 e606
0000e6 d0d7
0000e7 d0df
0000e8 e60c
0000e9 d0d4
0000ea d0dc
0000eb e60f
0000ec d0d1
0000ed d0d9
0000ee e60f
0000ef d0ce
0000f0 d0d6
0000f1 e702
0000f2 d0cb
0000f3 d0d3
0000f4 e30a
0000f5 d0c8
0000f6 d0d0
0000f7 e200
0000f8 d0c5
0000f9 d0cd
0000fa e300
0000fb d0c2
0000fc d0ca                          initalise_LCD
                                     ; setup motor for output and LCD backlight and LCD Display for output 
0000fd ef4f                          ldi temp1, 0xff
0000fe b94d                          out DDRE, temp1                                   ; put port E to be output
                                     ; set backlight for lcd 
0000ff ef4f                          ldi temp1, 0xFF
000100 b94e                          out portE, temp1
000101 e040                          ldi temp1, 0                                      ; motor is intiailly OFF
000102 9340 009a                     sts OCR3BL, temp1                                 ; low of voltage supplied to motor -> 0
000104 9340 009b                     sts OCR3BH, temp1                                 ; high of voltage supplied to motor -> 0
000106 e041                          ldi temp1, (1 << CS30)                            ; set the Timer3 to Phase Correct PWM mode
000107 9340 0091                     sts TCCR3B, temp1
000109 e241                          ldi temp1, (1<< WGM30)|(1<<COM3B1)
00010a 9340 0090                     sts TCCR3A, temp1
00010c ee47                      	ldi temp1, DOOR_CLOSED
00010d b948                          out portC, temp1
00010e 940c 0113                     jmp main
                                 ; scans through the rows and columns
                                 ; if no key is pressed i.e full scan debounce value = 0 means last press = 0, aka no inputs
                                 ; if a convert is performed i.e detection will set debounce flag which means key pressed so flag for ispressed is set
                                 ; since it jumps to main instead of the held down which resets the debounce flag, it means that the flag is never reset
                                 ; this is because it will continously detect input there from the user because the PIN value will not be 0 
                                 ; so until a full scan is done where nothing is detected (letting go of the key scanning through all columns false)
                                 ; it will not reset flag i.e will not take new input till user lifts finger
                                 ; when lifts finger, scans through fully and resets the flag 
                                 ; debounce timer of 15ms to make sure multiple inputs arent proccessed and pull up resistors are set with the delay
                                 heldDown:
000110 e040                          ldi temp1, 0
000111 9340 0200                     sts debounceValue, temp1                          ; reset the secondary debounce flag
                                 main:
000113 ee3f                          ldi cmask, INITCOLMASK                            ; initial column mask
000114 2711                          clr col                                           ; initial column index = 0
                                 colloop:
000115 3014                          cpi col, 4
000116 f3c9                          breq heldDown                                     ; If all columns are scanned unsuccessfully -> no input -> reset debounce value  
                                     ; PORT H -> L CAN ONLY USE STS AND LDS DO NOT SUPPORT OUT AND IN
000117 9330 010b                     sts PORTL, cmask                                  ; Otherwise, scan the next column.
000119 ef4f                          ldi temp1, 0xFF                                   ; Slowing down the scan operation.
                                 delay:
00011a 954a                          dec temp1                                         ; will be set up as pull-up resistors
00011b f7f1                          brne delay
00011c 940e 01d8                     call sleep_1ms    
00011e 9140 0200                     lds temp1, debouncevalue                          ; if the debounce value is not set means no key was pressed skip 
000120 3040                          cpi temp1, 0
000121 f029                          breq skip
000122 e041                          ldi temp1, 1                                      ; load value 1 into last pressed the primary debounce flag 
000123 9340 0201                     sts lastPressed, temp1
000125 940c 012a                     jmp skip2
                                 skip:
000127 e040                          ldi temp1, 0
000128 9340 0201                     sts lastPressed, temp1                            ; otherwise no key pressed -> load 0 into the debounce flag
                                 skip2:
                                     ; we want to load our current cmask (column index) into temp1
                                     ; then we want to and it with the ROWMASK 0x0F to check if any rows in the column are low (low means pressed)
                                     ; if we and them together, and get 0xf, that means we have no rows input (so we want to go to next column)
00012a 9140 0109                     lds temp1, PINL                                   ; Read PORTL where keypad is connected to
00012c 704f                          andi temp1, ROWMASK                               ; Get the keypad output value
00012d 304f                          cpi temp1, 0xF                                    ; Check if any row is low
00012e f059                          breq nextcol                                      ; if no rows are low i.e all 1111 for the rows we want to go to next column
                                     ; if a row is low means there was input
00012f e021                          ldi rmask, INITROWMASK                            ; Initialize for row check
000130 2700                          clr row  
                                 rowloop:
000131 3004                          cpi row, 4                                        ; if all the rows are scanned we want to go to the next column since no more rows to check in that column
000132 f039                          breq nextcol
                                     ; now we are checking if the key in the column and row index has been pressed
                                     ; temp1 will have our low rows from previous and. if we and the low rows with the rowmask we currently have
                                     ; if result = 0 -> we have a low row key pressed -> convert
                                     ; otherwise we want to keep scanning through the rows
000133 2f54                          mov temp2, temp1
000134 2352                          and temp2, rmask                                  ; check un-masked bit (i.e the row column index is LOW -> KEY PRESSED)
000135 f041                          breq convert                                      ; if bit is clear, the key is pressed
000136 9503                          inc row                                           ; else move to the next row (keep scanning)
000137 0f22                          lsl rmask                                         ; want to increment the row to scan
000138 940c 0131                     jmp rowloop
                                 ; incrementing the current column to scan
                                 nextcol:                                   
00013a 0f33                          lsl cmask                                         ; left shit the column mask
00013b 9513                          inc col                                           ; increase column value
00013c 940c 0115                     jmp colloop                                       ; go to the next column
                                 convert:
00013e e041                          ldi temp1, 1                                      ; if a key was scanned we want to store 1 into the debounce secondary flag
00013f 9340 0200                     sts debounceValue, temp1
000141 9140 0201                     lds temp1, lastPressed                            ; check if the primary debounce flag is = 0
000143 3040                          cpi temp1, 0
000144 f459                          brne mainjmp                                      ; return to main if primary debounce is not = 0 
000145 3013                          cpi col, 3                                        ; If the pressed key is in col.3 (column 3 has the letters)
000146 f049                          breq mainjmp                                      ; we have a letter DO NOT HANDLE -> MAIN
                                     ; If the key is not in col3 and
000147 3003                          cpi row, 3                                        ; If the key is in row3, (row 3 -> symbols) bottom row of keypad
000148 f049                          breq symboljmp                                    ; we have a star or 0
000149 2f40                          mov temp1, row                                    ; Otherwise we have a number in 1-9
00014a 0f44                          lsl temp1                                         ; this will multiply temp1 by 2 
00014b 0f40                          add temp1, row                                    ; now we have 2temp1 + temp 1 = 3temp1
00014c 0f41                          add temp1, col                                    ; temp1 = row*3 + col
00014d 5f4f                          subi temp1, -1                                    ; Add the value of  1 since we aren't starting at 0
00014e 940c 015e                     jmp addToQueue                                    ; now we want to add the floor to the queue
                                 mainjmp:                                              ; only way to avoid the relative branch out of reach
000150 940c 0113                     jmp main
                                 symboljmp:
000152 940c 0154                     jmp symbols
                                 symbols:
000154 3010                          cpi col, 0                                        ; Check if we have a star
000155 f021                          breq starjmp                                      ; if so do jump to star handler
000156 3011                          cpi col, 1                                        ; now check if we have a zero which is a unique case
000157 f021                          breq zerojmp                                      ; if it is we store 0 onto the queue
000158 940c 0113                     jmp main                                          ; otherwise so we do not handle -> MAIN
                                 ; avoiding relative branch errors
                                 starjmp:                  
00015a 940c 017f                     jmp star
                                 zerojmp:
00015c 940c 017c                     jmp zero
                                 ; this will be used to add floors to the elevator Queue
                                 addToQueue:
00015e 9190 020b                     lds temp, emergency                               ; if the emergency flag is on
000160 3091                          cpi temp, 1                                       ; we want to return to main as we don't handle requests on emergency
000161 f411                          brne justAdd
000162 940c 0113                     jmp main
                                 ; otherwise we add it to the queue again more labels to avoid relative branch out of reach error
                                 justAdd:
000164 e0a1                          ldi XL, 1                                         ; we want to load into a register pair 0b0000000000000001
000165 e0b0                          ldi XH, 0 
000166 939f
000167 2f94
000168 959a
000169 3090
00016a f024
00016b 0faa
00016c 1fbb
00016d 940c 0168
00016f 919f                          CONVERT_FLOOR_INTEGER temp1, XL, XH               ; now we want to convert the floor into a bit representation
                                 	                                                  ; this is done by left shifting and rotating that floor number amount of times
000170 91e0 0209                     lds ZL, floor_Queue                               ; now we want to load the current Queue into a register pair  
000172 91f0 020a                     lds ZH, floor_Queue + 1    
000174 2bea
000175 2bfb                          UPDATE_STATE_ADD ZL,XL,ZH,XH                      ; now we want to add the scanned floor by orring the bit representation with the queue 
000176 93e0 0209                     sts floor_Queue, ZL                               ; update the queue in memory
000178 93f0 020a                     sts floor_Queue+1,ZH
00017a 940c 0113                     jmp main                                          ; return to main to repeat the sequence
                                 ; in the case of zero we want to directly store floor 0 onto the queue
                                 zero:                                                 
00017c e040                          ldi temp1, 0                                      ; set scanned floor to be = 0 and add it to the queue
00017d 940c 015e                     jmp addtoQueue
                                 ; in the case the emergency was pressed we want to begin the emergency protocol
                                 star:
                                     ; first we want to check if the flag is set on/off to know how to toggle
00017f 9190 020b                     lds temp, emergency
000181 3090                          cpi temp, 0
000182 f049                          breq emergency_ON                                 ; if the current emergency flag is off we want to set it to be ON jump to that procedure
                                     ; otherwise we want to turn emergency off
000183 e090                          ldi temp, 0                                       ; store 0 into the emergency flag
000184 9390 020b                     sts emergency, temp
000186 e090                          ldi temp, 0b00000000                              ; store 0 into the strobe light output to make sure it is off
000187 b992                          out portA, temp
000188 ee97                          ldi temp, DOOR_CLOSED                             ; reset the LED state to show elevator is now taking requests
000189 b998                          out portC, temp
00018a 940c 0113                     jmp main                                          ; return to main
                                 ; procedure for toggling emergency on
                                 emergency_ON:
                                     ; want to set emergency flag
00018c e091                          ldi temp, 1
00018d 9390 020b                     sts emergency, temp
                                     ; now we want to check if the door is currently open	 
00018f 9190 0213                     lds temp, doorSequence
000191 3090                          cpi temp, 0
000192 f009                          breq nothingToRemove                              ; if the door is OPEN it canClose -> FORCE IT CLOSED  
000193 d485                      	rcall forceClose                                  ; this will force the door to shut
                                 nothingToRemove:
                                     ; forcing motor off regardless incase door is opening causes a weird bug
000194 e040                          ldi temp1, 0
000195 9340 009a                     sts OCR3BL, temp1
000197 9340 009b                     sts OCR3BH, temp1
000199 e090                          ldi temp, 0                                       ; clearing the current Queue
00019a 9390 0209                     sts floor_Queue, temp
00019c 9390 020a                     sts floor_Queue + 1, temp 
00019e e090                          ldi temp, 0                                       ; loading floor 0 into Queue to move down to 0 simply
00019f e0a1                          ldi XL, 1
0001a0 e0b0                          ldi XH, 0 
0001a1 939f
0001a2 2f99
0001a3 959a
0001a4 3090
0001a5 f024
0001a6 0faa
0001a7 1fbb
0001a8 940c 01a3
0001aa 919f                          CONVERT_FLOOR_INTEGER temp, XL, XH                ; converting floor 0 into bit representation
0001ab 91e0 0209                     lds ZL, floor_Queue                                    
0001ad 91f0 020a                     lds ZH, floor_Queue + 1                            
0001af 2bea
0001b0 2bfb                          UPDATE_STATE_ADD ZL,XL,ZH,XH                      ; add floor 0 to the empty Queue 
0001b1 93e0 0209                     sts floor_Queue, ZL                               ; update the state of the Queue
0001b3 93f0 020a                     sts floor_Queue+1,ZH
0001b5 940c 0113                     jmp main                                          ; return
                                 //////////////////////////////////////
                                 //                                  //
                                 //      Interrupt Handlers + LCD    //
                                 //                                  //
                                 //////////////////////////////////////
                                 .equ LCD_RS = 7
                                 .equ LCD_E = 6
                                 .equ LCD_RW = 5
                                 .equ LCD_BE = 4
                                 .macro lcd_set
                                     sbi PORTA, @0
                                 .endmacro
                                 .macro lcd_clr
                                     cbi PORTA, @0
                                 .endmacro
                                 ; Send a command to the LCD (r16)
                                 lcd_command:
0001b7 bb01                          out PORTF, r16
0001b8 d01f                          rcall sleep_1ms
0001b9 9a16                          lcd_set LCD_E
0001ba d01d                          rcall sleep_1ms
0001bb 9816                          lcd_clr LCD_E
0001bc d01b                          rcall sleep_1ms
0001bd 9508                          ret
                                 lcd_data:
0001be bb01                          out PORTF, r16
0001bf 9a17                          lcd_set LCD_RS
0001c0 d017                          rcall sleep_1ms
0001c1 9a16                          lcd_set LCD_E
0001c2 d015                          rcall sleep_1ms
0001c3 9816                          lcd_clr LCD_E
0001c4 d013                          rcall sleep_1ms
0001c5 9817                          lcd_clr LCD_RS
0001c6 9508                          ret
                                 lcd_wait:
0001c7 930f                          push r16
0001c8 2700                          clr r16
0001c9 bb00                          out DDRF, r16
0001ca bb01                          out PORTF, r16
0001cb 9a15                          lcd_set LCD_RW
                                 lcd_wait_loop:
0001cc d00b                          rcall sleep_1ms
0001cd 9a16                          lcd_set LCD_E
0001ce d009                          rcall sleep_1ms
0001cf b10f                          in r16, PINF
0001d0 9816                          lcd_clr LCD_E
0001d1 fd07                          sbrc r16, 7
0001d2 cff9                          rjmp lcd_wait_loop
0001d3 9815                          lcd_clr LCD_RW
0001d4 ef0f                          ser r16
0001d5 bb00                          out DDRF, r16
0001d6 910f                          pop r16
0001d7 9508                          ret
                                 //////////////////////////////////////
                                 //                                  //
                                 //    Hard coded delays (sleep)     //
                                 //                                  //
                                 //////////////////////////////////////
                                 .equ F_CPU = 16000000
                                 .equ DELAY_1MS = F_CPU / 4 / 1000 - 4
                                 ; 4 cycles per iteration - setup/call-return overhead
                                 sleep_1ms:
0001d8 938f                          push r24
0001d9 939f                          push r25
0001da e09f                          ldi r25, high(DELAY_1MS)
0001db e98c                          ldi r24, low(DELAY_1MS)
                                 delayloop_1ms:
0001dc 9701                          sbiw r25:r24, 1
0001dd f7f1                          brne delayloop_1ms
0001de 919f                          pop r25
0001df 918f                          pop r24
0001e0 9508                          ret
                                 sleep_5ms:
0001e1 dff6                          rcall sleep_1ms
0001e2 dff5                          rcall sleep_1ms
0001e3 dff4                          rcall sleep_1ms
0001e4 dff3                          rcall sleep_1ms
0001e5 dff2                          rcall sleep_1ms
0001e6 9508                          ret
                                 sleep_15ms:
0001e7 dff9                          rcall sleep_5ms
0001e8 dff8                          rcall sleep_5ms
0001e9 dff7                          rcall sleep_5ms
0001ea 9508                          ret
                                 sleep_100ms:
0001eb dffb                          rcall sleep_15ms
0001ec dffa                          rcall sleep_15ms
0001ed dff9                          rcall sleep_15ms
0001ee dff8                          rcall sleep_15ms
0001ef dff7                          rcall sleep_15ms
0001f0 dff6                          rcall sleep_15ms
0001f1 dfef                          rcall sleep_5ms
0001f2 dfee                          rcall sleep_5ms
0001f3 9508                          ret
                                 sleep_1s:
0001f4 dff6                          rcall sleep_100ms
0001f5 dff5                          rcall sleep_100ms
0001f6 dff4                          rcall sleep_100ms
0001f7 dff3                          rcall sleep_100ms
0001f8 dff2                          rcall sleep_100ms
0001f9 dff1                          rcall sleep_100ms
0001fa dff0                          rcall sleep_100ms
0001fb dfef                          rcall sleep_100ms
0001fc dfee                          rcall sleep_100ms
0001fd dfed                          rcall sleep_100ms
0001fe 9508                          ret
                                 //////////////////////////////////////////
                                 //                                      //
                                 //    These are interrupt handlers      //
                                 //                                      //
                                 //////////////////////////////////////////
                                 
                                 ; close button
                                 PB1_ON_PRESS:
0001ff b70f
000200 930f
000201 931f
000202 932f
000203 933f
000204 934f
000205 935f
000206 936f
000207 937f
000208 938f
000209 939f
00020a 93af
00020b 93bf
00020c 93cf
00020d 93df
00020e 93ef
00020f 93ff                          prologue     
000210 9190 020f                     lds temp, canClose                                ; If the elevator cannot close (door not open)
000212 3090                          cpi temp, 0
000213 f019                          breq pb1Epilogue                                  ; return do nothing
000214 e091                          ldi temp, 1                                       ; otherwise set the flag to close
000215 9390 0207                     sts closing, temp                                 
                                 pb1Epilogue:
000217 91ff
000218 91ef
000219 91df
00021a 91cf
00021b 91bf
00021c 91af
00021d 919f
00021e 918f
00021f 917f
000220 916f
000221 915f
000222 914f
000223 913f
000224 912f
000225 911f
000226 910f
000227 bf0f                          epilogue
000228 9518                          reti 
                                 ; open button for when door is closing, when held down we will check pinD itself
                                 PB0_ON_PRESS:
000229 b70f
00022a 930f
00022b 931f
00022c 932f
00022d 933f
00022e 934f
00022f 935f
000230 936f
000231 937f
000232 938f
000233 939f
000234 93af
000235 93bf
000236 93cf
000237 93df
000238 93ef
000239 93ff                          prologue
00023a 9190 0212                     lds temp, canOpen                                 ; if the elevator (door) is not closing
00023c 3090                          cpi temp, 0
00023d f019                          breq pb0Epilogue                                  ; return do nothing
00023e e091                          ldi temp, 1
00023f 9390 0206                     sts opening, temp                                 ; othweise we set the flag to reopen
                                 pb0Epilogue:
000241 91ff
000242 91ef
000243 91df
000244 91cf
000245 91bf
000246 91af
000247 919f
000248 918f
000249 917f
00024a 916f
00024b 915f
00024c 914f
00024d 913f
00024e 912f
00024f 911f
000250 910f
000251 bf0f                          epilogue
000252 9518                          reti    
                                 ; this interrupt handler will be the main handler for all lift movement and stops etc.
                                 Timer0OVF:
000253 b70f
000254 930f
000255 931f
000256 932f
000257 933f
000258 934f
000259 935f
00025a 936f
00025b 937f
00025c 938f
00025d 939f
00025e 93af
00025f 93bf
000260 93cf
000261 93df
000262 93ef
000263 93ff                          prologue
000264 9190 020b                     lds temp, emergency                               ; if the emergency is on we want to go to strobe pattern 
000266 3091                          cpi temp, 1
000267 f011                          breq strobePattern
000268 940c 02aa                     jmp strobeSkip                                    ; otherwise skip strobe light display
                                 strobePattern:
00026a 91a0 0205                     lds r26, strobeTimer
00026c 5faf                          subi r26, -1
00026d 36a4                          cpi r26, 100                                      ; every 1/4s we want to toggle the strobe light
00026e f5d9                          brne strobeSkip
00026f 9190 0211                     lds temp, strobeOn                                ; if the strobe is off 
000271 3090                          cpi temp, 0
000272 f011                          breq showStrobe                                   ; we want to turn it ON
000273 940c 027c                     jmp offStrobe                                     ; otherwise turn the strobe off
                                 showStrobe:
000275 e092                          ldi temp, 0b00000010                              ; this is the correct pin address in port A for only the strobe light
000276 b992                          out portA, temp                                   ; out to portA the strobe light ON
000277 e091                          ldi temp, 1                                       
000278 9390 0211                     sts strobeOn, temp                                ; set flag on for the strobe light
00027a 940c 0281                     jmp finishStrobe
                                 offStrobe:
00027c e090                          ldi temp, 0b00000000                              ; load 0 into port A 
00027d b992                          out portA, temp                                   ; turns off the strobe light
00027e e090                          ldi temp, 0
00027f 9390 0211                     sts strobeOn, temp                                ; set flag off for the strobe light
                                 finishStrobe:
000281 b70f
000282 930f
000283 931f
000284 932f
000285 933f
000286 934f
000287 935f
000288 936f
000289 937f
00028a 938f
00028b 939f
00028c 93af
00028d 93bf
00028e 93cf
00028f 93df
000290 93ef
000291 93ff
000292 e0c5
000293 e0d2
000294 2799
000295 9399
000296 8398
000297 91ff
000298 91ef
000299 91df
00029a 91cf
00029b 91bf
00029c 91af
00029d 919f
00029e 918f
00029f 917f
0002a0 916f
0002a1 915f
0002a2 914f
0002a3 913f
0002a4 912f
0002a5 911f
0002a6 910f
0002a7 bf0f                          clear strobeTimer                                 ; reset the strobe timer
0002a8 27aa                          clr r26
0002a9 27bb                          clr r27
                                 strobeSkip:
0002aa 93a0 0205                     sts strobeTimer, r26                              ; update the value of the strobe timer if the 100 hasn't been mett
0002ac 9180 0203                     lds r24, tempCounter
0002ae 9190 0204                     lds r25, tempCounter+1                            ; load the value of the timer
0002b0 9601                          adiw r25:r24, 1                                   ; increment the register pair
0002b1 3884                          cpi r24, low(7812)                                ; check if the register pair (r25:r24) = 7812 -> 1 second
0002b2 e19e                          ldi temp, high(7812)
0002b3 0799                          cpc r25, temp
0002b4 f011                          breq isSecond                                     ; if the register pair are 7812, we want to go to the protocol if a second has passed
0002b5 940c 0473                     jmp notSecond                                     ; otherwise we want to update the timer counter and return
                                 isSecond:
0002b7 b70f
0002b8 930f
0002b9 931f
0002ba 932f
0002bb 933f
0002bc 934f
0002bd 935f
0002be 936f
0002bf 937f
0002c0 938f
0002c1 939f
0002c2 93af
0002c3 93bf
0002c4 93cf
0002c5 93df
0002c6 93ef
0002c7 93ff
0002c8 e0c3
0002c9 e0d2
0002ca 2799
0002cb 9399
0002cc 8398
0002cd 91ff
0002ce 91ef
0002cf 91df
0002d0 91cf
0002d1 91bf
0002d2 91af
0002d3 919f
0002d4 918f
0002d5 917f
0002d6 916f
0002d7 915f
0002d8 914f
0002d9 913f
0002da 912f
0002db 911f
0002dc 910f
0002dd bf0f                          clear tempCounter
0002de e080                          ldi r24, 0
0002df 9380 0203                     sts tempCounter, r24                              ; reset timer counter
0002e1 9380 0204                     sts tempCounter+1, r24
0002e3 9140 0202                     lds temp1, secondCounter
0002e5 9543                          inc temp1                                         ; increment the amount of seconds passed
0002e6 9340 0202                     sts secondCounter, temp1
0002e8 9190 0210                     lds temp, emergencyshown                          ; if the emergency has been shown we want to display the emergency
0002ea 3091                          cpi temp, 1
0002eb f011                          breq showEmergency2
0002ec 940c 035a                     jmp skipEmergencyDisplay                          ; otherwise continue normal procedure
                                 showEmergency2:
0002ee b70f
0002ef 930f
0002f0 931f
0002f1 932f
0002f2 933f
0002f3 934f
0002f4 935f
0002f5 936f
0002f6 937f
0002f7 938f
0002f8 939f
0002f9 93af
0002fa 93bf
0002fb 93cf
0002fc 93df
0002fd 93ef
0002fe 93ff
0002ff e001
000300 deb6
000301 dec5
000302 e800
000303 deb3
000304 dec2
000305 e405
000306 deb7
000307 debf
000308 e60d
000309 deb4
00030a debc
00030b e605
00030c deb1
00030d deb9
00030e e702
00030f deae
000310 deb6
000311 e607
000312 deab
000313 deb3
000314 e605
000315 dea8
000316 deb0
000317 e60e
000318 dea5
000319 dead
00031a e603
00031b dea2
00031c deaa
00031d e709
00031e de9f
00031f dea7
000320 ec00
000321 de95
000322 dea4
000323 e603
000324 de99
000325 dea1
000326 e601
000327 de96
000328 de9e
000329 e60c
00032a de93
00032b de9b
00032c e60c
00032d de90
00032e de98
00032f e30a
000330 de8d
000331 de95
000332 e200
000333 de8a
000334 de92
000335 e300
000336 de87
000337 de8f
000338 e300
000339 de84
00033a de8c
00033b e300
00033c de81
00033d de89
00033e 91ff
00033f 91ef
000340 91df
000341 91cf
000342 91bf
000343 91af
000344 919f
000345 918f
000346 917f
000347 916f
000348 915f
000349 914f
00034a 913f
00034b 912f
00034c 911f
00034d 910f
00034e bf0f                          PRINT_EMERGENCY                                   ; display emergency message on LCD
00034f 9190 020b                     lds temp, emergency                               ; now we want to check if the emergency button has pressed off
000351 3090                          cpi temp, 0
000352 f011                          breq reset_emergency                              ; if so we want to turn off the emergency shown flag and resume normal procedure
000353 940c 039e                     jmp afterprint                                    ; otherwise skip over and resume (since queue empty it will just reti)
                                 reset_emergency:
000355 e090                          ldi temp, 0
000356 9390 0210                     sts emergencyShown, temp                          ; resets the emergency shown flag
000358 940c 039e                     jmp afterPrint
                                 skipEmergencyDisplay:
00035a 9190 0208                     lds temp, currentFloor
00035c 9390 0208                     sts currentFloor, temp
00035e e001
00035f de57
000360 de66
000361 e006
000362 de54
000363 de63
000364 e00e
000365 de51
000366 de60
000367 e200
000368 de55
000369 de5d
00036a e200
00036b de52
00036c de5a
00036d e200
00036e de4f
00036f de57
000370 e200
000371 de4c
000372 de54
000373 e200
000374 de49
000375 de51
000376 e40c
000377 de46
000378 de4e
000379 e609
00037a de43
00037b de4b
00037c e606
00037d de40
00037e de48
00037f e704
000380 de3d
000381 de45
000382 ec00
000383 de33
000384 de42
000385 e606
000386 de37
000387 de3f
000388 e60c
000389 de34
00038a de3c
00038b e60f
00038c de31
00038d de39
00038e e60f
00038f de2e
000390 de36
000391 e702
000392 de2b
000393 de33
000394 e30a
000395 de28
000396 de30
000397 e200
000398 de25
000399 de2d
00039a 2f09
00039b 5d00
00039c de21
00039d de29                          PRINT_FLOOR temp
                                     ; now we want our elevator to move if there is stuff in queue, if not we just want to exit so
                                 AfterPrint:
00039e 9180 0209                     lds r24, floor_queue
0003a0 9190 020a                     lds r25, floor_queue+1                            ; checking if the either half queue has something because if any half has something there is something in queue
0003a2 3080                          cpi r24, 0
0003a3 f421                          brne somethinginQueue                             ; if lower part of queue is not empty -> we want to move to our protocol
0003a4 3090                          cpi r25, 0
0003a5 f411                          brne somethinginQueue                             ; if higher part of queue is not empty -> we want to move our protocol
0003a6 940c 0479                     jmp nothinginQueue                                ; otherwise we want to jump to our handler for nothing in queue
                                 somethinginQueue:
0003a8 9190 0208                     lds temp, currentFloor                            ; now we want to convert current floor into bit representation
0003aa e0a1                          ldi XL, 1
0003ab e0b0                          ldi XH, 0 
0003ac 939f
0003ad 2f99
0003ae 959a
0003af 3090
0003b0 f024
0003b1 0faa
0003b2 1fbb
0003b3 940c 03ae
0003b5 919f                          CONVERT_FLOOR_INTEGER temp, XL, XH                ; using our macro to convert the floor into bit and store into XL:XH
0003b6 9140 0209                     lds temp1, floor_Queue
0003b8 9150 020a                     lds temp2, floor_Queue + 1                        ; load the current queue into temp1:temp2
0003ba 174a                          cp temp1, XL
0003bb 075b                          cpc temp2, XH                                     ; now we want to compare the current floor to the Queue  
0003bc f419                          brne checkk                                       ; if the current floor is not equal to the queue we go to the check 
0003bd d0f4                          rcall open_door                                   ; otherwise open the door since the queue == current floor 
0003be 940c 04a0                     jmp TimerEpilogue                                 ; return from interrupt
                                 ; this will check if we are on a floor which needs its door opened
                                 checkk:
0003c0 9190 0208                     lds temp, currentFloor                            ; converting current floor into bit representation
0003c2 e0a1                          ldi XL, 1
0003c3 e0b0                          ldi XH, 0 
0003c4 939f
0003c5 2f99
0003c6 959a
0003c7 3090
0003c8 f024
0003c9 0faa
0003ca 1fbb
0003cb 940c 03c6
0003cd 919f                          CONVERT_FLOOR_INTEGER temp, XL, XH
0003ce 9140 0209                     lds temp1, floor_Queue
0003d0 9150 020a                     lds temp2, floor_Queue + 1                        ; load the floor queue into temp1:temp2    
0003d2 234a                          and temp1, XL
0003d3 235b                          and temp2, XH                                     ; now we want to and the queue with the current floor
0003d4 3040                          cpi temp1, 0                                      ; compare the result to 0
0003d5 e090                          ldi temp, 0
0003d6 0759                          cpc temp2, temp
0003d7 f019                          breq checkk2                                      ; if the result is not 0 that means we are currently on a floor in the queue 
0003d8 d0d9                          rcall open_door                                   ; open the door
0003d9 940c 04a0                     jmp TimerEpilogue                                 ; return from interrupt
                                 ; if there is stuff on the queue now we want to know which direction the lift will travel in
                                 ; we want to compare the CURRENT FLOOR to the queue in a way to check if it has reached the highest/lowest floor
                                 ; the movement of the elevator is simple
                                 ; it will move up all the way till it reaches the top floor
                                 
                                 ; then move down all the way till it reaches thw lowest floor, taking floors off the queue on its way
                                 ; i was inspired to do this by attempting my java implementation where i had a queue of booleans size 9
                                 ; and each index showed a floor, and i would check if the current floor is the maximum floor and continue up
                                 ; and check if current floor is min floor and continue down
                                 ; to check if we are at the max floor, we can simply just check if the current floor in bits is higher than all the other floors
                                 ; if there is a floor above, the queue will have a higher value
                                 ; if we are on floor 3 and our queue is floor 1 2 3 -> 0b111
                                 ; since floor 3 has value 8 and floor 1 and 2 together have value 7
                                 ; floor 3 is higher than the remaining queue itself 
                                 ; so we will set the direction to move down
                                 ; 0b01111111 < 0b10000000
                                 
                                 ; to check if we are at the minimum floor we want to check if there are any floors below the current floor
                                 ; to do this we can subtract 1 from the current floor so if we are on floor 3 0b100 -> 0b011
                                 ; then we check if there are any floors in 0b110 by anding the queue with the 0b011
                                 ; if the result is 0 that means there are no lower floors
                                 ; if floor 1 was still in the queue our result would be 0b001 not 0 so that means there is a lower floor
                                 ; we will continue in one direction until either of these conditions are met which will swap the directions
                                 checkk2:
                                     ; check movement down
0003db 9190 0208                     lds temp, currentFloor                            ; converting current floor into bit representation
0003dd e0a1                          ldi XL, 1
0003de e0b0                          ldi XH, 0 
0003df 939f
0003e0 2f99
0003e1 959a
0003e2 3090
0003e3 f024
0003e4 0faa
0003e5 1fbb
0003e6 940c 03e1
0003e8 919f                          CONVERT_FLOOR_INTEGER temp, XL, XH                        
0003e9 9140 0209                     lds temp1, floor_Queue                            ; now we want to load the queue into a register pair 
0003eb 9150 020a                     lds temp2, floor_Queue + 1
0003ed 174a                          cp temp1, XL                                      ; now we want to compare the current queue with the current floor
0003ee 075b                          cpc temp2, XH
0003ef f0e8                          brlo moveDown                                     ; if the queue is SMALLER THAN THE CURRENT FLOOR SET DIRECTION TO DOWN
                                     ; check movement up
0003f0 9190 0208                     lds temp, currentFloor                            ; convert current floor into bits
0003f2 e0a1                          ldi XL, 1
0003f3 e0b0                          ldi XH, 0 
0003f4 939f
0003f5 2f99
0003f6 959a
0003f7 3090
0003f8 f024
0003f9 0faa
0003fa 1fbb
0003fb 940c 03f6
0003fd 919f                          CONVERT_FLOOR_INTEGER temp, XL, XH
0003fe 9140 0209                     lds temp1, floor_Queue                            ; load current floro into register pair
000400 9150 020a                     lds temp2, floor_Queue + 1
000402 9711                          sbiw XH:XL, 1                                     ; subtract 1 from current floor so 0b100 -> 0b011 as in above
000403 23a4                          and XL, temp1                                     ; now we want to and the current floor - 1 with the queue
000404 23b5                          and XH, temp2
000405 30a0                          cpi XL, 0
000406 e090                          ldi temp, 0                                       ; if the result is = 0 that means we are at lowest floor 
000407 07b9                          cpc XH, temp
000408 f411                          brne anotherSkip                                  ; if it is not = 0 that means there are more floors below eg if floor 1 anded we would get 1 not 0
                                     ; to avoid relative branch out of reach
000409 940c 0412                     jmp moveUp                                        ; if its = 0 set direction to up
                                 ; jump to move in the same direction
                                 anotherSkip:
00040b 940c 0417                     jmp continue                                      ; continues moving in the direction stored in the DOWN flag 
                                 moveDown:
00040d e091                          ldi temp, 1
00040e 9390 020c                     sts down, temp                                    ; store true in the down flag so elevator will move downwards
000410 940c 0417                     jmp continue
                                 moveUp:
000412 e090                          ldi temp, 0
000413 9390 020c                     sts down, temp                                    ; store false in the down flag so elevator will move upwards
000415 940c 0417                     jmp continue
                                 ; this will move the elevator in the direction stored in down, 1-> down 0-> up
                                 continue:
000417 9190 020c                     lds temp, down
000419 3091                          cpi temp, 1                                       ; if direction stored in the down flag == 1
00041a f011                          breq continueDown                                 ; continue downwards
00041b 940c 0448                     jmp continueUp                                    ; else move up
                                 ; move down the floors checking if a floor is in the queue
                                 ; first check if the CURRENT FLOOR IS ON QUEUE
                                 ; IF IT IS call the open door function
                                 ; the floor will be removed from queue in the open door function
                                 ; return from open if called
                                 ; delay for 2s between floors.
                                 ; decrement current floor by 1
                                 continueDown:
00041d e04f                          ldi temp1, MOVING_DOWN
00041e b948                          out portC, temp1                                  ; output to the LED down pattern, lower half of LED lit up
00041f 9190 0208                     lds temp, currentFloor                            ; convert the current floor into bit representation
000421 e0a1                          ldi XL, 1
000422 e0b0                          ldi XH, 0 
000423 939f
000424 2f99
000425 959a
000426 3090
000427 f024
000428 0faa
000429 1fbb
00042a 940c 0425
00042c 919f                          CONVERT_FLOOR_INTEGER temp, XL, XH
00042d 9140 0209                     lds temp1, floor_Queue
00042f 9150 020a                     lds temp2, floor_Queue + 1                        ; now we want to check if the current floor while moving down is on the queue
000431 234a                          and temp1, XL
000432 235b                          and temp2, XH                                     ; to do this and the floor with the queue
000433 3040                          cpi temp1, 0
000434 e090                          ldi temp, 0
000435 0759                          cpc temp2, temp
000436 f009                          breq ignoredown                                   ; if result = 0 that means the floor isn't on queue (result should be the current floor if it is)
                                                                                       ; so ignore the open door call and continue
000437 d07a                          rcall OPEN_DOOR                                   ; otherwise we open the door 
                                 ignoredown:
000438 9190 0202                     lds temp, secondCounter                           ; whether we open or close the door we will wait for 2 seconds so
00043a 3092                          cpi temp, 2                                       ; check if the second counter has 2 inside of it
00043b f011                          breq anotherskipp                                 ; if its = 2 that means we can continue to the next floor below
00043c 940c 04a0                     jmp timerEpilogue                                 ; otherwise return from interrupt
                                 ; seriously relative branch out of reach is so stupid
                                 anotherskipp:
00043e e090                          ldi temp, 0                                       ; reset the counter for number of seconds stored so it can constantly perform the ignoredown label correctly
00043f 9390 0202                     sts secondCounter, temp
000441 9190 0208                     lds temp, currentFloor                            ; decrement the current floor by 1 since we are moving down
000443 959a                          dec temp
000444 9390 0208                     sts currentFloor, temp                            ; store the decremented current floor into the label
000446 940c 04a0                     jmp timerEpilogue                                 ; return from interrupt handler
                                 ; move up the floors checking if a floor is in the queue
                                 ; first check if the CURRENT FLOOR IS ON QUEUE
                                 ; IF IT IS call the open door function
                                 ; return from open if called
                                 ; delay for 2s between floors.
                                 ; increment current floor by 1
                                 continueUp:
000448 ef40                          ldi temp1, MOVING_UP                              ; output to the LED's the moving up pattern (top half of LED is lit up)  
000449 b948                          out portC, temp1
00044a 9190 0208                     lds temp, currentFloor                            ; converting the current floor into the bit representation
00044c e0a1                          ldi XL, 1
00044d e0b0                          ldi XH, 0 
00044e 939f
00044f 2f99
000450 959a
000451 3090
000452 f024
000453 0faa
000454 1fbb
000455 940c 0450
000457 919f                          CONVERT_FLOOR_INTEGER temp, XL, XH
000458 9140 0209                     lds temp1, floor_Queue
00045a 9150 020a                     lds temp2, floor_Queue + 1                        ; now we want to load the queue so we can check if the current floor is on the queue
00045c 234a                          and temp1, XL
00045d 235b                          and temp2, XH                                     ; and the queue with the current floor
00045e 3040                          cpi temp1, 0
00045f e090                          ldi temp, 0
000460 0759                          cpc temp2, temp                                   ; check if the result is 0 (i.e not on queue) if it was result would be the current floor in bits
000461 f009                          breq ignoreup                                     ; if result is equal to 0 we skip over and go to the ignore up label don't open the door
000462 d04f                          rcall OPEN_DOOR                                   ; otherwise we will open door (this will remove current floor from queue)
                                 ignoreup:
000463 9190 0202                     lds temp, secondCounter                           ; whether we open the door or not we still want to delay 2s between floors
000465 3092                          cpi temp, 2
000466 f011                          breq anotherskippr                                ; if the amount of seconds passed is 2 we want to go to the label which will update the current floor
000467 940c 04a0                     jmp timerEpilogue                                 ; otherwise return from the interrupt handler
                                 anotherskippr:
000469 e090                          ldi temp, 0                                       ; reset the amount of seconds passed so we can keep performing continue up
00046a 9390 0202                     sts secondCounter, temp
00046c 9190 0208                     lds temp, currentFloor                            ; increment the current floor by 1
00046e 9593                          inc temp
00046f 9390 0208                     sts currentFloor, temp                            ; store the incremented current floor into the label
000471 940c 04a0                     jmp timerEpilogue                                 ; return from the interrupt handler
                                 NotSecond:
000473 9380 0203                     sts TempCounter, r24                              ;update the value of the temporary counter
000475 9390 0204                     sts TempCounter+1, r25    
000477 940c 04a0                     jmp TimerEpilogue
                                 ; if nothing is in the queue we have to also account for if open button (PB1) is pressed
                                 nothinginQueue:
000479 e040                          ldi temp1, 0
00047a 9340 0202                     sts secondCounter, temp1                          ; reset the second counter when nothing in queue
00047c e041                          ldi temp1, 1
00047d 9340 0212                     sts canOpen, temp1                                ; set the flag for door can open since its at a floor
00047f 9140 0206                     lds temp1, opening                                ; now we check if user has pressed open button 
000481 3041                          cpi temp1, 1
000482 f011                          breq addCurrToQueue                               ; if user has pressed open button add the current floor to queue
000483 940c 04a0                     jmp timerEpilogue
                                 addCurrToQueue:
000485 e040                          ldi temp1, 0                                      ; clear the open button so it doesnt infinitely reopen
000486 9340 0206                     sts opening, temp1
000488 9140 0208                     lds temp1, currentFloor                           ; now we want to convert current floor into bit representation
00048a e0a1                          ldi XL, 1
00048b e0b0                          ldi XH, 0 
00048c 939f
00048d 2f94
00048e 959a
00048f 3090
000490 f024
000491 0faa
000492 1fbb
000493 940c 048e
000495 919f                          CONVERT_FLOOR_INTEGER temp1, XL, XH
000496 91e0 0209                     lds ZL, floor_Queue                               ; now we want to add the floor to queue using our macro
000498 91f0 020a                     lds ZH, floor_Queue + 1                           ; see macro for description
00049a 2bea
00049b 2bfb                          UPDATE_STATE_ADD ZL,XL,ZH,XH
00049c 93e0 0209                     sts floor_Queue, ZL
00049e 93f0 020a                     sts floor_Queue+1,ZH
                                 timerEpilogue:
0004a0 91ff
0004a1 91ef
0004a2 91df
0004a3 91cf
0004a4 91bf
0004a5 91af
0004a6 919f
0004a7 918f
0004a8 917f
0004a9 916f
0004aa 915f
0004ab 914f
0004ac 913f
0004ad 912f
0004ae 911f
0004af 910f
0004b0 bf0f                          epilogue                                          ; return from interrupt handler
0004b1 9518                          reti
                                 ; This entire function will be responsible for opening the door and removing the floor from the queue
                                 OPEN_DOOR:
0004b2 b70f
0004b3 930f
0004b4 931f
0004b5 932f
0004b6 933f
0004b7 934f
0004b8 935f
0004b9 936f
0004ba 937f
0004bb 938f
0004bc 939f
0004bd 93af
0004be 93bf
0004bf 93cf
0004c0 93df
0004c1 93ef
0004c2 93ff                          prologue
0004c3 e091                      	ldi temp, 1
0004c4 9390 0213                 	sts doorSequence, temp                            ; first we enable flag that the door sequence has begun (for emergency)
0004c6 9190 0202                     lds temp, secondCounter
0004c8 3093                          cpi temp, 3                                       ; if 1 second has passed since we reached floor (2s) we want to go to open door state
0004c9 f448                          brsh skipOpen
0004ca ef4f                          ldi temp1, 0xff                                   ; otherwise we keep the motor running for one second
0004cb 9340 009a                     sts OCR3BL, temp1                                 ; setting motor to full speed
0004cd 9340 009b                     sts OCR3BH, temp1
0004cf ee47                          ldi temp1, DOOR_CLOSED                            ; output to portC that the door is closed pattern 0b11100111
0004d0 b948                          out portC, temp1
0004d1 940c 04a0                     jmp TimerEpilogue                                 ; return from interrupt handler
                                 ; if the door has opened for 1s now we want to keep open for 3s
                                 skipOpen:
0004d3 ec43                          ldi temp1, DOOR_OPEN                              ; output the open door pattern 0b11000011
0004d4 b948                          out portC, temp1    
0004d5 e041                          ldi temp1, 1
0004d6 9340 020f                     sts canClose, temp1                               ; set the canClose flag which notifies that the door is able to be closed
0004d8 e040                          ldi temp1, 0
0004d9 9340 009a                     sts OCR3BL, temp1                                 ; supply no voltage to motor when door closed (motor off)
0004db 9340 009b                     sts OCR3BH, temp1
0004dd 9190 0207                     lds temp, closing                                 ; now we want to check if the close button was pushed while door was open
0004df 3091                          cpi temp, 1
0004e0 f091                          breq startClosing                                 ; if the flag for close was set we want to start closing immediately
0004e1 9190 0202                     lds temp, secondCounter
0004e3 3097                          cpi temp, 7                                       ; otherwise wait till 7s has passed since lift started moving 2s for floor 1s for open 3s for stay open
0004e4 f410                          brsh startClosingcheck                            ; if the door has been open for 3s we want to try to start closing
0004e5 940c 04a0                     jmp TimerEpilogue
                                 startclosingcheck:
0004e7 b199                          in temp, pinD                                     ; now we want to check pinD if the open button was held down
0004e8 e041                          ldi temp1, 0b0000001
0004e9 2349                          and temp1, temp                                   ; PB1 is connected to RDX3 with bit 0b00000001
0004ea 3040                          cpi temp1, 0                                      ; when we and together we want to check if the result is 0
0004eb f011                          breq stayopen                                     ; if result is = 0 that means the pin is low -> button is still held down
0004ec 940c 04f3                     jmp startClosing                                  ; otherwise we start closing
                                 ; this will keep the door open
                                 stayopen:
0004ee e097                          ldi temp, 7                                       ; this will set the time to 7 so it will loop to this part over and over till button is let go
0004ef 9390 0202                     sts secondCounter, temp                           ; store 7s into time
0004f1 940c 04a0                     jmp TimerEpilogue                                 ; return from interrupt
                                 ; start closing the door
                                 startClosing:                              
0004f3 e041                          ldi temp1, 1
0004f4 9340 0212                     sts canOpen, temp1                                ; set the can open flag for pb1 to keep door open 
0004f6 9190 0206                     lds temp, opening
0004f8 3091                          cpi temp, 1
0004f9 f011                          breq startReopening                               ; if the button was pushed to open, we want to start re-opening
0004fa 940c 0514                     jmp skipReopening
                                 startReopening:
0004fc e094                          ldi temp, 4
0004fd 9390 0202                     sts secondCounter, temp                           ; this will set the time to 4 so 3 more seconds have to pass to start closing again
0004ff e090                          ldi temp, 0
000500 9390 0206                     sts opening, temp                                 ; clear the opening flag to stop the infinite loop
000502 91ff
000503 91ef
000504 91df
000505 91cf
000506 91bf
000507 91af
000508 919f
000509 918f
00050a 917f
00050b 916f
00050c 915f
00050d 914f
00050e 913f
00050f 912f
000510 911f
000511 910f
000512 bf0f                          epilogue
000513 9508                          ret                                               ; return from interrupt
                                 ; otherwise we aren't re-opening we want to close the door
                                 skipReopening:
000514 ee47                          ldi temp1, DOOR_CLOSED
000515 b948                          out portC, temp1                                  ; now we want to turn motor ON to signify closing door
000516 ef4f                          ldi temp1, 0xff
000517 9340 009a                     sts OCR3BL, temp1
000519 9340 009b                     sts OCR3BH, temp1                                 ; supply maximum voltage to the motor to spin at full speed
00051b 9190 0207                     lds temp, closing                                 
00051d 3091                          cpi temp, 1                                       ; this will check if the close button has been pressed 
00051e f011                          breq closecheck                                   ; if it has we want to go to the special procedure 
00051f 940c 0530                     jmp skipovercheck                                 ; otherwise continue to close normally
                                 ; now we want to check if the close button has been pressed and if it has been pressed
                                 ; spin motor for 1s while it is closing
                                 ; then close the door
                                 closecheck:
000521 9190 020e                     lds temp, alreadyClosing                          ; check if the door is already closing with the motor
000523 3091                          cpi temp, 1
000524 f089                          breq closeWithMotor                               ; if the door is already closing with the motor skip over initialises  
000525 9190 0202                     lds temp, secondCounter                            
000527 9593                          inc temp                                          ; otherwise we want to load and increment the current second counter
000528 9390 020d                     sts timeOfClose, temp                             ; and set that to the time we want before the door is closed so door closes with motor for 1s
00052a 9190 0202                     lds temp, secondCounter
00052c 9390 0202                     sts secondCounter, temp
00052e 940c 0536                     jmp closeWithMotor                                ; now we want to close door with motor with button press
                                 ; otherwise we want to wait 1s normally for door to close
                                 skipovercheck:
000530 9190 0202                     lds temp, secondCounter
000532 3099                          cpi temp, 9                                       ; check 9s has passed before we set door shut (2s for moving 1s for opening 3s for waiting 1s for closing)
000533 f490                          brsh closed                                       ; if it is go to shut the door protocol
000534 940c 04a0                     jmp TimerEpilogue                                 ; return from interrupt otherwise
                                 ; close with motor will be if button was pressed to close the door
                                 ; motor has to spin for 1s to show door closed from time button was pressed
                                 closeWithMotor:
000536 e041                          ldi temp1, 1
000537 9340 020e                     sts alreadyClosing, temp1                         ; set the already closing flag for when we return through open door process 
000539 ef4f                          ldi temp1, 0xff
00053a 9340 009a                     sts OCR3BL, temp1                                 ; supply max voltage to motor so motor spins at full speed to show closing
00053c 9340 009b                     sts OCR3BH, temp1
00053e 9140 020d                     lds temp1, timeOfClose
000540 9150 0202                     lds temp2, secondCounter
000542 1754                          cp temp2, temp1                                   ; now we want to compare the time the button was pressed with that time + 1
                                 	                                                  ; to check if one second has passed
000543 f410                          brsh closed                                       ; if one second has passed -> SHUT THE DOOR
000544 940c 04a0                     jmp TimerEpilogue                                 ; otherwise return from interrupt handler
                                 ; this will be used to shut the door
                                 closed:
000546 e040                          ldi temp1, 0
000547 9340 009a                     sts OCR3BL, temp1                                 ; now we want to turn off motor to show door is closed  
000549 9340 009b                     sts OCR3BH, temp1
00054b 9340 0202                     sts secondCounter, temp1                          ; reset ALL FLAGS + TIMERS 
00054d 9340 0207                     sts closing, temp1
00054f 9340 020d                     sts timeOfClose, temp1
000551 9340 020e                     sts alreadyClosing, temp1
000553 9340 020f                     sts canClose, temp1
000555 9340 0206                     sts opening, temp1
000557 9340 0212                     sts canOpen, temp1
000559 9340 0213                 	sts doorSequence, temp1
                                     ; now we want to remove the floor from the queue
00055b 9190 0208                 	lds temp, currentFloor                            ; convert the current floor into the bit representation
00055d e0a1                          ldi XL, 1
00055e e0b0                          ldi XH, 0 
00055f 939f
000560 2f99
000561 959a
000562 3090
000563 f024
000564 0faa
000565 1fbb
000566 940c 0561
000568 919f                          CONVERT_FLOOR_INTEGER temp, XL, XH
000569 91e0 0209                     lds ZL, floor_Queue
00056b 91f0 020a                     lds ZH, floor_Queue + 1                           ; load the queue from label 
00056d 27ea                          eor ZL,XL                                         ; now we want to exclusive or the current floor with queue
00056e 27fb                          eor ZH,XH                                         ; this will remove the floor example below
                                 	; if our floor is 0b00010000
                                 	; and the lower half of the queue is 0b11010011
                                 	; when we eor them together we get
                                 	; 0b11000011 -> floor removed
00056f 93e0 0209                     sts floor_Queue, ZL
000571 93f0 020a                     sts floor_Queue+1,ZH                              ; store the updated queue into the label
000573 9190 020b                     lds temp, emergency                               ; now we want to check if the emergency was pressed
000575 3091                          cpi temp, 1
000576 f011                          breq showDisplay                                  ; if the emergency flag is set we want to go to emergency protocol
000577 940c 0607                     jmp skipDisplay                                   ; otherwise we want to just return
                                 showDisplay:
000579 9190 0208                 	lds temp, CurrentFloor
00057b 3090                      	cpi temp, 0                                       ; now we want to check if we are on floor 0 before we display emergency command
00057c f091                      	breq cont
00057d 91ff
00057e 91ef
00057f 91df
000580 91cf
000581 91bf
000582 91af
000583 919f
000584 918f
000585 917f
000586 916f
000587 915f
000588 914f
000589 913f
00058a 912f
00058b 911f
00058c 910f
00058d bf0f                      	epilogue                                          ; otherwise return as normal
00058e 9508                      	ret
                                 ; if the emergency flag is on and floor is 0
                                 cont:
00058f e091                          ldi temp, 1
000590 9390 0210                     sts emergencyshown, temp                          ; set flag for emergency shown so lcd will keep displaying emergency
000592 ef9f                          ldi temp, 0xff                                    ; output a full lock pattern to LED all leds on
000593 b998                          out portC, temp
000594 b70f
000595 930f
000596 931f
000597 932f
000598 933f
000599 934f
00059a 935f
00059b 936f
00059c 937f
00059d 938f
00059e 939f
00059f 93af
0005a0 93bf
0005a1 93cf
0005a2 93df
0005a3 93ef
0005a4 93ff
0005a5 e001
0005a6 dc10
0005a7 dc1f
0005a8 e800
0005a9 dc0d
0005aa dc1c
0005ab e405
0005ac dc11
0005ad dc19
0005ae e60d
0005af dc0e
0005b0 dc16
0005b1 e605
0005b2 dc0b
0005b3 dc13
0005b4 e702
0005b5 dc08
0005b6 dc10
0005b7 e607
0005b8 dc05
0005b9 dc0d
0005ba e605
0005bb dc02
0005bc dc0a
0005bd e60e
0005be dbff
0005bf dc07
0005c0 e603
0005c1 dbfc
0005c2 dc04
0005c3 e709
0005c4 dbf9
0005c5 dc01
0005c6 ec00
0005c7 dbef
0005c8 dbfe
0005c9 e603
0005ca dbf3
0005cb dbfb
0005cc e601
0005cd dbf0
0005ce dbf8
0005cf e60c
0005d0 dbed
0005d1 dbf5
0005d2 e60c
0005d3 dbea
0005d4 dbf2
0005d5 e30a
0005d6 dbe7
0005d7 dbef
0005d8 e200
0005d9 dbe4
0005da dbec
0005db e300
0005dc dbe1
0005dd dbe9
0005de e300
0005df dbde
0005e0 dbe6
0005e1 e300
0005e2 dbdb
0005e3 dbe3
0005e4 91ff
0005e5 91ef
0005e6 91df
0005e7 91cf
0005e8 91bf
0005e9 91af
0005ea 919f
0005eb 918f
0005ec 917f
0005ed 916f
0005ee 915f
0005ef 914f
0005f0 913f
0005f1 912f
0005f2 911f
0005f3 910f
0005f4 bf0f                          PRINT_EMERGENCY                                   ; display emergency message
0005f5 91ff
0005f6 91ef
0005f7 91df
0005f8 91cf
0005f9 91bf
0005fa 91af
0005fb 919f
0005fc 918f
0005fd 917f
0005fe 916f
0005ff 915f
000600 914f
000601 913f
000602 912f
000603 911f
000604 910f
000605 bf0f                          epilogue                                          ; return
000606 9508                          ret
                                 skipDisplay:
000607 91ff
000608 91ef
000609 91df
00060a 91cf
00060b 91bf
00060c 91af
00060d 919f
00060e 918f
00060f 917f
000610 916f
000611 915f
000612 914f
000613 913f
000614 912f
000615 911f
000616 910f
000617 bf0f                          epilogue                                          ; return 
000618 9508                          ret
                                 ; this will be used to forceably close the door when the emergency button is pressed
                                 forceClose:
000619 b70f
00061a 930f
00061b 931f
00061c 932f
00061d 933f
00061e 934f
00061f 935f
000620 936f
000621 937f
000622 938f
000623 939f
000624 93af
000625 93bf
000626 93cf
000627 93df
000628 93ef
000629 93ff                          prologue
00062a ef4f                          ldi temp1, 0xff
00062b 9340 009a                     sts OCR3BL, temp1                                 ; supply max voltage to motor to signify motor is closing
00062d 9340 009b                     sts OCR3BH, temp1    
00062f dbc4                          rcall sleep_1s                                    ; close for 1 second can use sleep since we aren't taking requests
000630 ee47                          ldi temp1, DOOR_CLOSED
000631 b948                          out portC, temp1                                  ; output closed door pattern to LEDS
000632 e040                          ldi temp1, 0                                  
000633 9340 009a                     sts OCR3BL, temp1
000635 9340 009b                     sts OCR3BH, temp1                                 ; supply no more voltage to motor to signify motor off door is shut
000637 9340 0202                     sts secondCounter, temp1                          ; RESET ALL flags and counters
000639 9340 0207                     sts closing, temp1
00063b 9340 020d                     sts timeOfClose, temp1
00063d 9340 020e                     sts alreadyClosing, temp1
00063f 9340 020f                     sts canClose, temp1
000641 9340 0206                     sts opening, temp1
000643 9340 0212                     sts canOpen, temp1
000645 9340 0213                 	sts doorSequence, temp1
                                 	; now we want to remove the floor from the queue     
000647 9190 0208                 	lds temp, currentFloor                            ; convert current floor into bit representation
000649 e0a1                          ldi XL, 1
00064a e0b0                          ldi XH, 0 
00064b 939f
00064c 2f99
00064d 959a
00064e 3090
00064f f024
000650 0faa
000651 1fbb
000652 940c 064d
000654 919f                          CONVERT_FLOOR_INTEGER temp, XL, XH
000655 91e0 0209                     lds ZL, floor_Queue                               ; load the queue from memory
000657 91f0 020a                     lds ZH, floor_Queue + 1    
000659 27ea                          eor ZL,XL                                         ; now we want to EOR which will remove the current floor from the queue
00065a 27fb                          eor ZH,XH
00065b 93e0 0209                     sts floor_Queue, ZL                               ; store updated queue into label
00065d 93f0 020a                     sts floor_Queue+1,ZH
00065f 91ff
000660 91ef
000661 91df
000662 91cf
000663 91bf
000664 91af
000665 919f
000666 918f
000667 917f
000668 916f
000669 915f
00066a 914f
00066b 913f
00066c 912f
00066d 911f
00066e 910f
00066f bf0f                          epilogue                                          ; return from function
000670 9508                          ret


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega2560" register use summary:
x  :   0 y  :   8 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 169 r17:  32 r18:  28 r19:  28 r20: 158 
r21:  44 r22:  25 r23:  25 r24:  38 r25: 253 r26:  65 r27:  61 r28:  29 
r29:  29 r30:  40 r31:  40 
Registers used: 17 out of 35 (48.6%)

"ATmega2560" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   2 adiw  :   1 and   :  10 
andi  :   1 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  32 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 brlt  :  11 brmi  :   0 
brne  :   9 brpl  :   0 brsh  :   4 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   1 cbi   :   5 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  10 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   3 cpc   :   7 
cpi   :  51 cpse  :   0 dec   :  13 eicall:   0 eijmp :   0 elpm  :   0 
eor   :   4 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :  14 inc   :   5 jmp   :  61 ld    :   0 ldd   :   0 ldi   : 195 
lds   :  69 lpm   :   0 lsl   :  14 lsr   :   0 mov   :  14 movw  :   0 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   6 
ori   :   1 out   :  43 pop   : 238 push  : 190 rcall : 220 ret   :  13 
reti  :   3 rjmp  :   1 rol   :  11 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :   5 sbic  :   0 sbis  :   0 sbiw  :   2 sbr   :   0 sbrc  :   1 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   3 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   8 std   :   0 sts   :  96 sub   :   0 subi  :   3 swap  :   0 
tst   :   0 wdr   :   0 
Instructions used: 42 out of 116 (36.2%)

"ATmega2560" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000ce2   3218      0   3218  262144   1.2%
[.dseg] 0x000200 0x000214      0     20     20    8192   0.2%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 0 warnings
