Li-C. Wang , Magdy S. Abadir, A New Validation Methodology Combining Test and Formal Verification For PowerPC" Microprocessor Arrays, Proceedings of the 1997 IEEE International Test Conference, p.954, November 01-06, 1997
Emil Gizdarski, Detection of Delay Faults in Memory Address Decoders, Journal of Electronic Testing: Theory and Applications, v.16 n.4, p.381-387, Aug.2000
Yukun Gao , Tengteng Zhang , Punj Pokharel , Swati Chakraborty , D. M. Walker, Pseudo Functional Path Delay Test through Embedded Memories, Journal of Electronic Testing: Theory and Applications, v.31 n.1, p.35-42, February  2015
Zaid Al-Ars , Said Hamdioui , Georgi Gaydadjiev , Stamatis Vassiliadis, Test set development for cache memory in modern microprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.6, p.725-732, June 2008
Scott Davidson, Fault simulation at the architectural level, Proceedings of the 1984 international test conference on The three faces of test: design, characterization, production, October 16-18, 1984, Philadelphia, PA
Said Hamdioui , Zaid Al-Ars , Ad J. Van De Goor , Mike Rodgers, Dynamic Faults in Random-Access-Memories: Concept, Fault Models and Tests, Journal of Electronic Testing: Theory and Applications, v.19 n.2, p.195-205, April 2003
N. T. Jarwala , D. K. Pradhan, TRAM: A Design Methodology for High-Performance, Easily Testable, Multimegabit RAMs, IEEE Transactions on Computers, v.37 n.10, p.1235-1250, October 1988
Rob Dekker , Fran Beenker , Loek Thijssen, Fault modeling and test algorithm development for static random access memories, Proceedings of the 1988 international conference on Test: new frontiers in testing, September 12-14, 1988, Washington, D.C.
Jayanta Bhadra , Andrew K. Martin , Jacob A. Abraham, A formal framework for verification of embedded custom memories of the Motorola MPC7450 microprocessor, Formal Methods in System Design, v.27 n.1-2, p.67-112, September 2005
V. Kim , T. Chen, Assessing SRAM test coverage for sub-micron CMOS technologies, Proceedings of the 15th IEEE VLSI Test Symposium, p.24, April 27-May 01, 1997
M. Haykel Ben Jamaa , David Atienza , Yusuf Leblebici , Giovanni De Micheli, A stochastic perturbative approach to design a defect-aware thresholder in the sense amplifier of crossbar memories, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Ad J. van de Goor , Aad Offerman , Ivo Schanstra, Towards a Uniform Notation for Memory Tests, Proceedings of the 1996 European conference on Design and Test, p.420, March 11-14, 1996
B. Becker, Efficient Testing of Optimal Time Adders, IEEE Transactions on Computers, v.37 n.9, p.1113-1121, September 1988
A. J. van de Goor , C. A. Verruijt, An overview of deterministic functional RAM chip testing, ACM Computing Surveys (CSUR), v.22 n.1, p.5-33, March 1990
L.-C. Wang , M. S. Abadir , J. Zeng, Measuring the effectiveness of various design validation approaches for PowerPCTM microprocessor arrays, Proceedings of the conference on Design, automation and test in Europe, p.273-277, February 23-26, 1998, Le Palais des Congr√©s de Paris, France
Said Hamdioui , Rob Wadsworth , John Delos Reyes , Ad J. Van De Goor, Memory Fault Modeling Trends: A Case Study, Journal of Electronic Testing: Theory and Applications, v.20 n.3, p.245-255, June 2004
Bernd Becker , Rolf Drechsler , Rolf Krieger , Sudhakar M. Reddy, A Fast Optimal Robust Path Delay Fault Testable Adder, Proceedings of the 1996 European conference on Design and Test, p.491, March 11-14, 1996
P. Prinetto , F. Corno , M. Sonza Reorda, Fault tolerant and BIST design of a FIFO cell, Proceedings of the conference on European design automation, p.233-238, September 1996, Geneva, Switzerland
Bernd Becker, An easily testable optimal-time VLSI-multiplier, Acta Informatica, v.24 n.4, p.363-380, August    1987
E. Kurzweil , L. Jambut, Access time evaluation of fast static MOS memories, Proceedings of the 1984 international test conference on The three faces of test: design, characterization, production, October 16-18, 1984, Philadelphia, PA
Ivo Schanstra , Ad J.  van de Goor, Industrial Evaluation of Stress Combinations for March Tests applied to SRAMs, Proceedings of the 1999 IEEE International Test Conference, p.983, September 28-30, 1999
M.-F. Chang , W. K. Fuchs , J. H. Patel, Diagnosis and Repair of Memory with Coupling Faults, IEEE Transactions on Computers, v.38 n.4, p.493-500, April 1989
Susheel Chandra , Kerry Pierce , Gopal Srinath , Hector R. Sucar , Vic Kulkarni, CrossCheck: An Innovative Testability Solution, IEEE Design & Test, v.10 n.2, p.56-68, April 1993
T. Inoue , H. Fujiwara , H. Michinishi , T. Yokohira , T. Okamoto, Universal test complexity of field-programmable gate arrays, Proceedings of the 4th Asian Test Symposium, p.259, November 23-24, 1995
Charles Stroud , Ping Chen , Srinivasa Konala , Miron Abramovici, Evaluation of FPGA resources for built-in self-test of programmable logic blocks, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.107-113, February 11-13, 1996, Monterey, California, USA
S. Hamdioui , A. J. van de Goor, Efficient Tests for Realistic Faults in Dual-Port SRAMs, IEEE Transactions on Computers, v.51 n.5, p.460-473, May 2002
M. Y. Niamat , D. M. Nemade , M. M. Jamali, Test, diagnosis and fault simulation of embedded RAM modules in SRAM-based FPGAs, Microelectronic Engineering, v.84 n.2, p.194-203, February, 2007
Michel Renovell , J. M. Portal , J. Figueras , Yervant Zorian, SRAM-based FPGA's: testing the LUT/RAM modules, Proceedings of the 1998 IEEE International Test Conference, p.1102-1111, October 18-22, 1998
M. Renovell , J. M. Portal , J. Figueras , Y. Zorian, SRAM-Based FPGAs: Testing the Embedded RAM Modules, Journal of Electronic Testing: Theory and Applications, v.14 n.1-2, p.159-167, Feb./April 1999
Ramsey W. Haddad , Anton T. Dahbura , Anup B. Sharma, Increased Throughput for the Testing and Repair of RAMs with Redundancy, IEEE Transactions on Computers, v.40 n.2, p.154-166, February 1991
M. Renovell , Y. Zorian, Different Experiments in Test Generation for XILINX FPGAs, Proceedings of the 2000 IEEE International Test Conference, p.854, October 03-05, 2000
Michel Renovell, A Specific Test Methodology for Symmetric SRAM-Based FPGAs, Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications, p.300-311, August 27-30, 2000
