# METHOD FOR ELIMINATING LATCH UP AND ANALOG SIGNAL ERROR DUE TO SUBSTRATE INJECTION IN INTEGRATED CIRCUITS WITH A VERTICAL POWER OUTPUT TRANSISTOR.