0.6
2017.4
Dec 15 2017
21:07:18
D:/我的文件/大二上/数字逻辑/Project/Code/digitLogic_project/digitLogic_project.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/我的文件/大二上/数字逻辑/Project/Code/digitLogic_project/digitLogic_project.srcs/sim_1/new/main_controller_tb.v,1732032103,verilog,,,,main_controller_tb,,,,,,,,
D:/我的文件/大二上/数字逻辑/Project/Code/digitLogic_project/digitLogic_project.srcs/sources_1/new/main_controller.v,1732026884,verilog,,D:/我的文件/大二上/数字逻辑/Project/Code/digitLogic_project/digitLogic_project.srcs/sim_1/new/main_controller_tb.v,,main_controller,,,,,,,,
