<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4776" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4776{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4776{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4776{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4776{left:69px;bottom:259px;letter-spacing:0.13px;}
#t5_4776{left:151px;bottom:259px;letter-spacing:0.15px;}
#t6_4776{left:69px;bottom:235px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_4776{left:69px;bottom:218px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_4776{left:69px;bottom:201px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t9_4776{left:69px;bottom:184px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#ta_4776{left:189px;bottom:998px;letter-spacing:-0.13px;}
#tb_4776{left:523px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tc_4776{left:523px;bottom:976px;letter-spacing:-0.11px;}
#td_4776{left:523px;bottom:959px;letter-spacing:-0.11px;}
#te_4776{left:523px;bottom:943px;letter-spacing:-0.12px;}
#tf_4776{left:523px;bottom:921px;letter-spacing:-0.11px;}
#tg_4776{left:523px;bottom:904px;letter-spacing:-0.1px;}
#th_4776{left:189px;bottom:880px;letter-spacing:-0.14px;}
#ti_4776{left:523px;bottom:880px;letter-spacing:-0.14px;}
#tj_4776{left:81px;bottom:855px;letter-spacing:-0.16px;}
#tk_4776{left:138px;bottom:855px;letter-spacing:-0.17px;}
#tl_4776{left:189px;bottom:855px;letter-spacing:-0.15px;}
#tm_4776{left:429px;bottom:855px;letter-spacing:-0.16px;}
#tn_4776{left:523px;bottom:855px;letter-spacing:-0.11px;}
#to_4776{left:523px;bottom:834px;letter-spacing:-0.12px;}
#tp_4776{left:189px;bottom:810px;letter-spacing:-0.12px;}
#tq_4776{left:523px;bottom:810px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tr_4776{left:523px;bottom:788px;letter-spacing:-0.12px;}
#ts_4776{left:523px;bottom:767px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_4776{left:523px;bottom:745px;letter-spacing:-0.12px;}
#tu_4776{left:523px;bottom:724px;letter-spacing:-0.11px;}
#tv_4776{left:189px;bottom:700px;letter-spacing:-0.14px;}
#tw_4776{left:523px;bottom:700px;letter-spacing:-0.14px;}
#tx_4776{left:189px;bottom:675px;letter-spacing:-0.14px;}
#ty_4776{left:523px;bottom:675px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tz_4776{left:189px;bottom:651px;letter-spacing:-0.14px;}
#t10_4776{left:523px;bottom:651px;letter-spacing:-0.14px;}
#t11_4776{left:82px;bottom:626px;letter-spacing:-0.16px;}
#t12_4776{left:138px;bottom:626px;letter-spacing:-0.17px;}
#t13_4776{left:188px;bottom:626px;letter-spacing:-0.16px;}
#t14_4776{left:429px;bottom:626px;letter-spacing:-0.16px;}
#t15_4776{left:523px;bottom:626px;letter-spacing:-0.11px;}
#t16_4776{left:523px;bottom:605px;letter-spacing:-0.12px;}
#t17_4776{left:189px;bottom:580px;letter-spacing:-0.14px;}
#t18_4776{left:523px;bottom:580px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_4776{left:189px;bottom:556px;letter-spacing:-0.14px;}
#t1a_4776{left:523px;bottom:556px;letter-spacing:-0.1px;}
#t1b_4776{left:523px;bottom:539px;letter-spacing:-0.11px;}
#t1c_4776{left:189px;bottom:515px;letter-spacing:-0.16px;}
#t1d_4776{left:523px;bottom:515px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#t1e_4776{left:523px;bottom:498px;letter-spacing:-0.13px;}
#t1f_4776{left:82px;bottom:474px;letter-spacing:-0.15px;}
#t1g_4776{left:138px;bottom:474px;letter-spacing:-0.15px;}
#t1h_4776{left:189px;bottom:474px;letter-spacing:-0.15px;}
#t1i_4776{left:429px;bottom:474px;letter-spacing:-0.16px;}
#t1j_4776{left:523px;bottom:474px;letter-spacing:-0.11px;}
#t1k_4776{left:189px;bottom:449px;letter-spacing:-0.12px;}
#t1l_4776{left:523px;bottom:449px;letter-spacing:-0.12px;}
#t1m_4776{left:189px;bottom:425px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_4776{left:523px;bottom:425px;letter-spacing:-0.14px;}
#t1o_4776{left:75px;bottom:400px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t1p_4776{left:75px;bottom:383px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_4776{left:70px;bottom:356px;letter-spacing:-0.14px;}
#t1r_4776{left:69px;bottom:337px;letter-spacing:-0.11px;word-spacing:-0.59px;}
#t1s_4776{left:84px;bottom:320px;letter-spacing:-0.11px;}
#t1t_4776{left:175px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1u_4776{left:261px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1v_4776{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1w_4776{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t1x_4776{left:222px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1y_4776{left:451px;bottom:1046px;letter-spacing:-0.16px;}
#t1z_4776{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t20_4776{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t21_4776{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4776{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4776{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4776{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4776{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4776{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4776{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4776{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4776{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4776" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4776Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4776" style="-webkit-user-select: none;"><object width="935" height="1210" data="4776/4776.svg" type="image/svg+xml" id="pdf4776" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4776" class="t s1_4776">2-254 </span><span id="t2_4776" class="t s1_4776">Vol. 4 </span>
<span id="t3_4776" class="t s2_4776">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4776" class="t s3_4776">2.14.1 </span><span id="t5_4776" class="t s3_4776">Additional Uncore PMU MSRs in the Intel速 Xeon速 Processor E5 v3 Family </span>
<span id="t6_4776" class="t s4_4776">The Intel Xeon Processor E5 v3 and E7 v3 families are based on Haswell-E microarchitecture. The MSR-based </span>
<span id="t7_4776" class="t s4_4776">uncore PMU interfaces are listed in Table 2-33. For complete details of the uncore PMU, refer to the Intel Xeon </span>
<span id="t8_4776" class="t s4_4776">Processor E5 v3 Product Family Uncore Performance Monitoring Guide. These processors have a CPUID Signature </span>
<span id="t9_4776" class="t s4_4776">DisplayFamily_DisplayModel value of 06_3FH. </span>
<span id="ta_4776" class="t s5_4776">31 </span><span id="tb_4776" class="t s5_4776">Core Frequency Limiting Log </span>
<span id="tc_4776" class="t s5_4776">When set, indicates that the Core Frequency Limiting </span>
<span id="td_4776" class="t s5_4776">Status bit has asserted since the log bit was last </span>
<span id="te_4776" class="t s5_4776">cleared. </span>
<span id="tf_4776" class="t s5_4776">This log bit will remain set until cleared by software </span>
<span id="tg_4776" class="t s5_4776">writing 0. </span>
<span id="th_4776" class="t s5_4776">63:32 </span><span id="ti_4776" class="t s5_4776">Reserved </span>
<span id="tj_4776" class="t s5_4776">C8DH </span><span id="tk_4776" class="t s5_4776">3213 </span><span id="tl_4776" class="t s5_4776">IA32_QM_EVTSEL </span><span id="tm_4776" class="t s5_4776">THREAD </span><span id="tn_4776" class="t s5_4776">Monitoring Event Select Register (R/W) </span>
<span id="to_4776" class="t s5_4776">If CPUID.(EAX=07H, ECX=0):EBX.RDT-M[bit 12] = 1. </span>
<span id="tp_4776" class="t s5_4776">7:0 </span><span id="tq_4776" class="t s5_4776">EventID (R/W) </span>
<span id="tr_4776" class="t s5_4776">Event encoding: </span>
<span id="ts_4776" class="t s5_4776">0x0: No monitoring. </span>
<span id="tt_4776" class="t s5_4776">0x1: L3 occupancy monitoring. </span>
<span id="tu_4776" class="t s5_4776">All other encoding reserved. </span>
<span id="tv_4776" class="t s5_4776">31:8 </span><span id="tw_4776" class="t s5_4776">Reserved </span>
<span id="tx_4776" class="t s5_4776">41:32 </span><span id="ty_4776" class="t s5_4776">RMID (R/W) </span>
<span id="tz_4776" class="t s5_4776">63:42 </span><span id="t10_4776" class="t s5_4776">Reserved </span>
<span id="t11_4776" class="t s5_4776">C8EH </span><span id="t12_4776" class="t s5_4776">3214 </span><span id="t13_4776" class="t s5_4776">IA32_QM_CTR </span><span id="t14_4776" class="t s5_4776">THREAD </span><span id="t15_4776" class="t s5_4776">Monitoring Counter Register (R/O) </span>
<span id="t16_4776" class="t s5_4776">If CPUID.(EAX=07H, ECX=0):EBX.RDT-M[bit 12] = 1. </span>
<span id="t17_4776" class="t s5_4776">61:0 </span><span id="t18_4776" class="t s5_4776">Resource Monitored Data </span>
<span id="t19_4776" class="t s5_4776">62 </span><span id="t1a_4776" class="t s5_4776">Unavailable: If 1, indicates data for this RMID is not </span>
<span id="t1b_4776" class="t s5_4776">available or not monitored for this resource or RMID. </span>
<span id="t1c_4776" class="t s5_4776">63 </span><span id="t1d_4776" class="t s5_4776">Error: If 1, indicates an unsupported RMID or event type </span>
<span id="t1e_4776" class="t s5_4776">was written to IA32_PQR_QM_EVTSEL. </span>
<span id="t1f_4776" class="t s5_4776">C8FH </span><span id="t1g_4776" class="t s5_4776">3215 </span><span id="t1h_4776" class="t s5_4776">IA32_PQR_ASSOC </span><span id="t1i_4776" class="t s5_4776">THREAD </span><span id="t1j_4776" class="t s5_4776">Resource Association Register (R/W) </span>
<span id="t1k_4776" class="t s5_4776">9:0 </span><span id="t1l_4776" class="t s5_4776">RMID </span>
<span id="t1m_4776" class="t s5_4776">63: 10 </span><span id="t1n_4776" class="t s5_4776">Reserved </span>
<span id="t1o_4776" class="t s5_4776">See Table 2-20 and Table 2-29 for other MSR definitions applicable to processors with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="t1p_4776" class="t s5_4776">value of 06_3FH. </span>
<span id="t1q_4776" class="t s6_4776">NOTES: </span>
<span id="t1r_4776" class="t s5_4776">1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the fac- </span>
<span id="t1s_4776" class="t s5_4776">tory-set configuration is dependent on features specific to the processor and the platform. </span>
<span id="t1t_4776" class="t s7_4776">Table 2-32. </span><span id="t1u_4776" class="t s7_4776">Additional MSRs Supported by the Intel速 Xeon速 Processor E5 v3 Family </span>
<span id="t1v_4776" class="t s8_4776">Register </span>
<span id="t1w_4776" class="t s8_4776">Address </span><span id="t1x_4776" class="t s8_4776">Register Name / Bit Fields </span><span id="t1y_4776" class="t s8_4776">Scope </span><span id="t1z_4776" class="t s8_4776">Bit Description </span>
<span id="t20_4776" class="t s8_4776">Hex </span><span id="t21_4776" class="t s8_4776">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
