5 18 1fd81 27 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (always3.vcd) 2 -o (always3.cdd) 2 -v (always3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 always3.v 1 22 1 
2 1 5 5 5 110011 19 1 100c 0 0 1 1 c
2 2 5 5 5 90011 27 28 100a 1 0 1 18 0 1 0 0 0 0
2 3 5 5 5 1a001a d 1 100c 0 0 1 1 d
2 4 5 5 5 19001a d 1b 100c 3 0 1 18 0 1 1 1 0 0
2 5 5 5 5 140014 0 1 1410 0 0 1 1 d
2 6 5 5 5 14001a d 38 e 4 5
2 7 17 17 17 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 c 1 3 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 d 2 3 70007 1 0 0 0 1 17 0 1 0 1 1 0
4 2 1 6 0 2
4 6 6 2 2 2
4 7 1 0 0 7
3 1 main.u$0 "main.u$0" 0 always3.v 7 15 1 
3 1 main.u$1 "main.u$1" 0 always3.v 17 20 1 
2 8 18 18 18 20004 1 0 1008 0 0 32 48 64 0
2 9 18 18 18 10004 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 10 0 0 0 9
4 9 11 10 0 9
