============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.1/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     shaka
   Run Date =   Sat Mar 11 15:26:58 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(129)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(177)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 28 trigger nets, 28 data nets.
KIT-1004 : Chipwatcher code = 1100000111110000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.1/cw/ -file adc_watcherInst.sv -lib cw"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module bus_det in C:/Anlogic/TD5.6.1/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_top in C:/Anlogic/TD5.6.1/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.1/cw\bus_det.v(21)
HDL-1007 : elaborate module cfg_int in C:/Anlogic/TD5.6.1/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD5.6.1/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.1/cw\tap.v(21)
HDL-1007 : elaborate module cwc_cfg_int in C:/Anlogic/TD5.6.1/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module cwc_top in C:/Anlogic/TD5.6.1/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=70) in C:/Anlogic/TD5.6.1/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=70) in C:/Anlogic/TD5.6.1/cw\register.v(21)
HDL-1007 : elaborate module trigger(BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010}) in C:/Anlogic/TD5.6.1/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010}) in C:/Anlogic/TD5.6.1/cw\bus_top.sv(22)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.1/cw\emb_ctrl.v(21)
HDL-1007 : elaborate module detect_bus in C:/Anlogic/TD5.6.1/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD5.6.1/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=28,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0111010,32'sb01000000}) in C:/Anlogic/TD5.6.1/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=98) in C:/Anlogic/TD5.6.1/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=98) in C:/Anlogic/TD5.6.1/cw\register.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=28,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0111010,32'sb01000000}) in C:/Anlogic/TD5.6.1/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=28,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0111010,32'sb01000000}) in C:/Anlogic/TD5.6.1/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.1/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in C:/Anlogic/TD5.6.1/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.1/cw\bus_det.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=28,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0111010,32'sb01000000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=98)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=98)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=28,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0111010,32'sb01000000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=28,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0111010,32'sb01000000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2280/23 useful/useless nets, 1302/4 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 2005/20 useful/useless nets, 1659/16 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 328 better
SYN-1014 : Optimize round 2
SYN-1032 : 1741/45 useful/useless nets, 1395/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1777/222 useful/useless nets, 1455/33 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2571 : Optimize after map_dsp, round 1, 288 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 54 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 2167/18 useful/useless nets, 1845/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 8137, tnet num: 2167, tinst num: 1844, tnode num: 10322, tedge num: 12659.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2167 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 194 (3.59), #lev = 7 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 192 (3.61), #lev = 7 (1.93)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 464 instances into 192 LUTs, name keeping = 73%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 321 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 116 adder to BLE ...
SYN-4008 : Packed 116 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.740683s wall, 1.515625s user + 0.078125s system = 1.593750s CPU (91.6%)

RUN-1004 : used memory is 182 MB, reserved memory is 151 MB, peak memory is 194 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[14] will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net pll_list/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (215 clock/control pins, 0 other pins).
SYN-4027 : Net fifo_list/fifo_list/ram_inst/clkb is clkc2 of pll pll_list/pll_inst.
SYN-4019 : Net clk_in_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_in_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo_list/fifo_list/ram_inst/clkb as clock net
SYN-4025 : Tag rtl::Net pll_list/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1297 instances
RUN-0007 : 495 luts, 576 seqs, 103 mslices, 65 lslices, 18 pads, 33 brams, 0 dsps
RUN-1001 : There are total 1619 nets
RUN-1001 : 977 nets have 2 pins
RUN-1001 : 490 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 60 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     295     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     265     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   8   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 16
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1295 instances, 495 luts, 576 seqs, 168 slices, 27 macros(168 instances: 103 mslices 65 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6955, tnet num: 1617, tinst num: 1295, tnode num: 9191, tedge num: 11658.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1617 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.228445s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (82.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 423625
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1295.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 265576, overlap = 92.25
PHY-3002 : Step(2): len = 180624, overlap = 92.25
PHY-3002 : Step(3): len = 119100, overlap = 83.25
PHY-3002 : Step(4): len = 96505.8, overlap = 83.25
PHY-3002 : Step(5): len = 75424.3, overlap = 92.25
PHY-3002 : Step(6): len = 68879.4, overlap = 92.25
PHY-3002 : Step(7): len = 59948.9, overlap = 92.25
PHY-3002 : Step(8): len = 56858.8, overlap = 92.25
PHY-3002 : Step(9): len = 50868.6, overlap = 90
PHY-3002 : Step(10): len = 49732.1, overlap = 90
PHY-3002 : Step(11): len = 47350, overlap = 92.25
PHY-3002 : Step(12): len = 45861.1, overlap = 92.25
PHY-3002 : Step(13): len = 41570.3, overlap = 92.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.47853e-06
PHY-3002 : Step(14): len = 45046.6, overlap = 92.25
PHY-3002 : Step(15): len = 45627.7, overlap = 92.25
PHY-3002 : Step(16): len = 45056.5, overlap = 87.75
PHY-3002 : Step(17): len = 44801.5, overlap = 87.75
PHY-3002 : Step(18): len = 42668.6, overlap = 83.25
PHY-3002 : Step(19): len = 42674.4, overlap = 83.25
PHY-3002 : Step(20): len = 42711.8, overlap = 85.5
PHY-3002 : Step(21): len = 41339.8, overlap = 78.75
PHY-3002 : Step(22): len = 40539, overlap = 83.25
PHY-3002 : Step(23): len = 38419.9, overlap = 83.25
PHY-3002 : Step(24): len = 38414.6, overlap = 83.25
PHY-3002 : Step(25): len = 38555.7, overlap = 83.25
PHY-3002 : Step(26): len = 38124.2, overlap = 83.25
PHY-3002 : Step(27): len = 36857.1, overlap = 83.25
PHY-3002 : Step(28): len = 36371, overlap = 83.25
PHY-3002 : Step(29): len = 36271.5, overlap = 83.25
PHY-3002 : Step(30): len = 36335.8, overlap = 83.25
PHY-3002 : Step(31): len = 35172.3, overlap = 83.25
PHY-3002 : Step(32): len = 34844.4, overlap = 83.25
PHY-3002 : Step(33): len = 34644.7, overlap = 83.3125
PHY-3002 : Step(34): len = 34790.1, overlap = 83.3125
PHY-3002 : Step(35): len = 34855, overlap = 83.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.95706e-06
PHY-3002 : Step(36): len = 36153.4, overlap = 83.4375
PHY-3002 : Step(37): len = 36345.5, overlap = 83.4375
PHY-3002 : Step(38): len = 36465.9, overlap = 83.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.91412e-06
PHY-3002 : Step(39): len = 38072.4, overlap = 83.4375
PHY-3002 : Step(40): len = 38304.2, overlap = 83.4375
PHY-3002 : Step(41): len = 38769.1, overlap = 81.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018219s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1617 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068753s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.13035e-05
PHY-3002 : Step(42): len = 60386.1, overlap = 11.75
PHY-3002 : Step(43): len = 60619.4, overlap = 11.8438
PHY-3002 : Step(44): len = 57989, overlap = 9.90625
PHY-3002 : Step(45): len = 57819.4, overlap = 10.4062
PHY-3002 : Step(46): len = 55750.4, overlap = 11.0938
PHY-3002 : Step(47): len = 55730.6, overlap = 12.125
PHY-3002 : Step(48): len = 55139, overlap = 13.8438
PHY-3002 : Step(49): len = 54776.3, overlap = 14.25
PHY-3002 : Step(50): len = 54298.4, overlap = 14.5
PHY-3002 : Step(51): len = 53334.4, overlap = 13.5312
PHY-3002 : Step(52): len = 53340, overlap = 13.4062
PHY-3002 : Step(53): len = 53314, overlap = 14.8125
PHY-3002 : Step(54): len = 53325.2, overlap = 14.5625
PHY-3002 : Step(55): len = 52824.3, overlap = 13.9062
PHY-3002 : Step(56): len = 53135.1, overlap = 14.1562
PHY-3002 : Step(57): len = 53002.8, overlap = 12.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000182607
PHY-3002 : Step(58): len = 52340.8, overlap = 14
PHY-3002 : Step(59): len = 52340.8, overlap = 14
PHY-3002 : Step(60): len = 52032.1, overlap = 14.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000365214
PHY-3002 : Step(61): len = 52194.8, overlap = 14.5938
PHY-3002 : Step(62): len = 52194.8, overlap = 14.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1617 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.041765s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.69227e-05
PHY-3002 : Step(63): len = 53460.1, overlap = 46.3438
PHY-3002 : Step(64): len = 53797.9, overlap = 45.7188
PHY-3002 : Step(65): len = 54520.2, overlap = 39.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.38454e-05
PHY-3002 : Step(66): len = 54048.8, overlap = 38.0312
PHY-3002 : Step(67): len = 54202.5, overlap = 37.875
PHY-3002 : Step(68): len = 54361.5, overlap = 37.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.76908e-05
PHY-3002 : Step(69): len = 54291.7, overlap = 35.0312
PHY-3002 : Step(70): len = 54291.7, overlap = 35.0312
PHY-3002 : Step(71): len = 53866.5, overlap = 34.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000135382
PHY-3002 : Step(72): len = 54381.4, overlap = 27.2812
PHY-3002 : Step(73): len = 54628.1, overlap = 26.9375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6955, tnet num: 1617, tinst num: 1295, tnode num: 9191, tedge num: 11658.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 66.88 peak overflow 3.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1619.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 76480, over cnt = 225(0%), over = 887, worst = 15
PHY-1001 : End global iterations;  0.143956s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (54.3%)

PHY-1001 : Congestion index: top1 = 36.96, top5 = 23.04, top10 = 16.16, top15 = 12.11.
PHY-1001 : End incremental global routing;  0.217224s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (64.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1617 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.049929s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.299415s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (67.8%)

OPT-1001 : Current memory(MB): used = 235, reserve = 203, peak = 235.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1024/1619.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 76480, over cnt = 225(0%), over = 887, worst = 15
PHY-1002 : len = 81880, over cnt = 154(0%), over = 387, worst = 15
PHY-1002 : len = 83152, over cnt = 45(0%), over = 135, worst = 13
PHY-1002 : len = 82544, over cnt = 12(0%), over = 25, worst = 5
PHY-1002 : len = 82728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.181529s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (43.0%)

PHY-1001 : Congestion index: top1 = 33.64, top5 = 22.01, top10 = 16.23, top15 = 12.60.
OPT-1001 : End congestion update;  0.261134s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (53.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1617 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042745s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.304008s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (61.7%)

OPT-1001 : Current memory(MB): used = 236, reserve = 204, peak = 236.
OPT-1001 : End physical optimization;  0.822977s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (70.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 495 LUT to BLE ...
SYN-4008 : Packed 495 LUT and 228 SEQ to BLE.
SYN-4003 : Packing 348 remaining SEQ's ...
SYN-4005 : Packed 180 SEQ with LUT/SLICE
SYN-4006 : 121 single LUT's are left
SYN-4006 : 168 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 663/1037 primitive instances ...
PHY-3001 : End packing;  0.056637s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 588 instances
RUN-1001 : 265 mslices, 265 lslices, 18 pads, 33 brams, 0 dsps
RUN-1001 : There are total 1393 nets
RUN-1001 : 746 nets have 2 pins
RUN-1001 : 492 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 586 instances, 530 slices, 27 macros(168 instances: 103 mslices 65 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 55076.4, Over = 35.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5926, tnet num: 1391, tinst num: 586, tnode num: 7559, tedge num: 10300.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1391 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.254624s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (61.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.74738e-05
PHY-3002 : Step(74): len = 54150.9, overlap = 40
PHY-3002 : Step(75): len = 54239.9, overlap = 39.75
PHY-3002 : Step(76): len = 54114.1, overlap = 42.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.49476e-05
PHY-3002 : Step(77): len = 54435.2, overlap = 39.75
PHY-3002 : Step(78): len = 54435.2, overlap = 39.75
PHY-3002 : Step(79): len = 54297.5, overlap = 39.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.98952e-05
PHY-3002 : Step(80): len = 55139.8, overlap = 36.75
PHY-3002 : Step(81): len = 55356.3, overlap = 35.25
PHY-3002 : Step(82): len = 55838, overlap = 32.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.203629s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (23.0%)

PHY-3001 : Trial Legalized: Len = 68417.9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1391 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038728s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000925573
PHY-3002 : Step(83): len = 63270.8, overlap = 5.25
PHY-3002 : Step(84): len = 61216.1, overlap = 9.5
PHY-3002 : Step(85): len = 60544, overlap = 11.5
PHY-3002 : Step(86): len = 59686.6, overlap = 11.5
PHY-3002 : Step(87): len = 58692.6, overlap = 12.75
PHY-3002 : Step(88): len = 58467.7, overlap = 14.75
PHY-3002 : Step(89): len = 58462.2, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00185115
PHY-3002 : Step(90): len = 58523, overlap = 15
PHY-3002 : Step(91): len = 58570, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00370229
PHY-3002 : Step(92): len = 58589, overlap = 14.75
PHY-3002 : Step(93): len = 58589, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005552s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 63045.7, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.007998s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 9 instances has been re-located, deltaX = 2, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 63221.7, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5926, tnet num: 1391, tinst num: 586, tnode num: 7559, tedge num: 10300.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 92/1393.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 85560, over cnt = 188(0%), over = 302, worst = 6
PHY-1002 : len = 86792, over cnt = 87(0%), over = 114, worst = 4
PHY-1002 : len = 87856, over cnt = 17(0%), over = 23, worst = 3
PHY-1002 : len = 88048, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 88072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.286587s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (38.2%)

PHY-1001 : Congestion index: top1 = 30.28, top5 = 22.22, top10 = 17.40, top15 = 13.84.
PHY-1001 : End incremental global routing;  0.373260s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (46.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1391 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041175s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.444495s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (49.2%)

OPT-1001 : Current memory(MB): used = 241, reserve = 209, peak = 241.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1182/1393.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 88072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009448s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (165.4%)

PHY-1001 : Congestion index: top1 = 30.28, top5 = 22.22, top10 = 17.40, top15 = 13.84.
OPT-1001 : End congestion update;  0.081562s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (76.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1391 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036841s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.8%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.118560s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (79.1%)

OPT-1001 : Current memory(MB): used = 242, reserve = 210, peak = 242.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1391 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032489s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1182/1393.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 88072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015360s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.7%)

PHY-1001 : Congestion index: top1 = 30.28, top5 = 22.22, top10 = 17.40, top15 = 13.84.
PHY-1001 : End incremental global routing;  0.082265s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1391 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.047724s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1182/1393.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 88072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016298s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 30.28, top5 = 22.22, top10 = 17.40, top15 = 13.84.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1391 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036582s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 29.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.091694s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (70.1%)

RUN-1003 : finish command "place" in  6.431743s wall, 2.546875s user + 0.406250s system = 2.953125s CPU (45.9%)

RUN-1004 : used memory is 224 MB, reserved memory is 192 MB, peak memory is 242 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 588 instances
RUN-1001 : 265 mslices, 265 lslices, 18 pads, 33 brams, 0 dsps
RUN-1001 : There are total 1393 nets
RUN-1001 : 746 nets have 2 pins
RUN-1001 : 492 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5926, tnet num: 1391, tinst num: 586, tnode num: 7559, tedge num: 10300.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 265 mslices, 265 lslices, 18 pads, 33 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1391 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83248, over cnt = 206(0%), over = 318, worst = 6
PHY-1002 : len = 84480, over cnt = 100(0%), over = 131, worst = 4
PHY-1002 : len = 85584, over cnt = 28(0%), over = 38, worst = 3
PHY-1002 : len = 85960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.275010s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (45.5%)

PHY-1001 : Congestion index: top1 = 29.57, top5 = 21.95, top10 = 17.19, top15 = 13.64.
PHY-1001 : End global routing;  0.354608s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (61.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 261, reserve = 230, peak = 289.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_6 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 527, reserve = 501, peak = 527.
PHY-1001 : End build detailed router design. 4.278628s wall, 3.343750s user + 0.171875s system = 3.515625s CPU (82.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 25416, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.847361s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (88.0%)

PHY-1001 : Current memory(MB): used = 559, reserve = 534, peak = 559.
PHY-1001 : End phase 1; 1.860159s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (88.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 634 net; 7.626880s wall, 6.968750s user + 0.015625s system = 6.984375s CPU (91.6%)

PHY-1022 : len = 200552, over cnt = 97(0%), over = 97, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 560, reserve = 535, peak = 560.
PHY-1001 : End initial routed; 9.457402s wall, 8.421875s user + 0.015625s system = 8.437500s CPU (89.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1232(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.299476s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 562, reserve = 537, peak = 562.
PHY-1001 : End phase 2; 9.756976s wall, 8.718750s user + 0.015625s system = 8.734375s CPU (89.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 200552, over cnt = 97(0%), over = 97, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.011976s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 200352, over cnt = 35(0%), over = 35, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.273729s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (74.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 200496, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.087340s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (53.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 200632, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.041085s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1232(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.304276s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (102.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 12 feed throughs used by 11 nets
PHY-1001 : End commit to database; 0.205735s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (91.1%)

PHY-1001 : Current memory(MB): used = 577, reserve = 551, peak = 577.
PHY-1001 : End phase 3; 1.091449s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (80.2%)

PHY-1003 : Routed, final wirelength = 200632
PHY-1001 : Current memory(MB): used = 577, reserve = 551, peak = 577.
PHY-1001 : End export database. 0.016098s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.1%)

PHY-1001 : End detail routing;  17.295200s wall, 14.812500s user + 0.218750s system = 15.031250s CPU (86.9%)

RUN-1003 : finish command "route" in  17.990892s wall, 15.359375s user + 0.218750s system = 15.578125s CPU (86.6%)

RUN-1004 : used memory is 520 MB, reserved memory is 496 MB, peak memory is 577 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      838   out of  19600    4.28%
#reg                      581   out of  19600    2.96%
#le                      1005
  #lut only               424   out of   1005   42.19%
  #reg only               167   out of   1005   16.62%
  #lut&reg                414   out of   1005   41.19%
#dsp                        0   out of     29    0.00%
#bram                      25   out of     64   39.06%
  #bram9k                  25
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       18   out of     66   27.27%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       5   out of     16   31.25%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                     Fanout
#1        fifo_list/fifo_list/ram_inst/clkb    GCLK               pll                pll_list/pll_inst.clkc2    242
#2        config_inst_syn_9                    GCLK               config             config_inst.jtck           118
#3        clk_in_dup_3                         GCLK               io                 clk_in_syn_4.di            16
#4        adc/clk_adc                          GCLK               lslice             type/b_b[7]_syn_11.q0      4
#5        pll_list/clk0_buf                    GCLK               pll                pll_list/pll_inst.clkc0    0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    clk_in        INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |1005   |670     |168     |581     |33      |0       |
|  adc                               |adc_ctrl       |42     |28      |6       |25      |0       |0       |
|  anjian_list                       |anjian         |40     |33      |6       |24      |0       |0       |
|  fifo_list                         |fifo_ctrl      |195    |118     |41      |71      |8       |0       |
|    fifo_list                       |fifo           |165    |97      |32      |60      |8       |0       |
|      ram_inst                      |ram_infer_fifo |57     |54      |0       |12      |8       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |53     |47      |6       |37      |0       |0       |
|  tx                                |uart_tx        |61     |45      |8       |36      |0       |0       |
|  type                              |type_choice    |113    |105     |8       |67      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |498    |291     |93      |319     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |498    |291     |93      |319     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |200    |100     |0       |200     |0       |0       |
|        reg_inst                    |register       |197    |97      |0       |197     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |298    |191     |93      |119     |0       |0       |
|        bus_inst                    |bus_top        |90     |50      |32      |33      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |27     |10      |10      |10      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |45     |28      |16      |13      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |16     |10      |6       |8       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |106    |77      |29      |57      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       727   
    #2          2       312   
    #3          3       157   
    #4          4        22   
    #5        5-10       70   
    #6        11-50      74   
    #7       51-100      5    
    #8       101-500     1    
  Average     3.02            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 586
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1393, pip num: 14552
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 12
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1532 valid insts, and 38571 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100111100000111110000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  3.655856s wall, 15.500000s user + 0.171875s system = 15.671875s CPU (428.7%)

RUN-1004 : used memory is 528 MB, reserved memory is 505 MB, peak memory is 713 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230311_152658.log"
