// Autogenerated using stratification.
requires "x86-configuration.k"

module ORB-R8-RH
  imports X86-CONFIGURATION

  rule <k>
    execinstr (orb R1:Rh, R2:R8,  .Typedoperands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
 "CF" |-> (mi(1, 0) )

 "SF" |-> (orMInt(extractMInt(mi(64, svalueMInt(concatenateMInt(extractMInt(getParentValue(R2, RSMap), 56, 64), extractMInt(getParentValue(R2, RSMap), 56, 64)))), 0, 1), extractMInt(mi(64, svalueMInt(concatenateMInt(extractMInt(getParentValue(R1, RSMap), 48, 56), extractMInt(getParentValue(R1, RSMap), 48, 56)))), 0, 1)) )

 "AF" |-> (undef)

 "PF" |-> ((#ifMInt ( (  ( countOnes(orMInt(extractMInt(getParentValue(R2, RSMap), 56, 64), extractMInt(getParentValue(R1, RSMap), 48, 56)), 0)  &Int  1 )  ==K  0 )  ) #then ( mi(1, 1) ) #else ( mi(1, 0) ) #fi)  )

 "OF" |-> (mi(1, 0) )

convToRegKeys(R2) |-> (concatenateMInt(extractMInt(getParentValue(R2, RSMap), 0, 56), orMInt(extractMInt(getParentValue(R2, RSMap), 56, 64), extractMInt(getParentValue(R1, RSMap), 48, 56))) )

 "ZF" |-> ((#ifMInt (eqMInt(orMInt(mi(64, svalueMInt(concatenateMInt(extractMInt(getParentValue(R2, RSMap), 56, 64), extractMInt(getParentValue(R2, RSMap), 56, 64)))), mi(64, svalueMInt(concatenateMInt(extractMInt(getParentValue(R1, RSMap), 48, 56), extractMInt(getParentValue(R1, RSMap), 48, 56))))), mi(64, 0)) ) #then ( mi(1, 1) ) #else ( mi(1, 0) ) #fi)    )


)

    </regstate>
endmodule

module ORB-R8-RH-SEMANTICS
  imports ORB-R8-RH
endmodule
/*
TargetInstr:
orb %ah, %bl
RWSet:
maybe read:{ %ah %bl }
must read:{ %ah %bl }
maybe write:{ %bl %cf %pf %zf %sf %of }
must write:{ %bl %cf %pf %zf %sf %of }
maybe undef:{ %af }
must undef:{ %af }
required flags:{ }

Circuit:
circuit:orb %bl, %ah    #  1     0    2      OPC=orb_rh_r8
circuit:xchgb %bl, %ah  #  2     0x2  2      OPC=xchgb_rh_r8
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

orb %ah, %bl

  maybe read:      { %ah %bl }
  must read:       { %ah %bl }
  maybe write:     { %bl %cf %pf %zf %sf %of }
  must write:      { %bl %cf %pf %zf %sf %of }
  maybe undef:     { %af }
  must undef:      { %af }
  required flags:  { }

Circuits:

%rbx   : %rbx[63:8] ∘ (%rax[15:8] | %rbx[7:0])

%cf    : false
%pf    : !((%rax[8:8] | %rbx[0:0]) = 0x1₁ ⊕ (%rax[9:9] | %rbx[1:1]) = 0x1₁ ⊕ (%rax[10:10] | %rbx[2:2]) = 0x1₁ ⊕ (%rax[11:11] | %rbx[3:3]) = 0x1₁ ⊕ (%rax[12:12] | %rbx[4:4]) = 0x1₁ ⊕ (%rax[13:13] | %rbx[5:5]) = 0x1₁ ⊕ (%rax[14:14] | %rbx[6:6]) = 0x1₁ ⊕ (%rax[15:15] | %rbx[7:7]) = 0x1₁)
%zf    : (sign-extend-64(%rax[15:8] ∘ %rax[15:8]) | sign-extend-64(%rbx[7:0] ∘ %rbx[7:0])) = 0x0₆₄
%sf    : (sign-extend-64(%rax[15:8] ∘ %rax[15:8])[63:63] | sign-extend-64(%rbx[7:0] ∘ %rbx[7:0])[63:63]) = 0x1₁
%of    : false

sigfpe  : sigfpe
sigbus  : sigbus
sigsegv : sigsegv

*/