static inline unsigned long F_1 ( unsigned long * V_1 )\r\n{\r\nunsigned long V_2 ;\r\nF_2 ( V_2 ) ;\r\nF_3 ( * V_1 ) ;\r\nF_4 ( * V_1 | F_5 ( V_3 ) ) ;\r\nreturn V_2 ;\r\n}\r\nstatic inline void F_6 ( unsigned long V_2 , unsigned long V_1 )\r\n{\r\nF_4 ( V_1 ) ;\r\nF_7 ( V_2 ) ;\r\n}\r\nstatic inline unsigned long F_1 ( unsigned long * V_1 )\r\n{\r\n* V_1 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic inline void F_6 ( unsigned long V_2 , unsigned long V_1 )\r\n{\r\n}\r\nstatic int F_8 ( struct V_4 * V_5 , unsigned V_6 )\r\n{\r\nreturn 1 ;\r\n}\r\nstatic int F_9 ( struct V_4 * V_5 , unsigned V_6 )\r\n{\r\nunsigned long V_2 , V_7 ;\r\nT_1 V_8 ;\r\nV_2 = F_1 ( & V_7 ) ;\r\n__asm__ __volatile__("read_impwire %0" : "=a" (impwire));\r\nF_6 ( V_2 , V_7 ) ;\r\nreturn ! ! ( V_8 & F_5 ( V_6 ) ) ;\r\n}\r\nstatic void F_10 ( struct V_4 * V_5 , unsigned V_6 ,\r\nint V_9 )\r\n{\r\nF_11 () ;\r\n}\r\nstatic int F_12 ( struct V_4 * V_5 , unsigned V_6 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int F_13 ( struct V_4 * V_5 , unsigned V_6 )\r\n{\r\nunsigned long V_2 , V_7 ;\r\nT_1 V_10 ;\r\nV_2 = F_1 ( & V_7 ) ;\r\n__asm__ __volatile__("rur.expstate %0" : "=a" (expstate));\r\nF_6 ( V_2 , V_7 ) ;\r\nreturn ! ! ( V_10 & F_5 ( V_6 ) ) ;\r\n}\r\nstatic void F_14 ( struct V_4 * V_5 , unsigned V_6 ,\r\nint V_9 )\r\n{\r\nunsigned long V_2 , V_7 ;\r\nT_1 V_11 = F_5 ( V_6 ) ;\r\nT_1 V_12 = V_9 ? F_5 ( V_6 ) : 0 ;\r\nV_2 = F_1 ( & V_7 ) ;\r\n__asm__ __volatile__("wrmsk_expstate %0, %1"\r\n:: "a" (val), "a" (mask));\r\nF_6 ( V_2 , V_7 ) ;\r\n}\r\nstatic int F_15 ( struct V_13 * V_14 )\r\n{\r\nint V_15 ;\r\nV_15 = F_16 ( & V_16 ) ;\r\nif ( V_15 )\r\nreturn V_15 ;\r\nreturn F_16 ( & V_17 ) ;\r\n}\r\nstatic int T_2 F_17 ( void )\r\n{\r\nstruct V_13 * V_14 ;\r\nV_14 = F_18 ( L_1 , 0 , NULL , 0 ) ;\r\nif ( F_19 ( V_14 ) )\r\nreturn F_20 ( V_14 ) ;\r\nreturn F_21 ( & V_18 ) ;\r\n}
