<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>5.000</TargetClockPeriod>
    <AchievedClockPeriod>2.062</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>2.062</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>2.062</CP_SYNTH>
    <CP_TARGET>5.000</CP_TARGET>
    <SLACK_FINAL>2.938</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>2.938</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>2.938</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>2.938</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>50</DSP>
      <FF>5571</FF>
      <LATCH>0</LATCH>
      <LUT>3727</LUT>
      <SRL>321</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>2160</BRAM>
      <CLB>0</CLB>
      <DSP>4272</DSP>
      <FF>850560</FF>
      <LUT>425280</LUT>
      <URAM>80</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="fir" DISPNAME="inst" RTLNAME="fir">
      <SubModules count="24">control_s_axi_U fadd_32ns_32ns_32_8_full_dsp_1_U1 fadd_32ns_32ns_32_8_full_dsp_1_U10 fadd_32ns_32ns_32_8_full_dsp_1_U2 fadd_32ns_32ns_32_8_full_dsp_1_U3 fadd_32ns_32ns_32_8_full_dsp_1_U4 fadd_32ns_32ns_32_8_full_dsp_1_U5 fadd_32ns_32ns_32_8_full_dsp_1_U6 fadd_32ns_32ns_32_8_full_dsp_1_U7 fadd_32ns_32ns_32_8_full_dsp_1_U8 fadd_32ns_32ns_32_8_full_dsp_1_U9 flow_control_loop_delay_pipe_U fmul_32ns_32ns_32_5_max_dsp_1_U11 fmul_32ns_32ns_32_5_max_dsp_1_U12 fmul_32ns_32ns_32_5_max_dsp_1_U13 fmul_32ns_32ns_32_5_max_dsp_1_U14 fmul_32ns_32ns_32_5_max_dsp_1_U15 fmul_32ns_32ns_32_5_max_dsp_1_U16 fmul_32ns_32ns_32_5_max_dsp_1_U17 fmul_32ns_32ns_32_5_max_dsp_1_U18 fmul_32ns_32ns_32_5_max_dsp_1_U19 fmul_32ns_32ns_32_5_max_dsp_1_U20 regslice_both_in_r_U regslice_both_out_r_U</SubModules>
      <Resources DSP="50" FF="5571" LUT="3727"/>
      <LocalResources FF="1126" LUT="292"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="fir_control_s_axi">
      <Resources FF="28" LUT="47"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/fadd_32ns_32ns_32_8_full_dsp_1_U1" DEPTH="1" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_8_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_8_full_dsp_1_U1" RTLNAME="fir_fadd_32ns_32ns_32_8_full_dsp_1">
      <Resources DSP="2" FF="250" LUT="235"/>
      <LocalResources FF="65" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sample_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_8_full_dsp_1_U1" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="y" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fadd_32ns_32ns_32_8_full_dsp_1_U10" DEPTH="1" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_8_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_8_full_dsp_1_U10" RTLNAME="fir_fadd_32ns_32ns_32_8_full_dsp_1">
      <Resources DSP="2" FF="314" LUT="246"/>
      <LocalResources FF="96" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sample_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_8_full_dsp_1_U10" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="y_9" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fadd_32ns_32ns_32_8_full_dsp_1_U2" DEPTH="1" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_8_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_8_full_dsp_1_U2" RTLNAME="fir_fadd_32ns_32ns_32_8_full_dsp_1">
      <Resources DSP="2" FF="314" LUT="246"/>
      <LocalResources FF="96" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sample_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_8_full_dsp_1_U2" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="y_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fadd_32ns_32ns_32_8_full_dsp_1_U3" DEPTH="1" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_8_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_8_full_dsp_1_U3" RTLNAME="fir_fadd_32ns_32ns_32_8_full_dsp_1">
      <Resources DSP="2" FF="314" LUT="246"/>
      <LocalResources FF="96" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sample_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_8_full_dsp_1_U3" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="y_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fadd_32ns_32ns_32_8_full_dsp_1_U4" DEPTH="1" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_8_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_8_full_dsp_1_U4" RTLNAME="fir_fadd_32ns_32ns_32_8_full_dsp_1">
      <Resources DSP="2" FF="314" LUT="246"/>
      <LocalResources FF="96" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sample_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_8_full_dsp_1_U4" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="y_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fadd_32ns_32ns_32_8_full_dsp_1_U5" DEPTH="1" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_8_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_8_full_dsp_1_U5" RTLNAME="fir_fadd_32ns_32ns_32_8_full_dsp_1">
      <Resources DSP="2" FF="314" LUT="246"/>
      <LocalResources FF="96" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sample_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_8_full_dsp_1_U5" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="y_4" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fadd_32ns_32ns_32_8_full_dsp_1_U6" DEPTH="1" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_8_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_8_full_dsp_1_U6" RTLNAME="fir_fadd_32ns_32ns_32_8_full_dsp_1">
      <Resources DSP="2" FF="314" LUT="246"/>
      <LocalResources FF="96" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sample_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_8_full_dsp_1_U6" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="y_5" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fadd_32ns_32ns_32_8_full_dsp_1_U7" DEPTH="1" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_8_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_8_full_dsp_1_U7" RTLNAME="fir_fadd_32ns_32ns_32_8_full_dsp_1">
      <Resources DSP="2" FF="314" LUT="246"/>
      <LocalResources FF="96" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sample_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_8_full_dsp_1_U7" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="y_6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fadd_32ns_32ns_32_8_full_dsp_1_U8" DEPTH="1" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_8_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_8_full_dsp_1_U8" RTLNAME="fir_fadd_32ns_32ns_32_8_full_dsp_1">
      <Resources DSP="2" FF="314" LUT="246"/>
      <LocalResources FF="96" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sample_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_8_full_dsp_1_U8" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="y_7" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fadd_32ns_32ns_32_8_full_dsp_1_U9" DEPTH="1" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_8_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_8_full_dsp_1_U9" RTLNAME="fir_fadd_32ns_32ns_32_8_full_dsp_1">
      <Resources DSP="2" FF="314" LUT="246"/>
      <LocalResources FF="96" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sample_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_8_full_dsp_1_U9" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="y_8" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/flow_control_loop_delay_pipe_U" DEPTH="1" TYPE="rtl" MODULENAME="flow_control_loop_delay_pipe" DISPNAME="flow_control_loop_delay_pipe_U" RTLNAME="fir_flow_control_loop_delay_pipe">
      <Resources FF="2" LUT="18"/>
    </RtlModule>
    <RtlModule CELL="inst/fmul_32ns_32ns_32_5_max_dsp_1_U11" DEPTH="1" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_5_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_5_max_dsp_1_U11" RTLNAME="fir_fmul_32ns_32ns_32_5_max_dsp_1">
      <Resources DSP="3" FF="121" LUT="83"/>
      <LocalResources FF="65" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="sample_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U11" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fmul_32ns_32ns_32_5_max_dsp_1_U12" DEPTH="1" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_5_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_5_max_dsp_1_U12" RTLNAME="fir_fmul_32ns_32ns_32_5_max_dsp_1">
      <Resources DSP="3" FF="120" LUT="84"/>
      <LocalResources FF="64" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="sample_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U12" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fmul_32ns_32ns_32_5_max_dsp_1_U13" DEPTH="1" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_5_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_5_max_dsp_1_U13" RTLNAME="fir_fmul_32ns_32ns_32_5_max_dsp_1">
      <Resources DSP="3" FF="120" LUT="83"/>
      <LocalResources FF="64" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="sample_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U13" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fmul_32ns_32ns_32_5_max_dsp_1_U14" DEPTH="1" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_5_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_5_max_dsp_1_U14" RTLNAME="fir_fmul_32ns_32ns_32_5_max_dsp_1">
      <Resources DSP="3" FF="120" LUT="83"/>
      <LocalResources FF="64" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="sample_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U14" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fmul_32ns_32ns_32_5_max_dsp_1_U15" DEPTH="1" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_5_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_5_max_dsp_1_U15" RTLNAME="fir_fmul_32ns_32ns_32_5_max_dsp_1">
      <Resources DSP="3" FF="120" LUT="82"/>
      <LocalResources FF="64" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="sample_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U15" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fmul_32ns_32ns_32_5_max_dsp_1_U16" DEPTH="1" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_5_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_5_max_dsp_1_U16" RTLNAME="fir_fmul_32ns_32ns_32_5_max_dsp_1">
      <Resources DSP="3" FF="120" LUT="83"/>
      <LocalResources FF="64" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="sample_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U16" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fmul_32ns_32ns_32_5_max_dsp_1_U17" DEPTH="1" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_5_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_5_max_dsp_1_U17" RTLNAME="fir_fmul_32ns_32ns_32_5_max_dsp_1">
      <Resources DSP="3" FF="120" LUT="84"/>
      <LocalResources FF="64" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="sample_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U17" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fmul_32ns_32ns_32_5_max_dsp_1_U18" DEPTH="1" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_5_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_5_max_dsp_1_U18" RTLNAME="fir_fmul_32ns_32ns_32_5_max_dsp_1">
      <Resources DSP="3" FF="120" LUT="82"/>
      <LocalResources FF="64" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="sample_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U18" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fmul_32ns_32ns_32_5_max_dsp_1_U19" DEPTH="1" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_5_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_5_max_dsp_1_U19" RTLNAME="fir_fmul_32ns_32ns_32_5_max_dsp_1">
      <Resources DSP="3" FF="120" LUT="83"/>
      <LocalResources FF="64" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="sample_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U19" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_8" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fmul_32ns_32ns_32_5_max_dsp_1_U20" DEPTH="1" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_5_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_5_max_dsp_1_U20" RTLNAME="fir_fmul_32ns_32ns_32_5_max_dsp_1">
      <Resources DSP="3" FF="120" LUT="84"/>
      <LocalResources FF="64" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="sample_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U20" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_9" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_in_r_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_in_r_U" RTLNAME="fir_regslice_both">
      <Resources FF="69" LUT="38"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_out_r_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_out_r_U" RTLNAME="fir_regslice_both">
      <Resources FF="69" LUT="52"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="2.042" DATAPATH_LOGIC_DELAY="1.297" DATAPATH_NET_DELAY="0.745" ENDPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LEAD16_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="19" SLACK="2.938" STARTPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C">
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_17" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LEAD16_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.041" DATAPATH_LOGIC_DELAY="1.296" DATAPATH_NET_DELAY="0.745" ENDPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LEAD16_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="19" SLACK="2.939" STARTPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C">
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_17" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LEAD16_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.041" DATAPATH_LOGIC_DELAY="1.296" DATAPATH_NET_DELAY="0.745" ENDPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LEAD16_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="19" SLACK="2.939" STARTPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C">
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_17" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LEAD16_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.041" DATAPATH_LOGIC_DELAY="1.296" DATAPATH_NET_DELAY="0.745" ENDPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LEAD16_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="19" SLACK="2.939" STARTPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C">
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_17" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LEAD16_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.041" DATAPATH_LOGIC_DELAY="1.296" DATAPATH_NET_DELAY="0.745" ENDPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LEAD16_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="19" SLACK="2.939" STARTPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C">
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_17" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LEAD16_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/fir_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/fir_failfast_synth.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/fir_power_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/fir_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/fir_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/fir_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fir_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Thu Feb 13 19:43:54 EST 2025"/>
    <item NAME="Version" VALUE="2024.2 (Build 5238294 on Nov  8 2024)"/>
    <item NAME="Project" VALUE="fir1"/>
    <item NAME="Solution" VALUE="hls (Vitis Kernel Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplusRFSOC"/>
    <item NAME="Target device" VALUE="xczu48dr-ffvg1517-2-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="5 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="5 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

