azx_int_disable	,	F_41
ENOMEM	,	V_112
azx_dev	,	V_83
RIRBCTL	,	V_32
"Unknown capability %d\n"	,	L_12
snd_hdac_stream_writeb	,	F_45
AZX_INT_CTRL_EN	,	V_80
upper_32_bits	,	F_9
msleep	,	F_29
SNDRV_DMA_TYPE_DEV	,	V_109
CORBRP	,	V_4
snd_hdac_bus_queue_event	,	F_25
CORBLBASE	,	V_14
RIRBUBASE	,	V_27
dev	,	V_6
time_before	,	F_15
AZX_CAP_HDR_ID_MASK	,	V_57
AZX_GCTL_RESET	,	V_72
RIRBLBASE	,	V_26
last_cmd	,	V_41
CORBUBASE	,	V_16
snd_hdac_chip_writew	,	F_5
AZX_CORBCTL_RUN	,	V_21
snd_hdac_bus_enter_link_reset	,	F_35
val	,	V_40
"Found GTS capability offset=%x\n"	,	L_8
AZX_INT_ALL_STREAM	,	V_90
hdac_stream	,	V_82
AZX_RBCTL_DMA_EN	,	V_33
"spurious response %#x:%#x, last cmd=%#08x\n"	,	L_4
snd_hdac_bus_get_response	,	F_27
sd_int_sta_mask	,	V_99
index	,	V_100
EIO	,	V_42
AZX_DRSM_CAP_ID	,	V_68
dma_alloc_pages	,	V_108
CORBSIZE	,	V_17
RINTCNT	,	V_31
rb	,	V_10
AZX_PP_CAP_ID	,	V_64
PAGE_SIZE	,	V_114
STATESTS	,	V_75
cmd	,	V_38
snd_hdac_bus_alloc_stream_pages	,	F_51
"CORB reset timeout#1, CORBRP = %d\n"	,	L_1
rp	,	V_24
status	,	V_96
AZX_CAP_HDR_VER_MASK	,	V_55
loopcounter	,	V_49
snd_hdac_bus_exit_link_reset	,	F_37
snd_hdac_chip_updatel	,	F_17
snd_hdac_chip_readl	,	F_32
"spurious response %#x:%#x, rp = %d, wp = %d"	,	L_3
hdac_wait_for_cmd_dmas	,	F_12
snd_hdac_chip_readb	,	F_14
usleep_range	,	F_36
snd_hdac_chip_updateb	,	F_38
"Found PP capability offset=%x\n"	,	L_9
snd_hdac_bus_update_rirb	,	F_22
snd_hdac_bus_handle_stream_irq	,	F_48
AZX_GCTL_UNSOL	,	V_37
codec_mask	,	V_78
hdac_bus	,	V_1
sd_status	,	V_97
use_posbuf	,	V_92
snd_hdac_chip_readw	,	F_2
RIRBSIZE	,	V_28
EBUSY	,	V_77
cmds	,	V_25
time_after	,	F_28
snd_hdac_bus_stop_chip	,	F_47
cond_resched	,	F_30
spin_unlock_irq	,	F_11
substream	,	V_101
u8	,	T_1
err	,	V_106
num_streams	,	V_105
EAGAIN	,	V_44
snd_hdac_chip_writel	,	F_8
bdl	,	V_111
l	,	V_54
io_ops	,	V_107
CORBCTL	,	V_20
snd_hdac_bus_init_chip	,	F_46
cur_cap	,	V_50
remap_addr	,	V_61
AZX_CAP_HDR_NXT_PTR_MASK	,	V_71
EINVAL	,	V_113
AZX_INT_GLOBAL_EN	,	V_81
buf	,	V_11
s	,	V_104
GCTL	,	V_36
"Capability version: 0x%x\n"	,	L_5
jiffies	,	V_35
HDA_MAX_CODECS	,	V_39
snd_hdac_chip_writeb	,	F_10
handled	,	V_98
"Found ML capability\n"	,	L_7
udelay	,	F_3
snd_BUG_ON	,	F_19
STATESTS_INT_MASK	,	V_76
bus	,	V_2
snd_hdac_bus_init_cmd_io	,	F_6
azx_int_enable	,	F_40
SD_CTL	,	V_84
AZX_GTS_CAP_ID	,	V_62
AZX_CAP_HDR_ID_OFF	,	V_58
ack	,	F_49
"CORB reset timeout#2, CORBRP = %d\n"	,	L_2
dev_dbg	,	F_34
ppcap	,	V_65
HDAC_MAX_CAPS	,	V_70
snd_hdac_bus_stop_cmd_io	,	F_16
dev_err_ratelimited	,	F_26
BDL_SIZE	,	V_110
rirb	,	V_22
snd_hdac_bus_parse_capabilities	,	F_31
azx_clear_corbrp	,	F_1
"Found DRSM capability\n"	,	L_11
SD_INT_MASK	,	V_85
u32	,	V_15
drsmcap	,	V_69
AZX_MAX_RIRB_ENTRIES	,	V_47
spbcap	,	V_67
"codec_mask = 0x%lx\n"	,	L_15
spin_lock_irq	,	F_7
area	,	V_13
CORBWP	,	V_18
res	,	V_45
_snd_hdac_chip_read	,	F_33
full_reset	,	V_73
offset	,	V_51
SD_STS	,	V_86
AZX_RIRB_EX_UNSOL_EV	,	V_48
dma_free_pages	,	V_115
AZX_MAX_CORB_ENTRIES	,	V_43
snd_BUG	,	F_24
corb	,	V_8
snd_hdac_bus_send_cmd	,	F_20
snd_hdac_stream_updateb	,	F_43
RIRB_INT_MASK	,	V_88
gtscap	,	V_63
azx_int_clear	,	F_44
azx_command_addr	,	F_18
reg_lock	,	V_7
snd_hdac_stream_readb	,	F_50
SD_INT_COMPLETE	,	V_103
list_for_each_entry	,	F_42
"We exceeded HDAC capabilities!!!\n"	,	L_13
LLCH	,	V_53
INTCTL	,	V_79
chip_init	,	V_91
snd_hdac_bus_free_stream_pages	,	F_53
AZX_SPB_CAP_ID	,	V_66
timeout	,	V_3
dev_err	,	F_4
skip_reset	,	V_74
running	,	V_102
msecs_to_jiffies	,	F_13
azx_reset	,	F_39
cpu_to_le32	,	F_21
le32_to_cpu	,	F_23
RIRBWP	,	V_29
wp	,	V_23
addr	,	V_9
AZX_CAP_HDR_VER_OFF	,	V_56
mlcap	,	V_60
DPUBASE	,	V_95
INTSTS	,	V_89
DPLBASE	,	V_94
corbrp_self_clear	,	V_19
WARN_ON	,	F_52
AZX_RIRBWP_RST	,	V_30
counter	,	V_52
AZX_RBCTL_IRQ_EN	,	V_34
AZX_ML_CAP_ID	,	V_59
AZX_CORBRP_RST	,	V_5
posbuf	,	V_93
__le32	,	V_12
"HDA capability ID: 0x%x\n"	,	L_6
RIRBSTS	,	V_87
"Found SPB capability\n"	,	L_10
"azx_reset: controller not ready!\n"	,	L_14
res_ex	,	V_46
