{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1596185658843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596185658844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 31 16:54:18 2020 " "Processing started: Fri Jul 31 16:54:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596185658844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1596185658844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1596185658844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1596185659477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185659978 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185659978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185659978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/virtual_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/virtual_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VIRTUAL_ENCODER-BEHV " "Found design unit 1: VIRTUAL_ENCODER-BEHV" {  } { { "design/VIRTUAL_ENCODER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/VIRTUAL_ENCODER.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185659982 ""} { "Info" "ISGN_ENTITY_NAME" "1 VIRTUAL_ENCODER " "Found entity 1: VIRTUAL_ENCODER" {  } { { "design/VIRTUAL_ENCODER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/VIRTUAL_ENCODER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185659982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185659982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/deal_encode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/deal_encode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEAL_ENCODE-rtl " "Found design unit 1: DEAL_ENCODE-rtl" {  } { { "design/DEAL_ENCODE.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_ENCODE.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185659985 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEAL_ENCODE " "Found entity 1: DEAL_ENCODE" {  } { { "design/DEAL_ENCODE.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_ENCODE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185659985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185659985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/extra_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/extra_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXTRA_FUNCTION-BEHV " "Found design unit 1: EXTRA_FUNCTION-BEHV" {  } { { "design/EXTRA_FUNCTION.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EXTRA_FUNCTION.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185659989 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXTRA_FUNCTION " "Found entity 1: EXTRA_FUNCTION" {  } { { "design/EXTRA_FUNCTION.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EXTRA_FUNCTION.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185659989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185659989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/gen_4b5b_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/gen_4b5b_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEN_4B5B_CNT-BEHV " "Found design unit 1: GEN_4B5B_CNT-BEHV" {  } { { "design/GEN_4B5B_CNT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/GEN_4B5B_CNT.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185659993 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEN_4B5B_CNT " "Found entity 1: GEN_4B5B_CNT" {  } { { "design/GEN_4B5B_CNT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/GEN_4B5B_CNT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185659993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185659993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/select_out_dy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/select_out_dy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELECT_OUT_DY-BEHV " "Found design unit 1: SELECT_OUT_DY-BEHV" {  } { { "design/SELECT_OUT_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/SELECT_OUT_DY.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185659997 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELECT_OUT_DY " "Found entity 1: SELECT_OUT_DY" {  } { { "design/SELECT_OUT_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/SELECT_OUT_DY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185659997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185659997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/dy_dly.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/dy_dly.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DY_DLY-BEHV " "Found design unit 1: DY_DLY-BEHV" {  } { { "design/DY_DLY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_DLY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660002 ""} { "Info" "ISGN_ENTITY_NAME" "1 DY_DLY " "Found entity 1: DY_DLY" {  } { { "design/DY_DLY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_DLY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/deal_dy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/deal_dy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEAL_DY-BEHV " "Found design unit 1: DEAL_DY-BEHV" {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660007 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEAL_DY " "Found entity 1: DEAL_DY" {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/dy_size_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/dy_size_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DY_SIZE_FILTER-BEHV " "Found design unit 1: DY_SIZE_FILTER-BEHV" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660012 ""} { "Info" "ISGN_ENTITY_NAME" "1 DY_SIZE_FILTER " "Found entity 1: DY_SIZE_FILTER" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/smoothandfremulti.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/smoothandfremulti.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SmoothAndFreMulti-rtl " "Found design unit 1: SmoothAndFreMulti-rtl" {  } { { "design/SmoothAndFreMulti.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/SmoothAndFreMulti.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660017 ""} { "Info" "ISGN_ENTITY_NAME" "1 SmoothAndFreMulti " "Found entity 1: SmoothAndFreMulti" {  } { { "design/SmoothAndFreMulti.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/SmoothAndFreMulti.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/encodefilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/encodefilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EncoderFilter-rtl " "Found design unit 1: EncoderFilter-rtl" {  } { { "design/EncodeFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EncodeFilter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660021 ""} { "Info" "ISGN_ENTITY_NAME" "1 EncoderFilter " "Found entity 1: EncoderFilter" {  } { { "design/EncodeFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EncodeFilter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/coorgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/coorgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CoorGen-rtl " "Found design unit 1: CoorGen-rtl" {  } { { "design/CoorGen.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/CoorGen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660025 ""} { "Info" "ISGN_ENTITY_NAME" "1 CoorGen " "Found entity 1: CoorGen" {  } { { "design/CoorGen.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/CoorGen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/arm_commu_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/arm_commu_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ARM_COMMU_PORT-behv " "Found design unit 1: ARM_COMMU_PORT-behv" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660032 ""} { "Info" "ISGN_ENTITY_NAME" "1 ARM_COMMU_PORT " "Found entity 1: ARM_COMMU_PORT" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/timefilter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/timefilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimeFilter " "Found entity 1: TimeFilter" {  } { { "src/TimeFilter.v" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/TimeFilter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qenfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qenfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QEnFilter-rtl " "Found design unit 1: QEnFilter-rtl" {  } { { "QEnFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/QEnFilter.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660039 ""} { "Info" "ISGN_ENTITY_NAME" "1 QEnFilter " "Found entity 1: QEnFilter" {  } { { "QEnFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/QEnFilter.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qeifilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qeifilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QEIFilter-rtl " "Found design unit 1: QEIFilter-rtl" {  } { { "QEIFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/QEIFilter.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660041 ""} { "Info" "ISGN_ENTITY_NAME" "1 QEIFilter " "Found entity 1: QEIFilter" {  } { { "QEIFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/QEIFilter.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encodersmooth_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encodersmooth_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EncoderSmooth-rtl " "Found design unit 1: EncoderSmooth-rtl" {  } { { "EncoderSmooth_Full.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/EncoderSmooth_Full.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660046 ""} { "Info" "ISGN_ENTITY_NAME" "1 EncoderSmooth " "Found entity 1: EncoderSmooth" {  } { { "EncoderSmooth_Full.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/EncoderSmooth_Full.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_tri_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_tri_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SENSOR_TRI_DELAY-BEHV " "Found design unit 1: SENSOR_TRI_DELAY-BEHV" {  } { { "SENSOR_TRI_DELAY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SENSOR_TRI_DELAY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660049 ""} { "Info" "ISGN_ENTITY_NAME" "1 SENSOR_TRI_DELAY " "Found entity 1: SENSOR_TRI_DELAY" {  } { { "SENSOR_TRI_DELAY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SENSOR_TRI_DELAY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder_full-rtl " "Found design unit 1: Encoder_full-rtl" {  } { { "Encoder_full.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/Encoder_full.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660053 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder_full " "Found entity 1: Encoder_full" {  } { { "Encoder_full.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/Encoder_full.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pdfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pdfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pdfifo-SYN " "Found design unit 1: pdfifo-SYN" {  } { { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660056 ""} { "Info" "ISGN_ENTITY_NAME" "1 PDFIFO " "Found entity 1: PDFIFO" {  } { { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xcoorsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/xcoorsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XCoorSystem-rtl " "Found design unit 1: XCoorSystem-rtl" {  } { { "src/XCoorSystem.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/XCoorSystem.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660060 ""} { "Info" "ISGN_ENTITY_NAME" "1 XCoorSystem " "Found entity 1: XCoorSystem" {  } { { "src/XCoorSystem.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/XCoorSystem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/qei_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/qei_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QEI_X-rtl " "Found design unit 1: QEI_X-rtl" {  } { { "src/QEI_X.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/QEI_X.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660063 ""} { "Info" "ISGN_ENTITY_NAME" "1 QEI_X " "Found entity 1: QEI_X" {  } { { "src/QEI_X.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/QEI_X.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/noisefltcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/noisefltcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 noisefltcounter-SYN " "Found design unit 1: noisefltcounter-SYN" {  } { { "src/NoiseFltCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/NoiseFltCounter.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660066 ""} { "Info" "ISGN_ENTITY_NAME" "1 NoiseFltCounter " "Found entity 1: NoiseFltCounter" {  } { { "src/NoiseFltCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/NoiseFltCounter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/encodernoisefilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/encodernoisefilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EncoderNoiseFilter-rtl " "Found design unit 1: EncoderNoiseFilter-rtl" {  } { { "src/EncoderNoiseFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/EncoderNoiseFilter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660069 ""} { "Info" "ISGN_ENTITY_NAME" "1 EncoderNoiseFilter " "Found entity 1: EncoderNoiseFilter" {  } { { "src/EncoderNoiseFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/EncoderNoiseFilter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spp_mctl_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spp_mctl_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPP_MCTL_V1-BEHV " "Found design unit 1: SPP_MCTL_V1-BEHV" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660073 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPP_MCTL_V1 " "Found entity 1: SPP_MCTL_V1" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.v 1 1 " "Found 1 design units, including 1 entities, in source file filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "filter.v" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SENSOR_ENCODER-BEHV " "Found design unit 1: SENSOR_ENCODER-BEHV" {  } { { "SENSOR_ENCODER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SENSOR_ENCODER.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660081 ""} { "Info" "ISGN_ENTITY_NAME" "1 SENSOR_ENCODER " "Found entity 1: SENSOR_ENCODER" {  } { { "SENSOR_ENCODER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SENSOR_ENCODER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "size_filter_var.vhd 2 1 " "Found 2 design units, including 1 entities, in source file size_filter_var.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIZE_FILTER_VAR-BEHV " "Found design unit 1: SIZE_FILTER_VAR-BEHV" {  } { { "SIZE_FILTER_VAR.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SIZE_FILTER_VAR.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660084 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIZE_FILTER_VAR " "Found entity 1: SIZE_FILTER_VAR" {  } { { "SIZE_FILTER_VAR.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SIZE_FILTER_VAR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_ENCODER-BEHV " "Found design unit 1: MUX_ENCODER-BEHV" {  } { { "MUX_ENCODER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/MUX_ENCODER.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660088 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_ENCODER " "Found entity 1: MUX_ENCODER" {  } { { "MUX_ENCODER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/MUX_ENCODER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIME_FILTER-BEHV " "Found design unit 1: TIME_FILTER-BEHV" {  } { { "TIME_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/TIME_FILTER.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660091 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIME_FILTER " "Found entity 1: TIME_FILTER" {  } { { "TIME_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/TIME_FILTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_serialize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_serialize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SENSOR_SERIALIZE-BEHV " "Found design unit 1: SENSOR_SERIALIZE-BEHV" {  } { { "SENSOR_SERIALIZE.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SENSOR_SERIALIZE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660094 ""} { "Info" "ISGN_ENTITY_NAME" "1 SENSOR_SERIALIZE " "Found entity 1: SENSOR_SERIALIZE" {  } { { "SENSOR_SERIALIZE.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SENSOR_SERIALIZE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divide_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_full-SYN " "Found design unit 1: divide_full-SYN" {  } { { "DIVIDE_FULL.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/DIVIDE_FULL.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660098 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVIDE_FULL " "Found entity 1: DIVIDE_FULL" {  } { { "DIVIDE_FULL.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/DIVIDE_FULL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smoothcounter_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smoothcounter_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smoothcounter_full-SYN " "Found design unit 1: smoothcounter_full-SYN" {  } { { "SmoothCounter_full.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SmoothCounter_full.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660101 ""} { "Info" "ISGN_ENTITY_NAME" "1 SmoothCounter_full " "Found entity 1: SmoothCounter_full" {  } { { "SmoothCounter_full.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SmoothCounter_full.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smoothoutcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smoothoutcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smoothoutcounter-SYN " "Found design unit 1: smoothoutcounter-SYN" {  } { { "SmoothOutCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SmoothOutCounter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660104 ""} { "Info" "ISGN_ENTITY_NAME" "1 SmoothOutCounter " "Found entity 1: SmoothOutCounter" {  } { { "SmoothOutCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SmoothOutCounter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smoothcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smoothcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smoothcounter-SYN " "Found design unit 1: smoothcounter-SYN" {  } { { "SmoothCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SmoothCounter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660107 ""} { "Info" "ISGN_ENTITY_NAME" "1 SmoothCounter " "Found entity 1: SmoothCounter" {  } { { "SmoothCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SmoothCounter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/virtual_dy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/virtual_dy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VIRTUAL_DY-BEHV " "Found design unit 1: VIRTUAL_DY-BEHV" {  } { { "design/VIRTUAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/VIRTUAL_DY.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660111 ""} { "Info" "ISGN_ENTITY_NAME" "1 VIRTUAL_DY " "Found entity 1: VIRTUAL_DY" {  } { { "design/VIRTUAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/VIRTUAL_DY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPP_MCTL_V1 " "Elaborating entity \"SPP_MCTL_V1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1596185660560 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Boardtype SPP_MCTL_V1.vhd(107) " "Verilog HDL or VHDL warning at SPP_MCTL_V1.vhd(107): object \"Boardtype\" assigned a value but never read" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596185660565 "|SPP_MCTL_V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "filter_en SPP_MCTL_V1.vhd(115) " "Verilog HDL or VHDL warning at SPP_MCTL_V1.vhd(115): object \"filter_en\" assigned a value but never read" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596185660565 "|SPP_MCTL_V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "select1_2 SPP_MCTL_V1.vhd(123) " "Verilog HDL or VHDL warning at SPP_MCTL_V1.vhd(123): object \"select1_2\" assigned a value but never read" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596185660565 "|SPP_MCTL_V1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "SPP_MCTL_V1.vhd" "PLL_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/PLL.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/PLL.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185660881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660882 ""}  } { { "PLL.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/PLL.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1596185660882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185660935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185660935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARM_COMMU_PORT ARM_COMMU_PORT:ARM_COMMU_PORT_INST " "Elaborating entity \"ARM_COMMU_PORT\" for hierarchy \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\"" {  } { { "SPP_MCTL_V1.vhd" "ARM_COMMU_PORT_INST" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660938 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sensor_cycle ARM_COMMU_PORT.vhd(396) " "VHDL Process Statement warning at ARM_COMMU_PORT.vhd(396): inferring latch(es) for signal or variable \"sensor_cycle\", which holds its previous value in one or more paths through the process" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ch1_SPR_XPRTSize_Wr ARM_COMMU_PORT.vhd(396) " "VHDL Process Statement warning at ARM_COMMU_PORT.vhd(396): inferring latch(es) for signal or variable \"Ch1_SPR_XPRTSize_Wr\", which holds its previous value in one or more paths through the process" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ch2_SPR_XPRTSize_Wr ARM_COMMU_PORT.vhd(396) " "VHDL Process Statement warning at ARM_COMMU_PORT.vhd(396): inferring latch(es) for signal or variable \"Ch2_SPR_XPRTSize_Wr\", which holds its previous value in one or more paths through the process" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ch3_SPR_XPRTSize_Wr ARM_COMMU_PORT.vhd(396) " "VHDL Process Statement warning at ARM_COMMU_PORT.vhd(396): inferring latch(es) for signal or variable \"Ch3_SPR_XPRTSize_Wr\", which holds its previous value in one or more paths through the process" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[32\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[32\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[33\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[33\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[34\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[34\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[35\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[35\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[36\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[36\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[37\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[37\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[38\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[38\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[39\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[39\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[40\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[40\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[41\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[41\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[42\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[42\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[43\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[43\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[44\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[44\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[45\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[45\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[46\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[46\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[47\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[47\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[48\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[48\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660989 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[49\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[49\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[50\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[50\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[51\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[51\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[52\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[52\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[53\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[53\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[54\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[54\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[55\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[55\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[56\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[56\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[57\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[57\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[58\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[58\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[59\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[59\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[60\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[60\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[61\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[61\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[62\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[62\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[63\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[63\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[32\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[32\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[33\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[33\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[34\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[34\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[35\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[35\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[36\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[36\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[37\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[37\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[38\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[38\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[39\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[39\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[40\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[40\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[41\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[41\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[42\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[42\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[43\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[43\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[44\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[44\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[45\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[45\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660990 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[46\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[46\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[47\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[47\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[48\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[48\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[49\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[49\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[50\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[50\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[51\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[51\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[52\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[52\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[53\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[53\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[54\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[54\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[55\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[55\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[56\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[56\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[57\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[57\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[58\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[58\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[59\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[59\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[60\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[60\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[61\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[61\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[62\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[62\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[63\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[63\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[32\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[32\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[33\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[33\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[34\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[34\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[35\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[35\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[36\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[36\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[37\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[37\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[38\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[38\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[39\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[39\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[40\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[40\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[41\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[41\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[42\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[42\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[43\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[43\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[44\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[44\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[45\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[45\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660991 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[46\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[46\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[47\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[47\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[48\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[48\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[49\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[49\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[50\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[50\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[51\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[51\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[52\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[52\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[53\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[53\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[54\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[54\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[55\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[55\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[56\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[56\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[57\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[57\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[58\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[58\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[59\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[59\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[60\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[60\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[61\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[61\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660992 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[62\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[62\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[63\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[63\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[32\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[32\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[33\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[33\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[34\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[34\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[35\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[35\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[36\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[36\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[37\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[37\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[38\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[38\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[39\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[39\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[40\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[40\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[41\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[41\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[42\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[42\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[43\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[43\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[44\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[44\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[45\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[45\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[46\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[46\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[47\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[47\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[48\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[48\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[49\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[49\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[50\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[50\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[51\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[51\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[52\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[52\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[53\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[53\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[54\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[54\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[55\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[55\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660993 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[56\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[56\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660994 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[57\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[57\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660994 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[58\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[58\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660994 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[59\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[59\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660994 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[60\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[60\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660994 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[61\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[61\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660994 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[62\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[62\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660994 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[63\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[63\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596185660994 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIRTUAL_ENCODER VIRTUAL_ENCODER:VIRTUAL_ENCODER_inst " "Elaborating entity \"VIRTUAL_ENCODER\" for hierarchy \"VIRTUAL_ENCODER:VIRTUAL_ENCODER_inst\"" {  } { { "SPP_MCTL_V1.vhd" "VIRTUAL_ENCODER_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEAL_ENCODE DEAL_ENCODE:DEAL_ENCODE_inst " "Elaborating entity \"DEAL_ENCODE\" for hierarchy \"DEAL_ENCODE:DEAL_ENCODE_inst\"" {  } { { "SPP_MCTL_V1.vhd" "DEAL_ENCODE_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X_Raw_Filter_Lock DEAL_ENCODE.vhd(36) " "Verilog HDL or VHDL warning at DEAL_ENCODE.vhd(36): object \"X_Raw_Filter_Lock\" assigned a value but never read" {  } { { "design/DEAL_ENCODE.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_ENCODE.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596185660997 "|SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncoderNoiseFilter DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw " "Elaborating entity \"EncoderNoiseFilter\" for hierarchy \"DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\"" {  } { { "design/DEAL_ENCODE.vhd" "EncoderNoiseFilter_X_Raw" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_ENCODE.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185660998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoiseFltCounter DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst " "Elaborating entity \"NoiseFltCounter\" for hierarchy \"DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\"" {  } { { "src/EncoderNoiseFilter.vhd" "NoiseFltCounter_A_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/EncoderNoiseFilter.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/NoiseFltCounter.vhd" "LPM_COUNTER_component" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/NoiseFltCounter.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/NoiseFltCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/NoiseFltCounter.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185661037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661037 ""}  } { { "src/NoiseFltCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/NoiseFltCounter.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1596185661037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bti " "Found entity 1: cntr_bti" {  } { { "db/cntr_bti.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_bti.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185661093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185661093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bti DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component\|cntr_bti:auto_generated " "Elaborating entity \"cntr_bti\" for hierarchy \"DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component\|cntr_bti:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoorGen CoorGen:CoorGen_inst " "Elaborating entity \"CoorGen\" for hierarchy \"CoorGen:CoorGen_inst\"" {  } { { "SPP_MCTL_V1.vhd" "CoorGen_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_ENCODER MUX_ENCODER:MUX_ENCODER_inst " "Elaborating entity \"MUX_ENCODER\" for hierarchy \"MUX_ENCODER:MUX_ENCODER_inst\"" {  } { { "SPP_MCTL_V1.vhd" "MUX_ENCODER_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIRTUAL_DY VIRTUAL_DY:VIRTUAL_DY_inst " "Elaborating entity \"VIRTUAL_DY\" for hierarchy \"VIRTUAL_DY:VIRTUAL_DY_inst\"" {  } { { "SPP_MCTL_V1.vhd" "VIRTUAL_DY_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEAL_DY DEAL_DY:DEAL_DY_inst " "Elaborating entity \"DEAL_DY\" for hierarchy \"DEAL_DY:DEAL_DY_inst\"" {  } { { "SPP_MCTL_V1.vhd" "DEAL_DY_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661111 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PD3_FIFO_alfull DEAL_DY.vhd(65) " "VHDL Signal Declaration warning at DEAL_DY.vhd(65): used implicit default value for signal \"PD3_FIFO_alfull\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1596185661114 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PD3_FIFO_empty DEAL_DY.vhd(66) " "VHDL Signal Declaration warning at DEAL_DY.vhd(66): used implicit default value for signal \"PD3_FIFO_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1596185661115 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "empty_error3 DEAL_DY.vhd(67) " "VHDL Signal Declaration warning at DEAL_DY.vhd(67): used implicit default value for signal \"empty_error3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1596185661115 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "valid_edge_f3 DEAL_DY.vhd(76) " "VHDL Signal Declaration warning at DEAL_DY.vhd(76): used implicit default value for signal \"valid_edge_f3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1596185661115 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "discard3_cnt DEAL_DY.vhd(77) " "VHDL Signal Declaration warning at DEAL_DY.vhd(77): used implicit default value for signal \"discard3_cnt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1596185661115 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ext_sensor3 DEAL_DY.vhd(100) " "Verilog HDL or VHDL warning at DEAL_DY.vhd(100): object \"ext_sensor3\" assigned a value but never read" {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596185661115 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ext_dy_flt3 DEAL_DY.vhd(105) " "VHDL Signal Declaration warning at DEAL_DY.vhd(105): used implicit default value for signal \"ext_dy_flt3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1596185661115 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "valid_edge3 0 DEAL_DY.vhd(75) " "Net \"valid_edge3\" at DEAL_DY.vhd(75) has no driver or initial value, using a default initial value '0'" {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1596185661115 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_FILTER DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1 " "Elaborating entity \"TIME_FILTER\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1\"" {  } { { "design/DEAL_DY.vhd" "time_flt1" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DY_DLY DEAL_DY:DEAL_DY_inst\|DY_DLY:DELAY1 " "Elaborating entity \"DY_DLY\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_DLY:DELAY1\"" {  } { { "design/DEAL_DY.vhd" "DELAY1" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661118 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dec DY_DLY.vhd(36) " "Verilog HDL or VHDL warning at DY_DLY.vhd(36): object \"Dec\" assigned a value but never read" {  } { { "design/DY_DLY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_DLY.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596185661120 "|DEAL_DY|DY_DLY:DELAY1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DY_SIZE_FILTER DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1 " "Elaborating entity \"DY_SIZE_FILTER\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\"" {  } { { "design/DEAL_DY.vhd" "DY_SIZE_FILTER_inst1" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PDFIFO DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst " "Elaborating entity \"PDFIFO\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\"" {  } { { "design/DY_SIZE_FILTER.vhd" "PDFIFO_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\"" {  } { { "src/PDFIFO.vhd" "scfifo_component" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\"" {  } { { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185661343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component " "Instantiated megafunction \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 49 " "Parameter \"almost_full_value\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661343 ""}  } { { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1596185661343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kq61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kq61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kq61 " "Found entity 1: scfifo_kq61" {  } { { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185661391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185661391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kq61 DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated " "Elaborating entity \"scfifo_kq61\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hr31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hr31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hr31 " "Found entity 1: a_dpfifo_hr31" {  } { { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185661406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185661406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hr31 DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo " "Elaborating entity \"a_dpfifo_hr31\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\"" {  } { { "db/scfifo_kq61.tdf" "dpfifo" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_je81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_je81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_je81 " "Found entity 1: altsyncram_je81" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185661466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185661466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_je81 DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram " "Elaborating entity \"altsyncram_je81\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\"" {  } { { "db/a_dpfifo_hr31.tdf" "FIFOram" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_js8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_js8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_js8 " "Found entity 1: cmpr_js8" {  } { { "db/cmpr_js8.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cmpr_js8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185661517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185661517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_js8 DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cmpr_js8:almost_full_comparer " "Elaborating entity \"cmpr_js8\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cmpr_js8:almost_full_comparer\"" {  } { { "db/a_dpfifo_hr31.tdf" "almost_full_comparer" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_js8 DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cmpr_js8:three_comparison " "Elaborating entity \"cmpr_js8\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cmpr_js8:three_comparison\"" {  } { { "db/a_dpfifo_hr31.tdf" "three_comparison" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_0ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185661568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185661568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cntr_0ob:rd_ptr_msb " "Elaborating entity \"cntr_0ob\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cntr_0ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_hr31.tdf" "rd_ptr_msb" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185661616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185661616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cntr_do7:usedw_counter " "Elaborating entity \"cntr_do7\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cntr_do7:usedw_counter\"" {  } { { "db/a_dpfifo_hr31.tdf" "usedw_counter" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185661666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185661666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cntr_1ob:wr_ptr " "Elaborating entity \"cntr_1ob\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cntr_1ob:wr_ptr\"" {  } { { "db/a_dpfifo_hr31.tdf" "wr_ptr" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_OUT_DY SELECT_OUT_DY:SELECT_OUT_DY_inst " "Elaborating entity \"SELECT_OUT_DY\" for hierarchy \"SELECT_OUT_DY:SELECT_OUT_DY_inst\"" {  } { { "SPP_MCTL_V1.vhd" "SELECT_OUT_DY_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SENSOR_SERIALIZE SELECT_OUT_DY:SELECT_OUT_DY_inst\|SENSOR_SERIALIZE:Lorigin_serialize " "Elaborating entity \"SENSOR_SERIALIZE\" for hierarchy \"SELECT_OUT_DY:SELECT_OUT_DY_inst\|SENSOR_SERIALIZE:Lorigin_serialize\"" {  } { { "design/SELECT_OUT_DY.vhd" "Lorigin_serialize" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/SELECT_OUT_DY.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXTRA_FUNCTION EXTRA_FUNCTION:EXTRA_FUNCTION_inst " "Elaborating entity \"EXTRA_FUNCTION\" for hierarchy \"EXTRA_FUNCTION:EXTRA_FUNCTION_inst\"" {  } { { "SPP_MCTL_V1.vhd" "EXTRA_FUNCTION_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661712 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_ready EXTRA_FUNCTION.vhd(70) " "Verilog HDL or VHDL warning at EXTRA_FUNCTION.vhd(70): object \"time_ready\" assigned a value but never read" {  } { { "design/EXTRA_FUNCTION.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EXTRA_FUNCTION.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596185661719 "|SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_coor_num EXTRA_FUNCTION.vhd(71) " "Verilog HDL or VHDL warning at EXTRA_FUNCTION.vhd(71): object \"time_coor_num\" assigned a value but never read" {  } { { "design/EXTRA_FUNCTION.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EXTRA_FUNCTION.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596185661719 "|SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeFilter EXTRA_FUNCTION:EXTRA_FUNCTION_inst\|TimeFilter:timeflt1 " "Elaborating entity \"TimeFilter\" for hierarchy \"EXTRA_FUNCTION:EXTRA_FUNCTION_inst\|TimeFilter:timeflt1\"" {  } { { "design/EXTRA_FUNCTION.vhd" "timeflt1" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EXTRA_FUNCTION.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596185661720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ku14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ku14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ku14 " "Found entity 1: altsyncram_ku14" {  } { { "db/altsyncram_ku14.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_ku14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185662821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185662821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185662963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185662963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185663040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185663040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_kgi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185663173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185663173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185663305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185663305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185663440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185663440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185663486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185663486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185663615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185663615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596185663663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596185663663 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "parameter_analysis " "Analysis and Synthesis generated SignalTap II or debug node instance \"parameter_analysis\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185663766 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[32\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 998 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[33\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1028 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[34\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1058 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[35\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1088 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[36\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1118 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[37\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1148 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[38\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1178 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[39\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1208 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[40\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1238 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[41\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1268 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[42\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1298 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[43\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1328 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[44\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1358 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[45\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1388 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[46\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1418 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[47\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1448 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[48\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1478 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[49\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1508 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[50\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1538 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[51\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1568 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[52\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1598 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[53\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1628 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[54\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1658 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[55\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1688 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[56\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1718 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[57\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1748 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[58\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1778 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[59\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1808 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[60\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1838 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[61\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1868 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[62\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1898 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[63\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1928 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[32\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 998 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[33\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1028 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[34\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1058 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[35\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1088 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[36\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1118 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[37\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1148 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[38\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1178 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[39\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1208 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[40\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1238 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[41\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1268 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[42\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1298 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[43\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1328 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[44\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1358 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[45\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1388 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[46\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1418 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[47\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1448 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[48\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1478 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[49\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1508 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[50\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1538 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[51\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1568 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[52\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1598 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[53\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1628 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[54\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1658 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[55\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1688 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[56\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1718 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[57\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1748 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[58\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1778 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[59\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1808 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[60\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1838 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[61\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1868 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[62\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1898 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[63\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1928 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185664349 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1596185664349 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1596185664349 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "design/EXTRA_FUNCTION.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EXTRA_FUNCTION.vhd" 41 -1 0 } } { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 140 -1 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 55 -1 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 57 -1 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 56 -1 0 } } { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 398 -1 0 } } { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 38 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1596185671402 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1596185671403 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|sizefilter_sw ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|sizefilter_sw~_emulated ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|sizefilter_sw~1 " "Register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|sizefilter_sw\" is converted into an equivalent circuit using register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|sizefilter_sw~_emulated\" and latch \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|sizefilter_sw~1\"" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596185671403 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sizefilter_sw"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1\|sig_out_reg DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1\|sig_out_reg~_emulated DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1\|sig_out_reg~1 " "Register \"DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1\|sig_out_reg\" is converted into an equivalent circuit using register \"DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1\|sig_out_reg~_emulated\" and latch \"DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1\|sig_out_reg~1\"" {  } { { "TIME_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/TIME_FILTER.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596185671403 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt1|sig_out_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt2\|sig_out_reg DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt2\|sig_out_reg~_emulated DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt2\|sig_out_reg~1 " "Register \"DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt2\|sig_out_reg\" is converted into an equivalent circuit using register \"DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt2\|sig_out_reg~_emulated\" and latch \"DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt2\|sig_out_reg~1\"" {  } { { "TIME_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/TIME_FILTER.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596185671403 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt2|sig_out_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out~_emulated ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out~1 " "Register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out\" is converted into an equivalent circuit using register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out~_emulated\" and latch \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out~1\"" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596185671403 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|default_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PN_sel ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PN_sel~_emulated ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PN_sel~1 " "Register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PN_sel\" is converted into an equivalent circuit using register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PN_sel~_emulated\" and latch \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PN_sel~1\"" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596185671403 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PN_sel"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not~_emulated ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not~1 " "Register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not\" is converted into an equivalent circuit using register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not~_emulated\" and latch \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not~1\"" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596185671403 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|select_not"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_swap ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_swap~_emulated ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_swap~1 " "Register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_swap\" is converted into an equivalent circuit using register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_swap~_emulated\" and latch \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_swap~1\"" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596185671403 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|select_swap"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|filter_en ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|filter_en~_emulated ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|filter_en~1 " "Register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|filter_en\" is converted into an equivalent circuit using register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|filter_en~_emulated\" and latch \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|filter_en~1\"" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596185671403 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|filter_en"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1596185671403 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185673460 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1596185676928 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "parameter_analysis 161 " "Succesfully connected in-system debug instance \"parameter_analysis\" to all 161 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1596185677941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1596185678053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185678053 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_GPIO_I\[3\] " "No output dependent on input pin \"F_GPIO_I\[3\]\"" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185678920 "|SPP_MCTL_V1|F_GPIO_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_GPIO_I\[8\] " "No output dependent on input pin \"F_GPIO_I\[8\]\"" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185678920 "|SPP_MCTL_V1|F_GPIO_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_GPIO_I\[10\] " "No output dependent on input pin \"F_GPIO_I\[10\]\"" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596185678920 "|SPP_MCTL_V1|F_GPIO_I[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1596185678920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7419 " "Implemented 7419 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1596185678922 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1596185678922 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1596185678922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7185 " "Implemented 7185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1596185678922 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1596185678922 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1596185678922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1596185678922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596185678986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 31 16:54:38 2020 " "Processing ended: Fri Jul 31 16:54:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596185678986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596185678986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596185678986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1596185678986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1596185682412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596185682414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 31 16:54:41 2020 " "Processing started: Fri Jul 31 16:54:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596185682414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1596185682414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1 --floorplan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1 --floorplan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1596185682415 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1596185682557 ""}
{ "Info" "0" "" "Project  = SPP_MCTL_V1" {  } {  } 0 0 "Project  = SPP_MCTL_V1" 0 0 "Fitter" 0 0 1596185682557 ""}
{ "Info" "0" "" "Revision = SPP_MCTL_V1" {  } {  } 0 0 "Revision = SPP_MCTL_V1" 0 0 "Fitter" 0 0 1596185682557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1596185682800 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPP_MCTL_V1 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"SPP_MCTL_V1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1596185682885 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596185682926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596185682926 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 2943 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1596185682982 ""}  } { { "db/pll_altpll.v" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 2943 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1596185682982 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1596185683514 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1596185683514 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1596185683514 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1596185683514 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 15221 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596185683527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 15223 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596185683527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 15225 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596185683527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 15227 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596185683527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 15229 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596185683527 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1596185683527 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1596185683532 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 100 " "No exact pin location assignment(s) for 1 pins of 100 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1596185683859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596185684057 ""}  } { { "db/pll_altpll.v" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/pll_altpll.v" 78 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 2943 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596185684057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596185684057 ""}  } { { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 11374 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596185684057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596185684057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 13723 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 11907 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684057 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1596185684057 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 12732 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596185684057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXTRA_FUNCTION:EXTRA_FUNCTION_inst\|process_1~0  " "Automatically promoted node EXTRA_FUNCTION:EXTRA_FUNCTION_inst\|process_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596185684058 ""}  } { { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXTRA_FUNCTION:EXTRA_FUNCTION_inst|process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 4221 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596185684058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|Reg_reset  " "Automatically promoted node ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|Reg_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596185684058 ""}  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 128 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 2878 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596185684058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PD1FIFO_aclr  " "Automatically promoted node ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PD1FIFO_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596185684058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|Mux114~0 " "Destination node ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|Mux114~0" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 469 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Mux114~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 4298 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|valid_edge~1 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|valid_edge~1" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 30 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|valid_edge~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 6368 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PD_FIFO_rdreq_1~5 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PD_FIFO_rdreq_1~5" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 63 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PD_FIFO_rdreq_1~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 6522 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|sensor_sts.Waitting_R~5 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|sensor_sts.Waitting_R~5" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 62 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|sensor_sts.Waitting_R~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 7287 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|sensor_sts.Enable~2 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|sensor_sts.Enable~2" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 62 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|sensor_sts.Enable~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 7359 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|pre_CH_SPR_XRawCoor\[63\]~0 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|pre_CH_SPR_XRawCoor\[63\]~0" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 98 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|pre_CH_SPR_XRawCoor[63]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 7431 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|sensor_sts~10 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|sensor_sts~10" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 62 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|sensor_sts~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 7435 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|valid_edge_f~3 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|valid_edge_f~3" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 31 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|valid_edge_f~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 7740 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|sensor_sts.Waitting_F~1 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|sensor_sts.Waitting_F~1" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 62 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|sensor_sts.Waitting_F~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 8024 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|empty_error~1 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|empty_error~1" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 26 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|empty_error~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 9444 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1596185684058 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1596185684058 ""}  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 50 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 2925 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596185684058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PD2FIFO_aclr  " "Automatically promoted node ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PD2FIFO_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596185684059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|Mux115~2 " "Destination node ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|Mux115~2" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 469 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Mux115~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 4302 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PD_FIFO_rdreq_1~0 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PD_FIFO_rdreq_1~0" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 63 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PD_FIFO_rdreq_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 6608 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|sensor_sts~18 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|sensor_sts~18" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 62 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|sensor_sts~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 7506 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|valid_edge_f~1 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|valid_edge_f~1" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 31 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|valid_edge_f~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 7646 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|sensor_sts~26 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|sensor_sts~26" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 62 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|sensor_sts~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 7647 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|pre_CH_SPR_XRawCoor\[63\]~1 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|pre_CH_SPR_XRawCoor\[63\]~1" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 98 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|pre_CH_SPR_XRawCoor[63]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 7667 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|valid_edge~1 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|valid_edge~1" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 30 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|valid_edge~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 7736 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|sensor_sts~28 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|sensor_sts~28" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 62 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|sensor_sts~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 8064 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|discard_cnt\[7\]~9 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|discard_cnt\[7\]~9" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 98 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 9419 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|empty_error~2 " "Destination node DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|empty_error~2" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 26 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|empty_error~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 9426 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1596185684059 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1596185684059 ""}  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 51 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 2926 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596185684059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596185684060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 11701 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 13580 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185684060 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1596185684060 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 11493 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596185684060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter_A_aclr  " "Automatically promoted node DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter_A_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596185684061 ""}  } { { "src/EncoderNoiseFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/EncoderNoiseFilter.vhd" 28 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 2062 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596185684061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter_B_aclr  " "Automatically promoted node DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter_B_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596185684061 ""}  } { { "src/EncoderNoiseFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/EncoderNoiseFilter.vhd" 32 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 2072 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596185684061 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1596185684199 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1596185684199 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1596185684199 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 16 5 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185684201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 10 9 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185684201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 15 11 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185684201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 20 7 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185684201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 8 17 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185684201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 6 8 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185684201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 15 11 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185684201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 18 8 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185684201 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1596185684201 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1596185684201 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_LED\[2\] " "Node \"FPGA_LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1596185684490 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1596185684490 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596185684490 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1596185687280 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "71 Cyclone IV E " "71 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_1A 3.3-V LVCMOS T12 " "Pin X_1A uses I/O standard 3.3-V LVCMOS at T12" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_1A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_1A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 38 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_1A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 174 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_1B 3.3-V LVCMOS R13 " "Pin X_1B uses I/O standard 3.3-V LVCMOS at R13" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_1B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_1B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 39 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_1B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 175 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_2A 3.3-V LVCMOS T4 " "Pin X_2A uses I/O standard 3.3-V LVCMOS at T4" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_2A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_2A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 40 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_2A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 176 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_2B 3.3-V LVCMOS R4 " "Pin X_2B uses I/O standard 3.3-V LVCMOS at R4" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_2B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_2B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 41 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_2B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 177 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_3A 3.3-V LVCMOS T11 " "Pin X_3A uses I/O standard 3.3-V LVCMOS at T11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_3A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_3A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 42 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_3A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 178 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_3B 3.3-V LVCMOS R12 " "Pin X_3B uses I/O standard 3.3-V LVCMOS at R12" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_3B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_3B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 43 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_3B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 179 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_4A 3.3-V LVCMOS T3 " "Pin X_4A uses I/O standard 3.3-V LVCMOS at T3" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_4A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_4A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 44 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_4A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 180 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_4B 3.3-V LVCMOS R3 " "Pin X_4B uses I/O standard 3.3-V LVCMOS at R3" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_4B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_4B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 45 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_4B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 181 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_5A 3.3-V LVCMOS T10 " "Pin X_5A uses I/O standard 3.3-V LVCMOS at T10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_5A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_5A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 46 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_5A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 182 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_5B 3.3-V LVCMOS R11 " "Pin X_5B uses I/O standard 3.3-V LVCMOS at R11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_5B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_5B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 47 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_5B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 183 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_6A 3.3-V LVCMOS T2 " "Pin X_6A uses I/O standard 3.3-V LVCMOS at T2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_6A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_6A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 48 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_6A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 184 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_6B 3.3-V LVCMOS R1 " "Pin X_6B uses I/O standard 3.3-V LVCMOS at R1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_6B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_6B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 49 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_6B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 185 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_7A 3.3-V LVCMOS R10 " "Pin X_7A uses I/O standard 3.3-V LVCMOS at R10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_7A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_7A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 50 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_7A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 186 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_7B 3.3-V LVCMOS T9 " "Pin X_7B uses I/O standard 3.3-V LVCMOS at T9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_7B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_7B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 51 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_7B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 187 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_8A 3.3-V LVCMOS P1 " "Pin X_8A uses I/O standard 3.3-V LVCMOS at P1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_8A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_8A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 52 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_8A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 188 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_8B 3.3-V LVCMOS P3 " "Pin X_8B uses I/O standard 3.3-V LVCMOS at P3" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_8B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_8B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 53 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_8B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 189 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_9A 3.3-V LVCMOS A10 " "Pin X_9A uses I/O standard 3.3-V LVCMOS at A10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_9A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_9A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 54 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_9A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 190 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_9B 3.3-V LVCMOS B10 " "Pin X_9B uses I/O standard 3.3-V LVCMOS at B10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_9B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_9B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 55 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_9B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 191 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_10A 3.3-V LVCMOS P16 " "Pin X_10A uses I/O standard 3.3-V LVCMOS at P16" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_10A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_10A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 56 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_10A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 192 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_10B 3.3-V LVCMOS P15 " "Pin X_10B uses I/O standard 3.3-V LVCMOS at P15" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_10B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_10B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 57 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_10B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 193 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_11A 3.3-V LVCMOS A11 " "Pin X_11A uses I/O standard 3.3-V LVCMOS at A11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_11A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_11A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 58 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_11A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 194 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_11B 3.3-V LVCMOS B11 " "Pin X_11B uses I/O standard 3.3-V LVCMOS at B11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_11B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_11B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 59 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_11B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 195 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_12A 3.3-V LVCMOS R16 " "Pin X_12A uses I/O standard 3.3-V LVCMOS at R16" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_12A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_12A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 60 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_12A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 196 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_12B 3.3-V LVCMOS T15 " "Pin X_12B uses I/O standard 3.3-V LVCMOS at T15" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_12B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_12B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 61 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_12B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 197 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_13A 3.3-V LVCMOS A12 " "Pin X_13A uses I/O standard 3.3-V LVCMOS at A12" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_13A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_13A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 62 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_13A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 198 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_13B 3.3-V LVCMOS B12 " "Pin X_13B uses I/O standard 3.3-V LVCMOS at B12" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_13B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_13B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 63 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_13B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 199 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_14A 3.3-V LVCMOS P14 " "Pin X_14A uses I/O standard 3.3-V LVCMOS at P14" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_14A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_14A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 64 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_14A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 200 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_14B 3.3-V LVCMOS T14 " "Pin X_14B uses I/O standard 3.3-V LVCMOS at T14" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_14B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_14B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 65 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_14B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 201 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_15A 3.3-V LVCMOS B13 " "Pin X_15A uses I/O standard 3.3-V LVCMOS at B13" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_15A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_15A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 66 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_15A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 202 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_15B 3.3-V LVCMOS A13 " "Pin X_15B uses I/O standard 3.3-V LVCMOS at A13" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_15B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_15B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 67 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_15B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 203 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_16A 3.3-V LVCMOS T13 " "Pin X_16A uses I/O standard 3.3-V LVCMOS at T13" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_16A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_16A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 68 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_16A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 204 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_16B 3.3-V LVCMOS R14 " "Pin X_16B uses I/O standard 3.3-V LVCMOS at R14" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_16B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_16B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 69 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_16B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 205 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_17A 3.3-V LVCMOS J1 " "Pin X_17A uses I/O standard 3.3-V LVCMOS at J1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_17A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_17A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 70 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_17A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 206 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_17B 3.3-V LVCMOS J2 " "Pin X_17B uses I/O standard 3.3-V LVCMOS at J2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_17B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_17B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 71 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_17B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 207 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_18A 3.3-V LVCMOS A6 " "Pin X_18A uses I/O standard 3.3-V LVCMOS at A6" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_18A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_18A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 72 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_18A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 208 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_18B 3.3-V LVCMOS F7 " "Pin X_18B uses I/O standard 3.3-V LVCMOS at F7" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_18B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_18B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 73 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_18B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 209 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_19A 3.3-V LVCMOS G2 " "Pin X_19A uses I/O standard 3.3-V LVCMOS at G2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_19A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_19A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 74 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_19A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 210 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_19B 3.3-V LVCMOS G1 " "Pin X_19B uses I/O standard 3.3-V LVCMOS at G1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_19B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_19B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 75 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_19B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 211 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_20A 3.3-V LVCMOS A7 " "Pin X_20A uses I/O standard 3.3-V LVCMOS at A7" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_20A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_20A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 76 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_20A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 212 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_20B 3.3-V LVCMOS B8 " "Pin X_20B uses I/O standard 3.3-V LVCMOS at B8" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_20B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_20B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 77 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_20B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 213 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_21A 3.3-V LVCMOS F2 " "Pin X_21A uses I/O standard 3.3-V LVCMOS at F2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_21A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_21A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 78 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_21A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 214 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_21B 3.3-V LVCMOS F1 " "Pin X_21B uses I/O standard 3.3-V LVCMOS at F1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_21B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_21B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 79 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_21B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 215 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_22A 3.3-V LVCMOS A8 " "Pin X_22A uses I/O standard 3.3-V LVCMOS at A8" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_22A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_22A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 80 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_22A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 216 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_22B 3.3-V LVCMOS B9 " "Pin X_22B uses I/O standard 3.3-V LVCMOS at B9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_22B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_22B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 81 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_22B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 217 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_23A 3.3-V LVCMOS D3 " "Pin X_23A uses I/O standard 3.3-V LVCMOS at D3" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_23A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_23A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 82 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_23A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 218 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_23B 3.3-V LVCMOS D1 " "Pin X_23B uses I/O standard 3.3-V LVCMOS at D1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_23B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_23B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 83 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_23B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 219 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_24A 3.3-V LVCMOS A9 " "Pin X_24A uses I/O standard 3.3-V LVCMOS at A9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_24A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_24A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 84 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_24A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 220 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_24B 3.3-V LVCMOS B6 " "Pin X_24B uses I/O standard 3.3-V LVCMOS at B6" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_24B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_24B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 85 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_24B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 221 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[3\] 3.3-V LVCMOS L10 " "Pin F_GPIO_I\[3\] uses I/O standard 3.3-V LVCMOS at L10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[3] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[3\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 150 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[8\] 3.3-V LVCMOS K9 " "Pin F_GPIO_I\[8\] uses I/O standard 3.3-V LVCMOS at K9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[8] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[8\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 155 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[10\] 3.3-V LVCMOS L2 " "Pin F_GPIO_I\[10\] uses I/O standard 3.3-V LVCMOS at L2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[10] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[10\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 157 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARM_FPGA_DATA 3.3-V LVCMOS N15 " "Pin ARM_FPGA_DATA uses I/O standard 3.3-V LVCMOS at N15" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ARM_FPGA_DATA } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_FPGA_DATA" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 14 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_FPGA_DATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 165 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nRST 3.3-V LVCMOS N14 " "Pin nRST uses I/O standard 3.3-V LVCMOS at N14" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { nRST } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nRST" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 9 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nRST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 161 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS M1 " "Pin clk uses I/O standard 3.3-V LVCMOS at M1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 10 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 162 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW5 3.3-V LVCMOS D5 " "Pin F_SW5 uses I/O standard 3.3-V LVCMOS at D5" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW5 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW5" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 23 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 171 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[9\] 3.3-V LVCMOS L1 " "Pin F_GPIO_I\[9\] uses I/O standard 3.3-V LVCMOS at L1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[9] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[9\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 156 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[4\] 3.3-V LVCMOS K1 " "Pin F_GPIO_I\[4\] uses I/O standard 3.3-V LVCMOS at K1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[4] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[4\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 151 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[5\] 3.3-V LVCMOS K2 " "Pin F_GPIO_I\[5\] uses I/O standard 3.3-V LVCMOS at K2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[5] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[5\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 152 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW4 3.3-V LVCMOS D6 " "Pin F_SW4 uses I/O standard 3.3-V LVCMOS at D6" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW4 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW4" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 22 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 170 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARM_FPGA_SYNC 3.3-V LVCMOS N16 " "Pin ARM_FPGA_SYNC uses I/O standard 3.3-V LVCMOS at N16" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ARM_FPGA_SYNC } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_FPGA_SYNC" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 13 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_FPGA_SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 164 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARM_FPGA_CLK 3.3-V LVCMOS N13 " "Pin ARM_FPGA_CLK uses I/O standard 3.3-V LVCMOS at N13" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ARM_FPGA_CLK } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_FPGA_CLK" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 12 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_FPGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 163 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[2\] 3.3-V LVCMOS L9 " "Pin F_GPIO_I\[2\] uses I/O standard 3.3-V LVCMOS at L9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[2] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[2\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 149 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[7\] 3.3-V LVCMOS N6 " "Pin F_GPIO_I\[7\] uses I/O standard 3.3-V LVCMOS at N6" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[7] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[7\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 154 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[1\] 3.3-V LVCMOS K10 " "Pin F_GPIO_I\[1\] uses I/O standard 3.3-V LVCMOS at K10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[1] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[1\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 148 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[6\] 3.3-V LVCMOS N5 " "Pin F_GPIO_I\[6\] uses I/O standard 3.3-V LVCMOS at N5" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[6] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[6\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 153 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW0 3.3-V LVCMOS C9 " "Pin F_SW0 uses I/O standard 3.3-V LVCMOS at C9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW0 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW0" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 18 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 166 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW1 3.3-V LVCMOS D9 " "Pin F_SW1 uses I/O standard 3.3-V LVCMOS at D9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW1 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW1" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 19 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 167 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW2 3.3-V LVCMOS D8 " "Pin F_SW2 uses I/O standard 3.3-V LVCMOS at D8" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW2 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW2" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 20 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 168 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW3 3.3-V LVCMOS C8 " "Pin F_SW3 uses I/O standard 3.3-V LVCMOS at C8" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW3 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW3" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 21 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 169 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EN1_X_2B 3.3-V LVCMOS M11 " "Pin EN1_X_2B uses I/O standard 3.3-V LVCMOS at M11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { EN1_X_2B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN1_X_2B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 37 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN1_X_2B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 173 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EN1_X_2A 3.3-V LVCMOS L11 " "Pin EN1_X_2A uses I/O standard 3.3-V LVCMOS at L11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { EN1_X_2A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN1_X_2A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 36 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN1_X_2A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 172 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185687314 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1596185687314 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1596185687721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit I/O Assignment Analysis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596185687744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 31 16:54:47 2020 " "Processing ended: Fri Jul 31 16:54:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596185687744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596185687744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596185687744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1596185687744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1596185690652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596185690654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 31 16:54:49 2020 " "Processing started: Fri Jul 31 16:54:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596185690654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1596185690654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1596185690655 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1596185690780 ""}
{ "Info" "0" "" "Project  = SPP_MCTL_V1" {  } {  } 0 0 "Project  = SPP_MCTL_V1" 0 0 "Fitter" 0 0 1596185690780 ""}
{ "Info" "0" "" "Revision = SPP_MCTL_V1" {  } {  } 0 0 "Revision = SPP_MCTL_V1" 0 0 "Fitter" 0 0 1596185690780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1596185690992 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPP_MCTL_V1 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"SPP_MCTL_V1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1596185691080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596185691121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596185691121 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 2943 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1596185691172 ""}  } { { "db/pll_altpll.v" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 2943 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1596185691172 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1596185691408 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1596185691537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1596185691537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1596185691537 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1596185691537 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 15221 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596185691552 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 15223 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596185691552 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 15225 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596185691552 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 15227 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596185691552 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 15229 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596185691552 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1596185691552 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1596185691555 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1596185691564 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 100 " "No exact pin location assignment(s) for 1 pins of 100 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1596185691915 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1596185692902 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1596185692911 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1596185692911 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1596185692911 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1596185692911 ""}
{ "Info" "ISTA_SDC_FOUND" "SPP_MCTL_V1.out_S6.sdc " "Reading SDC File: 'SPP_MCTL_V1.out_S6.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1596185692940 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1596185692941 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1596185692950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SDC1.sdc 1 Incorrect assignment for clock.  Source node: clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at SDC1.sdc(1): Incorrect assignment for clock.  Source node: clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clk_50m -period 20.000 \[get_ports \{clk\}\] " "create_clock -name clk_50m -period 20.000 \[get_ports \{clk\}\]" {  } { { "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SDC1.sdc" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SDC1.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1596185692951 ""}  } { { "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SDC1.sdc" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SDC1.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1596185692951 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nRST " "Node: nRST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not~1 nRST " "Latch ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not~1 is being clocked by nRST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1596185692971 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1596185692971 "|SPP_MCTL_V1|nRST"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596185693036 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596185693036 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596185693036 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1596185693036 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1596185693037 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1596185693037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1596185693037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1596185693037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      CLK_50M " "  20.000      CLK_50M" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1596185693037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1596185693037 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1596185693037 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596185693311 ""}  } { { "db/pll_altpll.v" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/pll_altpll.v" 78 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 2943 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596185693311 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596185693311 ""}  } { { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 11374 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596185693311 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596185693311 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 13723 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185693311 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 11907 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596185693311 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1596185693311 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 12732 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596185693311 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXTRA_FUNCTION:EXTRA_FUNCTION_inst\|process_1~0  " "Automatically promoted node EXTRA_FUNCTION:EXTRA_FUNCTION_inst\|process_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596185693312 ""}  } { { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXTRA_FUNCTION:EXTRA_FUNCTION_inst|process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 4221 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596185693312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1596185694538 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596185694547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596185694548 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596185694558 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596185694573 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1596185694587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1596185694587 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1596185694595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1596185695795 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1596185695804 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1596185695804 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1596185695827 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1596185695827 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1596185695827 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 16 5 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185695828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 10 9 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185695828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 15 11 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185695828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 20 7 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185695828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 8 17 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185695828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 6 8 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185695828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 15 11 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185695828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 18 8 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596185695828 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1596185695828 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1596185695828 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_LED\[2\] " "Node \"FPGA_LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1596185695961 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1596185695961 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596185695961 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1596185695973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1596185697277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596185698563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1596185698622 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1596185712608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596185712609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1596185713944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1596185717894 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1596185717894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596185724196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1596185724198 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1596185724198 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.86 " "Total time spent on timing analysis during the Fitter is 4.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1596185724368 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596185724467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596185725271 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596185725333 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596185726413 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596185727854 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1596185728232 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "71 Cyclone IV E " "71 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_1A 3.3-V LVCMOS T12 " "Pin X_1A uses I/O standard 3.3-V LVCMOS at T12" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_1A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_1A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 38 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_1A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 174 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_1B 3.3-V LVCMOS R13 " "Pin X_1B uses I/O standard 3.3-V LVCMOS at R13" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_1B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_1B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 39 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_1B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 175 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_2A 3.3-V LVCMOS T4 " "Pin X_2A uses I/O standard 3.3-V LVCMOS at T4" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_2A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_2A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 40 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_2A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 176 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_2B 3.3-V LVCMOS R4 " "Pin X_2B uses I/O standard 3.3-V LVCMOS at R4" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_2B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_2B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 41 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_2B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 177 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_3A 3.3-V LVCMOS T11 " "Pin X_3A uses I/O standard 3.3-V LVCMOS at T11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_3A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_3A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 42 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_3A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 178 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_3B 3.3-V LVCMOS R12 " "Pin X_3B uses I/O standard 3.3-V LVCMOS at R12" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_3B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_3B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 43 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_3B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 179 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_4A 3.3-V LVCMOS T3 " "Pin X_4A uses I/O standard 3.3-V LVCMOS at T3" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_4A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_4A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 44 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_4A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 180 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_4B 3.3-V LVCMOS R3 " "Pin X_4B uses I/O standard 3.3-V LVCMOS at R3" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_4B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_4B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 45 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_4B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 181 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_5A 3.3-V LVCMOS T10 " "Pin X_5A uses I/O standard 3.3-V LVCMOS at T10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_5A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_5A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 46 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_5A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 182 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_5B 3.3-V LVCMOS R11 " "Pin X_5B uses I/O standard 3.3-V LVCMOS at R11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_5B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_5B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 47 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_5B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 183 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_6A 3.3-V LVCMOS T2 " "Pin X_6A uses I/O standard 3.3-V LVCMOS at T2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_6A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_6A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 48 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_6A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 184 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_6B 3.3-V LVCMOS R1 " "Pin X_6B uses I/O standard 3.3-V LVCMOS at R1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_6B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_6B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 49 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_6B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 185 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_7A 3.3-V LVCMOS R10 " "Pin X_7A uses I/O standard 3.3-V LVCMOS at R10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_7A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_7A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 50 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_7A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 186 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_7B 3.3-V LVCMOS T9 " "Pin X_7B uses I/O standard 3.3-V LVCMOS at T9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_7B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_7B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 51 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_7B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 187 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_8A 3.3-V LVCMOS P1 " "Pin X_8A uses I/O standard 3.3-V LVCMOS at P1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_8A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_8A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 52 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_8A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 188 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_8B 3.3-V LVCMOS P3 " "Pin X_8B uses I/O standard 3.3-V LVCMOS at P3" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_8B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_8B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 53 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_8B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 189 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_9A 3.3-V LVCMOS A10 " "Pin X_9A uses I/O standard 3.3-V LVCMOS at A10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_9A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_9A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 54 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_9A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 190 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_9B 3.3-V LVCMOS B10 " "Pin X_9B uses I/O standard 3.3-V LVCMOS at B10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_9B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_9B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 55 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_9B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 191 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_10A 3.3-V LVCMOS P16 " "Pin X_10A uses I/O standard 3.3-V LVCMOS at P16" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_10A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_10A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 56 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_10A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 192 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_10B 3.3-V LVCMOS P15 " "Pin X_10B uses I/O standard 3.3-V LVCMOS at P15" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_10B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_10B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 57 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_10B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 193 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_11A 3.3-V LVCMOS A11 " "Pin X_11A uses I/O standard 3.3-V LVCMOS at A11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_11A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_11A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 58 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_11A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 194 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_11B 3.3-V LVCMOS B11 " "Pin X_11B uses I/O standard 3.3-V LVCMOS at B11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_11B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_11B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 59 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_11B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 195 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_12A 3.3-V LVCMOS R16 " "Pin X_12A uses I/O standard 3.3-V LVCMOS at R16" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_12A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_12A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 60 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_12A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 196 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_12B 3.3-V LVCMOS T15 " "Pin X_12B uses I/O standard 3.3-V LVCMOS at T15" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_12B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_12B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 61 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_12B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 197 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_13A 3.3-V LVCMOS A12 " "Pin X_13A uses I/O standard 3.3-V LVCMOS at A12" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_13A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_13A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 62 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_13A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 198 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_13B 3.3-V LVCMOS B12 " "Pin X_13B uses I/O standard 3.3-V LVCMOS at B12" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_13B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_13B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 63 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_13B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 199 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_14A 3.3-V LVCMOS P14 " "Pin X_14A uses I/O standard 3.3-V LVCMOS at P14" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_14A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_14A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 64 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_14A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 200 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_14B 3.3-V LVCMOS T14 " "Pin X_14B uses I/O standard 3.3-V LVCMOS at T14" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_14B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_14B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 65 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_14B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 201 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_15A 3.3-V LVCMOS B13 " "Pin X_15A uses I/O standard 3.3-V LVCMOS at B13" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_15A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_15A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 66 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_15A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 202 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_15B 3.3-V LVCMOS A13 " "Pin X_15B uses I/O standard 3.3-V LVCMOS at A13" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_15B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_15B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 67 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_15B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 203 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_16A 3.3-V LVCMOS T13 " "Pin X_16A uses I/O standard 3.3-V LVCMOS at T13" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_16A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_16A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 68 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_16A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 204 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_16B 3.3-V LVCMOS R14 " "Pin X_16B uses I/O standard 3.3-V LVCMOS at R14" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_16B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_16B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 69 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_16B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 205 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_17A 3.3-V LVCMOS J1 " "Pin X_17A uses I/O standard 3.3-V LVCMOS at J1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_17A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_17A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 70 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_17A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 206 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_17B 3.3-V LVCMOS J2 " "Pin X_17B uses I/O standard 3.3-V LVCMOS at J2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_17B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_17B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 71 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_17B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 207 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_18A 3.3-V LVCMOS A6 " "Pin X_18A uses I/O standard 3.3-V LVCMOS at A6" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_18A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_18A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 72 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_18A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 208 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_18B 3.3-V LVCMOS F7 " "Pin X_18B uses I/O standard 3.3-V LVCMOS at F7" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_18B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_18B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 73 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_18B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 209 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_19A 3.3-V LVCMOS G2 " "Pin X_19A uses I/O standard 3.3-V LVCMOS at G2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_19A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_19A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 74 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_19A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 210 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_19B 3.3-V LVCMOS G1 " "Pin X_19B uses I/O standard 3.3-V LVCMOS at G1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_19B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_19B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 75 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_19B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 211 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_20A 3.3-V LVCMOS A7 " "Pin X_20A uses I/O standard 3.3-V LVCMOS at A7" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_20A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_20A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 76 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_20A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 212 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_20B 3.3-V LVCMOS B8 " "Pin X_20B uses I/O standard 3.3-V LVCMOS at B8" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_20B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_20B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 77 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_20B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 213 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_21A 3.3-V LVCMOS F2 " "Pin X_21A uses I/O standard 3.3-V LVCMOS at F2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_21A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_21A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 78 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_21A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 214 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_21B 3.3-V LVCMOS F1 " "Pin X_21B uses I/O standard 3.3-V LVCMOS at F1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_21B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_21B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 79 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_21B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 215 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_22A 3.3-V LVCMOS A8 " "Pin X_22A uses I/O standard 3.3-V LVCMOS at A8" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_22A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_22A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 80 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_22A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 216 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_22B 3.3-V LVCMOS B9 " "Pin X_22B uses I/O standard 3.3-V LVCMOS at B9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_22B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_22B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 81 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_22B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 217 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_23A 3.3-V LVCMOS D3 " "Pin X_23A uses I/O standard 3.3-V LVCMOS at D3" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_23A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_23A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 82 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_23A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 218 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_23B 3.3-V LVCMOS D1 " "Pin X_23B uses I/O standard 3.3-V LVCMOS at D1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_23B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_23B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 83 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_23B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 219 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_24A 3.3-V LVCMOS A9 " "Pin X_24A uses I/O standard 3.3-V LVCMOS at A9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_24A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_24A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 84 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_24A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 220 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_24B 3.3-V LVCMOS B6 " "Pin X_24B uses I/O standard 3.3-V LVCMOS at B6" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_24B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_24B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 85 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_24B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 221 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[3\] 3.3-V LVCMOS L10 " "Pin F_GPIO_I\[3\] uses I/O standard 3.3-V LVCMOS at L10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[3] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[3\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 150 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[8\] 3.3-V LVCMOS K9 " "Pin F_GPIO_I\[8\] uses I/O standard 3.3-V LVCMOS at K9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[8] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[8\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 155 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[10\] 3.3-V LVCMOS L2 " "Pin F_GPIO_I\[10\] uses I/O standard 3.3-V LVCMOS at L2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[10] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[10\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 157 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARM_FPGA_DATA 3.3-V LVCMOS N15 " "Pin ARM_FPGA_DATA uses I/O standard 3.3-V LVCMOS at N15" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ARM_FPGA_DATA } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_FPGA_DATA" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 14 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_FPGA_DATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 165 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nRST 3.3-V LVCMOS N14 " "Pin nRST uses I/O standard 3.3-V LVCMOS at N14" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { nRST } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nRST" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 9 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nRST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 161 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS M1 " "Pin clk uses I/O standard 3.3-V LVCMOS at M1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 10 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 162 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW5 3.3-V LVCMOS D5 " "Pin F_SW5 uses I/O standard 3.3-V LVCMOS at D5" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW5 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW5" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 23 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 171 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[9\] 3.3-V LVCMOS L1 " "Pin F_GPIO_I\[9\] uses I/O standard 3.3-V LVCMOS at L1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[9] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[9\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 156 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[4\] 3.3-V LVCMOS K1 " "Pin F_GPIO_I\[4\] uses I/O standard 3.3-V LVCMOS at K1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[4] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[4\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 151 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[5\] 3.3-V LVCMOS K2 " "Pin F_GPIO_I\[5\] uses I/O standard 3.3-V LVCMOS at K2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[5] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[5\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 152 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW4 3.3-V LVCMOS D6 " "Pin F_SW4 uses I/O standard 3.3-V LVCMOS at D6" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW4 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW4" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 22 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 170 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARM_FPGA_SYNC 3.3-V LVCMOS N16 " "Pin ARM_FPGA_SYNC uses I/O standard 3.3-V LVCMOS at N16" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ARM_FPGA_SYNC } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_FPGA_SYNC" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 13 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_FPGA_SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 164 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARM_FPGA_CLK 3.3-V LVCMOS N13 " "Pin ARM_FPGA_CLK uses I/O standard 3.3-V LVCMOS at N13" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ARM_FPGA_CLK } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_FPGA_CLK" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 12 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_FPGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 163 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[2\] 3.3-V LVCMOS L9 " "Pin F_GPIO_I\[2\] uses I/O standard 3.3-V LVCMOS at L9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[2] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[2\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 149 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[7\] 3.3-V LVCMOS N6 " "Pin F_GPIO_I\[7\] uses I/O standard 3.3-V LVCMOS at N6" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[7] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[7\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 154 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[1\] 3.3-V LVCMOS K10 " "Pin F_GPIO_I\[1\] uses I/O standard 3.3-V LVCMOS at K10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[1] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[1\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 148 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[6\] 3.3-V LVCMOS N5 " "Pin F_GPIO_I\[6\] uses I/O standard 3.3-V LVCMOS at N5" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[6] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[6\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 153 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW0 3.3-V LVCMOS C9 " "Pin F_SW0 uses I/O standard 3.3-V LVCMOS at C9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW0 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW0" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 18 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 166 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW1 3.3-V LVCMOS D9 " "Pin F_SW1 uses I/O standard 3.3-V LVCMOS at D9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW1 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW1" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 19 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 167 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW2 3.3-V LVCMOS D8 " "Pin F_SW2 uses I/O standard 3.3-V LVCMOS at D8" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW2 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW2" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 20 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 168 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW3 3.3-V LVCMOS C8 " "Pin F_SW3 uses I/O standard 3.3-V LVCMOS at C8" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW3 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW3" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 21 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 169 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EN1_X_2B 3.3-V LVCMOS M11 " "Pin EN1_X_2B uses I/O standard 3.3-V LVCMOS at M11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { EN1_X_2B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN1_X_2B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 37 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN1_X_2B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 173 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EN1_X_2A 3.3-V LVCMOS L11 " "Pin EN1_X_2A uses I/O standard 3.3-V LVCMOS at L11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { EN1_X_2A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN1_X_2A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 36 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN1_X_2A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 172 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596185728274 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1596185728274 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.fit.smsg " "Generated suppressed messages file E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1596185728756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5582 " "Peak virtual memory: 5582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596185730574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 31 16:55:30 2020 " "Processing ended: Fri Jul 31 16:55:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596185730574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596185730574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596185730574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1596185730574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1596185733763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596185733764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 31 16:55:33 2020 " "Processing started: Fri Jul 31 16:55:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596185733764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1596185733764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1596185733764 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1596185734861 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1596185734886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596185735173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 31 16:55:35 2020 " "Processing ended: Fri Jul 31 16:55:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596185735173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596185735173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596185735173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1596185735173 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1596185735767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1596185738127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596185738128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 31 16:55:37 2020 " "Processing started: Fri Jul 31 16:55:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596185738128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1596185738128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SPP_MCTL_V1 -c SPP_MCTL_V1 " "Command: quartus_sta SPP_MCTL_V1 -c SPP_MCTL_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1596185738129 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1596185738274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1596185738608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1596185738653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1596185738653 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1596185739174 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739280 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1596185739280 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1596185739280 ""}
{ "Info" "ISTA_SDC_FOUND" "SPP_MCTL_V1.out_S6.sdc " "Reading SDC File: 'SPP_MCTL_V1.out_S6.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1596185739310 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1596185739311 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nRST " "Node: nRST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out~1 nRST " "Latch ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out~1 is being clocked by nRST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1596185739330 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1596185739330 "|SPP_MCTL_V1|nRST"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596185739487 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596185739487 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596185739487 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1596185739487 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1596185739489 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1596185739505 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1596185739740 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1596185739740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.277 " "Worst-case setup slack is -2.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277            -253.626 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.277            -253.626 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.399               0.000 altera_reserved_tck  " "   42.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596185739746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.411 " "Worst-case hold slack is 0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.411               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596185739772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.372 " "Worst-case recovery slack is 5.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.372               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.372               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.783               0.000 altera_reserved_tck  " "   47.783               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596185739785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.399 " "Worst-case removal slack is 1.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.399               0.000 altera_reserved_tck  " "    1.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.616               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.616               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596185739796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.694 " "Worst-case minimum pulse width slack is 4.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.694               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.694               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.858               0.000 CLK_50M  " "    9.858               0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.402               0.000 altera_reserved_tck  " "   49.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185739804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596185739804 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1596185740208 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1596185740241 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1596185741429 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nRST " "Node: nRST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out~1 nRST " "Latch ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out~1 is being clocked by nRST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1596185741785 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1596185741785 "|SPP_MCTL_V1|nRST"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596185741797 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596185741797 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596185741797 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1596185741797 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1596185741863 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1596185741863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.297 " "Worst-case setup slack is -1.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.297             -81.811 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.297             -81.811 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.915               0.000 altera_reserved_tck  " "   42.915               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596185741871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.382               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596185741898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.713 " "Worst-case recovery slack is 5.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.713               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.713               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.083               0.000 altera_reserved_tck  " "   48.083               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596185741910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.249 " "Worst-case removal slack is 1.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.249               0.000 altera_reserved_tck  " "    1.249               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.465               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.465               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596185741925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.666 " "Worst-case minimum pulse width slack is 4.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.666               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.666               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.855               0.000 CLK_50M  " "    9.855               0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.248               0.000 altera_reserved_tck  " "   49.248               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185741936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596185741936 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1596185742331 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nRST " "Node: nRST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out~1 nRST " "Latch ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out~1 is being clocked by nRST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1596185742717 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1596185742717 "|SPP_MCTL_V1|nRST"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596185742730 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596185742730 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596185742730 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1596185742730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.606 " "Worst-case setup slack is 4.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.606               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.606               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.950               0.000 altera_reserved_tck  " "   46.950               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596185742760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.145               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596185742792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.630 " "Worst-case recovery slack is 7.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.630               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.630               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.302               0.000 altera_reserved_tck  " "   49.302               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596185742810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.574 " "Worst-case removal slack is 0.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 altera_reserved_tck  " "    0.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.684               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596185742826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.732 " "Worst-case minimum pulse width slack is 4.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.732               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.732               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.423               0.000 CLK_50M  " "    9.423               0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.284               0.000 altera_reserved_tck  " "   49.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596185742840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596185742840 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1596185743701 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1596185743706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596185743947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 31 16:55:43 2020 " "Processing ended: Fri Jul 31 16:55:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596185743947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596185743947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596185743947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1596185743947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1596185747914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596185747915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 31 16:55:47 2020 " "Processing started: Fri Jul 31 16:55:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596185747915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1596185747915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1596185747915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1_8_1200mv_85c_slow.vho E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1_8_1200mv_85c_slow.vho in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596185749592 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1_8_1200mv_0c_slow.vho E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1_8_1200mv_0c_slow.vho in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596185750304 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1_min_1200mv_0c_fast.vho E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1_min_1200mv_0c_fast.vho in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596185751021 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1.vho E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1.vho in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596185751740 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1_8_1200mv_85c_vhd_slow.sdo E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1_8_1200mv_85c_vhd_slow.sdo in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596185752371 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1_8_1200mv_0c_vhd_slow.sdo E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1_8_1200mv_0c_vhd_slow.sdo in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596185753064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1_min_1200mv_0c_vhd_fast.sdo E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1_min_1200mv_0c_vhd_fast.sdo in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596185753669 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1_vhd.sdo E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1_vhd.sdo in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596185754300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596185754494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 31 16:55:54 2020 " "Processing ended: Fri Jul 31 16:55:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596185754494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596185754494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596185754494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1596185754494 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 137 s " "Quartus II Full Compilation was successful. 0 errors, 137 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1596185755159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1596185978143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596185978144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 31 16:59:37 2020 " "Processing started: Fri Jul 31 16:59:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596185978144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1596185978144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp SPP_MCTL_V1 -c SPP_MCTL_V1 --netlist_type=sgate " "Command: quartus_npp SPP_MCTL_V1 -c SPP_MCTL_V1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1596185978144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4530 " "Peak virtual memory: 4530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596185979340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 31 16:59:39 2020 " "Processing ended: Fri Jul 31 16:59:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596185979340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596185979340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596185979340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1596185979340 ""}
