{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708014003995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708014003995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 16:20:00 2024 " "Processing started: Thu Feb 15 16:20:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708014003995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708014003995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mkr_vidor -c mkr_vidor " "Command: quartus_map --read_settings_files=on --write_settings_files=off mkr_vidor -c mkr_vidor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708014003995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708014004334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708014004334 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mkr_vidor.sv(28) " "Verilog HDL information at mkr_vidor.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1708014011459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tsmale/documents/github/proj300/fpga/rtl/mkr_vidor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tsmale/documents/github/proj300/fpga/rtl/mkr_vidor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mkr_vidor " "Found entity 1: mkr_vidor" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708014011469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708014011469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mkr_vidor " "Elaborating entity \"mkr_vidor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708014011489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leds mkr_vidor.sv(25) " "Verilog HDL or VHDL warning at mkr_vidor.sv(25): object \"leds\" assigned a value but never read" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708014011489 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_addr mkr_vidor.sv(8) " "Output port \"sdram_addr\" at mkr_vidor.sv(8) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708014011489 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_ba mkr_vidor.sv(9) " "Output port \"sdram_ba\" at mkr_vidor.sv(9) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708014011489 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_dqm mkr_vidor.sv(14) " "Output port \"sdram_dqm\" at mkr_vidor.sv(14) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708014011499 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sam_int_out mkr_vidor.sv(5) " "Output port \"sam_int_out\" at mkr_vidor.sv(5) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708014011499 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_clk mkr_vidor.sv(7) " "Output port \"sdram_clk\" at mkr_vidor.sv(7) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708014011499 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_cas_n mkr_vidor.sv(10) " "Output port \"sdram_cas_n\" at mkr_vidor.sv(10) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708014011499 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_cke mkr_vidor.sv(11) " "Output port \"sdram_cke\" at mkr_vidor.sv(11) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708014011499 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_cs_n mkr_vidor.sv(12) " "Output port \"sdram_cs_n\" at mkr_vidor.sv(12) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708014011499 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_ras_n mkr_vidor.sv(15) " "Output port \"sdram_ras_n\" at mkr_vidor.sv(15) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708014011499 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_we_n mkr_vidor.sv(16) " "Output port \"sdram_we_n\" at mkr_vidor.sv(16) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708014011499 "|mkr_vidor"}
{ "Warning" "WSGN_EMPTY_SHELL" "mkr_vidor " "Entity \"mkr_vidor\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1708014011499 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[0\] " "bidirectional pin \"sdram_dq\[0\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[1\] " "bidirectional pin \"sdram_dq\[1\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[2\] " "bidirectional pin \"sdram_dq\[2\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[3\] " "bidirectional pin \"sdram_dq\[3\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[4\] " "bidirectional pin \"sdram_dq\[4\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[5\] " "bidirectional pin \"sdram_dq\[5\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[6\] " "bidirectional pin \"sdram_dq\[6\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[7\] " "bidirectional pin \"sdram_dq\[7\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[8\] " "bidirectional pin \"sdram_dq\[8\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[9\] " "bidirectional pin \"sdram_dq\[9\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[10\] " "bidirectional pin \"sdram_dq\[10\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[11\] " "bidirectional pin \"sdram_dq\[11\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[12\] " "bidirectional pin \"sdram_dq\[12\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[13\] " "bidirectional pin \"sdram_dq\[13\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[14\] " "bidirectional pin \"sdram_dq\[14\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[15\] " "bidirectional pin \"sdram_dq\[15\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_aref " "bidirectional pin \"mkr_aref\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_analog\[0\] " "bidirectional pin \"mkr_analog\[0\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_analog\[1\] " "bidirectional pin \"mkr_analog\[1\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_analog\[2\] " "bidirectional pin \"mkr_analog\[2\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_analog\[3\] " "bidirectional pin \"mkr_analog\[3\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_analog\[4\] " "bidirectional pin \"mkr_analog\[4\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_analog\[5\] " "bidirectional pin \"mkr_analog\[5\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_analog\[6\] " "bidirectional pin \"mkr_analog\[6\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[0\] " "bidirectional pin \"mkr_gpio\[0\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[1\] " "bidirectional pin \"mkr_gpio\[1\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[2\] " "bidirectional pin \"mkr_gpio\[2\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[3\] " "bidirectional pin \"mkr_gpio\[3\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[4\] " "bidirectional pin \"mkr_gpio\[4\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[5\] " "bidirectional pin \"mkr_gpio\[5\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[6\] " "bidirectional pin \"mkr_gpio\[6\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[7\] " "bidirectional pin \"mkr_gpio\[7\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[8\] " "bidirectional pin \"mkr_gpio\[8\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[9\] " "bidirectional pin \"mkr_gpio\[9\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[10\] " "bidirectional pin \"mkr_gpio\[10\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[11\] " "bidirectional pin \"mkr_gpio\[11\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[12\] " "bidirectional pin \"mkr_gpio\[12\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[13\] " "bidirectional pin \"mkr_gpio\[13\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[14\] " "bidirectional pin \"mkr_gpio\[14\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708014011794 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1708014011794 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sam_int_out GND " "Pin \"sam_int_out\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sam_int_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_clk GND " "Pin \"sdram_clk\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[0\] GND " "Pin \"sdram_addr\[0\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[1\] GND " "Pin \"sdram_addr\[1\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[2\] GND " "Pin \"sdram_addr\[2\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[3\] GND " "Pin \"sdram_addr\[3\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[4\] GND " "Pin \"sdram_addr\[4\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[5\] GND " "Pin \"sdram_addr\[5\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[6\] GND " "Pin \"sdram_addr\[6\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[7\] GND " "Pin \"sdram_addr\[7\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[8\] GND " "Pin \"sdram_addr\[8\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[9\] GND " "Pin \"sdram_addr\[9\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[10\] GND " "Pin \"sdram_addr\[10\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[11\] GND " "Pin \"sdram_addr\[11\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba\[0\] GND " "Pin \"sdram_ba\[0\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_ba[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba\[1\] GND " "Pin \"sdram_ba\[1\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_ba[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cas_n GND " "Pin \"sdram_cas_n\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_cas_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke GND " "Pin \"sdram_cke\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ras_n GND " "Pin \"sdram_ras_n\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_ras_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_we_n GND " "Pin \"sdram_we_n\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708014011814 "|mkr_vidor|sdram_we_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708014011814 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/output_files/mkr_vidor.map.smsg " "Generated suppressed messages file C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/output_files/mkr_vidor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708014011844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708014011924 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708014011924 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708014011954 "|mkr_vidor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708014011954 "|mkr_vidor|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sam_int_in " "No output dependent on input pin \"sam_int_in\"" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708014011954 "|mkr_vidor|sam_int_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1708014011954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708014011954 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708014011954 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "39 " "Implemented 39 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1708014011954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708014011954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708014011974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 16:20:11 2024 " "Processing ended: Thu Feb 15 16:20:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708014011974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708014011974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708014011974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708014011974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708014016886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708014016886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 16:20:12 2024 " "Processing started: Thu Feb 15 16:20:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708014016886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708014016886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mkr_vidor -c mkr_vidor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mkr_vidor -c mkr_vidor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708014016886 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708014016986 ""}
{ "Info" "0" "" "Project  = mkr_vidor" {  } {  } 0 0 "Project  = mkr_vidor" 0 0 "Fitter" 0 0 1708014016986 ""}
{ "Info" "0" "" "Revision = mkr_vidor" {  } {  } 0 0 "Revision = mkr_vidor" 0 0 "Fitter" 0 0 1708014016986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708014017036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708014017036 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mkr_vidor 10CL016YU256C8G " "Selected device 10CL016YU256C8G for design \"mkr_vidor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708014017046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708014017096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708014017096 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708014017206 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708014017206 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708014017326 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708014017326 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708014017326 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708014017326 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708014017326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708014017326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708014017326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708014017326 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1708014017326 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708014017326 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mkr_vidor.sdc " "Synopsys Design Constraints File file not found: 'mkr_vidor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708014017776 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708014017776 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1708014017776 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1708014017776 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1708014017776 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1708014017776 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1708014017776 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1708014017786 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708014017786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708014017786 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708014017786 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708014017786 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1708014017786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1708014017786 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1708014017786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1708014017786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1708014017786 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708014017786 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708014017826 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1708014017826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708014018313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708014018333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708014018343 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708014018373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708014018373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708014018569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 12 { 0 ""} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708014018969 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708014018969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708014018991 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1708014018991 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708014018991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708014018991 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708014019093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708014019103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708014019233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708014019233 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708014019413 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708014019733 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "39 " "Following 39 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[0\] a permanently disabled " "Pin sdram_dq\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[1\] a permanently disabled " "Pin sdram_dq\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[2\] a permanently disabled " "Pin sdram_dq\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[3\] a permanently disabled " "Pin sdram_dq\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[4\] a permanently disabled " "Pin sdram_dq\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[5\] a permanently disabled " "Pin sdram_dq\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[6\] a permanently disabled " "Pin sdram_dq\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[7\] a permanently disabled " "Pin sdram_dq\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[8\] a permanently disabled " "Pin sdram_dq\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[9\] a permanently disabled " "Pin sdram_dq\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[10\] a permanently disabled " "Pin sdram_dq\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[11\] a permanently disabled " "Pin sdram_dq\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[12\] a permanently disabled " "Pin sdram_dq\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[13\] a permanently disabled " "Pin sdram_dq\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[14\] a permanently disabled " "Pin sdram_dq\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[15\] a permanently disabled " "Pin sdram_dq\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_aref a permanently disabled " "Pin mkr_aref has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_aref } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_aref" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_analog\[0\] a permanently disabled " "Pin mkr_analog\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_analog[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_analog\[0\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_analog\[1\] a permanently disabled " "Pin mkr_analog\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_analog[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_analog\[1\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_analog\[2\] a permanently disabled " "Pin mkr_analog\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_analog[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_analog\[2\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_analog\[3\] a permanently disabled " "Pin mkr_analog\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_analog[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_analog\[3\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_analog\[4\] a permanently disabled " "Pin mkr_analog\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_analog[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_analog\[4\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_analog\[5\] a permanently disabled " "Pin mkr_analog\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_analog[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_analog\[5\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_analog\[6\] a permanently disabled " "Pin mkr_analog\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_analog[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_analog\[6\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_gpio\[0\] a permanently disabled " "Pin mkr_gpio\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_gpio[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_gpio\[0\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_gpio\[1\] a permanently disabled " "Pin mkr_gpio\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_gpio[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_gpio\[1\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_gpio\[2\] a permanently disabled " "Pin mkr_gpio\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_gpio[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_gpio\[2\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_gpio\[3\] a permanently disabled " "Pin mkr_gpio\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_gpio[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_gpio\[3\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_gpio\[4\] a permanently disabled " "Pin mkr_gpio\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_gpio[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_gpio\[4\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_gpio\[5\] a permanently disabled " "Pin mkr_gpio\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_gpio[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_gpio\[5\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_gpio\[6\] a permanently disabled " "Pin mkr_gpio\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_gpio[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_gpio\[6\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_gpio\[7\] a permanently disabled " "Pin mkr_gpio\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_gpio[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_gpio\[7\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_gpio\[8\] a permanently disabled " "Pin mkr_gpio\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_gpio[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_gpio\[8\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_gpio\[9\] a permanently disabled " "Pin mkr_gpio\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_gpio[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_gpio\[9\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_gpio\[10\] a permanently disabled " "Pin mkr_gpio\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_gpio[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_gpio\[10\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_gpio\[11\] a permanently disabled " "Pin mkr_gpio\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_gpio[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_gpio\[11\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_gpio\[12\] a permanently disabled " "Pin mkr_gpio\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_gpio[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_gpio\[12\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_gpio\[13\] a permanently disabled " "Pin mkr_gpio\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_gpio[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_gpio\[13\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mkr_gpio\[14\] a permanently disabled " "Pin mkr_gpio\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mkr_gpio[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mkr_gpio\[14\]" } } } } { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708014020005 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1708014020005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/output_files/mkr_vidor.fit.smsg " "Generated suppressed messages file C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/output_files/mkr_vidor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708014020994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5430 " "Peak virtual memory: 5430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708014021259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 16:20:21 2024 " "Processing ended: Thu Feb 15 16:20:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708014021259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708014021259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708014021259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708014021259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708014026005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708014026005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 16:20:22 2024 " "Processing started: Thu Feb 15 16:20:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708014026005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708014026005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mkr_vidor -c mkr_vidor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mkr_vidor -c mkr_vidor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708014026005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1708014026267 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1708014026627 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708014026647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708014028630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 16:20:28 2024 " "Processing ended: Thu Feb 15 16:20:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708014028630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708014028630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708014028630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708014028630 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708014029240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708014033507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708014033507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 16:20:29 2024 " "Processing started: Thu Feb 15 16:20:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708014033507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1708014033507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mkr_vidor -c mkr_vidor " "Command: quartus_sta mkr_vidor -c mkr_vidor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1708014033507 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1708014033618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1708014033790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1708014033790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708014033830 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708014033830 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mkr_vidor.sdc " "Synopsys Design Constraints File file not found: 'mkr_vidor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1708014033982 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708014033982 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1708014033982 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1708014033982 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1708014033982 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1708014033982 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1708014033982 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1708014033992 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1708014033992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014033992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034002 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034002 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034002 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034012 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708014034022 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708014034042 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708014034252 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708014034292 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1708014034292 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1708014034292 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1708014034292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034322 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708014034322 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708014034422 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1708014034422 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1708014034422 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1708014034422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708014034432 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708014034802 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708014034802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708014034869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 16:20:34 2024 " "Processing ended: Thu Feb 15 16:20:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708014034869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708014034869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708014034869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708014034869 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1708014039526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708014039526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 16:20:35 2024 " "Processing started: Thu Feb 15 16:20:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708014039526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708014039526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mkr_vidor -c mkr_vidor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mkr_vidor -c mkr_vidor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708014039526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1708014039928 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mkr_vidor.svo C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/simulation/modelsim/ simulation " "Generated file mkr_vidor.svo in folder \"C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/projects/mkr_vidor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708014039968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708014039988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 16:20:39 2024 " "Processing ended: Thu Feb 15 16:20:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708014039988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708014039988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708014039988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708014039988 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus Prime Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708014040585 ""}
