Running: /softs/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -o /fs02/share/users/alperen.aydin/home/TPElec/ELN1/Pong/registre_PP_11x7bits_tb_isim_beh.exe -prj /fs02/share/users/alperen.aydin/home/TPElec/ELN1/Pong/registre_PP_11x7bits_tb_beh.prj work.registre_PP_11x7bits_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/Pong/registre_PP_11x7bits.vhd" into library work
Parsing VHDL file "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/Pong/registre_PP_11x7bits_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37088 KB
Fuse CPU Usage: 1160 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity registre_PP_11x7bits [registre_pp_11x7bits_default]
WARNING:Simulator:752 - Running 32 bit ISIM on 64 bit Linux
Compiling architecture behavior of entity registre_pp_11x7bits_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /fs02/share/users/alperen.aydin/home/TPElec/ELN1/Pong/registre_PP_11x7bits_tb_isim_beh.exe
Fuse Memory Usage: 84604 KB
Fuse CPU Usage: 1200 ms
GCC CPU Usage: 220 ms
