<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RISC-V CPU: RISC-V-main/Docs/RTL/as_rv32i_fetch.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Université_du_Québec_à_Chicoutimi_(logo).png"/></td>
  <td id="projectalign">
   <div id="projectname">RISC-V CPU<span id="projectnumber">&#160;v1</span>
   </div>
   <div id="projectbrief">The goal of this project is to develop RISC-V processors on FPGAs dedicated to artificial intelligence at the edge.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('as__rv32i__fetch_8c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">as_rv32i_fetch.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="as__rv32i__fetch_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a4434d1ce73c019552113a4ba434f92cd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a4434d1ce73c019552113a4ba434f92cd">always</a> (posedge <a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a>, negedge <a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>) <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> <a class="el" href="as__rv32i__core_8c.html#a60d5f6dba7a5ba687300647fb4c30277">if</a>(!<a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>) <a class="el" href="as__rv32i__fetch_8c.html#a2c88bbc26d24d832bf6e44aa2e543e68">ce</a>&lt;=0</td></tr>
<tr class="separator:a4434d1ce73c019552113a4ba434f92cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:aaad3eaf8629d08b480f2398dfbf78232"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#aaad3eaf8629d08b480f2398dfbf78232">i_clk</a></td></tr>
<tr class="separator:aaad3eaf8629d08b480f2398dfbf78232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b698d76e36f1e8e9cac31013065aa08"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a6b698d76e36f1e8e9cac31013065aa08">i_rst_n</a></td></tr>
<tr class="separator:a6b698d76e36f1e8e9cac31013065aa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f29e53eabcda5e83a81434fa19662f9"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a9f29e53eabcda5e83a81434fa19662f9">o_iaddr</a></td></tr>
<tr class="separator:a9f29e53eabcda5e83a81434fa19662f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5091cd2b5ce373bca9c5171c6295695"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg[31:0] output reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#ab5091cd2b5ce373bca9c5171c6295695">o_pc</a></td></tr>
<tr class="separator:ab5091cd2b5ce373bca9c5171c6295695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05426b3cd644230d9ab815afa7c1e1f"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg[31:0] output reg[31:0] input wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#ac05426b3cd644230d9ab815afa7c1e1f">i_inst</a></td></tr>
<tr class="separator:ac05426b3cd644230d9ab815afa7c1e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a276218639ff6345019cc7fffa8c783d6"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg[31:0] output reg[31:0] input wire[31:0] output reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a276218639ff6345019cc7fffa8c783d6">o_inst</a></td></tr>
<tr class="separator:a276218639ff6345019cc7fffa8c783d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ea7e264b6ed0fe1495251cc7a6affa"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg[31:0] output reg[31:0] input wire[31:0] output reg[31:0] output wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a97ea7e264b6ed0fe1495251cc7a6affa">o_stb_inst</a> = <a class="el" href="as__rv32i__fetch_8c.html#a2c88bbc26d24d832bf6e44aa2e543e68">ce</a></td></tr>
<tr class="separator:a97ea7e264b6ed0fe1495251cc7a6affa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4bcd40572a5d5b40f1ec2653163d16b"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg[31:0] output reg[31:0] input wire[31:0] output reg[31:0] output wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#ae4bcd40572a5d5b40f1ec2653163d16b">i_ack_inst</a></td></tr>
<tr class="separator:ae4bcd40572a5d5b40f1ec2653163d16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27abb2f65f79b66ef9ba8f1192a83528"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg[31:0] output reg[31:0] input wire[31:0] output reg[31:0] output wire input wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a27abb2f65f79b66ef9ba8f1192a83528">i_writeback_change_pc</a></td></tr>
<tr class="memdesc:a27abb2f65f79b66ef9ba8f1192a83528"><td class="mdescLeft">&#160;</td><td class="mdescRight">PC Control ///.  <br /></td></tr>
<tr class="separator:a27abb2f65f79b66ef9ba8f1192a83528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1caf02d1ab370247ca8f1b2c0a877934"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg[31:0] output reg[31:0] input wire[31:0] output reg[31:0] output wire input wire input wire input wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a1caf02d1ab370247ca8f1b2c0a877934">i_writeback_next_pc</a></td></tr>
<tr class="separator:a1caf02d1ab370247ca8f1b2c0a877934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa371ada46c67019211012c87d44cdc"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg[31:0] output reg[31:0] input wire[31:0] output reg[31:0] output wire input wire input wire input wire[31:0] input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a0fa371ada46c67019211012c87d44cdc">i_alu_change_pc</a></td></tr>
<tr class="separator:a0fa371ada46c67019211012c87d44cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c2d4930c9230f523f2d9a9d943207d0"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg[31:0] output reg[31:0] input wire[31:0] output reg[31:0] output wire input wire input wire input wire[31:0] input wire input wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a8c2d4930c9230f523f2d9a9d943207d0">i_alu_next_pc</a></td></tr>
<tr class="separator:a8c2d4930c9230f523f2d9a9d943207d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d289c68120d8180db9c4a85b14137a"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg[31:0] output reg[31:0] input wire[31:0] output reg[31:0] output wire input wire input wire input wire[31:0] input wire input wire[31:0] output reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#ab5d289c68120d8180db9c4a85b14137a">o_ce</a></td></tr>
<tr class="memdesc:ab5d289c68120d8180db9c4a85b14137a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pipeline Control ///.  <br /></td></tr>
<tr class="separator:ab5d289c68120d8180db9c4a85b14137a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f95a5e125f3fd3ab86bcbe4ae3278be"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg[31:0] output reg[31:0] input wire[31:0] output reg[31:0] output wire input wire input wire input wire[31:0] input wire input wire[31:0] output reg input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a0f95a5e125f3fd3ab86bcbe4ae3278be">i_stall</a></td></tr>
<tr class="separator:a0f95a5e125f3fd3ab86bcbe4ae3278be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc65af1784a8e45813c29a53ff4466d"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg[31:0] output reg[31:0] input wire[31:0] output reg[31:0] output wire input wire input wire input wire[31:0] input wire input wire[31:0] output reg input wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a1dc65af1784a8e45813c29a53ff4466d">i_flush</a></td></tr>
<tr class="separator:a1dc65af1784a8e45813c29a53ff4466d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85498cf4534b1ed178ee1c67ae0bbd6c"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a85498cf4534b1ed178ee1c67ae0bbd6c">iaddr_d</a></td></tr>
<tr class="separator:a85498cf4534b1ed178ee1c67ae0bbd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d9284db2fdd94e5d9dde36d7fb20b4"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#ac5d9284db2fdd94e5d9dde36d7fb20b4">prev_pc</a></td></tr>
<tr class="separator:ac5d9284db2fdd94e5d9dde36d7fb20b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b4fd9ac779afa429d1b4c40fc2b672"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#ac7b4fd9ac779afa429d1b4c40fc2b672">stalled_inst</a></td></tr>
<tr class="separator:ac7b4fd9ac779afa429d1b4c40fc2b672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d6ae908ee26dee6432ab383da999df"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#ac7d6ae908ee26dee6432ab383da999df">stalled_pc</a></td></tr>
<tr class="separator:ac7d6ae908ee26dee6432ab383da999df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c88bbc26d24d832bf6e44aa2e543e68"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a2c88bbc26d24d832bf6e44aa2e543e68">ce</a></td></tr>
<tr class="separator:a2c88bbc26d24d832bf6e44aa2e543e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa153f46de8ca8bd21251c6a5fe3368fe"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#aa153f46de8ca8bd21251c6a5fe3368fe">ce_d</a></td></tr>
<tr class="separator:aa153f46de8ca8bd21251c6a5fe3368fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a007b3a7989cc7994624e94f6c05a62"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a8a007b3a7989cc7994624e94f6c05a62">stall_fetch</a></td></tr>
<tr class="separator:a8a007b3a7989cc7994624e94f6c05a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031d1651ba28ff0a01c020102a5d942c"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a031d1651ba28ff0a01c020102a5d942c">stall_q</a></td></tr>
<tr class="separator:a031d1651ba28ff0a01c020102a5d942c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea7a382ba62ed326b9f6b02e5cf68b7"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__fetch_8c.html#a1ea7a382ba62ed326b9f6b02e5cf68b7">stall_bit</a> = <a class="el" href="as__rv32i__fetch_8c.html#a8a007b3a7989cc7994624e94f6c05a62">stall_fetch</a> || <a class="el" href="as__rv32i__csr_8c.html#a04f5dc4fe67f9d756adaf67da4ac52c0">i_stall</a> || (<a class="el" href="as__rv32i__core_8c.html#a97ea7e264b6ed0fe1495251cc7a6affa">o_stb_inst</a> &amp;&amp; !<a class="el" href="as__rv32i__core_8c.html#ad73618636f1d060d25bf9fa2be488aff">i_ack_inst</a>) || !<a class="el" href="as__rv32i__core_8c.html#a97ea7e264b6ed0fe1495251cc7a6affa">o_stb_inst</a></td></tr>
<tr class="separator:a1ea7a382ba62ed326b9f6b02e5cf68b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="a4434d1ce73c019552113a4ba434f92cd" name="a4434d1ce73c019552113a4ba434f92cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4434d1ce73c019552113a4ba434f92cd">&#9670;&#160;</a></span>always()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">always </td>
          <td>(</td>
          <td class="paramtype">posedge&#160;</td>
          <td class="paramname"><em>i_clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">negedge&#160;</td>
          <td class="paramname"><em>i_rst_n</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a2c88bbc26d24d832bf6e44aa2e543e68" name="a2c88bbc26d24d832bf6e44aa2e543e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c88bbc26d24d832bf6e44aa2e543e68">&#9670;&#160;</a></span>ce</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg ce</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00055">55</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="aa153f46de8ca8bd21251c6a5fe3368fe" name="aa153f46de8ca8bd21251c6a5fe3368fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa153f46de8ca8bd21251c6a5fe3368fe">&#9670;&#160;</a></span>ce_d</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg ce_d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00055">55</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="ae4bcd40572a5d5b40f1ec2653163d16b" name="ae4bcd40572a5d5b40f1ec2653163d16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4bcd40572a5d5b40f1ec2653163d16b">&#9670;&#160;</a></span>i_ack_inst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg [31:0] output reg [31:0] input wire [31:0] output reg [31:0] output wire input wire i_ack_inst</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00040">40</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="a0fa371ada46c67019211012c87d44cdc" name="a0fa371ada46c67019211012c87d44cdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa371ada46c67019211012c87d44cdc">&#9670;&#160;</a></span>i_alu_change_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg [31:0] output reg [31:0] input wire [31:0] output reg [31:0] output wire input wire input wire input wire [31:0] input wire i_alu_change_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00045">45</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="a8c2d4930c9230f523f2d9a9d943207d0" name="a8c2d4930c9230f523f2d9a9d943207d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c2d4930c9230f523f2d9a9d943207d0">&#9670;&#160;</a></span>i_alu_next_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg [31:0] output reg [31:0] input wire [31:0] output reg [31:0] output wire input wire input wire input wire [31:0] input wire input wire [31:0] i_alu_next_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00046">46</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="aaad3eaf8629d08b480f2398dfbf78232" name="aaad3eaf8629d08b480f2398dfbf78232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad3eaf8629d08b480f2398dfbf78232">&#9670;&#160;</a></span>i_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire i_clk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00034">34</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="a1dc65af1784a8e45813c29a53ff4466d" name="a1dc65af1784a8e45813c29a53ff4466d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dc65af1784a8e45813c29a53ff4466d">&#9670;&#160;</a></span>i_flush</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg [31:0] output reg [31:0] input wire [31:0] output reg [31:0] output wire input wire input wire input wire [31:0] input wire input wire [31:0] output reg input wire input wire i_flush</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00051">51</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="ac05426b3cd644230d9ab815afa7c1e1f" name="ac05426b3cd644230d9ab815afa7c1e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05426b3cd644230d9ab815afa7c1e1f">&#9670;&#160;</a></span>i_inst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg [31:0] output reg [31:0] input wire [31:0] i_inst</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00037">37</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="a6b698d76e36f1e8e9cac31013065aa08" name="a6b698d76e36f1e8e9cac31013065aa08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b698d76e36f1e8e9cac31013065aa08">&#9670;&#160;</a></span>i_rst_n</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire i_rst_n</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00034">34</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="a0f95a5e125f3fd3ab86bcbe4ae3278be" name="a0f95a5e125f3fd3ab86bcbe4ae3278be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f95a5e125f3fd3ab86bcbe4ae3278be">&#9670;&#160;</a></span>i_stall</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg [31:0] output reg [31:0] input wire [31:0] output reg [31:0] output wire input wire input wire input wire [31:0] input wire input wire [31:0] output reg input wire i_stall</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00050">50</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="a27abb2f65f79b66ef9ba8f1192a83528" name="a27abb2f65f79b66ef9ba8f1192a83528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27abb2f65f79b66ef9ba8f1192a83528">&#9670;&#160;</a></span>i_writeback_change_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg [31:0] output reg [31:0] input wire [31:0] output reg [31:0] output wire input wire input wire i_writeback_change_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PC Control ///. </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00043">43</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="a1caf02d1ab370247ca8f1b2c0a877934" name="a1caf02d1ab370247ca8f1b2c0a877934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1caf02d1ab370247ca8f1b2c0a877934">&#9670;&#160;</a></span>i_writeback_next_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg [31:0] output reg [31:0] input wire [31:0] output reg [31:0] output wire input wire input wire input wire [31:0] i_writeback_next_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00044">44</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="a85498cf4534b1ed178ee1c67ae0bbd6c" name="a85498cf4534b1ed178ee1c67ae0bbd6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85498cf4534b1ed178ee1c67ae0bbd6c">&#9670;&#160;</a></span>iaddr_d</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] iaddr_d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00054">54</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="ab5d289c68120d8180db9c4a85b14137a" name="ab5d289c68120d8180db9c4a85b14137a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5d289c68120d8180db9c4a85b14137a">&#9670;&#160;</a></span>o_ce</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg [31:0] output reg [31:0] input wire [31:0] output reg [31:0] output wire input wire input wire input wire [31:0] input wire input wire [31:0] output reg o_ce</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pipeline Control ///. </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00049">49</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="a9f29e53eabcda5e83a81434fa19662f9" name="a9f29e53eabcda5e83a81434fa19662f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f29e53eabcda5e83a81434fa19662f9">&#9670;&#160;</a></span>o_iaddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg [31:0] o_iaddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00035">35</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="a276218639ff6345019cc7fffa8c783d6" name="a276218639ff6345019cc7fffa8c783d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a276218639ff6345019cc7fffa8c783d6">&#9670;&#160;</a></span>o_inst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg [31:0] output reg [31:0] input wire [31:0] output reg [31:0] o_inst</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00038">38</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="ab5091cd2b5ce373bca9c5171c6295695" name="ab5091cd2b5ce373bca9c5171c6295695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5091cd2b5ce373bca9c5171c6295695">&#9670;&#160;</a></span>o_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_fetch input wire output reg [31:0] output reg [31:0] o_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00036">36</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="a97ea7e264b6ed0fe1495251cc7a6affa" name="a97ea7e264b6ed0fe1495251cc7a6affa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ea7e264b6ed0fe1495251cc7a6affa">&#9670;&#160;</a></span>o_stb_inst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">assign o_stb_inst = <a class="el" href="as__rv32i__fetch_8c.html#a2c88bbc26d24d832bf6e44aa2e543e68">ce</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00039">39</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="ac5d9284db2fdd94e5d9dde36d7fb20b4" name="ac5d9284db2fdd94e5d9dde36d7fb20b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5d9284db2fdd94e5d9dde36d7fb20b4">&#9670;&#160;</a></span>prev_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] prev_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00054">54</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="a1ea7a382ba62ed326b9f6b02e5cf68b7" name="a1ea7a382ba62ed326b9f6b02e5cf68b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ea7a382ba62ed326b9f6b02e5cf68b7">&#9670;&#160;</a></span>stall_bit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire stall_bit = <a class="el" href="as__rv32i__fetch_8c.html#a8a007b3a7989cc7994624e94f6c05a62">stall_fetch</a> || <a class="el" href="as__rv32i__csr_8c.html#a04f5dc4fe67f9d756adaf67da4ac52c0">i_stall</a> || (<a class="el" href="as__rv32i__core_8c.html#a97ea7e264b6ed0fe1495251cc7a6affa">o_stb_inst</a> &amp;&amp; !<a class="el" href="as__rv32i__core_8c.html#ad73618636f1d060d25bf9fa2be488aff">i_ack_inst</a>) || !<a class="el" href="as__rv32i__core_8c.html#a97ea7e264b6ed0fe1495251cc7a6affa">o_stb_inst</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00064">64</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="a8a007b3a7989cc7994624e94f6c05a62" name="a8a007b3a7989cc7994624e94f6c05a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a007b3a7989cc7994624e94f6c05a62">&#9670;&#160;</a></span>stall_fetch</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg stall_fetch</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00056">56</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="a031d1651ba28ff0a01c020102a5d942c" name="a031d1651ba28ff0a01c020102a5d942c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a031d1651ba28ff0a01c020102a5d942c">&#9670;&#160;</a></span>stall_q</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg stall_q</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00057">57</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="ac7b4fd9ac779afa429d1b4c40fc2b672" name="ac7b4fd9ac779afa429d1b4c40fc2b672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7b4fd9ac779afa429d1b4c40fc2b672">&#9670;&#160;</a></span>stalled_inst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] stalled_inst</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00054">54</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
<a id="ac7d6ae908ee26dee6432ab383da999df" name="ac7d6ae908ee26dee6432ab383da999df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d6ae908ee26dee6432ab383da999df">&#9670;&#160;</a></span>stalled_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] stalled_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__fetch_8c_source.html#l00054">54</a> of file <a class="el" href="as__rv32i__fetch_8c_source.html">as_rv32i_fetch.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_35191fc563656ec8e3f935b60461952d.html">RISC-V-main</a></li><li class="navelem"><a class="el" href="dir_275d7bbcd657260ed72fb35e0e3948dd.html">Docs</a></li><li class="navelem"><a class="el" href="dir_569154f18a69f4f69df5baf3de4c8d50.html">RTL</a></li><li class="navelem"><a class="el" href="as__rv32i__fetch_8c.html">as_rv32i_fetch.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
