// File auto-generated by Padrick 0.1.0.post0.dev37+gc5ae078
module alsaqr_periph_padframe
  import pkg_alsaqr_periph_padframe::*;
#(
  parameter int unsigned   AW = 32,
  parameter int unsigned   DW = 32,
  parameter type req_t = logic, // reg_interface request type
  parameter type resp_t = logic, // reg_interface response type
  parameter logic [DW-1:0] DecodeErrRespData = 32'hdeadda7a
)(
  input logic                                clk_i,
  input logic                                rst_ni,
  output static_connection_signals_pad2soc_t static_connection_signals_pad2soc,
  input  static_connection_signals_soc2pad_t static_connection_signals_soc2pad,
  output port_signals_pad2soc_t              port_signals_pad2soc,
  input port_signals_soc2pad_t               port_signals_soc2pad,
  // Landing Pads
  inout wire logic                           pad_periphs_pad_i2c0_scl_pad,
  inout wire logic                           pad_periphs_pad_i2c1_scl_pad,
  inout wire logic                           pad_periphs_pad_i2c2_scl_pad,
  inout wire logic                           pad_periphs_pad_i2c0_sda_pad,
  inout wire logic                           pad_periphs_pad_i2c1_sda_pad,
  inout wire logic                           pad_periphs_pad_i2c2_sda_pad,
  inout wire logic                           pad_periphs_pad_spi0_cs_pad,
  inout wire logic                           pad_periphs_pad_spi1_cs_pad,
  inout wire logic                           pad_periphs_pad_spi2_cs_pad,
  inout wire logic                           pad_periphs_pad_spi3_cs_pad,
  inout wire logic                           pad_periphs_pad_spi4_cs_pad,
  inout wire logic                           pad_periphs_pad_spi5_cs_pad,
  inout wire logic                           pad_periphs_pad_spi6_cs_pad,
  inout wire logic                           pad_periphs_pad_spi0_sck_pad,
  inout wire logic                           pad_periphs_pad_spi1_sck_pad,
  inout wire logic                           pad_periphs_pad_spi2_sck_pad,
  inout wire logic                           pad_periphs_pad_spi3_sck_pad,
  inout wire logic                           pad_periphs_pad_spi4_sck_pad,
  inout wire logic                           pad_periphs_pad_spi5_sck_pad,
  inout wire logic                           pad_periphs_pad_spi6_sck_pad,
  inout wire logic                           pad_periphs_pad_spi0_mosi_pad,
  inout wire logic                           pad_periphs_pad_spi1_mosi_pad,
  inout wire logic                           pad_periphs_pad_spi2_mosi_pad,
  inout wire logic                           pad_periphs_pad_spi3_mosi_pad,
  inout wire logic                           pad_periphs_pad_spi4_mosi_pad,
  inout wire logic                           pad_periphs_pad_spi5_mosi_pad,
  inout wire logic                           pad_periphs_pad_spi6_mosi_pad,
  inout wire logic                           pad_periphs_pad_spi0_miso_pad,
  inout wire logic                           pad_periphs_pad_spi1_miso_pad,
  inout wire logic                           pad_periphs_pad_spi2_miso_pad,
  inout wire logic                           pad_periphs_pad_spi3_miso_pad,
  inout wire logic                           pad_periphs_pad_spi4_miso_pad,
  inout wire logic                           pad_periphs_pad_spi5_miso_pad,
  inout wire logic                           pad_periphs_pad_spi6_miso_pad,
  inout wire logic                           pad_periphs_pad_qspi_sck_pad,
  inout wire logic                           pad_periphs_pad_qspi_csn_pad,
  inout wire logic                           pad_periphs_pad_qspi_io0_pad,
  inout wire logic                           pad_periphs_pad_qspi_io1_pad,
  inout wire logic                           pad_periphs_pad_qspi_io2_pad,
  inout wire logic                           pad_periphs_pad_qspi_io3_pad,
  inout wire logic                           pad_periphs_pad_uart0_tx_pad,
  inout wire logic                           pad_periphs_pad_uart1_tx_pad,
  inout wire logic                           pad_periphs_pad_uart2_tx_pad,
  inout wire logic                           pad_periphs_pad_uart3_tx_pad,
  inout wire logic                           pad_periphs_pad_uart4_tx_pad,
  inout wire logic                           pad_periphs_pad_uart0_rx_pad,
  inout wire logic                           pad_periphs_pad_uart1_rx_pad,
  inout wire logic                           pad_periphs_pad_uart2_rx_pad,
  inout wire logic                           pad_periphs_pad_uart3_rx_pad,
  inout wire logic                           pad_periphs_pad_uart4_rx_pad,
  inout wire logic                           pad_periphs_pad_uart0_rts_pad,
  inout wire logic                           pad_periphs_pad_uart1_rts_pad,
  inout wire logic                           pad_periphs_pad_uart2_rts_pad,
  inout wire logic                           pad_periphs_pad_gpioa0_pad,
  inout wire logic                           pad_periphs_pad_gpioa1_pad,
  inout wire logic                           pad_periphs_pad_gpioa2_pad,
  inout wire logic                           pad_periphs_pad_gpioa3_pad,
  inout wire logic                           pad_periphs_pad_gpioa4_pad,
  inout wire logic                           pad_periphs_pad_gpioa5_pad,
  inout wire logic                           pad_periphs_pad_gpioa6_pad,
  inout wire logic                           pad_periphs_pad_gpioa7_pad,
  inout wire logic                           pad_periphs_pad_gpioa8_pad,
  inout wire logic                           pad_periphs_pad_gpioa9_pad,
  inout wire logic                           pad_periphs_pad_gpioa10_pad,
  inout wire logic                           pad_periphs_pad_gpioa11_pad,
  inout wire logic                           pad_periphs_pad_gpioa12_pad,
  inout wire logic                           pad_periphs_pad_gpioa13_pad,
  inout wire logic                           pad_periphs_pad_gpioa14_pad,
  inout wire logic                           pad_periphs_pad_gpioa15_pad,
  inout wire logic                           pad_periphs_pad_gpioa16_pad,
  inout wire logic                           pad_periphs_pad_gpioa17_pad,
  inout wire logic                           pad_periphs_pad_gpioa18_pad,
  inout wire logic                           pad_periphs_pad_gpioa19_pad,
  inout wire logic                           pad_periphs_pad_gpioa20_pad,
  inout wire logic                           pad_periphs_pad_gpioa21_pad,
  inout wire logic                           pad_periphs_pad_gpioa22_pad,
  inout wire logic                           pad_periphs_pad_gpioa23_pad,
  inout wire logic                           pad_periphs_pad_gpioa24_pad,
  inout wire logic                           pad_periphs_pad_gpioa25_pad,
  inout wire logic                           pad_periphs_pad_gpioa26_pad,
  inout wire logic                           pad_periphs_pad_gpioa27_pad,
  inout wire logic                           pad_periphs_pad_gpioa28_pad,
  inout wire logic                           pad_periphs_pad_gpioa29_pad,
  inout wire logic                           pad_periphs_pad_gpioa30_pad,
  inout wire logic                           pad_periphs_pad_gpioa31_pad,
  inout wire logic                           pad_periphs_pad_gpiob0_pad,
  inout wire logic                           pad_periphs_pad_gpiob1_pad,
  inout wire logic                           pad_periphs_pad_gpiob2_pad,
  inout wire logic                           pad_periphs_pad_gpiob3_pad,
  inout wire logic                           pad_periphs_pad_gpiob4_pad,
  inout wire logic                           pad_periphs_pad_gpiob5_pad,
  inout wire logic                           pad_periphs_pad_gpiob6_pad,
  inout wire logic                           pad_periphs_pad_gpiob7_pad,
  inout wire logic                           pad_periphs_pad_gpiob8_pad,
  inout wire logic                           pad_periphs_pad_gpiob9_pad,
  inout wire logic                           pad_periphs_pad_gpiob10_pad,
  inout wire logic                           pad_periphs_pad_gpiob11_pad,
  inout wire logic                           pad_periphs_pad_gpiob12_pad,
  inout wire logic                           pad_periphs_pad_gpiob13_pad,
  inout wire logic                           pad_periphs_pad_gpiob14_pad,
  inout wire logic                           pad_periphs_pad_gpiob15_pad,
  inout wire logic                           pad_periphs_pad_gpiob16_pad,
  inout wire logic                           pad_periphs_pad_gpiob17_pad,
  inout wire logic                           pad_periphs_pad_gpiob18_pad,
  inout wire logic                           pad_periphs_pad_gpiob19_pad,
  inout wire logic                           pad_periphs_pad_gpiob20_pad,
  inout wire logic                           pad_periphs_pad_gpiob21_pad,
  inout wire logic                           pad_periphs_pad_gpiob22_pad,
  inout wire logic                           pad_periphs_pad_gpiob23_pad,
  inout wire logic                           pad_periphs_pad_gpiob24_pad,
  inout wire logic                           pad_periphs_pad_pwm0_pad,
  inout wire logic                           pad_periphs_pad_pwm1_pad,
  inout wire logic                           pad_periphs_pad_pwm2_pad,
  inout wire logic                           pad_periphs_pad_pwm3_pad,
  inout wire logic                           pad_periphs_pad_sdio0_en_pad,
  inout wire logic                           pad_periphs_pad_sdio0_clk_pad,
  inout wire logic                           pad_periphs_pad_sdio0_cmd_pad,
  inout wire logic                           pad_periphs_pad_sdio0_cd_pad,
  inout wire logic                           pad_periphs_pad_sdio0_D0_pad,
  inout wire logic                           pad_periphs_pad_sdio0_D1_pad,
  inout wire logic                           pad_periphs_pad_sdio0_D2_pad,
  inout wire logic                           pad_periphs_pad_sdio0_D3_pad,
  inout wire logic                           pad_periphs_pad_mx_can_0_pad,
  inout wire logic                           pad_periphs_pad_mx_can_1_pad,
  inout wire logic                           pad_periphs_pad_mx_can_2_pad,
  inout wire logic                           pad_periphs_pad_mx_can_3_pad,
  inout wire logic                           pad_periphs_pad_mx_cam0_0_pad,
  inout wire logic                           pad_periphs_pad_mx_cam0_1_pad,
  inout wire logic                           pad_periphs_pad_mx_cam0_2_pad,
  inout wire logic                           pad_periphs_pad_mx_cam0_3_pad,
  inout wire logic                           pad_periphs_pad_mx_cam0_4_pad,
  inout wire logic                           pad_periphs_pad_mx_cam0_5_pad,
  inout wire logic                           pad_periphs_pad_mx_cam0_6_pad,
  inout wire logic                           pad_periphs_pad_mx_cam0_7_pad,
  inout wire logic                           pad_periphs_pad_mx_cam0_8_pad,
  inout wire logic                           pad_periphs_pad_mx_cam0_9_pad,
  inout wire logic                           pad_periphs_pad_mx_cam0_10_pad,
  inout wire logic                           pad_periphs_pad_mx_cam1_0_pad,
  inout wire logic                           pad_periphs_pad_mx_cam1_1_pad,
  inout wire logic                           pad_periphs_pad_mx_cam1_2_pad,
  inout wire logic                           pad_periphs_pad_mx_cam1_3_pad,
  inout wire logic                           pad_periphs_pad_mx_cam1_4_pad,
  inout wire logic                           pad_periphs_pad_mx_cam1_5_pad,
  inout wire logic                           pad_periphs_pad_mx_cam1_6_pad,
  inout wire logic                           pad_periphs_pad_mx_cam1_7_pad,
  inout wire logic                           pad_periphs_pad_mx_cam1_8_pad,
  inout wire logic                           pad_periphs_pad_mx_cam1_9_pad,
  inout wire logic                           pad_periphs_pad_mx_cam1_10_pad,
  inout wire logic                           pad_periphs_pad_mx_sdio1_0_pad,
  inout wire logic                           pad_periphs_pad_mx_sdio1_1_pad,
  inout wire logic                           pad_periphs_pad_mx_sdio1_2_pad,
  inout wire logic                           pad_periphs_pad_mx_sdio1_3_pad,
  inout wire logic                           pad_periphs_pad_mx_sdio1_4_pad,
  inout wire logic                           pad_periphs_pad_mx_sdio1_5_pad,
  inout wire logic                           pad_periphs_pad_mx_sdio1_6_pad,
  inout wire logic                           pad_periphs_pad_mx_sdio1_7_pad,
  inout wire logic                           pad_periphs_pad_mx_hyper1_0_pad,
  inout wire logic                           pad_periphs_pad_mx_hyper1_1_pad,
  inout wire logic                           pad_periphs_pad_mx_hyper1_2_pad,
  inout wire logic                           pad_periphs_pad_mx_hyper1_3_pad,
  inout wire logic                           pad_periphs_pad_mx_hyper1_4_pad,
  inout wire logic                           pad_periphs_pad_mx_hyper1_5_pad,
  inout wire logic                           pad_periphs_pad_mx_hyper1_6_pad,
  inout wire logic                           pad_periphs_pad_mx_hyper1_7_pad,
  inout wire logic                           pad_periphs_pad_mx_hyper1_8_pad,
  inout wire logic                           pad_periphs_pad_mx_hyper1_9_pad,
  inout wire logic                           pad_periphs_pad_mx_hyper1_10_pad,
  inout wire logic                           pad_periphs_pad_mx_hyper1_11_pad,
  inout wire logic                           pad_periphs_pad_mx_hyper1_12_pad,
  // Config Interface
  input req_t                                config_req_i,
  output resp_t                              config_rsp_o
  );


  req_t periphs_config_req;
  resp_t periphs_config_resp;
  alsaqr_periph_padframe_periphs #(
    .req_t(req_t),
    .resp_t(resp_t)
  ) i_periphs (
   .clk_i,
   .rst_ni,
   .static_connection_signals_pad2soc(static_connection_signals_pad2soc.periphs),
   .static_connection_signals_soc2pad(static_connection_signals_soc2pad.periphs),
   .port_signals_pad2soc_o(port_signals_pad2soc.periphs),
   .port_signals_soc2pad_i(port_signals_soc2pad.periphs),
   .pad_pad_i2c0_scl_pad(pad_periphs_pad_i2c0_scl_pad),
   .pad_pad_i2c1_scl_pad(pad_periphs_pad_i2c1_scl_pad),
   .pad_pad_i2c2_scl_pad(pad_periphs_pad_i2c2_scl_pad),
   .pad_pad_i2c0_sda_pad(pad_periphs_pad_i2c0_sda_pad),
   .pad_pad_i2c1_sda_pad(pad_periphs_pad_i2c1_sda_pad),
   .pad_pad_i2c2_sda_pad(pad_periphs_pad_i2c2_sda_pad),
   .pad_pad_spi0_cs_pad(pad_periphs_pad_spi0_cs_pad),
   .pad_pad_spi1_cs_pad(pad_periphs_pad_spi1_cs_pad),
   .pad_pad_spi2_cs_pad(pad_periphs_pad_spi2_cs_pad),
   .pad_pad_spi3_cs_pad(pad_periphs_pad_spi3_cs_pad),
   .pad_pad_spi4_cs_pad(pad_periphs_pad_spi4_cs_pad),
   .pad_pad_spi5_cs_pad(pad_periphs_pad_spi5_cs_pad),
   .pad_pad_spi6_cs_pad(pad_periphs_pad_spi6_cs_pad),
   .pad_pad_spi0_sck_pad(pad_periphs_pad_spi0_sck_pad),
   .pad_pad_spi1_sck_pad(pad_periphs_pad_spi1_sck_pad),
   .pad_pad_spi2_sck_pad(pad_periphs_pad_spi2_sck_pad),
   .pad_pad_spi3_sck_pad(pad_periphs_pad_spi3_sck_pad),
   .pad_pad_spi4_sck_pad(pad_periphs_pad_spi4_sck_pad),
   .pad_pad_spi5_sck_pad(pad_periphs_pad_spi5_sck_pad),
   .pad_pad_spi6_sck_pad(pad_periphs_pad_spi6_sck_pad),
   .pad_pad_spi0_mosi_pad(pad_periphs_pad_spi0_mosi_pad),
   .pad_pad_spi1_mosi_pad(pad_periphs_pad_spi1_mosi_pad),
   .pad_pad_spi2_mosi_pad(pad_periphs_pad_spi2_mosi_pad),
   .pad_pad_spi3_mosi_pad(pad_periphs_pad_spi3_mosi_pad),
   .pad_pad_spi4_mosi_pad(pad_periphs_pad_spi4_mosi_pad),
   .pad_pad_spi5_mosi_pad(pad_periphs_pad_spi5_mosi_pad),
   .pad_pad_spi6_mosi_pad(pad_periphs_pad_spi6_mosi_pad),
   .pad_pad_spi0_miso_pad(pad_periphs_pad_spi0_miso_pad),
   .pad_pad_spi1_miso_pad(pad_periphs_pad_spi1_miso_pad),
   .pad_pad_spi2_miso_pad(pad_periphs_pad_spi2_miso_pad),
   .pad_pad_spi3_miso_pad(pad_periphs_pad_spi3_miso_pad),
   .pad_pad_spi4_miso_pad(pad_periphs_pad_spi4_miso_pad),
   .pad_pad_spi5_miso_pad(pad_periphs_pad_spi5_miso_pad),
   .pad_pad_spi6_miso_pad(pad_periphs_pad_spi6_miso_pad),
   .pad_pad_qspi_sck_pad(pad_periphs_pad_qspi_sck_pad),
   .pad_pad_qspi_csn_pad(pad_periphs_pad_qspi_csn_pad),
   .pad_pad_qspi_io0_pad(pad_periphs_pad_qspi_io0_pad),
   .pad_pad_qspi_io1_pad(pad_periphs_pad_qspi_io1_pad),
   .pad_pad_qspi_io2_pad(pad_periphs_pad_qspi_io2_pad),
   .pad_pad_qspi_io3_pad(pad_periphs_pad_qspi_io3_pad),
   .pad_pad_uart0_tx_pad(pad_periphs_pad_uart0_tx_pad),
   .pad_pad_uart1_tx_pad(pad_periphs_pad_uart1_tx_pad),
   .pad_pad_uart2_tx_pad(pad_periphs_pad_uart2_tx_pad),
   .pad_pad_uart3_tx_pad(pad_periphs_pad_uart3_tx_pad),
   .pad_pad_uart4_tx_pad(pad_periphs_pad_uart4_tx_pad),
   .pad_pad_uart0_rx_pad(pad_periphs_pad_uart0_rx_pad),
   .pad_pad_uart1_rx_pad(pad_periphs_pad_uart1_rx_pad),
   .pad_pad_uart2_rx_pad(pad_periphs_pad_uart2_rx_pad),
   .pad_pad_uart3_rx_pad(pad_periphs_pad_uart3_rx_pad),
   .pad_pad_uart4_rx_pad(pad_periphs_pad_uart4_rx_pad),
   .pad_pad_uart0_rts_pad(pad_periphs_pad_uart0_rts_pad),
   .pad_pad_uart1_rts_pad(pad_periphs_pad_uart1_rts_pad),
   .pad_pad_uart2_rts_pad(pad_periphs_pad_uart2_rts_pad),
   .pad_pad_gpioa0_pad(pad_periphs_pad_gpioa0_pad),
   .pad_pad_gpioa1_pad(pad_periphs_pad_gpioa1_pad),
   .pad_pad_gpioa2_pad(pad_periphs_pad_gpioa2_pad),
   .pad_pad_gpioa3_pad(pad_periphs_pad_gpioa3_pad),
   .pad_pad_gpioa4_pad(pad_periphs_pad_gpioa4_pad),
   .pad_pad_gpioa5_pad(pad_periphs_pad_gpioa5_pad),
   .pad_pad_gpioa6_pad(pad_periphs_pad_gpioa6_pad),
   .pad_pad_gpioa7_pad(pad_periphs_pad_gpioa7_pad),
   .pad_pad_gpioa8_pad(pad_periphs_pad_gpioa8_pad),
   .pad_pad_gpioa9_pad(pad_periphs_pad_gpioa9_pad),
   .pad_pad_gpioa10_pad(pad_periphs_pad_gpioa10_pad),
   .pad_pad_gpioa11_pad(pad_periphs_pad_gpioa11_pad),
   .pad_pad_gpioa12_pad(pad_periphs_pad_gpioa12_pad),
   .pad_pad_gpioa13_pad(pad_periphs_pad_gpioa13_pad),
   .pad_pad_gpioa14_pad(pad_periphs_pad_gpioa14_pad),
   .pad_pad_gpioa15_pad(pad_periphs_pad_gpioa15_pad),
   .pad_pad_gpioa16_pad(pad_periphs_pad_gpioa16_pad),
   .pad_pad_gpioa17_pad(pad_periphs_pad_gpioa17_pad),
   .pad_pad_gpioa18_pad(pad_periphs_pad_gpioa18_pad),
   .pad_pad_gpioa19_pad(pad_periphs_pad_gpioa19_pad),
   .pad_pad_gpioa20_pad(pad_periphs_pad_gpioa20_pad),
   .pad_pad_gpioa21_pad(pad_periphs_pad_gpioa21_pad),
   .pad_pad_gpioa22_pad(pad_periphs_pad_gpioa22_pad),
   .pad_pad_gpioa23_pad(pad_periphs_pad_gpioa23_pad),
   .pad_pad_gpioa24_pad(pad_periphs_pad_gpioa24_pad),
   .pad_pad_gpioa25_pad(pad_periphs_pad_gpioa25_pad),
   .pad_pad_gpioa26_pad(pad_periphs_pad_gpioa26_pad),
   .pad_pad_gpioa27_pad(pad_periphs_pad_gpioa27_pad),
   .pad_pad_gpioa28_pad(pad_periphs_pad_gpioa28_pad),
   .pad_pad_gpioa29_pad(pad_periphs_pad_gpioa29_pad),
   .pad_pad_gpioa30_pad(pad_periphs_pad_gpioa30_pad),
   .pad_pad_gpioa31_pad(pad_periphs_pad_gpioa31_pad),
   .pad_pad_gpiob0_pad(pad_periphs_pad_gpiob0_pad),
   .pad_pad_gpiob1_pad(pad_periphs_pad_gpiob1_pad),
   .pad_pad_gpiob2_pad(pad_periphs_pad_gpiob2_pad),
   .pad_pad_gpiob3_pad(pad_periphs_pad_gpiob3_pad),
   .pad_pad_gpiob4_pad(pad_periphs_pad_gpiob4_pad),
   .pad_pad_gpiob5_pad(pad_periphs_pad_gpiob5_pad),
   .pad_pad_gpiob6_pad(pad_periphs_pad_gpiob6_pad),
   .pad_pad_gpiob7_pad(pad_periphs_pad_gpiob7_pad),
   .pad_pad_gpiob8_pad(pad_periphs_pad_gpiob8_pad),
   .pad_pad_gpiob9_pad(pad_periphs_pad_gpiob9_pad),
   .pad_pad_gpiob10_pad(pad_periphs_pad_gpiob10_pad),
   .pad_pad_gpiob11_pad(pad_periphs_pad_gpiob11_pad),
   .pad_pad_gpiob12_pad(pad_periphs_pad_gpiob12_pad),
   .pad_pad_gpiob13_pad(pad_periphs_pad_gpiob13_pad),
   .pad_pad_gpiob14_pad(pad_periphs_pad_gpiob14_pad),
   .pad_pad_gpiob15_pad(pad_periphs_pad_gpiob15_pad),
   .pad_pad_gpiob16_pad(pad_periphs_pad_gpiob16_pad),
   .pad_pad_gpiob17_pad(pad_periphs_pad_gpiob17_pad),
   .pad_pad_gpiob18_pad(pad_periphs_pad_gpiob18_pad),
   .pad_pad_gpiob19_pad(pad_periphs_pad_gpiob19_pad),
   .pad_pad_gpiob20_pad(pad_periphs_pad_gpiob20_pad),
   .pad_pad_gpiob21_pad(pad_periphs_pad_gpiob21_pad),
   .pad_pad_gpiob22_pad(pad_periphs_pad_gpiob22_pad),
   .pad_pad_gpiob23_pad(pad_periphs_pad_gpiob23_pad),
   .pad_pad_gpiob24_pad(pad_periphs_pad_gpiob24_pad),
   .pad_pad_pwm0_pad(pad_periphs_pad_pwm0_pad),
   .pad_pad_pwm1_pad(pad_periphs_pad_pwm1_pad),
   .pad_pad_pwm2_pad(pad_periphs_pad_pwm2_pad),
   .pad_pad_pwm3_pad(pad_periphs_pad_pwm3_pad),
   .pad_pad_sdio0_en_pad(pad_periphs_pad_sdio0_en_pad),
   .pad_pad_sdio0_clk_pad(pad_periphs_pad_sdio0_clk_pad),
   .pad_pad_sdio0_cmd_pad(pad_periphs_pad_sdio0_cmd_pad),
   .pad_pad_sdio0_cd_pad(pad_periphs_pad_sdio0_cd_pad),
   .pad_pad_sdio0_D0_pad(pad_periphs_pad_sdio0_D0_pad),
   .pad_pad_sdio0_D1_pad(pad_periphs_pad_sdio0_D1_pad),
   .pad_pad_sdio0_D2_pad(pad_periphs_pad_sdio0_D2_pad),
   .pad_pad_sdio0_D3_pad(pad_periphs_pad_sdio0_D3_pad),
   .pad_pad_mx_can_0_pad(pad_periphs_pad_mx_can_0_pad),
   .pad_pad_mx_can_1_pad(pad_periphs_pad_mx_can_1_pad),
   .pad_pad_mx_can_2_pad(pad_periphs_pad_mx_can_2_pad),
   .pad_pad_mx_can_3_pad(pad_periphs_pad_mx_can_3_pad),
   .pad_pad_mx_cam0_0_pad(pad_periphs_pad_mx_cam0_0_pad),
   .pad_pad_mx_cam0_1_pad(pad_periphs_pad_mx_cam0_1_pad),
   .pad_pad_mx_cam0_2_pad(pad_periphs_pad_mx_cam0_2_pad),
   .pad_pad_mx_cam0_3_pad(pad_periphs_pad_mx_cam0_3_pad),
   .pad_pad_mx_cam0_4_pad(pad_periphs_pad_mx_cam0_4_pad),
   .pad_pad_mx_cam0_5_pad(pad_periphs_pad_mx_cam0_5_pad),
   .pad_pad_mx_cam0_6_pad(pad_periphs_pad_mx_cam0_6_pad),
   .pad_pad_mx_cam0_7_pad(pad_periphs_pad_mx_cam0_7_pad),
   .pad_pad_mx_cam0_8_pad(pad_periphs_pad_mx_cam0_8_pad),
   .pad_pad_mx_cam0_9_pad(pad_periphs_pad_mx_cam0_9_pad),
   .pad_pad_mx_cam0_10_pad(pad_periphs_pad_mx_cam0_10_pad),
   .pad_pad_mx_cam1_0_pad(pad_periphs_pad_mx_cam1_0_pad),
   .pad_pad_mx_cam1_1_pad(pad_periphs_pad_mx_cam1_1_pad),
   .pad_pad_mx_cam1_2_pad(pad_periphs_pad_mx_cam1_2_pad),
   .pad_pad_mx_cam1_3_pad(pad_periphs_pad_mx_cam1_3_pad),
   .pad_pad_mx_cam1_4_pad(pad_periphs_pad_mx_cam1_4_pad),
   .pad_pad_mx_cam1_5_pad(pad_periphs_pad_mx_cam1_5_pad),
   .pad_pad_mx_cam1_6_pad(pad_periphs_pad_mx_cam1_6_pad),
   .pad_pad_mx_cam1_7_pad(pad_periphs_pad_mx_cam1_7_pad),
   .pad_pad_mx_cam1_8_pad(pad_periphs_pad_mx_cam1_8_pad),
   .pad_pad_mx_cam1_9_pad(pad_periphs_pad_mx_cam1_9_pad),
   .pad_pad_mx_cam1_10_pad(pad_periphs_pad_mx_cam1_10_pad),
   .pad_pad_mx_sdio1_0_pad(pad_periphs_pad_mx_sdio1_0_pad),
   .pad_pad_mx_sdio1_1_pad(pad_periphs_pad_mx_sdio1_1_pad),
   .pad_pad_mx_sdio1_2_pad(pad_periphs_pad_mx_sdio1_2_pad),
   .pad_pad_mx_sdio1_3_pad(pad_periphs_pad_mx_sdio1_3_pad),
   .pad_pad_mx_sdio1_4_pad(pad_periphs_pad_mx_sdio1_4_pad),
   .pad_pad_mx_sdio1_5_pad(pad_periphs_pad_mx_sdio1_5_pad),
   .pad_pad_mx_sdio1_6_pad(pad_periphs_pad_mx_sdio1_6_pad),
   .pad_pad_mx_sdio1_7_pad(pad_periphs_pad_mx_sdio1_7_pad),
   .pad_pad_mx_hyper1_0_pad(pad_periphs_pad_mx_hyper1_0_pad),
   .pad_pad_mx_hyper1_1_pad(pad_periphs_pad_mx_hyper1_1_pad),
   .pad_pad_mx_hyper1_2_pad(pad_periphs_pad_mx_hyper1_2_pad),
   .pad_pad_mx_hyper1_3_pad(pad_periphs_pad_mx_hyper1_3_pad),
   .pad_pad_mx_hyper1_4_pad(pad_periphs_pad_mx_hyper1_4_pad),
   .pad_pad_mx_hyper1_5_pad(pad_periphs_pad_mx_hyper1_5_pad),
   .pad_pad_mx_hyper1_6_pad(pad_periphs_pad_mx_hyper1_6_pad),
   .pad_pad_mx_hyper1_7_pad(pad_periphs_pad_mx_hyper1_7_pad),
   .pad_pad_mx_hyper1_8_pad(pad_periphs_pad_mx_hyper1_8_pad),
   .pad_pad_mx_hyper1_9_pad(pad_periphs_pad_mx_hyper1_9_pad),
   .pad_pad_mx_hyper1_10_pad(pad_periphs_pad_mx_hyper1_10_pad),
   .pad_pad_mx_hyper1_11_pad(pad_periphs_pad_mx_hyper1_11_pad),
   .pad_pad_mx_hyper1_12_pad(pad_periphs_pad_mx_hyper1_12_pad),
   .config_req_i(periphs_config_req),
   .config_rsp_o(periphs_config_resp)
  );


   localparam int unsigned NUM_PAD_DOMAINS = 1;
   localparam int unsigned REG_ADDR_WIDTH = 9;
   typedef struct packed {
      int unsigned idx;
      logic [REG_ADDR_WIDTH-1:0] start_addr;
      logic [REG_ADDR_WIDTH-1:0] end_addr;
   } addr_rule_t;

   localparam addr_rule_t[NUM_PAD_DOMAINS-1:0] ADDR_DEMUX_RULES = '{
     '{ idx: 0, start_addr: 9'd0,  end_addr: 9'd376}
     };
   logic[$clog2(NUM_PAD_DOMAINS+1)-1:0] pad_domain_sel; // +1 since there is an additional error slave
   addr_decode #(
       .NoIndices(NUM_PAD_DOMAINS+1),
       .NoRules(NUM_PAD_DOMAINS),
       .addr_t(logic[REG_ADDR_WIDTH-1:0]),
       .rule_t(addr_rule_t)
     ) i_addr_decode(
       .addr_i(config_req_i.addr[REG_ADDR_WIDTH-1:0]),
       .addr_map_i(ADDR_DEMUX_RULES),
       .dec_valid_o(),
       .dec_error_o(),
       .idx_o(pad_domain_sel),
       .en_default_idx_i(1'b1),
       .default_idx_i(1'd1) // The last entry is the error slave
     );

     req_t error_slave_req;
     resp_t error_slave_rsp;

     // Config Interface demultiplexing
     reg_demux #(
       .NoPorts(NUM_PAD_DOMAINS+1), //+1 for the error slave
       .req_t(req_t),
       .rsp_t(resp_t)
     ) i_config_demuxer (
       .clk_i,
       .rst_ni,
       .in_select_i(pad_domain_sel),
       .in_req_i(config_req_i),
       .in_rsp_o(config_rsp_o),
       .out_req_o({error_slave_req, periphs_config_req}),
       .out_rsp_i({error_slave_rsp, periphs_config_resp})
     );

     assign error_slave_rsp.error = 1'b1;
     assign error_slave_rsp.rdata = DecodeErrRespData;
     assign error_slave_rsp.ready = 1'b1;

endmodule
