Source Block: hdl/projects/fmcadc2/zc706/system_top.v@211:221@HdlStmAssign
  wire            rx_sync;

  // spi

  assign spi_adc_csn = spi0_csn[0];
  assign spi_adc_clk = spi_clk;
  assign spi_ext_csn_0 = spi0_csn[1];
  assign spi_ext_csn_1 = spi0_csn[2];
  assign spi_ext_clk = spi_clk;

  // instantiations

Diff Content:
- 216   assign spi_adc_clk = spi_clk;
+ 216   assign spi_adc_clk = spi0_clk;

Clone Blocks:
Clone Blocks 1:
hdl/projects/fmcadc2/vc707/system_top.v@194:204
  // spi

  assign spi_adc_csn = spi_csn[0];
  assign spi_adc_clk = spi_clk;
  assign spi_ext_csn_0 = spi_csn[1];
  assign spi_ext_csn_1 = spi_csn[2];
  assign spi_ext_clk = spi_clk;

  // default logic

  assign fan_pwm = 1'b1;

Clone Blocks 2:
hdl/projects/fmcadc2/zc706/system_top.v@212:222

  // spi

  assign spi_adc_csn = spi0_csn[0];
  assign spi_adc_clk = spi_clk;
  assign spi_ext_csn_0 = spi0_csn[1];
  assign spi_ext_csn_1 = spi0_csn[2];
  assign spi_ext_clk = spi_clk;

  // instantiations


Clone Blocks 3:
hdl/projects/fmcadc2/vc707/system_top.v@195:205

  assign spi_adc_csn = spi_csn[0];
  assign spi_adc_clk = spi_clk;
  assign spi_ext_csn_0 = spi_csn[1];
  assign spi_ext_csn_1 = spi_csn[2];
  assign spi_ext_clk = spi_clk;

  // default logic

  assign fan_pwm = 1'b1;
  assign iic_rstn = 1'b1;

Clone Blocks 4:
hdl/projects/fmcadc2/vc707/system_top.v@192:202
  wire              rx_sync;

  // spi

  assign spi_adc_csn = spi_csn[0];
  assign spi_adc_clk = spi_clk;
  assign spi_ext_csn_0 = spi_csn[1];
  assign spi_ext_csn_1 = spi_csn[2];
  assign spi_ext_clk = spi_clk;

  // default logic

Clone Blocks 5:
hdl/projects/fmcadc2/vc707/system_top.v@193:203

  // spi

  assign spi_adc_csn = spi_csn[0];
  assign spi_adc_clk = spi_clk;
  assign spi_ext_csn_0 = spi_csn[1];
  assign spi_ext_csn_1 = spi_csn[2];
  assign spi_ext_clk = spi_clk;

  // default logic


Clone Blocks 6:
hdl/projects/fmcadc2/zc706/system_top.v@210:220
  wire            rx_sysref;
  wire            rx_sync;

  // spi

  assign spi_adc_csn = spi0_csn[0];
  assign spi_adc_clk = spi_clk;
  assign spi_ext_csn_0 = spi0_csn[1];
  assign spi_ext_csn_1 = spi0_csn[2];
  assign spi_ext_clk = spi_clk;


Clone Blocks 7:
hdl/projects/fmcadc2/zc706/system_top.v@214:224

  assign spi_adc_csn = spi0_csn[0];
  assign spi_adc_clk = spi_clk;
  assign spi_ext_csn_0 = spi0_csn[1];
  assign spi_ext_csn_1 = spi0_csn[2];
  assign spi_ext_clk = spi_clk;

  // instantiations

  IBUFDS_GTE2 i_ibufds_rx_ref_clk (
    .CEB (1'd0),

Clone Blocks 8:
hdl/projects/fmcadc2/zc706/system_top.v@213:223
  // spi

  assign spi_adc_csn = spi0_csn[0];
  assign spi_adc_clk = spi_clk;
  assign spi_ext_csn_0 = spi0_csn[1];
  assign spi_ext_csn_1 = spi0_csn[2];
  assign spi_ext_clk = spi_clk;

  // instantiations

  IBUFDS_GTE2 i_ibufds_rx_ref_clk (

Clone Blocks 9:
hdl/projects/fmcadc2/vc707/system_top.v@191:201
  wire              rx_sysref;
  wire              rx_sync;

  // spi

  assign spi_adc_csn = spi_csn[0];
  assign spi_adc_clk = spi_clk;
  assign spi_ext_csn_0 = spi_csn[1];
  assign spi_ext_csn_1 = spi_csn[2];
  assign spi_ext_clk = spi_clk;


