Pipelined CPU
--

An experiment in buliding a simple pipelined CPU in verilog

- 32 bit opcodes
  - LDA load register from address
  - STA store register to address
  - ADD add two registers together and store result in another register

Build and run Tests
--

``` bash
./run_tests.sh
```