<!DOCTYPE html>
<html lang="en">
<head>
    <link href='//fonts.googleapis.com/css?family=Source+Sans+Pro:300,400,700,400italic' rel='stylesheet' type='text/css'>

    <link rel="stylesheet" type="text/css" href="https://udaltsovrepo.github.io/resume_page.io/theme/css/font-awesome.min.css">
    <link rel="stylesheet" type="text/css" href="https://udaltsovrepo.github.io/resume_page.io/theme/css/bootstrap.min.css" />
    <link rel="stylesheet" type="text/css" href="https://udaltsovrepo.github.io/resume_page.io/theme/css/main-6.css" />


    <link href="https://udaltsovrepo.github.io/resume_page.io/feeds/all.atom.xml" type="application/atom+xml" rel="alternate" title="Bogdan's Blog Atom">



    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <meta name="HandheldFriendly" content="True" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta name="robots" content="" />


    <meta name="author" content="Bogdan Udaltsov" />
    <meta name="description" content="" />
    <title>Bogdan's Blog</title>

</head>

<body id="index" class="home">

<div class="wrapper">
<!-- Use icons from fontawesome when you are adding new item in the contact list  -->             
 
<div class="sidebar-wrapper">
    <div class="profile-container">
        <img class="profile-img" src="https://udaltsovrepo.github.io/resume_page.io/theme/images/sitelogo.jpeg" alt="profile picture" />
        <h1 class="name">Bogdan Udaltsov</h1>
        <h3 class="tagline">Application engineer</h3>
    </div><!--//profile-container-->
    
    <div class="contact-container container-block">
        <ul class="list-unstyled contact-list">
           
            <li class="email"><i class="fa fa-envelope"></i><a href="mailto: udaltsov.en@gmail.com">udaltsov.en@gmail.com</a></li>
            
            <li class="phone"><i class="fa fa-phone"></i><a href="tel:(+48) 721718956">(+48) 721718956</a></li>
            
            <li class="website"><i class="fa fa-globe"></i><a href="http://empty" target="_blank">empty</a></li>
            
            <li class="linkedin"><i class="fa fa-linkedin"></i><a href="https://in.linkedin.com/in/empty" target="_blank">linkedin.com/in/empty</a></li>
            
            <li class="github"><i class="fa fa-github"></i><a href="http://github.com/empty" target="_blank">github.com/empty</a></li>
        </ul>
    </div><!--//contact-container-->

<div class="languages-container container-block">
	<h2 class="container-block-title">Languages</h2>
	<ul class="list-unstyled interests-list">
		<li>Russian <span class="lang-desc">(Native)</span></li>
		<li>English <span class="lang-desc">(Upper-Intermediate)</span></li>
		<li>Polish <span class="lang-desc">(Intermediate)</span></li>
		<li>Belarusian <span class="lang-desc">(Native)</span></li>
	</ul>
</div><!--//interests-->
<div class="interests-container container-block">
	<h2 class="container-block-title">Interests</h2>
	<ul class="list-unstyled interests-list">
		   <li>Programming</li>
		   <li>Reading</li>
		   <li>Cycling</li>
	</ul>
</div><!--//interests-->
</div><!--//sidebar-wrapper-->    <div class="main-wrapper">
       
<section class="section summary-section">
<h2 class="section-title"><i class="fa fa-user"></i>About me</h2>
<div class="summary">
    <p>Practical and versatile Radio Engineer with work experience on different positions from technician 
                  to the senior engineer. Providing product from idea to practical realization, with mechanical parts 
                  and documentary. Adore to acquire new knowledge and solve modern tasks in engineering</p>
</div><!--//summary-->
</section><!--//section-->

<section class="section educations-section">
    <h2 class="section-title"><i class="fa fa-institution"></i>Education</h2>
        <div class="item">
            <div class="meta">
                <div class="upper-row">
                    <h4 class="degree">Masters in Radiotechnics</h4>
                    <div class="info">Moscow Power Engeineering Institute(Technical University)</div>
                    <p> </p>
	                  <h5 class="time">2016 - 2020</h5>
                </div><!--//upper-row-->
            </div><!--//meta-->
        </div><!--//item-->
        <div class="item">
            <div class="meta">
                <div class="upper-row">
                    <h4 class="degree">B.E in Radiotechnics</h4>
                    <div class="info">Moscow State Institute of Radio Engineering, Electronics and Automation (Technical University)</div>
                    <p> </p>
	                  <h5 class="time">2012 - 2016</h5>
                </div><!--//upper-row-->
            </div><!--//meta-->
        </div><!--//item-->
</section><!--//section-->

<section class="section experiences-section">
    <h2 class="section-title"><i class="fa fa-briefcase"></i>Experiences</h2>
        <div class="item">
            <div class="meta">
                <div class="upper-row">
                    <h4 class="degree">Application Engineer</h4>
                    <div class="info">Cadence Design Systems</div>
                    <p> </p>
	                  <h5 class="time">Nov 2022 - Present</h5>
                </div><!--//upper-row-->
            </div><!--//meta-->
        </div><!--//item-->
        <div class="item">
            <div class="meta">
                <div class="upper-row">
                    <h4 class="degree">Module verification design engineer</h4>
                    <div class="info">Tecon MT</div>
                    <p> </p>
	                  <h5 class="time">Jul 2021 - Aug 2022</h5>
                </div><!--//upper-row-->
            </div><!--//meta-->
        </div><!--//item-->
        <div class="item">
            <div class="meta">
                <div class="upper-row">
                    <h4 class="degree">Seniour RF design engineer</h4>
                    <div class="info">Engineering center Era</div>
                    <p> </p>
	                  <h5 class="time">Nov 2014 - Jul 2021</h5>
                </div><!--//upper-row-->
            </div><!--//meta-->
        </div><!--//item-->
</section><!--//section-->
                    
<section class="section projects-section">
    <h2 class="section-title"><i class="fa fa-archive"></i>Projects</h2>
        <div class="item">
          <div class="meta">
            <div class="upper-row">
              <h4 class="degree"> Design and Verification reuse library</h4>
              <div class="info"> Hub creation with design reuse modules for different purposes and verification components. Static website with sphinx engine was written with search
        included(stork-search) and deployed on the github pages.
        </div>
              <h5 class="position">Cadence Design Systems</h5>
            </div><!--//item-->
          </div><!--//item-->
        </div><!--//item-->
        <div class="item">
          <div class="meta">
            <div class="upper-row">
              <h4 class="degree"> Memory integration testing</h4>
              <div class="info">  Creating verification environment from scratch using uvm-methodology for performing connectivity check of the inner memory modules of
                        different types. In addition to this task, verification of these memories was added. All envirionment was written, 
                        according to the way, which was described in the article on the DVCON by Dave Rich form Siemens with abstract interface usage, for avoiding parametrization,
                        and full incapsulation of the interface signals. 
        </div>
              <h5 class="position">Cadence Design Systems</h5>
            </div><!--//item-->
          </div><!--//item-->
        </div><!--//item-->
        <div class="item">
          <div class="meta">
            <div class="upper-row">
              <h4 class="degree"> Chip's synthesis</h4>
              <div class="info"> Performing synthesys of the chip, with advance nodes usage in the Genus software with LEC. Writing SDC constraints for the synthesis.
                        Prepring scripts for customer for different purposes, such as simulation, synthesis, formal checks, etc.
        </div>
              <h5 class="position">Cadence Design Systems</h5>
            </div><!--//item-->
          </div><!--//item-->
        </div><!--//item-->
        <div class="item">
          <div class="meta">
            <div class="upper-row">
              <h4 class="degree"> Soundwire IP integration and verification</h4>
              <div class="info">Integration of the IP into existing chip from the customer's side and providing verification according to the verification plan and existing 
        verification environment. All legacy environment was written in an old-fashioned way, so it was rewritten in the UVM. Original testcases were debugged. 
        For the verification VIP from Cadence was used, and verification was impelemented with legacy code support. 
        For verification plan was used Vmanager, as for the regression with vsif scripts, simulator was the xcelium.
        </div>
              <h5 class="position">Cadence Design Systems</h5>
            </div><!--//item-->
          </div><!--//item-->
        </div><!--//item-->
        <div class="item">
          <div class="meta">
            <div class="upper-row">
              <h4 class="degree"> Module Verification</h4>
              <div class="info">Verification of the company's IP with the custom protocol. IP is an converter from one kind of traffic into AXI4 traffic 
        with multiple modes. Full verification environment was written from scratch, using UVM methodology, according to the verification plan and resoponses from the meetups with the 
        design team. For AXI4 load was used VIP from Synopsys. At the end it was put on the regress, using Jenkins, 
        for collecting coverge and it's observation. For verification plan creation and coverage annotation Verdi software was used, simulator was Synopsys VCS.
        </div>
              <h5 class="position">Tecon MT</h5>
            </div><!--//item-->
          </div><!--//item-->
        </div><!--//item-->
        <div class="item">
          <div class="meta">
            <div class="upper-row">
              <h4 class="degree"> IC_SPEC finder</h4>
              <div class="info">  Program with GUI for downloading pdfs for the ICs, which are defined in the textfile.
                        Full code is written in python, with additional imported packages, such as
                        phantom, for browsing in hide mode, and selenium, for parsing webpage and trigger events.
        </div>
              <h5 class="position">Pet-project</h5>
            </div><!--//item-->
          </div><!--//item-->
        </div><!--//item-->
        <div class="item">
          <div class="meta">
            <div class="upper-row">
              <h4 class="degree"> Stand for measurements automation</h4>
              <div class="info">  Automotive measurable stand, which consists of multiple software-measurable tools
                        such as generators, specter analyzers, scalar and vector analyzers, etc. plus the system
                        for configuring the measurable device, and the program for analyzing and parsing final data.
                        The main task of this project is to give to any user an opportunity to choose measurable device and 
                        scripts for basic measurements. After the completion of the measurements, automatically fill the xsl
                        template with parsed data and print it.
        </div>
              <h5 class="position">Pet-project</h5>
            </div><!--//item-->
          </div><!--//item-->
        </div><!--//item-->
        <div class="item">
          <div class="meta">
            <div class="upper-row">
              <h4 class="degree"> RF-transcievers for various purposes</h4>
              <div class="info"> Equipment creation according to the technical specification, with multiple steps. 
                        For PCB and Shematics Altium Designer was used. 
                        Various tools for microwave modelling: Microwave CST, Ansys HFSS, Keysight MWO.
                        In the majority Intel Altera FPGAs were used, so Quartus was chosen as software for firmware creation.
                        STM32 were used as top-priority MCs, for its firmwares Eclipse or Coocox IDE. At the end for 
                        adjuastments and measurements different tools were used from multimeter to spectrum analyzers.
        </div>
              <h5 class="position">Engineering Center Era</h5>
            </div><!--//item-->
          </div><!--//item-->
        </div><!--//item-->
</section><!--//section-->
                    
<section class="section educations-section">
    <h2 class="section-title"><i class="fa fa-graduation-cap"></i>Licenses & certifications</h2>
        <div class="item">
            <div class="meta">
                <div class="upper-row">
	                  <h4 class="name">SystemVerilog Assertions v5.1 Exam</h4>
	                  <div class="author">Cadence Design Systems</div>
                    <p> </p>
	                  <h5 class="time">Feb 2023</h5>
                </div><!--//upper-row-->
            </div><!--//meta-->
        </div><!--//item-->
        <div class="item">
            <div class="meta">
                <div class="upper-row">
	                  <h4 class="name">SystemVerilog Accelerated Verification with UVM v1.2.5 Exam</h4>
	                  <div class="author">Cadence Design Systems</div>
                    <p> </p>
	                  <h5 class="time">Nov 2022</h5>
                </div><!--//upper-row-->
            </div><!--//meta-->
        </div><!--//item-->
        <div class="item">
            <div class="meta">
                <div class="upper-row">
	                  <h4 class="name">SystemVerilog for Design and Verification v21.10 Exam</h4>
	                  <div class="author">Cadence Design Systems</div>
                    <p> </p>
	                  <h5 class="time">Nov 2022</h5>
                </div><!--//upper-row-->
            </div><!--//meta-->
        </div><!--//item-->
        <div class="item">
            <div class="meta">
                <div class="upper-row">
	                  <h4 class="name">SystemVerilog Assertions v5.1 Exam</h4>
	                  <div class="author">Cadence Design Systems</div>
                    <p> </p>
	                  <h5 class="time">Feb 2020</h5>
                </div><!--//upper-row-->
            </div><!--//meta-->
        </div><!--//item-->
        <div class="item">
            <div class="meta">
                <div class="upper-row">
	                  <h4 class="name">Basics of radiolocation and navigation</h4>
	                  <div class="author">Moscow Aviation Institute (National Research University MAI)</div>
                    <p> </p>
	                  <h5 class="time">Mar 2020</h5>
                </div><!--//upper-row-->
            </div><!--//meta-->
        </div><!--//item-->
        <div class="item">
            <div class="meta">
                <div class="upper-row">
	                  <h4 class="name">Anti-jamming equipment design (Altium Designer)</h4>
	                  <div class="author">NPF Rodnik</div>
                    <p> </p>
	                  <h5 class="time">Feb 2018</h5>
                </div><!--//upper-row-->
            </div><!--//meta-->
        </div><!--//item-->
        <div class="item">
            <div class="meta">
                <div class="upper-row">
	                  <h4 class="name">Circuit design and signal integrity (Altium Designer)</h4>
	                  <div class="author">NPF Rodnik</div>
                    <p> </p>
	                  <h5 class="time">Feb 2018</h5>
                </div><!--//upper-row-->
            </div><!--//meta-->
        </div><!--//item-->
</section><!--//section-->

<section class="skills-section section">
    <h2 class="section-title"><i class="fa fa-rocket"></i>Skills &amp; Proficiency</h2>
    <div class="skillset">        
            <div class="item">
                <h3 class="level-title">SystemVerilog</h3>
                <div class="level-bar">
                    <div class="level-bar-inner" data-level="95%">
                    </div>                                      
                </div><!--//level-bar-->                                 
            </div><!--//item-->
            <div class="item">
                <h3 class="level-title">UVM</h3>
                <div class="level-bar">
                    <div class="level-bar-inner" data-level="90%">
                    </div>                                      
                </div><!--//level-bar-->                                 
            </div><!--//item-->
            <div class="item">
                <h3 class="level-title">Python</h3>
                <div class="level-bar">
                    <div class="level-bar-inner" data-level="85%">
                    </div>                                      
                </div><!--//level-bar-->                                 
            </div><!--//item-->
            <div class="item">
                <h3 class="level-title">C++</h3>
                <div class="level-bar">
                    <div class="level-bar-inner" data-level="80%">
                    </div>                                      
                </div><!--//level-bar-->                                 
            </div><!--//item-->
    </div>  
</section><!--//skills-section-->
        
    </div><!--//main-body-->
</div>

    <script type="text/javascript" src="https://udaltsovrepo.github.io/resume_page.io/theme/js/jquery-1.11.3.min.js"></script>
    <script type="text/javascript" src="https://udaltsovrepo.github.io/resume_page.io/theme/js/bootstrap.min.js"></script>
    <script type="text/javascript" src="https://udaltsovrepo.github.io/resume_page.io/theme/js/main.js"></script>
</body>
</html>