$date
	Sun Oct 23 04:23:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#642945
b1000 !
1"
#642946
b1000 &
b1000 %
1$
#642947
0"
#642950
b100 &
b100 %
#642954
b10 &
b10 %
#642958
b1 &
1#
b1 %
#642962
b0 &
b0 %
0#
0$
#1668891
b10001 !
1"
#1668894
b10001 &
b10001 %
1$
#1668895
0"
#1668898
b110100 &
b110100 %
#1668902
b11010 &
b11010 %
#1668906
b1101 &
b1101 %
#1668910
b101000 &
b101000 %
#1668914
b10100 &
b10100 %
#1668918
b1010 &
b1010 %
#1668922
b101 &
b101 %
#1668926
b10000 &
b10000 %
#1668930
b1000 &
b1000 %
#1668934
b100 &
b100 %
#1668938
b10 &
b10 %
#1668942
b1 &
1#
b1 %
#1668946
b0 &
b0 %
0#
0$
#2631284
b11101 !
1"
#2631286
b11101 &
b11101 %
1$
#2631287
0"
#2631290
b1011000 &
b1011000 %
#2631294
b101100 &
b101100 %
#2631298
b10110 &
b10110 %
#2631302
b1011 &
b1011 %
#2631306
b100010 &
b100010 %
#2631310
b10001 &
b10001 %
#2631314
b110100 &
b110100 %
#2631318
b11010 &
b11010 %
#2631322
b1101 &
b1101 %
#2631326
b101000 &
b101000 %
#2631330
b10100 &
b10100 %
#2631334
b1010 &
b1010 %
#2631338
b101 &
b101 %
#2631342
b10000 &
b10000 %
#2631346
b1000 &
b1000 %
#2631350
b100 &
b100 %
#2631354
b10 &
b10 %
#2631358
b1 &
1#
b1 %
#2631362
b0 &
b0 %
0#
0$
#4500012
