read -sv run_verilog_mid/adder_32b_10_60_4bb88a31b79d1cda10bdc3b2d9291e8d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_60_4bb88a31b79d1cda10bdc3b2d9291e8d_yosys.v
