Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Feb 28 00:08:13 2024
| Host         : LAPTOP-14LFSBII running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4_top_timing_summary_routed.rpt -pb lab4_top_timing_summary_routed.pb -rpx lab4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT3/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.072ns  (logic 4.009ns (66.015%)  route 2.064ns (33.985%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  UUT3/Q_reg/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UUT3/Q_reg/Q
                         net (fo=1, routed)           2.064     2.520    Q3_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.072 r  Q3_OBUF_inst/O
                         net (fo=0)                   0.000     6.072    Q3
    J13                                                               r  Q3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 3.976ns (68.179%)  route 1.856ns (31.821%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  UUT1/Q_reg/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UUT1/Q_reg/Q
                         net (fo=1, routed)           1.856     2.312    Q1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     5.832 r  Q1_OBUF_inst/O
                         net (fo=0)                   0.000     5.832    Q1
    H17                                                               r  Q1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.710ns  (logic 3.991ns (69.905%)  route 1.718ns (30.095%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  UUT2/Q_reg/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UUT2/Q_reg/Q
                         net (fo=1, routed)           1.718     2.174    Q2_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.710 r  Q2_OBUF_inst/O
                         net (fo=0)                   0.000     5.710    Q2
    K15                                                               r  Q2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT4/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.684ns  (logic 4.007ns (70.491%)  route 1.677ns (29.509%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  UUT4/Q_reg/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  UUT4/Q_reg/Q
                         net (fo=1, routed)           1.677     2.133    Q4_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.551     5.684 r  Q4_OBUF_inst/O
                         net (fo=0)                   0.000     5.684    Q4
    N14                                                               r  Q4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT5/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.537ns  (logic 4.008ns (72.377%)  route 1.530ns (27.623%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE                         0.000     0.000 r  UUT5/Q_reg/C
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  UUT5/Q_reg/Q
                         net (fo=1, routed)           1.530     1.986    Q5_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.552     5.537 r  Q5_OBUF_inst/O
                         net (fo=0)                   0.000     5.537    Q5
    R18                                                               r  Q5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetL
                            (input port)
  Destination:            UUT3/Q_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.751ns  (logic 1.601ns (33.702%)  route 3.150ns (66.298%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  ResetL (IN)
                         net (fo=0)                   0.000     0.000    ResetL
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  ResetL_IBUF_inst/O
                         net (fo=1, routed)           1.639     3.116    UUT5/ResetL_IBUF
    SLICE_X0Y82          LUT1 (Prop_lut1_I0_O)        0.124     3.240 r  UUT5/Q_i_1/O
                         net (fo=2, routed)           1.511     4.751    UUT3/p_0_in
    SLICE_X0Y102         FDRE                                         r  UUT3/Q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetL
                            (input port)
  Destination:            UUT5/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.921ns  (logic 1.601ns (40.832%)  route 2.320ns (59.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ResetL (IN)
                         net (fo=0)                   0.000     0.000    ResetL
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  ResetL_IBUF_inst/O
                         net (fo=1, routed)           1.639     3.116    UUT5/ResetL_IBUF
    SLICE_X0Y82          LUT1 (Prop_lut1_I0_O)        0.124     3.240 f  UUT5/Q_i_1/O
                         net (fo=2, routed)           0.681     3.921    UUT5/p_0_in
    SLICE_X1Y86          FDCE                                         f  UUT5/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            UUT4/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.981ns  (logic 1.478ns (49.562%)  route 1.504ns (50.438%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  D_IBUF_inst/O
                         net (fo=5, routed)           1.504     2.981    UUT4/D
    SLICE_X0Y86          FDCE                                         r  UUT4/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            UUT5/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.975ns  (logic 1.478ns (49.660%)  route 1.498ns (50.340%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  D_IBUF_inst/O
                         net (fo=5, routed)           1.498     2.975    UUT5/D
    SLICE_X1Y86          FDCE                                         r  UUT5/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetH
                            (input port)
  Destination:            UUT2/Q_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.928ns  (logic 1.485ns (50.722%)  route 1.443ns (49.278%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  ResetH (IN)
                         net (fo=0)                   0.000     0.000    ResetH
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  ResetH_IBUF_inst/O
                         net (fo=2, routed)           1.443     2.928    UUT2/ResetH
    SLICE_X0Y99          FDRE                                         r  UUT2/Q_reg/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            UUT3/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.245ns (38.859%)  route 0.386ns (61.141%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  D_IBUF_inst/O
                         net (fo=5, routed)           0.386     0.632    UUT3/D_IBUF
    SLICE_X0Y102         FDRE                                         r  UUT3/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            UUT2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.245ns (37.820%)  route 0.404ns (62.180%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  D_IBUF_inst/O
                         net (fo=5, routed)           0.404     0.649    UUT2/D_IBUF
    SLICE_X0Y99          FDRE                                         r  UUT2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetH
                            (input port)
  Destination:            UUT4/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.253ns (37.740%)  route 0.417ns (62.260%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  ResetH (IN)
                         net (fo=0)                   0.000     0.000    ResetH
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  ResetH_IBUF_inst/O
                         net (fo=2, routed)           0.417     0.670    UUT4/ResetH
    SLICE_X0Y86          FDCE                                         f  UUT4/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            UUT1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.245ns (34.468%)  route 0.467ns (65.532%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  D_IBUF_inst/O
                         net (fo=5, routed)           0.467     0.712    UUT1/D_IBUF
    SLICE_X0Y108         FDRE                                         r  UUT1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetH
                            (input port)
  Destination:            UUT2/Q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.833ns  (logic 0.253ns (30.372%)  route 0.580ns (69.628%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  ResetH (IN)
                         net (fo=0)                   0.000     0.000    ResetH
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  ResetH_IBUF_inst/O
                         net (fo=2, routed)           0.580     0.833    UUT2/ResetH
    SLICE_X0Y99          FDRE                                         r  UUT2/Q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            UUT5/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.874ns  (logic 0.245ns (28.074%)  route 0.629ns (71.926%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  D_IBUF_inst/O
                         net (fo=5, routed)           0.629     0.874    UUT5/D
    SLICE_X1Y86          FDCE                                         r  UUT5/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            UUT4/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.880ns  (logic 0.245ns (27.887%)  route 0.635ns (72.113%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  D_IBUF_inst/O
                         net (fo=5, routed)           0.635     0.880    UUT4/D
    SLICE_X0Y86          FDCE                                         r  UUT4/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetL
                            (input port)
  Destination:            UUT5/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.290ns (24.308%)  route 0.903ns (75.692%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ResetL (IN)
                         net (fo=0)                   0.000     0.000    ResetL
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  ResetL_IBUF_inst/O
                         net (fo=1, routed)           0.652     0.897    UUT5/ResetL_IBUF
    SLICE_X0Y82          LUT1 (Prop_lut1_I0_O)        0.045     0.942 f  UUT5/Q_i_1/O
                         net (fo=2, routed)           0.251     1.193    UUT5/p_0_in
    SLICE_X1Y86          FDCE                                         f  UUT5/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResetL
                            (input port)
  Destination:            UUT3/Q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.538ns  (logic 0.290ns (18.860%)  route 1.248ns (81.140%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  ResetL (IN)
                         net (fo=0)                   0.000     0.000    ResetL
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  ResetL_IBUF_inst/O
                         net (fo=1, routed)           0.652     0.897    UUT5/ResetL_IBUF
    SLICE_X0Y82          LUT1 (Prop_lut1_I0_O)        0.045     0.942 r  UUT5/Q_i_1/O
                         net (fo=2, routed)           0.596     1.538    UUT3/p_0_in
    SLICE_X0Y102         FDRE                                         r  UUT3/Q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT5/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.676ns  (logic 1.393ns (83.141%)  route 0.283ns (16.859%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE                         0.000     0.000 r  UUT5/Q_reg/C
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UUT5/Q_reg/Q
                         net (fo=1, routed)           0.283     0.424    Q5_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.676 r  Q5_OBUF_inst/O
                         net (fo=0)                   0.000     1.676    Q5
    R18                                                               r  Q5 (OUT)
  -------------------------------------------------------------------    -------------------





