Classic Timing Analyzer report for FPGA_Main
Thu Feb 14 21:36:04 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+---------------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------+-------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.733 ns                         ; mbed_pulse          ; sample~reg0       ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.917 ns                         ; mbed_data[2]~reg0   ; mbed_data[2]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.840 ns                        ; mbed_pulse          ; mbed_data[0]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 350.39 MHz ( period = 2.854 ns ) ; pulse_count[2]~reg0 ; mbed_data[8]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                     ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------+-------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; pulse_count[2]~reg0 ; mbed_data[0]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; pulse_count[2]~reg0 ; mbed_data[1]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; pulse_count[2]~reg0 ; mbed_data[2]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; pulse_count[2]~reg0 ; mbed_data[3]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; pulse_count[2]~reg0 ; mbed_data[4]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; pulse_count[2]~reg0 ; mbed_data[5]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; pulse_count[2]~reg0 ; mbed_data[6]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; pulse_count[2]~reg0 ; mbed_data[7]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; pulse_count[2]~reg0 ; mbed_data[8]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 378.21 MHz ( period = 2.644 ns )               ; pulse_count[0]~reg0 ; mbed_data[0]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A   ; 378.21 MHz ( period = 2.644 ns )               ; pulse_count[0]~reg0 ; mbed_data[1]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A   ; 378.21 MHz ( period = 2.644 ns )               ; pulse_count[0]~reg0 ; mbed_data[2]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A   ; 378.21 MHz ( period = 2.644 ns )               ; pulse_count[0]~reg0 ; mbed_data[3]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A   ; 378.21 MHz ( period = 2.644 ns )               ; pulse_count[0]~reg0 ; mbed_data[4]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A   ; 378.21 MHz ( period = 2.644 ns )               ; pulse_count[0]~reg0 ; mbed_data[5]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A   ; 378.21 MHz ( period = 2.644 ns )               ; pulse_count[0]~reg0 ; mbed_data[6]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A   ; 378.21 MHz ( period = 2.644 ns )               ; pulse_count[0]~reg0 ; mbed_data[7]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A   ; 378.21 MHz ( period = 2.644 ns )               ; pulse_count[0]~reg0 ; mbed_data[8]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[3]~reg0 ; mbed_data[0]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[3]~reg0 ; mbed_data[1]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[3]~reg0 ; mbed_data[2]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[3]~reg0 ; mbed_data[3]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[3]~reg0 ; mbed_data[4]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[3]~reg0 ; mbed_data[5]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[3]~reg0 ; mbed_data[6]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[3]~reg0 ; mbed_data[7]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[3]~reg0 ; mbed_data[8]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[1]~reg0 ; mbed_data[0]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.047 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[1]~reg0 ; mbed_data[1]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.047 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[1]~reg0 ; mbed_data[2]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.047 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[1]~reg0 ; mbed_data[3]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.047 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[1]~reg0 ; mbed_data[4]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.047 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[1]~reg0 ; mbed_data[5]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.047 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[1]~reg0 ; mbed_data[6]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.047 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[1]~reg0 ; mbed_data[7]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.047 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[1]~reg0 ; mbed_data[8]~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.047 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; sample~reg0         ; mbed_data[0]~reg0   ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; sample~reg0         ; mbed_data[1]~reg0   ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; sample~reg0         ; mbed_data[2]~reg0   ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; sample~reg0         ; mbed_data[3]~reg0   ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; sample~reg0         ; mbed_data[4]~reg0   ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; sample~reg0         ; mbed_data[5]~reg0   ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; sample~reg0         ; mbed_data[6]~reg0   ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; sample~reg0         ; mbed_data[7]~reg0   ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; sample~reg0         ; mbed_data[8]~reg0   ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[2]~reg0 ; sample~reg0         ; clk        ; clk      ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[0]~reg0 ; sample~reg0         ; clk        ; clk      ; None                        ; None                      ; 1.701 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[1]~reg0 ; pulse_count[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.509 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[3]~reg0 ; pulse_count[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[3]~reg0 ; sample~reg0         ; clk        ; clk      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[0]~reg0 ; pulse_count[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.448 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[2]~reg0 ; pulse_count[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.425 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[0]~reg0 ; pulse_count[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[3]~reg0 ; pulse_count[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[2]~reg0 ; pulse_count[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.392 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[1]~reg0 ; sample~reg0         ; clk        ; clk      ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; sample~reg0         ; pulse_count[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.327 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; sample~reg0         ; pulse_count[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.327 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; sample~reg0         ; pulse_count[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.327 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; sample~reg0         ; pulse_count[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.327 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[3]~reg0 ; pulse_count[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[1]~reg0 ; pulse_count[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[1]~reg0 ; pulse_count[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.160 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; mbed_data[0]~reg0   ; mbed_data[1]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; mbed_data[6]~reg0   ; mbed_data[7]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.780 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[0]~reg0 ; pulse_count[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.647 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; mbed_data[3]~reg0   ; mbed_data[4]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.645 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; mbed_data[2]~reg0   ; mbed_data[3]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.643 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; mbed_data[7]~reg0   ; mbed_data[8]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.642 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; mbed_data[1]~reg0   ; mbed_data[2]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.634 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; mbed_data[5]~reg0   ; mbed_data[6]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.634 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; mbed_data[4]~reg0   ; mbed_data[5]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.632 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; sample~reg0         ; sample~reg0         ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[2]~reg0 ; pulse_count[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[0]~reg0 ; pulse_count[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[3]~reg0 ; pulse_count[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; pulse_count[1]~reg0 ; pulse_count[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+------------+-------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                ; To Clock ;
+-------+--------------+------------+------------+-------------------+----------+
; N/A   ; None         ; 3.733 ns   ; mbed_pulse ; sample~reg0       ; clk      ;
; N/A   ; None         ; 3.088 ns   ; mbed_pulse ; mbed_data[0]~reg0 ; clk      ;
+-------+--------------+------------+------------+-------------------+----------+


+---------------------------------------------------------------------------------------+
; tco                                                                                   ;
+-------+--------------+------------+---------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To             ; From Clock ;
+-------+--------------+------------+---------------------+----------------+------------+
; N/A   ; None         ; 8.917 ns   ; mbed_data[2]~reg0   ; mbed_data[2]   ; clk        ;
; N/A   ; None         ; 7.700 ns   ; mbed_data[4]~reg0   ; mbed_data[4]   ; clk        ;
; N/A   ; None         ; 7.519 ns   ; pulse_count[0]~reg0 ; pulse_count[0] ; clk        ;
; N/A   ; None         ; 7.173 ns   ; pulse_count[2]~reg0 ; pulse_count[2] ; clk        ;
; N/A   ; None         ; 7.134 ns   ; sample~reg0         ; sample         ; clk        ;
; N/A   ; None         ; 7.130 ns   ; mbed_data[0]~reg0   ; mbed_data[0]   ; clk        ;
; N/A   ; None         ; 7.126 ns   ; mbed_data[7]~reg0   ; mbed_data[7]   ; clk        ;
; N/A   ; None         ; 7.114 ns   ; sample~reg0         ; output_ready   ; clk        ;
; N/A   ; None         ; 6.896 ns   ; pulse_count[3]~reg0 ; pulse_count[3] ; clk        ;
; N/A   ; None         ; 6.894 ns   ; pulse_count[1]~reg0 ; pulse_count[1] ; clk        ;
; N/A   ; None         ; 6.877 ns   ; mbed_data[8]~reg0   ; mbed_data[8]   ; clk        ;
; N/A   ; None         ; 6.873 ns   ; mbed_data[6]~reg0   ; mbed_data[6]   ; clk        ;
; N/A   ; None         ; 6.554 ns   ; mbed_data[5]~reg0   ; mbed_data[5]   ; clk        ;
; N/A   ; None         ; 6.554 ns   ; mbed_data[1]~reg0   ; mbed_data[1]   ; clk        ;
; N/A   ; None         ; 6.532 ns   ; mbed_data[3]~reg0   ; mbed_data[3]   ; clk        ;
+-------+--------------+------------+---------------------+----------------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+------------+-------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                ; To Clock ;
+---------------+-------------+-----------+------------+-------------------+----------+
; N/A           ; None        ; -2.840 ns ; mbed_pulse ; mbed_data[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.485 ns ; mbed_pulse ; sample~reg0       ; clk      ;
+---------------+-------------+-----------+------------+-------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Feb 14 21:36:04 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGA_Main -c FPGA_Main --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 350.39 MHz between source register "pulse_count[2]~reg0" and destination register "mbed_data[0]~reg0" (period= 2.854 ns)
    Info: + Longest register to register delay is 2.615 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N15; Fanout = 5; REG Node = 'pulse_count[2]~reg0'
        Info: 2: + IC(0.568 ns) + CELL(0.542 ns) = 1.110 ns; Loc. = LCCOMB_X1_Y7_N10; Fanout = 2; COMB Node = 'LessThan0~0'
        Info: 3: + IC(0.304 ns) + CELL(0.178 ns) = 1.592 ns; Loc. = LCCOMB_X1_Y7_N20; Fanout = 9; COMB Node = 'mbed_data[0]~0'
        Info: 4: + IC(0.265 ns) + CELL(0.758 ns) = 2.615 ns; Loc. = LCFF_X1_Y7_N9; Fanout = 2; REG Node = 'mbed_data[0]~reg0'
        Info: Total cell delay = 1.478 ns ( 56.52 % )
        Info: Total interconnect delay = 1.137 ns ( 43.48 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.836 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X1_Y7_N9; Fanout = 2; REG Node = 'mbed_data[0]~reg0'
            Info: Total cell delay = 1.628 ns ( 57.40 % )
            Info: Total interconnect delay = 1.208 ns ( 42.60 % )
        Info: - Longest clock path from clock "clk" to source register is 2.836 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X1_Y7_N15; Fanout = 5; REG Node = 'pulse_count[2]~reg0'
            Info: Total cell delay = 1.628 ns ( 57.40 % )
            Info: Total interconnect delay = 1.208 ns ( 42.60 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "sample~reg0" (data pin = "mbed_pulse", clock pin = "clk") is 3.733 ns
    Info: + Longest pin to register delay is 6.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_R6; Fanout = 2; PIN Node = 'mbed_pulse'
        Info: 2: + IC(5.126 ns) + CELL(0.542 ns) = 6.512 ns; Loc. = LCCOMB_X2_Y7_N8; Fanout = 1; COMB Node = 'sample~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.608 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 8; REG Node = 'sample~reg0'
        Info: Total cell delay = 1.482 ns ( 22.43 % )
        Info: Total interconnect delay = 5.126 ns ( 77.57 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.837 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.971 ns) + CELL(0.602 ns) = 2.837 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 8; REG Node = 'sample~reg0'
        Info: Total cell delay = 1.628 ns ( 57.38 % )
        Info: Total interconnect delay = 1.209 ns ( 42.62 % )
Info: tco from clock "clk" to destination pin "mbed_data[2]" through register "mbed_data[2]~reg0" is 8.917 ns
    Info: + Longest clock path from clock "clk" to source register is 2.836 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X1_Y7_N29; Fanout = 2; REG Node = 'mbed_data[2]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.40 % )
        Info: Total interconnect delay = 1.208 ns ( 42.60 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.804 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N29; Fanout = 2; REG Node = 'mbed_data[2]~reg0'
        Info: 2: + IC(2.828 ns) + CELL(2.976 ns) = 5.804 ns; Loc. = PIN_E7; Fanout = 0; PIN Node = 'mbed_data[2]'
        Info: Total cell delay = 2.976 ns ( 51.27 % )
        Info: Total interconnect delay = 2.828 ns ( 48.73 % )
Info: th for register "mbed_data[0]~reg0" (data pin = "mbed_pulse", clock pin = "clk") is -2.840 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.836 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X1_Y7_N9; Fanout = 2; REG Node = 'mbed_data[0]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.40 % )
        Info: Total interconnect delay = 1.208 ns ( 42.60 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 5.962 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_R6; Fanout = 2; PIN Node = 'mbed_pulse'
        Info: 2: + IC(4.844 ns) + CELL(0.178 ns) = 5.866 ns; Loc. = LCCOMB_X1_Y7_N8; Fanout = 1; COMB Node = 'mbed_data[0]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 5.962 ns; Loc. = LCFF_X1_Y7_N9; Fanout = 2; REG Node = 'mbed_data[0]~reg0'
        Info: Total cell delay = 1.118 ns ( 18.75 % )
        Info: Total interconnect delay = 4.844 ns ( 81.25 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Thu Feb 14 21:36:04 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


