Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 21 15:41:11 2019
| Host         : DESKTOP-3EC4Q02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Controller_timing_summary_routed.rpt -pb Controller_timing_summary_routed.pb -rpx Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.514        0.000                      0                   84        0.163        0.000                      0                   84        3.000        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK100MHZ                    {0.000 5.000}      10.000          100.000         
  clkfbout_ClockingWizard    {0.000 20.000}     40.000          25.000          
  pixelClock_ClockingWizard  {0.000 19.863}     39.725          25.173          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                      3.000        0.000                       0                     1  
  clkfbout_ClockingWizard                                                                                                                                                     37.845        0.000                       0                     3  
  pixelClock_ClockingWizard       34.514        0.000                      0                   84        0.163        0.000                      0                   84       19.363        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard
  To Clock:  clkfbout_ClockingWizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixelClock_ClockingWizard
  To Clock:  pixelClock_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       34.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.514ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.257ns (29.405%)  route 3.018ns (70.595%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.284 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    -0.835    VSync/HS/CLK
    SLICE_X78Y103        FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  VSync/HS/HCounter_reg[3]/Q
                         net (fo=8, routed)           0.896     0.539    VSync/HS/HCounter_reg__0[3]
    SLICE_X78Y103        LUT4 (Prop_lut4_I2_O)        0.330     0.869 r  VSync/HS/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.845     1.715    VSync/HS/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I3_O)        0.331     2.046 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.628     2.674    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X77Y105        LUT3 (Prop_lut3_I0_O)        0.118     2.792 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.648     3.440    VSync/VCounter
    SLICE_X76Y108        FDRE                                         r  VSync/VCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.580    38.284    VSync/CLK
    SLICE_X76Y108        FDRE                                         r  VSync/VCounter_reg[7]/C
                         clock pessimism              0.560    38.844    
                         clock uncertainty           -0.164    38.680    
    SLICE_X76Y108        FDRE (Setup_fdre_C_R)       -0.726    37.954    VSync/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         37.954    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 34.514    

Slack (MET) :             34.514ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.257ns (29.405%)  route 3.018ns (70.595%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.284 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    -0.835    VSync/HS/CLK
    SLICE_X78Y103        FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  VSync/HS/HCounter_reg[3]/Q
                         net (fo=8, routed)           0.896     0.539    VSync/HS/HCounter_reg__0[3]
    SLICE_X78Y103        LUT4 (Prop_lut4_I2_O)        0.330     0.869 r  VSync/HS/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.845     1.715    VSync/HS/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I3_O)        0.331     2.046 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.628     2.674    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X77Y105        LUT3 (Prop_lut3_I0_O)        0.118     2.792 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.648     3.440    VSync/VCounter
    SLICE_X76Y108        FDRE                                         r  VSync/VCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.580    38.284    VSync/CLK
    SLICE_X76Y108        FDRE                                         r  VSync/VCounter_reg[8]/C
                         clock pessimism              0.560    38.844    
                         clock uncertainty           -0.164    38.680    
    SLICE_X76Y108        FDRE (Setup_fdre_C_R)       -0.726    37.954    VSync/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         37.954    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 34.514    

Slack (MET) :             34.515ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.257ns (29.403%)  route 3.018ns (70.597%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.285 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    -0.835    VSync/HS/CLK
    SLICE_X78Y103        FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  VSync/HS/HCounter_reg[3]/Q
                         net (fo=8, routed)           0.896     0.539    VSync/HS/HCounter_reg__0[3]
    SLICE_X78Y103        LUT4 (Prop_lut4_I2_O)        0.330     0.869 r  VSync/HS/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.845     1.715    VSync/HS/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I3_O)        0.331     2.046 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.628     2.674    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X77Y105        LUT3 (Prop_lut3_I0_O)        0.118     2.792 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.648     3.440    VSync/VCounter
    SLICE_X76Y105        FDRE                                         r  VSync/VCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.581    38.285    VSync/CLK
    SLICE_X76Y105        FDRE                                         r  VSync/VCounter_reg[0]/C
                         clock pessimism              0.560    38.845    
                         clock uncertainty           -0.164    38.681    
    SLICE_X76Y105        FDRE (Setup_fdre_C_R)       -0.726    37.955    VSync/VCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 34.515    

Slack (MET) :             34.515ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.257ns (29.403%)  route 3.018ns (70.597%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.285 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    -0.835    VSync/HS/CLK
    SLICE_X78Y103        FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  VSync/HS/HCounter_reg[3]/Q
                         net (fo=8, routed)           0.896     0.539    VSync/HS/HCounter_reg__0[3]
    SLICE_X78Y103        LUT4 (Prop_lut4_I2_O)        0.330     0.869 r  VSync/HS/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.845     1.715    VSync/HS/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I3_O)        0.331     2.046 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.628     2.674    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X77Y105        LUT3 (Prop_lut3_I0_O)        0.118     2.792 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.648     3.440    VSync/VCounter
    SLICE_X76Y105        FDRE                                         r  VSync/VCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.581    38.285    VSync/CLK
    SLICE_X76Y105        FDRE                                         r  VSync/VCounter_reg[3]/C
                         clock pessimism              0.560    38.845    
                         clock uncertainty           -0.164    38.681    
    SLICE_X76Y105        FDRE (Setup_fdre_C_R)       -0.726    37.955    VSync/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 34.515    

Slack (MET) :             34.515ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.257ns (29.403%)  route 3.018ns (70.597%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.285 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    -0.835    VSync/HS/CLK
    SLICE_X78Y103        FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  VSync/HS/HCounter_reg[3]/Q
                         net (fo=8, routed)           0.896     0.539    VSync/HS/HCounter_reg__0[3]
    SLICE_X78Y103        LUT4 (Prop_lut4_I2_O)        0.330     0.869 r  VSync/HS/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.845     1.715    VSync/HS/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I3_O)        0.331     2.046 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.628     2.674    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X77Y105        LUT3 (Prop_lut3_I0_O)        0.118     2.792 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.648     3.440    VSync/VCounter
    SLICE_X76Y105        FDRE                                         r  VSync/VCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.581    38.285    VSync/CLK
    SLICE_X76Y105        FDRE                                         r  VSync/VCounter_reg[4]/C
                         clock pessimism              0.560    38.845    
                         clock uncertainty           -0.164    38.681    
    SLICE_X76Y105        FDRE (Setup_fdre_C_R)       -0.726    37.955    VSync/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 34.515    

Slack (MET) :             34.515ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.257ns (29.403%)  route 3.018ns (70.597%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.285 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    -0.835    VSync/HS/CLK
    SLICE_X78Y103        FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  VSync/HS/HCounter_reg[3]/Q
                         net (fo=8, routed)           0.896     0.539    VSync/HS/HCounter_reg__0[3]
    SLICE_X78Y103        LUT4 (Prop_lut4_I2_O)        0.330     0.869 r  VSync/HS/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.845     1.715    VSync/HS/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I3_O)        0.331     2.046 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.628     2.674    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X77Y105        LUT3 (Prop_lut3_I0_O)        0.118     2.792 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.648     3.440    VSync/VCounter
    SLICE_X76Y105        FDRE                                         r  VSync/VCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.581    38.285    VSync/CLK
    SLICE_X76Y105        FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism              0.560    38.845    
                         clock uncertainty           -0.164    38.681    
    SLICE_X76Y105        FDRE (Setup_fdre_C_R)       -0.726    37.955    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 34.515    

Slack (MET) :             34.610ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.257ns (29.403%)  route 3.018ns (70.597%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.285 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    -0.835    VSync/HS/CLK
    SLICE_X78Y103        FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  VSync/HS/HCounter_reg[3]/Q
                         net (fo=8, routed)           0.896     0.539    VSync/HS/HCounter_reg__0[3]
    SLICE_X78Y103        LUT4 (Prop_lut4_I2_O)        0.330     0.869 r  VSync/HS/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.845     1.715    VSync/HS/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I3_O)        0.331     2.046 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.628     2.674    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X77Y105        LUT3 (Prop_lut3_I0_O)        0.118     2.792 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.648     3.440    VSync/VCounter
    SLICE_X77Y105        FDRE                                         r  VSync/VCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.581    38.285    VSync/CLK
    SLICE_X77Y105        FDRE                                         r  VSync/VCounter_reg[1]/C
                         clock pessimism              0.560    38.845    
                         clock uncertainty           -0.164    38.681    
    SLICE_X77Y105        FDRE (Setup_fdre_C_R)       -0.631    38.050    VSync/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.050    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 34.610    

Slack (MET) :             34.610ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.257ns (29.403%)  route 3.018ns (70.597%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.285 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    -0.835    VSync/HS/CLK
    SLICE_X78Y103        FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  VSync/HS/HCounter_reg[3]/Q
                         net (fo=8, routed)           0.896     0.539    VSync/HS/HCounter_reg__0[3]
    SLICE_X78Y103        LUT4 (Prop_lut4_I2_O)        0.330     0.869 r  VSync/HS/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.845     1.715    VSync/HS/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I3_O)        0.331     2.046 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.628     2.674    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X77Y105        LUT3 (Prop_lut3_I0_O)        0.118     2.792 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.648     3.440    VSync/VCounter
    SLICE_X77Y105        FDRE                                         r  VSync/VCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.581    38.285    VSync/CLK
    SLICE_X77Y105        FDRE                                         r  VSync/VCounter_reg[2]/C
                         clock pessimism              0.560    38.845    
                         clock uncertainty           -0.164    38.681    
    SLICE_X77Y105        FDRE (Setup_fdre_C_R)       -0.631    38.050    VSync/VCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.050    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 34.610    

Slack (MET) :             34.653ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 1.257ns (30.388%)  route 2.879ns (69.612%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.284 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    -0.835    VSync/HS/CLK
    SLICE_X78Y103        FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  VSync/HS/HCounter_reg[3]/Q
                         net (fo=8, routed)           0.896     0.539    VSync/HS/HCounter_reg__0[3]
    SLICE_X78Y103        LUT4 (Prop_lut4_I2_O)        0.330     0.869 r  VSync/HS/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.845     1.715    VSync/HS/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I3_O)        0.331     2.046 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.628     2.674    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X77Y105        LUT3 (Prop_lut3_I0_O)        0.118     2.792 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.510     3.301    VSync/VCounter
    SLICE_X76Y107        FDRE                                         r  VSync/VCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.580    38.284    VSync/CLK
    SLICE_X76Y107        FDRE                                         r  VSync/VCounter_reg[6]/C
                         clock pessimism              0.560    38.844    
                         clock uncertainty           -0.164    38.680    
    SLICE_X76Y107        FDRE (Setup_fdre_C_R)       -0.726    37.954    VSync/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         37.954    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.653    

Slack (MET) :             34.653ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 1.257ns (30.388%)  route 2.879ns (69.612%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.284 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    -0.835    VSync/HS/CLK
    SLICE_X78Y103        FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  VSync/HS/HCounter_reg[3]/Q
                         net (fo=8, routed)           0.896     0.539    VSync/HS/HCounter_reg__0[3]
    SLICE_X78Y103        LUT4 (Prop_lut4_I2_O)        0.330     0.869 r  VSync/HS/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.845     1.715    VSync/HS/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I3_O)        0.331     2.046 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.628     2.674    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X77Y105        LUT3 (Prop_lut3_I0_O)        0.118     2.792 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.510     3.301    VSync/VCounter
    SLICE_X76Y107        FDRE                                         r  VSync/VCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          1.580    38.284    VSync/CLK
    SLICE_X76Y107        FDRE                                         r  VSync/VCounter_reg[9]/C
                         clock pessimism              0.560    38.844    
                         clock uncertainty           -0.164    38.680    
    SLICE_X76Y107        FDRE (Setup_fdre_C_R)       -0.726    37.954    VSync/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         37.954    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.525%)  route 0.111ns (37.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.591    -0.573    VSync/CLK
    SLICE_X77Y105        FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  VSync/VCounter_reg[1]/Q
                         net (fo=11, routed)          0.111    -0.321    VSync/VCounter_reg__0[1]
    SLICE_X76Y105        LUT6 (Prop_lut6_I2_O)        0.045    -0.276 r  VSync/VCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    VSync/p_0_in__0[5]
    SLICE_X76Y105        FDRE                                         r  VSync/VCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.864    -0.809    VSync/CLK
    SLICE_X76Y105        FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X76Y105        FDRE (Hold_fdre_C_D)         0.121    -0.439    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.587    -0.577    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y110        FDRE                                         r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.128    -0.308    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X72Y110        FDRE                                         r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.859    -0.814    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y110        FDRE                                         r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.564    
    SLICE_X72Y110        FDRE (Hold_fdre_C_D)         0.066    -0.498    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.426%)  route 0.156ns (52.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.585    -0.579    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y114        FDRE                                         r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=6, routed)           0.156    -0.282    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X72Y112        FDRE                                         r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.816    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y112        FDRE                                         r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.253    -0.563    
    SLICE_X72Y112        FDRE (Hold_fdre_C_D)         0.070    -0.493    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.503%)  route 0.197ns (51.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.591    -0.573    VSync/CLK
    SLICE_X77Y105        FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  VSync/VCounter_reg[1]/Q
                         net (fo=11, routed)          0.197    -0.235    VSync/VCounter_reg__0[1]
    SLICE_X76Y105        LUT4 (Prop_lut4_I1_O)        0.045    -0.190 r  VSync/VCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    VSync/p_0_in__0[3]
    SLICE_X76Y105        FDRE                                         r  VSync/VCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.864    -0.809    VSync/CLK
    SLICE_X76Y105        FDRE                                         r  VSync/VCounter_reg[3]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X76Y105        FDRE (Hold_fdre_C_D)         0.120    -0.440    VSync/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.590    -0.574    VSync/CLK
    SLICE_X76Y108        FDRE                                         r  VSync/VCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  VSync/VCounter_reg[7]/Q
                         net (fo=7, routed)           0.175    -0.235    VSync/VCounter_reg__0[7]
    SLICE_X76Y108        LUT4 (Prop_lut4_I3_O)        0.043    -0.192 r  VSync/VCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    VSync/p_0_in__0[8]
    SLICE_X76Y108        FDRE                                         r  VSync/VCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.810    VSync/CLK
    SLICE_X76Y108        FDRE                                         r  VSync/VCounter_reg[8]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X76Y108        FDRE (Hold_fdre_C_D)         0.131    -0.443    VSync/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.180%)  route 0.157ns (45.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.594    -0.570    VSync/HS/CLK
    SLICE_X79Y106        FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  VSync/HS/HCounter_reg[6]/Q
                         net (fo=10, routed)          0.157    -0.272    VSync/HS/HCounter_reg__0[6]
    SLICE_X79Y106        LUT3 (Prop_lut3_I0_O)        0.045    -0.227 r  VSync/HS/HCounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    VSync/HS/p_0_in[6]
    SLICE_X79Y106        FDRE                                         r  VSync/HS/HCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.807    VSync/HS/CLK
    SLICE_X79Y106        FDRE                                         r  VSync/HS/HCounter_reg[6]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X79Y106        FDRE (Hold_fdre_C_D)         0.092    -0.478    VSync/HS/HCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.023%)  route 0.158ns (45.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.594    -0.570    VSync/HS/CLK
    SLICE_X79Y106        FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  VSync/HS/HCounter_reg[6]/Q
                         net (fo=10, routed)          0.158    -0.271    VSync/HS/HCounter_reg__0[6]
    SLICE_X79Y106        LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  VSync/HS/HCounter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    VSync/HS/p_0_in[9]
    SLICE_X79Y106        FDRE                                         r  VSync/HS/HCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.807    VSync/HS/CLK
    SLICE_X79Y106        FDRE                                         r  VSync/HS/HCounter_reg[9]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X79Y106        FDRE (Hold_fdre_C_D)         0.091    -0.479    VSync/HS/HCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.590    -0.574    VSync/CLK
    SLICE_X76Y108        FDRE                                         r  VSync/VCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  VSync/VCounter_reg[7]/Q
                         net (fo=7, routed)           0.175    -0.235    VSync/VCounter_reg__0[7]
    SLICE_X76Y108        LUT3 (Prop_lut3_I0_O)        0.045    -0.190 r  VSync/VCounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    VSync/p_0_in__0[7]
    SLICE_X76Y108        FDRE                                         r  VSync/VCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.810    VSync/CLK
    SLICE_X76Y108        FDRE                                         r  VSync/VCounter_reg[7]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X76Y108        FDRE (Hold_fdre_C_D)         0.120    -0.454    VSync/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.545%)  route 0.189ns (50.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.594    -0.570    VSync/HS/CLK
    SLICE_X79Y103        FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  VSync/HS/HCounter_reg[4]/Q
                         net (fo=8, routed)           0.189    -0.240    VSync/HS/HCounter_reg__0[4]
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.045    -0.195 r  VSync/HS/HCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    VSync/HS/p_0_in[5]
    SLICE_X79Y104        FDRE                                         r  VSync/HS/HCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.807    VSync/HS/CLK
    SLICE_X79Y104        FDRE                                         r  VSync/HS/HCounter_reg[5]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X79Y104        FDRE (Hold_fdre_C_D)         0.091    -0.463    VSync/HS/HCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.590    -0.574    VSync/CLK
    SLICE_X76Y107        FDRE                                         r  VSync/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  VSync/VCounter_reg[6]/Q
                         net (fo=8, routed)           0.198    -0.212    VSync/VCounter_reg__0[6]
    SLICE_X76Y107        LUT6 (Prop_lut6_I2_O)        0.045    -0.167 r  VSync/VCounter[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.167    VSync/p_0_in__0[9]
    SLICE_X76Y107        FDRE                                         r  VSync/VCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.810    VSync/CLK
    SLICE_X76Y107        FDRE                                         r  VSync/VCounter_reg[9]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X76Y107        FDRE (Hold_fdre_C_D)         0.121    -0.453    VSync/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelClock_ClockingWizard
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y25     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y18     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y21     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y23     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y18     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y26     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y19     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y16     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y22     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y24     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X72Y106    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y105    VSync/VCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X77Y105    VSync/VCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X77Y105    VSync/VCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y105    VSync/VCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y105    VSync/VCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y105    VSync/VCounter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X72Y103    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y112    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X73Y103    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X71Y91     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_11_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X72Y106    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y105    VSync/VCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X77Y105    VSync/VCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X77Y105    VSync/VCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y105    VSync/VCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y105    VSync/VCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y105    VSync/VCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y107    VSync/VCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y108    VSync/VCounter_reg[7]/C



