Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct 30 13:50:02 2024
| Host         : LAPTOP-EVQDCN9M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ADC_CONTROL_TOP_timing_summary_routed.rpt -pb ADC_CONTROL_TOP_timing_summary_routed.pb -rpx ADC_CONTROL_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ADC_CONTROL_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: EXT_TEST_ACQUIRE_START (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_3_45ns/active_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_3_45ns/done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.239        0.000                      0                   22        0.148        0.000                      0                   22        2.000        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
MASTER_CLK_IN         {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clk_out2_clk_wiz_0  {0.000 24.150}       50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MASTER_CLK_IN                                                                                                                                                          16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.769        0.000                      0                   11        0.237        0.000                      0                   11        2.000        0.000                       0                    14  
  clk_out2_clk_wiz_0       22.148        0.000                      0                   10        0.168        0.000                      0                   10       23.650        0.000                       0                     9  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        1.239        0.000                      0                    1        0.148        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0       22.026        0.000                      0                    1       25.676        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MASTER_CLK_IN
  To Clock:  MASTER_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MASTER_CLK_IN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MASTER_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 pulse_gen_3_45ns/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.642ns (31.376%)  route 1.404ns (68.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 3.459 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.553    -0.940    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  pulse_gen_3_45ns/count_reg[0]/Q
                         net (fo=5, routed)           1.404     0.982    pulse_gen_3_45ns/count_reg_n_0_[0]
    SLICE_X34Y99         LUT4 (Prop_lut4_I0_O)        0.124     1.106 r  pulse_gen_3_45ns/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.106    pulse_gen_3_45ns/count[1]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.435     3.459    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
                         clock pessimism              0.601     4.060    
                         clock uncertainty           -0.264     3.796    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.079     3.875    pulse_gen_3_45ns/count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.875    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.779ns  (required time - arrival time)
  Source:                 pulse_gen_3_45ns/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.671ns (32.335%)  route 1.404ns (67.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 3.459 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.553    -0.940    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  pulse_gen_3_45ns/count_reg[0]/Q
                         net (fo=5, routed)           1.404     0.982    pulse_gen_3_45ns/count_reg_n_0_[0]
    SLICE_X34Y99         LUT4 (Prop_lut4_I0_O)        0.153     1.135 r  pulse_gen_3_45ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.135    pulse_gen_3_45ns/count[2]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.435     3.459    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/C
                         clock pessimism              0.601     4.060    
                         clock uncertainty           -0.264     3.796    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.118     3.914    pulse_gen_3_45ns/count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.914    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  2.779    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 adc_ctrl1/clks_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/clks_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.642ns (39.030%)  route 1.003ns (60.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 3.459 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.553    -0.940    adc_ctrl1/clk_out1
    SLICE_X34Y99         FDRE                                         r  adc_ctrl1/clks_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  adc_ctrl1/clks_start_reg/Q
                         net (fo=2, routed)           1.003     0.581    adc_ctrl1/clks_start
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124     0.705 r  adc_ctrl1/clks_start_i_1/O
                         net (fo=1, routed)           0.000     0.705    adc_ctrl1/clks_start_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  adc_ctrl1/clks_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.435     3.459    adc_ctrl1/clk_out1
    SLICE_X34Y99         FDRE                                         r  adc_ctrl1/clks_start_reg/C
                         clock pessimism              0.601     4.060    
                         clock uncertainty           -0.264     3.796    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.077     3.873    adc_ctrl1/clks_start_reg
  -------------------------------------------------------------------
                         required time                          3.873    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 pulse_gen_2_35ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.642ns (41.852%)  route 0.892ns (58.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.736    -0.757    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.239 f  pulse_gen_2_35ns/count_reg[1]/Q
                         net (fo=5, routed)           0.892     0.653    pulse_gen_2_35ns/count[1]
    SLICE_X34Y100        LUT5 (Prop_lut5_I2_O)        0.124     0.777 r  pulse_gen_2_35ns/active_i_1/O
                         net (fo=1, routed)           0.000     0.777    pulse_gen_2_35ns/active_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.609     3.633    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/active_reg/C
                         clock pessimism              0.610     4.243    
                         clock uncertainty           -0.264     3.980    
    SLICE_X34Y100        FDRE (Setup_fdre_C_D)        0.077     4.057    pulse_gen_2_35ns/active_reg
  -------------------------------------------------------------------
                         required time                          4.057    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 pulse_gen_3_45ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.642ns (42.075%)  route 0.884ns (57.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 3.459 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.553    -0.940    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  pulse_gen_3_45ns/count_reg[1]/Q
                         net (fo=5, routed)           0.884     0.462    pulse_gen_3_45ns/count_reg_n_0_[1]
    SLICE_X34Y99         LUT5 (Prop_lut5_I1_O)        0.124     0.586 r  pulse_gen_3_45ns/active_i_1__0/O
                         net (fo=1, routed)           0.000     0.586    pulse_gen_3_45ns/active_i_1__0_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.435     3.459    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/active_reg/C
                         clock pessimism              0.601     4.060    
                         clock uncertainty           -0.264     3.796    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.081     3.877    pulse_gen_3_45ns/active_reg
  -------------------------------------------------------------------
                         required time                          3.877    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.293ns  (required time - arrival time)
  Source:                 pulse_gen_2_35ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.642ns (42.127%)  route 0.882ns (57.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.736    -0.757    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.239 f  pulse_gen_2_35ns/count_reg[1]/Q
                         net (fo=5, routed)           0.882     0.643    pulse_gen_2_35ns/count[1]
    SLICE_X34Y100        LUT4 (Prop_lut4_I2_O)        0.124     0.767 r  pulse_gen_2_35ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.767    pulse_gen_2_35ns/count[0]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.609     3.633    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C
                         clock pessimism              0.610     4.243    
                         clock uncertainty           -0.264     3.980    
    SLICE_X34Y100        FDRE (Setup_fdre_C_D)        0.081     4.061    pulse_gen_2_35ns/count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  3.293    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 pulse_gen_2_35ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.668ns (42.821%)  route 0.892ns (57.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.736    -0.757    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  pulse_gen_2_35ns/count_reg[1]/Q
                         net (fo=5, routed)           0.892     0.653    pulse_gen_2_35ns/count[1]
    SLICE_X34Y100        LUT4 (Prop_lut4_I2_O)        0.150     0.803 r  pulse_gen_2_35ns/done_i_1__0/O
                         net (fo=1, routed)           0.000     0.803    pulse_gen_2_35ns/done_i_1__0_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.609     3.633    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/done_reg/C
                         clock pessimism              0.610     4.243    
                         clock uncertainty           -0.264     3.980    
    SLICE_X34Y100        FDRE (Setup_fdre_C_D)        0.118     4.098    pulse_gen_2_35ns/done_reg
  -------------------------------------------------------------------
                         required time                          4.098    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 pulse_gen_3_45ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.670ns (43.119%)  route 0.884ns (56.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 3.459 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.553    -0.940    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  pulse_gen_3_45ns/count_reg[1]/Q
                         net (fo=5, routed)           0.884     0.462    pulse_gen_3_45ns/count_reg_n_0_[1]
    SLICE_X34Y99         LUT4 (Prop_lut4_I1_O)        0.152     0.614 r  pulse_gen_3_45ns/done_i_1__1/O
                         net (fo=1, routed)           0.000     0.614    pulse_gen_3_45ns/done_i_1__1_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.435     3.459    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/done_reg/C
                         clock pessimism              0.601     4.060    
                         clock uncertainty           -0.264     3.796    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.118     3.914    pulse_gen_3_45ns/done_reg
  -------------------------------------------------------------------
                         required time                          3.914    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 pulse_gen_2_35ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.670ns (43.171%)  route 0.882ns (56.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.736    -0.757    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  pulse_gen_2_35ns/count_reg[1]/Q
                         net (fo=5, routed)           0.882     0.643    pulse_gen_2_35ns/count[1]
    SLICE_X34Y100        LUT4 (Prop_lut4_I0_O)        0.152     0.795 r  pulse_gen_2_35ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.795    pulse_gen_2_35ns/count[2]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.609     3.633    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/C
                         clock pessimism              0.610     4.243    
                         clock uncertainty           -0.264     3.980    
    SLICE_X34Y100        FDRE (Setup_fdre_C_D)        0.118     4.098    pulse_gen_2_35ns/count_reg[2]
  -------------------------------------------------------------------
                         required time                          4.098    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 pulse_gen_3_45ns/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.774ns (51.781%)  route 0.721ns (48.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 3.459 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.553    -0.940    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.478    -0.462 r  pulse_gen_3_45ns/count_reg[2]/Q
                         net (fo=5, routed)           0.721     0.259    pulse_gen_3_45ns/count_reg_n_0_[2]
    SLICE_X34Y99         LUT4 (Prop_lut4_I1_O)        0.296     0.555 r  pulse_gen_3_45ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.555    pulse_gen_3_45ns/count[0]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.435     3.459    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C
                         clock pessimism              0.601     4.060    
                         clock uncertainty           -0.264     3.796    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.079     3.875    pulse_gen_3_45ns/count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.875    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  3.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pulse_gen_3_45ns/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.561    -0.603    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  pulse_gen_3_45ns/count_reg[0]/Q
                         net (fo=5, routed)           0.149    -0.289    pulse_gen_3_45ns/count_reg_n_0_[0]
    SLICE_X34Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.244 r  pulse_gen_3_45ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    pulse_gen_3_45ns/count[0]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.829    -0.841    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121    -0.482    pulse_gen_3_45ns/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 pulse_gen_3_45ns/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (66.977%)  route 0.123ns (33.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.561    -0.603    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.455 r  pulse_gen_3_45ns/count_reg[2]/Q
                         net (fo=5, routed)           0.123    -0.332    pulse_gen_3_45ns/count_reg_n_0_[2]
    SLICE_X34Y99         LUT4 (Prop_lut4_I0_O)        0.101    -0.231 r  pulse_gen_3_45ns/done_i_1__1/O
                         net (fo=1, routed)           0.000    -0.231    pulse_gen_3_45ns/done_i_1__1_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.829    -0.841    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/done_reg/C
                         clock pessimism              0.238    -0.603    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.131    -0.472    pulse_gen_3_45ns/done_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 pulse_gen_3_45ns/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.246ns (66.708%)  route 0.123ns (33.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.561    -0.603    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.455 f  pulse_gen_3_45ns/count_reg[2]/Q
                         net (fo=5, routed)           0.123    -0.332    pulse_gen_3_45ns/count_reg_n_0_[2]
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.098    -0.234 r  pulse_gen_3_45ns/active_i_1__0/O
                         net (fo=1, routed)           0.000    -0.234    pulse_gen_3_45ns/active_i_1__0_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.829    -0.841    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/active_reg/C
                         clock pessimism              0.238    -0.603    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121    -0.482    pulse_gen_3_45ns/active_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pulse_gen_3_45ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.213ns (55.063%)  route 0.174ns (44.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.561    -0.603    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  pulse_gen_3_45ns/count_reg[1]/Q
                         net (fo=5, routed)           0.174    -0.265    pulse_gen_3_45ns/count_reg_n_0_[1]
    SLICE_X34Y99         LUT4 (Prop_lut4_I1_O)        0.049    -0.216 r  pulse_gen_3_45ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    pulse_gen_3_45ns/count[2]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.829    -0.841    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.131    -0.472    pulse_gen_3_45ns/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pulse_gen_3_45ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.593%)  route 0.174ns (45.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.561    -0.603    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  pulse_gen_3_45ns/count_reg[1]/Q
                         net (fo=5, routed)           0.174    -0.265    pulse_gen_3_45ns/count_reg_n_0_[1]
    SLICE_X34Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.220 r  pulse_gen_3_45ns/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    pulse_gen_3_45ns/count[1]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.829    -0.841    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121    -0.482    pulse_gen_3_45ns/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 pulse_gen_2_35ns/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.583%)  route 0.213ns (50.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.643    -0.520    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  pulse_gen_2_35ns/active_reg/Q
                         net (fo=2, routed)           0.213    -0.144    pulse_gen_2_35ns/active
    SLICE_X34Y100        LUT5 (Prop_lut5_I4_O)        0.045    -0.099 r  pulse_gen_2_35ns/active_i_1/O
                         net (fo=1, routed)           0.000    -0.099    pulse_gen_2_35ns/active_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.917    -0.754    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/active_reg/C
                         clock pessimism              0.233    -0.520    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.120    -0.400    pulse_gen_2_35ns/active_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 pulse_gen_2_35ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.643    -0.520    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  pulse_gen_2_35ns/count_reg[1]/Q
                         net (fo=5, routed)           0.232    -0.124    pulse_gen_2_35ns/count[1]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.045    -0.079 r  pulse_gen_2_35ns/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    pulse_gen_2_35ns/count[1]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.917    -0.754    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
                         clock pessimism              0.233    -0.520    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.121    -0.399    pulse_gen_2_35ns/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 pulse_gen_2_35ns/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.208ns (46.109%)  route 0.243ns (53.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.643    -0.520    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  pulse_gen_2_35ns/count_reg[0]/Q
                         net (fo=5, routed)           0.243    -0.113    pulse_gen_2_35ns/count[0]
    SLICE_X34Y100        LUT4 (Prop_lut4_I2_O)        0.044    -0.069 r  pulse_gen_2_35ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    pulse_gen_2_35ns/count[2]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.917    -0.754    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/C
                         clock pessimism              0.233    -0.520    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.131    -0.389    pulse_gen_2_35ns/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 pulse_gen_2_35ns/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.208ns (45.905%)  route 0.245ns (54.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.643    -0.520    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.356 f  pulse_gen_2_35ns/count_reg[0]/Q
                         net (fo=5, routed)           0.245    -0.111    pulse_gen_2_35ns/count[0]
    SLICE_X34Y100        LUT4 (Prop_lut4_I0_O)        0.044    -0.067 r  pulse_gen_2_35ns/done_i_1__0/O
                         net (fo=1, routed)           0.000    -0.067    pulse_gen_2_35ns/done_i_1__0_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.917    -0.754    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/done_reg/C
                         clock pessimism              0.233    -0.520    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.131    -0.389    pulse_gen_2_35ns/done_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 pulse_gen_2_35ns/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.643    -0.520    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.356 f  pulse_gen_2_35ns/count_reg[0]/Q
                         net (fo=5, routed)           0.243    -0.113    pulse_gen_2_35ns/count[0]
    SLICE_X34Y100        LUT4 (Prop_lut4_I0_O)        0.045    -0.068 r  pulse_gen_2_35ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    pulse_gen_2_35ns/count[0]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.917    -0.754    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C
                         clock pessimism              0.233    -0.520    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.121    -0.399    pulse_gen_2_35ns/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    your_instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y99     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y99     adc_ctrl1/clks_start_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y100    pulse_gen_2_35ns/active_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y100    pulse_gen_2_35ns/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y100    pulse_gen_2_35ns/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y100    pulse_gen_2_35ns/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y100    pulse_gen_2_35ns/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y99     pulse_gen_3_45ns/active_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y99     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y99     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y99     adc_ctrl1/clks_start_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y99     adc_ctrl1/clks_start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    pulse_gen_2_35ns/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    pulse_gen_2_35ns/active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    pulse_gen_2_35ns/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    pulse_gen_2_35ns/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    pulse_gen_2_35ns/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    pulse_gen_2_35ns/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y99     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y99     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y99     adc_ctrl1/clks_start_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y99     adc_ctrl1/clks_start_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    pulse_gen_2_35ns/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    pulse_gen_2_35ns/active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    pulse_gen_2_35ns/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    pulse_gen_2_35ns/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    pulse_gen_2_35ns/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    pulse_gen_2_35ns/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.148ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/stop_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.150ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.718ns (44.400%)  route 0.899ns (55.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 22.784 - 24.150 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.737    -0.756    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.337 r  pulse_gen_1_SDACLK/count_reg[2]/Q
                         net (fo=6, routed)           0.899     0.562    pulse_gen_1_SDACLK/count_reg[2]
    SLICE_X33Y100        LUT4 (Prop_lut4_I0_O)        0.299     0.861 r  pulse_gen_1_SDACLK/stop0/O
                         net (fo=1, routed)           0.000     0.861    pulse_gen_1_SDACLK/p_0_in
    SLICE_X33Y100        FDCE                                         r  pulse_gen_1_SDACLK/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    25.555 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.717    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    19.496 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    21.083    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.174 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.610    22.784    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y100        FDCE                                         r  pulse_gen_1_SDACLK/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.588    23.372    
                         clock uncertainty           -0.395    22.977    
    SLICE_X33Y100        FDCE (Setup_fdce_C_D)        0.032    23.009    pulse_gen_1_SDACLK/stop_reg
  -------------------------------------------------------------------
                         required time                         23.009    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 22.148    

Slack (MET) :             47.474ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.580ns (29.152%)  route 1.410ns (70.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 48.634 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.554    -0.939    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.483 f  pulse_gen_1_SDACLK/count_reg[3]/Q
                         net (fo=5, routed)           1.219     0.736    pulse_gen_1_SDACLK/count_reg[3]
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.124     0.860 r  pulse_gen_1_SDACLK/count[2]_i_2/O
                         net (fo=3, routed)           0.190     1.050    pulse_gen_1_SDACLK/count[2]_i_2_n_0
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.610    48.634    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C
                         clock pessimism              0.490    49.124    
                         clock uncertainty           -0.395    48.729    
    SLICE_X32Y100        FDRE (Setup_fdre_C_CE)      -0.205    48.524    pulse_gen_1_SDACLK/count_reg[0]
  -------------------------------------------------------------------
                         required time                         48.524    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 47.474    

Slack (MET) :             47.474ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.580ns (29.152%)  route 1.410ns (70.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 48.634 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.554    -0.939    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.483 f  pulse_gen_1_SDACLK/count_reg[3]/Q
                         net (fo=5, routed)           1.219     0.736    pulse_gen_1_SDACLK/count_reg[3]
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.124     0.860 r  pulse_gen_1_SDACLK/count[2]_i_2/O
                         net (fo=3, routed)           0.190     1.050    pulse_gen_1_SDACLK/count[2]_i_2_n_0
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.610    48.634    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C
                         clock pessimism              0.490    49.124    
                         clock uncertainty           -0.395    48.729    
    SLICE_X32Y100        FDRE (Setup_fdre_C_CE)      -0.205    48.524    pulse_gen_1_SDACLK/count_reg[1]
  -------------------------------------------------------------------
                         required time                         48.524    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 47.474    

Slack (MET) :             47.474ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.580ns (29.152%)  route 1.410ns (70.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 48.634 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.554    -0.939    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.483 f  pulse_gen_1_SDACLK/count_reg[3]/Q
                         net (fo=5, routed)           1.219     0.736    pulse_gen_1_SDACLK/count_reg[3]
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.124     0.860 r  pulse_gen_1_SDACLK/count[2]_i_2/O
                         net (fo=3, routed)           0.190     1.050    pulse_gen_1_SDACLK/count[2]_i_2_n_0
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.610    48.634    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/C
                         clock pessimism              0.490    49.124    
                         clock uncertainty           -0.395    48.729    
    SLICE_X32Y100        FDRE (Setup_fdre_C_CE)      -0.205    48.524    pulse_gen_1_SDACLK/count_reg[2]
  -------------------------------------------------------------------
                         required time                         48.524    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 47.474    

Slack (MET) :             47.726ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.580ns (35.955%)  route 1.033ns (64.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 48.460 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.737    -0.756    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  pulse_gen_1_SDACLK/count_reg[0]/Q
                         net (fo=8, routed)           1.033     0.733    pulse_gen_1_SDACLK/count_reg[0]
    SLICE_X32Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.857 r  pulse_gen_1_SDACLK/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.857    pulse_gen_1_SDACLK/count[3]_i_1_n_0
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.436    48.460    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C
                         clock pessimism              0.490    48.949    
                         clock uncertainty           -0.395    48.555    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.029    48.584    pulse_gen_1_SDACLK/count_reg[3]
  -------------------------------------------------------------------
                         required time                         48.584    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                 47.726    

Slack (MET) :             47.817ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.580ns (32.316%)  route 1.215ns (67.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 48.460 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.554    -0.939    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.483 f  pulse_gen_1_SDACLK/count_reg[3]/Q
                         net (fo=5, routed)           1.215     0.732    pulse_gen_1_SDACLK/count_reg[3]
    SLICE_X33Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.856 r  pulse_gen_1_SDACLK/active_i_1__1/O
                         net (fo=1, routed)           0.000     0.856    pulse_gen_1_SDACLK/active_i_1__1_n_0
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.436    48.460    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/C
                         clock pessimism              0.579    49.039    
                         clock uncertainty           -0.395    48.644    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)        0.029    48.673    pulse_gen_1_SDACLK/active_reg
  -------------------------------------------------------------------
                         required time                         48.673    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 47.817    

Slack (MET) :             47.817ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.580ns (32.280%)  route 1.217ns (67.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 48.460 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.554    -0.939    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  pulse_gen_1_SDACLK/count_reg[3]/Q
                         net (fo=5, routed)           1.217     0.734    pulse_gen_1_SDACLK/count_reg[3]
    SLICE_X33Y99         LUT5 (Prop_lut5_I3_O)        0.124     0.858 r  pulse_gen_1_SDACLK/done_i_1/O
                         net (fo=1, routed)           0.000     0.858    pulse_gen_1_SDACLK/done_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.436    48.460    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/C
                         clock pessimism              0.579    49.039    
                         clock uncertainty           -0.395    48.644    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)        0.031    48.675    pulse_gen_1_SDACLK/done_reg
  -------------------------------------------------------------------
                         required time                         48.675    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                 47.817    

Slack (MET) :             47.836ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.746ns (40.459%)  route 1.098ns (59.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 48.634 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.737    -0.756    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.337 r  pulse_gen_1_SDACLK/count_reg[2]/Q
                         net (fo=6, routed)           1.098     0.761    pulse_gen_1_SDACLK/count_reg[2]
    SLICE_X32Y100        LUT3 (Prop_lut3_I2_O)        0.327     1.088 r  pulse_gen_1_SDACLK/count[2]_i_3/O
                         net (fo=1, routed)           0.000     1.088    pulse_gen_1_SDACLK/p_0_in__0[2]
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.610    48.634    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/C
                         clock pessimism              0.610    49.244    
                         clock uncertainty           -0.395    48.849    
    SLICE_X32Y100        FDRE (Setup_fdre_C_D)        0.075    48.924    pulse_gen_1_SDACLK/count_reg[2]
  -------------------------------------------------------------------
                         required time                         48.924    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 47.836    

Slack (MET) :             47.922ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.580ns (33.867%)  route 1.133ns (66.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 48.634 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.737    -0.756    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  pulse_gen_1_SDACLK/count_reg[1]/Q
                         net (fo=7, routed)           1.133     0.833    pulse_gen_1_SDACLK/count_reg[1]
    SLICE_X32Y100        LUT2 (Prop_lut2_I1_O)        0.124     0.957 r  pulse_gen_1_SDACLK/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.957    pulse_gen_1_SDACLK/p_0_in__0[1]
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.610    48.634    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C
                         clock pessimism              0.610    49.244    
                         clock uncertainty           -0.395    48.849    
    SLICE_X32Y100        FDRE (Setup_fdre_C_D)        0.029    48.878    pulse_gen_1_SDACLK/count_reg[1]
  -------------------------------------------------------------------
                         required time                         48.878    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                 47.922    

Slack (MET) :             48.350ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.580ns (45.104%)  route 0.706ns (54.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 48.634 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.737    -0.756    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.300 f  pulse_gen_1_SDACLK/count_reg[0]/Q
                         net (fo=8, routed)           0.706     0.406    pulse_gen_1_SDACLK/count_reg[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     0.530 r  pulse_gen_1_SDACLK/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.530    pulse_gen_1_SDACLK/count[0]_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.610    48.634    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C
                         clock pessimism              0.610    49.244    
                         clock uncertainty           -0.395    48.849    
    SLICE_X32Y100        FDRE (Setup_fdre_C_D)        0.031    48.880    pulse_gen_1_SDACLK/count_reg[0]
  -------------------------------------------------------------------
                         required time                         48.880    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                 48.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.239%)  route 0.254ns (57.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.644    -0.519    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  pulse_gen_1_SDACLK/count_reg[1]/Q
                         net (fo=7, routed)           0.254    -0.124    pulse_gen_1_SDACLK/count_reg[1]
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.079 r  pulse_gen_1_SDACLK/active_i_1__1/O
                         net (fo=1, routed)           0.000    -0.079    pulse_gen_1_SDACLK/active_i_1__1_n_0
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.830    -0.840    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/C
                         clock pessimism              0.502    -0.338    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.091    -0.247    pulse_gen_1_SDACLK/active_reg
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.137%)  route 0.266ns (58.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.644    -0.519    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  pulse_gen_1_SDACLK/count_reg[0]/Q
                         net (fo=8, routed)           0.266    -0.112    pulse_gen_1_SDACLK/count_reg[0]
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.067 r  pulse_gen_1_SDACLK/done_i_1/O
                         net (fo=1, routed)           0.000    -0.067    pulse_gen_1_SDACLK/done_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.830    -0.840    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/C
                         clock pessimism              0.502    -0.338    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092    -0.246    pulse_gen_1_SDACLK/done_reg
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.869%)  route 0.269ns (59.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.644    -0.519    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  pulse_gen_1_SDACLK/count_reg[1]/Q
                         net (fo=7, routed)           0.269    -0.109    pulse_gen_1_SDACLK/count_reg[1]
    SLICE_X32Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.064 r  pulse_gen_1_SDACLK/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    pulse_gen_1_SDACLK/count[3]_i_1_n_0
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.830    -0.840    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C
                         clock pessimism              0.502    -0.338    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.091    -0.247    pulse_gen_1_SDACLK/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.185ns (40.999%)  route 0.266ns (59.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.644    -0.519    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  pulse_gen_1_SDACLK/count_reg[0]/Q
                         net (fo=8, routed)           0.266    -0.112    pulse_gen_1_SDACLK/count_reg[0]
    SLICE_X32Y100        LUT3 (Prop_lut3_I0_O)        0.044    -0.068 r  pulse_gen_1_SDACLK/count[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.068    pulse_gen_1_SDACLK/p_0_in__0[2]
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.917    -0.754    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/C
                         clock pessimism              0.234    -0.519    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.107    -0.412    pulse_gen_1_SDACLK/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.129%)  route 0.266ns (58.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.644    -0.519    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  pulse_gen_1_SDACLK/count_reg[0]/Q
                         net (fo=8, routed)           0.266    -0.112    pulse_gen_1_SDACLK/count_reg[0]
    SLICE_X32Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.067 r  pulse_gen_1_SDACLK/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    pulse_gen_1_SDACLK/p_0_in__0[1]
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.917    -0.754    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C
                         clock pessimism              0.234    -0.519    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.091    -0.428    pulse_gen_1_SDACLK/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.796%)  route 0.270ns (59.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.644    -0.519    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  pulse_gen_1_SDACLK/count_reg[0]/Q
                         net (fo=8, routed)           0.270    -0.108    pulse_gen_1_SDACLK/count_reg[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.045    -0.063 r  pulse_gen_1_SDACLK/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.063    pulse_gen_1_SDACLK/count[0]_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.917    -0.754    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C
                         clock pessimism              0.234    -0.519    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.092    -0.427    pulse_gen_1_SDACLK/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.627%)  route 0.513ns (73.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.562    -0.602    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  pulse_gen_1_SDACLK/count_reg[3]/Q
                         net (fo=5, routed)           0.456    -0.004    pulse_gen_1_SDACLK/count_reg[3]
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.041 r  pulse_gen_1_SDACLK/count[2]_i_2/O
                         net (fo=3, routed)           0.056     0.097    pulse_gen_1_SDACLK/count[2]_i_2_n_0
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.917    -0.754    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C
                         clock pessimism              0.502    -0.251    
    SLICE_X32Y100        FDRE (Hold_fdre_C_CE)       -0.039    -0.290    pulse_gen_1_SDACLK/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.627%)  route 0.513ns (73.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.562    -0.602    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  pulse_gen_1_SDACLK/count_reg[3]/Q
                         net (fo=5, routed)           0.456    -0.004    pulse_gen_1_SDACLK/count_reg[3]
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.041 r  pulse_gen_1_SDACLK/count[2]_i_2/O
                         net (fo=3, routed)           0.056     0.097    pulse_gen_1_SDACLK/count[2]_i_2_n_0
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.917    -0.754    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C
                         clock pessimism              0.502    -0.251    
    SLICE_X32Y100        FDRE (Hold_fdre_C_CE)       -0.039    -0.290    pulse_gen_1_SDACLK/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.627%)  route 0.513ns (73.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.562    -0.602    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  pulse_gen_1_SDACLK/count_reg[3]/Q
                         net (fo=5, routed)           0.456    -0.004    pulse_gen_1_SDACLK/count_reg[3]
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.041 r  pulse_gen_1_SDACLK/count[2]_i_2/O
                         net (fo=3, routed)           0.056     0.097    pulse_gen_1_SDACLK/count[2]_i_2_n_0
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.917    -0.754    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/C
                         clock pessimism              0.502    -0.251    
    SLICE_X32Y100        FDRE (Hold_fdre_C_CE)       -0.039    -0.290    pulse_gen_1_SDACLK/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             25.558ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/stop_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.850ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.767%)  route 0.365ns (66.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 23.396 - 24.150 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 49.398 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    50.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    48.321 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    48.810    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    48.836 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.562    49.398    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141    49.539 r  pulse_gen_1_SDACLK/count_reg[3]/Q
                         net (fo=5, routed)           0.365    49.904    pulse_gen_1_SDACLK/count_reg[3]
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.045    49.949 r  pulse_gen_1_SDACLK/stop0/O
                         net (fo=1, routed)           0.000    49.949    pulse_gen_1_SDACLK/p_0_in
    SLICE_X33Y100        FDCE                                         r  pulse_gen_1_SDACLK/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    24.582 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.062    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    21.917 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    22.450    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    22.479 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.917    23.396    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y100        FDCE                                         r  pulse_gen_1_SDACLK/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.502    23.899    
                         clock uncertainty            0.395    24.293    
    SLICE_X33Y100        FDCE (Hold_fdce_C_D)         0.098    24.391    pulse_gen_1_SDACLK/stop_reg
  -------------------------------------------------------------------
                         required time                        -24.391    
                         arrival time                          49.949    
  -------------------------------------------------------------------
                         slack                                 25.558    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 24.150 }
Period(ns):         50.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    your_instance_name/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X33Y99     pulse_gen_1_SDACLK/active_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y100    pulse_gen_1_SDACLK/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y100    pulse_gen_1_SDACLK/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y100    pulse_gen_1_SDACLK/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y99     pulse_gen_1_SDACLK/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X33Y99     pulse_gen_1_SDACLK/done_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X33Y100    pulse_gen_1_SDACLK/stop_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         24.150      23.650     SLICE_X33Y100    pulse_gen_1_SDACLK/stop_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         24.150      23.650     SLICE_X33Y100    pulse_gen_1_SDACLK/stop_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.850      25.350     SLICE_X33Y99     pulse_gen_1_SDACLK/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.850      25.350     SLICE_X33Y99     pulse_gen_1_SDACLK/active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.850      25.350     SLICE_X32Y100    pulse_gen_1_SDACLK/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.850      25.350     SLICE_X32Y100    pulse_gen_1_SDACLK/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.850      25.350     SLICE_X32Y100    pulse_gen_1_SDACLK/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.850      25.350     SLICE_X32Y100    pulse_gen_1_SDACLK/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.850      25.350     SLICE_X32Y100    pulse_gen_1_SDACLK/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.850      25.350     SLICE_X32Y100    pulse_gen_1_SDACLK/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X33Y99     pulse_gen_1_SDACLK/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X33Y99     pulse_gen_1_SDACLK/active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X32Y100    pulse_gen_1_SDACLK/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X32Y100    pulse_gen_1_SDACLK/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X32Y100    pulse_gen_1_SDACLK/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X32Y100    pulse_gen_1_SDACLK/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X32Y100    pulse_gen_1_SDACLK/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X32Y100    pulse_gen_1_SDACLK/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X32Y99     pulse_gen_1_SDACLK/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X32Y99     pulse_gen_1_SDACLK/count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/clks_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.580ns (18.592%)  route 2.540ns (81.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 3.459 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.515ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.554    -0.939    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.483 f  pulse_gen_1_SDACLK/active_reg/Q
                         net (fo=4, routed)           2.540     2.056    adc_ctrl1/output_logic[0]
    SLICE_X34Y99         LUT5 (Prop_lut5_I1_O)        0.124     2.180 r  adc_ctrl1/clks_start_i_1/O
                         net (fo=1, routed)           0.000     2.180    adc_ctrl1/clks_start_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  adc_ctrl1/clks_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.435     3.459    adc_ctrl1/clk_out1
    SLICE_X34Y99         FDRE                                         r  adc_ctrl1/clks_start_reg/C
                         clock pessimism              0.398     3.857    
                         clock uncertainty           -0.515     3.343    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.077     3.420    adc_ctrl1/clks_start_reg
  -------------------------------------------------------------------
                         required time                          3.420    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                  1.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/clks_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.186ns (16.939%)  route 0.912ns (83.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.515ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.562    -0.602    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=2, routed)           0.912     0.451    adc_ctrl1/Pulse_complete
    SLICE_X34Y99         LUT5 (Prop_lut5_I2_O)        0.045     0.496 r  adc_ctrl1/clks_start_i_1/O
                         net (fo=1, routed)           0.000     0.496    adc_ctrl1/clks_start_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  adc_ctrl1/clks_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.829    -0.841    adc_ctrl1/clk_out1
    SLICE_X34Y99         FDRE                                         r  adc_ctrl1/clks_start_reg/C
                         clock pessimism              0.555    -0.286    
                         clock uncertainty            0.515     0.228    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.120     0.348    adc_ctrl1/clks_start_reg
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.026ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/stop_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.150ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.580ns (41.723%)  route 0.810ns (58.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 22.784 - 24.150 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.554    -0.939    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  pulse_gen_1_SDACLK/active_reg/Q
                         net (fo=4, routed)           0.303    -0.180    pulse_gen_1_SDACLK/active_reg_0[0]
    SLICE_X32Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.056 f  pulse_gen_1_SDACLK/stop_i_1/O
                         net (fo=1, routed)           0.507     0.451    pulse_gen_1_SDACLK/stop_i_1_n_0
    SLICE_X33Y100        FDCE                                         f  pulse_gen_1_SDACLK/stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    25.555 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.717    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    19.496 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    21.083    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.174 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.610    22.784    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y100        FDCE                                         r  pulse_gen_1_SDACLK/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.490    23.274    
                         clock uncertainty           -0.395    22.879    
    SLICE_X33Y100        FDCE (Recov_fdce_C_CLR)     -0.402    22.477    pulse_gen_1_SDACLK/stop_reg
  -------------------------------------------------------------------
                         required time                         22.477    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                 22.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.676ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/stop_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.850ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.261%)  route 0.300ns (61.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 23.396 - 24.150 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 49.398 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    50.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    48.321 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    48.810    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    48.836 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.562    49.398    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141    49.539 r  pulse_gen_1_SDACLK/active_reg/Q
                         net (fo=4, routed)           0.121    49.660    pulse_gen_1_SDACLK/active_reg_0[0]
    SLICE_X32Y99         LUT1 (Prop_lut1_I0_O)        0.045    49.705 f  pulse_gen_1_SDACLK/stop_i_1/O
                         net (fo=1, routed)           0.179    49.884    pulse_gen_1_SDACLK/stop_i_1_n_0
    SLICE_X33Y100        FDCE                                         f  pulse_gen_1_SDACLK/stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    24.582 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.062    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    21.917 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    22.450    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    22.479 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.917    23.396    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y100        FDCE                                         r  pulse_gen_1_SDACLK/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.502    23.899    
                         clock uncertainty            0.395    24.293    
    SLICE_X33Y100        FDCE (Remov_fdce_C_CLR)     -0.085    24.208    pulse_gen_1_SDACLK/stop_reg
  -------------------------------------------------------------------
                         required time                        -24.208    
                         arrival time                          49.884    
  -------------------------------------------------------------------
                         slack                                 25.676    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.574ns  (logic 4.085ns (47.645%)  route 4.489ns (52.355%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.956     1.412    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT4 (Prop_lut4_I2_O)        0.124     1.536 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=2, routed)           3.533     5.069    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505     8.574 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     8.574    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    C15                                                               r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 4.085ns (51.159%)  route 3.899ns (48.841%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.956     1.412    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT4 (Prop_lut4_I2_O)        0.124     1.536 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=2, routed)           2.943     4.479    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505     7.984 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.984    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
    H1                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.700ns  (logic 1.392ns (51.542%)  route 1.308ns (48.458%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.346     0.487    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT4 (Prop_lut4_I2_O)        0.045     0.532 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=2, routed)           0.962     1.494    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.206     2.700 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.700    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
    H1                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.925ns  (logic 1.392ns (47.594%)  route 1.533ns (52.406%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.346     0.487    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT4 (Prop_lut4_I2_O)        0.045     0.532 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=2, routed)           1.187     1.719    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.206     2.925 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.925    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    C15                                                               r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_3_45ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_DCN_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.618ns  (logic 4.291ns (49.786%)  route 4.328ns (50.214%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.553    -0.940    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.478    -0.462 r  pulse_gen_3_45ns/done_reg/Q
                         net (fo=2, routed)           0.826     0.364    pulse_gen_3_45ns/done_reg_n_0
    SLICE_X33Y99         LUT2 (Prop_lut2_I1_O)        0.301     0.665 r  pulse_gen_3_45ns/EXT_DCN_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.501     4.166    EXT_DCN_OUT_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.512     7.678 r  EXT_DCN_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.678    EXT_DCN_OUT
    A16                                                               r  EXT_DCN_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_CNV_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.118ns  (logic 4.145ns (51.065%)  route 3.972ns (48.935%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.736    -0.757    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  pulse_gen_2_35ns/active_reg/Q
                         net (fo=2, routed)           0.821     0.582    pulse_gen_2_35ns/active
    SLICE_X34Y100        LUT2 (Prop_lut2_I0_O)        0.124     0.706 r  pulse_gen_2_35ns/EXT_CNV_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.151     3.857    EXT_CNV_OUT_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503     7.361 r  EXT_CNV_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.361    EXT_CNV_OUT
    L3                                                                r  EXT_CNV_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/run_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.072ns  (logic 0.478ns (44.592%)  route 0.594ns (55.408%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.736    -0.757    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.478    -0.279 f  pulse_gen_2_35ns/done_reg/Q
                         net (fo=2, routed)           0.594     0.315    pulse_gen_2_35ns/done_reg_n_0
    SLICE_X35Y100        FDCE                                         f  pulse_gen_2_35ns/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_3_45ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/run_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.074ns  (logic 0.478ns (44.494%)  route 0.596ns (55.506%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.553    -0.940    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.478    -0.462 f  pulse_gen_3_45ns/done_reg/Q
                         net (fo=2, routed)           0.596     0.134    pulse_gen_3_45ns/done_reg_n_0
    SLICE_X35Y99         FDCE                                         f  pulse_gen_3_45ns/run_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_3_45ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.886ns  (logic 0.385ns (43.438%)  route 0.501ns (56.562%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.435    -1.541    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.385    -1.156 f  pulse_gen_3_45ns/done_reg/Q
                         net (fo=2, routed)           0.501    -0.655    pulse_gen_3_45ns/done_reg_n_0
    SLICE_X35Y99         FDCE                                         f  pulse_gen_3_45ns/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.884ns  (logic 0.385ns (43.555%)  route 0.499ns (56.445%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.609    -1.367    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.385    -0.982 f  pulse_gen_2_35ns/done_reg/Q
                         net (fo=2, routed)           0.499    -0.483    pulse_gen_2_35ns/done_reg_n_0
    SLICE_X35Y100        FDCE                                         f  pulse_gen_2_35ns/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_CNV_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.624ns  (logic 1.450ns (55.277%)  route 1.174ns (44.723%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.643    -0.520    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.372 r  pulse_gen_2_35ns/done_reg/Q
                         net (fo=2, routed)           0.139    -0.233    pulse_gen_2_35ns/done_reg_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.098    -0.135 r  pulse_gen_2_35ns/EXT_CNV_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.034     0.899    EXT_CNV_OUT_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     2.104 r  EXT_CNV_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.104    EXT_CNV_OUT
    L3                                                                r  EXT_CNV_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_3_45ns/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_DCN_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.758ns  (logic 1.422ns (51.560%)  route 1.336ns (48.440%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.561    -0.603    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  pulse_gen_3_45ns/active_reg/Q
                         net (fo=2, routed)           0.176    -0.262    pulse_gen_3_45ns/active
    SLICE_X33Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  pulse_gen_3_45ns/EXT_DCN_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.159     0.942    EXT_DCN_OUT_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.213     2.155 r  EXT_DCN_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.155    EXT_DCN_OUT
    A16                                                               r  EXT_DCN_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/stop_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.431ns  (logic 4.088ns (48.488%)  route 4.343ns (51.512%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    25.626 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    26.859    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    19.894 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    21.561    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    21.657 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.737    23.394    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y100        FDCE                                         r  pulse_gen_1_SDACLK/stop_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.459    23.853 f  pulse_gen_1_SDACLK/stop_reg/Q
                         net (fo=1, routed)           0.810    24.663    pulse_gen_1_SDACLK/stop
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.124    24.787 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=2, routed)           3.533    28.320    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    31.825 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    31.825    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    C15                                                               r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/stop_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.841ns  (logic 4.088ns (52.131%)  route 3.753ns (47.869%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    25.626 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    26.859    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    19.894 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    21.561    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    21.657 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.737    23.394    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y100        FDCE                                         r  pulse_gen_1_SDACLK/stop_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.459    23.853 f  pulse_gen_1_SDACLK/stop_reg/Q
                         net (fo=1, routed)           0.810    24.663    pulse_gen_1_SDACLK/stop
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.124    24.787 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=2, routed)           2.943    27.730    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505    31.235 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    31.235    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
    H1                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/output_logic_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.148ns  (logic 0.456ns (21.227%)  route 1.692ns (78.773%))
  Logic Levels:           0  
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.554    -0.939    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.483 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=2, routed)           1.692     1.209    pulse_gen_1_SDACLK/Pulse_complete
    SLICE_X33Y98         FDCE                                         f  pulse_gen_1_SDACLK/output_logic_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/output_logic_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.779ns  (logic 0.141ns (18.095%)  route 0.638ns (81.905%))
  Logic Levels:           0  
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.562    -0.602    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=2, routed)           0.638     0.177    pulse_gen_1_SDACLK/Pulse_complete
    SLICE_X33Y98         FDCE                                         f  pulse_gen_1_SDACLK/output_logic_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.451ns  (logic 1.277ns (36.991%)  route 2.175ns (63.009%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.723    -0.440    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.395 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=2, routed)           0.962     0.567    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.206     1.773 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.773    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
    H1                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.676ns  (logic 1.277ns (34.739%)  route 2.399ns (65.261%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.723    -0.440    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.395 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=2, routed)           1.187     0.792    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.206     1.998 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.998    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    C15                                                               r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.456ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    your_instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    your_instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  your_instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    your_instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.456ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    your_instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.805ns  (logic 0.777ns (43.043%)  route 1.028ns (56.957%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.627     0.627 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           1.028     1.655    pulse_gen_3_45ns/run
    SLICE_X34Y99         LUT4 (Prop_lut4_I3_O)        0.150     1.805 r  pulse_gen_3_45ns/done_i_1__1/O
                         net (fo=1, routed)           0.000     1.805    pulse_gen_3_45ns/done_i_1__1_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.435    -1.541    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/done_reg/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.779ns  (logic 0.751ns (42.210%)  route 1.028ns (57.790%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.627     0.627 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           1.028     1.655    pulse_gen_3_45ns/run
    SLICE_X34Y99         LUT5 (Prop_lut5_I3_O)        0.124     1.779 r  pulse_gen_3_45ns/active_i_1__0/O
                         net (fo=1, routed)           0.000     1.779    pulse_gen_3_45ns/active_i_1__0_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.435    -1.541    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/active_reg/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.683ns  (logic 0.780ns (46.352%)  route 0.903ns (53.648%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.627     0.627 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           0.903     1.530    pulse_gen_3_45ns/run
    SLICE_X34Y99         LUT4 (Prop_lut4_I3_O)        0.153     1.683 r  pulse_gen_3_45ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.683    pulse_gen_3_45ns/count[2]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.435    -1.541    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.671ns  (logic 0.751ns (44.949%)  route 0.920ns (55.051%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.627     0.627 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           0.920     1.547    pulse_gen_3_45ns/run
    SLICE_X34Y99         LUT4 (Prop_lut4_I3_O)        0.124     1.671 r  pulse_gen_3_45ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.671    pulse_gen_3_45ns/count[0]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.435    -1.541    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.654ns  (logic 0.751ns (45.411%)  route 0.903ns (54.589%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.627     0.627 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           0.903     1.530    pulse_gen_3_45ns/run
    SLICE_X34Y99         LUT4 (Prop_lut4_I3_O)        0.124     1.654 r  pulse_gen_3_45ns/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.654    pulse_gen_3_45ns/count[1]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.435    -1.541    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.443ns  (logic 0.751ns (52.033%)  route 0.692ns (47.967%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.627     0.627 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.692     1.319    pulse_gen_2_35ns/run
    SLICE_X34Y100        LUT3 (Prop_lut3_I2_O)        0.124     1.443 r  pulse_gen_2_35ns/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.443    pulse_gen_2_35ns/count[1]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.609    -1.367    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C

Slack:                    inf
  Source:                 adc_ctrl1/start_acquisition_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/clks_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.335ns  (logic 0.580ns (43.439%)  route 0.755ns (56.561%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE                         0.000     0.000 r  adc_ctrl1/start_acquisition_reg/C
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  adc_ctrl1/start_acquisition_reg/Q
                         net (fo=2, routed)           0.755     1.211    adc_ctrl1/start_acquisition
    SLICE_X34Y99         LUT5 (Prop_lut5_I4_O)        0.124     1.335 r  adc_ctrl1/clks_start_i_1/O
                         net (fo=1, routed)           0.000     1.335    adc_ctrl1/clks_start_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  adc_ctrl1/clks_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.435    -1.541    adc_ctrl1/clk_out1
    SLICE_X34Y99         FDRE                                         r  adc_ctrl1/clks_start_reg/C

Slack:                    inf
  Source:                 adc_ctrl1/start_acquisition_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.132ns  (logic 0.456ns (40.292%)  route 0.676ns (59.708%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE                         0.000     0.000 r  adc_ctrl1/start_acquisition_reg/C
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  adc_ctrl1/start_acquisition_reg/Q
                         net (fo=2, routed)           0.676     1.132    adc_ctrl1/start_acquisition
    SLICE_X34Y99         FDRE                                         r  adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.435    -1.541    adc_ctrl1/clk_out1
    SLICE_X34Y99         FDRE                                         r  adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.751ns (70.895%)  route 0.308ns (29.105%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.627     0.627 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.308     0.935    pulse_gen_2_35ns/run
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.124     1.059 r  pulse_gen_2_35ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.059    pulse_gen_2_35ns/count[0]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.609    -1.367    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.052ns  (logic 0.744ns (70.701%)  route 0.308ns (29.299%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.627     0.627 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.308     0.935    pulse_gen_2_35ns/run
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.117     1.052 r  pulse_gen_2_35ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.052    pulse_gen_2_35ns/count[2]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          1.609    -1.367    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/start_adc_control_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/clks_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.191ns (56.440%)  route 0.147ns (43.560%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE                         0.000     0.000 r  adc_ctrl1/start_adc_control_reg/C
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  adc_ctrl1/start_adc_control_reg/Q
                         net (fo=1, routed)           0.147     0.293    adc_ctrl1/start_adc_control
    SLICE_X34Y99         LUT5 (Prop_lut5_I3_O)        0.045     0.338 r  adc_ctrl1/clks_start_i_1/O
                         net (fo=1, routed)           0.000     0.338    adc_ctrl1/clks_start_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  adc_ctrl1/clks_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.829    -0.841    adc_ctrl1/clk_out1
    SLICE_X34Y99         FDRE                                         r  adc_ctrl1/clks_start_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.239ns (68.617%)  route 0.109ns (31.383%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.109     0.303    pulse_gen_2_35ns/run
    SLICE_X34Y100        LUT5 (Prop_lut5_I3_O)        0.045     0.348 r  pulse_gen_2_35ns/active_i_1/O
                         net (fo=1, routed)           0.000     0.348    pulse_gen_2_35ns/active_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.917    -0.754    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/active_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.242ns (68.885%)  route 0.109ns (31.115%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.109     0.303    pulse_gen_2_35ns/run
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.048     0.351 r  pulse_gen_2_35ns/done_i_1__0/O
                         net (fo=1, routed)           0.000     0.351    pulse_gen_2_35ns/done_i_1__0_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.917    -0.754    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/done_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.239ns (67.838%)  route 0.113ns (32.162%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.113     0.307    pulse_gen_2_35ns/run
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.352 r  pulse_gen_2_35ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.352    pulse_gen_2_35ns/count[0]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.917    -0.754    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.242ns (68.109%)  route 0.113ns (31.891%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.113     0.307    pulse_gen_2_35ns/run
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.048     0.355 r  pulse_gen_2_35ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    pulse_gen_2_35ns/count[2]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.917    -0.754    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/C

Slack:                    inf
  Source:                 adc_ctrl1/start_acquisition_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.450%)  route 0.257ns (64.550%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE                         0.000     0.000 r  adc_ctrl1/start_acquisition_reg/C
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/start_acquisition_reg/Q
                         net (fo=2, routed)           0.257     0.398    adc_ctrl1/start_acquisition
    SLICE_X34Y99         FDRE                                         r  adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.829    -0.841    adc_ctrl1/clk_out1
    SLICE_X34Y99         FDRE                                         r  adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.239ns (49.145%)  route 0.247ns (50.855%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.247     0.441    pulse_gen_2_35ns/run
    SLICE_X34Y100        LUT3 (Prop_lut3_I2_O)        0.045     0.486 r  pulse_gen_2_35ns/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.486    pulse_gen_2_35ns/count[1]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.917    -0.754    pulse_gen_2_35ns/clk_out1
    SLICE_X34Y100        FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.239ns (43.472%)  route 0.311ns (56.528%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           0.311     0.505    pulse_gen_3_45ns/run
    SLICE_X34Y99         LUT4 (Prop_lut4_I3_O)        0.045     0.550 r  pulse_gen_3_45ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.550    pulse_gen_3_45ns/count[0]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.829    -0.841    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.239ns (42.243%)  route 0.327ns (57.757%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           0.327     0.521    pulse_gen_3_45ns/run
    SLICE_X34Y99         LUT4 (Prop_lut4_I3_O)        0.045     0.566 r  pulse_gen_3_45ns/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.566    pulse_gen_3_45ns/count[1]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.829    -0.841    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.243ns (42.648%)  route 0.327ns (57.352%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           0.327     0.521    pulse_gen_3_45ns/run
    SLICE_X34Y99         LUT4 (Prop_lut4_I3_O)        0.049     0.570 r  pulse_gen_3_45ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.570    pulse_gen_3_45ns/count[2]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=12, routed)          0.829    -0.841    pulse_gen_3_45ns/clk_out1
    SLICE_X34Y99         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.337ns  (logic 0.610ns (26.097%)  route 1.727ns (73.903%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.956     1.412    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.154     1.566 r  pulse_gen_1_SDACLK/count[2]_i_1/O
                         net (fo=4, routed)           0.771     2.337    pulse_gen_1_SDACLK/clear
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.610    -1.366    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.337ns  (logic 0.610ns (26.097%)  route 1.727ns (73.903%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.956     1.412    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.154     1.566 r  pulse_gen_1_SDACLK/count[2]_i_1/O
                         net (fo=4, routed)           0.771     2.337    pulse_gen_1_SDACLK/clear
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.610    -1.366    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.337ns  (logic 0.610ns (26.097%)  route 1.727ns (73.903%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.956     1.412    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.154     1.566 r  pulse_gen_1_SDACLK/count[2]_i_1/O
                         net (fo=4, routed)           0.771     2.337    pulse_gen_1_SDACLK/clear
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.610    -1.366    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.159ns  (logic 0.610ns (28.260%)  route 1.549ns (71.740%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.956     1.412    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.154     1.566 r  pulse_gen_1_SDACLK/count[2]_i_1/O
                         net (fo=4, routed)           0.592     2.159    pulse_gen_1_SDACLK/clear
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.436    -1.540    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.536ns  (logic 0.580ns (37.757%)  route 0.956ns (62.243%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.956     1.412    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.536 r  pulse_gen_1_SDACLK/active_i_1__1/O
                         net (fo=1, routed)           0.000     1.536    pulse_gen_1_SDACLK/active_i_1__1_n_0
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.436    -1.540    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.535ns  (logic 0.580ns (37.782%)  route 0.955ns (62.218%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.955     1.411    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  pulse_gen_1_SDACLK/done_i_1/O
                         net (fo=1, routed)           0.000     1.535    pulse_gen_1_SDACLK/done_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.436    -1.540    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.020%)  route 0.345ns (64.980%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.345     0.486    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.531 r  pulse_gen_1_SDACLK/active_i_1__1/O
                         net (fo=1, routed)           0.000     0.531    pulse_gen_1_SDACLK/active_i_1__1_n_0
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.830    -0.840    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.020%)  route 0.345ns (64.980%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.345     0.486    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT5 (Prop_lut5_I4_O)        0.045     0.531 r  pulse_gen_1_SDACLK/done_i_1/O
                         net (fo=1, routed)           0.000     0.531    pulse_gen_1_SDACLK/done_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.830    -0.840    pulse_gen_1_SDACLK/clk_out2
    SLICE_X33Y99         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.184ns (24.746%)  route 0.560ns (75.254%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.346     0.487    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.043     0.530 r  pulse_gen_1_SDACLK/count[2]_i_1/O
                         net (fo=4, routed)           0.213     0.744    pulse_gen_1_SDACLK/clear
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.830    -0.840    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y99         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.184ns (22.454%)  route 0.635ns (77.546%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.346     0.487    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.043     0.530 r  pulse_gen_1_SDACLK/count[2]_i_1/O
                         net (fo=4, routed)           0.289     0.819    pulse_gen_1_SDACLK/clear
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.917    -0.754    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.184ns (22.454%)  route 0.635ns (77.546%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.346     0.487    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.043     0.530 r  pulse_gen_1_SDACLK/count[2]_i_1/O
                         net (fo=4, routed)           0.289     0.819    pulse_gen_1_SDACLK/clear
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.917    -0.754    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.184ns (22.454%)  route 0.635ns (77.546%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.346     0.487    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.043     0.530 r  pulse_gen_1_SDACLK/count[2]_i_1/O
                         net (fo=4, routed)           0.289     0.819    pulse_gen_1_SDACLK/clear
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.917    -0.754    pulse_gen_1_SDACLK/clk_out2
    SLICE_X32Y100        FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/C





