Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0c0f060951684b9d8bc05437884d9d4a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nec_ir_receiver_tb_behav xil_defaultlib.nec_ir_receiver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nec_ir_receiver
Compiling module xil_defaultlib.nec_ir_receiver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot nec_ir_receiver_tb_behav
