ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text._write,"ax",%progbits
  20              		.align	1
  21              		.global	_write
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_write:
  27              	.LVL0:
  28              	.LFB128:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "tim.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** #include <stdio.h>
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 2


  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END Includes */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PD */
  40:Core/Src/main.c **** /* USER CODE END PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/main.c **** void SystemClock_Config(void);
  55:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END 0 */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /**
  65:Core/Src/main.c ****   * @brief  The application entry point.
  66:Core/Src/main.c ****   * @retval int
  67:Core/Src/main.c ****   */
  68:Core/Src/main.c **** int main(void)
  69:Core/Src/main.c **** {
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  71:Core/Src/main.c ****   setbuf(stdout, NULL);
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* USER CODE END 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  78:Core/Src/main.c ****   HAL_Init();
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE END Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Configure the system clock */
  85:Core/Src/main.c ****   SystemClock_Config();
  86:Core/Src/main.c **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 3


  87:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE END SysInit */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Initialize all configured peripherals */
  92:Core/Src/main.c ****   MX_GPIO_Init();
  93:Core/Src/main.c ****   MX_DMA_Init();
  94:Core/Src/main.c ****   MX_USART2_UART_Init();
  95:Core/Src/main.c ****   MX_ADC1_Init();
  96:Core/Src/main.c ****   MX_ADC2_Init();
  97:Core/Src/main.c ****   MX_TIM1_Init();
  98:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  99:Core/Src/main.c ****   int sensL=0,sensR=0;
 100:Core/Src/main.c ****   int MotorL=0,MotorR=0;
 101:Core/Src/main.c ****   int sensVal=0,sensVal_D=0,sensbuf=0;
 102:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
 103:Core/Src/main.c ****   if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) { Error_Handler(); }
 104:Core/Src/main.c ****   if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3) != HAL_OK) { Error_Handler(); }
 105:Core/Src/main.c ****   uint16_t analog1[2];
 106:Core/Src/main.c ****   uint16_t analog2[4];
 107:Core/Src/main.c ****   if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog1, 2) != HAL_OK){
 108:Core/Src/main.c ****        Error_Handler();
 109:Core/Src/main.c ****   }
 110:Core/Src/main.c ****   if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog2, 4) != HAL_OK){
 111:Core/Src/main.c ****        Error_Handler();
 112:Core/Src/main.c ****   }
 113:Core/Src/main.c ****   char buf[1];
 114:Core/Src/main.c ****   /* USER CODE END 2 */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* Infinite loop */
 117:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 118:Core/Src/main.c ****   while (1)
 119:Core/Src/main.c ****   {
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     /* USER CODE END WHILE */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 124:Core/Src/main.c ****     sensL=analog1[0];
 125:Core/Src/main.c ****     sensR=analog1[1];
 126:Core/Src/main.c ****     sensVal=sensR-sensL;
 127:Core/Src/main.c ****     sensVal_D=sensbuf-sensVal;
 128:Core/Src/main.c ****     sensbuf=sensVal;
 129:Core/Src/main.c ****     MotorR=((10-((sensVal*0.8)/*-(sensVal_D*0.5)*/))/10);
 130:Core/Src/main.c ****     MotorL=((10+((sensVal*0.8)/*-(sensVal_D*0.5)*/))/10);
 131:Core/Src/main.c ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,analog1[1]);
 132:Core/Src/main.c ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,analog1[0]);
 133:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_1_GPIO_Port,LED_1_Pin,1);
 134:Core/Src/main.c ****     //HAL_GPIO_WritePin(LED_2_GPIO_Port,LED_2_Pin,analog2[2]%2);
 135:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_3_GPIO_Port,LED_3_Pin,analog1[1]%2);
 136:Core/Src/main.c ****     //HAL_GPIO_WritePin(LED_4_GPIO_Port,LED_4_Pin,analog2[3]%2);
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c ****   /* USER CODE END 3 */
 139:Core/Src/main.c **** }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** /**
 142:Core/Src/main.c ****   * @brief System Clock Configuration
 143:Core/Src/main.c ****   * @retval None
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 4


 144:Core/Src/main.c ****   */
 145:Core/Src/main.c **** void SystemClock_Config(void)
 146:Core/Src/main.c **** {
 147:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 148:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 149:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 152:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 155:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 156:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 160:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 161:Core/Src/main.c ****   {
 162:Core/Src/main.c ****     Error_Handler();
 163:Core/Src/main.c ****   }
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 168:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 169:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 170:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 172:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 175:Core/Src/main.c ****   {
 176:Core/Src/main.c ****     Error_Handler();
 177:Core/Src/main.c ****   }
 178:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 179:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 180:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 181:Core/Src/main.c ****   {
 182:Core/Src/main.c ****     Error_Handler();
 183:Core/Src/main.c ****   }
 184:Core/Src/main.c **** }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** int _write(int file, char *ptr, int len)
 189:Core/Src/main.c **** {
  30              		.loc 1 189 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 189 1 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 14, -4
  40 0002 1446     		mov	r4, r2
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 5


 190:Core/Src/main.c ****   HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
  41              		.loc 1 190 3 is_stmt 1 view .LVU2
  42 0004 0A23     		movs	r3, #10
  43 0006 92B2     		uxth	r2, r2
  44              	.LVL1:
  45              		.loc 1 190 3 is_stmt 0 view .LVU3
  46 0008 0248     		ldr	r0, .L3
  47              	.LVL2:
  48              		.loc 1 190 3 view .LVU4
  49 000a FFF7FEFF 		bl	HAL_UART_Transmit
  50              	.LVL3:
 191:Core/Src/main.c ****   return len;
  51              		.loc 1 191 3 is_stmt 1 view .LVU5
 192:Core/Src/main.c **** }
  52              		.loc 1 192 1 is_stmt 0 view .LVU6
  53 000e 2046     		mov	r0, r4
  54 0010 10BD     		pop	{r4, pc}
  55              	.LVL4:
  56              	.L4:
  57              		.loc 1 192 1 view .LVU7
  58 0012 00BF     		.align	2
  59              	.L3:
  60 0014 00000000 		.word	huart2
  61              		.cfi_endproc
  62              	.LFE128:
  64              		.section	.text.Error_Handler,"ax",%progbits
  65              		.align	1
  66              		.global	Error_Handler
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  71              	Error_Handler:
  72              	.LFB129:
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** /* USER CODE END 4 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** /**
 197:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 198:Core/Src/main.c ****   * @retval None
 199:Core/Src/main.c ****   */
 200:Core/Src/main.c **** void Error_Handler(void)
 201:Core/Src/main.c **** {
  73              		.loc 1 201 1 is_stmt 1 view -0
  74              		.cfi_startproc
  75              		@ Volatile: function does not return.
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		@ link register save eliminated.
 202:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 203:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 204:Core/Src/main.c ****   __disable_irq();
  79              		.loc 1 204 3 view .LVU9
  80              	.LBB4:
  81              	.LBI4:
  82              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 6


   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 7


  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 8


 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  83              		.loc 2 140 27 view .LVU10
  84              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  85              		.loc 2 142 3 view .LVU11
  86              		.syntax unified
  87              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  88 0000 72B6     		cpsid i
  89              	@ 0 "" 2
  90              		.thumb
  91              		.syntax unified
  92              	.L6:
  93              	.LBE5:
  94              	.LBE4:
 205:Core/Src/main.c ****   while (1)
  95              		.loc 1 205 3 discriminator 1 view .LVU12
 206:Core/Src/main.c ****   {
 207:Core/Src/main.c ****   }
  96              		.loc 1 207 3 discriminator 1 view .LVU13
 205:Core/Src/main.c ****   while (1)
  97              		.loc 1 205 9 discriminator 1 view .LVU14
  98 0002 FEE7     		b	.L6
  99              		.cfi_endproc
 100              	.LFE129:
 102              		.section	.text.SystemClock_Config,"ax",%progbits
 103              		.align	1
 104              		.global	SystemClock_Config
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	SystemClock_Config:
 110              	.LFB127:
 146:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 9


 111              		.loc 1 146 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 88
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115 0000 00B5     		push	{lr}
 116              	.LCFI1:
 117              		.cfi_def_cfa_offset 4
 118              		.cfi_offset 14, -4
 119 0002 97B0     		sub	sp, sp, #92
 120              	.LCFI2:
 121              		.cfi_def_cfa_offset 96
 147:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 122              		.loc 1 147 3 view .LVU16
 147:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 123              		.loc 1 147 22 is_stmt 0 view .LVU17
 124 0004 2822     		movs	r2, #40
 125 0006 0021     		movs	r1, #0
 126 0008 0CA8     		add	r0, sp, #48
 127 000a FFF7FEFF 		bl	memset
 128              	.LVL5:
 148:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 129              		.loc 1 148 3 is_stmt 1 view .LVU18
 148:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 130              		.loc 1 148 22 is_stmt 0 view .LVU19
 131 000e 0023     		movs	r3, #0
 132 0010 0793     		str	r3, [sp, #28]
 133 0012 0893     		str	r3, [sp, #32]
 134 0014 0993     		str	r3, [sp, #36]
 135 0016 0A93     		str	r3, [sp, #40]
 136 0018 0B93     		str	r3, [sp, #44]
 149:Core/Src/main.c **** 
 137              		.loc 1 149 3 is_stmt 1 view .LVU20
 149:Core/Src/main.c **** 
 138              		.loc 1 149 28 is_stmt 0 view .LVU21
 139 001a 0193     		str	r3, [sp, #4]
 140 001c 0293     		str	r3, [sp, #8]
 141 001e 0393     		str	r3, [sp, #12]
 142 0020 0493     		str	r3, [sp, #16]
 143 0022 0593     		str	r3, [sp, #20]
 144 0024 0693     		str	r3, [sp, #24]
 154:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 145              		.loc 1 154 3 is_stmt 1 view .LVU22
 154:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 146              		.loc 1 154 36 is_stmt 0 view .LVU23
 147 0026 0223     		movs	r3, #2
 148 0028 0C93     		str	r3, [sp, #48]
 155:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 149              		.loc 1 155 3 is_stmt 1 view .LVU24
 155:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 150              		.loc 1 155 30 is_stmt 0 view .LVU25
 151 002a 0122     		movs	r2, #1
 152 002c 1092     		str	r2, [sp, #64]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 153              		.loc 1 156 3 is_stmt 1 view .LVU26
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 154              		.loc 1 156 41 is_stmt 0 view .LVU27
 155 002e 1022     		movs	r2, #16
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 10


 156 0030 1192     		str	r2, [sp, #68]
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 157              		.loc 1 157 3 is_stmt 1 view .LVU28
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 158              		.loc 1 157 34 is_stmt 0 view .LVU29
 159 0032 1393     		str	r3, [sp, #76]
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 160              		.loc 1 158 3 is_stmt 1 view .LVU30
 159:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 161              		.loc 1 159 3 view .LVU31
 159:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 162              		.loc 1 159 32 is_stmt 0 view .LVU32
 163 0034 4FF40023 		mov	r3, #524288
 164 0038 1593     		str	r3, [sp, #84]
 160:Core/Src/main.c ****   {
 165              		.loc 1 160 3 is_stmt 1 view .LVU33
 160:Core/Src/main.c ****   {
 166              		.loc 1 160 7 is_stmt 0 view .LVU34
 167 003a 0CA8     		add	r0, sp, #48
 168 003c FFF7FEFF 		bl	HAL_RCC_OscConfig
 169              	.LVL6:
 160:Core/Src/main.c ****   {
 170              		.loc 1 160 6 view .LVU35
 171 0040 B8B9     		cbnz	r0, .L12
 167:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 172              		.loc 1 167 3 is_stmt 1 view .LVU36
 167:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 173              		.loc 1 167 31 is_stmt 0 view .LVU37
 174 0042 0F23     		movs	r3, #15
 175 0044 0793     		str	r3, [sp, #28]
 169:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 176              		.loc 1 169 3 is_stmt 1 view .LVU38
 169:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 177              		.loc 1 169 34 is_stmt 0 view .LVU39
 178 0046 0223     		movs	r3, #2
 179 0048 0893     		str	r3, [sp, #32]
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 180              		.loc 1 170 3 is_stmt 1 view .LVU40
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 181              		.loc 1 170 35 is_stmt 0 view .LVU41
 182 004a 0021     		movs	r1, #0
 183 004c 0991     		str	r1, [sp, #36]
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 184              		.loc 1 171 3 is_stmt 1 view .LVU42
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 185              		.loc 1 171 36 is_stmt 0 view .LVU43
 186 004e 0A91     		str	r1, [sp, #40]
 172:Core/Src/main.c **** 
 187              		.loc 1 172 3 is_stmt 1 view .LVU44
 172:Core/Src/main.c **** 
 188              		.loc 1 172 36 is_stmt 0 view .LVU45
 189 0050 0B91     		str	r1, [sp, #44]
 174:Core/Src/main.c ****   {
 190              		.loc 1 174 3 is_stmt 1 view .LVU46
 174:Core/Src/main.c ****   {
 191              		.loc 1 174 7 is_stmt 0 view .LVU47
 192 0052 07A8     		add	r0, sp, #28
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 11


 193 0054 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 194              	.LVL7:
 174:Core/Src/main.c ****   {
 195              		.loc 1 174 6 view .LVU48
 196 0058 68B9     		cbnz	r0, .L13
 178:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 197              		.loc 1 178 3 is_stmt 1 view .LVU49
 178:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 198              		.loc 1 178 38 is_stmt 0 view .LVU50
 199 005a 4FF48053 		mov	r3, #4096
 200 005e 0193     		str	r3, [sp, #4]
 179:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 201              		.loc 1 179 3 is_stmt 1 view .LVU51
 179:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 202              		.loc 1 179 36 is_stmt 0 view .LVU52
 203 0060 0023     		movs	r3, #0
 204 0062 0693     		str	r3, [sp, #24]
 180:Core/Src/main.c ****   {
 205              		.loc 1 180 3 is_stmt 1 view .LVU53
 180:Core/Src/main.c ****   {
 206              		.loc 1 180 7 is_stmt 0 view .LVU54
 207 0064 01A8     		add	r0, sp, #4
 208 0066 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 209              	.LVL8:
 180:Core/Src/main.c ****   {
 210              		.loc 1 180 6 view .LVU55
 211 006a 30B9     		cbnz	r0, .L14
 184:Core/Src/main.c **** 
 212              		.loc 1 184 1 view .LVU56
 213 006c 17B0     		add	sp, sp, #92
 214              	.LCFI3:
 215              		.cfi_remember_state
 216              		.cfi_def_cfa_offset 4
 217              		@ sp needed
 218 006e 5DF804FB 		ldr	pc, [sp], #4
 219              	.L12:
 220              	.LCFI4:
 221              		.cfi_restore_state
 162:Core/Src/main.c ****   }
 222              		.loc 1 162 5 is_stmt 1 view .LVU57
 223 0072 FFF7FEFF 		bl	Error_Handler
 224              	.LVL9:
 225              	.L13:
 176:Core/Src/main.c ****   }
 226              		.loc 1 176 5 view .LVU58
 227 0076 FFF7FEFF 		bl	Error_Handler
 228              	.LVL10:
 229              	.L14:
 182:Core/Src/main.c ****   }
 230              		.loc 1 182 5 view .LVU59
 231 007a FFF7FEFF 		bl	Error_Handler
 232              	.LVL11:
 233              		.cfi_endproc
 234              	.LFE127:
 236              		.section	.text.main,"ax",%progbits
 237              		.align	1
 238              		.global	main
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 12


 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 243              	main:
 244              	.LFB126:
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 245              		.loc 1 69 1 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 16
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249 0000 10B5     		push	{r4, lr}
 250              	.LCFI5:
 251              		.cfi_def_cfa_offset 8
 252              		.cfi_offset 4, -8
 253              		.cfi_offset 14, -4
 254 0002 84B0     		sub	sp, sp, #16
 255              	.LCFI6:
 256              		.cfi_def_cfa_offset 24
  71:Core/Src/main.c **** 
 257              		.loc 1 71 3 view .LVU61
  71:Core/Src/main.c **** 
 258              		.loc 1 71 10 is_stmt 0 view .LVU62
 259 0004 294B     		ldr	r3, .L22
 260 0006 1B68     		ldr	r3, [r3]
  71:Core/Src/main.c **** 
 261              		.loc 1 71 3 view .LVU63
 262 0008 0021     		movs	r1, #0
 263 000a 9868     		ldr	r0, [r3, #8]
 264 000c FFF7FEFF 		bl	setbuf
 265              	.LVL12:
  78:Core/Src/main.c **** 
 266              		.loc 1 78 3 is_stmt 1 view .LVU64
 267 0010 FFF7FEFF 		bl	HAL_Init
 268              	.LVL13:
  85:Core/Src/main.c **** 
 269              		.loc 1 85 3 view .LVU65
 270 0014 FFF7FEFF 		bl	SystemClock_Config
 271              	.LVL14:
  92:Core/Src/main.c ****   MX_DMA_Init();
 272              		.loc 1 92 3 view .LVU66
 273 0018 FFF7FEFF 		bl	MX_GPIO_Init
 274              	.LVL15:
  93:Core/Src/main.c ****   MX_USART2_UART_Init();
 275              		.loc 1 93 3 view .LVU67
 276 001c FFF7FEFF 		bl	MX_DMA_Init
 277              	.LVL16:
  94:Core/Src/main.c ****   MX_ADC1_Init();
 278              		.loc 1 94 3 view .LVU68
 279 0020 FFF7FEFF 		bl	MX_USART2_UART_Init
 280              	.LVL17:
  95:Core/Src/main.c ****   MX_ADC2_Init();
 281              		.loc 1 95 3 view .LVU69
 282 0024 FFF7FEFF 		bl	MX_ADC1_Init
 283              	.LVL18:
  96:Core/Src/main.c ****   MX_TIM1_Init();
 284              		.loc 1 96 3 view .LVU70
 285 0028 FFF7FEFF 		bl	MX_ADC2_Init
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 13


 286              	.LVL19:
  97:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 287              		.loc 1 97 3 view .LVU71
 288 002c FFF7FEFF 		bl	MX_TIM1_Init
 289              	.LVL20:
  99:Core/Src/main.c ****   int MotorL=0,MotorR=0;
 290              		.loc 1 99 3 view .LVU72
 100:Core/Src/main.c ****   int sensVal=0,sensVal_D=0,sensbuf=0;
 291              		.loc 1 100 3 view .LVU73
 101:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
 292              		.loc 1 101 3 view .LVU74
 102:Core/Src/main.c ****   if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) { Error_Handler(); }
 293              		.loc 1 102 3 view .LVU75
 294 0030 0122     		movs	r2, #1
 295 0032 4FF48051 		mov	r1, #4096
 296 0036 4FF09040 		mov	r0, #1207959552
 297 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 298              	.LVL21:
 103:Core/Src/main.c ****   if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3) != HAL_OK) { Error_Handler(); }
 299              		.loc 1 103 3 view .LVU76
 103:Core/Src/main.c ****   if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3) != HAL_OK) { Error_Handler(); }
 300              		.loc 1 103 7 is_stmt 0 view .LVU77
 301 003e 0021     		movs	r1, #0
 302 0040 1B48     		ldr	r0, .L22+4
 303 0042 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 304              	.LVL22:
 103:Core/Src/main.c ****   if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3) != HAL_OK) { Error_Handler(); }
 305              		.loc 1 103 6 view .LVU78
 306 0046 08B1     		cbz	r0, .L16
 103:Core/Src/main.c ****   if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3) != HAL_OK) { Error_Handler(); }
 307              		.loc 1 103 61 is_stmt 1 discriminator 1 view .LVU79
 308 0048 FFF7FEFF 		bl	Error_Handler
 309              	.LVL23:
 310              	.L16:
 104:Core/Src/main.c ****   uint16_t analog1[2];
 311              		.loc 1 104 3 view .LVU80
 104:Core/Src/main.c ****   uint16_t analog1[2];
 312              		.loc 1 104 7 is_stmt 0 view .LVU81
 313 004c 0821     		movs	r1, #8
 314 004e 1848     		ldr	r0, .L22+4
 315 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 316              	.LVL24:
 104:Core/Src/main.c ****   uint16_t analog1[2];
 317              		.loc 1 104 6 view .LVU82
 318 0054 08B1     		cbz	r0, .L17
 104:Core/Src/main.c ****   uint16_t analog1[2];
 319              		.loc 1 104 61 is_stmt 1 discriminator 1 view .LVU83
 320 0056 FFF7FEFF 		bl	Error_Handler
 321              	.LVL25:
 322              	.L17:
 105:Core/Src/main.c ****   uint16_t analog2[4];
 323              		.loc 1 105 3 view .LVU84
 106:Core/Src/main.c ****   if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog1, 2) != HAL_OK){
 324              		.loc 1 106 3 view .LVU85
 107:Core/Src/main.c ****        Error_Handler();
 325              		.loc 1 107 3 view .LVU86
 107:Core/Src/main.c ****        Error_Handler();
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 14


 326              		.loc 1 107 7 is_stmt 0 view .LVU87
 327 005a 0222     		movs	r2, #2
 328 005c 03A9     		add	r1, sp, #12
 329 005e 1548     		ldr	r0, .L22+8
 330 0060 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 331              	.LVL26:
 107:Core/Src/main.c ****        Error_Handler();
 332              		.loc 1 107 6 view .LVU88
 333 0064 08B1     		cbz	r0, .L18
 108:Core/Src/main.c ****   }
 334              		.loc 1 108 8 is_stmt 1 view .LVU89
 335 0066 FFF7FEFF 		bl	Error_Handler
 336              	.LVL27:
 337              	.L18:
 110:Core/Src/main.c ****        Error_Handler();
 338              		.loc 1 110 3 view .LVU90
 110:Core/Src/main.c ****        Error_Handler();
 339              		.loc 1 110 7 is_stmt 0 view .LVU91
 340 006a 0422     		movs	r2, #4
 341 006c 0DEB0201 		add	r1, sp, r2
 342 0070 1148     		ldr	r0, .L22+12
 343 0072 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 344              	.LVL28:
 110:Core/Src/main.c ****        Error_Handler();
 345              		.loc 1 110 6 view .LVU92
 346 0076 B0B9     		cbnz	r0, .L21
 347              	.LVL29:
 348              	.L19:
 113:Core/Src/main.c ****   /* USER CODE END 2 */
 349              		.loc 1 113 3 is_stmt 1 discriminator 1 view .LVU93
 118:Core/Src/main.c ****   {
 350              		.loc 1 118 3 discriminator 1 view .LVU94
 124:Core/Src/main.c ****     sensR=analog1[1];
 351              		.loc 1 124 5 discriminator 1 view .LVU95
 124:Core/Src/main.c ****     sensR=analog1[1];
 352              		.loc 1 124 18 is_stmt 0 discriminator 1 view .LVU96
 353 0078 BDF80C20 		ldrh	r2, [sp, #12]
 354              	.LVL30:
 125:Core/Src/main.c ****     sensVal=sensR-sensL;
 355              		.loc 1 125 5 is_stmt 1 discriminator 1 view .LVU97
 125:Core/Src/main.c ****     sensVal=sensR-sensL;
 356              		.loc 1 125 18 is_stmt 0 discriminator 1 view .LVU98
 357 007c BDF80E10 		ldrh	r1, [sp, #14]
 358              	.LVL31:
 126:Core/Src/main.c ****     sensVal_D=sensbuf-sensVal;
 359              		.loc 1 126 5 is_stmt 1 discriminator 1 view .LVU99
 127:Core/Src/main.c ****     sensbuf=sensVal;
 360              		.loc 1 127 5 discriminator 1 view .LVU100
 128:Core/Src/main.c ****     MotorR=((10-((sensVal*0.8)/*-(sensVal_D*0.5)*/))/10);
 361              		.loc 1 128 5 discriminator 1 view .LVU101
 129:Core/Src/main.c ****     MotorL=((10+((sensVal*0.8)/*-(sensVal_D*0.5)*/))/10);
 362              		.loc 1 129 5 discriminator 1 view .LVU102
 130:Core/Src/main.c ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,analog1[1]);
 363              		.loc 1 130 5 discriminator 1 view .LVU103
 131:Core/Src/main.c ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,analog1[0]);
 364              		.loc 1 131 5 discriminator 1 view .LVU104
 365 0080 0B4B     		ldr	r3, .L22+4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 15


 366 0082 1B68     		ldr	r3, [r3]
 367 0084 5963     		str	r1, [r3, #52]
 132:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_1_GPIO_Port,LED_1_Pin,1);
 368              		.loc 1 132 5 discriminator 1 view .LVU105
 369 0086 DA63     		str	r2, [r3, #60]
 133:Core/Src/main.c ****     //HAL_GPIO_WritePin(LED_2_GPIO_Port,LED_2_Pin,analog2[2]%2);
 370              		.loc 1 133 5 discriminator 1 view .LVU106
 371 0088 0C4C     		ldr	r4, .L22+16
 372 008a 0122     		movs	r2, #1
 373              	.LVL32:
 133:Core/Src/main.c ****     //HAL_GPIO_WritePin(LED_2_GPIO_Port,LED_2_Pin,analog2[2]%2);
 374              		.loc 1 133 5 is_stmt 0 discriminator 1 view .LVU107
 375 008c 1021     		movs	r1, #16
 376              	.LVL33:
 133:Core/Src/main.c ****     //HAL_GPIO_WritePin(LED_2_GPIO_Port,LED_2_Pin,analog2[2]%2);
 377              		.loc 1 133 5 discriminator 1 view .LVU108
 378 008e 2046     		mov	r0, r4
 379 0090 FFF7FEFF 		bl	HAL_GPIO_WritePin
 380              	.LVL34:
 135:Core/Src/main.c ****     //HAL_GPIO_WritePin(LED_4_GPIO_Port,LED_4_Pin,analog2[3]%2);
 381              		.loc 1 135 5 is_stmt 1 discriminator 1 view .LVU109
 135:Core/Src/main.c ****     //HAL_GPIO_WritePin(LED_4_GPIO_Port,LED_4_Pin,analog2[3]%2);
 382              		.loc 1 135 56 is_stmt 0 discriminator 1 view .LVU110
 383 0094 BDF80E20 		ldrh	r2, [sp, #14]
 135:Core/Src/main.c ****     //HAL_GPIO_WritePin(LED_4_GPIO_Port,LED_4_Pin,analog2[3]%2);
 384              		.loc 1 135 5 discriminator 1 view .LVU111
 385 0098 02F00102 		and	r2, r2, #1
 386 009c 4021     		movs	r1, #64
 387 009e 2046     		mov	r0, r4
 388 00a0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 389              	.LVL35:
 118:Core/Src/main.c ****   {
 390              		.loc 1 118 9 is_stmt 1 discriminator 1 view .LVU112
 391 00a4 E8E7     		b	.L19
 392              	.LVL36:
 393              	.L21:
 111:Core/Src/main.c ****   }
 394              		.loc 1 111 8 view .LVU113
 395 00a6 FFF7FEFF 		bl	Error_Handler
 396              	.LVL37:
 397              	.L23:
 398 00aa 00BF     		.align	2
 399              	.L22:
 400 00ac 00000000 		.word	_impure_ptr
 401 00b0 00000000 		.word	htim1
 402 00b4 00000000 		.word	hadc1
 403 00b8 00000000 		.word	hadc2
 404 00bc 00040048 		.word	1207960576
 405              		.cfi_endproc
 406              	.LFE126:
 408              		.text
 409              	.Letext0:
 410              		.file 3 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_type
 411              		.file 4 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 412              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 413              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 414              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 16


 415              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 416              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 417              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 418              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc_ex.h"
 419              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc.h"
 420              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 421              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 422              		.file 15 "Core/Inc/adc.h"
 423              		.file 16 "Core/Inc/tim.h"
 424              		.file 17 "Core/Inc/usart.h"
 425              		.file 18 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\lib\\gcc\\arm-none-eabi\\10.3.1\\include\\std
 426              		.file 19 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_types.h"
 427              		.file 20 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\reent.h"
 428              		.file 21 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\lock.h"
 429              		.file 22 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\stdio.h"
 430              		.file 23 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 431              		.file 24 "Core/Inc/gpio.h"
 432              		.file 25 "Core/Inc/dma.h"
 433              		.file 26 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 434              		.file 27 "<built-in>"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccCshCMX.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\User\AppData\Local\Temp\ccCshCMX.s:20     .text._write:00000000 $t
C:\Users\User\AppData\Local\Temp\ccCshCMX.s:26     .text._write:00000000 _write
C:\Users\User\AppData\Local\Temp\ccCshCMX.s:60     .text._write:00000014 $d
C:\Users\User\AppData\Local\Temp\ccCshCMX.s:65     .text.Error_Handler:00000000 $t
C:\Users\User\AppData\Local\Temp\ccCshCMX.s:71     .text.Error_Handler:00000000 Error_Handler
C:\Users\User\AppData\Local\Temp\ccCshCMX.s:103    .text.SystemClock_Config:00000000 $t
C:\Users\User\AppData\Local\Temp\ccCshCMX.s:109    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\User\AppData\Local\Temp\ccCshCMX.s:237    .text.main:00000000 $t
C:\Users\User\AppData\Local\Temp\ccCshCMX.s:243    .text.main:00000000 main
C:\Users\User\AppData\Local\Temp\ccCshCMX.s:400    .text.main:000000ac $d

UNDEFINED SYMBOLS
HAL_UART_Transmit
huart2
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
setbuf
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_USART2_UART_Init
MX_ADC1_Init
MX_ADC2_Init
MX_TIM1_Init
HAL_GPIO_WritePin
HAL_TIM_PWM_Start
HAL_ADC_Start_DMA
_impure_ptr
htim1
hadc1
hadc2
