// Seed: 3129178128
`define pp_9 0
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    output logic id_4,
    input logic id_5,
    output id_6,
    output logic id_7,
    input id_8
);
  type_19(
      1
  );
  assign id_6 = 1;
  logic id_9;
  type_21(
      id_5, 1, 1
  );
  assign id_9 = id_8;
  assign id_0 = id_3;
  defparam id_10.id_11 = 1;
  type_22 id_12 (
      id_9,
      1
  );
  assign id_2[1'd0] = id_9;
  logic id_13;
endmodule
