Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e38dc01855b245c490fdcdfab834829b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot display_top_behav xil_defaultlib.display_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'row' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:52]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 5 for port 'row' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/ROMreader.v:12]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'row' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/ROMreader.v:13]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'row' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/ROMreader.v:14]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'row' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/ROMreader.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'grounded' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'object_enable' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_sync_default
Compiling module xil_defaultlib.object1_rom
Compiling module xil_defaultlib.object2_rom
Compiling module xil_defaultlib.object3_rom
Compiling module xil_defaultlib.object4_rom
Compiling module xil_defaultlib.ROMreader
Compiling module xil_defaultlib.object_engine(T_W=32,T_H=32)
Compiling module xil_defaultlib.debouncer(COUNT_MAX=19,COUNT_WID...
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b011101...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b011010...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b011100...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b011101...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b010100...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b01101)
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b010101...
Compiling module xil_defaultlib.key_fsm
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b010010...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b010110...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b010110...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b011010...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b011110...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b010000...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b010001...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b010011...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b011100...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b011011...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b010001...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b010101...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b011010...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b011001...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b011101...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b010000...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b010010...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b01zzzz...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b010001...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b010000...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b010101...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b011001...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b011000...
Compiling module xil_defaultlib.key_fsm(desired_key_id=8'b011101...
Compiling module xil_defaultlib.key_detect
Compiling module xil_defaultlib.game_state_machine
Compiling module xil_defaultlib.display_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_top_behav
