DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 16
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 20
DRAM Socket0: 13
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 13
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 13
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 13
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 11
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 13
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 13
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 13
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 13
DRAM Socket0: 12
DRAM Socket0: 13
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 13
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 12
DRAM Socket0: 23
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 15
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 15
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 16
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 16
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 14
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 9
DRAM Socket0: 7
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 16
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 11
DRAM Socket0: 10
DRAM Socket0: 11
DRAM Socket0: 12
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 16
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 8
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 18
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 12
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 17
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 7
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 18
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 18
PACKAGE Socket0: 12
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 21
PACKAGE Socket0: 17
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 23
PACKAGE Socket0: 19
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 13
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 13
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 16
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 13
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 13
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 13
PACKAGE Socket0: 14
PACKAGE Socket0: 13
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 13
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 13
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 13
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 16
PACKAGE Socket0: 11
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 11
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 11
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 16
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 16
PACKAGE Socket0: 11
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 11
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 17
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 12
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 16
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 16
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 34
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 22
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 16
CORE Socket0: 10
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 20
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 15
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 11
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 11
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 11
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 11
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 11
CORE Socket0: 12
CORE Socket0: 11
CORE Socket0: 12
CORE Socket0: 11
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 11
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 22
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 17
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 27
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 23
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 16
CORE Socket0: 10
CORE Socket0: 10
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 10
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 16
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 16
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 10
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 31
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 9
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 12
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 29
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 16
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
