// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "09/23/2023 12:13:07"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    top_level
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module top_level_vlg_sample_tst(
	clock,
	key,
	reset,
	sampler_tx
);
input  clock;
input [11:0] key;
input  reset;
output sampler_tx;

reg sample;
time current_time;
always @(clock or key or reset)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module top_level_vlg_check_tst (
	carry,
	segment,
	selector,
	sampler_rx
);
input  carry;
input [7:0] segment;
input [2:0] selector;
input sampler_rx;

reg  carry_expected;
reg [7:0] segment_expected;
reg [2:0] selector_expected;

reg  carry_prev;
reg [7:0] segment_prev;
reg [2:0] selector_prev;

reg  carry_expected_prev;
reg [7:0] segment_expected_prev;
reg [2:0] selector_expected_prev;

reg  last_carry_exp;
reg [7:0] last_segment_exp;
reg [2:0] last_selector_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:3] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 3'b1;
end

// update real /o prevs

always @(trigger)
begin
	carry_prev = carry;
	segment_prev = segment;
	selector_prev = selector;
end

// update expected /o prevs

always @(trigger)
begin
	carry_expected_prev = carry_expected;
	segment_expected_prev = segment_expected;
	selector_expected_prev = selector_expected;
end


// expected segment[ 7 ]
initial
begin
	segment_expected[7] = 1'bX;
end 
// expected segment[ 6 ]
initial
begin
	segment_expected[6] = 1'bX;
end 
// expected segment[ 5 ]
initial
begin
	segment_expected[5] = 1'bX;
end 
// expected segment[ 4 ]
initial
begin
	segment_expected[4] = 1'bX;
end 
// expected segment[ 3 ]
initial
begin
	segment_expected[3] = 1'bX;
end 
// expected segment[ 2 ]
initial
begin
	segment_expected[2] = 1'bX;
end 
// expected segment[ 1 ]
initial
begin
	segment_expected[1] = 1'bX;
end 
// expected segment[ 0 ]
initial
begin
	segment_expected[0] = 1'bX;
end 
// expected selector[ 2 ]
initial
begin
	selector_expected[2] = 1'bX;
end 
// expected selector[ 1 ]
initial
begin
	selector_expected[1] = 1'bX;
end 
// expected selector[ 0 ]
initial
begin
	selector_expected[0] = 1'bX;
end 

// expected carry
initial
begin
	carry_expected = 1'bX;
end 
// generate trigger
always @(carry_expected or carry or segment_expected or segment or selector_expected or selector)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected carry = %b | expected segment = %b | expected selector = %b | ",carry_expected_prev,segment_expected_prev,selector_expected_prev);
	$display("| real carry = %b | real segment = %b | real selector = %b | ",carry_prev,segment_prev,selector_prev);
`endif
	if (
		( carry_expected_prev !== 1'bx ) && ( carry_prev !== carry_expected_prev )
		&& ((carry_expected_prev !== last_carry_exp) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port carry :: @time = %t",  $realtime);
		$display ("     Expected value = %b", carry_expected_prev);
		$display ("     Real value = %b", carry_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_carry_exp = carry_expected_prev;
	end
	if (
		( segment_expected_prev[0] !== 1'bx ) && ( segment_prev[0] !== segment_expected_prev[0] )
		&& ((segment_expected_prev[0] !== last_segment_exp[0]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port segment[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", segment_expected_prev);
		$display ("     Real value = %b", segment_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_segment_exp[0] = segment_expected_prev[0];
	end
	if (
		( segment_expected_prev[1] !== 1'bx ) && ( segment_prev[1] !== segment_expected_prev[1] )
		&& ((segment_expected_prev[1] !== last_segment_exp[1]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port segment[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", segment_expected_prev);
		$display ("     Real value = %b", segment_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_segment_exp[1] = segment_expected_prev[1];
	end
	if (
		( segment_expected_prev[2] !== 1'bx ) && ( segment_prev[2] !== segment_expected_prev[2] )
		&& ((segment_expected_prev[2] !== last_segment_exp[2]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port segment[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", segment_expected_prev);
		$display ("     Real value = %b", segment_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_segment_exp[2] = segment_expected_prev[2];
	end
	if (
		( segment_expected_prev[3] !== 1'bx ) && ( segment_prev[3] !== segment_expected_prev[3] )
		&& ((segment_expected_prev[3] !== last_segment_exp[3]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port segment[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", segment_expected_prev);
		$display ("     Real value = %b", segment_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_segment_exp[3] = segment_expected_prev[3];
	end
	if (
		( segment_expected_prev[4] !== 1'bx ) && ( segment_prev[4] !== segment_expected_prev[4] )
		&& ((segment_expected_prev[4] !== last_segment_exp[4]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port segment[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", segment_expected_prev);
		$display ("     Real value = %b", segment_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_segment_exp[4] = segment_expected_prev[4];
	end
	if (
		( segment_expected_prev[5] !== 1'bx ) && ( segment_prev[5] !== segment_expected_prev[5] )
		&& ((segment_expected_prev[5] !== last_segment_exp[5]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port segment[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", segment_expected_prev);
		$display ("     Real value = %b", segment_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_segment_exp[5] = segment_expected_prev[5];
	end
	if (
		( segment_expected_prev[6] !== 1'bx ) && ( segment_prev[6] !== segment_expected_prev[6] )
		&& ((segment_expected_prev[6] !== last_segment_exp[6]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port segment[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", segment_expected_prev);
		$display ("     Real value = %b", segment_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_segment_exp[6] = segment_expected_prev[6];
	end
	if (
		( segment_expected_prev[7] !== 1'bx ) && ( segment_prev[7] !== segment_expected_prev[7] )
		&& ((segment_expected_prev[7] !== last_segment_exp[7]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port segment[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", segment_expected_prev);
		$display ("     Real value = %b", segment_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_segment_exp[7] = segment_expected_prev[7];
	end
	if (
		( selector_expected_prev[0] !== 1'bx ) && ( selector_prev[0] !== selector_expected_prev[0] )
		&& ((selector_expected_prev[0] !== last_selector_exp[0]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port selector[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", selector_expected_prev);
		$display ("     Real value = %b", selector_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_selector_exp[0] = selector_expected_prev[0];
	end
	if (
		( selector_expected_prev[1] !== 1'bx ) && ( selector_prev[1] !== selector_expected_prev[1] )
		&& ((selector_expected_prev[1] !== last_selector_exp[1]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port selector[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", selector_expected_prev);
		$display ("     Real value = %b", selector_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_selector_exp[1] = selector_expected_prev[1];
	end
	if (
		( selector_expected_prev[2] !== 1'bx ) && ( selector_prev[2] !== selector_expected_prev[2] )
		&& ((selector_expected_prev[2] !== last_selector_exp[2]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port selector[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", selector_expected_prev);
		$display ("     Real value = %b", selector_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_selector_exp[2] = selector_expected_prev[2];
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#1000000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module top_level_vlg_vec_tst();
// constants                                           
// general purpose registers
reg clock;
reg [11:0] key;
reg reset;
// wires                                               
wire carry;
wire [7:0] segment;
wire [2:0] selector;

wire sampler;                             

// assign statements (if any)                          
top_level i1 (
// port map - connection between master ports and signals/registers   
	.carry(carry),
	.clock(clock),
	.key(key),
	.reset(reset),
	.segment(segment),
	.selector(selector)
);

// clock
always
begin
	clock = 1'b0;
	clock = #10000 1'b1;
	#10000;
end 
// key[ 11 ]
initial
begin
	key[11] = 1'b0;
end 
// key[ 10 ]
initial
begin
	key[10] = 1'b0;
end 
// key[ 9 ]
initial
begin
	key[9] = 1'b0;
end 
// key[ 8 ]
initial
begin
	key[8] = 1'b0;
end 
// key[ 7 ]
initial
begin
	key[7] = 1'b0;
end 
// key[ 6 ]
initial
begin
	key[6] = 1'b0;
end 
// key[ 5 ]
initial
begin
	key[5] = 1'b0;
end 
// key[ 4 ]
initial
begin
	key[4] = 1'b0;
end 
// key[ 3 ]
initial
begin
	key[3] = 1'b0;
end 
// key[ 2 ]
initial
begin
	key[2] = 1'b0;
end 
// key[ 1 ]
initial
begin
	key[1] = 1'b0;
end 
// key[ 0 ]
initial
begin
	key[0] = 1'b0;
end 

// reset
initial
begin
	reset = 1'b1;
end 

top_level_vlg_sample_tst tb_sample (
	.clock(clock),
	.key(key),
	.reset(reset),
	.sampler_tx(sampler)
);

top_level_vlg_check_tst tb_out(
	.carry(carry),
	.segment(segment),
	.selector(selector),
	.sampler_rx(sampler)
);
endmodule

