===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.4258 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.3955 ( 13.1%)    3.3955 ( 20.7%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    2.8268 ( 10.9%)    2.8268 ( 17.2%)    Parse modules
    0.4464 (  1.7%)    0.4464 (  2.7%)    Verify circuit
   12.9007 ( 49.8%)    7.8655 ( 47.9%)  'firrtl.circuit' Pipeline
    0.4324 (  1.7%)    0.4324 (  2.6%)    LowerFIRRTLAnnotations
    2.0990 (  8.1%)    1.0498 (  6.4%)    'firrtl.module' Pipeline
    0.9478 (  3.7%)    0.4753 (  2.9%)      DropName
    1.1471 (  4.4%)    0.5743 (  3.5%)      CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0977 (  0.4%)    0.0489 (  0.3%)    'firrtl.module' Pipeline
    0.0950 (  0.4%)    0.0475 (  0.3%)      LowerCHIRRTLPass
    0.1058 (  0.4%)    0.1058 (  0.6%)    InferWidths
    0.2622 (  1.0%)    0.2622 (  1.6%)    MemToRegOfVec
    0.4411 (  1.7%)    0.4411 (  2.7%)    InferResets
    0.0555 (  0.2%)    0.0555 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0748 (  0.3%)    0.0748 (  0.5%)    WireDFT
    0.3536 (  1.4%)    0.3536 (  2.2%)    LowerFIRRTLTypes
    0.0001 (  0.0%)    0.0001 (  0.0%)      (A) circt::firrtl::NLATable
    0.4662 (  1.8%)    0.2333 (  1.4%)    'firrtl.module' Pipeline
    0.4496 (  1.7%)    0.2252 (  1.4%)      ExpandWhens
    0.0122 (  0.0%)    0.0066 (  0.0%)      SFCCompat
    0.8491 (  3.3%)    0.8491 (  5.2%)    CheckCombCycles
    0.0542 (  0.2%)    0.0542 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.6784 (  6.5%)    0.8397 (  5.1%)    'firrtl.module' Pipeline
    1.4794 (  5.7%)    0.7454 (  4.5%)      Canonicalizer
    0.1950 (  0.8%)    0.1033 (  0.6%)      InferReadWrite
    0.1316 (  0.5%)    0.1316 (  0.8%)    PrefixModules
    0.0444 (  0.2%)    0.0444 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.2951 (  1.1%)    0.2951 (  1.8%)    Inliner
    1.1630 (  4.5%)    1.1630 (  7.1%)    IMConstProp
    0.0446 (  0.2%)    0.0446 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0441 (  0.2%)    0.0441 (  0.3%)    AddSeqMemPorts
    0.0439 (  0.2%)    0.0439 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1768 (  0.7%)    0.1768 (  1.1%)    CreateSiFiveMetadata
    0.0292 (  0.1%)    0.0292 (  0.2%)    ExtractInstances
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.6939 (  2.7%)    0.3470 (  2.1%)    'firrtl.module' Pipeline
    0.2180 (  0.8%)    0.1110 (  0.7%)      DropName
    0.4719 (  1.8%)    0.2382 (  1.4%)      Canonicalizer
    0.5208 (  2.0%)    0.5208 (  3.2%)    IMDeadCodeElim
    0.0445 (  0.2%)    0.0445 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.1209 (  4.3%)    1.1209 (  6.8%)  LowerFIRRTLToHW
    0.0436 (  0.2%)    0.0436 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    (A) circt::firrtl::NLATable
    0.1767 (  0.7%)    0.1767 (  1.1%)  HWMemSimImpl
    4.1057 ( 15.8%)    2.0773 ( 12.6%)  'hw.module' Pipeline
    0.6906 (  2.7%)    0.3700 (  2.3%)    CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    2.7863 ( 10.7%)    1.4583 (  8.9%)    Canonicalizer
    0.5134 (  2.0%)    0.2689 (  1.6%)    CSE
    0.0008 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.1068 (  0.4%)    0.0569 (  0.3%)    HWCleanup
    0.3632 (  1.4%)    0.1816 (  1.1%)  'hw.module' Pipeline
    0.0419 (  0.2%)    0.0219 (  0.1%)    HWLegalizeModules
    0.3159 (  1.2%)    0.1591 (  1.0%)    PrettifyVerilog
    0.2162 (  0.8%)    0.2162 (  1.3%)  StripDebugInfoWithPred
    1.2636 (  4.9%)    1.2636 (  7.7%)  ExportVerilog
    0.0045 (  0.0%)    0.0045 (  0.0%)  Rest
   25.9298 (100.0%)   16.4258 (100.0%)  Total

{
  totalTime: 16.463,
  maxMemory: 851038208
}
