// Seed: 3382551888
module module_0 ();
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
macromodule module_1 (
    input wand id_0,
    output supply1 id_1,
    output wand id_2,
    input tri id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    input supply1 id_7,
    input wire id_8
);
  assign id_2 = id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  logic [7:0] id_6, id_7, id_8;
  assign id_6[1] = 1;
  wire id_9;
endmodule
