# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--trace --cc --exe --build -I/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc --top riscv32 /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_mux.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_ifu.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_idu.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_id_opt.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_ex_alu.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_exu.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_id_imm_ext.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_lsu.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_bpu.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_id_imm.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_gpr_regfile.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_csr_clint.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_wbu.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_csr_regfile.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv32.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_define.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_dff.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/MuxKeyInternal.v /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/sdb/disasm.cc /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/sdb/pmem.cpp /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/sdb/expr.cpp /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/sdb/cpu.cpp /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/sdb/reg.cpp /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/sdb/ftrace.cpp /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/sdb/sdb.cpp /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/sdb/init.cpp /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/sdb/watchpoint.cpp /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/sdb/dpic.cpp /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/sdb/difftest.cpp /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/device/device_uart.cpp /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/device/device_vga.cpp /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/device/deivice_timer.cpp /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/device/device_lib.cpp /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/device/device_kb.cpp /home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/sim_main.cpp -CFLAGS -I/home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/include -CFLAGS -I/home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/utils -CFLAGS -I/home/jimple/Documents/ysyx/ysyx-workbench/npc/sim_src/device/include -CFLAGS -I/usr/lib/llvm-14/include -CFLAGS -std=c++14 -CFLAGS -fno-exceptions -CFLAGS -D_GNU_SOURCE -CFLAGS -D__STDC_CONSTANT_MACROS -CFLAGS -D__STDC_LIMIT_MACROS -CFLAGS -fPIE -LDFLAGS -lSDL2 -LDFLAGS -ldl -LDFLAGS -lreadline -LDFLAGS -lLLVM-14 -LDFLAGS -flto"
S      1052 60056503  1698651583   920314317  1698651583   920314317 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/MuxKeyInternal.v"
S      3033 60056504  1700987177   677563787  1700987177   677563787 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv32.v"
S       790 60056505  1698651583   920314317  1698651583   920314317 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_bpu.v"
S       862 60046934  1700995109   877233498  1700995109   877233498 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_csr_clint.v"
S      3766 60046933  1700995093   661775743  1700995093   661775743 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_csr_regfile.v"
S      2193 60056506  1700995187    26741526  1700995187    26741526 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_define.v"
S       723 60056507  1698651583   920314317  1698651583   920314317 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_dff.v"
S      2084 60056508  1698651583   920314317  1698651583   920314317 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_ex_alu.v"
S      2028 60056509  1698651583   920314317  1698651583   920314317 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_exu.v"
S      1594 60056517  1700974650    58978496  1700974636   642421495 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_gpr_regfile.v"
S      1856 60056510  1700983651   308032414  1700983651   308032414 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_id_imm.v"
S       261 60056511  1698651583   920314317  1698651583   920314317 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_id_imm_ext.v"
S      8306 60056512  1700995215   993840507  1700995215   993840507 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_id_opt.v"
S      2487 60056513  1700987127   325373108  1700987127   325373108 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_idu.v"
S       509 60056514  1698651583   920314317  1698651583   920314317 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_ifu.v"
S      2233 60056515  1698651583   920314317  1698651583   920314317 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_lsu.v"
S       293 60056516  1698651583   920314317  1698651583   920314317 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_mux.v"
S       329 60056518  1698651583   920314317  1698651583   920314317 "/home/jimple/Documents/ysyx/ysyx-workbench/npc/vsrc/riscv_wbu.v"
S  20938272 45497187  1696940509    28236103  1696940509    28236103 "/usr/local/bin/verilator_bin"
S      3275 46158777  1696940509   120235157  1696940509   120235157 "/usr/local/share/verilator/include/verilated_std.sv"
T      4918 61095995  1700995216   621821172  1700995216   621821172 "obj_dir/Vriscv32.cpp"
T      2978 61095996  1700995216   621821172  1700995216   621821172 "obj_dir/Vriscv32.h"
T      5065 61095997  1700995216   629820926  1700995216   629820926 "obj_dir/Vriscv32.mk"
T      7872 61095999  1700995216   621821172  1700995216   621821172 "obj_dir/Vriscv32__ConstPool_0.cpp"
T       681 61096000  1700995216   621821172  1700995216   621821172 "obj_dir/Vriscv32__Dpi.cpp"
T      1285 61096001  1700995216   621821172  1700995216   621821172 "obj_dir/Vriscv32__Dpi.h"
T       861 61096002  1700995216   621821172  1700995216   621821172 "obj_dir/Vriscv32__Syms.cpp"
T      1191 61096003  1700995216   621821172  1700995216   621821172 "obj_dir/Vriscv32__Syms.h"
T     69154 61096004  1700995216   629820926  1700995216   629820926 "obj_dir/Vriscv32__Trace__0.cpp"
T     94462 61096005  1700995216   629820926  1700995216   629820926 "obj_dir/Vriscv32__Trace__0__Slow.cpp"
T     10348 61096006  1700995216   621821172  1700995216   621821172 "obj_dir/Vriscv32___024root.h"
T      4661 61096007  1700995216   625821049  1700995216   625821049 "obj_dir/Vriscv32___024root__DepSet_h91ec0c4e__0.cpp"
T       900 61096008  1700995216   621821172  1700995216   621821172 "obj_dir/Vriscv32___024root__DepSet_h91ec0c4e__0__Slow.cpp"
T    264352 61096009  1700995216   625821049  1700995216   625821049 "obj_dir/Vriscv32___024root__DepSet_ha271e5bc__0.cpp"
T    162249 61096010  1700995216   625821049  1700995216   625821049 "obj_dir/Vriscv32___024root__DepSet_ha271e5bc__0__Slow.cpp"
T       689 61096011  1700995216   621821172  1700995216   621821172 "obj_dir/Vriscv32___024root__Slow.cpp"
T      1912 61095887  1700995216   629820926  1700995216   629820926 "obj_dir/Vriscv32__ver.d"
T         0        0  1700995216   629820926  1700995216   629820926 "obj_dir/Vriscv32__verFiles.dat"
T      1781 61096012  1700995216   629820926  1700995216   629820926 "obj_dir/Vriscv32_classes.mk"
