{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@126:149@HdlStmProcess", "    end\n  end\n  endcase\nend\n\nalways @(posedge up_clk) begin\n  if (up_reset == 1'b1) begin\n    up_cfg_buffer_early_release <= 1'b0;\n    up_cfg_buffer_delay <= 'h00;\n  end else if (up_wreq == 1'b1 && up_cfg_is_writeable == 1'b1) begin\n    case (up_waddr)\n    /* JESD RX configuraton */\n    12'h090: begin\n      up_cfg_buffer_early_release <= up_wdata[16];\n      up_cfg_buffer_delay <= up_wdata[9:2];\n    end\n    endcase\n  end\nend\n\ngenvar i;\ngenerate for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane\n    jesd204_up_rx_lane i_up_rx_lane (\n      .up_clk(up_clk),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[134, "    up_ctrl_err_statistics_mask <= 3'h0;\n"], [134, "    up_ctrl_err_statistics_reset <= 1'b0;\n"], [142, "  end else if (up_wreq == 1'b1) begin\n"], [142, "    case (up_waddr)\n"], [142, "    12'h91: begin\n"], [142, "      up_ctrl_err_statistics_mask <= up_wdata[10:8];\n"], [142, "      up_ctrl_err_statistics_reset <= up_wdata[0];\n"], [142, "    end\n"], [142, "    endcase\n"]]}}