$comment
	File created using the following command:
		vcd file Dec2_4En.msim.vcd -direction
$end
$date
	Thu Apr 20 13:50:44 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module dec2_4en_vhd_vec_tst $end
$var wire 1 ! enable $end
$var wire 1 " inputs [1] $end
$var wire 1 # inputs [0] $end
$var wire 1 $ outputs [3] $end
$var wire 1 % outputs [2] $end
$var wire 1 & outputs [1] $end
$var wire 1 ' outputs [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_enable $end
$var wire 1 2 ww_inputs [1] $end
$var wire 1 3 ww_inputs [0] $end
$var wire 1 4 ww_outputs [3] $end
$var wire 1 5 ww_outputs [2] $end
$var wire 1 6 ww_outputs [1] $end
$var wire 1 7 ww_outputs [0] $end
$var wire 1 8 \outputs[0]~output_o\ $end
$var wire 1 9 \outputs[1]~output_o\ $end
$var wire 1 : \outputs[2]~output_o\ $end
$var wire 1 ; \outputs[3]~output_o\ $end
$var wire 1 < \enable~input_o\ $end
$var wire 1 = \inputs[1]~input_o\ $end
$var wire 1 > \inputs[0]~input_o\ $end
$var wire 1 ? \outputs~0_combout\ $end
$var wire 1 @ \outputs~1_combout\ $end
$var wire 1 A \outputs~2_combout\ $end
$var wire 1 B \outputs~3_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0(
1)
x*
1+
1,
1-
1.
1/
10
01
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0"
0#
02
03
0$
0%
0&
0'
04
05
06
07
$end
#50000
1!
1"
1#
11
13
12
1=
1>
1<
1B
1;
14
1$
#190000
0"
02
0=
1@
0B
0;
19
04
16
1&
0$
#250000
1"
0#
03
12
1=
0>
0@
1A
1:
09
15
06
0&
1%
#490000
0"
02
0=
1?
0A
0:
18
05
17
1'
0%
#520000
1"
12
1=
0?
1A
1:
08
15
07
0'
1%
#530000
0"
0!
02
01
0<
0=
0A
0:
05
0%
#1000000
