<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\FPGA_work\Gowin\TangNano_1k\colorflow_lcd800\impl\gwsynthesis\lcd_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\FPGA_work\Gowin\TangNano_1k\colorflow_lcd800\src\lcd.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Apr 18 23:29:14 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>412</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>202</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.000
<td>0.000</td>
<td>15.152</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.000
<td>0.000</td>
<td>15.152</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>video_pll_m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>60.606</td>
<td>16.500
<td>0.000</td>
<td>30.303</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>video_pll_m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>90.909</td>
<td>11.000
<td>0.000</td>
<td>45.455</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>video_pll_m0/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>33.000(MHz)</td>
<td>118.101(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of video_pll_m0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of video_pll_m0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of video_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>21.836</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_11_s1/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>8.424</td>
</tr>
<tr>
<td>2</td>
<td>21.836</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_12_s1/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>8.424</td>
</tr>
<tr>
<td>3</td>
<td>21.836</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_13_s1/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>8.424</td>
</tr>
<tr>
<td>4</td>
<td>21.836</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_14_s1/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>8.424</td>
</tr>
<tr>
<td>5</td>
<td>21.843</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_15_s1/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>8.417</td>
</tr>
<tr>
<td>6</td>
<td>22.101</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_2_s1/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.802</td>
</tr>
<tr>
<td>7</td>
<td>22.153</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_3_s1/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>8.107</td>
</tr>
<tr>
<td>8</td>
<td>22.153</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_4_s1/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>8.107</td>
</tr>
<tr>
<td>9</td>
<td>22.168</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_11_s1/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.735</td>
</tr>
<tr>
<td>10</td>
<td>22.168</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_12_s1/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.735</td>
</tr>
<tr>
<td>11</td>
<td>22.168</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_13_s1/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.735</td>
</tr>
<tr>
<td>12</td>
<td>22.168</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_14_s1/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.735</td>
</tr>
<tr>
<td>13</td>
<td>22.235</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_2_s1/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>8.024</td>
</tr>
<tr>
<td>14</td>
<td>22.328</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_5_s0/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.932</td>
</tr>
<tr>
<td>15</td>
<td>22.328</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_6_s0/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.932</td>
</tr>
<tr>
<td>16</td>
<td>22.328</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_7_s0/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.932</td>
</tr>
<tr>
<td>17</td>
<td>22.330</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_3_s1/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.573</td>
</tr>
<tr>
<td>18</td>
<td>22.330</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_4_s1/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.573</td>
</tr>
<tr>
<td>19</td>
<td>22.331</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_5_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.572</td>
</tr>
<tr>
<td>20</td>
<td>22.331</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_9_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.572</td>
</tr>
<tr>
<td>21</td>
<td>22.331</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_10_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.572</td>
</tr>
<tr>
<td>22</td>
<td>22.341</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_15_s1/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.562</td>
</tr>
<tr>
<td>23</td>
<td>22.341</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_6_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.562</td>
</tr>
<tr>
<td>24</td>
<td>22.341</td>
<td>rgb_timing_m0/rgb_x_2_s0/Q</td>
<td>display_m0/colorflow_7_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.562</td>
</tr>
<tr>
<td>25</td>
<td>22.344</td>
<td>rgb_timing_m0/h_cnt_1_s0/Q</td>
<td>rgb_timing_m0/v_cnt_6_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>7.916</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>rgb_timing_m0/rgb_vs_s2/Q</td>
<td>rgb_timing_m0/rgb_vs_s2/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>rgb_timing_m0/h_cnt_0_s0/Q</td>
<td>rgb_timing_m0/h_cnt_0_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.731</td>
<td>rgb_timing_m0/v_cnt_2_s0/Q</td>
<td>rgb_timing_m0/v_cnt_2_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>4</td>
<td>0.731</td>
<td>rgb_timing_m0/v_cnt_8_s0/Q</td>
<td>rgb_timing_m0/v_cnt_8_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>5</td>
<td>0.731</td>
<td>rgb_timing_m0/h_cnt_2_s0/Q</td>
<td>rgb_timing_m0/h_cnt_2_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>6</td>
<td>0.731</td>
<td>rgb_timing_m0/h_cnt_8_s0/Q</td>
<td>rgb_timing_m0/h_cnt_8_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>7</td>
<td>0.732</td>
<td>rgb_timing_m0/v_cnt_6_s0/Q</td>
<td>rgb_timing_m0/v_cnt_6_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>8</td>
<td>0.732</td>
<td>rgb_timing_m0/h_cnt_6_s0/Q</td>
<td>rgb_timing_m0/h_cnt_6_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>9</td>
<td>0.853</td>
<td>rgb_timing_m0/v_cnt_1_s0/Q</td>
<td>rgb_timing_m0/v_cnt_1_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>10</td>
<td>0.853</td>
<td>rgb_timing_m0/h_cnt_1_s0/Q</td>
<td>rgb_timing_m0/h_cnt_1_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>11</td>
<td>0.862</td>
<td>display_m0/out_vs_d_s0/Q</td>
<td>display_m0/out_vs_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.862</td>
</tr>
<tr>
<td>12</td>
<td>0.862</td>
<td>display_m0/colorflow_11_s1/Q</td>
<td>display_m0/out_data_11_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.862</td>
</tr>
<tr>
<td>13</td>
<td>0.881</td>
<td>display_m0/out_de_d_s0/Q</td>
<td>display_m0/out_de_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.881</td>
</tr>
<tr>
<td>14</td>
<td>0.881</td>
<td>display_m0/colorflow_12_s1/Q</td>
<td>display_m0/out_data_12_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.881</td>
</tr>
<tr>
<td>15</td>
<td>0.892</td>
<td>rgb_timing_m0/rgb_hs_s1/Q</td>
<td>rgb_timing_m0/rgb_hs_s1/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>16</td>
<td>0.892</td>
<td>rgb_timing_m0/h_active_s0/Q</td>
<td>display_m0/out_de_d_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.907</td>
</tr>
<tr>
<td>17</td>
<td>0.904</td>
<td>display_m0/colorflow_8_s0/Q</td>
<td>display_m0/out_data_8_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>18</td>
<td>0.904</td>
<td>display_m0/colorflow_15_s1/Q</td>
<td>display_m0/out_data_15_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>19</td>
<td>0.937</td>
<td>display_m0/colorflow_7_s0/Q</td>
<td>display_m0/out_data_7_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>20</td>
<td>0.937</td>
<td>display_m0/colorflow_10_s0/Q</td>
<td>display_m0/out_data_10_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>21</td>
<td>0.944</td>
<td>rgb_timing_m0/v_active_s0/Q</td>
<td>display_m0/out_de_d_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.944</td>
</tr>
<tr>
<td>22</td>
<td>0.946</td>
<td>rgb_timing_m0/h_cnt_5_s0/Q</td>
<td>rgb_timing_m0/rgb_x_5_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.946</td>
</tr>
<tr>
<td>23</td>
<td>0.950</td>
<td>rgb_timing_m0/h_cnt_0_s0/Q</td>
<td>rgb_timing_m0/rgb_x_0_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.950</td>
</tr>
<tr>
<td>24</td>
<td>0.962</td>
<td>rgb_timing_m0/h_cnt_7_s0/Q</td>
<td>rgb_timing_m0/h_cnt_7_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>25</td>
<td>0.962</td>
<td>rgb_timing_m0/h_cnt_9_s0/Q</td>
<td>rgb_timing_m0/h_cnt_9_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/rgb_x_9_s0</td>
</tr>
<tr>
<td>2</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/rgb_x_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/rgb_x_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/rgb_y_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/h_cnt_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>display_m0/out_data_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>display_m0/out_data_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/h_cnt_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>display_m0/out_data_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>display_m0/out_data_10_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>display_m0/colorflow_15_s4/I2</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s4/F</td>
</tr>
<tr>
<td>8.475</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>display_m0/colorflow_15_s3/I0</td>
</tr>
<tr>
<td>9.501</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C17[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s3/F</td>
</tr>
<tr>
<td>10.214</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>display_m0/colorflow_11_s1/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>display_m0/colorflow_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.040, 47.958%; route: 3.926, 46.601%; tC2Q: 0.458, 5.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>display_m0/colorflow_15_s4/I2</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s4/F</td>
</tr>
<tr>
<td>8.475</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>display_m0/colorflow_15_s3/I0</td>
</tr>
<tr>
<td>9.501</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C17[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s3/F</td>
</tr>
<tr>
<td>10.214</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">display_m0/colorflow_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>display_m0/colorflow_12_s1/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>display_m0/colorflow_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.040, 47.958%; route: 3.926, 46.601%; tC2Q: 0.458, 5.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>display_m0/colorflow_15_s4/I2</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s4/F</td>
</tr>
<tr>
<td>8.475</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>display_m0/colorflow_15_s3/I0</td>
</tr>
<tr>
<td>9.501</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C17[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s3/F</td>
</tr>
<tr>
<td>10.214</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>display_m0/colorflow_13_s1/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>display_m0/colorflow_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.040, 47.958%; route: 3.926, 46.601%; tC2Q: 0.458, 5.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>display_m0/colorflow_15_s4/I2</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s4/F</td>
</tr>
<tr>
<td>8.475</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>display_m0/colorflow_15_s3/I0</td>
</tr>
<tr>
<td>9.501</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C17[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s3/F</td>
</tr>
<tr>
<td>10.214</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][B]</td>
<td style=" font-weight:bold;">display_m0/colorflow_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][B]</td>
<td>display_m0/colorflow_14_s1/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[1][B]</td>
<td>display_m0/colorflow_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.040, 47.958%; route: 3.926, 46.601%; tC2Q: 0.458, 5.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>display_m0/colorflow_15_s4/I2</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s4/F</td>
</tr>
<tr>
<td>8.475</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>display_m0/colorflow_15_s3/I0</td>
</tr>
<tr>
<td>9.501</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C17[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s3/F</td>
</tr>
<tr>
<td>10.207</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>display_m0/colorflow_15_s1/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>display_m0/colorflow_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.040, 48.000%; route: 3.918, 46.554%; tC2Q: 0.458, 5.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>display_m0/colorflow_15_s4/I2</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s4/F</td>
</tr>
<tr>
<td>8.493</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>display_m0/n69_s10/I2</td>
</tr>
<tr>
<td>9.592</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td style=" background: #97FFFF;">display_m0/n69_s10/F</td>
</tr>
<tr>
<td>9.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>display_m0/colorflow_2_s1/CLK</td>
</tr>
<tr>
<td>31.693</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>display_m0/colorflow_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.113, 52.717%; route: 3.231, 41.409%; tC2Q: 0.458, 5.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>display_m0/colorflow_15_s4/I2</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s4/F</td>
</tr>
<tr>
<td>8.305</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>display_m0/colorflow_4_s3/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_4_s3/F</td>
</tr>
<tr>
<td>9.897</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" font-weight:bold;">display_m0/colorflow_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>display_m0/colorflow_3_s1/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>display_m0/colorflow_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.816, 47.071%; route: 3.833, 47.276%; tC2Q: 0.458, 5.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>display_m0/colorflow_15_s4/I2</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s4/F</td>
</tr>
<tr>
<td>8.305</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>display_m0/colorflow_4_s3/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_4_s3/F</td>
</tr>
<tr>
<td>9.897</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>display_m0/colorflow_4_s1/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>display_m0/colorflow_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.816, 47.071%; route: 3.833, 47.276%; tC2Q: 0.458, 5.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>display_m0/colorflow_15_s4/I2</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s4/F</td>
</tr>
<tr>
<td>8.493</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>display_m0/n60_s10/I2</td>
</tr>
<tr>
<td>9.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" background: #97FFFF;">display_m0/n60_s10/F</td>
</tr>
<tr>
<td>9.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>display_m0/colorflow_11_s1/CLK</td>
</tr>
<tr>
<td>31.693</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>display_m0/colorflow_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 52.307%; route: 3.231, 41.768%; tC2Q: 0.458, 5.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>display_m0/colorflow_15_s4/I2</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s4/F</td>
</tr>
<tr>
<td>8.493</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>display_m0/n59_s10/I2</td>
</tr>
<tr>
<td>9.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" background: #97FFFF;">display_m0/n59_s10/F</td>
</tr>
<tr>
<td>9.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">display_m0/colorflow_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>display_m0/colorflow_12_s1/CLK</td>
</tr>
<tr>
<td>31.693</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>display_m0/colorflow_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 52.307%; route: 3.231, 41.768%; tC2Q: 0.458, 5.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>display_m0/colorflow_15_s4/I2</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s4/F</td>
</tr>
<tr>
<td>8.493</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>display_m0/n58_s10/I2</td>
</tr>
<tr>
<td>9.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">display_m0/n58_s10/F</td>
</tr>
<tr>
<td>9.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>display_m0/colorflow_13_s1/CLK</td>
</tr>
<tr>
<td>31.693</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>display_m0/colorflow_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 52.307%; route: 3.231, 41.768%; tC2Q: 0.458, 5.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>display_m0/colorflow_15_s4/I2</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s4/F</td>
</tr>
<tr>
<td>8.493</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][B]</td>
<td>display_m0/n57_s10/I2</td>
</tr>
<tr>
<td>9.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][B]</td>
<td style=" background: #97FFFF;">display_m0/n57_s10/F</td>
</tr>
<tr>
<td>9.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][B]</td>
<td style=" font-weight:bold;">display_m0/colorflow_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][B]</td>
<td>display_m0/colorflow_14_s1/CLK</td>
</tr>
<tr>
<td>31.693</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[1][B]</td>
<td>display_m0/colorflow_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 52.307%; route: 3.231, 41.768%; tC2Q: 0.458, 5.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>display_m0/colorflow_15_s4/I2</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s4/F</td>
</tr>
<tr>
<td>8.305</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>display_m0/colorflow_4_s3/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_4_s3/F</td>
</tr>
<tr>
<td>9.814</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>display_m0/colorflow_2_s1/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>display_m0/colorflow_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.816, 47.555%; route: 3.750, 46.733%; tC2Q: 0.458, 5.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][A]</td>
<td>display_m0/colorflow_15_s5/I0</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s5/F</td>
</tr>
<tr>
<td>8.320</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>display_m0/colorflow_10_s3/I3</td>
</tr>
<tr>
<td>9.346</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R3C18[0][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_10_s3/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>display_m0/colorflow_5_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>display_m0/colorflow_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.040, 50.933%; route: 3.434, 43.289%; tC2Q: 0.458, 5.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][A]</td>
<td>display_m0/colorflow_15_s5/I0</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s5/F</td>
</tr>
<tr>
<td>8.320</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>display_m0/colorflow_10_s3/I3</td>
</tr>
<tr>
<td>9.346</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R3C18[0][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_10_s3/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">display_m0/colorflow_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>display_m0/colorflow_6_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>display_m0/colorflow_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.040, 50.933%; route: 3.434, 43.289%; tC2Q: 0.458, 5.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][A]</td>
<td>display_m0/colorflow_15_s5/I0</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s5/F</td>
</tr>
<tr>
<td>8.320</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>display_m0/colorflow_10_s3/I3</td>
</tr>
<tr>
<td>9.346</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R3C18[0][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_10_s3/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>display_m0/colorflow_7_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>display_m0/colorflow_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.040, 50.933%; route: 3.434, 43.289%; tC2Q: 0.458, 5.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>display_m0/colorflow_15_s4/I2</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s4/F</td>
</tr>
<tr>
<td>8.331</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>display_m0/n68_s10/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/n68_s10/F</td>
</tr>
<tr>
<td>9.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" font-weight:bold;">display_m0/colorflow_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>display_m0/colorflow_3_s1/CLK</td>
</tr>
<tr>
<td>31.693</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>display_m0/colorflow_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 53.427%; route: 3.069, 40.521%; tC2Q: 0.458, 6.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>display_m0/colorflow_15_s4/I2</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s4/F</td>
</tr>
<tr>
<td>8.331</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>display_m0/n67_s11/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/n67_s11/F</td>
</tr>
<tr>
<td>9.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>display_m0/colorflow_4_s1/CLK</td>
</tr>
<tr>
<td>31.693</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>display_m0/colorflow_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 53.427%; route: 3.069, 40.521%; tC2Q: 0.458, 6.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][A]</td>
<td>display_m0/colorflow_15_s5/I0</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s5/F</td>
</tr>
<tr>
<td>8.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>display_m0/n66_s8/I1</td>
</tr>
<tr>
<td>9.362</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" background: #97FFFF;">display_m0/n66_s8/F</td>
</tr>
<tr>
<td>9.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>display_m0/colorflow_5_s0/CLK</td>
</tr>
<tr>
<td>31.693</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>display_m0/colorflow_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 53.435%; route: 3.067, 40.511%; tC2Q: 0.458, 6.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][A]</td>
<td>display_m0/colorflow_15_s5/I0</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s5/F</td>
</tr>
<tr>
<td>8.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][B]</td>
<td>display_m0/n62_s8/I1</td>
</tr>
<tr>
<td>9.362</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/n62_s8/F</td>
</tr>
<tr>
<td>9.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][B]</td>
<td style=" font-weight:bold;">display_m0/colorflow_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][B]</td>
<td>display_m0/colorflow_9_s0/CLK</td>
</tr>
<tr>
<td>31.693</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[1][B]</td>
<td>display_m0/colorflow_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 53.435%; route: 3.067, 40.511%; tC2Q: 0.458, 6.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][A]</td>
<td>display_m0/colorflow_15_s5/I0</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s5/F</td>
</tr>
<tr>
<td>8.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>display_m0/n61_s9/I1</td>
</tr>
<tr>
<td>9.362</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" background: #97FFFF;">display_m0/n61_s9/F</td>
</tr>
<tr>
<td>9.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>display_m0/colorflow_10_s0/CLK</td>
</tr>
<tr>
<td>31.693</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>display_m0/colorflow_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 53.435%; route: 3.067, 40.511%; tC2Q: 0.458, 6.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][A]</td>
<td>display_m0/colorflow_15_s5/I0</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s5/F</td>
</tr>
<tr>
<td>8.320</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>display_m0/n56_s10/I1</td>
</tr>
<tr>
<td>9.352</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" background: #97FFFF;">display_m0/n56_s10/F</td>
</tr>
<tr>
<td>9.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>display_m0/colorflow_15_s1/CLK</td>
</tr>
<tr>
<td>31.693</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>display_m0/colorflow_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 53.505%; route: 3.058, 40.434%; tC2Q: 0.458, 6.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][A]</td>
<td>display_m0/colorflow_15_s5/I0</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s5/F</td>
</tr>
<tr>
<td>8.320</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>display_m0/n65_s8/I1</td>
</tr>
<tr>
<td>9.352</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td style=" background: #97FFFF;">display_m0/n65_s8/F</td>
</tr>
<tr>
<td>9.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">display_m0/colorflow_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>display_m0/colorflow_6_s0/CLK</td>
</tr>
<tr>
<td>31.693</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>display_m0/colorflow_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 53.505%; route: 3.058, 40.434%; tC2Q: 0.458, 6.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/colorflow_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/rgb_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_2_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td>display_m0/display_table_2_s/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_2_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][A]</td>
<td>display_m0/display_table_3_s/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_3_s/COUT</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C18[2][B]</td>
<td>display_m0/display_table_4_s/CIN</td>
</tr>
<tr>
<td>5.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_4_s/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>display_m0/display_table_5_s/CIN</td>
</tr>
<tr>
<td>5.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_5_s/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>display_m0/display_table_6_s/CIN</td>
</tr>
<tr>
<td>5.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_6_s/COUT</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>display_m0/display_table_7_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_7_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>display_m0/display_table_8_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">display_m0/display_table_8_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td>display_m0/display_table_9_s/CIN</td>
</tr>
<tr>
<td>5.952</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[2][A]</td>
<td style=" background: #97FFFF;">display_m0/display_table_9_s/SUM</td>
</tr>
<tr>
<td>6.375</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[3][A]</td>
<td>display_m0/colorflow_15_s5/I0</td>
</tr>
<tr>
<td>7.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R4C18[3][A]</td>
<td style=" background: #97FFFF;">display_m0/colorflow_15_s5/F</td>
</tr>
<tr>
<td>8.320</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>display_m0/n64_s8/I1</td>
</tr>
<tr>
<td>9.352</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" background: #97FFFF;">display_m0/n64_s8/F</td>
</tr>
<tr>
<td>9.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>display_m0/colorflow_7_s0/CLK</td>
</tr>
<tr>
<td>31.693</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>display_m0/colorflow_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 53.505%; route: 3.058, 40.434%; tC2Q: 0.458, 6.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>rgb_timing_m0/h_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>rgb_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>4.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>4.974</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.073</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R3C13[3][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>7.879</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>rgb_timing_m0/n258_s0/I0</td>
</tr>
<tr>
<td>8.905</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n258_s0/F</td>
</tr>
<tr>
<td>9.706</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>rgb_timing_m0/v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>rgb_timing_m0/v_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 40.727%; route: 4.234, 53.483%; tC2Q: 0.458, 5.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_vs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/rgb_vs_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>rgb_timing_m0/rgb_vs_s2/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_vs_s2/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>rgb_timing_m0/n233_s3/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n233_s3/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_vs_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>rgb_timing_m0/rgb_vs_s2/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>rgb_timing_m0/rgb_vs_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>rgb_timing_m0/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>rgb_timing_m0/n92_s2/I0</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n92_s2/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>rgb_timing_m0/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>rgb_timing_m0/h_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>rgb_timing_m0/v_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_2_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C16[1][A]</td>
<td>rgb_timing_m0/n140_s/I1</td>
</tr>
<tr>
<td>2.461</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n140_s/SUM</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>rgb_timing_m0/v_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>rgb_timing_m0/v_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>rgb_timing_m0/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_8_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C17[1][A]</td>
<td>rgb_timing_m0/n134_s/I1</td>
</tr>
<tr>
<td>2.461</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n134_s/SUM</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>rgb_timing_m0/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>rgb_timing_m0/v_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>rgb_timing_m0/h_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_2_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C13[1][A]</td>
<td>rgb_timing_m0/n90_s/I1</td>
</tr>
<tr>
<td>2.461</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n90_s/SUM</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>rgb_timing_m0/h_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>rgb_timing_m0/h_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>rgb_timing_m0/h_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_8_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C14[1][A]</td>
<td>rgb_timing_m0/n84_s/I1</td>
</tr>
<tr>
<td>2.461</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n84_s/SUM</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>rgb_timing_m0/h_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>rgb_timing_m0/h_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>rgb_timing_m0/v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_6_s0/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C17[0][A]</td>
<td>rgb_timing_m0/n136_s/I1</td>
</tr>
<tr>
<td>2.463</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n136_s/SUM</td>
</tr>
<tr>
<td>2.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>rgb_timing_m0/v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>rgb_timing_m0/v_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>rgb_timing_m0/h_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_6_s0/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C14[0][A]</td>
<td>rgb_timing_m0/n86_s/I1</td>
</tr>
<tr>
<td>2.463</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n86_s/SUM</td>
</tr>
<tr>
<td>2.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>rgb_timing_m0/h_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>rgb_timing_m0/h_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td>rgb_timing_m0/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C16[0][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C16[0][B]</td>
<td>rgb_timing_m0/n141_s/I0</td>
</tr>
<tr>
<td>2.583</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n141_s/SUM</td>
</tr>
<tr>
<td>2.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td>rgb_timing_m0/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[0][B]</td>
<td>rgb_timing_m0/v_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>rgb_timing_m0/h_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C13[0][B]</td>
<td>rgb_timing_m0/n91_s/I0</td>
</tr>
<tr>
<td>2.583</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n91_s/SUM</td>
</tr>
<tr>
<td>2.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>rgb_timing_m0/h_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>rgb_timing_m0/h_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_m0/out_vs_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/out_vs_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>display_m0/out_vs_d_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">display_m0/out_vs_d_s0/Q</td>
</tr>
<tr>
<td>2.593</td>
<td>0.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[B]</td>
<td style=" font-weight:bold;">display_m0/out_vs_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[B]</td>
<td>display_m0/out_vs_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR5[B]</td>
<td>display_m0/out_vs_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.529, 61.331%; tC2Q: 0.333, 38.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_m0/colorflow_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/out_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>display_m0/colorflow_11_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_11_s1/Q</td>
</tr>
<tr>
<td>2.593</td>
<td>0.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">display_m0/out_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>display_m0/out_data_11_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT17[B]</td>
<td>display_m0/out_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.529, 61.331%; tC2Q: 0.333, 38.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_m0/out_de_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/out_de_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>display_m0/out_de_d_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">display_m0/out_de_d_s0/Q</td>
</tr>
<tr>
<td>2.612</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR7[B]</td>
<td style=" font-weight:bold;">display_m0/out_de_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR7[B]</td>
<td>display_m0/out_de_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR7[B]</td>
<td>display_m0/out_de_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.548, 62.168%; tC2Q: 0.333, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_m0/colorflow_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/out_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>display_m0/colorflow_12_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">display_m0/colorflow_12_s1/Q</td>
</tr>
<tr>
<td>2.612</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td style=" font-weight:bold;">display_m0/out_data_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>display_m0/out_data_12_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR3[B]</td>
<td>display_m0/out_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.548, 62.168%; tC2Q: 0.333, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_hs_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/rgb_hs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>rgb_timing_m0/rgb_hs_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C13[2][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_hs_s1/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>rgb_timing_m0/n192_s2/I0</td>
</tr>
<tr>
<td>2.622</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n192_s2/F</td>
</tr>
<tr>
<td>2.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_hs_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>rgb_timing_m0/rgb_hs_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>rgb_timing_m0/rgb_hs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_active_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/out_de_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>rgb_timing_m0/h_active_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_active_s0/Q</td>
</tr>
<tr>
<td>2.638</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">display_m0/out_de_d_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>display_m0/out_de_d_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>display_m0/out_de_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 63.268%; tC2Q: 0.333, 36.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_m0/colorflow_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/out_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td>display_m0/colorflow_8_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_8_s0/Q</td>
</tr>
<tr>
<td>2.634</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[2][B]</td>
<td style=" font-weight:bold;">display_m0/out_data_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[2][B]</td>
<td>display_m0/out_data_8_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C19[2][B]</td>
<td>display_m0/out_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_m0/colorflow_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/out_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>display_m0/colorflow_15_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_15_s1/Q</td>
</tr>
<tr>
<td>2.634</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" font-weight:bold;">display_m0/out_data_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>display_m0/out_data_15_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>display_m0/out_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_m0/colorflow_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/out_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>display_m0/colorflow_7_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_7_s0/Q</td>
</tr>
<tr>
<td>2.667</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" font-weight:bold;">display_m0/out_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>display_m0/out_data_7_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>display_m0/out_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_m0/colorflow_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/out_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>display_m0/colorflow_10_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">display_m0/colorflow_10_s0/Q</td>
</tr>
<tr>
<td>2.667</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">display_m0/out_data_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>display_m0/out_data_10_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>display_m0/out_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_active_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_m0/out_de_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>rgb_timing_m0/v_active_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_active_s0/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">display_m0/out_de_d_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>display_m0/out_de_d_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>display_m0/out_de_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.610, 64.675%; tC2Q: 0.333, 35.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/rgb_x_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td>rgb_timing_m0/h_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C13[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_5_s0/Q</td>
</tr>
<tr>
<td>2.677</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>rgb_timing_m0/rgb_x_5_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>rgb_timing_m0/rgb_x_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.613, 64.774%; tC2Q: 0.333, 35.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/rgb_x_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>rgb_timing_m0/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.681</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>rgb_timing_m0/rgb_x_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>rgb_timing_m0/rgb_x_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 64.915%; tC2Q: 0.333, 35.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>rgb_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C14[0][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>2.298</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>rgb_timing_m0/n85_s/I1</td>
</tr>
<tr>
<td>2.692</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n85_s/SUM</td>
</tr>
<tr>
<td>2.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>rgb_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>rgb_timing_m0/h_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>rgb_timing_m0/h_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C14[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_9_s0/Q</td>
</tr>
<tr>
<td>2.298</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[1][B]</td>
<td>rgb_timing_m0/n83_s/I1</td>
</tr>
<tr>
<td>2.692</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n83_s/SUM</td>
</tr>
<tr>
<td>2.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>rgb_timing_m0/h_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>rgb_timing_m0/h_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/rgb_x_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/rgb_x_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/rgb_x_9_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/rgb_x_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/rgb_x_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/rgb_x_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/rgb_x_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/rgb_x_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/rgb_x_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/rgb_y_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/rgb_y_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/rgb_y_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/h_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/h_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/h_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_m0/out_data_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display_m0/out_data_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display_m0/out_data_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_m0/out_data_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display_m0/out_data_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display_m0/out_data_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/h_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/h_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/h_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_m0/out_data_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display_m0/out_data_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display_m0/out_data_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_m0/out_data_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display_m0/out_data_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display_m0/out_data_10_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>87</td>
<td>lcd_clk_d</td>
<td>21.836</td>
<td>0.661</td>
</tr>
<tr>
<td>19</td>
<td>colorflow_15_9</td>
<td>21.836</td>
<td>1.019</td>
</tr>
<tr>
<td>19</td>
<td>display_table[7]</td>
<td>23.509</td>
<td>0.852</td>
</tr>
<tr>
<td>19</td>
<td>colorflow_15_10</td>
<td>21.941</td>
<td>1.225</td>
</tr>
<tr>
<td>17</td>
<td>n122_3</td>
<td>22.344</td>
<td>1.805</td>
</tr>
<tr>
<td>16</td>
<td>n89_4</td>
<td>26.717</td>
<td>1.651</td>
</tr>
<tr>
<td>13</td>
<td>n79_9</td>
<td>24.935</td>
<td>1.305</td>
</tr>
<tr>
<td>13</td>
<td>n6_52</td>
<td>22.858</td>
<td>0.857</td>
</tr>
<tr>
<td>13</td>
<td>n258_3</td>
<td>22.344</td>
<td>0.830</td>
</tr>
<tr>
<td>10</td>
<td>n23_52</td>
<td>25.619</td>
<td>0.505</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C17</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
