Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov 22 01:34:32 2022
| Host         : cpn3184 running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file fpga1_control_sets_placed.rpt
| Design       : fpga1
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |             100 |           35 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              52 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |                 Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------------------+------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                                               |                  |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | kd/inst/inst/lock_status0                     | btnC_IBUF        |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                               | kd/AR[0]         |                2 |              3 |         1.50 |
|  CLK100MHZ_IBUF_BUFG | kd/inst/inst/Ps2Interface_i/bits_count        | btnC_IBUF        |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | kd/op/E[0]                                    | btnC_IBUF        |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | dc/E[0]                                       | kd/AR[0]         |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG | kd/inst/inst/Ps2Interface_i/rx_valid          | btnC_IBUF        |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | kd/inst/inst/Ps2Interface_i/rx_finish         | btnC_IBUF        |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | kd/next_key                                   | btnC_IBUF        |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG | kd/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | btnC_IBUF        |                2 |             11 |         5.50 |
|  CLK100MHZ_IBUF_BUFG |                                               | dc/clear         |                7 |             26 |         3.71 |
|  CLK100MHZ_IBUF_BUFG |                                               | btnC_IBUF        |               33 |             97 |         2.94 |
+----------------------+-----------------------------------------------+------------------+------------------+----------------+--------------+


