\hypertarget{group___r_c_c___p_l_l___clock___source}{}\doxysection{P\+LL Clock Source}
\label{group___r_c_c___p_l_l___clock___source}\index{PLL Clock Source@{PLL Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga09fff12a4e92f4da5980321b7f99b632}{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+I\+\_\+\+D\+I\+V2}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+RC}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}\label{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}} 
\index{PLL Clock Source@{PLL Clock Source}!RCC\_PLLSOURCE\_HSE@{RCC\_PLLSOURCE\_HSE}}
\index{RCC\_PLLSOURCE\_HSE@{RCC\_PLLSOURCE\_HSE}!PLL Clock Source@{PLL Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLSOURCE\_HSE}{RCC\_PLLSOURCE\_HSE}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+RC}}}

H\+SE clock selected as P\+LL entry clock source \mbox{\Hypertarget{group___r_c_c___p_l_l___clock___source_ga09fff12a4e92f4da5980321b7f99b632}\label{group___r_c_c___p_l_l___clock___source_ga09fff12a4e92f4da5980321b7f99b632}} 
\index{PLL Clock Source@{PLL Clock Source}!RCC\_PLLSOURCE\_HSI\_DIV2@{RCC\_PLLSOURCE\_HSI\_DIV2}}
\index{RCC\_PLLSOURCE\_HSI\_DIV2@{RCC\_PLLSOURCE\_HSI\_DIV2}!PLL Clock Source@{PLL Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLSOURCE\_HSI\_DIV2}{RCC\_PLLSOURCE\_HSI\_DIV2}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+I\+\_\+\+D\+I\+V2~0x00000000U}

H\+SI clock divided by 2 selected as P\+LL entry clock source 