\documentclass[10pt,conference]{IEEEtran}
\IEEEoverridecommandlockouts
% The preceding line is only needed to identify funding in the first footnote. If that is unneeded, please comment it out.
\usepackage{cite}
\usepackage{amsmath,amssymb,amsfonts}
%\usepackage{algorithmic}
\usepackage{graphicx}
\usepackage{textcomp}
\usepackage{xcolor}
\usepackage{tikz}
\usepackage{multirow}
\usetikzlibrary{arrows.meta}
\usepackage{subcaption}
\usepackage{todonotes}
\usepackage{multirow}
\usepackage{xspace}
\usepackage{hyperref}
\usepackage{url}
\usepackage{comment}

\def\BibTeX{{\rm B\kern-.05em{\sc i\kern-.025em b}\kern-.08em
    T\kern-.1667em\lower.7ex\hbox{E}\kern-.125emX}}
\begin{document}

\newcommand\schim{SchIM\xspace}
\newcommand\schimL{Scheduler In-the-Middle\xspace}
\newcommand\schiml{scheduler in-the-middle\xspace}
\newcommand\axiin[1]{$\texttt{HPM}_{#1}$\xspace}
\newcommand\axiout[1]{$\texttt{HPS}_{#1}$\xspace}
\newcommand\axiconf[1]{$\texttt{LPM}_{#1}$\xspace}

\newcommand{\fig}[1]{Fig.~\ref{#1}}

\newcommand*\circledfig[2]{Fig.~\ref{#1}\tikz[baseline=0pt]{\node[anchor=south west,red,shape=circle,draw,inner sep=1pt] (char) {\scriptsize#2};}}

\newcommand*\circled[1]{\tikz[baseline=0pt]{\node[anchor=south west,red,shape=circle,draw,inner sep=1pt] (char) {\scriptsize#1};}}

\title{A Memory Scheduling Infrastructure for Multi-core Systems with
  Re-programmable Logic
%    \thanks{Identify applicable funding agency here. If none, delete this.}
}

\author{
%    \IEEEauthorblockN{1\textsuperscript{st} Given Name Surname}
%    \IEEEauthorblockA{
%        \textit{dept. name of organization (of Aff.)} \\
%        \textit{name of organization (of Aff.)}\\
%        City, Country \\
%        email address or ORCID
%    }
%    \and
%    \IEEEauthorblockN{2\textsuperscript{nd} Given Name Surname}
%    \IEEEauthorblockA{
%        \textit{dept. name of organization (of Aff.)} \\
%        \textit{name of organization (of Aff.)}\\
%        City, Country \\
%        email address or ORCID
%    }
%    \and
%    \IEEEauthorblockN{3\textsuperscript{rd} Given Name Surname}
%    \IEEEauthorblockA{
%        \textit{dept. name of organization (of Aff.)} \\
%        \textit{name of organization (of Aff.)}\\
%        City, Country \\
%        email address or ORCID
%    }
    Authors omitted for review.
}

\maketitle

\begin{abstract}


The sharp increase in demand for performance has prompted an explosion
in the complexity of modern multi-core embedded systems. This has lead
to unprecedented temporal unpredictability concerns in Cyber-Physical
Systems (CPS). On-chip integration of programmable logic (PL)
alongside a conventional Processing Systems (PS) in modern
Systems-on-Chip (SoC) establishes a genuine compromise between
specialization, performance, and re-configurability. In addition to
typical use-cases, it has been shown that the PL can be used to
observe, manipulate, and ultimately manage memory traffic generated by
a traditional multi-core processor.

This paper explores the possibility of PL-aided memory scheduling by
proposing a \schimL (\schim). We demonstrate that the \schim enables
transaction-level control over the main memory traffic generated by a
set of embedded cores. Focusing on extensibility and
reconfigurability, we put forward a \schim design covering two main
objectives. First, to provide a safe playground to test innovative
memory scheduling mechanisms; and second, to establish a transition
path from software-based memory regulation to provably correct
hardware-enforced memory scheduling. We evaluate our design through a
full-system implementation on a commercial PS-PL platform using
synthetic and real-world benchmarks.
\end{abstract}

\begin{IEEEkeywords}
component, formatting, style, styling, insert
\end{IEEEkeywords}

\input{Introduction}
\input{Related_Work}
\input{System_Design_Background}
\input{Overview}
%\input{Scheduling_Background}
\input{SchIM_Implementation}
\input{PL_feedback}
\input{Evaluation}
\input{Overhead}
\input{Conclusion}

\bibliographystyle{IEEEtranS}
\bibliography{references}

\end{document}
