   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"lpc17xx_uart.c"
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.section	.text.uart_set_divisors,"ax",%progbits
  24              		.align	2
  25              		.global	uart_set_divisors
  26              		.thumb
  27              		.thumb_func
  29              	uart_set_divisors:
  30              	.LFB29:
  31              		.file 1 "..//common/src/lpc17xx_uart.c"
   1:..//common/src/lpc17xx_uart.c **** /***********************************************************************//**
   2:..//common/src/lpc17xx_uart.c ****  * @file		lpc17xx_uart.c
   3:..//common/src/lpc17xx_uart.c ****  * @brief		Contains all functions support for UART firmware library on LPC17xx
   4:..//common/src/lpc17xx_uart.c ****  * @version		3.0
   5:..//common/src/lpc17xx_uart.c ****  * @date		18. June. 2010
   6:..//common/src/lpc17xx_uart.c ****  * @author		NXP MCU SW Application Team
   7:..//common/src/lpc17xx_uart.c ****  **************************************************************************
   8:..//common/src/lpc17xx_uart.c ****  * Software that is described herein is for illustrative purposes only
   9:..//common/src/lpc17xx_uart.c ****  * which provides customers with programming information regarding the
  10:..//common/src/lpc17xx_uart.c ****  * products. This software is supplied "AS IS" without any warranties.
  11:..//common/src/lpc17xx_uart.c ****  * NXP Semiconductors assumes no responsibility or liability for the
  12:..//common/src/lpc17xx_uart.c ****  * use of the software, conveys no license or title under any patent,
  13:..//common/src/lpc17xx_uart.c ****  * copyright, or mask work right to the product. NXP Semiconductors
  14:..//common/src/lpc17xx_uart.c ****  * reserves the right to make changes in the software without
  15:..//common/src/lpc17xx_uart.c ****  * notification. NXP Semiconductors also make no representation or
  16:..//common/src/lpc17xx_uart.c ****  * warranty that such application will be suitable for the specified
  17:..//common/src/lpc17xx_uart.c ****  * use without further testing or modification.
  18:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
  19:..//common/src/lpc17xx_uart.c **** 
  20:..//common/src/lpc17xx_uart.c **** /* Peripheral group ----------------------------------------------------------- */
  21:..//common/src/lpc17xx_uart.c **** /** @addtogroup UART
  22:..//common/src/lpc17xx_uart.c ****  * @{
  23:..//common/src/lpc17xx_uart.c ****  */
  24:..//common/src/lpc17xx_uart.c **** 
  25:..//common/src/lpc17xx_uart.c **** /* Includes ------------------------------------------------------------------- */
  26:..//common/src/lpc17xx_uart.c **** #include "lpc17xx_uart.h"
  27:..//common/src/lpc17xx_uart.c **** #include "lpc17xx_clkpwr.h"
  28:..//common/src/lpc17xx_uart.c **** 
  29:..//common/src/lpc17xx_uart.c **** /* If this source file built with example, the LPC17xx FW library configuration
  30:..//common/src/lpc17xx_uart.c ****  * file in each example directory ("lpc17xx_libcfg.h") must be included,
  31:..//common/src/lpc17xx_uart.c ****  * otherwise the default FW library configuration file must be included instead
  32:..//common/src/lpc17xx_uart.c ****  */
  33:..//common/src/lpc17xx_uart.c **** #ifdef __BUILD_WITH_EXAMPLE__
  34:..//common/src/lpc17xx_uart.c **** #include "lpc17xx_libcfg.h"
  35:..//common/src/lpc17xx_uart.c **** #else
  36:..//common/src/lpc17xx_uart.c **** #include "lpc17xx_libcfg_default.h"
  37:..//common/src/lpc17xx_uart.c **** #endif /* __BUILD_WITH_EXAMPLE__ */
  38:..//common/src/lpc17xx_uart.c **** 
  39:..//common/src/lpc17xx_uart.c **** 
  40:..//common/src/lpc17xx_uart.c **** #ifdef _UART
  41:..//common/src/lpc17xx_uart.c **** 
  42:..//common/src/lpc17xx_uart.c **** /* Private Functions ---------------------------------------------------------- */
  43:..//common/src/lpc17xx_uart.c **** 
  44:..//common/src/lpc17xx_uart.c **** // static Status uart_set_divisors(LPC_UART_TypeDef *UARTx, uint32_t baudrate);
  45:..//common/src/lpc17xx_uart.c **** 
  46:..//common/src/lpc17xx_uart.c **** 
  47:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
  48:..//common/src/lpc17xx_uart.c ****  * @brief		Determines best dividers to get a target clock rate
  49:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	Pointer to selected UART peripheral, should be:
  50:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART0: UART0 peripheral
  51:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
  52:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
  53:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
  54:..//common/src/lpc17xx_uart.c ****  * @param[in]	baudrate Desired UART baud rate.
  55:..//common/src/lpc17xx_uart.c ****  * @return 		Error status, could be:
  56:..//common/src/lpc17xx_uart.c ****  * 				- SUCCESS
  57:..//common/src/lpc17xx_uart.c ****  * 				- ERROR
  58:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
  59:..//common/src/lpc17xx_uart.c **** Status uart_set_divisors(LPC_UART_TypeDef *UARTx, uint32_t baudrate)
  60:..//common/src/lpc17xx_uart.c **** {
  32              		.loc 1 60 0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 56
  35              		@ frame_needed = 1, uses_anonymous_args = 0
  36 0000 80B5     		push	{r7, lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
  39 0002 8EB0     		sub	sp, sp, #56
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 64
  42 0004 00AF     		add	r7, sp, #0
  43              		.cfi_offset 14, -4
  44              		.cfi_offset 7, -8
  45              	.LCFI2:
  46              		.cfi_def_cfa_register 7
  47 0006 7860     		str	r0, [r7, #4]
  48 0008 3960     		str	r1, [r7, #0]
  61:..//common/src/lpc17xx_uart.c **** 	Status errorStatus = ERROR;
  49              		.loc 1 61 0
  50 000a 4FF00003 		mov	r3, #0
  51 000e FB72     		strb	r3, [r7, #11]
  62:..//common/src/lpc17xx_uart.c **** 
  63:..//common/src/lpc17xx_uart.c **** 	uint32_t uClk;
  64:..//common/src/lpc17xx_uart.c **** 	uint32_t calcBaudrate = 0;
  52              		.loc 1 64 0
  53 0010 4FF00003 		mov	r3, #0
  54 0014 3B61     		str	r3, [r7, #16]
  65:..//common/src/lpc17xx_uart.c **** 	uint32_t temp = 0;
  55              		.loc 1 65 0
  56 0016 4FF00003 		mov	r3, #0
  57 001a 7B61     		str	r3, [r7, #20]
  66:..//common/src/lpc17xx_uart.c **** 
  67:..//common/src/lpc17xx_uart.c **** 	uint32_t mulFracDiv, dividerAddFracDiv;
  68:..//common/src/lpc17xx_uart.c **** 	uint32_t diviser = 0 ;
  58              		.loc 1 68 0
  59 001c 4FF00003 		mov	r3, #0
  60 0020 3B62     		str	r3, [r7, #32]
  69:..//common/src/lpc17xx_uart.c **** 	uint32_t mulFracDivOptimal = 1;
  61              		.loc 1 69 0
  62 0022 4FF00103 		mov	r3, #1
  63 0026 7B62     		str	r3, [r7, #36]
  70:..//common/src/lpc17xx_uart.c **** 	uint32_t dividerAddOptimal = 0;
  64              		.loc 1 70 0
  65 0028 4FF00003 		mov	r3, #0
  66 002c BB62     		str	r3, [r7, #40]
  71:..//common/src/lpc17xx_uart.c **** 	uint32_t diviserOptimal = 0;
  67              		.loc 1 71 0
  68 002e 4FF00003 		mov	r3, #0
  69 0032 FB62     		str	r3, [r7, #44]
  72:..//common/src/lpc17xx_uart.c **** 
  73:..//common/src/lpc17xx_uart.c **** 	uint32_t relativeError = 0;
  70              		.loc 1 73 0
  71 0034 4FF00003 		mov	r3, #0
  72 0038 3B63     		str	r3, [r7, #48]
  74:..//common/src/lpc17xx_uart.c **** 	uint32_t relativeOptimalError = 100000;
  73              		.loc 1 74 0
  74 003a 48F2A063 		movw	r3, #:lower16:100000
  75 003e C0F20103 		movt	r3, #:upper16:100000
  76 0042 7B63     		str	r3, [r7, #52]
  75:..//common/src/lpc17xx_uart.c **** 
  76:..//common/src/lpc17xx_uart.c **** 	/* get UART block clock */
  77:..//common/src/lpc17xx_uart.c **** 	if (UARTx == (LPC_UART_TypeDef*)LPC_UART0)
  77              		.loc 1 77 0
  78 0044 7A68     		ldr	r2, [r7, #4]
  79 0046 4CF20003 		movw	r3, #:lower16:1073790976
  80 004a C4F20003 		movt	r3, #:upper16:1073790976
  81 004e 9A42     		cmp	r2, r3
  82 0050 09D1     		bne	.L2
  78:..//common/src/lpc17xx_uart.c **** 	{
  79:..//common/src/lpc17xx_uart.c **** 		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART0);
  83              		.loc 1 79 0
  84 0052 4FF00600 		mov	r0, #6
  85 0056 40F20003 		movw	r3, #:lower16:CLKPWR_GetPCLK
  86 005a C0F20003 		movt	r3, #:upper16:CLKPWR_GetPCLK
  87 005e 9847     		blx	r3
  88 0060 0346     		mov	r3, r0
  89 0062 FB60     		str	r3, [r7, #12]
  90 0064 31E0     		b	.L3
  91              	.L2:
  80:..//common/src/lpc17xx_uart.c **** 	}
  81:..//common/src/lpc17xx_uart.c **** 	else if (UARTx == (LPC_UART_TypeDef *)LPC_UART1)
  92              		.loc 1 81 0
  93 0066 7A68     		ldr	r2, [r7, #4]
  94 0068 40F20003 		movw	r3, #:lower16:1073807360
  95 006c C4F20103 		movt	r3, #:upper16:1073807360
  96 0070 9A42     		cmp	r2, r3
  97 0072 09D1     		bne	.L4
  82:..//common/src/lpc17xx_uart.c **** 	{
  83:..//common/src/lpc17xx_uart.c **** 		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART1);
  98              		.loc 1 83 0
  99 0074 4FF00800 		mov	r0, #8
 100 0078 40F20003 		movw	r3, #:lower16:CLKPWR_GetPCLK
 101 007c C0F20003 		movt	r3, #:upper16:CLKPWR_GetPCLK
 102 0080 9847     		blx	r3
 103 0082 0346     		mov	r3, r0
 104 0084 FB60     		str	r3, [r7, #12]
 105 0086 20E0     		b	.L3
 106              	.L4:
  84:..//common/src/lpc17xx_uart.c **** 	}
  85:..//common/src/lpc17xx_uart.c **** 	else if (UARTx == (LPC_UART_TypeDef *)LPC_UART2)
 107              		.loc 1 85 0
 108 0088 7A68     		ldr	r2, [r7, #4]
 109 008a 48F20003 		movw	r3, #:lower16:1074364416
 110 008e C4F20903 		movt	r3, #:upper16:1074364416
 111 0092 9A42     		cmp	r2, r3
 112 0094 09D1     		bne	.L5
  86:..//common/src/lpc17xx_uart.c **** 	{
  87:..//common/src/lpc17xx_uart.c **** 		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART2);
 113              		.loc 1 87 0
 114 0096 4FF03000 		mov	r0, #48
 115 009a 40F20003 		movw	r3, #:lower16:CLKPWR_GetPCLK
 116 009e C0F20003 		movt	r3, #:upper16:CLKPWR_GetPCLK
 117 00a2 9847     		blx	r3
 118 00a4 0346     		mov	r3, r0
 119 00a6 FB60     		str	r3, [r7, #12]
 120 00a8 0FE0     		b	.L3
 121              	.L5:
  88:..//common/src/lpc17xx_uart.c **** 	}
  89:..//common/src/lpc17xx_uart.c **** 	else if (UARTx == (LPC_UART_TypeDef *)LPC_UART3)
 122              		.loc 1 89 0
 123 00aa 7A68     		ldr	r2, [r7, #4]
 124 00ac 4CF20003 		movw	r3, #:lower16:1074380800
 125 00b0 C4F20903 		movt	r3, #:upper16:1074380800
 126 00b4 9A42     		cmp	r2, r3
 127 00b6 08D1     		bne	.L3
  90:..//common/src/lpc17xx_uart.c **** 	{
  91:..//common/src/lpc17xx_uart.c **** 		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART3);
 128              		.loc 1 91 0
 129 00b8 4FF03200 		mov	r0, #50
 130 00bc 40F20003 		movw	r3, #:lower16:CLKPWR_GetPCLK
 131 00c0 C0F20003 		movt	r3, #:upper16:CLKPWR_GetPCLK
 132 00c4 9847     		blx	r3
 133 00c6 0346     		mov	r3, r0
 134 00c8 FB60     		str	r3, [r7, #12]
 135              	.L3:
  92:..//common/src/lpc17xx_uart.c **** 	}
  93:..//common/src/lpc17xx_uart.c **** 
  94:..//common/src/lpc17xx_uart.c **** 
  95:..//common/src/lpc17xx_uart.c **** 	uClk = uClk >> 4; /* div by 16 */
 136              		.loc 1 95 0
 137 00ca FB68     		ldr	r3, [r7, #12]
 138 00cc 4FEA1313 		lsr	r3, r3, #4
 139 00d0 FB60     		str	r3, [r7, #12]
  96:..//common/src/lpc17xx_uart.c **** 	/* In the Uart IP block, baud rate is calculated using FDR and DLL-DLM registers
  97:..//common/src/lpc17xx_uart.c **** 	* The formula is :
  98:..//common/src/lpc17xx_uart.c **** 	* BaudRate= uClk * (mulFracDiv/(mulFracDiv+dividerAddFracDiv) / (16 * (DLL)
  99:..//common/src/lpc17xx_uart.c **** 	* It involves floating point calculations. That's the reason the formulae are adjusted with
 100:..//common/src/lpc17xx_uart.c **** 	* Multiply and divide method.*/
 101:..//common/src/lpc17xx_uart.c **** 	/* The value of mulFracDiv and dividerAddFracDiv should comply to the following expressions:
 102:..//common/src/lpc17xx_uart.c **** 	* 0 < mulFracDiv <= 15, 0 <= dividerAddFracDiv <= 15 */
 103:..//common/src/lpc17xx_uart.c **** 	for (mulFracDiv = 1 ; mulFracDiv <= 15 ;mulFracDiv++)
 140              		.loc 1 103 0
 141 00d2 4FF00103 		mov	r3, #1
 142 00d6 BB61     		str	r3, [r7, #24]
 143 00d8 5FE0     		b	.L6
 144              	.L16:
 104:..//common/src/lpc17xx_uart.c **** 	{
 105:..//common/src/lpc17xx_uart.c **** 	for (dividerAddFracDiv = 0 ; dividerAddFracDiv <= 15 ;dividerAddFracDiv++)
 145              		.loc 1 105 0
 146 00da 4FF00003 		mov	r3, #0
 147 00de FB61     		str	r3, [r7, #28]
 148 00e0 4FE0     		b	.L7
 149              	.L13:
 106:..//common/src/lpc17xx_uart.c **** 	{
 107:..//common/src/lpc17xx_uart.c **** 	  temp = (mulFracDiv * uClk) / ((mulFracDiv + dividerAddFracDiv));
 150              		.loc 1 107 0
 151 00e2 BB69     		ldr	r3, [r7, #24]
 152 00e4 FA68     		ldr	r2, [r7, #12]
 153 00e6 02FB03F2 		mul	r2, r2, r3
 154 00ea B969     		ldr	r1, [r7, #24]
 155 00ec FB69     		ldr	r3, [r7, #28]
 156 00ee 0B44     		add	r3, r1, r3
 157 00f0 B2FBF3F3 		udiv	r3, r2, r3
 158 00f4 7B61     		str	r3, [r7, #20]
 108:..//common/src/lpc17xx_uart.c **** 
 109:..//common/src/lpc17xx_uart.c **** 	  diviser = temp / baudrate;
 159              		.loc 1 109 0
 160 00f6 7A69     		ldr	r2, [r7, #20]
 161 00f8 3B68     		ldr	r3, [r7, #0]
 162 00fa B2FBF3F3 		udiv	r3, r2, r3
 163 00fe 3B62     		str	r3, [r7, #32]
 110:..//common/src/lpc17xx_uart.c **** 	  if ((temp % baudrate) > (baudrate / 2))
 164              		.loc 1 110 0
 165 0100 7B69     		ldr	r3, [r7, #20]
 166 0102 3A68     		ldr	r2, [r7, #0]
 167 0104 B3FBF2F2 		udiv	r2, r3, r2
 168 0108 3968     		ldr	r1, [r7, #0]
 169 010a 01FB02F2 		mul	r2, r1, r2
 170 010e C2EB0302 		rsb	r2, r2, r3
 171 0112 3B68     		ldr	r3, [r7, #0]
 172 0114 4FEA5303 		lsr	r3, r3, #1
 173 0118 9A42     		cmp	r2, r3
 174 011a 03D9     		bls	.L8
 111:..//common/src/lpc17xx_uart.c **** 		diviser++;
 175              		.loc 1 111 0
 176 011c 3B6A     		ldr	r3, [r7, #32]
 177 011e 03F10103 		add	r3, r3, #1
 178 0122 3B62     		str	r3, [r7, #32]
 179              	.L8:
 112:..//common/src/lpc17xx_uart.c **** 
 113:..//common/src/lpc17xx_uart.c **** 	  if (diviser > 2 && diviser < 65536)
 180              		.loc 1 113 0
 181 0124 3B6A     		ldr	r3, [r7, #32]
 182 0126 022B     		cmp	r3, #2
 183 0128 27D9     		bls	.L9
 184 012a 3A6A     		ldr	r2, [r7, #32]
 185 012c 4FF6FF73 		movw	r3, #65535
 186 0130 9A42     		cmp	r2, r3
 187 0132 22D8     		bhi	.L9
 114:..//common/src/lpc17xx_uart.c **** 	  {
 115:..//common/src/lpc17xx_uart.c **** 		calcBaudrate = temp / diviser;
 188              		.loc 1 115 0
 189 0134 7A69     		ldr	r2, [r7, #20]
 190 0136 3B6A     		ldr	r3, [r7, #32]
 191 0138 B2FBF3F3 		udiv	r3, r2, r3
 192 013c 3B61     		str	r3, [r7, #16]
 116:..//common/src/lpc17xx_uart.c **** 
 117:..//common/src/lpc17xx_uart.c **** 		if (calcBaudrate <= baudrate)
 193              		.loc 1 117 0
 194 013e 3A69     		ldr	r2, [r7, #16]
 195 0140 3B68     		ldr	r3, [r7, #0]
 196 0142 9A42     		cmp	r2, r3
 197 0144 05D8     		bhi	.L10
 118:..//common/src/lpc17xx_uart.c **** 		  relativeError = baudrate - calcBaudrate;
 198              		.loc 1 118 0
 199 0146 3A68     		ldr	r2, [r7, #0]
 200 0148 3B69     		ldr	r3, [r7, #16]
 201 014a C3EB0203 		rsb	r3, r3, r2
 202 014e 3B63     		str	r3, [r7, #48]
 203 0150 04E0     		b	.L11
 204              	.L10:
 119:..//common/src/lpc17xx_uart.c **** 		else
 120:..//common/src/lpc17xx_uart.c **** 		  relativeError = calcBaudrate - baudrate;
 205              		.loc 1 120 0
 206 0152 3A69     		ldr	r2, [r7, #16]
 207 0154 3B68     		ldr	r3, [r7, #0]
 208 0156 C3EB0203 		rsb	r3, r3, r2
 209 015a 3B63     		str	r3, [r7, #48]
 210              	.L11:
 121:..//common/src/lpc17xx_uart.c **** 
 122:..//common/src/lpc17xx_uart.c **** 		if ((relativeError < relativeOptimalError))
 211              		.loc 1 122 0
 212 015c 3A6B     		ldr	r2, [r7, #48]
 213 015e 7B6B     		ldr	r3, [r7, #52]
 214 0160 9A42     		cmp	r2, r3
 215 0162 0AD2     		bcs	.L9
 123:..//common/src/lpc17xx_uart.c **** 		{
 124:..//common/src/lpc17xx_uart.c **** 		  mulFracDivOptimal = mulFracDiv ;
 216              		.loc 1 124 0
 217 0164 BB69     		ldr	r3, [r7, #24]
 218 0166 7B62     		str	r3, [r7, #36]
 125:..//common/src/lpc17xx_uart.c **** 		  dividerAddOptimal = dividerAddFracDiv;
 219              		.loc 1 125 0
 220 0168 FB69     		ldr	r3, [r7, #28]
 221 016a BB62     		str	r3, [r7, #40]
 126:..//common/src/lpc17xx_uart.c **** 		  diviserOptimal = diviser;
 222              		.loc 1 126 0
 223 016c 3B6A     		ldr	r3, [r7, #32]
 224 016e FB62     		str	r3, [r7, #44]
 127:..//common/src/lpc17xx_uart.c **** 		  relativeOptimalError = relativeError;
 225              		.loc 1 127 0
 226 0170 3B6B     		ldr	r3, [r7, #48]
 227 0172 7B63     		str	r3, [r7, #52]
 128:..//common/src/lpc17xx_uart.c **** 		  if (relativeError == 0)
 228              		.loc 1 128 0
 229 0174 3B6B     		ldr	r3, [r7, #48]
 230 0176 002B     		cmp	r3, #0
 231 0178 07D0     		beq	.L21
 232              	.L9:
 233              		.loc 1 105 0
 234 017a FB69     		ldr	r3, [r7, #28]
 235 017c 03F10103 		add	r3, r3, #1
 236 0180 FB61     		str	r3, [r7, #28]
 237              	.L7:
 238 0182 FB69     		ldr	r3, [r7, #28]
 239 0184 0F2B     		cmp	r3, #15
 240 0186 ACD9     		bls	.L13
 241 0188 00E0     		b	.L12
 242              	.L21:
 129:..//common/src/lpc17xx_uart.c **** 			break;
 243              		.loc 1 129 0
 244 018a 00BF     		nop
 245              	.L12:
 130:..//common/src/lpc17xx_uart.c **** 		}
 131:..//common/src/lpc17xx_uart.c **** 	  } /* End of if */
 132:..//common/src/lpc17xx_uart.c **** 	} /* end of inner for loop */
 133:..//common/src/lpc17xx_uart.c **** 	if (relativeError == 0)
 246              		.loc 1 133 0
 247 018c 3B6B     		ldr	r3, [r7, #48]
 248 018e 002B     		cmp	r3, #0
 249 0190 07D0     		beq	.L22
 250              	.L14:
 251              		.loc 1 103 0
 252 0192 BB69     		ldr	r3, [r7, #24]
 253 0194 03F10103 		add	r3, r3, #1
 254 0198 BB61     		str	r3, [r7, #24]
 255              	.L6:
 256 019a BB69     		ldr	r3, [r7, #24]
 257 019c 0F2B     		cmp	r3, #15
 258 019e 9CD9     		bls	.L16
 259 01a0 00E0     		b	.L15
 260              	.L22:
 134:..//common/src/lpc17xx_uart.c **** 	  break;
 261              		.loc 1 134 0
 262 01a2 00BF     		nop
 263              	.L15:
 135:..//common/src/lpc17xx_uart.c **** 	} /* end of outer for loop  */
 136:..//common/src/lpc17xx_uart.c **** 
 137:..//common/src/lpc17xx_uart.c **** 	if (relativeOptimalError < ((baudrate * UART_ACCEPTED_BAUDRATE_ERROR)/100))
 264              		.loc 1 137 0
 265 01a4 3A68     		ldr	r2, [r7, #0]
 266 01a6 1346     		mov	r3, r2
 267 01a8 4FEA4303 		lsl	r3, r3, #1
 268 01ac 1A44     		add	r2, r3, r2
 269 01ae 48F21F53 		movw	r3, #:lower16:1374389535
 270 01b2 C5F2EB13 		movt	r3, #:upper16:1374389535
 271 01b6 A3FB0213 		umull	r1, r3, r3, r2
 272 01ba 4FEA5312 		lsr	r2, r3, #5
 273 01be 7B6B     		ldr	r3, [r7, #52]
 274 01c0 9A42     		cmp	r2, r3
 275 01c2 5DD9     		bls	.L17
 138:..//common/src/lpc17xx_uart.c **** 	{
 139:..//common/src/lpc17xx_uart.c **** 		if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 276              		.loc 1 139 0
 277 01c4 7A68     		ldr	r2, [r7, #4]
 278 01c6 40F20003 		movw	r3, #:lower16:1073807360
 279 01ca C4F20103 		movt	r3, #:upper16:1073807360
 280 01ce 9A42     		cmp	r2, r3
 281 01d0 29D1     		bne	.L18
 140:..//common/src/lpc17xx_uart.c **** 		{
 141:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->LCR |= UART_LCR_DLAB_EN;
 282              		.loc 1 141 0
 283 01d2 7A68     		ldr	r2, [r7, #4]
 284 01d4 7B68     		ldr	r3, [r7, #4]
 285 01d6 1B7B     		ldrb	r3, [r3, #12]
 286 01d8 DBB2     		uxtb	r3, r3
 287 01da 6FEA4363 		mvn	r3, r3, lsl #25
 288 01de 6FEA5363 		mvn	r3, r3, lsr #25
 289 01e2 DBB2     		uxtb	r3, r3
 290 01e4 1373     		strb	r3, [r2, #12]
 142:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->/*DLIER.*/DLM = UART_LOAD_DLM(diviserOptimal);
 291              		.loc 1 142 0
 292 01e6 7B68     		ldr	r3, [r7, #4]
 293 01e8 FA6A     		ldr	r2, [r7, #44]
 294 01ea 4FEA1222 		lsr	r2, r2, #8
 295 01ee D2B2     		uxtb	r2, r2
 296 01f0 1A71     		strb	r2, [r3, #4]
 143:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->/*RBTHDLR.*/DLL = UART_LOAD_DLL(diviserOptimal);
 297              		.loc 1 143 0
 298 01f2 7B68     		ldr	r3, [r7, #4]
 299 01f4 FA6A     		ldr	r2, [r7, #44]
 300 01f6 D2B2     		uxtb	r2, r2
 301 01f8 1A70     		strb	r2, [r3, #0]
 144:..//common/src/lpc17xx_uart.c **** 			/* Then reset DLAB bit */
 145:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->LCR &= (~UART_LCR_DLAB_EN) & UART_LCR_BITMASK;
 302              		.loc 1 145 0
 303 01fa 7A68     		ldr	r2, [r7, #4]
 304 01fc 7B68     		ldr	r3, [r7, #4]
 305 01fe 1B7B     		ldrb	r3, [r3, #12]
 306 0200 DBB2     		uxtb	r3, r3
 307 0202 03F07F03 		and	r3, r3, #127
 308 0206 1373     		strb	r3, [r2, #12]
 146:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->FDR = (UART_FDR_MULVAL(mulFracDivOptimal) \
 309              		.loc 1 146 0
 310 0208 7B68     		ldr	r3, [r7, #4]
 311 020a 7A6A     		ldr	r2, [r7, #36]
 312 020c 4FEA0212 		lsl	r2, r2, #4
 313 0210 02F0FF01 		and	r1, r2, #255
 147:..//common/src/lpc17xx_uart.c **** 					| UART_FDR_DIVADDVAL(dividerAddOptimal)) & UART_FDR_BITMASK;
 314              		.loc 1 147 0
 315 0214 BA6A     		ldr	r2, [r7, #40]
 316 0216 02F00F02 		and	r2, r2, #15
 317              		.loc 1 146 0
 318 021a 41EA0202 		orr	r2, r1, r2
 319 021e 02F0FF02 		and	r2, r2, #255
 320 0222 9A62     		str	r2, [r3, #40]
 321 0224 29E0     		b	.L19
 322              	.L18:
 148:..//common/src/lpc17xx_uart.c **** 		}
 149:..//common/src/lpc17xx_uart.c **** 		else
 150:..//common/src/lpc17xx_uart.c **** 		{
 151:..//common/src/lpc17xx_uart.c **** 			UARTx->LCR |= UART_LCR_DLAB_EN;
 323              		.loc 1 151 0
 324 0226 7B68     		ldr	r3, [r7, #4]
 325 0228 1B7B     		ldrb	r3, [r3, #12]
 326 022a DBB2     		uxtb	r3, r3
 327 022c 6FEA4363 		mvn	r3, r3, lsl #25
 328 0230 6FEA5363 		mvn	r3, r3, lsr #25
 329 0234 DAB2     		uxtb	r2, r3
 330 0236 7B68     		ldr	r3, [r7, #4]
 331 0238 1A73     		strb	r2, [r3, #12]
 152:..//common/src/lpc17xx_uart.c **** 			UARTx->/*DLIER.*/DLM = UART_LOAD_DLM(diviserOptimal);
 332              		.loc 1 152 0
 333 023a FB6A     		ldr	r3, [r7, #44]
 334 023c 4FEA1323 		lsr	r3, r3, #8
 335 0240 DAB2     		uxtb	r2, r3
 336 0242 7B68     		ldr	r3, [r7, #4]
 337 0244 1A71     		strb	r2, [r3, #4]
 153:..//common/src/lpc17xx_uart.c **** 			UARTx->/*RBTHDLR.*/DLL = UART_LOAD_DLL(diviserOptimal);
 338              		.loc 1 153 0
 339 0246 FB6A     		ldr	r3, [r7, #44]
 340 0248 DAB2     		uxtb	r2, r3
 341 024a 7B68     		ldr	r3, [r7, #4]
 342 024c 1A70     		strb	r2, [r3, #0]
 154:..//common/src/lpc17xx_uart.c **** 			/* Then reset DLAB bit */
 155:..//common/src/lpc17xx_uart.c **** 			UARTx->LCR &= (~UART_LCR_DLAB_EN) & UART_LCR_BITMASK;
 343              		.loc 1 155 0
 344 024e 7B68     		ldr	r3, [r7, #4]
 345 0250 1B7B     		ldrb	r3, [r3, #12]
 346 0252 DBB2     		uxtb	r3, r3
 347 0254 03F07F03 		and	r3, r3, #127
 348 0258 7A68     		ldr	r2, [r7, #4]
 349 025a 1373     		strb	r3, [r2, #12]
 156:..//common/src/lpc17xx_uart.c **** 			UARTx->FDR = (UART_FDR_MULVAL(mulFracDivOptimal) \
 350              		.loc 1 156 0
 351 025c 7B6A     		ldr	r3, [r7, #36]
 352 025e DBB2     		uxtb	r3, r3
 353 0260 4FEA0313 		lsl	r3, r3, #4
 354 0264 DAB2     		uxtb	r2, r3
 355 0266 BB6A     		ldr	r3, [r7, #40]
 356 0268 DBB2     		uxtb	r3, r3
 357 026a 03F00F03 		and	r3, r3, #15
 358 026e 42EA0303 		orr	r3, r2, r3
 359 0272 DAB2     		uxtb	r2, r3
 360 0274 7B68     		ldr	r3, [r7, #4]
 361 0276 83F82820 		strb	r2, [r3, #40]
 362              	.L19:
 157:..//common/src/lpc17xx_uart.c **** 					| UART_FDR_DIVADDVAL(dividerAddOptimal)) & UART_FDR_BITMASK;
 158:..//common/src/lpc17xx_uart.c **** 		}
 159:..//common/src/lpc17xx_uart.c **** 		errorStatus = SUCCESS;
 363              		.loc 1 159 0
 364 027a 4FF00103 		mov	r3, #1
 365 027e FB72     		strb	r3, [r7, #11]
 366              	.L17:
 160:..//common/src/lpc17xx_uart.c **** 	}
 161:..//common/src/lpc17xx_uart.c **** 
 162:..//common/src/lpc17xx_uart.c **** 	return errorStatus;
 367              		.loc 1 162 0
 368 0280 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 163:..//common/src/lpc17xx_uart.c **** }
 369              		.loc 1 163 0
 370 0282 1846     		mov	r0, r3
 371 0284 07F13807 		add	r7, r7, #56
 372 0288 BD46     		mov	sp, r7
 373 028a 80BD     		pop	{r7, pc}
 374              		.cfi_endproc
 375              	.LFE29:
 377              		.section	.text.UART_Init,"ax",%progbits
 378              		.align	2
 379              		.global	UART_Init
 380              		.thumb
 381              		.thumb_func
 383              	UART_Init:
 384              	.LFB30:
 164:..//common/src/lpc17xx_uart.c **** 
 165:..//common/src/lpc17xx_uart.c **** /* End of Private Functions ---------------------------------------------------- */
 166:..//common/src/lpc17xx_uart.c **** 
 167:..//common/src/lpc17xx_uart.c **** 
 168:..//common/src/lpc17xx_uart.c **** /* Public Functions ----------------------------------------------------------- */
 169:..//common/src/lpc17xx_uart.c **** /** @addtogroup UART_Public_Functions
 170:..//common/src/lpc17xx_uart.c ****  * @{
 171:..//common/src/lpc17xx_uart.c ****  */
 172:..//common/src/lpc17xx_uart.c **** /* UART Init/DeInit functions -------------------------------------------------*/
 173:..//common/src/lpc17xx_uart.c **** /********************************************************************//**
 174:..//common/src/lpc17xx_uart.c ****  * @brief		Initializes the UARTx peripheral according to the specified
 175:..//common/src/lpc17xx_uart.c ****  *               parameters in the UART_ConfigStruct.
 176:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 177:..//common/src/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 178:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 179:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 180:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 181:..//common/src/lpc17xx_uart.c ****  * @param[in]	UART_ConfigStruct Pointer to a UART_CFG_Type structure
 182:..//common/src/lpc17xx_uart.c **** *                    that contains the configuration information for the
 183:..//common/src/lpc17xx_uart.c **** *                    specified UART peripheral.
 184:..//common/src/lpc17xx_uart.c ****  * @return 		None
 185:..//common/src/lpc17xx_uart.c ****  *********************************************************************/
 186:..//common/src/lpc17xx_uart.c **** void UART_Init(LPC_UART_TypeDef *UARTx, UART_CFG_Type *UART_ConfigStruct)
 187:..//common/src/lpc17xx_uart.c **** {
 385              		.loc 1 187 0
 386              		.cfi_startproc
 387              		@ args = 0, pretend = 0, frame = 16
 388              		@ frame_needed = 1, uses_anonymous_args = 0
 389 0000 80B5     		push	{r7, lr}
 390              	.LCFI3:
 391              		.cfi_def_cfa_offset 8
 392 0002 84B0     		sub	sp, sp, #16
 393              	.LCFI4:
 394              		.cfi_def_cfa_offset 24
 395 0004 00AF     		add	r7, sp, #0
 396              		.cfi_offset 14, -4
 397              		.cfi_offset 7, -8
 398              	.LCFI5:
 399              		.cfi_def_cfa_register 7
 400 0006 7860     		str	r0, [r7, #4]
 401 0008 3960     		str	r1, [r7, #0]
 188:..//common/src/lpc17xx_uart.c **** 	uint32_t tmp;
 189:..//common/src/lpc17xx_uart.c **** 
 190:..//common/src/lpc17xx_uart.c **** 	// For debug mode
 191:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UARTx(UARTx));
 192:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART_DATABIT(UART_ConfigStruct->Databits));
 193:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART_STOPBIT(UART_ConfigStruct->Stopbits));
 194:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART_PARITY(UART_ConfigStruct->Parity));
 195:..//common/src/lpc17xx_uart.c **** 
 196:..//common/src/lpc17xx_uart.c **** #ifdef _UART0
 197:..//common/src/lpc17xx_uart.c **** 	if(UARTx == (LPC_UART_TypeDef *)LPC_UART0)
 402              		.loc 1 197 0
 403 000a 7A68     		ldr	r2, [r7, #4]
 404 000c 4CF20003 		movw	r3, #:lower16:1073790976
 405 0010 C4F20003 		movt	r3, #:upper16:1073790976
 406 0014 9A42     		cmp	r2, r3
 407 0016 08D1     		bne	.L24
 198:..//common/src/lpc17xx_uart.c **** 	{
 199:..//common/src/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 200:..//common/src/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART0, ENABLE);
 408              		.loc 1 200 0
 409 0018 4FF00800 		mov	r0, #8
 410 001c 4FF00101 		mov	r1, #1
 411 0020 40F20003 		movw	r3, #:lower16:CLKPWR_ConfigPPWR
 412 0024 C0F20003 		movt	r3, #:upper16:CLKPWR_ConfigPPWR
 413 0028 9847     		blx	r3
 414              	.L24:
 201:..//common/src/lpc17xx_uart.c **** 	}
 202:..//common/src/lpc17xx_uart.c **** #endif
 203:..//common/src/lpc17xx_uart.c **** 
 204:..//common/src/lpc17xx_uart.c **** #ifdef _UART1
 205:..//common/src/lpc17xx_uart.c **** 	if(((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 415              		.loc 1 205 0
 416 002a 7A68     		ldr	r2, [r7, #4]
 417 002c 40F20003 		movw	r3, #:lower16:1073807360
 418 0030 C4F20103 		movt	r3, #:upper16:1073807360
 419 0034 9A42     		cmp	r2, r3
 420 0036 08D1     		bne	.L25
 206:..//common/src/lpc17xx_uart.c **** 	{
 207:..//common/src/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 208:..//common/src/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART1, ENABLE);
 421              		.loc 1 208 0
 422 0038 4FF01000 		mov	r0, #16
 423 003c 4FF00101 		mov	r1, #1
 424 0040 40F20003 		movw	r3, #:lower16:CLKPWR_ConfigPPWR
 425 0044 C0F20003 		movt	r3, #:upper16:CLKPWR_ConfigPPWR
 426 0048 9847     		blx	r3
 427              	.L25:
 209:..//common/src/lpc17xx_uart.c **** 	}
 210:..//common/src/lpc17xx_uart.c **** #endif
 211:..//common/src/lpc17xx_uart.c **** 
 212:..//common/src/lpc17xx_uart.c **** #ifdef _UART2
 213:..//common/src/lpc17xx_uart.c **** 	if(UARTx == LPC_UART2)
 428              		.loc 1 213 0
 429 004a 7A68     		ldr	r2, [r7, #4]
 430 004c 48F20003 		movw	r3, #:lower16:1074364416
 431 0050 C4F20903 		movt	r3, #:upper16:1074364416
 432 0054 9A42     		cmp	r2, r3
 433 0056 08D1     		bne	.L26
 214:..//common/src/lpc17xx_uart.c **** 	{
 215:..//common/src/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 216:..//common/src/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART2, ENABLE);
 434              		.loc 1 216 0
 435 0058 4FF08070 		mov	r0, #16777216
 436 005c 4FF00101 		mov	r1, #1
 437 0060 40F20003 		movw	r3, #:lower16:CLKPWR_ConfigPPWR
 438 0064 C0F20003 		movt	r3, #:upper16:CLKPWR_ConfigPPWR
 439 0068 9847     		blx	r3
 440              	.L26:
 217:..//common/src/lpc17xx_uart.c **** 	}
 218:..//common/src/lpc17xx_uart.c **** #endif
 219:..//common/src/lpc17xx_uart.c **** 
 220:..//common/src/lpc17xx_uart.c **** #ifdef _UART3
 221:..//common/src/lpc17xx_uart.c **** 	if(UARTx == LPC_UART3)
 441              		.loc 1 221 0
 442 006a 7A68     		ldr	r2, [r7, #4]
 443 006c 4CF20003 		movw	r3, #:lower16:1074380800
 444 0070 C4F20903 		movt	r3, #:upper16:1074380800
 445 0074 9A42     		cmp	r2, r3
 446 0076 08D1     		bne	.L27
 222:..//common/src/lpc17xx_uart.c **** 	{
 223:..//common/src/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 224:..//common/src/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART3, ENABLE);
 447              		.loc 1 224 0
 448 0078 4FF00070 		mov	r0, #33554432
 449 007c 4FF00101 		mov	r1, #1
 450 0080 40F20003 		movw	r3, #:lower16:CLKPWR_ConfigPPWR
 451 0084 C0F20003 		movt	r3, #:upper16:CLKPWR_ConfigPPWR
 452 0088 9847     		blx	r3
 453              	.L27:
 225:..//common/src/lpc17xx_uart.c **** 	}
 226:..//common/src/lpc17xx_uart.c **** #endif
 227:..//common/src/lpc17xx_uart.c **** 
 228:..//common/src/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 454              		.loc 1 228 0
 455 008a 7A68     		ldr	r2, [r7, #4]
 456 008c 40F20003 		movw	r3, #:lower16:1073807360
 457 0090 C4F20103 		movt	r3, #:upper16:1073807360
 458 0094 9A42     		cmp	r2, r3
 459 0096 4DD1     		bne	.L28
 229:..//common/src/lpc17xx_uart.c **** 	{
 230:..//common/src/lpc17xx_uart.c **** 		/* FIFOs are empty */
 231:..//common/src/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->/*IIFCR.*/FCR = ( UART_FCR_FIFO_EN \
 460              		.loc 1 231 0
 461 0098 7B68     		ldr	r3, [r7, #4]
 462 009a 4FF00702 		mov	r2, #7
 463 009e 1A72     		strb	r2, [r3, #8]
 232:..//common/src/lpc17xx_uart.c **** 				| UART_FCR_RX_RS | UART_FCR_TX_RS);
 233:..//common/src/lpc17xx_uart.c **** 		// Disable FIFO
 234:..//common/src/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->/*IIFCR.*/FCR = 0;
 464              		.loc 1 234 0
 465 00a0 7B68     		ldr	r3, [r7, #4]
 466 00a2 4FF00002 		mov	r2, #0
 467 00a6 1A72     		strb	r2, [r3, #8]
 235:..//common/src/lpc17xx_uart.c **** 
 236:..//common/src/lpc17xx_uart.c **** 		// Dummy reading
 237:..//common/src/lpc17xx_uart.c **** 		while (((LPC_UART1_TypeDef *)UARTx)->LSR & UART_LSR_RDR)
 468              		.loc 1 237 0
 469 00a8 03E0     		b	.L29
 470              	.L30:
 238:..//common/src/lpc17xx_uart.c **** 		{
 239:..//common/src/lpc17xx_uart.c **** 			tmp = ((LPC_UART1_TypeDef *)UARTx)->/*RBTHDLR.*/RBR;
 471              		.loc 1 239 0
 472 00aa 7B68     		ldr	r3, [r7, #4]
 473 00ac 1B78     		ldrb	r3, [r3, #0]
 474 00ae DBB2     		uxtb	r3, r3
 475 00b0 FB60     		str	r3, [r7, #12]
 476              	.L29:
 477              		.loc 1 237 0
 478 00b2 7B68     		ldr	r3, [r7, #4]
 479 00b4 1B7D     		ldrb	r3, [r3, #20]
 480 00b6 DBB2     		uxtb	r3, r3
 481 00b8 03F00103 		and	r3, r3, #1
 482 00bc DBB2     		uxtb	r3, r3
 483 00be 002B     		cmp	r3, #0
 484 00c0 F3D1     		bne	.L30
 240:..//common/src/lpc17xx_uart.c **** 		}
 241:..//common/src/lpc17xx_uart.c **** 
 242:..//common/src/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->TER = UART_TER_TXEN;
 485              		.loc 1 242 0
 486 00c2 7B68     		ldr	r3, [r7, #4]
 487 00c4 6FF07F02 		mvn	r2, #127
 488 00c8 83F83020 		strb	r2, [r3, #48]
 489              	.L31:
 243:..//common/src/lpc17xx_uart.c **** 		// Wait for current transmit complete
 244:..//common/src/lpc17xx_uart.c **** 		while (!(((LPC_UART1_TypeDef *)UARTx)->LSR & UART_LSR_THRE));
 490              		.loc 1 244 0
 491 00cc 7B68     		ldr	r3, [r7, #4]
 492 00ce 1B7D     		ldrb	r3, [r3, #20]
 493 00d0 DBB2     		uxtb	r3, r3
 494 00d2 03F02003 		and	r3, r3, #32
 495 00d6 002B     		cmp	r3, #0
 496 00d8 F8D0     		beq	.L31
 245:..//common/src/lpc17xx_uart.c **** 		// Disable Tx
 246:..//common/src/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->TER = 0;
 497              		.loc 1 246 0
 498 00da 7B68     		ldr	r3, [r7, #4]
 499 00dc 4FF00002 		mov	r2, #0
 500 00e0 83F83020 		strb	r2, [r3, #48]
 247:..//common/src/lpc17xx_uart.c **** 
 248:..//common/src/lpc17xx_uart.c **** 		// Disable interrupt
 249:..//common/src/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->/*DLIER.*/IER = 0;
 501              		.loc 1 249 0
 502 00e4 7B68     		ldr	r3, [r7, #4]
 503 00e6 4FF00002 		mov	r2, #0
 504 00ea 5A60     		str	r2, [r3, #4]
 250:..//common/src/lpc17xx_uart.c **** 		// Set LCR to default state
 251:..//common/src/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->LCR = 0;
 505              		.loc 1 251 0
 506 00ec 7B68     		ldr	r3, [r7, #4]
 507 00ee 4FF00002 		mov	r2, #0
 508 00f2 1A73     		strb	r2, [r3, #12]
 252:..//common/src/lpc17xx_uart.c **** 		// Set ACR to default state
 253:..//common/src/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->ACR = 0;
 509              		.loc 1 253 0
 510 00f4 7B68     		ldr	r3, [r7, #4]
 511 00f6 4FF00002 		mov	r2, #0
 512 00fa 1A62     		str	r2, [r3, #32]
 254:..//common/src/lpc17xx_uart.c **** 		// Set Modem Control to default state
 255:..//common/src/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->MCR = 0;
 513              		.loc 1 255 0
 514 00fc 7B68     		ldr	r3, [r7, #4]
 515 00fe 4FF00002 		mov	r2, #0
 516 0102 1A74     		strb	r2, [r3, #16]
 256:..//common/src/lpc17xx_uart.c **** 		// Set RS485 control to default state
 257:..//common/src/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->RS485CTRL = 0;
 517              		.loc 1 257 0
 518 0104 7B68     		ldr	r3, [r7, #4]
 519 0106 4FF00002 		mov	r2, #0
 520 010a 83F84C20 		strb	r2, [r3, #76]
 258:..//common/src/lpc17xx_uart.c **** 		// Set RS485 delay timer to default state
 259:..//common/src/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->RS485DLY = 0;
 521              		.loc 1 259 0
 522 010e 7B68     		ldr	r3, [r7, #4]
 523 0110 4FF00002 		mov	r2, #0
 524 0114 83F85420 		strb	r2, [r3, #84]
 260:..//common/src/lpc17xx_uart.c **** 		// Set RS485 addr match to default state
 261:..//common/src/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->ADRMATCH = 0;
 525              		.loc 1 261 0
 526 0118 7B68     		ldr	r3, [r7, #4]
 527 011a 4FF00002 		mov	r2, #0
 528 011e 83F85020 		strb	r2, [r3, #80]
 262:..//common/src/lpc17xx_uart.c **** 		//Dummy Reading to Clear Status
 263:..//common/src/lpc17xx_uart.c **** 		tmp = ((LPC_UART1_TypeDef *)UARTx)->MSR;
 529              		.loc 1 263 0
 530 0122 7B68     		ldr	r3, [r7, #4]
 531 0124 1B7E     		ldrb	r3, [r3, #24]
 532 0126 DBB2     		uxtb	r3, r3
 533 0128 FB60     		str	r3, [r7, #12]
 264:..//common/src/lpc17xx_uart.c **** 		tmp = ((LPC_UART1_TypeDef *)UARTx)->LSR;
 534              		.loc 1 264 0
 535 012a 7B68     		ldr	r3, [r7, #4]
 536 012c 1B7D     		ldrb	r3, [r3, #20]
 537 012e DBB2     		uxtb	r3, r3
 538 0130 FB60     		str	r3, [r7, #12]
 539 0132 35E0     		b	.L32
 540              	.L28:
 265:..//common/src/lpc17xx_uart.c **** 	}
 266:..//common/src/lpc17xx_uart.c **** 	else
 267:..//common/src/lpc17xx_uart.c **** 	{
 268:..//common/src/lpc17xx_uart.c **** 		/* FIFOs are empty */
 269:..//common/src/lpc17xx_uart.c **** 		UARTx->/*IIFCR.*/FCR = ( UART_FCR_FIFO_EN | UART_FCR_RX_RS | UART_FCR_TX_RS);
 541              		.loc 1 269 0
 542 0134 7B68     		ldr	r3, [r7, #4]
 543 0136 4FF00702 		mov	r2, #7
 544 013a 1A72     		strb	r2, [r3, #8]
 270:..//common/src/lpc17xx_uart.c **** 		// Disable FIFO
 271:..//common/src/lpc17xx_uart.c **** 		UARTx->/*IIFCR.*/FCR = 0;
 545              		.loc 1 271 0
 546 013c 7B68     		ldr	r3, [r7, #4]
 547 013e 4FF00002 		mov	r2, #0
 548 0142 1A72     		strb	r2, [r3, #8]
 272:..//common/src/lpc17xx_uart.c **** 
 273:..//common/src/lpc17xx_uart.c **** 		// Dummy reading
 274:..//common/src/lpc17xx_uart.c **** 		while (UARTx->LSR & UART_LSR_RDR)
 549              		.loc 1 274 0
 550 0144 03E0     		b	.L33
 551              	.L34:
 275:..//common/src/lpc17xx_uart.c **** 		{
 276:..//common/src/lpc17xx_uart.c **** 			tmp = UARTx->/*RBTHDLR.*/RBR;
 552              		.loc 1 276 0
 553 0146 7B68     		ldr	r3, [r7, #4]
 554 0148 1B78     		ldrb	r3, [r3, #0]
 555 014a DBB2     		uxtb	r3, r3
 556 014c FB60     		str	r3, [r7, #12]
 557              	.L33:
 558              		.loc 1 274 0
 559 014e 7B68     		ldr	r3, [r7, #4]
 560 0150 1B7D     		ldrb	r3, [r3, #20]
 561 0152 DBB2     		uxtb	r3, r3
 562 0154 03F00103 		and	r3, r3, #1
 563 0158 DBB2     		uxtb	r3, r3
 564 015a 002B     		cmp	r3, #0
 565 015c F3D1     		bne	.L34
 277:..//common/src/lpc17xx_uart.c **** 		}
 278:..//common/src/lpc17xx_uart.c **** 
 279:..//common/src/lpc17xx_uart.c **** 		UARTx->TER = UART_TER_TXEN;
 566              		.loc 1 279 0
 567 015e 7B68     		ldr	r3, [r7, #4]
 568 0160 6FF07F02 		mvn	r2, #127
 569 0164 83F83020 		strb	r2, [r3, #48]
 570              	.L35:
 280:..//common/src/lpc17xx_uart.c **** 		// Wait for current transmit complete
 281:..//common/src/lpc17xx_uart.c **** 		while (!(UARTx->LSR & UART_LSR_THRE));
 571              		.loc 1 281 0
 572 0168 7B68     		ldr	r3, [r7, #4]
 573 016a 1B7D     		ldrb	r3, [r3, #20]
 574 016c DBB2     		uxtb	r3, r3
 575 016e 03F02003 		and	r3, r3, #32
 576 0172 002B     		cmp	r3, #0
 577 0174 F8D0     		beq	.L35
 282:..//common/src/lpc17xx_uart.c **** 		// Disable Tx
 283:..//common/src/lpc17xx_uart.c **** 		UARTx->TER = 0;
 578              		.loc 1 283 0
 579 0176 7B68     		ldr	r3, [r7, #4]
 580 0178 4FF00002 		mov	r2, #0
 581 017c 83F83020 		strb	r2, [r3, #48]
 284:..//common/src/lpc17xx_uart.c **** 
 285:..//common/src/lpc17xx_uart.c **** 		// Disable interrupt
 286:..//common/src/lpc17xx_uart.c **** 		UARTx->/*DLIER.*/IER = 0;
 582              		.loc 1 286 0
 583 0180 7B68     		ldr	r3, [r7, #4]
 584 0182 4FF00002 		mov	r2, #0
 585 0186 5A60     		str	r2, [r3, #4]
 287:..//common/src/lpc17xx_uart.c **** 		// Set LCR to default state
 288:..//common/src/lpc17xx_uart.c **** 		UARTx->LCR = 0;
 586              		.loc 1 288 0
 587 0188 7B68     		ldr	r3, [r7, #4]
 588 018a 4FF00002 		mov	r2, #0
 589 018e 1A73     		strb	r2, [r3, #12]
 289:..//common/src/lpc17xx_uart.c **** 		// Set ACR to default state
 290:..//common/src/lpc17xx_uart.c **** 		UARTx->ACR = 0;
 590              		.loc 1 290 0
 591 0190 7B68     		ldr	r3, [r7, #4]
 592 0192 4FF00002 		mov	r2, #0
 593 0196 1A62     		str	r2, [r3, #32]
 291:..//common/src/lpc17xx_uart.c **** 		// Dummy reading
 292:..//common/src/lpc17xx_uart.c **** 		tmp = UARTx->LSR;
 594              		.loc 1 292 0
 595 0198 7B68     		ldr	r3, [r7, #4]
 596 019a 1B7D     		ldrb	r3, [r3, #20]
 597 019c DBB2     		uxtb	r3, r3
 598 019e FB60     		str	r3, [r7, #12]
 599              	.L32:
 293:..//common/src/lpc17xx_uart.c **** 	}
 294:..//common/src/lpc17xx_uart.c **** 
 295:..//common/src/lpc17xx_uart.c **** 	if (UARTx == LPC_UART3)
 600              		.loc 1 295 0
 601 01a0 7A68     		ldr	r2, [r7, #4]
 602 01a2 4CF20003 		movw	r3, #:lower16:1074380800
 603 01a6 C4F20903 		movt	r3, #:upper16:1074380800
 604 01aa 9A42     		cmp	r2, r3
 605 01ac 04D1     		bne	.L36
 296:..//common/src/lpc17xx_uart.c **** 	{
 297:..//common/src/lpc17xx_uart.c **** 		// Set IrDA to default state
 298:..//common/src/lpc17xx_uart.c **** 		UARTx->ICR = 0;
 606              		.loc 1 298 0
 607 01ae 7B68     		ldr	r3, [r7, #4]
 608 01b0 4FF00002 		mov	r2, #0
 609 01b4 83F82420 		strb	r2, [r3, #36]
 610              	.L36:
 299:..//common/src/lpc17xx_uart.c **** 	}
 300:..//common/src/lpc17xx_uart.c **** 
 301:..//common/src/lpc17xx_uart.c **** 	// Set Line Control register ----------------------------
 302:..//common/src/lpc17xx_uart.c **** 
 303:..//common/src/lpc17xx_uart.c **** 	uart_set_divisors(UARTx, (UART_ConfigStruct->Baud_rate));
 611              		.loc 1 303 0
 612 01b8 3B68     		ldr	r3, [r7, #0]
 613 01ba 1B68     		ldr	r3, [r3, #0]
 614 01bc 7868     		ldr	r0, [r7, #4]
 615 01be 1946     		mov	r1, r3
 616 01c0 40F20003 		movw	r3, #:lower16:uart_set_divisors
 617 01c4 C0F20003 		movt	r3, #:upper16:uart_set_divisors
 618 01c8 9847     		blx	r3
 304:..//common/src/lpc17xx_uart.c **** 
 305:..//common/src/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 619              		.loc 1 305 0
 620 01ca 7A68     		ldr	r2, [r7, #4]
 621 01cc 40F20003 		movw	r3, #:lower16:1073807360
 622 01d0 C4F20103 		movt	r3, #:upper16:1073807360
 623 01d4 9A42     		cmp	r2, r3
 624 01d6 06D1     		bne	.L37
 306:..//common/src/lpc17xx_uart.c **** 	{
 307:..//common/src/lpc17xx_uart.c **** 		tmp = (((LPC_UART1_TypeDef *)UARTx)->LCR & (UART_LCR_DLAB_EN | UART_LCR_BREAK_EN)) \
 625              		.loc 1 307 0
 626 01d8 7B68     		ldr	r3, [r7, #4]
 627 01da 1B7B     		ldrb	r3, [r3, #12]
 628 01dc DBB2     		uxtb	r3, r3
 629 01de 03F0C003 		and	r3, r3, #192
 630 01e2 FB60     		str	r3, [r7, #12]
 631 01e4 05E0     		b	.L38
 632              	.L37:
 308:..//common/src/lpc17xx_uart.c **** 				& UART_LCR_BITMASK;
 309:..//common/src/lpc17xx_uart.c **** 	}
 310:..//common/src/lpc17xx_uart.c **** 	else
 311:..//common/src/lpc17xx_uart.c **** 	{
 312:..//common/src/lpc17xx_uart.c **** 		tmp = (UARTx->LCR & (UART_LCR_DLAB_EN | UART_LCR_BREAK_EN)) & UART_LCR_BITMASK;
 633              		.loc 1 312 0
 634 01e6 7B68     		ldr	r3, [r7, #4]
 635 01e8 1B7B     		ldrb	r3, [r3, #12]
 636 01ea DBB2     		uxtb	r3, r3
 637 01ec 03F0C003 		and	r3, r3, #192
 638 01f0 FB60     		str	r3, [r7, #12]
 639              	.L38:
 313:..//common/src/lpc17xx_uart.c **** 	}
 314:..//common/src/lpc17xx_uart.c **** 
 315:..//common/src/lpc17xx_uart.c **** 	switch (UART_ConfigStruct->Databits){
 640              		.loc 1 315 0
 641 01f2 3B68     		ldr	r3, [r7, #0]
 642 01f4 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 643 01f6 012B     		cmp	r3, #1
 644 01f8 04D0     		beq	.L41
 645 01fa 022B     		cmp	r3, #2
 646 01fc 07D0     		beq	.L42
 647 01fe 002B     		cmp	r3, #0
 648 0200 0FD0     		beq	.L57
 649 0202 09E0     		b	.L56
 650              	.L41:
 316:..//common/src/lpc17xx_uart.c **** 	case UART_DATABIT_5:
 317:..//common/src/lpc17xx_uart.c **** 		tmp |= UART_LCR_WLEN5;
 318:..//common/src/lpc17xx_uart.c **** 		break;
 319:..//common/src/lpc17xx_uart.c **** 	case UART_DATABIT_6:
 320:..//common/src/lpc17xx_uart.c **** 		tmp |= UART_LCR_WLEN6;
 651              		.loc 1 320 0
 652 0204 FB68     		ldr	r3, [r7, #12]
 653 0206 43F00103 		orr	r3, r3, #1
 654 020a FB60     		str	r3, [r7, #12]
 321:..//common/src/lpc17xx_uart.c **** 		break;
 655              		.loc 1 321 0
 656 020c 0AE0     		b	.L43
 657              	.L42:
 322:..//common/src/lpc17xx_uart.c **** 	case UART_DATABIT_7:
 323:..//common/src/lpc17xx_uart.c **** 		tmp |= UART_LCR_WLEN7;
 658              		.loc 1 323 0
 659 020e FB68     		ldr	r3, [r7, #12]
 660 0210 43F00203 		orr	r3, r3, #2
 661 0214 FB60     		str	r3, [r7, #12]
 324:..//common/src/lpc17xx_uart.c **** 		break;
 662              		.loc 1 324 0
 663 0216 05E0     		b	.L43
 664              	.L56:
 325:..//common/src/lpc17xx_uart.c **** 	case UART_DATABIT_8:
 326:..//common/src/lpc17xx_uart.c **** 	default:
 327:..//common/src/lpc17xx_uart.c **** 		tmp |= UART_LCR_WLEN8;
 665              		.loc 1 327 0
 666 0218 FB68     		ldr	r3, [r7, #12]
 667 021a 43F00303 		orr	r3, r3, #3
 668 021e FB60     		str	r3, [r7, #12]
 669 0220 00E0     		b	.L43
 670              	.L57:
 671              		.loc 1 318 0
 672 0222 00BF     		nop
 673              	.L43:
 328:..//common/src/lpc17xx_uart.c **** 		break;
 329:..//common/src/lpc17xx_uart.c **** 	}
 330:..//common/src/lpc17xx_uart.c **** 
 331:..//common/src/lpc17xx_uart.c **** 	if (UART_ConfigStruct->Parity == UART_PARITY_NONE)
 674              		.loc 1 331 0
 675 0224 3B68     		ldr	r3, [r7, #0]
 676 0226 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 677 0228 002B     		cmp	r3, #0
 678 022a 23D0     		beq	.L45
 679              	.L44:
 332:..//common/src/lpc17xx_uart.c **** 	{
 333:..//common/src/lpc17xx_uart.c **** 		// Do nothing...
 334:..//common/src/lpc17xx_uart.c **** 	}
 335:..//common/src/lpc17xx_uart.c **** 	else
 336:..//common/src/lpc17xx_uart.c **** 	{
 337:..//common/src/lpc17xx_uart.c **** 		tmp |= UART_LCR_PARITY_EN;
 680              		.loc 1 337 0
 681 022c FB68     		ldr	r3, [r7, #12]
 682 022e 43F00803 		orr	r3, r3, #8
 683 0232 FB60     		str	r3, [r7, #12]
 338:..//common/src/lpc17xx_uart.c **** 		switch (UART_ConfigStruct->Parity)
 684              		.loc 1 338 0
 685 0234 3B68     		ldr	r3, [r7, #0]
 686 0236 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 687 0238 03F1FF33 		add	r3, r3, #-1
 688 023c 032B     		cmp	r3, #3
 689 023e 19D8     		bhi	.L45
 690 0240 01A2     		adr	r2, .L50
 691 0242 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 692 0246 00BF     		.align	2
 693              	.L50:
 694 0248 75020000 		.word	.L45+1
 695 024c 59020000 		.word	.L47+1
 696 0250 63020000 		.word	.L48+1
 697 0254 6D020000 		.word	.L49+1
 698              	.L47:
 339:..//common/src/lpc17xx_uart.c **** 		{
 340:..//common/src/lpc17xx_uart.c **** 		case UART_PARITY_ODD:
 341:..//common/src/lpc17xx_uart.c **** 			tmp |= UART_LCR_PARITY_ODD;
 342:..//common/src/lpc17xx_uart.c **** 			break;
 343:..//common/src/lpc17xx_uart.c **** 
 344:..//common/src/lpc17xx_uart.c **** 		case UART_PARITY_EVEN:
 345:..//common/src/lpc17xx_uart.c **** 			tmp |= UART_LCR_PARITY_EVEN;
 699              		.loc 1 345 0
 700 0258 FB68     		ldr	r3, [r7, #12]
 701 025a 43F01003 		orr	r3, r3, #16
 702 025e FB60     		str	r3, [r7, #12]
 346:..//common/src/lpc17xx_uart.c **** 			break;
 703              		.loc 1 346 0
 704 0260 08E0     		b	.L45
 705              	.L48:
 347:..//common/src/lpc17xx_uart.c **** 
 348:..//common/src/lpc17xx_uart.c **** 		case UART_PARITY_SP_1:
 349:..//common/src/lpc17xx_uart.c **** 			tmp |= UART_LCR_PARITY_F_1;
 706              		.loc 1 349 0
 707 0262 FB68     		ldr	r3, [r7, #12]
 708 0264 43F02003 		orr	r3, r3, #32
 709 0268 FB60     		str	r3, [r7, #12]
 350:..//common/src/lpc17xx_uart.c **** 			break;
 710              		.loc 1 350 0
 711 026a 03E0     		b	.L45
 712              	.L49:
 351:..//common/src/lpc17xx_uart.c **** 
 352:..//common/src/lpc17xx_uart.c **** 		case UART_PARITY_SP_0:
 353:..//common/src/lpc17xx_uart.c **** 			tmp |= UART_LCR_PARITY_F_0;
 713              		.loc 1 353 0
 714 026c FB68     		ldr	r3, [r7, #12]
 715 026e 43F03003 		orr	r3, r3, #48
 716 0272 FB60     		str	r3, [r7, #12]
 717              	.L45:
 354:..//common/src/lpc17xx_uart.c **** 			break;
 355:..//common/src/lpc17xx_uart.c **** 		default:
 356:..//common/src/lpc17xx_uart.c **** 			break;
 357:..//common/src/lpc17xx_uart.c **** 		}
 358:..//common/src/lpc17xx_uart.c **** 	}
 359:..//common/src/lpc17xx_uart.c **** 
 360:..//common/src/lpc17xx_uart.c **** 	switch (UART_ConfigStruct->Stopbits){
 718              		.loc 1 360 0
 719 0274 3B68     		ldr	r3, [r7, #0]
 720 0276 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 721 0278 012B     		cmp	r3, #1
 722 027a 03D1     		bne	.L51
 723              	.L52:
 361:..//common/src/lpc17xx_uart.c **** 	case UART_STOPBIT_2:
 362:..//common/src/lpc17xx_uart.c **** 		tmp |= UART_LCR_STOPBIT_SEL;
 724              		.loc 1 362 0
 725 027c FB68     		ldr	r3, [r7, #12]
 726 027e 43F00403 		orr	r3, r3, #4
 727 0282 FB60     		str	r3, [r7, #12]
 728              	.L51:
 363:..//common/src/lpc17xx_uart.c **** 		break;
 364:..//common/src/lpc17xx_uart.c **** 	case UART_STOPBIT_1:
 365:..//common/src/lpc17xx_uart.c **** 	default:
 366:..//common/src/lpc17xx_uart.c **** 		// Do no thing
 367:..//common/src/lpc17xx_uart.c **** 		break;
 368:..//common/src/lpc17xx_uart.c **** 	}
 369:..//common/src/lpc17xx_uart.c **** 
 370:..//common/src/lpc17xx_uart.c **** 
 371:..//common/src/lpc17xx_uart.c **** 	// Write back to LCR, configure FIFO and Disable Tx
 372:..//common/src/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) ==  LPC_UART1)
 729              		.loc 1 372 0
 730 0284 7A68     		ldr	r2, [r7, #4]
 731 0286 40F20003 		movw	r3, #:lower16:1073807360
 732 028a C4F20103 		movt	r3, #:upper16:1073807360
 733 028e 9A42     		cmp	r2, r3
 734 0290 04D1     		bne	.L53
 373:..//common/src/lpc17xx_uart.c **** 	{
 374:..//common/src/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->LCR = (uint8_t)(tmp & UART_LCR_BITMASK);
 735              		.loc 1 374 0
 736 0292 7B68     		ldr	r3, [r7, #4]
 737 0294 FA68     		ldr	r2, [r7, #12]
 738 0296 D2B2     		uxtb	r2, r2
 739 0298 1A73     		strb	r2, [r3, #12]
 740 029a 03E0     		b	.L55
 741              	.L53:
 375:..//common/src/lpc17xx_uart.c **** 	}
 376:..//common/src/lpc17xx_uart.c **** 	else
 377:..//common/src/lpc17xx_uart.c **** 	{
 378:..//common/src/lpc17xx_uart.c **** 		UARTx->LCR = (uint8_t)(tmp & UART_LCR_BITMASK);
 742              		.loc 1 378 0
 743 029c FB68     		ldr	r3, [r7, #12]
 744 029e DAB2     		uxtb	r2, r3
 745 02a0 7B68     		ldr	r3, [r7, #4]
 746 02a2 1A73     		strb	r2, [r3, #12]
 747              	.L55:
 379:..//common/src/lpc17xx_uart.c **** 	}
 380:..//common/src/lpc17xx_uart.c **** }
 748              		.loc 1 380 0
 749 02a4 07F11007 		add	r7, r7, #16
 750 02a8 BD46     		mov	sp, r7
 751 02aa 80BD     		pop	{r7, pc}
 752              		.cfi_endproc
 753              	.LFE30:
 755              		.section	.text.UART_DeInit,"ax",%progbits
 756              		.align	2
 757              		.global	UART_DeInit
 758              		.thumb
 759              		.thumb_func
 761              	UART_DeInit:
 762              	.LFB31:
 381:..//common/src/lpc17xx_uart.c **** 
 382:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
 383:..//common/src/lpc17xx_uart.c ****  * @brief		De-initializes the UARTx peripheral registers to their
 384:..//common/src/lpc17xx_uart.c ****  *                  default reset values.
 385:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 386:..//common/src/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 387:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 388:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 389:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 390:..//common/src/lpc17xx_uart.c ****  * @return 		None
 391:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
 392:..//common/src/lpc17xx_uart.c **** void UART_DeInit(LPC_UART_TypeDef* UARTx)
 393:..//common/src/lpc17xx_uart.c **** {
 763              		.loc 1 393 0
 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 8
 766              		@ frame_needed = 1, uses_anonymous_args = 0
 767 0000 80B5     		push	{r7, lr}
 768              	.LCFI6:
 769              		.cfi_def_cfa_offset 8
 770 0002 82B0     		sub	sp, sp, #8
 771              	.LCFI7:
 772              		.cfi_def_cfa_offset 16
 773 0004 00AF     		add	r7, sp, #0
 774              		.cfi_offset 14, -4
 775              		.cfi_offset 7, -8
 776              	.LCFI8:
 777              		.cfi_def_cfa_register 7
 778 0006 7860     		str	r0, [r7, #4]
 394:..//common/src/lpc17xx_uart.c **** 	// For debug mode
 395:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UARTx(UARTx));
 396:..//common/src/lpc17xx_uart.c **** 
 397:..//common/src/lpc17xx_uart.c **** 	UART_TxCmd(UARTx, DISABLE);
 779              		.loc 1 397 0
 780 0008 7868     		ldr	r0, [r7, #4]
 781 000a 4FF00001 		mov	r1, #0
 782 000e 40F20003 		movw	r3, #:lower16:UART_TxCmd
 783 0012 C0F20003 		movt	r3, #:upper16:UART_TxCmd
 784 0016 9847     		blx	r3
 398:..//common/src/lpc17xx_uart.c **** 
 399:..//common/src/lpc17xx_uart.c **** #ifdef _UART0
 400:..//common/src/lpc17xx_uart.c **** 	if (UARTx == (LPC_UART_TypeDef *)LPC_UART0)
 785              		.loc 1 400 0
 786 0018 7A68     		ldr	r2, [r7, #4]
 787 001a 4CF20003 		movw	r3, #:lower16:1073790976
 788 001e C4F20003 		movt	r3, #:upper16:1073790976
 789 0022 9A42     		cmp	r2, r3
 790 0024 08D1     		bne	.L59
 401:..//common/src/lpc17xx_uart.c **** 	{
 402:..//common/src/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 403:..//common/src/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART0, DISABLE);
 791              		.loc 1 403 0
 792 0026 4FF00800 		mov	r0, #8
 793 002a 4FF00001 		mov	r1, #0
 794 002e 40F20003 		movw	r3, #:lower16:CLKPWR_ConfigPPWR
 795 0032 C0F20003 		movt	r3, #:upper16:CLKPWR_ConfigPPWR
 796 0036 9847     		blx	r3
 797              	.L59:
 404:..//common/src/lpc17xx_uart.c **** 	}
 405:..//common/src/lpc17xx_uart.c **** #endif
 406:..//common/src/lpc17xx_uart.c **** 
 407:..//common/src/lpc17xx_uart.c **** #ifdef _UART1
 408:..//common/src/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 798              		.loc 1 408 0
 799 0038 7A68     		ldr	r2, [r7, #4]
 800 003a 40F20003 		movw	r3, #:lower16:1073807360
 801 003e C4F20103 		movt	r3, #:upper16:1073807360
 802 0042 9A42     		cmp	r2, r3
 803 0044 08D1     		bne	.L60
 409:..//common/src/lpc17xx_uart.c **** 	{
 410:..//common/src/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 411:..//common/src/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART1, DISABLE);
 804              		.loc 1 411 0
 805 0046 4FF01000 		mov	r0, #16
 806 004a 4FF00001 		mov	r1, #0
 807 004e 40F20003 		movw	r3, #:lower16:CLKPWR_ConfigPPWR
 808 0052 C0F20003 		movt	r3, #:upper16:CLKPWR_ConfigPPWR
 809 0056 9847     		blx	r3
 810              	.L60:
 412:..//common/src/lpc17xx_uart.c **** 	}
 413:..//common/src/lpc17xx_uart.c **** #endif
 414:..//common/src/lpc17xx_uart.c **** 
 415:..//common/src/lpc17xx_uart.c **** #ifdef _UART2
 416:..//common/src/lpc17xx_uart.c **** 	if (UARTx == LPC_UART2)
 811              		.loc 1 416 0
 812 0058 7A68     		ldr	r2, [r7, #4]
 813 005a 48F20003 		movw	r3, #:lower16:1074364416
 814 005e C4F20903 		movt	r3, #:upper16:1074364416
 815 0062 9A42     		cmp	r2, r3
 816 0064 08D1     		bne	.L61
 417:..//common/src/lpc17xx_uart.c **** 	{
 418:..//common/src/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 419:..//common/src/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART2, DISABLE);
 817              		.loc 1 419 0
 818 0066 4FF08070 		mov	r0, #16777216
 819 006a 4FF00001 		mov	r1, #0
 820 006e 40F20003 		movw	r3, #:lower16:CLKPWR_ConfigPPWR
 821 0072 C0F20003 		movt	r3, #:upper16:CLKPWR_ConfigPPWR
 822 0076 9847     		blx	r3
 823              	.L61:
 420:..//common/src/lpc17xx_uart.c **** 	}
 421:..//common/src/lpc17xx_uart.c **** #endif
 422:..//common/src/lpc17xx_uart.c **** 
 423:..//common/src/lpc17xx_uart.c **** #ifdef _UART3
 424:..//common/src/lpc17xx_uart.c **** 	if (UARTx == LPC_UART3)
 824              		.loc 1 424 0
 825 0078 7A68     		ldr	r2, [r7, #4]
 826 007a 4CF20003 		movw	r3, #:lower16:1074380800
 827 007e C4F20903 		movt	r3, #:upper16:1074380800
 828 0082 9A42     		cmp	r2, r3
 829 0084 08D1     		bne	.L63
 425:..//common/src/lpc17xx_uart.c **** 	{
 426:..//common/src/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 427:..//common/src/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART3, DISABLE);
 830              		.loc 1 427 0
 831 0086 4FF00070 		mov	r0, #33554432
 832 008a 4FF00001 		mov	r1, #0
 833 008e 40F20003 		movw	r3, #:lower16:CLKPWR_ConfigPPWR
 834 0092 C0F20003 		movt	r3, #:upper16:CLKPWR_ConfigPPWR
 835 0096 9847     		blx	r3
 836              	.L63:
 428:..//common/src/lpc17xx_uart.c **** 	}
 429:..//common/src/lpc17xx_uart.c **** #endif
 430:..//common/src/lpc17xx_uart.c **** }
 837              		.loc 1 430 0
 838 0098 07F10807 		add	r7, r7, #8
 839 009c BD46     		mov	sp, r7
 840 009e 80BD     		pop	{r7, pc}
 841              		.cfi_endproc
 842              	.LFE31:
 844              		.section	.text.UART_ConfigStructInit,"ax",%progbits
 845              		.align	2
 846              		.global	UART_ConfigStructInit
 847              		.thumb
 848              		.thumb_func
 850              	UART_ConfigStructInit:
 851              	.LFB32:
 431:..//common/src/lpc17xx_uart.c **** 
 432:..//common/src/lpc17xx_uart.c **** /*****************************************************************************//**
 433:..//common/src/lpc17xx_uart.c **** * @brief		Fills each UART_InitStruct member with its default value:
 434:..//common/src/lpc17xx_uart.c **** * 				- 9600 bps
 435:..//common/src/lpc17xx_uart.c **** * 				- 8-bit data
 436:..//common/src/lpc17xx_uart.c **** * 				- 1 Stopbit
 437:..//common/src/lpc17xx_uart.c **** * 				- None Parity
 438:..//common/src/lpc17xx_uart.c **** * @param[in]	UART_InitStruct Pointer to a UART_CFG_Type structure
 439:..//common/src/lpc17xx_uart.c **** *                    which will be initialized.
 440:..//common/src/lpc17xx_uart.c **** * @return		None
 441:..//common/src/lpc17xx_uart.c **** *******************************************************************************/
 442:..//common/src/lpc17xx_uart.c **** void UART_ConfigStructInit(UART_CFG_Type *UART_InitStruct)
 443:..//common/src/lpc17xx_uart.c **** {
 852              		.loc 1 443 0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 8
 855              		@ frame_needed = 1, uses_anonymous_args = 0
 856              		@ link register save eliminated.
 857 0000 80B4     		push	{r7}
 858              	.LCFI9:
 859              		.cfi_def_cfa_offset 4
 860 0002 83B0     		sub	sp, sp, #12
 861              	.LCFI10:
 862              		.cfi_def_cfa_offset 16
 863 0004 00AF     		add	r7, sp, #0
 864              		.cfi_offset 7, -4
 865              	.LCFI11:
 866              		.cfi_def_cfa_register 7
 867 0006 7860     		str	r0, [r7, #4]
 444:..//common/src/lpc17xx_uart.c **** 	UART_InitStruct->Baud_rate = 9600;
 868              		.loc 1 444 0
 869 0008 7B68     		ldr	r3, [r7, #4]
 870 000a 4FF41652 		mov	r2, #9600
 871 000e 1A60     		str	r2, [r3, #0]
 445:..//common/src/lpc17xx_uart.c **** 	UART_InitStruct->Databits = UART_DATABIT_8;
 872              		.loc 1 445 0
 873 0010 7B68     		ldr	r3, [r7, #4]
 874 0012 4FF00302 		mov	r2, #3
 875 0016 5A71     		strb	r2, [r3, #5]
 446:..//common/src/lpc17xx_uart.c **** 	UART_InitStruct->Parity = UART_PARITY_NONE;
 876              		.loc 1 446 0
 877 0018 7B68     		ldr	r3, [r7, #4]
 878 001a 4FF00002 		mov	r2, #0
 879 001e 1A71     		strb	r2, [r3, #4]
 447:..//common/src/lpc17xx_uart.c **** 	UART_InitStruct->Stopbits = UART_STOPBIT_1;
 880              		.loc 1 447 0
 881 0020 7B68     		ldr	r3, [r7, #4]
 882 0022 4FF00002 		mov	r2, #0
 883 0026 9A71     		strb	r2, [r3, #6]
 448:..//common/src/lpc17xx_uart.c **** }
 884              		.loc 1 448 0
 885 0028 07F10C07 		add	r7, r7, #12
 886 002c BD46     		mov	sp, r7
 887 002e 80BC     		pop	{r7}
 888 0030 7047     		bx	lr
 889              		.cfi_endproc
 890              	.LFE32:
 892 0032 00BF     		.section	.text.UART_SendByte,"ax",%progbits
 893              		.align	2
 894              		.global	UART_SendByte
 895              		.thumb
 896              		.thumb_func
 898              	UART_SendByte:
 899              	.LFB33:
 449:..//common/src/lpc17xx_uart.c **** 
 450:..//common/src/lpc17xx_uart.c **** /* UART Send/Recieve functions -------------------------------------------------*/
 451:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
 452:..//common/src/lpc17xx_uart.c ****  * @brief		Transmit a single data through UART peripheral
 453:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 454:..//common/src/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 455:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 456:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 457:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 458:..//common/src/lpc17xx_uart.c ****  * @param[in]	Data	Data to transmit (must be 8-bit long)
 459:..//common/src/lpc17xx_uart.c ****  * @return 		None
 460:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
 461:..//common/src/lpc17xx_uart.c **** void UART_SendByte(LPC_UART_TypeDef* UARTx, uint8_t Data)
 462:..//common/src/lpc17xx_uart.c **** {
 900              		.loc 1 462 0
 901              		.cfi_startproc
 902              		@ args = 0, pretend = 0, frame = 8
 903              		@ frame_needed = 1, uses_anonymous_args = 0
 904              		@ link register save eliminated.
 905 0000 80B4     		push	{r7}
 906              	.LCFI12:
 907              		.cfi_def_cfa_offset 4
 908 0002 83B0     		sub	sp, sp, #12
 909              	.LCFI13:
 910              		.cfi_def_cfa_offset 16
 911 0004 00AF     		add	r7, sp, #0
 912              		.cfi_offset 7, -4
 913              	.LCFI14:
 914              		.cfi_def_cfa_register 7
 915 0006 7860     		str	r0, [r7, #4]
 916 0008 0B46     		mov	r3, r1
 917 000a FB70     		strb	r3, [r7, #3]
 463:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UARTx(UARTx));
 464:..//common/src/lpc17xx_uart.c **** 
 465:..//common/src/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 918              		.loc 1 465 0
 919 000c 7A68     		ldr	r2, [r7, #4]
 920 000e 40F20003 		movw	r3, #:lower16:1073807360
 921 0012 C4F20103 		movt	r3, #:upper16:1073807360
 922 0016 9A42     		cmp	r2, r3
 923 0018 03D1     		bne	.L67
 466:..//common/src/lpc17xx_uart.c **** 	{
 467:..//common/src/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->/*RBTHDLR.*/THR = Data & UART_THR_MASKBIT;
 924              		.loc 1 467 0
 925 001a 7B68     		ldr	r3, [r7, #4]
 926 001c FA78     		ldrb	r2, [r7, #3]
 927 001e 1A70     		strb	r2, [r3, #0]
 928 0020 02E0     		b	.L69
 929              	.L67:
 468:..//common/src/lpc17xx_uart.c **** 	}
 469:..//common/src/lpc17xx_uart.c **** 	else
 470:..//common/src/lpc17xx_uart.c **** 	{
 471:..//common/src/lpc17xx_uart.c **** 		UARTx->/*RBTHDLR.*/THR = Data & UART_THR_MASKBIT;
 930              		.loc 1 471 0
 931 0022 7B68     		ldr	r3, [r7, #4]
 932 0024 FA78     		ldrb	r2, [r7, #3]
 933 0026 1A70     		strb	r2, [r3, #0]
 934              	.L69:
 472:..//common/src/lpc17xx_uart.c **** 	}
 473:..//common/src/lpc17xx_uart.c **** 
 474:..//common/src/lpc17xx_uart.c **** }
 935              		.loc 1 474 0
 936 0028 07F10C07 		add	r7, r7, #12
 937 002c BD46     		mov	sp, r7
 938 002e 80BC     		pop	{r7}
 939 0030 7047     		bx	lr
 940              		.cfi_endproc
 941              	.LFE33:
 943 0032 00BF     		.section	.text.UART_ReceiveByte,"ax",%progbits
 944              		.align	2
 945              		.global	UART_ReceiveByte
 946              		.thumb
 947              		.thumb_func
 949              	UART_ReceiveByte:
 950              	.LFB34:
 475:..//common/src/lpc17xx_uart.c **** 
 476:..//common/src/lpc17xx_uart.c **** 
 477:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
 478:..//common/src/lpc17xx_uart.c ****  * @brief		Receive a single data from UART peripheral
 479:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 480:..//common/src/lpc17xx_uart.c ****  *  			- LPC_UART0: UART0 peripheral
 481:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 482:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 483:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 484:..//common/src/lpc17xx_uart.c ****  * @return 		Data received
 485:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
 486:..//common/src/lpc17xx_uart.c **** uint8_t UART_ReceiveByte(LPC_UART_TypeDef* UARTx)
 487:..//common/src/lpc17xx_uart.c **** {
 951              		.loc 1 487 0
 952              		.cfi_startproc
 953              		@ args = 0, pretend = 0, frame = 8
 954              		@ frame_needed = 1, uses_anonymous_args = 0
 955              		@ link register save eliminated.
 956 0000 80B4     		push	{r7}
 957              	.LCFI15:
 958              		.cfi_def_cfa_offset 4
 959 0002 83B0     		sub	sp, sp, #12
 960              	.LCFI16:
 961              		.cfi_def_cfa_offset 16
 962 0004 00AF     		add	r7, sp, #0
 963              		.cfi_offset 7, -4
 964              	.LCFI17:
 965              		.cfi_def_cfa_register 7
 966 0006 7860     		str	r0, [r7, #4]
 488:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UARTx(UARTx));
 489:..//common/src/lpc17xx_uart.c **** 
 490:..//common/src/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 967              		.loc 1 490 0
 968 0008 7A68     		ldr	r2, [r7, #4]
 969 000a 40F20003 		movw	r3, #:lower16:1073807360
 970 000e C4F20103 		movt	r3, #:upper16:1073807360
 971 0012 9A42     		cmp	r2, r3
 972 0014 03D1     		bne	.L71
 491:..//common/src/lpc17xx_uart.c **** 	{
 492:..//common/src/lpc17xx_uart.c **** 		return (((LPC_UART1_TypeDef *)UARTx)->/*RBTHDLR.*/RBR & UART_RBR_MASKBIT);
 973              		.loc 1 492 0
 974 0016 7B68     		ldr	r3, [r7, #4]
 975 0018 1B78     		ldrb	r3, [r3, #0]
 976 001a DBB2     		uxtb	r3, r3
 977 001c 02E0     		b	.L72
 978              	.L71:
 493:..//common/src/lpc17xx_uart.c **** 	}
 494:..//common/src/lpc17xx_uart.c **** 	else
 495:..//common/src/lpc17xx_uart.c **** 	{
 496:..//common/src/lpc17xx_uart.c **** 		return (UARTx->/*RBTHDLR.*/RBR & UART_RBR_MASKBIT);
 979              		.loc 1 496 0
 980 001e 7B68     		ldr	r3, [r7, #4]
 981 0020 1B78     		ldrb	r3, [r3, #0]
 982 0022 DBB2     		uxtb	r3, r3
 983              	.L72:
 497:..//common/src/lpc17xx_uart.c **** 	}
 498:..//common/src/lpc17xx_uart.c **** }
 984              		.loc 1 498 0
 985 0024 1846     		mov	r0, r3
 986 0026 07F10C07 		add	r7, r7, #12
 987 002a BD46     		mov	sp, r7
 988 002c 80BC     		pop	{r7}
 989 002e 7047     		bx	lr
 990              		.cfi_endproc
 991              	.LFE34:
 993              		.section	.text.UART_Send,"ax",%progbits
 994              		.align	2
 995              		.global	UART_Send
 996              		.thumb
 997              		.thumb_func
 999              	UART_Send:
 1000              	.LFB35:
 499:..//common/src/lpc17xx_uart.c **** 
 500:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
 501:..//common/src/lpc17xx_uart.c ****  * @brief		Send a block of data via UART peripheral
 502:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	Selected UART peripheral used to send data, should be:
 503:..//common/src/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 504:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 505:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 506:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 507:..//common/src/lpc17xx_uart.c ****  * @param[in]	txbuf 	Pointer to Transmit buffer
 508:..//common/src/lpc17xx_uart.c ****  * @param[in]	buflen 	Length of Transmit buffer
 509:..//common/src/lpc17xx_uart.c ****  * @param[in] 	flag 	Flag used in  UART transfer, should be
 510:..//common/src/lpc17xx_uart.c ****  * 						NONE_BLOCKING or BLOCKING
 511:..//common/src/lpc17xx_uart.c ****  * @return 		Number of bytes sent.
 512:..//common/src/lpc17xx_uart.c ****  *
 513:..//common/src/lpc17xx_uart.c ****  * Note: when using UART in BLOCKING mode, a time-out condition is used
 514:..//common/src/lpc17xx_uart.c ****  * via defined symbol UART_BLOCKING_TIMEOUT.
 515:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
 516:..//common/src/lpc17xx_uart.c **** uint32_t UART_Send(LPC_UART_TypeDef *UARTx, uint8_t *txbuf,
 517:..//common/src/lpc17xx_uart.c **** 		uint32_t buflen, TRANSFER_BLOCK_Type flag)
 518:..//common/src/lpc17xx_uart.c **** {
 1001              		.loc 1 518 0
 1002              		.cfi_startproc
 1003              		@ args = 0, pretend = 0, frame = 40
 1004              		@ frame_needed = 1, uses_anonymous_args = 0
 1005 0000 80B5     		push	{r7, lr}
 1006              	.LCFI18:
 1007              		.cfi_def_cfa_offset 8
 1008 0002 8AB0     		sub	sp, sp, #40
 1009              	.LCFI19:
 1010              		.cfi_def_cfa_offset 48
 1011 0004 00AF     		add	r7, sp, #0
 1012              		.cfi_offset 14, -4
 1013              		.cfi_offset 7, -8
 1014              	.LCFI20:
 1015              		.cfi_def_cfa_register 7
 1016 0006 F860     		str	r0, [r7, #12]
 1017 0008 B960     		str	r1, [r7, #8]
 1018 000a 7A60     		str	r2, [r7, #4]
 1019 000c FB70     		strb	r3, [r7, #3]
 519:..//common/src/lpc17xx_uart.c **** 	uint32_t bToSend, bSent, timeOut, fifo_cnt;
 520:..//common/src/lpc17xx_uart.c **** 	uint8_t *pChar = txbuf;
 1020              		.loc 1 520 0
 1021 000e BB68     		ldr	r3, [r7, #8]
 1022 0010 7B62     		str	r3, [r7, #36]
 521:..//common/src/lpc17xx_uart.c **** 
 522:..//common/src/lpc17xx_uart.c **** 	bToSend = buflen;
 1023              		.loc 1 522 0
 1024 0012 7B68     		ldr	r3, [r7, #4]
 1025 0014 7B61     		str	r3, [r7, #20]
 523:..//common/src/lpc17xx_uart.c **** 
 524:..//common/src/lpc17xx_uart.c **** 	// blocking mode
 525:..//common/src/lpc17xx_uart.c **** 	if (flag == BLOCKING) {
 1026              		.loc 1 525 0
 1027 0016 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1028 0018 012B     		cmp	r3, #1
 1029 001a 41D1     		bne	.L75
 526:..//common/src/lpc17xx_uart.c **** 		bSent = 0;
 1030              		.loc 1 526 0
 1031 001c 4FF00003 		mov	r3, #0
 1032 0020 BB61     		str	r3, [r7, #24]
 527:..//common/src/lpc17xx_uart.c **** 		while (bToSend){
 1033              		.loc 1 527 0
 1034 0022 39E0     		b	.L76
 1035              	.L85:
 528:..//common/src/lpc17xx_uart.c **** 			timeOut = UART_BLOCKING_TIMEOUT;
 1036              		.loc 1 528 0
 1037 0024 4FF0FF33 		mov	r3, #-1
 1038 0028 FB61     		str	r3, [r7, #28]
 529:..//common/src/lpc17xx_uart.c **** 			// Wait for THR empty with timeout
 530:..//common/src/lpc17xx_uart.c **** 			while (!(UARTx->LSR & UART_LSR_THRE)) {
 1039              		.loc 1 530 0
 1040 002a 06E0     		b	.L77
 1041              	.L80:
 531:..//common/src/lpc17xx_uart.c **** 				if (timeOut == 0) break;
 1042              		.loc 1 531 0
 1043 002c FB69     		ldr	r3, [r7, #28]
 1044 002e 002B     		cmp	r3, #0
 1045 0030 0BD0     		beq	.L93
 1046              	.L78:
 532:..//common/src/lpc17xx_uart.c **** 				timeOut--;
 1047              		.loc 1 532 0
 1048 0032 FB69     		ldr	r3, [r7, #28]
 1049 0034 03F1FF33 		add	r3, r3, #-1
 1050 0038 FB61     		str	r3, [r7, #28]
 1051              	.L77:
 1052              		.loc 1 530 0
 1053 003a FB68     		ldr	r3, [r7, #12]
 1054 003c 1B7D     		ldrb	r3, [r3, #20]
 1055 003e DBB2     		uxtb	r3, r3
 1056 0040 03F02003 		and	r3, r3, #32
 1057 0044 002B     		cmp	r3, #0
 1058 0046 F1D0     		beq	.L80
 1059 0048 00E0     		b	.L79
 1060              	.L93:
 1061              		.loc 1 531 0
 1062 004a 00BF     		nop
 1063              	.L79:
 533:..//common/src/lpc17xx_uart.c **** 			}
 534:..//common/src/lpc17xx_uart.c **** 			// Time out!
 535:..//common/src/lpc17xx_uart.c **** 			if(timeOut == 0) break;
 1064              		.loc 1 535 0
 1065 004c FB69     		ldr	r3, [r7, #28]
 1066 004e 002B     		cmp	r3, #0
 1067 0050 58D0     		beq	.L94
 1068              	.L81:
 536:..//common/src/lpc17xx_uart.c **** 			fifo_cnt = UART_TX_FIFO_SIZE;
 1069              		.loc 1 536 0
 1070 0052 4FF01003 		mov	r3, #16
 1071 0056 3B62     		str	r3, [r7, #32]
 537:..//common/src/lpc17xx_uart.c **** 			while (fifo_cnt && bToSend){
 1072              		.loc 1 537 0
 1073 0058 18E0     		b	.L83
 1074              	.L84:
 538:..//common/src/lpc17xx_uart.c **** 				UART_SendByte(UARTx, (*pChar++));
 1075              		.loc 1 538 0
 1076 005a 7B6A     		ldr	r3, [r7, #36]
 1077 005c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1078 005e 7A6A     		ldr	r2, [r7, #36]
 1079 0060 02F10102 		add	r2, r2, #1
 1080 0064 7A62     		str	r2, [r7, #36]
 1081 0066 F868     		ldr	r0, [r7, #12]
 1082 0068 1946     		mov	r1, r3
 1083 006a 40F20003 		movw	r3, #:lower16:UART_SendByte
 1084 006e C0F20003 		movt	r3, #:upper16:UART_SendByte
 1085 0072 9847     		blx	r3
 539:..//common/src/lpc17xx_uart.c **** 				fifo_cnt--;
 1086              		.loc 1 539 0
 1087 0074 3B6A     		ldr	r3, [r7, #32]
 1088 0076 03F1FF33 		add	r3, r3, #-1
 1089 007a 3B62     		str	r3, [r7, #32]
 540:..//common/src/lpc17xx_uart.c **** 				bToSend--;
 1090              		.loc 1 540 0
 1091 007c 7B69     		ldr	r3, [r7, #20]
 1092 007e 03F1FF33 		add	r3, r3, #-1
 1093 0082 7B61     		str	r3, [r7, #20]
 541:..//common/src/lpc17xx_uart.c **** 				bSent++;
 1094              		.loc 1 541 0
 1095 0084 BB69     		ldr	r3, [r7, #24]
 1096 0086 03F10103 		add	r3, r3, #1
 1097 008a BB61     		str	r3, [r7, #24]
 1098              	.L83:
 1099              		.loc 1 537 0
 1100 008c 3B6A     		ldr	r3, [r7, #32]
 1101 008e 002B     		cmp	r3, #0
 1102 0090 02D0     		beq	.L76
 1103 0092 7B69     		ldr	r3, [r7, #20]
 1104 0094 002B     		cmp	r3, #0
 1105 0096 E0D1     		bne	.L84
 1106              	.L76:
 1107              		.loc 1 527 0
 1108 0098 7B69     		ldr	r3, [r7, #20]
 1109 009a 002B     		cmp	r3, #0
 1110 009c C2D1     		bne	.L85
 1111 009e 34E0     		b	.L86
 1112              	.L75:
 542:..//common/src/lpc17xx_uart.c **** 			}
 543:..//common/src/lpc17xx_uart.c **** 		}
 544:..//common/src/lpc17xx_uart.c **** 	}
 545:..//common/src/lpc17xx_uart.c **** 	// None blocking mode
 546:..//common/src/lpc17xx_uart.c **** 	else {
 547:..//common/src/lpc17xx_uart.c **** 		bSent = 0;
 1113              		.loc 1 547 0
 1114 00a0 4FF00003 		mov	r3, #0
 1115 00a4 BB61     		str	r3, [r7, #24]
 548:..//common/src/lpc17xx_uart.c **** 		while (bToSend) {
 1116              		.loc 1 548 0
 1117 00a6 29E0     		b	.L87
 1118              	.L91:
 549:..//common/src/lpc17xx_uart.c **** 			if (!(UARTx->LSR & UART_LSR_THRE)){
 1119              		.loc 1 549 0
 1120 00a8 FB68     		ldr	r3, [r7, #12]
 1121 00aa 1B7D     		ldrb	r3, [r3, #20]
 1122 00ac DBB2     		uxtb	r3, r3
 1123 00ae 03F02003 		and	r3, r3, #32
 1124 00b2 002B     		cmp	r3, #0
 1125 00b4 28D0     		beq	.L95
 1126              	.L88:
 550:..//common/src/lpc17xx_uart.c **** 				break;
 551:..//common/src/lpc17xx_uart.c **** 			}
 552:..//common/src/lpc17xx_uart.c **** 			fifo_cnt = UART_TX_FIFO_SIZE;
 1127              		.loc 1 552 0
 1128 00b6 4FF01003 		mov	r3, #16
 1129 00ba 3B62     		str	r3, [r7, #32]
 553:..//common/src/lpc17xx_uart.c **** 			while (fifo_cnt && bToSend) {
 1130              		.loc 1 553 0
 1131 00bc 18E0     		b	.L89
 1132              	.L90:
 554:..//common/src/lpc17xx_uart.c **** 				UART_SendByte(UARTx, (*pChar++));
 1133              		.loc 1 554 0
 1134 00be 7B6A     		ldr	r3, [r7, #36]
 1135 00c0 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1136 00c2 7A6A     		ldr	r2, [r7, #36]
 1137 00c4 02F10102 		add	r2, r2, #1
 1138 00c8 7A62     		str	r2, [r7, #36]
 1139 00ca F868     		ldr	r0, [r7, #12]
 1140 00cc 1946     		mov	r1, r3
 1141 00ce 40F20003 		movw	r3, #:lower16:UART_SendByte
 1142 00d2 C0F20003 		movt	r3, #:upper16:UART_SendByte
 1143 00d6 9847     		blx	r3
 555:..//common/src/lpc17xx_uart.c **** 				bToSend--;
 1144              		.loc 1 555 0
 1145 00d8 7B69     		ldr	r3, [r7, #20]
 1146 00da 03F1FF33 		add	r3, r3, #-1
 1147 00de 7B61     		str	r3, [r7, #20]
 556:..//common/src/lpc17xx_uart.c **** 				fifo_cnt--;
 1148              		.loc 1 556 0
 1149 00e0 3B6A     		ldr	r3, [r7, #32]
 1150 00e2 03F1FF33 		add	r3, r3, #-1
 1151 00e6 3B62     		str	r3, [r7, #32]
 557:..//common/src/lpc17xx_uart.c **** 				bSent++;
 1152              		.loc 1 557 0
 1153 00e8 BB69     		ldr	r3, [r7, #24]
 1154 00ea 03F10103 		add	r3, r3, #1
 1155 00ee BB61     		str	r3, [r7, #24]
 1156              	.L89:
 1157              		.loc 1 553 0
 1158 00f0 3B6A     		ldr	r3, [r7, #32]
 1159 00f2 002B     		cmp	r3, #0
 1160 00f4 02D0     		beq	.L87
 1161 00f6 7B69     		ldr	r3, [r7, #20]
 1162 00f8 002B     		cmp	r3, #0
 1163 00fa E0D1     		bne	.L90
 1164              	.L87:
 1165              		.loc 1 548 0
 1166 00fc 7B69     		ldr	r3, [r7, #20]
 1167 00fe 002B     		cmp	r3, #0
 1168 0100 D2D1     		bne	.L91
 1169 0102 02E0     		b	.L86
 1170              	.L94:
 1171              		.loc 1 535 0
 1172 0104 00BF     		nop
 1173 0106 00E0     		b	.L86
 1174              	.L95:
 1175              		.loc 1 550 0
 1176 0108 00BF     		nop
 1177              	.L86:
 558:..//common/src/lpc17xx_uart.c **** 			}
 559:..//common/src/lpc17xx_uart.c **** 		}
 560:..//common/src/lpc17xx_uart.c **** 	}
 561:..//common/src/lpc17xx_uart.c **** 	return bSent;
 1178              		.loc 1 561 0
 1179 010a BB69     		ldr	r3, [r7, #24]
 562:..//common/src/lpc17xx_uart.c **** }
 1180              		.loc 1 562 0
 1181 010c 1846     		mov	r0, r3
 1182 010e 07F12807 		add	r7, r7, #40
 1183 0112 BD46     		mov	sp, r7
 1184 0114 80BD     		pop	{r7, pc}
 1185              		.cfi_endproc
 1186              	.LFE35:
 1188 0116 00BF     		.section	.text.UART_Receive,"ax",%progbits
 1189              		.align	2
 1190              		.global	UART_Receive
 1191              		.thumb
 1192              		.thumb_func
 1194              	UART_Receive:
 1195              	.LFB36:
 563:..//common/src/lpc17xx_uart.c **** 
 564:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
 565:..//common/src/lpc17xx_uart.c ****  * @brief		Receive a block of data via UART peripheral
 566:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	Selected UART peripheral used to send data,
 567:..//common/src/lpc17xx_uart.c ****  * 				should be:
 568:..//common/src/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 569:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 570:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 571:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 572:..//common/src/lpc17xx_uart.c ****  * @param[out]	rxbuf 	Pointer to Received buffer
 573:..//common/src/lpc17xx_uart.c ****  * @param[in]	buflen 	Length of Received buffer
 574:..//common/src/lpc17xx_uart.c ****  * @param[in] 	flag 	Flag mode, should be NONE_BLOCKING or BLOCKING
 575:..//common/src/lpc17xx_uart.c **** 
 576:..//common/src/lpc17xx_uart.c ****  * @return 		Number of bytes received
 577:..//common/src/lpc17xx_uart.c ****  *
 578:..//common/src/lpc17xx_uart.c ****  * Note: when using UART in BLOCKING mode, a time-out condition is used
 579:..//common/src/lpc17xx_uart.c ****  * via defined symbol UART_BLOCKING_TIMEOUT.
 580:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
 581:..//common/src/lpc17xx_uart.c **** uint32_t UART_Receive(LPC_UART_TypeDef *UARTx, uint8_t *rxbuf, \
 582:..//common/src/lpc17xx_uart.c **** 		uint32_t buflen, TRANSFER_BLOCK_Type flag)
 583:..//common/src/lpc17xx_uart.c **** {
 1196              		.loc 1 583 0
 1197              		.cfi_startproc
 1198              		@ args = 0, pretend = 0, frame = 32
 1199              		@ frame_needed = 1, uses_anonymous_args = 0
 1200 0000 80B5     		push	{r7, lr}
 1201              	.LCFI21:
 1202              		.cfi_def_cfa_offset 8
 1203 0002 88B0     		sub	sp, sp, #32
 1204              	.LCFI22:
 1205              		.cfi_def_cfa_offset 40
 1206 0004 00AF     		add	r7, sp, #0
 1207              		.cfi_offset 14, -4
 1208              		.cfi_offset 7, -8
 1209              	.LCFI23:
 1210              		.cfi_def_cfa_register 7
 1211 0006 F860     		str	r0, [r7, #12]
 1212 0008 B960     		str	r1, [r7, #8]
 1213 000a 7A60     		str	r2, [r7, #4]
 1214 000c FB70     		strb	r3, [r7, #3]
 584:..//common/src/lpc17xx_uart.c **** 	uint32_t bToRecv, bRecv, timeOut;
 585:..//common/src/lpc17xx_uart.c **** 	uint8_t *pChar = rxbuf;
 1215              		.loc 1 585 0
 1216 000e BB68     		ldr	r3, [r7, #8]
 1217 0010 FB61     		str	r3, [r7, #28]
 586:..//common/src/lpc17xx_uart.c **** 
 587:..//common/src/lpc17xx_uart.c **** 	bToRecv = buflen;
 1218              		.loc 1 587 0
 1219 0012 7B68     		ldr	r3, [r7, #4]
 1220 0014 3B61     		str	r3, [r7, #16]
 588:..//common/src/lpc17xx_uart.c **** 
 589:..//common/src/lpc17xx_uart.c **** 	// Blocking mode
 590:..//common/src/lpc17xx_uart.c **** 	if (flag == BLOCKING) {
 1221              		.loc 1 590 0
 1222 0016 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1223 0018 012B     		cmp	r3, #1
 1224 001a 34D1     		bne	.L97
 591:..//common/src/lpc17xx_uart.c **** 		bRecv = 0;
 1225              		.loc 1 591 0
 1226 001c 4FF00003 		mov	r3, #0
 1227 0020 7B61     		str	r3, [r7, #20]
 592:..//common/src/lpc17xx_uart.c **** 		while (bToRecv){
 1228              		.loc 1 592 0
 1229 0022 2CE0     		b	.L98
 1230              	.L105:
 593:..//common/src/lpc17xx_uart.c **** 			timeOut = UART_BLOCKING_TIMEOUT;
 1231              		.loc 1 593 0
 1232 0024 4FF0FF33 		mov	r3, #-1
 1233 0028 BB61     		str	r3, [r7, #24]
 594:..//common/src/lpc17xx_uart.c **** 			while (!(UARTx->LSR & UART_LSR_RDR)){
 1234              		.loc 1 594 0
 1235 002a 06E0     		b	.L99
 1236              	.L102:
 595:..//common/src/lpc17xx_uart.c **** 				if (timeOut == 0) break;
 1237              		.loc 1 595 0
 1238 002c BB69     		ldr	r3, [r7, #24]
 1239 002e 002B     		cmp	r3, #0
 1240 0030 0BD0     		beq	.L111
 1241              	.L100:
 596:..//common/src/lpc17xx_uart.c **** 				timeOut--;
 1242              		.loc 1 596 0
 1243 0032 BB69     		ldr	r3, [r7, #24]
 1244 0034 03F1FF33 		add	r3, r3, #-1
 1245 0038 BB61     		str	r3, [r7, #24]
 1246              	.L99:
 1247              		.loc 1 594 0
 1248 003a FB68     		ldr	r3, [r7, #12]
 1249 003c 1B7D     		ldrb	r3, [r3, #20]
 1250 003e DBB2     		uxtb	r3, r3
 1251 0040 03F00103 		and	r3, r3, #1
 1252 0044 002B     		cmp	r3, #0
 1253 0046 F1D0     		beq	.L102
 1254 0048 00E0     		b	.L101
 1255              	.L111:
 1256              		.loc 1 595 0
 1257 004a 00BF     		nop
 1258              	.L101:
 597:..//common/src/lpc17xx_uart.c **** 			}
 598:..//common/src/lpc17xx_uart.c **** 			// Time out!
 599:..//common/src/lpc17xx_uart.c **** 			if(timeOut == 0) break;
 1259              		.loc 1 599 0
 1260 004c BB69     		ldr	r3, [r7, #24]
 1261 004e 002B     		cmp	r3, #0
 1262 0050 3ED0     		beq	.L112
 1263              	.L103:
 600:..//common/src/lpc17xx_uart.c **** 			// Get data from the buffer
 601:..//common/src/lpc17xx_uart.c **** 			(*pChar++) = UART_ReceiveByte(UARTx);
 1264              		.loc 1 601 0
 1265 0052 F868     		ldr	r0, [r7, #12]
 1266 0054 40F20003 		movw	r3, #:lower16:UART_ReceiveByte
 1267 0058 C0F20003 		movt	r3, #:upper16:UART_ReceiveByte
 1268 005c 9847     		blx	r3
 1269 005e 0346     		mov	r3, r0
 1270 0060 1A46     		mov	r2, r3
 1271 0062 FB69     		ldr	r3, [r7, #28]
 1272 0064 1A70     		strb	r2, [r3, #0]
 1273 0066 FB69     		ldr	r3, [r7, #28]
 1274 0068 03F10103 		add	r3, r3, #1
 1275 006c FB61     		str	r3, [r7, #28]
 602:..//common/src/lpc17xx_uart.c **** 			bToRecv--;
 1276              		.loc 1 602 0
 1277 006e 3B69     		ldr	r3, [r7, #16]
 1278 0070 03F1FF33 		add	r3, r3, #-1
 1279 0074 3B61     		str	r3, [r7, #16]
 603:..//common/src/lpc17xx_uart.c **** 			bRecv++;
 1280              		.loc 1 603 0
 1281 0076 7B69     		ldr	r3, [r7, #20]
 1282 0078 03F10103 		add	r3, r3, #1
 1283 007c 7B61     		str	r3, [r7, #20]
 1284              	.L98:
 1285              		.loc 1 592 0
 1286 007e 3B69     		ldr	r3, [r7, #16]
 1287 0080 002B     		cmp	r3, #0
 1288 0082 CFD1     		bne	.L105
 1289 0084 27E0     		b	.L106
 1290              	.L97:
 604:..//common/src/lpc17xx_uart.c **** 		}
 605:..//common/src/lpc17xx_uart.c **** 	}
 606:..//common/src/lpc17xx_uart.c **** 	// None blocking mode
 607:..//common/src/lpc17xx_uart.c **** 	else {
 608:..//common/src/lpc17xx_uart.c **** 		bRecv = 0;
 1291              		.loc 1 608 0
 1292 0086 4FF00003 		mov	r3, #0
 1293 008a 7B61     		str	r3, [r7, #20]
 609:..//common/src/lpc17xx_uart.c **** 		while (bToRecv) {
 1294              		.loc 1 609 0
 1295 008c 1CE0     		b	.L107
 1296              	.L109:
 610:..//common/src/lpc17xx_uart.c **** 			if (!(UARTx->LSR & UART_LSR_RDR)) {
 1297              		.loc 1 610 0
 1298 008e FB68     		ldr	r3, [r7, #12]
 1299 0090 1B7D     		ldrb	r3, [r3, #20]
 1300 0092 DBB2     		uxtb	r3, r3
 1301 0094 03F00103 		and	r3, r3, #1
 1302 0098 002B     		cmp	r3, #0
 1303 009a 1BD0     		beq	.L113
 1304              	.L108:
 611:..//common/src/lpc17xx_uart.c **** 				break;
 612:..//common/src/lpc17xx_uart.c **** 			} else {
 613:..//common/src/lpc17xx_uart.c **** 				(*pChar++) = UART_ReceiveByte(UARTx);
 1305              		.loc 1 613 0
 1306 009c F868     		ldr	r0, [r7, #12]
 1307 009e 40F20003 		movw	r3, #:lower16:UART_ReceiveByte
 1308 00a2 C0F20003 		movt	r3, #:upper16:UART_ReceiveByte
 1309 00a6 9847     		blx	r3
 1310 00a8 0346     		mov	r3, r0
 1311 00aa 1A46     		mov	r2, r3
 1312 00ac FB69     		ldr	r3, [r7, #28]
 1313 00ae 1A70     		strb	r2, [r3, #0]
 1314 00b0 FB69     		ldr	r3, [r7, #28]
 1315 00b2 03F10103 		add	r3, r3, #1
 1316 00b6 FB61     		str	r3, [r7, #28]
 614:..//common/src/lpc17xx_uart.c **** 				bRecv++;
 1317              		.loc 1 614 0
 1318 00b8 7B69     		ldr	r3, [r7, #20]
 1319 00ba 03F10103 		add	r3, r3, #1
 1320 00be 7B61     		str	r3, [r7, #20]
 615:..//common/src/lpc17xx_uart.c **** 				bToRecv--;
 1321              		.loc 1 615 0
 1322 00c0 3B69     		ldr	r3, [r7, #16]
 1323 00c2 03F1FF33 		add	r3, r3, #-1
 1324 00c6 3B61     		str	r3, [r7, #16]
 1325              	.L107:
 1326              		.loc 1 609 0
 1327 00c8 3B69     		ldr	r3, [r7, #16]
 1328 00ca 002B     		cmp	r3, #0
 1329 00cc DFD1     		bne	.L109
 1330 00ce 02E0     		b	.L106
 1331              	.L112:
 1332              		.loc 1 599 0
 1333 00d0 00BF     		nop
 1334 00d2 00E0     		b	.L106
 1335              	.L113:
 1336              		.loc 1 611 0
 1337 00d4 00BF     		nop
 1338              	.L106:
 616:..//common/src/lpc17xx_uart.c **** 			}
 617:..//common/src/lpc17xx_uart.c **** 		}
 618:..//common/src/lpc17xx_uart.c **** 	}
 619:..//common/src/lpc17xx_uart.c **** 	return bRecv;
 1339              		.loc 1 619 0
 1340 00d6 7B69     		ldr	r3, [r7, #20]
 620:..//common/src/lpc17xx_uart.c **** }
 1341              		.loc 1 620 0
 1342 00d8 1846     		mov	r0, r3
 1343 00da 07F12007 		add	r7, r7, #32
 1344 00de BD46     		mov	sp, r7
 1345 00e0 80BD     		pop	{r7, pc}
 1346              		.cfi_endproc
 1347              	.LFE36:
 1349 00e2 00BF     		.section	.text.UART_ForceBreak,"ax",%progbits
 1350              		.align	2
 1351              		.global	UART_ForceBreak
 1352              		.thumb
 1353              		.thumb_func
 1355              	UART_ForceBreak:
 1356              	.LFB37:
 621:..//common/src/lpc17xx_uart.c **** 
 622:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
 623:..//common/src/lpc17xx_uart.c ****  * @brief		Force BREAK character on UART line, output pin UARTx TXD is
 624:..//common/src/lpc17xx_uart.c **** 				forced to logic 0.
 625:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 626:..//common/src/lpc17xx_uart.c ****  *  			- LPC_UART0: UART0 peripheral
 627:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 628:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 629:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 630:..//common/src/lpc17xx_uart.c ****  * @return 		None
 631:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
 632:..//common/src/lpc17xx_uart.c **** void UART_ForceBreak(LPC_UART_TypeDef* UARTx)
 633:..//common/src/lpc17xx_uart.c **** {
 1357              		.loc 1 633 0
 1358              		.cfi_startproc
 1359              		@ args = 0, pretend = 0, frame = 8
 1360              		@ frame_needed = 1, uses_anonymous_args = 0
 1361              		@ link register save eliminated.
 1362 0000 80B4     		push	{r7}
 1363              	.LCFI24:
 1364              		.cfi_def_cfa_offset 4
 1365 0002 83B0     		sub	sp, sp, #12
 1366              	.LCFI25:
 1367              		.cfi_def_cfa_offset 16
 1368 0004 00AF     		add	r7, sp, #0
 1369              		.cfi_offset 7, -4
 1370              	.LCFI26:
 1371              		.cfi_def_cfa_register 7
 1372 0006 7860     		str	r0, [r7, #4]
 634:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UARTx(UARTx));
 635:..//common/src/lpc17xx_uart.c **** 
 636:..//common/src/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 1373              		.loc 1 636 0
 1374 0008 7A68     		ldr	r2, [r7, #4]
 1375 000a 40F20003 		movw	r3, #:lower16:1073807360
 1376 000e C4F20103 		movt	r3, #:upper16:1073807360
 1377 0012 9A42     		cmp	r2, r3
 1378 0014 08D1     		bne	.L115
 637:..//common/src/lpc17xx_uart.c **** 	{
 638:..//common/src/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->LCR |= UART_LCR_BREAK_EN;
 1379              		.loc 1 638 0
 1380 0016 7B68     		ldr	r3, [r7, #4]
 1381 0018 7A68     		ldr	r2, [r7, #4]
 1382 001a 127B     		ldrb	r2, [r2, #12]
 1383 001c D2B2     		uxtb	r2, r2
 1384 001e 42F04002 		orr	r2, r2, #64
 1385 0022 D2B2     		uxtb	r2, r2
 1386 0024 1A73     		strb	r2, [r3, #12]
 1387 0026 07E0     		b	.L117
 1388              	.L115:
 639:..//common/src/lpc17xx_uart.c **** 	}
 640:..//common/src/lpc17xx_uart.c **** 	else
 641:..//common/src/lpc17xx_uart.c **** 	{
 642:..//common/src/lpc17xx_uart.c **** 		UARTx->LCR |= UART_LCR_BREAK_EN;
 1389              		.loc 1 642 0
 1390 0028 7B68     		ldr	r3, [r7, #4]
 1391 002a 1B7B     		ldrb	r3, [r3, #12]
 1392 002c DBB2     		uxtb	r3, r3
 1393 002e 43F04003 		orr	r3, r3, #64
 1394 0032 DAB2     		uxtb	r2, r3
 1395 0034 7B68     		ldr	r3, [r7, #4]
 1396 0036 1A73     		strb	r2, [r3, #12]
 1397              	.L117:
 643:..//common/src/lpc17xx_uart.c **** 	}
 644:..//common/src/lpc17xx_uart.c **** }
 1398              		.loc 1 644 0
 1399 0038 07F10C07 		add	r7, r7, #12
 1400 003c BD46     		mov	sp, r7
 1401 003e 80BC     		pop	{r7}
 1402 0040 7047     		bx	lr
 1403              		.cfi_endproc
 1404              	.LFE37:
 1406 0042 00BF     		.section	.text.UART_IntConfig,"ax",%progbits
 1407              		.align	2
 1408              		.global	UART_IntConfig
 1409              		.thumb
 1410              		.thumb_func
 1412              	UART_IntConfig:
 1413              	.LFB38:
 645:..//common/src/lpc17xx_uart.c **** 
 646:..//common/src/lpc17xx_uart.c **** 
 647:..//common/src/lpc17xx_uart.c **** /********************************************************************//**
 648:..//common/src/lpc17xx_uart.c ****  * @brief 		Enable or disable specified UART interrupt.
 649:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be
 650:..//common/src/lpc17xx_uart.c ****  *  			- LPC_UART0: UART0 peripheral
 651:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 652:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 653:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 654:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTIntCfg	Specifies the interrupt flag,
 655:..//common/src/lpc17xx_uart.c ****  * 				should be one of the following:
 656:..//common/src/lpc17xx_uart.c **** 				- UART_INTCFG_RBR 	:  RBR Interrupt enable
 657:..//common/src/lpc17xx_uart.c **** 				- UART_INTCFG_THRE 	:  THR Interrupt enable
 658:..//common/src/lpc17xx_uart.c **** 				- UART_INTCFG_RLS 	:  RX line status interrupt enable
 659:..//common/src/lpc17xx_uart.c **** 				- UART1_INTCFG_MS	:  Modem status interrupt enable (UART1 only)
 660:..//common/src/lpc17xx_uart.c **** 				- UART1_INTCFG_CTS	:  CTS1 signal transition interrupt enable (UART1 only)
 661:..//common/src/lpc17xx_uart.c **** 				- UART_INTCFG_ABEO 	:  Enables the end of auto-baud interrupt
 662:..//common/src/lpc17xx_uart.c **** 				- UART_INTCFG_ABTO 	:  Enables the auto-baud time-out interrupt
 663:..//common/src/lpc17xx_uart.c ****  * @param[in]	NewState New state of specified UART interrupt type,
 664:..//common/src/lpc17xx_uart.c ****  * 				should be:
 665:..//common/src/lpc17xx_uart.c ****  * 				- ENALBE: Enable this UART interrupt type.
 666:..//common/src/lpc17xx_uart.c **** * 				- DISALBE: Disable this UART interrupt type.
 667:..//common/src/lpc17xx_uart.c ****  * @return 		None
 668:..//common/src/lpc17xx_uart.c ****  *********************************************************************/
 669:..//common/src/lpc17xx_uart.c **** void UART_IntConfig(LPC_UART_TypeDef *UARTx, UART_INT_Type UARTIntCfg, FunctionalState NewState)
 670:..//common/src/lpc17xx_uart.c **** {
 1414              		.loc 1 670 0
 1415              		.cfi_startproc
 1416              		@ args = 0, pretend = 0, frame = 16
 1417              		@ frame_needed = 1, uses_anonymous_args = 0
 1418              		@ link register save eliminated.
 1419 0000 80B4     		push	{r7}
 1420              	.LCFI27:
 1421              		.cfi_def_cfa_offset 4
 1422 0002 85B0     		sub	sp, sp, #20
 1423              	.LCFI28:
 1424              		.cfi_def_cfa_offset 24
 1425 0004 00AF     		add	r7, sp, #0
 1426              		.cfi_offset 7, -4
 1427              	.LCFI29:
 1428              		.cfi_def_cfa_register 7
 1429 0006 7860     		str	r0, [r7, #4]
 1430 0008 1346     		mov	r3, r2
 1431 000a 0A46     		mov	r2, r1
 1432 000c FA70     		strb	r2, [r7, #3]
 1433 000e BB70     		strb	r3, [r7, #2]
 671:..//common/src/lpc17xx_uart.c **** 	uint32_t tmp;
 672:..//common/src/lpc17xx_uart.c **** 
 673:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UARTx(UARTx));
 674:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 675:..//common/src/lpc17xx_uart.c **** 
 676:..//common/src/lpc17xx_uart.c **** 	switch(UARTIntCfg){
 1434              		.loc 1 676 0
 1435 0010 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1436 0012 062B     		cmp	r3, #6
 1437 0014 2BD8     		bhi	.L119
 1438 0016 01A2     		adr	r2, .L127
 1439 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1440              		.align	2
 1441              	.L127:
 1442 001c 39000000 		.word	.L120+1
 1443 0020 41000000 		.word	.L121+1
 1444 0024 49000000 		.word	.L122+1
 1445 0028 51000000 		.word	.L123+1
 1446 002c 59000000 		.word	.L124+1
 1447 0030 61000000 		.word	.L125+1
 1448 0034 69000000 		.word	.L126+1
 1449              	.L120:
 677:..//common/src/lpc17xx_uart.c **** 		case UART_INTCFG_RBR:
 678:..//common/src/lpc17xx_uart.c **** 			tmp = UART_IER_RBRINT_EN;
 1450              		.loc 1 678 0
 1451 0038 4FF00103 		mov	r3, #1
 1452 003c FB60     		str	r3, [r7, #12]
 679:..//common/src/lpc17xx_uart.c **** 			break;
 1453              		.loc 1 679 0
 1454 003e 16E0     		b	.L119
 1455              	.L121:
 680:..//common/src/lpc17xx_uart.c **** 		case UART_INTCFG_THRE:
 681:..//common/src/lpc17xx_uart.c **** 			tmp = UART_IER_THREINT_EN;
 1456              		.loc 1 681 0
 1457 0040 4FF00203 		mov	r3, #2
 1458 0044 FB60     		str	r3, [r7, #12]
 682:..//common/src/lpc17xx_uart.c **** 			break;
 1459              		.loc 1 682 0
 1460 0046 12E0     		b	.L119
 1461              	.L122:
 683:..//common/src/lpc17xx_uart.c **** 		case UART_INTCFG_RLS:
 684:..//common/src/lpc17xx_uart.c **** 			tmp = UART_IER_RLSINT_EN;
 1462              		.loc 1 684 0
 1463 0048 4FF00403 		mov	r3, #4
 1464 004c FB60     		str	r3, [r7, #12]
 685:..//common/src/lpc17xx_uart.c **** 			break;
 1465              		.loc 1 685 0
 1466 004e 0EE0     		b	.L119
 1467              	.L123:
 686:..//common/src/lpc17xx_uart.c **** 		case UART1_INTCFG_MS:
 687:..//common/src/lpc17xx_uart.c **** 			tmp = UART1_IER_MSINT_EN;
 1468              		.loc 1 687 0
 1469 0050 4FF00803 		mov	r3, #8
 1470 0054 FB60     		str	r3, [r7, #12]
 688:..//common/src/lpc17xx_uart.c **** 			break;
 1471              		.loc 1 688 0
 1472 0056 0AE0     		b	.L119
 1473              	.L124:
 689:..//common/src/lpc17xx_uart.c **** 		case UART1_INTCFG_CTS:
 690:..//common/src/lpc17xx_uart.c **** 			tmp = UART1_IER_CTSINT_EN;
 1474              		.loc 1 690 0
 1475 0058 4FF08003 		mov	r3, #128
 1476 005c FB60     		str	r3, [r7, #12]
 691:..//common/src/lpc17xx_uart.c **** 			break;
 1477              		.loc 1 691 0
 1478 005e 06E0     		b	.L119
 1479              	.L125:
 692:..//common/src/lpc17xx_uart.c **** 		case UART_INTCFG_ABEO:
 693:..//common/src/lpc17xx_uart.c **** 			tmp = UART_IER_ABEOINT_EN;
 1480              		.loc 1 693 0
 1481 0060 4FF48073 		mov	r3, #256
 1482 0064 FB60     		str	r3, [r7, #12]
 694:..//common/src/lpc17xx_uart.c **** 			break;
 1483              		.loc 1 694 0
 1484 0066 02E0     		b	.L119
 1485              	.L126:
 695:..//common/src/lpc17xx_uart.c **** 		case UART_INTCFG_ABTO:
 696:..//common/src/lpc17xx_uart.c **** 			tmp = UART_IER_ABTOINT_EN;
 1486              		.loc 1 696 0
 1487 0068 4FF40073 		mov	r3, #512
 1488 006c FB60     		str	r3, [r7, #12]
 1489              	.L119:
 697:..//common/src/lpc17xx_uart.c **** 			break;
 698:..//common/src/lpc17xx_uart.c **** 	}
 699:..//common/src/lpc17xx_uart.c **** 
 700:..//common/src/lpc17xx_uart.c **** 	if ((LPC_UART1_TypeDef *) UARTx == LPC_UART1)
 701:..//common/src/lpc17xx_uart.c **** 	{
 702:..//common/src/lpc17xx_uart.c **** 		// CHECK_PARAM((PARAM_UART_INTCFG(UARTIntCfg)) || (PARAM_UART1_INTCFG(UARTIntCfg)));
 703:..//common/src/lpc17xx_uart.c **** 	}
 704:..//common/src/lpc17xx_uart.c **** 	else
 705:..//common/src/lpc17xx_uart.c **** 	{
 706:..//common/src/lpc17xx_uart.c **** 		// CHECK_PARAM(PARAM_UART_INTCFG(UARTIntCfg));
 707:..//common/src/lpc17xx_uart.c **** 	}
 708:..//common/src/lpc17xx_uart.c **** 
 709:..//common/src/lpc17xx_uart.c **** 	if (NewState == ENABLE)
 1490              		.loc 1 709 0
 1491 006e BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 1492 0070 012B     		cmp	r3, #1
 1493 0072 16D1     		bne	.L128
 710:..//common/src/lpc17xx_uart.c **** 	{
 711:..//common/src/lpc17xx_uart.c **** 		if ((LPC_UART1_TypeDef *) UARTx == LPC_UART1)
 1494              		.loc 1 711 0
 1495 0074 7A68     		ldr	r2, [r7, #4]
 1496 0076 40F20003 		movw	r3, #:lower16:1073807360
 1497 007a C4F20103 		movt	r3, #:upper16:1073807360
 1498 007e 9A42     		cmp	r2, r3
 1499 0080 07D1     		bne	.L129
 712:..//common/src/lpc17xx_uart.c **** 		{
 713:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->/*DLIER.*/IER |= tmp;
 1500              		.loc 1 713 0
 1501 0082 7B68     		ldr	r3, [r7, #4]
 1502 0084 7A68     		ldr	r2, [r7, #4]
 1503 0086 5168     		ldr	r1, [r2, #4]
 1504 0088 FA68     		ldr	r2, [r7, #12]
 1505 008a 41EA0202 		orr	r2, r1, r2
 1506 008e 5A60     		str	r2, [r3, #4]
 714:..//common/src/lpc17xx_uart.c **** 		}
 715:..//common/src/lpc17xx_uart.c **** 		else
 716:..//common/src/lpc17xx_uart.c **** 		{
 717:..//common/src/lpc17xx_uart.c **** 			UARTx->/*DLIER.*/IER |= tmp;
 1507              		.loc 1 717 0
 1508 0090 2DE0     		b	.L133
 1509              	.L129:
 1510 0092 7B68     		ldr	r3, [r7, #4]
 1511 0094 5A68     		ldr	r2, [r3, #4]
 1512 0096 FB68     		ldr	r3, [r7, #12]
 1513 0098 42EA0302 		orr	r2, r2, r3
 1514 009c 7B68     		ldr	r3, [r7, #4]
 1515 009e 5A60     		str	r2, [r3, #4]
 1516 00a0 25E0     		b	.L133
 1517              	.L128:
 718:..//common/src/lpc17xx_uart.c **** 		}
 719:..//common/src/lpc17xx_uart.c **** 	}
 720:..//common/src/lpc17xx_uart.c **** 	else
 721:..//common/src/lpc17xx_uart.c **** 	{
 722:..//common/src/lpc17xx_uart.c **** 		if ((LPC_UART1_TypeDef *) UARTx == LPC_UART1)
 1518              		.loc 1 722 0
 1519 00a2 7A68     		ldr	r2, [r7, #4]
 1520 00a4 40F20003 		movw	r3, #:lower16:1073807360
 1521 00a8 C4F20103 		movt	r3, #:upper16:1073807360
 1522 00ac 9A42     		cmp	r2, r3
 1523 00ae 0FD1     		bne	.L132
 723:..//common/src/lpc17xx_uart.c **** 		{
 724:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->/*DLIER.*/IER &= (~tmp) & UART1_IER_BITMASK;
 1524              		.loc 1 724 0
 1525 00b0 7A68     		ldr	r2, [r7, #4]
 1526 00b2 7B68     		ldr	r3, [r7, #4]
 1527 00b4 5968     		ldr	r1, [r3, #4]
 1528 00b6 FB68     		ldr	r3, [r7, #12]
 1529 00b8 6FEA0303 		mvn	r3, r3
 1530 00bc 01EA0301 		and	r1, r1, r3
 1531 00c0 40F28F33 		movw	r3, #:lower16:911
 1532 00c4 C0F20003 		movt	r3, #:upper16:911
 1533 00c8 01EA0303 		and	r3, r1, r3
 1534 00cc 5360     		str	r3, [r2, #4]
 1535 00ce 0EE0     		b	.L133
 1536              	.L132:
 725:..//common/src/lpc17xx_uart.c **** 		}
 726:..//common/src/lpc17xx_uart.c **** 		else
 727:..//common/src/lpc17xx_uart.c **** 		{
 728:..//common/src/lpc17xx_uart.c **** 			UARTx->/*DLIER.*/IER &= (~tmp) & UART_IER_BITMASK;
 1537              		.loc 1 728 0
 1538 00d0 7B68     		ldr	r3, [r7, #4]
 1539 00d2 5A68     		ldr	r2, [r3, #4]
 1540 00d4 FB68     		ldr	r3, [r7, #12]
 1541 00d6 6FEA0303 		mvn	r3, r3
 1542 00da 02EA0302 		and	r2, r2, r3
 1543 00de 40F20733 		movw	r3, #:lower16:775
 1544 00e2 C0F20003 		movt	r3, #:upper16:775
 1545 00e6 02EA0303 		and	r3, r2, r3
 1546 00ea 7A68     		ldr	r2, [r7, #4]
 1547 00ec 5360     		str	r3, [r2, #4]
 1548              	.L133:
 729:..//common/src/lpc17xx_uart.c **** 		}
 730:..//common/src/lpc17xx_uart.c **** 	}
 731:..//common/src/lpc17xx_uart.c **** }
 1549              		.loc 1 731 0
 1550 00ee 07F11407 		add	r7, r7, #20
 1551 00f2 BD46     		mov	sp, r7
 1552 00f4 80BC     		pop	{r7}
 1553 00f6 7047     		bx	lr
 1554              		.cfi_endproc
 1555              	.LFE38:
 1557              		.section	.text.UART_GetLineStatus,"ax",%progbits
 1558              		.align	2
 1559              		.global	UART_GetLineStatus
 1560              		.thumb
 1561              		.thumb_func
 1563              	UART_GetLineStatus:
 1564              	.LFB39:
 732:..//common/src/lpc17xx_uart.c **** 
 733:..//common/src/lpc17xx_uart.c **** 
 734:..//common/src/lpc17xx_uart.c **** /********************************************************************//**
 735:..//common/src/lpc17xx_uart.c ****  * @brief 		Get current value of Line Status register in UART peripheral.
 736:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 737:..//common/src/lpc17xx_uart.c ****  *  			- LPC_UART0: UART0 peripheral
 738:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 739:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 740:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 741:..//common/src/lpc17xx_uart.c ****  * @return		Current value of Line Status register in UART peripheral.
 742:..//common/src/lpc17xx_uart.c ****  * Note:	The return value of this function must be ANDed with each member in
 743:..//common/src/lpc17xx_uart.c ****  * 			UART_LS_Type enumeration to determine current flag status
 744:..//common/src/lpc17xx_uart.c ****  * 			corresponding to each Line status type. Because some flags in
 745:..//common/src/lpc17xx_uart.c ****  * 			Line Status register will be cleared after reading, the next reading
 746:..//common/src/lpc17xx_uart.c ****  * 			Line Status register could not be correct. So this function used to
 747:..//common/src/lpc17xx_uart.c ****  * 			read Line status register in one time only, then the return value
 748:..//common/src/lpc17xx_uart.c ****  * 			used to check all flags.
 749:..//common/src/lpc17xx_uart.c ****  *********************************************************************/
 750:..//common/src/lpc17xx_uart.c **** uint8_t UART_GetLineStatus(LPC_UART_TypeDef* UARTx)
 751:..//common/src/lpc17xx_uart.c **** {
 1565              		.loc 1 751 0
 1566              		.cfi_startproc
 1567              		@ args = 0, pretend = 0, frame = 8
 1568              		@ frame_needed = 1, uses_anonymous_args = 0
 1569              		@ link register save eliminated.
 1570 0000 80B4     		push	{r7}
 1571              	.LCFI30:
 1572              		.cfi_def_cfa_offset 4
 1573 0002 83B0     		sub	sp, sp, #12
 1574              	.LCFI31:
 1575              		.cfi_def_cfa_offset 16
 1576 0004 00AF     		add	r7, sp, #0
 1577              		.cfi_offset 7, -4
 1578              	.LCFI32:
 1579              		.cfi_def_cfa_register 7
 1580 0006 7860     		str	r0, [r7, #4]
 752:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UARTx(UARTx));
 753:..//common/src/lpc17xx_uart.c **** 
 754:..//common/src/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 1581              		.loc 1 754 0
 1582 0008 7A68     		ldr	r2, [r7, #4]
 1583 000a 40F20003 		movw	r3, #:lower16:1073807360
 1584 000e C4F20103 		movt	r3, #:upper16:1073807360
 1585 0012 9A42     		cmp	r2, r3
 1586 0014 06D1     		bne	.L135
 755:..//common/src/lpc17xx_uart.c **** 	{
 756:..//common/src/lpc17xx_uart.c **** 		return ((((LPC_UART1_TypeDef *)LPC_UART1)->LSR) & UART_LSR_BITMASK);
 1587              		.loc 1 756 0
 1588 0016 40F20003 		movw	r3, #:lower16:1073807360
 1589 001a C4F20103 		movt	r3, #:upper16:1073807360
 1590 001e 1B7D     		ldrb	r3, [r3, #20]
 1591 0020 DBB2     		uxtb	r3, r3
 1592 0022 02E0     		b	.L136
 1593              	.L135:
 757:..//common/src/lpc17xx_uart.c **** 	}
 758:..//common/src/lpc17xx_uart.c **** 	else
 759:..//common/src/lpc17xx_uart.c **** 	{
 760:..//common/src/lpc17xx_uart.c **** 		return ((UARTx->LSR) & UART_LSR_BITMASK);
 1594              		.loc 1 760 0
 1595 0024 7B68     		ldr	r3, [r7, #4]
 1596 0026 1B7D     		ldrb	r3, [r3, #20]
 1597 0028 DBB2     		uxtb	r3, r3
 1598              	.L136:
 761:..//common/src/lpc17xx_uart.c **** 	}
 762:..//common/src/lpc17xx_uart.c **** }
 1599              		.loc 1 762 0
 1600 002a 1846     		mov	r0, r3
 1601 002c 07F10C07 		add	r7, r7, #12
 1602 0030 BD46     		mov	sp, r7
 1603 0032 80BC     		pop	{r7}
 1604 0034 7047     		bx	lr
 1605              		.cfi_endproc
 1606              	.LFE39:
 1608 0036 00BF     		.section	.text.UART_GetIntId,"ax",%progbits
 1609              		.align	2
 1610              		.global	UART_GetIntId
 1611              		.thumb
 1612              		.thumb_func
 1614              	UART_GetIntId:
 1615              	.LFB40:
 763:..//common/src/lpc17xx_uart.c **** 
 764:..//common/src/lpc17xx_uart.c **** /********************************************************************//**
 765:..//common/src/lpc17xx_uart.c ****  * @brief 		Get Interrupt Identification value
 766:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 767:..//common/src/lpc17xx_uart.c ****  *  			- LPC_UART0: UART0 peripheral
 768:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 769:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 770:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 771:..//common/src/lpc17xx_uart.c ****  * @return		Current value of UART UIIR register in UART peripheral.
 772:..//common/src/lpc17xx_uart.c ****  *********************************************************************/
 773:..//common/src/lpc17xx_uart.c **** uint32_t UART_GetIntId(LPC_UART_TypeDef* UARTx)
 774:..//common/src/lpc17xx_uart.c **** {
 1616              		.loc 1 774 0
 1617              		.cfi_startproc
 1618              		@ args = 0, pretend = 0, frame = 8
 1619              		@ frame_needed = 1, uses_anonymous_args = 0
 1620              		@ link register save eliminated.
 1621 0000 80B4     		push	{r7}
 1622              	.LCFI33:
 1623              		.cfi_def_cfa_offset 4
 1624 0002 83B0     		sub	sp, sp, #12
 1625              	.LCFI34:
 1626              		.cfi_def_cfa_offset 16
 1627 0004 00AF     		add	r7, sp, #0
 1628              		.cfi_offset 7, -4
 1629              	.LCFI35:
 1630              		.cfi_def_cfa_register 7
 1631 0006 7860     		str	r0, [r7, #4]
 775:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UARTx(UARTx));
 776:..//common/src/lpc17xx_uart.c **** 	return (UARTx->IIR & 0x03CF);
 1632              		.loc 1 776 0
 1633 0008 7B68     		ldr	r3, [r7, #4]
 1634 000a 9A68     		ldr	r2, [r3, #8]
 1635 000c 40F2CF33 		movw	r3, #:lower16:975
 1636 0010 C0F20003 		movt	r3, #:upper16:975
 1637 0014 02EA0303 		and	r3, r2, r3
 777:..//common/src/lpc17xx_uart.c **** }
 1638              		.loc 1 777 0
 1639 0018 1846     		mov	r0, r3
 1640 001a 07F10C07 		add	r7, r7, #12
 1641 001e BD46     		mov	sp, r7
 1642 0020 80BC     		pop	{r7}
 1643 0022 7047     		bx	lr
 1644              		.cfi_endproc
 1645              	.LFE40:
 1647              		.section	.text.UART_CheckBusy,"ax",%progbits
 1648              		.align	2
 1649              		.global	UART_CheckBusy
 1650              		.thumb
 1651              		.thumb_func
 1653              	UART_CheckBusy:
 1654              	.LFB41:
 778:..//common/src/lpc17xx_uart.c **** 
 779:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
 780:..//common/src/lpc17xx_uart.c ****  * @brief		Check whether if UART is busy or not
 781:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 782:..//common/src/lpc17xx_uart.c ****  *  			- LPC_UART0: UART0 peripheral
 783:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 784:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 785:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 786:..//common/src/lpc17xx_uart.c ****  * @return		RESET if UART is not busy, otherwise return SET.
 787:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
 788:..//common/src/lpc17xx_uart.c **** FlagStatus UART_CheckBusy(LPC_UART_TypeDef *UARTx)
 789:..//common/src/lpc17xx_uart.c **** {
 1655              		.loc 1 789 0
 1656              		.cfi_startproc
 1657              		@ args = 0, pretend = 0, frame = 8
 1658              		@ frame_needed = 1, uses_anonymous_args = 0
 1659              		@ link register save eliminated.
 1660 0000 80B4     		push	{r7}
 1661              	.LCFI36:
 1662              		.cfi_def_cfa_offset 4
 1663 0002 83B0     		sub	sp, sp, #12
 1664              	.LCFI37:
 1665              		.cfi_def_cfa_offset 16
 1666 0004 00AF     		add	r7, sp, #0
 1667              		.cfi_offset 7, -4
 1668              	.LCFI38:
 1669              		.cfi_def_cfa_register 7
 1670 0006 7860     		str	r0, [r7, #4]
 790:..//common/src/lpc17xx_uart.c **** 	if (UARTx->LSR & UART_LSR_TEMT){
 1671              		.loc 1 790 0
 1672 0008 7B68     		ldr	r3, [r7, #4]
 1673 000a 1B7D     		ldrb	r3, [r3, #20]
 1674 000c DBB2     		uxtb	r3, r3
 1675 000e 03F04003 		and	r3, r3, #64
 1676 0012 002B     		cmp	r3, #0
 1677 0014 02D0     		beq	.L141
 791:..//common/src/lpc17xx_uart.c **** 		return RESET;
 1678              		.loc 1 791 0
 1679 0016 4FF00003 		mov	r3, #0
 1680 001a 01E0     		b	.L142
 1681              	.L141:
 792:..//common/src/lpc17xx_uart.c **** 	} else {
 793:..//common/src/lpc17xx_uart.c **** 		return SET;
 1682              		.loc 1 793 0
 1683 001c 4FF00103 		mov	r3, #1
 1684              	.L142:
 794:..//common/src/lpc17xx_uart.c **** 	}
 795:..//common/src/lpc17xx_uart.c **** }
 1685              		.loc 1 795 0
 1686 0020 1846     		mov	r0, r3
 1687 0022 07F10C07 		add	r7, r7, #12
 1688 0026 BD46     		mov	sp, r7
 1689 0028 80BC     		pop	{r7}
 1690 002a 7047     		bx	lr
 1691              		.cfi_endproc
 1692              	.LFE41:
 1694              		.section	.text.UART_FIFOConfig,"ax",%progbits
 1695              		.align	2
 1696              		.global	UART_FIFOConfig
 1697              		.thumb
 1698              		.thumb_func
 1700              	UART_FIFOConfig:
 1701              	.LFB42:
 796:..//common/src/lpc17xx_uart.c **** 
 797:..//common/src/lpc17xx_uart.c **** 
 798:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
 799:..//common/src/lpc17xx_uart.c ****  * @brief		Configure FIFO function on selected UART peripheral
 800:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 801:..//common/src/lpc17xx_uart.c ****  *  			- LPC_UART0: UART0 peripheral
 802:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 803:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 804:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 805:..//common/src/lpc17xx_uart.c ****  * @param[in]	FIFOCfg	Pointer to a UART_FIFO_CFG_Type Structure that
 806:..//common/src/lpc17xx_uart.c ****  * 						contains specified information about FIFO configuration
 807:..//common/src/lpc17xx_uart.c ****  * @return 		none
 808:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
 809:..//common/src/lpc17xx_uart.c **** void UART_FIFOConfig(LPC_UART_TypeDef *UARTx, UART_FIFO_CFG_Type *FIFOCfg)
 810:..//common/src/lpc17xx_uart.c **** {
 1702              		.loc 1 810 0
 1703              		.cfi_startproc
 1704              		@ args = 0, pretend = 0, frame = 16
 1705              		@ frame_needed = 1, uses_anonymous_args = 0
 1706              		@ link register save eliminated.
 1707 0000 80B4     		push	{r7}
 1708              	.LCFI39:
 1709              		.cfi_def_cfa_offset 4
 1710 0002 85B0     		sub	sp, sp, #20
 1711              	.LCFI40:
 1712              		.cfi_def_cfa_offset 24
 1713 0004 00AF     		add	r7, sp, #0
 1714              		.cfi_offset 7, -4
 1715              	.LCFI41:
 1716              		.cfi_def_cfa_register 7
 1717 0006 7860     		str	r0, [r7, #4]
 1718 0008 3960     		str	r1, [r7, #0]
 811:..//common/src/lpc17xx_uart.c **** 	uint8_t tmp = 0;
 1719              		.loc 1 811 0
 1720 000a 4FF00003 		mov	r3, #0
 1721 000e FB73     		strb	r3, [r7, #15]
 812:..//common/src/lpc17xx_uart.c **** 
 813:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UARTx(UARTx));
 814:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART_FIFO_LEVEL(FIFOCfg->FIFO_Level));
 815:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_FUNCTIONALSTATE(FIFOCfg->FIFO_DMAMode));
 816:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_FUNCTIONALSTATE(FIFOCfg->FIFO_ResetRxBuf));
 817:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_FUNCTIONALSTATE(FIFOCfg->FIFO_ResetTxBuf));
 818:..//common/src/lpc17xx_uart.c **** 
 819:..//common/src/lpc17xx_uart.c **** 	tmp |= UART_FCR_FIFO_EN;
 1722              		.loc 1 819 0
 1723 0010 FB7B     		ldrb	r3, [r7, #15]
 1724 0012 43F00103 		orr	r3, r3, #1
 1725 0016 FB73     		strb	r3, [r7, #15]
 820:..//common/src/lpc17xx_uart.c **** 	switch (FIFOCfg->FIFO_Level){
 1726              		.loc 1 820 0
 1727 0018 3B68     		ldr	r3, [r7, #0]
 1728 001a DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1729 001c 012B     		cmp	r3, #1
 1730 001e 04D0     		beq	.L147
 1731 0020 022B     		cmp	r3, #2
 1732 0022 07D0     		beq	.L148
 1733 0024 002B     		cmp	r3, #0
 1734 0026 13D0     		beq	.L157
 1735 0028 0BE0     		b	.L156
 1736              	.L147:
 821:..//common/src/lpc17xx_uart.c **** 	case UART_FIFO_TRGLEV0:
 822:..//common/src/lpc17xx_uart.c **** 		tmp |= UART_FCR_TRG_LEV0;
 823:..//common/src/lpc17xx_uart.c **** 		break;
 824:..//common/src/lpc17xx_uart.c **** 	case UART_FIFO_TRGLEV1:
 825:..//common/src/lpc17xx_uart.c **** 		tmp |= UART_FCR_TRG_LEV1;
 1737              		.loc 1 825 0
 1738 002a FB7B     		ldrb	r3, [r7, #15]
 1739 002c 43F04003 		orr	r3, r3, #64
 1740 0030 FB73     		strb	r3, [r7, #15]
 826:..//common/src/lpc17xx_uart.c **** 		break;
 1741              		.loc 1 826 0
 1742 0032 0EE0     		b	.L149
 1743              	.L148:
 827:..//common/src/lpc17xx_uart.c **** 	case UART_FIFO_TRGLEV2:
 828:..//common/src/lpc17xx_uart.c **** 		tmp |= UART_FCR_TRG_LEV2;
 1744              		.loc 1 828 0
 1745 0034 FB7B     		ldrb	r3, [r7, #15]
 1746 0036 6FEA4363 		mvn	r3, r3, lsl #25
 1747 003a 6FEA5363 		mvn	r3, r3, lsr #25
 1748 003e FB73     		strb	r3, [r7, #15]
 829:..//common/src/lpc17xx_uart.c **** 		break;
 1749              		.loc 1 829 0
 1750 0040 07E0     		b	.L149
 1751              	.L156:
 830:..//common/src/lpc17xx_uart.c **** 	case UART_FIFO_TRGLEV3:
 831:..//common/src/lpc17xx_uart.c **** 	default:
 832:..//common/src/lpc17xx_uart.c **** 		tmp |= UART_FCR_TRG_LEV3;
 1752              		.loc 1 832 0
 1753 0042 FB7B     		ldrb	r3, [r7, #15]
 1754 0044 6FEA8363 		mvn	r3, r3, lsl #26
 1755 0048 6FEA9363 		mvn	r3, r3, lsr #26
 1756 004c FB73     		strb	r3, [r7, #15]
 1757 004e 00E0     		b	.L149
 1758              	.L157:
 1759              		.loc 1 823 0
 1760 0050 00BF     		nop
 1761              	.L149:
 833:..//common/src/lpc17xx_uart.c **** 		break;
 834:..//common/src/lpc17xx_uart.c **** 	}
 835:..//common/src/lpc17xx_uart.c **** 
 836:..//common/src/lpc17xx_uart.c **** 	if (FIFOCfg->FIFO_ResetTxBuf == ENABLE)
 1762              		.loc 1 836 0
 1763 0052 3B68     		ldr	r3, [r7, #0]
 1764 0054 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1765 0056 012B     		cmp	r3, #1
 1766 0058 03D1     		bne	.L150
 837:..//common/src/lpc17xx_uart.c **** 	{
 838:..//common/src/lpc17xx_uart.c **** 		tmp |= UART_FCR_TX_RS;
 1767              		.loc 1 838 0
 1768 005a FB7B     		ldrb	r3, [r7, #15]
 1769 005c 43F00403 		orr	r3, r3, #4
 1770 0060 FB73     		strb	r3, [r7, #15]
 1771              	.L150:
 839:..//common/src/lpc17xx_uart.c **** 	}
 840:..//common/src/lpc17xx_uart.c **** 	if (FIFOCfg->FIFO_ResetRxBuf == ENABLE)
 1772              		.loc 1 840 0
 1773 0062 3B68     		ldr	r3, [r7, #0]
 1774 0064 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1775 0066 012B     		cmp	r3, #1
 1776 0068 03D1     		bne	.L151
 841:..//common/src/lpc17xx_uart.c **** 	{
 842:..//common/src/lpc17xx_uart.c **** 		tmp |= UART_FCR_RX_RS;
 1777              		.loc 1 842 0
 1778 006a FB7B     		ldrb	r3, [r7, #15]
 1779 006c 43F00203 		orr	r3, r3, #2
 1780 0070 FB73     		strb	r3, [r7, #15]
 1781              	.L151:
 843:..//common/src/lpc17xx_uart.c **** 	}
 844:..//common/src/lpc17xx_uart.c **** 	if (FIFOCfg->FIFO_DMAMode == ENABLE)
 1782              		.loc 1 844 0
 1783 0072 3B68     		ldr	r3, [r7, #0]
 1784 0074 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1785 0076 012B     		cmp	r3, #1
 1786 0078 03D1     		bne	.L152
 845:..//common/src/lpc17xx_uart.c **** 	{
 846:..//common/src/lpc17xx_uart.c **** 		tmp |= UART_FCR_DMAMODE_SEL;
 1787              		.loc 1 846 0
 1788 007a FB7B     		ldrb	r3, [r7, #15]
 1789 007c 43F00803 		orr	r3, r3, #8
 1790 0080 FB73     		strb	r3, [r7, #15]
 1791              	.L152:
 847:..//common/src/lpc17xx_uart.c **** 	}
 848:..//common/src/lpc17xx_uart.c **** 
 849:..//common/src/lpc17xx_uart.c **** 
 850:..//common/src/lpc17xx_uart.c **** 	//write to FIFO control register
 851:..//common/src/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 1792              		.loc 1 851 0
 1793 0082 7A68     		ldr	r2, [r7, #4]
 1794 0084 40F20003 		movw	r3, #:lower16:1073807360
 1795 0088 C4F20103 		movt	r3, #:upper16:1073807360
 1796 008c 9A42     		cmp	r2, r3
 1797 008e 05D1     		bne	.L153
 852:..//common/src/lpc17xx_uart.c **** 	{
 853:..//common/src/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->/*IIFCR.*/FCR = tmp & UART_FCR_BITMASK;
 1798              		.loc 1 853 0
 1799 0090 7A68     		ldr	r2, [r7, #4]
 1800 0092 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1801 0094 03F0CF03 		and	r3, r3, #207
 1802 0098 1372     		strb	r3, [r2, #8]
 1803 009a 04E0     		b	.L155
 1804              	.L153:
 854:..//common/src/lpc17xx_uart.c **** 	}
 855:..//common/src/lpc17xx_uart.c **** 	else
 856:..//common/src/lpc17xx_uart.c **** 	{
 857:..//common/src/lpc17xx_uart.c **** 		UARTx->/*IIFCR.*/FCR = tmp & UART_FCR_BITMASK;
 1805              		.loc 1 857 0
 1806 009c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1807 009e 03F0CF03 		and	r3, r3, #207
 1808 00a2 7A68     		ldr	r2, [r7, #4]
 1809 00a4 1372     		strb	r3, [r2, #8]
 1810              	.L155:
 858:..//common/src/lpc17xx_uart.c **** 	}
 859:..//common/src/lpc17xx_uart.c **** }
 1811              		.loc 1 859 0
 1812 00a6 07F11407 		add	r7, r7, #20
 1813 00aa BD46     		mov	sp, r7
 1814 00ac 80BC     		pop	{r7}
 1815 00ae 7047     		bx	lr
 1816              		.cfi_endproc
 1817              	.LFE42:
 1819              		.section	.text.UART_FIFOConfigStructInit,"ax",%progbits
 1820              		.align	2
 1821              		.global	UART_FIFOConfigStructInit
 1822              		.thumb
 1823              		.thumb_func
 1825              	UART_FIFOConfigStructInit:
 1826              	.LFB43:
 860:..//common/src/lpc17xx_uart.c **** 
 861:..//common/src/lpc17xx_uart.c **** /*****************************************************************************//**
 862:..//common/src/lpc17xx_uart.c **** * @brief		Fills each UART_FIFOInitStruct member with its default value:
 863:..//common/src/lpc17xx_uart.c **** * 				- FIFO_DMAMode = DISABLE
 864:..//common/src/lpc17xx_uart.c **** * 				- FIFO_Level = UART_FIFO_TRGLEV0
 865:..//common/src/lpc17xx_uart.c **** * 				- FIFO_ResetRxBuf = ENABLE
 866:..//common/src/lpc17xx_uart.c **** * 				- FIFO_ResetTxBuf = ENABLE
 867:..//common/src/lpc17xx_uart.c **** * 				- FIFO_State = ENABLE
 868:..//common/src/lpc17xx_uart.c **** 
 869:..//common/src/lpc17xx_uart.c **** * @param[in]	UART_FIFOInitStruct Pointer to a UART_FIFO_CFG_Type structure
 870:..//common/src/lpc17xx_uart.c **** *                    which will be initialized.
 871:..//common/src/lpc17xx_uart.c **** * @return		None
 872:..//common/src/lpc17xx_uart.c **** *******************************************************************************/
 873:..//common/src/lpc17xx_uart.c **** void UART_FIFOConfigStructInit(UART_FIFO_CFG_Type *UART_FIFOInitStruct)
 874:..//common/src/lpc17xx_uart.c **** {
 1827              		.loc 1 874 0
 1828              		.cfi_startproc
 1829              		@ args = 0, pretend = 0, frame = 8
 1830              		@ frame_needed = 1, uses_anonymous_args = 0
 1831              		@ link register save eliminated.
 1832 0000 80B4     		push	{r7}
 1833              	.LCFI42:
 1834              		.cfi_def_cfa_offset 4
 1835 0002 83B0     		sub	sp, sp, #12
 1836              	.LCFI43:
 1837              		.cfi_def_cfa_offset 16
 1838 0004 00AF     		add	r7, sp, #0
 1839              		.cfi_offset 7, -4
 1840              	.LCFI44:
 1841              		.cfi_def_cfa_register 7
 1842 0006 7860     		str	r0, [r7, #4]
 875:..//common/src/lpc17xx_uart.c **** 	UART_FIFOInitStruct->FIFO_DMAMode = DISABLE;
 1843              		.loc 1 875 0
 1844 0008 7B68     		ldr	r3, [r7, #4]
 1845 000a 4FF00002 		mov	r2, #0
 1846 000e 9A70     		strb	r2, [r3, #2]
 876:..//common/src/lpc17xx_uart.c **** 	UART_FIFOInitStruct->FIFO_Level = UART_FIFO_TRGLEV0;
 1847              		.loc 1 876 0
 1848 0010 7B68     		ldr	r3, [r7, #4]
 1849 0012 4FF00002 		mov	r2, #0
 1850 0016 DA70     		strb	r2, [r3, #3]
 877:..//common/src/lpc17xx_uart.c **** 	UART_FIFOInitStruct->FIFO_ResetRxBuf = ENABLE;
 1851              		.loc 1 877 0
 1852 0018 7B68     		ldr	r3, [r7, #4]
 1853 001a 4FF00102 		mov	r2, #1
 1854 001e 1A70     		strb	r2, [r3, #0]
 878:..//common/src/lpc17xx_uart.c **** 	UART_FIFOInitStruct->FIFO_ResetTxBuf = ENABLE;
 1855              		.loc 1 878 0
 1856 0020 7B68     		ldr	r3, [r7, #4]
 1857 0022 4FF00102 		mov	r2, #1
 1858 0026 5A70     		strb	r2, [r3, #1]
 879:..//common/src/lpc17xx_uart.c **** }
 1859              		.loc 1 879 0
 1860 0028 07F10C07 		add	r7, r7, #12
 1861 002c BD46     		mov	sp, r7
 1862 002e 80BC     		pop	{r7}
 1863 0030 7047     		bx	lr
 1864              		.cfi_endproc
 1865              	.LFE43:
 1867 0032 00BF     		.section	.text.UART_ABCmd,"ax",%progbits
 1868              		.align	2
 1869              		.global	UART_ABCmd
 1870              		.thumb
 1871              		.thumb_func
 1873              	UART_ABCmd:
 1874              	.LFB44:
 880:..//common/src/lpc17xx_uart.c **** 
 881:..//common/src/lpc17xx_uart.c **** 
 882:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
 883:..//common/src/lpc17xx_uart.c ****  * @brief		Start/Stop Auto Baudrate activity
 884:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be
 885:..//common/src/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 886:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 887:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 888:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 889:..//common/src/lpc17xx_uart.c ****  * @param[in]	ABConfigStruct	A pointer to UART_AB_CFG_Type structure that
 890:..//common/src/lpc17xx_uart.c ****  * 								contains specified information about UART
 891:..//common/src/lpc17xx_uart.c ****  * 								auto baudrate configuration
 892:..//common/src/lpc17xx_uart.c ****  * @param[in]	NewState New State of Auto baudrate activity, should be:
 893:..//common/src/lpc17xx_uart.c ****  * 				- ENABLE: Start this activity
 894:..//common/src/lpc17xx_uart.c ****  *				- DISABLE: Stop this activity
 895:..//common/src/lpc17xx_uart.c ****  * Note:		Auto-baudrate mode enable bit will be cleared once this mode
 896:..//common/src/lpc17xx_uart.c ****  * 				completed.
 897:..//common/src/lpc17xx_uart.c ****  * @return 		none
 898:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
 899:..//common/src/lpc17xx_uart.c **** void UART_ABCmd(LPC_UART_TypeDef *UARTx, UART_AB_CFG_Type *ABConfigStruct, \
 900:..//common/src/lpc17xx_uart.c **** 				FunctionalState NewState)
 901:..//common/src/lpc17xx_uart.c **** {
 1875              		.loc 1 901 0
 1876              		.cfi_startproc
 1877              		@ args = 0, pretend = 0, frame = 24
 1878              		@ frame_needed = 1, uses_anonymous_args = 0
 1879              		@ link register save eliminated.
 1880 0000 80B4     		push	{r7}
 1881              	.LCFI45:
 1882              		.cfi_def_cfa_offset 4
 1883 0002 87B0     		sub	sp, sp, #28
 1884              	.LCFI46:
 1885              		.cfi_def_cfa_offset 32
 1886 0004 00AF     		add	r7, sp, #0
 1887              		.cfi_offset 7, -4
 1888              	.LCFI47:
 1889              		.cfi_def_cfa_register 7
 1890 0006 F860     		str	r0, [r7, #12]
 1891 0008 B960     		str	r1, [r7, #8]
 1892 000a 1346     		mov	r3, r2
 1893 000c FB71     		strb	r3, [r7, #7]
 902:..//common/src/lpc17xx_uart.c **** 	uint32_t tmp;
 903:..//common/src/lpc17xx_uart.c **** 
 904:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UARTx(UARTx));
 905:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 906:..//common/src/lpc17xx_uart.c **** 
 907:..//common/src/lpc17xx_uart.c **** 	tmp = 0;
 1894              		.loc 1 907 0
 1895 000e 4FF00003 		mov	r3, #0
 1896 0012 7B61     		str	r3, [r7, #20]
 908:..//common/src/lpc17xx_uart.c **** 	if (NewState == ENABLE) {
 1897              		.loc 1 908 0
 1898 0014 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1899 0016 012B     		cmp	r3, #1
 1900 0018 0FD1     		bne	.L161
 909:..//common/src/lpc17xx_uart.c **** 		if (ABConfigStruct->ABMode == UART_AUTOBAUD_MODE1){
 1901              		.loc 1 909 0
 1902 001a BB68     		ldr	r3, [r7, #8]
 1903 001c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1904 001e 012B     		cmp	r3, #1
 1905 0020 03D1     		bne	.L162
 910:..//common/src/lpc17xx_uart.c **** 			tmp |= UART_ACR_MODE;
 1906              		.loc 1 910 0
 1907 0022 7B69     		ldr	r3, [r7, #20]
 1908 0024 43F00203 		orr	r3, r3, #2
 1909 0028 7B61     		str	r3, [r7, #20]
 1910              	.L162:
 911:..//common/src/lpc17xx_uart.c **** 		}
 912:..//common/src/lpc17xx_uart.c **** 		if (ABConfigStruct->AutoRestart == ENABLE){
 1911              		.loc 1 912 0
 1912 002a BB68     		ldr	r3, [r7, #8]
 1913 002c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1914 002e 012B     		cmp	r3, #1
 1915 0030 03D1     		bne	.L161
 913:..//common/src/lpc17xx_uart.c **** 			tmp |= UART_ACR_AUTO_RESTART;
 1916              		.loc 1 913 0
 1917 0032 7B69     		ldr	r3, [r7, #20]
 1918 0034 43F00403 		orr	r3, r3, #4
 1919 0038 7B61     		str	r3, [r7, #20]
 1920              	.L161:
 914:..//common/src/lpc17xx_uart.c **** 		}
 915:..//common/src/lpc17xx_uart.c **** 	}
 916:..//common/src/lpc17xx_uart.c **** 
 917:..//common/src/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 1921              		.loc 1 917 0
 1922 003a FA68     		ldr	r2, [r7, #12]
 1923 003c 40F20003 		movw	r3, #:lower16:1073807360
 1924 0040 C4F20103 		movt	r3, #:upper16:1073807360
 1925 0044 9A42     		cmp	r2, r3
 1926 0046 2AD1     		bne	.L163
 918:..//common/src/lpc17xx_uart.c **** 	{
 919:..//common/src/lpc17xx_uart.c **** 		if (NewState == ENABLE)
 1927              		.loc 1 919 0
 1928 0048 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1929 004a 012B     		cmp	r3, #1
 1930 004c 22D1     		bne	.L164
 920:..//common/src/lpc17xx_uart.c **** 		{
 921:..//common/src/lpc17xx_uart.c **** 			// Clear DLL and DLM value
 922:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->LCR |= UART_LCR_DLAB_EN;
 1931              		.loc 1 922 0
 1932 004e FA68     		ldr	r2, [r7, #12]
 1933 0050 FB68     		ldr	r3, [r7, #12]
 1934 0052 1B7B     		ldrb	r3, [r3, #12]
 1935 0054 DBB2     		uxtb	r3, r3
 1936 0056 6FEA4363 		mvn	r3, r3, lsl #25
 1937 005a 6FEA5363 		mvn	r3, r3, lsr #25
 1938 005e DBB2     		uxtb	r3, r3
 1939 0060 1373     		strb	r3, [r2, #12]
 923:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->DLL = 0;
 1940              		.loc 1 923 0
 1941 0062 FB68     		ldr	r3, [r7, #12]
 1942 0064 4FF00002 		mov	r2, #0
 1943 0068 1A70     		strb	r2, [r3, #0]
 924:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->DLM = 0;
 1944              		.loc 1 924 0
 1945 006a FB68     		ldr	r3, [r7, #12]
 1946 006c 4FF00002 		mov	r2, #0
 1947 0070 1A71     		strb	r2, [r3, #4]
 925:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->LCR &= ~UART_LCR_DLAB_EN;
 1948              		.loc 1 925 0
 1949 0072 FA68     		ldr	r2, [r7, #12]
 1950 0074 FB68     		ldr	r3, [r7, #12]
 1951 0076 1B7B     		ldrb	r3, [r3, #12]
 1952 0078 DBB2     		uxtb	r3, r3
 1953 007a 03F07F03 		and	r3, r3, #127
 1954 007e 1373     		strb	r3, [r2, #12]
 926:..//common/src/lpc17xx_uart.c **** 			// FDR value must be reset to default value
 927:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->FDR = 0x10;
 1955              		.loc 1 927 0
 1956 0080 FB68     		ldr	r3, [r7, #12]
 1957 0082 4FF01002 		mov	r2, #16
 1958 0086 9A62     		str	r2, [r3, #40]
 928:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->ACR = UART_ACR_START | tmp;
 1959              		.loc 1 928 0
 1960 0088 FB68     		ldr	r3, [r7, #12]
 1961 008a 7A69     		ldr	r2, [r7, #20]
 1962 008c 42F00102 		orr	r2, r2, #1
 1963 0090 1A62     		str	r2, [r3, #32]
 929:..//common/src/lpc17xx_uart.c **** 		}
 930:..//common/src/lpc17xx_uart.c **** 		else
 931:..//common/src/lpc17xx_uart.c **** 		{
 932:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->ACR = 0;
 1964              		.loc 1 932 0
 1965 0092 2FE0     		b	.L168
 1966              	.L164:
 1967 0094 FB68     		ldr	r3, [r7, #12]
 1968 0096 4FF00002 		mov	r2, #0
 1969 009a 1A62     		str	r2, [r3, #32]
 1970 009c 2AE0     		b	.L168
 1971              	.L163:
 933:..//common/src/lpc17xx_uart.c **** 		}
 934:..//common/src/lpc17xx_uart.c **** 	}
 935:..//common/src/lpc17xx_uart.c **** 	else
 936:..//common/src/lpc17xx_uart.c **** 	{
 937:..//common/src/lpc17xx_uart.c **** 		if (NewState == ENABLE)
 1972              		.loc 1 937 0
 1973 009e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1974 00a0 012B     		cmp	r3, #1
 1975 00a2 23D1     		bne	.L167
 938:..//common/src/lpc17xx_uart.c **** 		{
 939:..//common/src/lpc17xx_uart.c **** 			// Clear DLL and DLM value
 940:..//common/src/lpc17xx_uart.c **** 			UARTx->LCR |= UART_LCR_DLAB_EN;
 1976              		.loc 1 940 0
 1977 00a4 FB68     		ldr	r3, [r7, #12]
 1978 00a6 1B7B     		ldrb	r3, [r3, #12]
 1979 00a8 DBB2     		uxtb	r3, r3
 1980 00aa 6FEA4363 		mvn	r3, r3, lsl #25
 1981 00ae 6FEA5363 		mvn	r3, r3, lsr #25
 1982 00b2 DAB2     		uxtb	r2, r3
 1983 00b4 FB68     		ldr	r3, [r7, #12]
 1984 00b6 1A73     		strb	r2, [r3, #12]
 941:..//common/src/lpc17xx_uart.c **** 			UARTx->DLL = 0;
 1985              		.loc 1 941 0
 1986 00b8 FB68     		ldr	r3, [r7, #12]
 1987 00ba 4FF00002 		mov	r2, #0
 1988 00be 1A70     		strb	r2, [r3, #0]
 942:..//common/src/lpc17xx_uart.c **** 			UARTx->DLM = 0;
 1989              		.loc 1 942 0
 1990 00c0 FB68     		ldr	r3, [r7, #12]
 1991 00c2 4FF00002 		mov	r2, #0
 1992 00c6 1A71     		strb	r2, [r3, #4]
 943:..//common/src/lpc17xx_uart.c **** 			UARTx->LCR &= ~UART_LCR_DLAB_EN;
 1993              		.loc 1 943 0
 1994 00c8 FB68     		ldr	r3, [r7, #12]
 1995 00ca 1B7B     		ldrb	r3, [r3, #12]
 1996 00cc DBB2     		uxtb	r3, r3
 1997 00ce 03F07F03 		and	r3, r3, #127
 1998 00d2 FA68     		ldr	r2, [r7, #12]
 1999 00d4 1373     		strb	r3, [r2, #12]
 944:..//common/src/lpc17xx_uart.c **** 			// FDR value must be reset to default value
 945:..//common/src/lpc17xx_uart.c **** 			UARTx->FDR = 0x10;
 2000              		.loc 1 945 0
 2001 00d6 FB68     		ldr	r3, [r7, #12]
 2002 00d8 4FF01002 		mov	r2, #16
 2003 00dc 83F82820 		strb	r2, [r3, #40]
 946:..//common/src/lpc17xx_uart.c **** 			UARTx->ACR = UART_ACR_START | tmp;
 2004              		.loc 1 946 0
 2005 00e0 7B69     		ldr	r3, [r7, #20]
 2006 00e2 43F00102 		orr	r2, r3, #1
 2007 00e6 FB68     		ldr	r3, [r7, #12]
 2008 00e8 1A62     		str	r2, [r3, #32]
 2009 00ea 03E0     		b	.L168
 2010              	.L167:
 947:..//common/src/lpc17xx_uart.c **** 		}
 948:..//common/src/lpc17xx_uart.c **** 		else
 949:..//common/src/lpc17xx_uart.c **** 		{
 950:..//common/src/lpc17xx_uart.c **** 			UARTx->ACR = 0;
 2011              		.loc 1 950 0
 2012 00ec FB68     		ldr	r3, [r7, #12]
 2013 00ee 4FF00002 		mov	r2, #0
 2014 00f2 1A62     		str	r2, [r3, #32]
 2015              	.L168:
 951:..//common/src/lpc17xx_uart.c **** 		}
 952:..//common/src/lpc17xx_uart.c **** 	}
 953:..//common/src/lpc17xx_uart.c **** }
 2016              		.loc 1 953 0
 2017 00f4 07F11C07 		add	r7, r7, #28
 2018 00f8 BD46     		mov	sp, r7
 2019 00fa 80BC     		pop	{r7}
 2020 00fc 7047     		bx	lr
 2021              		.cfi_endproc
 2022              	.LFE44:
 2024 00fe 00BF     		.section	.text.UART_ABClearIntPending,"ax",%progbits
 2025              		.align	2
 2026              		.global	UART_ABClearIntPending
 2027              		.thumb
 2028              		.thumb_func
 2030              	UART_ABClearIntPending:
 2031              	.LFB45:
 954:..//common/src/lpc17xx_uart.c **** 
 955:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
 956:..//common/src/lpc17xx_uart.c ****  * @brief		Clear Autobaud Interrupt Pending
 957:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be
 958:..//common/src/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 959:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 960:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 961:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 962:..//common/src/lpc17xx_uart.c ****  * @param[in]	ABIntType	type of auto-baud interrupt, should be:
 963:..//common/src/lpc17xx_uart.c ****  * 				- UART_AUTOBAUD_INTSTAT_ABEO: End of Auto-baud interrupt
 964:..//common/src/lpc17xx_uart.c ****  * 				- UART_AUTOBAUD_INTSTAT_ABTO: Auto-baud time out interrupt
 965:..//common/src/lpc17xx_uart.c ****  * @return 		none
 966:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
 967:..//common/src/lpc17xx_uart.c **** void UART_ABClearIntPending(LPC_UART_TypeDef *UARTx, UART_ABEO_Type ABIntType)
 968:..//common/src/lpc17xx_uart.c **** {
 2032              		.loc 1 968 0
 2033              		.cfi_startproc
 2034              		@ args = 0, pretend = 0, frame = 8
 2035              		@ frame_needed = 1, uses_anonymous_args = 0
 2036              		@ link register save eliminated.
 2037 0000 80B4     		push	{r7}
 2038              	.LCFI48:
 2039              		.cfi_def_cfa_offset 4
 2040 0002 83B0     		sub	sp, sp, #12
 2041              	.LCFI49:
 2042              		.cfi_def_cfa_offset 16
 2043 0004 00AF     		add	r7, sp, #0
 2044              		.cfi_offset 7, -4
 2045              	.LCFI50:
 2046              		.cfi_def_cfa_register 7
 2047 0006 7860     		str	r0, [r7, #4]
 2048 0008 0B46     		mov	r3, r1
 2049 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 969:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UARTx(UARTx));
 970:..//common/src/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 2050              		.loc 1 970 0
 2051 000c 7A68     		ldr	r2, [r7, #4]
 2052 000e 40F20003 		movw	r3, #:lower16:1073807360
 2053 0012 C4F20103 		movt	r3, #:upper16:1073807360
 2054 0016 9A42     		cmp	r2, r3
 2055 0018 07D1     		bne	.L170
 971:..//common/src/lpc17xx_uart.c **** 	{
 972:..//common/src/lpc17xx_uart.c **** 		UARTx->ACR |= ABIntType;
 2056              		.loc 1 972 0
 2057 001a 7B68     		ldr	r3, [r7, #4]
 2058 001c 1A6A     		ldr	r2, [r3, #32]
 2059 001e 7B88     		ldrh	r3, [r7, #2]
 2060 0020 42EA0302 		orr	r2, r2, r3
 2061 0024 7B68     		ldr	r3, [r7, #4]
 2062 0026 1A62     		str	r2, [r3, #32]
 2063 0028 06E0     		b	.L172
 2064              	.L170:
 973:..//common/src/lpc17xx_uart.c **** 	}
 974:..//common/src/lpc17xx_uart.c **** 	else
 975:..//common/src/lpc17xx_uart.c **** 		UARTx->ACR |= ABIntType;
 2065              		.loc 1 975 0
 2066 002a 7B68     		ldr	r3, [r7, #4]
 2067 002c 1A6A     		ldr	r2, [r3, #32]
 2068 002e 7B88     		ldrh	r3, [r7, #2]
 2069 0030 42EA0302 		orr	r2, r2, r3
 2070 0034 7B68     		ldr	r3, [r7, #4]
 2071 0036 1A62     		str	r2, [r3, #32]
 2072              	.L172:
 976:..//common/src/lpc17xx_uart.c **** }
 2073              		.loc 1 976 0
 2074 0038 07F10C07 		add	r7, r7, #12
 2075 003c BD46     		mov	sp, r7
 2076 003e 80BC     		pop	{r7}
 2077 0040 7047     		bx	lr
 2078              		.cfi_endproc
 2079              	.LFE45:
 2081 0042 00BF     		.section	.text.UART_TxCmd,"ax",%progbits
 2082              		.align	2
 2083              		.global	UART_TxCmd
 2084              		.thumb
 2085              		.thumb_func
 2087              	UART_TxCmd:
 2088              	.LFB46:
 977:..//common/src/lpc17xx_uart.c **** 
 978:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
 979:..//common/src/lpc17xx_uart.c ****  * @brief		Enable/Disable transmission on UART TxD pin
 980:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 981:..//common/src/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 982:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 983:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 984:..//common/src/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 985:..//common/src/lpc17xx_uart.c ****  * @param[in]	NewState New State of Tx transmission function, should be:
 986:..//common/src/lpc17xx_uart.c ****  * 				- ENABLE: Enable this function
 987:..//common/src/lpc17xx_uart.c **** 				- DISABLE: Disable this function
 988:..//common/src/lpc17xx_uart.c ****  * @return none
 989:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
 990:..//common/src/lpc17xx_uart.c **** void UART_TxCmd(LPC_UART_TypeDef *UARTx, FunctionalState NewState)
 991:..//common/src/lpc17xx_uart.c **** {
 2089              		.loc 1 991 0
 2090              		.cfi_startproc
 2091              		@ args = 0, pretend = 0, frame = 8
 2092              		@ frame_needed = 1, uses_anonymous_args = 0
 2093              		@ link register save eliminated.
 2094 0000 80B4     		push	{r7}
 2095              	.LCFI51:
 2096              		.cfi_def_cfa_offset 4
 2097 0002 83B0     		sub	sp, sp, #12
 2098              	.LCFI52:
 2099              		.cfi_def_cfa_offset 16
 2100 0004 00AF     		add	r7, sp, #0
 2101              		.cfi_offset 7, -4
 2102              	.LCFI53:
 2103              		.cfi_def_cfa_register 7
 2104 0006 7860     		str	r0, [r7, #4]
 2105 0008 0B46     		mov	r3, r1
 2106 000a FB70     		strb	r3, [r7, #3]
 992:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UARTx(UARTx));
 993:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 994:..//common/src/lpc17xx_uart.c **** 
 995:..//common/src/lpc17xx_uart.c **** 	if (NewState == ENABLE)
 2107              		.loc 1 995 0
 2108 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2109 000e 012B     		cmp	r3, #1
 2110 0010 20D1     		bne	.L174
 996:..//common/src/lpc17xx_uart.c **** 	{
 997:..//common/src/lpc17xx_uart.c **** 		if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 2111              		.loc 1 997 0
 2112 0012 7A68     		ldr	r2, [r7, #4]
 2113 0014 40F20003 		movw	r3, #:lower16:1073807360
 2114 0018 C4F20103 		movt	r3, #:upper16:1073807360
 2115 001c 9A42     		cmp	r2, r3
 2116 001e 0CD1     		bne	.L175
 998:..//common/src/lpc17xx_uart.c **** 		{
 999:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->TER |= UART_TER_TXEN;
 2117              		.loc 1 999 0
 2118 0020 7A68     		ldr	r2, [r7, #4]
 2119 0022 7B68     		ldr	r3, [r7, #4]
 2120 0024 93F83030 		ldrb	r3, [r3, #48]
 2121 0028 DBB2     		uxtb	r3, r3
 2122 002a 6FEA4363 		mvn	r3, r3, lsl #25
 2123 002e 6FEA5363 		mvn	r3, r3, lsr #25
 2124 0032 DBB2     		uxtb	r3, r3
 2125 0034 82F83030 		strb	r3, [r2, #48]
1000:..//common/src/lpc17xx_uart.c **** 		}
1001:..//common/src/lpc17xx_uart.c **** 		else
1002:..//common/src/lpc17xx_uart.c **** 		{
1003:..//common/src/lpc17xx_uart.c **** 			UARTx->TER |= UART_TER_TXEN;
 2126              		.loc 1 1003 0
 2127 0038 24E0     		b	.L179
 2128              	.L175:
 2129 003a 7B68     		ldr	r3, [r7, #4]
 2130 003c 93F83030 		ldrb	r3, [r3, #48]
 2131 0040 DBB2     		uxtb	r3, r3
 2132 0042 6FEA4363 		mvn	r3, r3, lsl #25
 2133 0046 6FEA5363 		mvn	r3, r3, lsr #25
 2134 004a DAB2     		uxtb	r2, r3
 2135 004c 7B68     		ldr	r3, [r7, #4]
 2136 004e 83F83020 		strb	r2, [r3, #48]
 2137 0052 17E0     		b	.L179
 2138              	.L174:
1004:..//common/src/lpc17xx_uart.c **** 		}
1005:..//common/src/lpc17xx_uart.c **** 	}
1006:..//common/src/lpc17xx_uart.c **** 	else
1007:..//common/src/lpc17xx_uart.c **** 	{
1008:..//common/src/lpc17xx_uart.c **** 		if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 2139              		.loc 1 1008 0
 2140 0054 7A68     		ldr	r2, [r7, #4]
 2141 0056 40F20003 		movw	r3, #:lower16:1073807360
 2142 005a C4F20103 		movt	r3, #:upper16:1073807360
 2143 005e 9A42     		cmp	r2, r3
 2144 0060 08D1     		bne	.L178
1009:..//common/src/lpc17xx_uart.c **** 		{
1010:..//common/src/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->TER &= (~UART_TER_TXEN) & UART_TER_BITMASK;
 2145              		.loc 1 1010 0
 2146 0062 7B68     		ldr	r3, [r7, #4]
 2147 0064 93F83030 		ldrb	r3, [r3, #48]
 2148 0068 7B68     		ldr	r3, [r7, #4]
 2149 006a 4FF00002 		mov	r2, #0
 2150 006e 83F83020 		strb	r2, [r3, #48]
 2151 0072 07E0     		b	.L179
 2152              	.L178:
1011:..//common/src/lpc17xx_uart.c **** 		}
1012:..//common/src/lpc17xx_uart.c **** 		else
1013:..//common/src/lpc17xx_uart.c **** 		{
1014:..//common/src/lpc17xx_uart.c **** 			UARTx->TER &= (~UART_TER_TXEN) & UART_TER_BITMASK;
 2153              		.loc 1 1014 0
 2154 0074 7B68     		ldr	r3, [r7, #4]
 2155 0076 93F83030 		ldrb	r3, [r3, #48]
 2156 007a 7B68     		ldr	r3, [r7, #4]
 2157 007c 4FF00002 		mov	r2, #0
 2158 0080 83F83020 		strb	r2, [r3, #48]
 2159              	.L179:
1015:..//common/src/lpc17xx_uart.c **** 		}
1016:..//common/src/lpc17xx_uart.c **** 	}
1017:..//common/src/lpc17xx_uart.c **** }
 2160              		.loc 1 1017 0
 2161 0084 07F10C07 		add	r7, r7, #12
 2162 0088 BD46     		mov	sp, r7
 2163 008a 80BC     		pop	{r7}
 2164 008c 7047     		bx	lr
 2165              		.cfi_endproc
 2166              	.LFE46:
 2168 008e 00BF     		.section	.text.UART_IrDAInvtInputCmd,"ax",%progbits
 2169              		.align	2
 2170              		.global	UART_IrDAInvtInputCmd
 2171              		.thumb
 2172              		.thumb_func
 2174              	UART_IrDAInvtInputCmd:
 2175              	.LFB47:
1018:..//common/src/lpc17xx_uart.c **** 
1019:..//common/src/lpc17xx_uart.c **** /* UART IrDA functions ---------------------------------------------------*/
1020:..//common/src/lpc17xx_uart.c **** 
1021:..//common/src/lpc17xx_uart.c **** #ifdef _UART3
1022:..//common/src/lpc17xx_uart.c **** 
1023:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
1024:..//common/src/lpc17xx_uart.c ****  * @brief		Enable or disable inverting serial input function of IrDA
1025:..//common/src/lpc17xx_uart.c ****  * 				on UART peripheral.
1026:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx UART peripheral selected, should be LPC_UART3 (only)
1027:..//common/src/lpc17xx_uart.c ****  * @param[in]	NewState New state of inverting serial input, should be:
1028:..//common/src/lpc17xx_uart.c ****  * 				- ENABLE: Enable this function.
1029:..//common/src/lpc17xx_uart.c ****  * 				- DISABLE: Disable this function.
1030:..//common/src/lpc17xx_uart.c ****  * @return none
1031:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
1032:..//common/src/lpc17xx_uart.c **** void UART_IrDAInvtInputCmd(LPC_UART_TypeDef* UARTx, FunctionalState NewState)
1033:..//common/src/lpc17xx_uart.c **** {
 2176              		.loc 1 1033 0
 2177              		.cfi_startproc
 2178              		@ args = 0, pretend = 0, frame = 8
 2179              		@ frame_needed = 1, uses_anonymous_args = 0
 2180              		@ link register save eliminated.
 2181 0000 80B4     		push	{r7}
 2182              	.LCFI54:
 2183              		.cfi_def_cfa_offset 4
 2184 0002 83B0     		sub	sp, sp, #12
 2185              	.LCFI55:
 2186              		.cfi_def_cfa_offset 16
 2187 0004 00AF     		add	r7, sp, #0
 2188              		.cfi_offset 7, -4
 2189              	.LCFI56:
 2190              		.cfi_def_cfa_register 7
 2191 0006 7860     		str	r0, [r7, #4]
 2192 0008 0B46     		mov	r3, r1
 2193 000a FB70     		strb	r3, [r7, #3]
1034:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART_IrDA(UARTx));
1035:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
1036:..//common/src/lpc17xx_uart.c **** 
1037:..//common/src/lpc17xx_uart.c **** 	if (NewState == ENABLE)
 2194              		.loc 1 1037 0
 2195 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2196 000e 012B     		cmp	r3, #1
 2197 0010 0AD1     		bne	.L181
1038:..//common/src/lpc17xx_uart.c **** 	{
1039:..//common/src/lpc17xx_uart.c **** 		UARTx->ICR |= UART_ICR_IRDAINV;
 2198              		.loc 1 1039 0
 2199 0012 7B68     		ldr	r3, [r7, #4]
 2200 0014 93F82430 		ldrb	r3, [r3, #36]
 2201 0018 DBB2     		uxtb	r3, r3
 2202 001a 43F00203 		orr	r3, r3, #2
 2203 001e DAB2     		uxtb	r2, r3
 2204 0020 7B68     		ldr	r3, [r7, #4]
 2205 0022 83F82420 		strb	r2, [r3, #36]
 2206 0026 0BE0     		b	.L183
 2207              	.L181:
1040:..//common/src/lpc17xx_uart.c **** 	}
1041:..//common/src/lpc17xx_uart.c **** 	else if (NewState == DISABLE)
 2208              		.loc 1 1041 0
 2209 0028 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2210 002a 002B     		cmp	r3, #0
 2211 002c 08D1     		bne	.L183
1042:..//common/src/lpc17xx_uart.c **** 	{
1043:..//common/src/lpc17xx_uart.c **** 		UARTx->ICR &= (~UART_ICR_IRDAINV) & UART_ICR_BITMASK;
 2212              		.loc 1 1043 0
 2213 002e 7B68     		ldr	r3, [r7, #4]
 2214 0030 93F82430 		ldrb	r3, [r3, #36]
 2215 0034 DBB2     		uxtb	r3, r3
 2216 0036 03F03D03 		and	r3, r3, #61
 2217 003a 7A68     		ldr	r2, [r7, #4]
 2218 003c 82F82430 		strb	r3, [r2, #36]
 2219              	.L183:
1044:..//common/src/lpc17xx_uart.c **** 	}
1045:..//common/src/lpc17xx_uart.c **** }
 2220              		.loc 1 1045 0
 2221 0040 07F10C07 		add	r7, r7, #12
 2222 0044 BD46     		mov	sp, r7
 2223 0046 80BC     		pop	{r7}
 2224 0048 7047     		bx	lr
 2225              		.cfi_endproc
 2226              	.LFE47:
 2228 004a 00BF     		.section	.text.UART_IrDACmd,"ax",%progbits
 2229              		.align	2
 2230              		.global	UART_IrDACmd
 2231              		.thumb
 2232              		.thumb_func
 2234              	UART_IrDACmd:
 2235              	.LFB48:
1046:..//common/src/lpc17xx_uart.c **** 
1047:..//common/src/lpc17xx_uart.c **** 
1048:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
1049:..//common/src/lpc17xx_uart.c ****  * @brief		Enable or disable IrDA function on UART peripheral.
1050:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx UART peripheral selected, should be LPC_UART3 (only)
1051:..//common/src/lpc17xx_uart.c ****  * @param[in]	NewState New state of IrDA function, should be:
1052:..//common/src/lpc17xx_uart.c ****  * 				- ENABLE: Enable this function.
1053:..//common/src/lpc17xx_uart.c ****  * 				- DISABLE: Disable this function.
1054:..//common/src/lpc17xx_uart.c ****  * @return none
1055:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
1056:..//common/src/lpc17xx_uart.c **** void UART_IrDACmd(LPC_UART_TypeDef* UARTx, FunctionalState NewState)
1057:..//common/src/lpc17xx_uart.c **** {
 2236              		.loc 1 1057 0
 2237              		.cfi_startproc
 2238              		@ args = 0, pretend = 0, frame = 8
 2239              		@ frame_needed = 1, uses_anonymous_args = 0
 2240              		@ link register save eliminated.
 2241 0000 80B4     		push	{r7}
 2242              	.LCFI57:
 2243              		.cfi_def_cfa_offset 4
 2244 0002 83B0     		sub	sp, sp, #12
 2245              	.LCFI58:
 2246              		.cfi_def_cfa_offset 16
 2247 0004 00AF     		add	r7, sp, #0
 2248              		.cfi_offset 7, -4
 2249              	.LCFI59:
 2250              		.cfi_def_cfa_register 7
 2251 0006 7860     		str	r0, [r7, #4]
 2252 0008 0B46     		mov	r3, r1
 2253 000a FB70     		strb	r3, [r7, #3]
1058:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART_IrDA(UARTx));
1059:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
1060:..//common/src/lpc17xx_uart.c **** 
1061:..//common/src/lpc17xx_uart.c **** 	if (NewState == ENABLE)
 2254              		.loc 1 1061 0
 2255 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2256 000e 012B     		cmp	r3, #1
 2257 0010 0AD1     		bne	.L185
1062:..//common/src/lpc17xx_uart.c **** 	{
1063:..//common/src/lpc17xx_uart.c **** 		UARTx->ICR |= UART_ICR_IRDAEN;
 2258              		.loc 1 1063 0
 2259 0012 7B68     		ldr	r3, [r7, #4]
 2260 0014 93F82430 		ldrb	r3, [r3, #36]
 2261 0018 DBB2     		uxtb	r3, r3
 2262 001a 43F00103 		orr	r3, r3, #1
 2263 001e DAB2     		uxtb	r2, r3
 2264 0020 7B68     		ldr	r3, [r7, #4]
 2265 0022 83F82420 		strb	r2, [r3, #36]
 2266 0026 08E0     		b	.L187
 2267              	.L185:
1064:..//common/src/lpc17xx_uart.c **** 	}
1065:..//common/src/lpc17xx_uart.c **** 	else
1066:..//common/src/lpc17xx_uart.c **** 	{
1067:..//common/src/lpc17xx_uart.c **** 		UARTx->ICR &= (~UART_ICR_IRDAEN) & UART_ICR_BITMASK;
 2268              		.loc 1 1067 0
 2269 0028 7B68     		ldr	r3, [r7, #4]
 2270 002a 93F82430 		ldrb	r3, [r3, #36]
 2271 002e DBB2     		uxtb	r3, r3
 2272 0030 03F03E03 		and	r3, r3, #62
 2273 0034 7A68     		ldr	r2, [r7, #4]
 2274 0036 82F82430 		strb	r3, [r2, #36]
 2275              	.L187:
1068:..//common/src/lpc17xx_uart.c **** 	}
1069:..//common/src/lpc17xx_uart.c **** }
 2276              		.loc 1 1069 0
 2277 003a 07F10C07 		add	r7, r7, #12
 2278 003e BD46     		mov	sp, r7
 2279 0040 80BC     		pop	{r7}
 2280 0042 7047     		bx	lr
 2281              		.cfi_endproc
 2282              	.LFE48:
 2284              		.section	.text.UART_IrDAPulseDivConfig,"ax",%progbits
 2285              		.align	2
 2286              		.global	UART_IrDAPulseDivConfig
 2287              		.thumb
 2288              		.thumb_func
 2290              	UART_IrDAPulseDivConfig:
 2291              	.LFB49:
1070:..//common/src/lpc17xx_uart.c **** 
1071:..//common/src/lpc17xx_uart.c **** 
1072:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
1073:..//common/src/lpc17xx_uart.c ****  * @brief		Configure Pulse divider for IrDA function on UART peripheral.
1074:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx UART peripheral selected, should be LPC_UART3 (only)
1075:..//common/src/lpc17xx_uart.c ****  * @param[in]	PulseDiv Pulse Divider value from Peripheral clock,
1076:..//common/src/lpc17xx_uart.c ****  * 				should be one of the following:
1077:..//common/src/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV2 	: Pulse width = 2 * Tpclk
1078:..//common/src/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV4 	: Pulse width = 4 * Tpclk
1079:..//common/src/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV8 	: Pulse width = 8 * Tpclk
1080:..//common/src/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV16 	: Pulse width = 16 * Tpclk
1081:..//common/src/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV32 	: Pulse width = 32 * Tpclk
1082:..//common/src/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV64 	: Pulse width = 64 * Tpclk
1083:..//common/src/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV128 : Pulse width = 128 * Tpclk
1084:..//common/src/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV256 : Pulse width = 256 * Tpclk
1085:..//common/src/lpc17xx_uart.c **** 
1086:..//common/src/lpc17xx_uart.c ****  * @return none
1087:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
1088:..//common/src/lpc17xx_uart.c **** void UART_IrDAPulseDivConfig(LPC_UART_TypeDef *UARTx, UART_IrDA_PULSE_Type PulseDiv)
1089:..//common/src/lpc17xx_uart.c **** {
 2292              		.loc 1 1089 0
 2293              		.cfi_startproc
 2294              		@ args = 0, pretend = 0, frame = 16
 2295              		@ frame_needed = 1, uses_anonymous_args = 0
 2296              		@ link register save eliminated.
 2297 0000 80B4     		push	{r7}
 2298              	.LCFI60:
 2299              		.cfi_def_cfa_offset 4
 2300 0002 85B0     		sub	sp, sp, #20
 2301              	.LCFI61:
 2302              		.cfi_def_cfa_offset 24
 2303 0004 00AF     		add	r7, sp, #0
 2304              		.cfi_offset 7, -4
 2305              	.LCFI62:
 2306              		.cfi_def_cfa_register 7
 2307 0006 7860     		str	r0, [r7, #4]
 2308 0008 0B46     		mov	r3, r1
 2309 000a FB70     		strb	r3, [r7, #3]
1090:..//common/src/lpc17xx_uart.c **** 	uint32_t tmp, tmp1;
1091:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART_IrDA(UARTx));
1092:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART_IrDA_PULSEDIV(PulseDiv));
1093:..//common/src/lpc17xx_uart.c **** 
1094:..//common/src/lpc17xx_uart.c **** 	tmp1 = UART_ICR_PULSEDIV(PulseDiv);
 2310              		.loc 1 1094 0
 2311 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2312 000e 03F00703 		and	r3, r3, #7
 2313 0012 4FEAC303 		lsl	r3, r3, #3
 2314 0016 FB60     		str	r3, [r7, #12]
1095:..//common/src/lpc17xx_uart.c **** 	tmp = UARTx->ICR & (~UART_ICR_PULSEDIV(7));
 2315              		.loc 1 1095 0
 2316 0018 7B68     		ldr	r3, [r7, #4]
 2317 001a 93F82430 		ldrb	r3, [r3, #36]
 2318 001e DBB2     		uxtb	r3, r3
 2319 0020 23F03803 		bic	r3, r3, #56
 2320 0024 BB60     		str	r3, [r7, #8]
1096:..//common/src/lpc17xx_uart.c **** 	tmp |= tmp1 | UART_ICR_FIXPULSE_EN;
 2321              		.loc 1 1096 0
 2322 0026 FA68     		ldr	r2, [r7, #12]
 2323 0028 BB68     		ldr	r3, [r7, #8]
 2324 002a 42EA0303 		orr	r3, r2, r3
 2325 002e 43F00403 		orr	r3, r3, #4
 2326 0032 BB60     		str	r3, [r7, #8]
1097:..//common/src/lpc17xx_uart.c **** 	UARTx->ICR = tmp & UART_ICR_BITMASK;
 2327              		.loc 1 1097 0
 2328 0034 BB68     		ldr	r3, [r7, #8]
 2329 0036 DBB2     		uxtb	r3, r3
 2330 0038 03F03F03 		and	r3, r3, #63
 2331 003c 7A68     		ldr	r2, [r7, #4]
 2332 003e 82F82430 		strb	r3, [r2, #36]
1098:..//common/src/lpc17xx_uart.c **** }
 2333              		.loc 1 1098 0
 2334 0042 07F11407 		add	r7, r7, #20
 2335 0046 BD46     		mov	sp, r7
 2336 0048 80BC     		pop	{r7}
 2337 004a 7047     		bx	lr
 2338              		.cfi_endproc
 2339              	.LFE49:
 2341              		.section	.text.UART_FullModemForcePinState,"ax",%progbits
 2342              		.align	2
 2343              		.global	UART_FullModemForcePinState
 2344              		.thumb
 2345              		.thumb_func
 2347              	UART_FullModemForcePinState:
 2348              	.LFB50:
1099:..//common/src/lpc17xx_uart.c **** 
1100:..//common/src/lpc17xx_uart.c **** #endif
1101:..//common/src/lpc17xx_uart.c **** 
1102:..//common/src/lpc17xx_uart.c **** 
1103:..//common/src/lpc17xx_uart.c **** /* UART1 FullModem function ---------------------------------------------*/
1104:..//common/src/lpc17xx_uart.c **** 
1105:..//common/src/lpc17xx_uart.c **** #ifdef _UART1
1106:..//common/src/lpc17xx_uart.c **** 
1107:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
1108:..//common/src/lpc17xx_uart.c ****  * @brief		Force pin DTR/RTS corresponding to given state (Full modem mode)
1109:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1110:..//common/src/lpc17xx_uart.c ****  * @param[in]	Pin	Pin that NewState will be applied to, should be:
1111:..//common/src/lpc17xx_uart.c ****  * 				- UART1_MODEM_PIN_DTR: DTR pin.
1112:..//common/src/lpc17xx_uart.c ****  * 				- UART1_MODEM_PIN_RTS: RTS pin.
1113:..//common/src/lpc17xx_uart.c ****  * @param[in]	NewState New State of DTR/RTS pin, should be:
1114:..//common/src/lpc17xx_uart.c ****  * 				- INACTIVE: Force the pin to inactive signal.
1115:..//common/src/lpc17xx_uart.c **** 				- ACTIVE: Force the pin to active signal.
1116:..//common/src/lpc17xx_uart.c ****  * @return none
1117:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
1118:..//common/src/lpc17xx_uart.c **** void UART_FullModemForcePinState(LPC_UART1_TypeDef *UARTx, UART_MODEM_PIN_Type Pin, \
1119:..//common/src/lpc17xx_uart.c **** 							UART1_SignalState NewState)
1120:..//common/src/lpc17xx_uart.c **** {
 2349              		.loc 1 1120 0
 2350              		.cfi_startproc
 2351              		@ args = 0, pretend = 0, frame = 16
 2352              		@ frame_needed = 1, uses_anonymous_args = 0
 2353              		@ link register save eliminated.
 2354 0000 80B4     		push	{r7}
 2355              	.LCFI63:
 2356              		.cfi_def_cfa_offset 4
 2357 0002 85B0     		sub	sp, sp, #20
 2358              	.LCFI64:
 2359              		.cfi_def_cfa_offset 24
 2360 0004 00AF     		add	r7, sp, #0
 2361              		.cfi_offset 7, -4
 2362              	.LCFI65:
 2363              		.cfi_def_cfa_register 7
 2364 0006 7860     		str	r0, [r7, #4]
 2365 0008 1346     		mov	r3, r2
 2366 000a 0A46     		mov	r2, r1
 2367 000c FA70     		strb	r2, [r7, #3]
 2368 000e BB70     		strb	r3, [r7, #2]
1121:..//common/src/lpc17xx_uart.c **** 	uint8_t tmp = 0;
 2369              		.loc 1 1121 0
 2370 0010 4FF00003 		mov	r3, #0
 2371 0014 FB73     		strb	r3, [r7, #15]
1122:..//common/src/lpc17xx_uart.c **** 
1123:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART1_MODEM(UARTx));
1124:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART1_MODEM_PIN(Pin));
1125:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART1_SIGNALSTATE(NewState));
1126:..//common/src/lpc17xx_uart.c **** 
1127:..//common/src/lpc17xx_uart.c **** 	switch (Pin){
 2372              		.loc 1 1127 0
 2373 0016 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2374 0018 002B     		cmp	r3, #0
 2375 001a 02D0     		beq	.L192
 2376 001c 012B     		cmp	r3, #1
 2377 001e 04D0     		beq	.L193
 2378 0020 06E0     		b	.L191
 2379              	.L192:
1128:..//common/src/lpc17xx_uart.c **** 	case UART1_MODEM_PIN_DTR:
1129:..//common/src/lpc17xx_uart.c **** 		tmp = UART1_MCR_DTR_CTRL;
 2380              		.loc 1 1129 0
 2381 0022 4FF00103 		mov	r3, #1
 2382 0026 FB73     		strb	r3, [r7, #15]
1130:..//common/src/lpc17xx_uart.c **** 		break;
 2383              		.loc 1 1130 0
 2384 0028 02E0     		b	.L191
 2385              	.L193:
1131:..//common/src/lpc17xx_uart.c **** 	case UART1_MODEM_PIN_RTS:
1132:..//common/src/lpc17xx_uart.c **** 		tmp = UART1_MCR_RTS_CTRL;
 2386              		.loc 1 1132 0
 2387 002a 4FF00203 		mov	r3, #2
 2388 002e FB73     		strb	r3, [r7, #15]
 2389              	.L191:
1133:..//common/src/lpc17xx_uart.c **** 		break;
1134:..//common/src/lpc17xx_uart.c **** 	default:
1135:..//common/src/lpc17xx_uart.c **** 		break;
1136:..//common/src/lpc17xx_uart.c **** 	}
1137:..//common/src/lpc17xx_uart.c **** 
1138:..//common/src/lpc17xx_uart.c **** 	if (NewState == ACTIVE){
 2390              		.loc 1 1138 0
 2391 0030 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 2392 0032 012B     		cmp	r3, #1
 2393 0034 09D1     		bne	.L194
1139:..//common/src/lpc17xx_uart.c **** 		UARTx->MCR |= tmp;
 2394              		.loc 1 1139 0
 2395 0036 7B68     		ldr	r3, [r7, #4]
 2396 0038 1B7C     		ldrb	r3, [r3, #16]
 2397 003a DAB2     		uxtb	r2, r3
 2398 003c FB7B     		ldrb	r3, [r7, #15]
 2399 003e 42EA0303 		orr	r3, r2, r3
 2400 0042 DAB2     		uxtb	r2, r3
 2401 0044 7B68     		ldr	r3, [r7, #4]
 2402 0046 1A74     		strb	r2, [r3, #16]
 2403 0048 10E0     		b	.L196
 2404              	.L194:
1140:..//common/src/lpc17xx_uart.c **** 	} else {
1141:..//common/src/lpc17xx_uart.c **** 		UARTx->MCR &= (~tmp) & UART1_MCR_BITMASK;
 2405              		.loc 1 1141 0
 2406 004a 7B68     		ldr	r3, [r7, #4]
 2407 004c 1B7C     		ldrb	r3, [r3, #16]
 2408 004e DBB2     		uxtb	r3, r3
 2409 0050 1A46     		mov	r2, r3
 2410 0052 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2411 0054 6FEA0303 		mvn	r3, r3
 2412 0058 DBB2     		uxtb	r3, r3
 2413 005a DBB2     		uxtb	r3, r3
 2414 005c 03F0F303 		and	r3, r3, #243
 2415 0060 02EA0303 		and	r3, r2, r3
 2416 0064 DBB2     		uxtb	r3, r3
 2417 0066 DAB2     		uxtb	r2, r3
 2418 0068 7B68     		ldr	r3, [r7, #4]
 2419 006a 1A74     		strb	r2, [r3, #16]
 2420              	.L196:
1142:..//common/src/lpc17xx_uart.c **** 	}
1143:..//common/src/lpc17xx_uart.c **** }
 2421              		.loc 1 1143 0
 2422 006c 07F11407 		add	r7, r7, #20
 2423 0070 BD46     		mov	sp, r7
 2424 0072 80BC     		pop	{r7}
 2425 0074 7047     		bx	lr
 2426              		.cfi_endproc
 2427              	.LFE50:
 2429 0076 00BF     		.section	.text.UART_FullModemConfigMode,"ax",%progbits
 2430              		.align	2
 2431              		.global	UART_FullModemConfigMode
 2432              		.thumb
 2433              		.thumb_func
 2435              	UART_FullModemConfigMode:
 2436              	.LFB51:
1144:..//common/src/lpc17xx_uart.c **** 
1145:..//common/src/lpc17xx_uart.c **** 
1146:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
1147:..//common/src/lpc17xx_uart.c ****  * @brief		Configure Full Modem mode for UART peripheral
1148:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1149:..//common/src/lpc17xx_uart.c ****  * @param[in]	Mode Full Modem mode, should be:
1150:..//common/src/lpc17xx_uart.c ****  * 				- UART1_MODEM_MODE_LOOPBACK: Loop back mode.
1151:..//common/src/lpc17xx_uart.c ****  * 				- UART1_MODEM_MODE_AUTO_RTS: Auto-RTS mode.
1152:..//common/src/lpc17xx_uart.c ****  * 				- UART1_MODEM_MODE_AUTO_CTS: Auto-CTS mode.
1153:..//common/src/lpc17xx_uart.c ****  * @param[in]	NewState New State of this mode, should be:
1154:..//common/src/lpc17xx_uart.c ****  * 				- ENABLE: Enable this mode.
1155:..//common/src/lpc17xx_uart.c **** 				- DISABLE: Disable this mode.
1156:..//common/src/lpc17xx_uart.c ****  * @return none
1157:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
1158:..//common/src/lpc17xx_uart.c **** void UART_FullModemConfigMode(LPC_UART1_TypeDef *UARTx, UART_MODEM_MODE_Type Mode, \
1159:..//common/src/lpc17xx_uart.c **** 							FunctionalState NewState)
1160:..//common/src/lpc17xx_uart.c **** {
 2437              		.loc 1 1160 0
 2438              		.cfi_startproc
 2439              		@ args = 0, pretend = 0, frame = 16
 2440              		@ frame_needed = 1, uses_anonymous_args = 0
 2441              		@ link register save eliminated.
 2442 0000 80B4     		push	{r7}
 2443              	.LCFI66:
 2444              		.cfi_def_cfa_offset 4
 2445 0002 85B0     		sub	sp, sp, #20
 2446              	.LCFI67:
 2447              		.cfi_def_cfa_offset 24
 2448 0004 00AF     		add	r7, sp, #0
 2449              		.cfi_offset 7, -4
 2450              	.LCFI68:
 2451              		.cfi_def_cfa_register 7
 2452 0006 7860     		str	r0, [r7, #4]
 2453 0008 1346     		mov	r3, r2
 2454 000a 0A46     		mov	r2, r1
 2455 000c FA70     		strb	r2, [r7, #3]
 2456 000e BB70     		strb	r3, [r7, #2]
1161:..//common/src/lpc17xx_uart.c **** 	uint8_t tmp;
1162:..//common/src/lpc17xx_uart.c **** 
1163:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART1_MODEM(UARTx));
1164:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART1_MODEM_MODE(Mode));
1165:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
1166:..//common/src/lpc17xx_uart.c **** 
1167:..//common/src/lpc17xx_uart.c **** 	switch(Mode){
 2457              		.loc 1 1167 0
 2458 0010 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2459 0012 012B     		cmp	r3, #1
 2460 0014 07D0     		beq	.L200
 2461 0016 022B     		cmp	r3, #2
 2462 0018 09D0     		beq	.L201
 2463 001a 002B     		cmp	r3, #0
 2464 001c 0AD1     		bne	.L198
 2465              	.L199:
1168:..//common/src/lpc17xx_uart.c **** 	case UART1_MODEM_MODE_LOOPBACK:
1169:..//common/src/lpc17xx_uart.c **** 		tmp = UART1_MCR_LOOPB_EN;
 2466              		.loc 1 1169 0
 2467 001e 4FF01003 		mov	r3, #16
 2468 0022 FB73     		strb	r3, [r7, #15]
1170:..//common/src/lpc17xx_uart.c **** 		break;
 2469              		.loc 1 1170 0
 2470 0024 06E0     		b	.L198
 2471              	.L200:
1171:..//common/src/lpc17xx_uart.c **** 	case UART1_MODEM_MODE_AUTO_RTS:
1172:..//common/src/lpc17xx_uart.c **** 		tmp = UART1_MCR_AUTO_RTS_EN;
 2472              		.loc 1 1172 0
 2473 0026 4FF04003 		mov	r3, #64
 2474 002a FB73     		strb	r3, [r7, #15]
1173:..//common/src/lpc17xx_uart.c **** 		break;
 2475              		.loc 1 1173 0
 2476 002c 02E0     		b	.L198
 2477              	.L201:
1174:..//common/src/lpc17xx_uart.c **** 	case UART1_MODEM_MODE_AUTO_CTS:
1175:..//common/src/lpc17xx_uart.c **** 		tmp = UART1_MCR_AUTO_CTS_EN;
 2478              		.loc 1 1175 0
 2479 002e 6FF07F03 		mvn	r3, #127
 2480 0032 FB73     		strb	r3, [r7, #15]
 2481              	.L198:
1176:..//common/src/lpc17xx_uart.c **** 		break;
1177:..//common/src/lpc17xx_uart.c **** 	default:
1178:..//common/src/lpc17xx_uart.c **** 		break;
1179:..//common/src/lpc17xx_uart.c **** 	}
1180:..//common/src/lpc17xx_uart.c **** 
1181:..//common/src/lpc17xx_uart.c **** 	if (NewState == ENABLE)
 2482              		.loc 1 1181 0
 2483 0034 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 2484 0036 012B     		cmp	r3, #1
 2485 0038 09D1     		bne	.L202
1182:..//common/src/lpc17xx_uart.c **** 	{
1183:..//common/src/lpc17xx_uart.c **** 		UARTx->MCR |= tmp;
 2486              		.loc 1 1183 0
 2487 003a 7B68     		ldr	r3, [r7, #4]
 2488 003c 1B7C     		ldrb	r3, [r3, #16]
 2489 003e DAB2     		uxtb	r2, r3
 2490 0040 FB7B     		ldrb	r3, [r7, #15]
 2491 0042 42EA0303 		orr	r3, r2, r3
 2492 0046 DAB2     		uxtb	r2, r3
 2493 0048 7B68     		ldr	r3, [r7, #4]
 2494 004a 1A74     		strb	r2, [r3, #16]
 2495 004c 10E0     		b	.L204
 2496              	.L202:
1184:..//common/src/lpc17xx_uart.c **** 	}
1185:..//common/src/lpc17xx_uart.c **** 	else
1186:..//common/src/lpc17xx_uart.c **** 	{
1187:..//common/src/lpc17xx_uart.c **** 		UARTx->MCR &= (~tmp) & UART1_MCR_BITMASK;
 2497              		.loc 1 1187 0
 2498 004e 7B68     		ldr	r3, [r7, #4]
 2499 0050 1B7C     		ldrb	r3, [r3, #16]
 2500 0052 DBB2     		uxtb	r3, r3
 2501 0054 1A46     		mov	r2, r3
 2502 0056 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2503 0058 6FEA0303 		mvn	r3, r3
 2504 005c DBB2     		uxtb	r3, r3
 2505 005e DBB2     		uxtb	r3, r3
 2506 0060 03F0F303 		and	r3, r3, #243
 2507 0064 02EA0303 		and	r3, r2, r3
 2508 0068 DBB2     		uxtb	r3, r3
 2509 006a DAB2     		uxtb	r2, r3
 2510 006c 7B68     		ldr	r3, [r7, #4]
 2511 006e 1A74     		strb	r2, [r3, #16]
 2512              	.L204:
1188:..//common/src/lpc17xx_uart.c **** 	}
1189:..//common/src/lpc17xx_uart.c **** }
 2513              		.loc 1 1189 0
 2514 0070 07F11407 		add	r7, r7, #20
 2515 0074 BD46     		mov	sp, r7
 2516 0076 80BC     		pop	{r7}
 2517 0078 7047     		bx	lr
 2518              		.cfi_endproc
 2519              	.LFE51:
 2521 007a 00BF     		.section	.text.UART_FullModemGetStatus,"ax",%progbits
 2522              		.align	2
 2523              		.global	UART_FullModemGetStatus
 2524              		.thumb
 2525              		.thumb_func
 2527              	UART_FullModemGetStatus:
 2528              	.LFB52:
1190:..//common/src/lpc17xx_uart.c **** 
1191:..//common/src/lpc17xx_uart.c **** 
1192:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
1193:..//common/src/lpc17xx_uart.c ****  * @brief		Get current status of modem status register
1194:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1195:..//common/src/lpc17xx_uart.c ****  * @return 		Current value of modem status register
1196:..//common/src/lpc17xx_uart.c ****  * Note:	The return value of this function must be ANDed with each member
1197:..//common/src/lpc17xx_uart.c ****  * 			UART_MODEM_STAT_type enumeration to determine current flag status
1198:..//common/src/lpc17xx_uart.c ****  * 			corresponding to each modem flag status. Because some flags in
1199:..//common/src/lpc17xx_uart.c ****  * 			modem status register will be cleared after reading, the next reading
1200:..//common/src/lpc17xx_uart.c ****  * 			modem register could not be correct. So this function used to
1201:..//common/src/lpc17xx_uart.c ****  * 			read modem status register in one time only, then the return value
1202:..//common/src/lpc17xx_uart.c ****  * 			used to check all flags.
1203:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
1204:..//common/src/lpc17xx_uart.c **** uint8_t UART_FullModemGetStatus(LPC_UART1_TypeDef *UARTx)
1205:..//common/src/lpc17xx_uart.c **** {
 2529              		.loc 1 1205 0
 2530              		.cfi_startproc
 2531              		@ args = 0, pretend = 0, frame = 8
 2532              		@ frame_needed = 1, uses_anonymous_args = 0
 2533              		@ link register save eliminated.
 2534 0000 80B4     		push	{r7}
 2535              	.LCFI69:
 2536              		.cfi_def_cfa_offset 4
 2537 0002 83B0     		sub	sp, sp, #12
 2538              	.LCFI70:
 2539              		.cfi_def_cfa_offset 16
 2540 0004 00AF     		add	r7, sp, #0
 2541              		.cfi_offset 7, -4
 2542              	.LCFI71:
 2543              		.cfi_def_cfa_register 7
 2544 0006 7860     		str	r0, [r7, #4]
1206:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART1_MODEM(UARTx));
1207:..//common/src/lpc17xx_uart.c **** 	return ((UARTx->MSR) & UART1_MSR_BITMASK);
 2545              		.loc 1 1207 0
 2546 0008 7B68     		ldr	r3, [r7, #4]
 2547 000a 1B7E     		ldrb	r3, [r3, #24]
 2548 000c DBB2     		uxtb	r3, r3
1208:..//common/src/lpc17xx_uart.c **** }
 2549              		.loc 1 1208 0
 2550 000e 1846     		mov	r0, r3
 2551 0010 07F10C07 		add	r7, r7, #12
 2552 0014 BD46     		mov	sp, r7
 2553 0016 80BC     		pop	{r7}
 2554 0018 7047     		bx	lr
 2555              		.cfi_endproc
 2556              	.LFE52:
 2558 001a 00BF     		.section	.text.UART_RS485Config,"ax",%progbits
 2559              		.align	2
 2560              		.global	UART_RS485Config
 2561              		.thumb
 2562              		.thumb_func
 2564              	UART_RS485Config:
 2565              	.LFB53:
1209:..//common/src/lpc17xx_uart.c **** 
1210:..//common/src/lpc17xx_uart.c **** 
1211:..//common/src/lpc17xx_uart.c **** /* UART RS485 functions --------------------------------------------------------------*/
1212:..//common/src/lpc17xx_uart.c **** 
1213:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
1214:..//common/src/lpc17xx_uart.c ****  * @brief		Configure UART peripheral in RS485 mode according to the specified
1215:..//common/src/lpc17xx_uart.c **** *               parameters in the RS485ConfigStruct.
1216:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1217:..//common/src/lpc17xx_uart.c ****  * @param[in]	RS485ConfigStruct Pointer to a UART1_RS485_CTRLCFG_Type structure
1218:..//common/src/lpc17xx_uart.c **** *                    that contains the configuration information for specified UART
1219:..//common/src/lpc17xx_uart.c **** *                    in RS485 mode.
1220:..//common/src/lpc17xx_uart.c ****  * @return		None
1221:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
1222:..//common/src/lpc17xx_uart.c **** void UART_RS485Config(LPC_UART1_TypeDef *UARTx, UART1_RS485_CTRLCFG_Type *RS485ConfigStruct)
1223:..//common/src/lpc17xx_uart.c **** {
 2566              		.loc 1 1223 0
 2567              		.cfi_startproc
 2568              		@ args = 0, pretend = 0, frame = 16
 2569              		@ frame_needed = 1, uses_anonymous_args = 0
 2570              		@ link register save eliminated.
 2571 0000 80B4     		push	{r7}
 2572              	.LCFI72:
 2573              		.cfi_def_cfa_offset 4
 2574 0002 85B0     		sub	sp, sp, #20
 2575              	.LCFI73:
 2576              		.cfi_def_cfa_offset 24
 2577 0004 00AF     		add	r7, sp, #0
 2578              		.cfi_offset 7, -4
 2579              	.LCFI74:
 2580              		.cfi_def_cfa_register 7
 2581 0006 7860     		str	r0, [r7, #4]
 2582 0008 3960     		str	r1, [r7, #0]
1224:..//common/src/lpc17xx_uart.c **** 	uint32_t tmp;
1225:..//common/src/lpc17xx_uart.c **** 
1226:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART1_MODEM(UARTx));
1227:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_FUNCTIONALSTATE(RS485ConfigStruct->AutoAddrDetect_State));
1228:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_FUNCTIONALSTATE(RS485ConfigStruct->AutoDirCtrl_State));
1229:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART1_RS485_CFG_DELAYVALUE(RS485ConfigStruct->DelayValue));
1230:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_SETSTATE(RS485ConfigStruct->DirCtrlPol_Level));
1231:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART_RS485_DIRCTRL_PIN(RS485ConfigStruct->DirCtrlPin));
1232:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_UART1_RS485_CFG_MATCHADDRVALUE(RS485ConfigStruct->MatchAddrValue));
1233:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_FUNCTIONALSTATE(RS485ConfigStruct->NormalMultiDropMode_State));
1234:..//common/src/lpc17xx_uart.c **** 	// CHECK_PARAM(PARAM_FUNCTIONALSTATE(RS485ConfigStruct->Rx_State));
1235:..//common/src/lpc17xx_uart.c **** 
1236:..//common/src/lpc17xx_uart.c **** 	tmp = 0;
 2583              		.loc 1 1236 0
 2584 000a 4FF00003 		mov	r3, #0
 2585 000e FB60     		str	r3, [r7, #12]
1237:..//common/src/lpc17xx_uart.c **** 	// If Auto Direction Control is enabled -  This function is used in Master mode
1238:..//common/src/lpc17xx_uart.c **** 	if (RS485ConfigStruct->AutoDirCtrl_State == ENABLE)
 2586              		.loc 1 1238 0
 2587 0010 3B68     		ldr	r3, [r7, #0]
 2588 0012 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 2589 0014 012B     		cmp	r3, #1
 2590 0016 18D1     		bne	.L208
1239:..//common/src/lpc17xx_uart.c **** 	{
1240:..//common/src/lpc17xx_uart.c **** 		tmp |= UART1_RS485CTRL_DCTRL_EN;
 2591              		.loc 1 1240 0
 2592 0018 FB68     		ldr	r3, [r7, #12]
 2593 001a 43F01003 		orr	r3, r3, #16
 2594 001e FB60     		str	r3, [r7, #12]
1241:..//common/src/lpc17xx_uart.c **** 
1242:..//common/src/lpc17xx_uart.c **** 		// Set polar
1243:..//common/src/lpc17xx_uart.c **** 		if (RS485ConfigStruct->DirCtrlPol_Level == SET)
 2595              		.loc 1 1243 0
 2596 0020 3B68     		ldr	r3, [r7, #0]
 2597 0022 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 2598 0024 012B     		cmp	r3, #1
 2599 0026 03D1     		bne	.L209
1244:..//common/src/lpc17xx_uart.c **** 		{
1245:..//common/src/lpc17xx_uart.c **** 			tmp |= UART1_RS485CTRL_OINV_1;
 2600              		.loc 1 1245 0
 2601 0028 FB68     		ldr	r3, [r7, #12]
 2602 002a 43F02003 		orr	r3, r3, #32
 2603 002e FB60     		str	r3, [r7, #12]
 2604              	.L209:
1246:..//common/src/lpc17xx_uart.c **** 		}
1247:..//common/src/lpc17xx_uart.c **** 
1248:..//common/src/lpc17xx_uart.c **** 		// Set pin according to
1249:..//common/src/lpc17xx_uart.c **** 		if (RS485ConfigStruct->DirCtrlPin == UART1_RS485_DIRCTRL_DTR)
 2605              		.loc 1 1249 0
 2606 0030 3B68     		ldr	r3, [r7, #0]
 2607 0032 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 2608 0034 012B     		cmp	r3, #1
 2609 0036 03D1     		bne	.L210
1250:..//common/src/lpc17xx_uart.c **** 		{
1251:..//common/src/lpc17xx_uart.c **** 			tmp |= UART1_RS485CTRL_SEL_DTR;
 2610              		.loc 1 1251 0
 2611 0038 FB68     		ldr	r3, [r7, #12]
 2612 003a 43F00803 		orr	r3, r3, #8
 2613 003e FB60     		str	r3, [r7, #12]
 2614              	.L210:
1252:..//common/src/lpc17xx_uart.c **** 		}
1253:..//common/src/lpc17xx_uart.c **** 
1254:..//common/src/lpc17xx_uart.c **** 		// Fill delay time
1255:..//common/src/lpc17xx_uart.c **** 		UARTx->RS485DLY = RS485ConfigStruct->DelayValue & UART1_RS485DLY_BITMASK;
 2615              		.loc 1 1255 0
 2616 0040 3B68     		ldr	r3, [r7, #0]
 2617 0042 DA79     		ldrb	r2, [r3, #7]	@ zero_extendqisi2
 2618 0044 7B68     		ldr	r3, [r7, #4]
 2619 0046 83F85420 		strb	r2, [r3, #84]
 2620              	.L208:
1256:..//common/src/lpc17xx_uart.c **** 	}
1257:..//common/src/lpc17xx_uart.c **** 
1258:..//common/src/lpc17xx_uart.c **** 	// MultiDrop mode is enable
1259:..//common/src/lpc17xx_uart.c **** 	if (RS485ConfigStruct->NormalMultiDropMode_State == ENABLE)
 2621              		.loc 1 1259 0
 2622 004a 3B68     		ldr	r3, [r7, #0]
 2623 004c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 2624 004e 012B     		cmp	r3, #1
 2625 0050 03D1     		bne	.L211
1260:..//common/src/lpc17xx_uart.c **** 	{
1261:..//common/src/lpc17xx_uart.c **** 		tmp |= UART1_RS485CTRL_NMM_EN;
 2626              		.loc 1 1261 0
 2627 0052 FB68     		ldr	r3, [r7, #12]
 2628 0054 43F00103 		orr	r3, r3, #1
 2629 0058 FB60     		str	r3, [r7, #12]
 2630              	.L211:
1262:..//common/src/lpc17xx_uart.c **** 	}
1263:..//common/src/lpc17xx_uart.c **** 
1264:..//common/src/lpc17xx_uart.c **** 	// Auto Address Detect function
1265:..//common/src/lpc17xx_uart.c **** 	if (RS485ConfigStruct->AutoAddrDetect_State == ENABLE)
 2631              		.loc 1 1265 0
 2632 005a 3B68     		ldr	r3, [r7, #0]
 2633 005c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 2634 005e 012B     		cmp	r3, #1
 2635 0060 08D1     		bne	.L212
1266:..//common/src/lpc17xx_uart.c **** 	{
1267:..//common/src/lpc17xx_uart.c **** 		tmp |= UART1_RS485CTRL_AADEN;
 2636              		.loc 1 1267 0
 2637 0062 FB68     		ldr	r3, [r7, #12]
 2638 0064 43F00403 		orr	r3, r3, #4
 2639 0068 FB60     		str	r3, [r7, #12]
1268:..//common/src/lpc17xx_uart.c **** 		// Fill Match Address
1269:..//common/src/lpc17xx_uart.c **** 		UARTx->ADRMATCH = RS485ConfigStruct->MatchAddrValue & UART1_RS485ADRMATCH_BITMASK;
 2640              		.loc 1 1269 0
 2641 006a 3B68     		ldr	r3, [r7, #0]
 2642 006c 9A79     		ldrb	r2, [r3, #6]	@ zero_extendqisi2
 2643 006e 7B68     		ldr	r3, [r7, #4]
 2644 0070 83F85020 		strb	r2, [r3, #80]
 2645              	.L212:
1270:..//common/src/lpc17xx_uart.c **** 	}
1271:..//common/src/lpc17xx_uart.c **** 
1272:..//common/src/lpc17xx_uart.c **** 
1273:..//common/src/lpc17xx_uart.c **** 	// Receiver is disable
1274:..//common/src/lpc17xx_uart.c **** 	if (RS485ConfigStruct->Rx_State == DISABLE)
 2646              		.loc 1 1274 0
 2647 0074 3B68     		ldr	r3, [r7, #0]
 2648 0076 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2649 0078 002B     		cmp	r3, #0
 2650 007a 03D1     		bne	.L213
1275:..//common/src/lpc17xx_uart.c **** 	{
1276:..//common/src/lpc17xx_uart.c **** 		tmp |= UART1_RS485CTRL_RX_DIS;
 2651              		.loc 1 1276 0
 2652 007c FB68     		ldr	r3, [r7, #12]
 2653 007e 43F00203 		orr	r3, r3, #2
 2654 0082 FB60     		str	r3, [r7, #12]
 2655              	.L213:
1277:..//common/src/lpc17xx_uart.c **** 	}
1278:..//common/src/lpc17xx_uart.c **** 
1279:..//common/src/lpc17xx_uart.c **** 	// write back to RS485 control register
1280:..//common/src/lpc17xx_uart.c **** 	UARTx->RS485CTRL = tmp & UART1_RS485CTRL_BITMASK;
 2656              		.loc 1 1280 0
 2657 0084 FB68     		ldr	r3, [r7, #12]
 2658 0086 DBB2     		uxtb	r3, r3
 2659 0088 03F03F03 		and	r3, r3, #63
 2660 008c 7A68     		ldr	r2, [r7, #4]
 2661 008e 82F84C30 		strb	r3, [r2, #76]
1281:..//common/src/lpc17xx_uart.c **** 
1282:..//common/src/lpc17xx_uart.c **** 	// Enable Parity function and leave parity in stick '0' parity as default
1283:..//common/src/lpc17xx_uart.c **** 	UARTx->LCR |= (UART_LCR_PARITY_F_0 | UART_LCR_PARITY_EN);
 2662              		.loc 1 1283 0
 2663 0092 7B68     		ldr	r3, [r7, #4]
 2664 0094 1B7B     		ldrb	r3, [r3, #12]
 2665 0096 DBB2     		uxtb	r3, r3
 2666 0098 43F03803 		orr	r3, r3, #56
 2667 009c DAB2     		uxtb	r2, r3
 2668 009e 7B68     		ldr	r3, [r7, #4]
 2669 00a0 1A73     		strb	r2, [r3, #12]
1284:..//common/src/lpc17xx_uart.c **** }
 2670              		.loc 1 1284 0
 2671 00a2 07F11407 		add	r7, r7, #20
 2672 00a6 BD46     		mov	sp, r7
 2673 00a8 80BC     		pop	{r7}
 2674 00aa 7047     		bx	lr
 2675              		.cfi_endproc
 2676              	.LFE53:
 2678              		.section	.text.UART_RS485ReceiverCmd,"ax",%progbits
 2679              		.align	2
 2680              		.global	UART_RS485ReceiverCmd
 2681              		.thumb
 2682              		.thumb_func
 2684              	UART_RS485ReceiverCmd:
 2685              	.LFB54:
1285:..//common/src/lpc17xx_uart.c **** 
1286:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
1287:..//common/src/lpc17xx_uart.c ****  * @brief		Enable/Disable receiver in RS485 module in UART1
1288:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1289:..//common/src/lpc17xx_uart.c ****  * @param[in]	NewState	New State of command, should be:
1290:..//common/src/lpc17xx_uart.c ****  * 							- ENABLE: Enable this function.
1291:..//common/src/lpc17xx_uart.c ****  * 							- DISABLE: Disable this function.
1292:..//common/src/lpc17xx_uart.c ****  * @return		None
1293:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
1294:..//common/src/lpc17xx_uart.c **** void UART_RS485ReceiverCmd(LPC_UART1_TypeDef *UARTx, FunctionalState NewState)
1295:..//common/src/lpc17xx_uart.c **** {
 2686              		.loc 1 1295 0
 2687              		.cfi_startproc
 2688              		@ args = 0, pretend = 0, frame = 8
 2689              		@ frame_needed = 1, uses_anonymous_args = 0
 2690              		@ link register save eliminated.
 2691 0000 80B4     		push	{r7}
 2692              	.LCFI75:
 2693              		.cfi_def_cfa_offset 4
 2694 0002 83B0     		sub	sp, sp, #12
 2695              	.LCFI76:
 2696              		.cfi_def_cfa_offset 16
 2697 0004 00AF     		add	r7, sp, #0
 2698              		.cfi_offset 7, -4
 2699              	.LCFI77:
 2700              		.cfi_def_cfa_register 7
 2701 0006 7860     		str	r0, [r7, #4]
 2702 0008 0B46     		mov	r3, r1
 2703 000a FB70     		strb	r3, [r7, #3]
1296:..//common/src/lpc17xx_uart.c **** 	if (NewState == ENABLE){
 2704              		.loc 1 1296 0
 2705 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2706 000e 012B     		cmp	r3, #1
 2707 0010 09D1     		bne	.L216
1297:..//common/src/lpc17xx_uart.c **** 		UARTx->RS485CTRL &= ~UART1_RS485CTRL_RX_DIS;
 2708              		.loc 1 1297 0
 2709 0012 7B68     		ldr	r3, [r7, #4]
 2710 0014 93F84C30 		ldrb	r3, [r3, #76]
 2711 0018 DBB2     		uxtb	r3, r3
 2712 001a 03F0FD03 		and	r3, r3, #253
 2713 001e 7A68     		ldr	r2, [r7, #4]
 2714 0020 82F84C30 		strb	r3, [r2, #76]
 2715 0024 09E0     		b	.L218
 2716              	.L216:
1298:..//common/src/lpc17xx_uart.c **** 	} else {
1299:..//common/src/lpc17xx_uart.c **** 		UARTx->RS485CTRL |= UART1_RS485CTRL_RX_DIS;
 2717              		.loc 1 1299 0
 2718 0026 7B68     		ldr	r3, [r7, #4]
 2719 0028 93F84C30 		ldrb	r3, [r3, #76]
 2720 002c DBB2     		uxtb	r3, r3
 2721 002e 43F00203 		orr	r3, r3, #2
 2722 0032 DAB2     		uxtb	r2, r3
 2723 0034 7B68     		ldr	r3, [r7, #4]
 2724 0036 83F84C20 		strb	r2, [r3, #76]
 2725              	.L218:
1300:..//common/src/lpc17xx_uart.c **** 	}
1301:..//common/src/lpc17xx_uart.c **** }
 2726              		.loc 1 1301 0
 2727 003a 07F10C07 		add	r7, r7, #12
 2728 003e BD46     		mov	sp, r7
 2729 0040 80BC     		pop	{r7}
 2730 0042 7047     		bx	lr
 2731              		.cfi_endproc
 2732              	.LFE54:
 2734              		.section	.text.UART_RS485Send,"ax",%progbits
 2735              		.align	2
 2736              		.global	UART_RS485Send
 2737              		.thumb
 2738              		.thumb_func
 2740              	UART_RS485Send:
 2741              	.LFB55:
1302:..//common/src/lpc17xx_uart.c **** 
1303:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
1304:..//common/src/lpc17xx_uart.c ****  * @brief		Send data on RS485 bus with specified parity stick value (9-bit mode).
1305:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1306:..//common/src/lpc17xx_uart.c ****  * @param[in]	pDatFrm 	Pointer to data frame.
1307:..//common/src/lpc17xx_uart.c ****  * @param[in]	size		Size of data.
1308:..//common/src/lpc17xx_uart.c ****  * @param[in]	ParityStick	Parity Stick value, should be 0 or 1.
1309:..//common/src/lpc17xx_uart.c ****  * @return		None
1310:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
1311:..//common/src/lpc17xx_uart.c **** uint32_t UART_RS485Send(LPC_UART1_TypeDef *UARTx, uint8_t *pDatFrm, \
1312:..//common/src/lpc17xx_uart.c **** 					uint32_t size, uint8_t ParityStick)
1313:..//common/src/lpc17xx_uart.c **** {
 2742              		.loc 1 1313 0
 2743              		.cfi_startproc
 2744              		@ args = 0, pretend = 0, frame = 24
 2745              		@ frame_needed = 1, uses_anonymous_args = 0
 2746 0000 80B5     		push	{r7, lr}
 2747              	.LCFI78:
 2748              		.cfi_def_cfa_offset 8
 2749 0002 86B0     		sub	sp, sp, #24
 2750              	.LCFI79:
 2751              		.cfi_def_cfa_offset 32
 2752 0004 00AF     		add	r7, sp, #0
 2753              		.cfi_offset 14, -4
 2754              		.cfi_offset 7, -8
 2755              	.LCFI80:
 2756              		.cfi_def_cfa_register 7
 2757 0006 F860     		str	r0, [r7, #12]
 2758 0008 B960     		str	r1, [r7, #8]
 2759 000a 7A60     		str	r2, [r7, #4]
 2760 000c FB70     		strb	r3, [r7, #3]
1314:..//common/src/lpc17xx_uart.c **** 	uint8_t tmp, save;
1315:..//common/src/lpc17xx_uart.c **** 	uint32_t cnt;
1316:..//common/src/lpc17xx_uart.c **** 
1317:..//common/src/lpc17xx_uart.c **** 	if (ParityStick){
 2761              		.loc 1 1317 0
 2762 000e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2763 0010 002B     		cmp	r3, #0
 2764 0012 23D0     		beq	.L220
1318:..//common/src/lpc17xx_uart.c **** 		save = tmp = UARTx->LCR & UART_LCR_BITMASK;
 2765              		.loc 1 1318 0
 2766 0014 FB68     		ldr	r3, [r7, #12]
 2767 0016 1B7B     		ldrb	r3, [r3, #12]
 2768 0018 BB74     		strb	r3, [r7, #18]
 2769 001a BB7C     		ldrb	r3, [r7, #18]
 2770 001c FB74     		strb	r3, [r7, #19]
1319:..//common/src/lpc17xx_uart.c **** 		tmp &= ~(UART_LCR_PARITY_EVEN);
 2771              		.loc 1 1319 0
 2772 001e BB7C     		ldrb	r3, [r7, #18]
 2773 0020 23F01003 		bic	r3, r3, #16
 2774 0024 BB74     		strb	r3, [r7, #18]
1320:..//common/src/lpc17xx_uart.c **** 		UARTx->LCR = tmp;
 2775              		.loc 1 1320 0
 2776 0026 FB68     		ldr	r3, [r7, #12]
 2777 0028 BA7C     		ldrb	r2, [r7, #18]
 2778 002a 1A73     		strb	r2, [r3, #12]
1321:..//common/src/lpc17xx_uart.c **** 		cnt = UART_Send((LPC_UART_TypeDef *)UARTx, pDatFrm, size, BLOCKING);
 2779              		.loc 1 1321 0
 2780 002c FB68     		ldr	r3, [r7, #12]
 2781 002e 1846     		mov	r0, r3
 2782 0030 B968     		ldr	r1, [r7, #8]
 2783 0032 7A68     		ldr	r2, [r7, #4]
 2784 0034 4FF00103 		mov	r3, #1
 2785 0038 40F2000C 		movw	ip, #:lower16:UART_Send
 2786 003c C0F2000C 		movt	ip, #:upper16:UART_Send
 2787 0040 E047     		blx	ip
 2788 0042 0346     		mov	r3, r0
 2789 0044 7B61     		str	r3, [r7, #20]
 2790              	.L221:
1322:..//common/src/lpc17xx_uart.c **** 		while (!(UARTx->LSR & UART_LSR_TEMT));
 2791              		.loc 1 1322 0
 2792 0046 FB68     		ldr	r3, [r7, #12]
 2793 0048 1B7D     		ldrb	r3, [r3, #20]
 2794 004a DBB2     		uxtb	r3, r3
 2795 004c 03F04003 		and	r3, r3, #64
 2796 0050 002B     		cmp	r3, #0
 2797 0052 F8D0     		beq	.L221
1323:..//common/src/lpc17xx_uart.c **** 		UARTx->LCR = save;
 2798              		.loc 1 1323 0
 2799 0054 FB68     		ldr	r3, [r7, #12]
 2800 0056 FA7C     		ldrb	r2, [r7, #19]
 2801 0058 1A73     		strb	r2, [r3, #12]
 2802 005a 13E0     		b	.L222
 2803              	.L220:
1324:..//common/src/lpc17xx_uart.c **** 	} else {
1325:..//common/src/lpc17xx_uart.c **** 		cnt = UART_Send((LPC_UART_TypeDef *)UARTx, pDatFrm, size, BLOCKING);
 2804              		.loc 1 1325 0
 2805 005c FB68     		ldr	r3, [r7, #12]
 2806 005e 1846     		mov	r0, r3
 2807 0060 B968     		ldr	r1, [r7, #8]
 2808 0062 7A68     		ldr	r2, [r7, #4]
 2809 0064 4FF00103 		mov	r3, #1
 2810 0068 40F2000C 		movw	ip, #:lower16:UART_Send
 2811 006c C0F2000C 		movt	ip, #:upper16:UART_Send
 2812 0070 E047     		blx	ip
 2813 0072 0346     		mov	r3, r0
 2814 0074 7B61     		str	r3, [r7, #20]
 2815              	.L223:
1326:..//common/src/lpc17xx_uart.c **** 		while (!(UARTx->LSR & UART_LSR_TEMT));
 2816              		.loc 1 1326 0
 2817 0076 FB68     		ldr	r3, [r7, #12]
 2818 0078 1B7D     		ldrb	r3, [r3, #20]
 2819 007a DBB2     		uxtb	r3, r3
 2820 007c 03F04003 		and	r3, r3, #64
 2821 0080 002B     		cmp	r3, #0
 2822 0082 F8D0     		beq	.L223
 2823              	.L222:
1327:..//common/src/lpc17xx_uart.c **** 	}
1328:..//common/src/lpc17xx_uart.c **** 	return cnt;
 2824              		.loc 1 1328 0
 2825 0084 7B69     		ldr	r3, [r7, #20]
1329:..//common/src/lpc17xx_uart.c **** }
 2826              		.loc 1 1329 0
 2827 0086 1846     		mov	r0, r3
 2828 0088 07F11807 		add	r7, r7, #24
 2829 008c BD46     		mov	sp, r7
 2830 008e 80BD     		pop	{r7, pc}
 2831              		.cfi_endproc
 2832              	.LFE55:
 2834              		.section	.text.UART_RS485SendSlvAddr,"ax",%progbits
 2835              		.align	2
 2836              		.global	UART_RS485SendSlvAddr
 2837              		.thumb
 2838              		.thumb_func
 2840              	UART_RS485SendSlvAddr:
 2841              	.LFB56:
1330:..//common/src/lpc17xx_uart.c **** 
1331:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
1332:..//common/src/lpc17xx_uart.c ****  * @brief		Send Slave address frames on RS485 bus.
1333:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1334:..//common/src/lpc17xx_uart.c ****  * @param[in]	SlvAddr Slave Address.
1335:..//common/src/lpc17xx_uart.c ****  * @return		None
1336:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
1337:..//common/src/lpc17xx_uart.c **** void UART_RS485SendSlvAddr(LPC_UART1_TypeDef *UARTx, uint8_t SlvAddr)
1338:..//common/src/lpc17xx_uart.c **** {
 2842              		.loc 1 1338 0
 2843              		.cfi_startproc
 2844              		@ args = 0, pretend = 0, frame = 8
 2845              		@ frame_needed = 1, uses_anonymous_args = 0
 2846 0000 80B5     		push	{r7, lr}
 2847              	.LCFI81:
 2848              		.cfi_def_cfa_offset 8
 2849 0002 82B0     		sub	sp, sp, #8
 2850              	.LCFI82:
 2851              		.cfi_def_cfa_offset 16
 2852 0004 00AF     		add	r7, sp, #0
 2853              		.cfi_offset 14, -4
 2854              		.cfi_offset 7, -8
 2855              	.LCFI83:
 2856              		.cfi_def_cfa_register 7
 2857 0006 7860     		str	r0, [r7, #4]
 2858 0008 0B46     		mov	r3, r1
 2859 000a FB70     		strb	r3, [r7, #3]
1339:..//common/src/lpc17xx_uart.c **** 	UART_RS485Send(UARTx, &SlvAddr, 1, 1);
 2860              		.loc 1 1339 0
 2861 000c 07F10303 		add	r3, r7, #3
 2862 0010 7868     		ldr	r0, [r7, #4]
 2863 0012 1946     		mov	r1, r3
 2864 0014 4FF00102 		mov	r2, #1
 2865 0018 4FF00103 		mov	r3, #1
 2866 001c 40F2000C 		movw	ip, #:lower16:UART_RS485Send
 2867 0020 C0F2000C 		movt	ip, #:upper16:UART_RS485Send
 2868 0024 E047     		blx	ip
1340:..//common/src/lpc17xx_uart.c **** }
 2869              		.loc 1 1340 0
 2870 0026 07F10807 		add	r7, r7, #8
 2871 002a BD46     		mov	sp, r7
 2872 002c 80BD     		pop	{r7, pc}
 2873              		.cfi_endproc
 2874              	.LFE56:
 2876 002e 00BF     		.section	.text.UART_RS485SendData,"ax",%progbits
 2877              		.align	2
 2878              		.global	UART_RS485SendData
 2879              		.thumb
 2880              		.thumb_func
 2882              	UART_RS485SendData:
 2883              	.LFB57:
1341:..//common/src/lpc17xx_uart.c **** 
1342:..//common/src/lpc17xx_uart.c **** /*********************************************************************//**
1343:..//common/src/lpc17xx_uart.c ****  * @brief		Send Data frames on RS485 bus.
1344:..//common/src/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1345:..//common/src/lpc17xx_uart.c ****  * @param[in]	pData Pointer to data to be sent.
1346:..//common/src/lpc17xx_uart.c ****  * @param[in]	size Size of data frame to be sent.
1347:..//common/src/lpc17xx_uart.c ****  * @return		None
1348:..//common/src/lpc17xx_uart.c ****  **********************************************************************/
1349:..//common/src/lpc17xx_uart.c **** uint32_t UART_RS485SendData(LPC_UART1_TypeDef *UARTx, uint8_t *pData, uint32_t size)
1350:..//common/src/lpc17xx_uart.c **** {
 2884              		.loc 1 1350 0
 2885              		.cfi_startproc
 2886              		@ args = 0, pretend = 0, frame = 16
 2887              		@ frame_needed = 1, uses_anonymous_args = 0
 2888 0000 80B5     		push	{r7, lr}
 2889              	.LCFI84:
 2890              		.cfi_def_cfa_offset 8
 2891 0002 84B0     		sub	sp, sp, #16
 2892              	.LCFI85:
 2893              		.cfi_def_cfa_offset 24
 2894 0004 00AF     		add	r7, sp, #0
 2895              		.cfi_offset 14, -4
 2896              		.cfi_offset 7, -8
 2897              	.LCFI86:
 2898              		.cfi_def_cfa_register 7
 2899 0006 F860     		str	r0, [r7, #12]
 2900 0008 B960     		str	r1, [r7, #8]
 2901 000a 7A60     		str	r2, [r7, #4]
1351:..//common/src/lpc17xx_uart.c **** 	return (UART_RS485Send(UARTx, pData, size, 0));
 2902              		.loc 1 1351 0
 2903 000c F868     		ldr	r0, [r7, #12]
 2904 000e B968     		ldr	r1, [r7, #8]
 2905 0010 7A68     		ldr	r2, [r7, #4]
 2906 0012 4FF00003 		mov	r3, #0
 2907 0016 40F2000C 		movw	ip, #:lower16:UART_RS485Send
 2908 001a C0F2000C 		movt	ip, #:upper16:UART_RS485Send
 2909 001e E047     		blx	ip
 2910 0020 0346     		mov	r3, r0
1352:..//common/src/lpc17xx_uart.c **** }
 2911              		.loc 1 1352 0
 2912 0022 1846     		mov	r0, r3
 2913 0024 07F11007 		add	r7, r7, #16
 2914 0028 BD46     		mov	sp, r7
 2915 002a 80BD     		pop	{r7, pc}
 2916              		.cfi_endproc
 2917              	.LFE57:
 2919              		.text
 2920              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 lpc17xx_uart.c
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:24     .text.uart_set_divisors:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:29     .text.uart_set_divisors:00000000 uart_set_divisors
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:378    .text.UART_Init:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:383    .text.UART_Init:00000000 UART_Init
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:694    .text.UART_Init:00000248 $d
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:700    .text.UART_Init:00000258 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:756    .text.UART_DeInit:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:761    .text.UART_DeInit:00000000 UART_DeInit
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2087   .text.UART_TxCmd:00000000 UART_TxCmd
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:845    .text.UART_ConfigStructInit:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:850    .text.UART_ConfigStructInit:00000000 UART_ConfigStructInit
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:893    .text.UART_SendByte:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:898    .text.UART_SendByte:00000000 UART_SendByte
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:944    .text.UART_ReceiveByte:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:949    .text.UART_ReceiveByte:00000000 UART_ReceiveByte
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:994    .text.UART_Send:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:999    .text.UART_Send:00000000 UART_Send
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1189   .text.UART_Receive:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1194   .text.UART_Receive:00000000 UART_Receive
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1350   .text.UART_ForceBreak:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1355   .text.UART_ForceBreak:00000000 UART_ForceBreak
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1407   .text.UART_IntConfig:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1412   .text.UART_IntConfig:00000000 UART_IntConfig
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1442   .text.UART_IntConfig:0000001c $d
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1451   .text.UART_IntConfig:00000038 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1558   .text.UART_GetLineStatus:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1563   .text.UART_GetLineStatus:00000000 UART_GetLineStatus
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1609   .text.UART_GetIntId:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1614   .text.UART_GetIntId:00000000 UART_GetIntId
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1648   .text.UART_CheckBusy:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1653   .text.UART_CheckBusy:00000000 UART_CheckBusy
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1695   .text.UART_FIFOConfig:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1700   .text.UART_FIFOConfig:00000000 UART_FIFOConfig
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1820   .text.UART_FIFOConfigStructInit:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1825   .text.UART_FIFOConfigStructInit:00000000 UART_FIFOConfigStructInit
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1868   .text.UART_ABCmd:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:1873   .text.UART_ABCmd:00000000 UART_ABCmd
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2025   .text.UART_ABClearIntPending:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2030   .text.UART_ABClearIntPending:00000000 UART_ABClearIntPending
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2082   .text.UART_TxCmd:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2169   .text.UART_IrDAInvtInputCmd:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2174   .text.UART_IrDAInvtInputCmd:00000000 UART_IrDAInvtInputCmd
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2229   .text.UART_IrDACmd:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2234   .text.UART_IrDACmd:00000000 UART_IrDACmd
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2285   .text.UART_IrDAPulseDivConfig:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2290   .text.UART_IrDAPulseDivConfig:00000000 UART_IrDAPulseDivConfig
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2342   .text.UART_FullModemForcePinState:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2347   .text.UART_FullModemForcePinState:00000000 UART_FullModemForcePinState
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2430   .text.UART_FullModemConfigMode:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2435   .text.UART_FullModemConfigMode:00000000 UART_FullModemConfigMode
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2522   .text.UART_FullModemGetStatus:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2527   .text.UART_FullModemGetStatus:00000000 UART_FullModemGetStatus
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2559   .text.UART_RS485Config:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2564   .text.UART_RS485Config:00000000 UART_RS485Config
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2679   .text.UART_RS485ReceiverCmd:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2684   .text.UART_RS485ReceiverCmd:00000000 UART_RS485ReceiverCmd
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2735   .text.UART_RS485Send:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2740   .text.UART_RS485Send:00000000 UART_RS485Send
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2835   .text.UART_RS485SendSlvAddr:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2840   .text.UART_RS485SendSlvAddr:00000000 UART_RS485SendSlvAddr
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2877   .text.UART_RS485SendData:00000000 $t
C:\Users\ACURAP~1\AppData\Local\Temp\cctU3yPI.s:2882   .text.UART_RS485SendData:00000000 UART_RS485SendData
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
CLKPWR_GetPCLK
CLKPWR_ConfigPPWR
