package gapstone

const MIPS_OP_INVALID = 0 // Uninitialized.
const MIPS_OP_REG = 1     // Register operand.
const MIPS_OP_IMM = 2     // Immediate operand.
const MIPS_OP_MEM = 3     // Memory operand.

// Registers
const MIPS_REG_INVALID = 0
const MIPS_REG_0 = 1
const MIPS_REG_ZERO = MIPS_REG_0
const MIPS_REG_1 = 2
const MIPS_REG_AT = MIPS_REG_1
const MIPS_REG_2 = 3
const MIPS_REG_V0 = MIPS_REG_2
const MIPS_REG_3 = 4
const MIPS_REG_V1 = MIPS_REG_3
const MIPS_REG_4 = 5
const MIPS_REG_A0 = MIPS_REG_4
const MIPS_REG_5 = 6
const MIPS_REG_A1 = MIPS_REG_5
const MIPS_REG_6 = 7
const MIPS_REG_A2 = MIPS_REG_6
const MIPS_REG_7 = 8
const MIPS_REG_A3 = MIPS_REG_7
const MIPS_REG_8 = 9
const MIPS_REG_T0 = MIPS_REG_8
const MIPS_REG_9 = 10
const MIPS_REG_T1 = MIPS_REG_9
const MIPS_REG_10 = 11
const MIPS_REG_T2 = MIPS_REG_10
const MIPS_REG_11 = 12
const MIPS_REG_T3 = MIPS_REG_11
const MIPS_REG_12 = 13
const MIPS_REG_T4 = MIPS_REG_12
const MIPS_REG_13 = 14
const MIPS_REG_T5 = MIPS_REG_13
const MIPS_REG_14 = 15
const MIPS_REG_T6 = MIPS_REG_14
const MIPS_REG_15 = 16
const MIPS_REG_T7 = MIPS_REG_15
const MIPS_REG_16 = 17
const MIPS_REG_S0 = MIPS_REG_16
const MIPS_REG_17 = 18
const MIPS_REG_S1 = MIPS_REG_17
const MIPS_REG_18 = 19
const MIPS_REG_S2 = MIPS_REG_18
const MIPS_REG_19 = 20
const MIPS_REG_S3 = MIPS_REG_19
const MIPS_REG_20 = 21
const MIPS_REG_S4 = MIPS_REG_20
const MIPS_REG_21 = 22
const MIPS_REG_S5 = MIPS_REG_21
const MIPS_REG_22 = 23
const MIPS_REG_S6 = MIPS_REG_22
const MIPS_REG_23 = 24
const MIPS_REG_S7 = MIPS_REG_23
const MIPS_REG_24 = 25
const MIPS_REG_T8 = MIPS_REG_24
const MIPS_REG_25 = 26
const MIPS_REG_T9 = MIPS_REG_25
const MIPS_REG_26 = 27
const MIPS_REG_K0 = MIPS_REG_26
const MIPS_REG_27 = 28
const MIPS_REG_K1 = MIPS_REG_27
const MIPS_REG_28 = 29
const MIPS_REG_GP = MIPS_REG_28
const MIPS_REG_29 = 30
const MIPS_REG_SP = MIPS_REG_29
const MIPS_REG_30 = 31
const MIPS_REG_FP = MIPS_REG_30
const MIPS_REG_S8 = MIPS_REG_30
const MIPS_REG_31 = 32
const MIPS_REG_RA = MIPS_REG_31
const MIPS_REG_DSPCCOND = 33
const MIPS_REG_DSPCARRY = 34
const MIPS_REG_DSPEFI = 35
const MIPS_REG_DSPOUTFLAG = 36
const MIPS_REG_DSPOUTFLAG16_19 = 37
const MIPS_REG_DSPOUTFLAG20 = 38
const MIPS_REG_DSPOUTFLAG21 = 39
const MIPS_REG_DSPOUTFLAG22 = 40
const MIPS_REG_DSPOUTFLAG23 = 41
const MIPS_REG_DSPPOS = 42
const MIPS_REG_DSPSCOUNT = 43
const MIPS_REG_AC0 = 44
const MIPS_REG_HI0 = MIPS_REG_AC0
const MIPS_REG_AC1 = 45
const MIPS_REG_HI1 = MIPS_REG_AC1
const MIPS_REG_AC2 = 46
const MIPS_REG_HI2 = MIPS_REG_AC2
const MIPS_REG_AC3 = 47
const MIPS_REG_HI3 = MIPS_REG_AC3
const MIPS_REG_LO0 = MIPS_REG_HI0
const MIPS_REG_LO1 = MIPS_REG_HI1
const MIPS_REG_LO2 = MIPS_REG_HI2
const MIPS_REG_LO3 = MIPS_REG_HI3
const MIPS_REG_F0 = 48
const MIPS_REG_F1 = 49
const MIPS_REG_F2 = 50
const MIPS_REG_F3 = 51
const MIPS_REG_F4 = 52
const MIPS_REG_F5 = 53
const MIPS_REG_F6 = 54
const MIPS_REG_F7 = 55
const MIPS_REG_F8 = 56
const MIPS_REG_F9 = 57
const MIPS_REG_F10 = 58
const MIPS_REG_F11 = 59
const MIPS_REG_F12 = 60
const MIPS_REG_F13 = 61
const MIPS_REG_F14 = 62
const MIPS_REG_F15 = 63
const MIPS_REG_F16 = 64
const MIPS_REG_F17 = 65
const MIPS_REG_F18 = 66
const MIPS_REG_F19 = 67
const MIPS_REG_F20 = 68
const MIPS_REG_F21 = 69
const MIPS_REG_F22 = 70
const MIPS_REG_F23 = 71
const MIPS_REG_F24 = 72
const MIPS_REG_F25 = 73
const MIPS_REG_F26 = 74
const MIPS_REG_F27 = 75
const MIPS_REG_F28 = 76
const MIPS_REG_F29 = 77
const MIPS_REG_F30 = 78
const MIPS_REG_F31 = 79
const MIPS_REG_FCC0 = 80
const MIPS_REG_FCC1 = 81
const MIPS_REG_FCC2 = 82
const MIPS_REG_FCC3 = 83
const MIPS_REG_FCC4 = 84
const MIPS_REG_FCC5 = 85
const MIPS_REG_FCC6 = 86
const MIPS_REG_FCC7 = 87
const MIPS_REG_W0 = 88
const MIPS_REG_W1 = 89
const MIPS_REG_W2 = 90
const MIPS_REG_W3 = 91
const MIPS_REG_W4 = 92
const MIPS_REG_W5 = 93
const MIPS_REG_W6 = 94
const MIPS_REG_W7 = 95
const MIPS_REG_W8 = 96
const MIPS_REG_W9 = 97
const MIPS_REG_W10 = 98
const MIPS_REG_W11 = 99
const MIPS_REG_W12 = 100
const MIPS_REG_W13 = 101
const MIPS_REG_W14 = 102
const MIPS_REG_W15 = 103
const MIPS_REG_W16 = 104
const MIPS_REG_W17 = 105
const MIPS_REG_W18 = 106
const MIPS_REG_W19 = 107
const MIPS_REG_W20 = 108
const MIPS_REG_W21 = 109
const MIPS_REG_W22 = 110
const MIPS_REG_W23 = 111
const MIPS_REG_W24 = 112
const MIPS_REG_W25 = 113
const MIPS_REG_W26 = 114
const MIPS_REG_W27 = 115
const MIPS_REG_W28 = 116
const MIPS_REG_W29 = 117
const MIPS_REG_W30 = 118
const MIPS_REG_W31 = 119
const MIPS_REG_MAX = 120

// Instructions
const MIPS_INS_INVALID = 0
const MIPS_INS_ABSQ_S = 1
const MIPS_INS_ADD = 2
const MIPS_INS_ADDQH = 3
const MIPS_INS_ADDQH_R = 4
const MIPS_INS_ADDQ = 5
const MIPS_INS_ADDQ_S = 6
const MIPS_INS_ADDSC = 7
const MIPS_INS_ADDS_A = 8
const MIPS_INS_ADDS_S = 9
const MIPS_INS_ADDS_U = 10
const MIPS_INS_ADDUH = 11
const MIPS_INS_ADDUH_R = 12
const MIPS_INS_ADDU = 13
const MIPS_INS_ADDU_S = 14
const MIPS_INS_ADDVI = 15
const MIPS_INS_ADDV = 16
const MIPS_INS_ADDWC = 17
const MIPS_INS_ADD_A = 18
const MIPS_INS_ADDI = 19
const MIPS_INS_ADDIU = 20
const MIPS_INS_AND = 21
const MIPS_INS_ANDI = 22
const MIPS_INS_APPEND = 23
const MIPS_INS_ASUB_S = 24
const MIPS_INS_ASUB_U = 25
const MIPS_INS_AVER_S = 26
const MIPS_INS_AVER_U = 27
const MIPS_INS_AVE_S = 28
const MIPS_INS_AVE_U = 29
const MIPS_INS_BALIGN = 30
const MIPS_INS_BC1F = 31
const MIPS_INS_BC1T = 32
const MIPS_INS_BCLRI = 33
const MIPS_INS_BCLR = 34
const MIPS_INS_BEQ = 35
const MIPS_INS_BGEZ = 36
const MIPS_INS_BGEZAL = 37
const MIPS_INS_BGTZ = 38
const MIPS_INS_BINSLI = 39
const MIPS_INS_BINSL = 40
const MIPS_INS_BINSRI = 41
const MIPS_INS_BINSR = 42
const MIPS_INS_BITREV = 43
const MIPS_INS_BLEZ = 44
const MIPS_INS_BLTZ = 45
const MIPS_INS_BLTZAL = 46
const MIPS_INS_BMNZI = 47
const MIPS_INS_BMNZ = 48
const MIPS_INS_BMZI = 49
const MIPS_INS_BMZ = 50
const MIPS_INS_BNE = 51
const MIPS_INS_BNEGI = 52
const MIPS_INS_BNEG = 53
const MIPS_INS_BNZ = 54
const MIPS_INS_BPOSGE32 = 55
const MIPS_INS_BREAK = 56
const MIPS_INS_BSELI = 57
const MIPS_INS_BSEL = 58
const MIPS_INS_BSETI = 59
const MIPS_INS_BSET = 60
const MIPS_INS_BZ = 61
const MIPS_INS_BEQZ = 62
const MIPS_INS_B = 63
const MIPS_INS_BNEZ = 64
const MIPS_INS_BTEQZ = 65
const MIPS_INS_BTNEZ = 66
const MIPS_INS_CEIL = 67
const MIPS_INS_CEQI = 68
const MIPS_INS_CEQ = 69
const MIPS_INS_CFC1 = 70
const MIPS_INS_CFCMSA = 71
const MIPS_INS_CLEI_S = 72
const MIPS_INS_CLEI_U = 73
const MIPS_INS_CLE_S = 74
const MIPS_INS_CLE_U = 75
const MIPS_INS_CLO = 76
const MIPS_INS_CLTI_S = 77
const MIPS_INS_CLTI_U = 78
const MIPS_INS_CLT_S = 79
const MIPS_INS_CLT_U = 80
const MIPS_INS_CLZ = 81
const MIPS_INS_CMPGDU = 82
const MIPS_INS_CMPGU = 83
const MIPS_INS_CMPU = 84
const MIPS_INS_CMP = 85
const MIPS_INS_COPY_S = 86
const MIPS_INS_COPY_U = 87
const MIPS_INS_CTC1 = 88
const MIPS_INS_CTCMSA = 89
const MIPS_INS_CVT = 90
const MIPS_INS_C = 91
const MIPS_INS_CMPI = 92
const MIPS_INS_DADD = 93
const MIPS_INS_DADDI = 94
const MIPS_INS_DADDIU = 95
const MIPS_INS_DADDU = 96
const MIPS_INS_DCLO = 97
const MIPS_INS_DCLZ = 98
const MIPS_INS_DERET = 99
const MIPS_INS_DEXT = 100
const MIPS_INS_DEXTM = 101
const MIPS_INS_DEXTU = 102
const MIPS_INS_DI = 103
const MIPS_INS_DINS = 104
const MIPS_INS_DINSM = 105
const MIPS_INS_DINSU = 106
const MIPS_INS_DIV_S = 107
const MIPS_INS_DIV_U = 108
const MIPS_INS_DMFC0 = 109
const MIPS_INS_DMFC1 = 110
const MIPS_INS_DMFC2 = 111
const MIPS_INS_DMTC0 = 112
const MIPS_INS_DMTC1 = 113
const MIPS_INS_DMTC2 = 114
const MIPS_INS_DMULT = 115
const MIPS_INS_DMULTU = 116
const MIPS_INS_DOTP_S = 117
const MIPS_INS_DOTP_U = 118
const MIPS_INS_DPADD_S = 119
const MIPS_INS_DPADD_U = 120
const MIPS_INS_DPAQX_SA = 121
const MIPS_INS_DPAQX_S = 122
const MIPS_INS_DPAQ_SA = 123
const MIPS_INS_DPAQ_S = 124
const MIPS_INS_DPAU = 125
const MIPS_INS_DPAX = 126
const MIPS_INS_DPA = 127
const MIPS_INS_DPSQX_SA = 128
const MIPS_INS_DPSQX_S = 129
const MIPS_INS_DPSQ_SA = 130
const MIPS_INS_DPSQ_S = 131
const MIPS_INS_DPSUB_S = 132
const MIPS_INS_DPSUB_U = 133
const MIPS_INS_DPSU = 134
const MIPS_INS_DPSX = 135
const MIPS_INS_DPS = 136
const MIPS_INS_DROTR = 137
const MIPS_INS_DROTR32 = 138
const MIPS_INS_DROTRV = 139
const MIPS_INS_DSBH = 140
const MIPS_INS_DDIV = 141
const MIPS_INS_DSHD = 142
const MIPS_INS_DSLL = 143
const MIPS_INS_DSLL32 = 144
const MIPS_INS_DSLLV = 145
const MIPS_INS_DSRA = 146
const MIPS_INS_DSRA32 = 147
const MIPS_INS_DSRAV = 148
const MIPS_INS_DSRL = 149
const MIPS_INS_DSRL32 = 150
const MIPS_INS_DSRLV = 151
const MIPS_INS_DSUBU = 152
const MIPS_INS_DDIVU = 153
const MIPS_INS_DIV = 154
const MIPS_INS_DIVU = 155
const MIPS_INS_EI = 156
const MIPS_INS_ERET = 157
const MIPS_INS_EXT = 158
const MIPS_INS_EXTP = 159
const MIPS_INS_EXTPDP = 160
const MIPS_INS_EXTPDPV = 161
const MIPS_INS_EXTPV = 162
const MIPS_INS_EXTRV_RS = 163
const MIPS_INS_EXTRV_R = 164
const MIPS_INS_EXTRV_S = 165
const MIPS_INS_EXTRV = 166
const MIPS_INS_EXTR_RS = 167
const MIPS_INS_EXTR_R = 168
const MIPS_INS_EXTR_S = 169
const MIPS_INS_EXTR = 170
const MIPS_INS_ABS = 171
const MIPS_INS_FADD = 172
const MIPS_INS_FCAF = 173
const MIPS_INS_FCEQ = 174
const MIPS_INS_FCLASS = 175
const MIPS_INS_FCLE = 176
const MIPS_INS_FCLT = 177
const MIPS_INS_FCNE = 178
const MIPS_INS_FCOR = 179
const MIPS_INS_FCUEQ = 180
const MIPS_INS_FCULE = 181
const MIPS_INS_FCULT = 182
const MIPS_INS_FCUNE = 183
const MIPS_INS_FCUN = 184
const MIPS_INS_FDIV = 185
const MIPS_INS_FEXDO = 186
const MIPS_INS_FEXP2 = 187
const MIPS_INS_FEXUPL = 188
const MIPS_INS_FEXUPR = 189
const MIPS_INS_FFINT_S = 190
const MIPS_INS_FFINT_U = 191
const MIPS_INS_FFQL = 192
const MIPS_INS_FFQR = 193
const MIPS_INS_FILL = 194
const MIPS_INS_FLOG2 = 195
const MIPS_INS_FLOOR = 196
const MIPS_INS_FMADD = 197
const MIPS_INS_FMAX_A = 198
const MIPS_INS_FMAX = 199
const MIPS_INS_FMIN_A = 200
const MIPS_INS_FMIN = 201
const MIPS_INS_MOV = 202
const MIPS_INS_FMSUB = 203
const MIPS_INS_FMUL = 204
const MIPS_INS_MUL = 205
const MIPS_INS_NEG = 206
const MIPS_INS_FRCP = 207
const MIPS_INS_FRINT = 208
const MIPS_INS_FRSQRT = 209
const MIPS_INS_FSAF = 210
const MIPS_INS_FSEQ = 211
const MIPS_INS_FSLE = 212
const MIPS_INS_FSLT = 213
const MIPS_INS_FSNE = 214
const MIPS_INS_FSOR = 215
const MIPS_INS_FSQRT = 216
const MIPS_INS_SQRT = 217
const MIPS_INS_FSUB = 218
const MIPS_INS_SUB = 219
const MIPS_INS_FSUEQ = 220
const MIPS_INS_FSULE = 221
const MIPS_INS_FSULT = 222
const MIPS_INS_FSUNE = 223
const MIPS_INS_FSUN = 224
const MIPS_INS_FTINT_S = 225
const MIPS_INS_FTINT_U = 226
const MIPS_INS_FTQ = 227
const MIPS_INS_FTRUNC_S = 228
const MIPS_INS_FTRUNC_U = 229
const MIPS_INS_HADD_S = 230
const MIPS_INS_HADD_U = 231
const MIPS_INS_HSUB_S = 232
const MIPS_INS_HSUB_U = 233
const MIPS_INS_ILVEV = 234
const MIPS_INS_ILVL = 235
const MIPS_INS_ILVOD = 236
const MIPS_INS_ILVR = 237
const MIPS_INS_INS = 238
const MIPS_INS_INSERT = 239
const MIPS_INS_INSV = 240
const MIPS_INS_INSVE = 241
const MIPS_INS_J = 242
const MIPS_INS_JAL = 243
const MIPS_INS_JALR = 244
const MIPS_INS_JR = 245
const MIPS_INS_JRC = 246
const MIPS_INS_JALRC = 247
const MIPS_INS_LB = 248
const MIPS_INS_LBUX = 249
const MIPS_INS_LBU = 250
const MIPS_INS_LD = 251
const MIPS_INS_LDC1 = 252
const MIPS_INS_LDC2 = 253
const MIPS_INS_LDI = 254
const MIPS_INS_LDL = 255
const MIPS_INS_LDR = 256
const MIPS_INS_LDXC1 = 257
const MIPS_INS_LH = 258
const MIPS_INS_LHX = 259
const MIPS_INS_LHU = 260
const MIPS_INS_LL = 261
const MIPS_INS_LLD = 262
const MIPS_INS_LSA = 263
const MIPS_INS_LUXC1 = 264
const MIPS_INS_LUI = 265
const MIPS_INS_LW = 266
const MIPS_INS_LWC1 = 267
const MIPS_INS_LWC2 = 268
const MIPS_INS_LWL = 269
const MIPS_INS_LWR = 270
const MIPS_INS_LWX = 271
const MIPS_INS_LWXC1 = 272
const MIPS_INS_LWU = 273
const MIPS_INS_LI = 274
const MIPS_INS_MADD = 275
const MIPS_INS_MADDR_Q = 276
const MIPS_INS_MADDU = 277
const MIPS_INS_MADDV = 278
const MIPS_INS_MADD_Q = 279
const MIPS_INS_MAQ_SA = 280
const MIPS_INS_MAQ_S = 281
const MIPS_INS_MAXI_S = 282
const MIPS_INS_MAXI_U = 283
const MIPS_INS_MAX_A = 284
const MIPS_INS_MAX_S = 285
const MIPS_INS_MAX_U = 286
const MIPS_INS_MFC0 = 287
const MIPS_INS_MFC1 = 288
const MIPS_INS_MFC2 = 289
const MIPS_INS_MFHC1 = 290
const MIPS_INS_MFHI = 291
const MIPS_INS_MFLO = 292
const MIPS_INS_MINI_S = 293
const MIPS_INS_MINI_U = 294
const MIPS_INS_MIN_A = 295
const MIPS_INS_MIN_S = 296
const MIPS_INS_MIN_U = 297
const MIPS_INS_MODSUB = 298
const MIPS_INS_MOD_S = 299
const MIPS_INS_MOD_U = 300
const MIPS_INS_MOVE = 301
const MIPS_INS_MOVF = 302
const MIPS_INS_MOVN = 303
const MIPS_INS_MOVT = 304
const MIPS_INS_MOVZ = 305
const MIPS_INS_MSUB = 306
const MIPS_INS_MSUBR_Q = 307
const MIPS_INS_MSUBU = 308
const MIPS_INS_MSUBV = 309
const MIPS_INS_MSUB_Q = 310
const MIPS_INS_MTC0 = 311
const MIPS_INS_MTC1 = 312
const MIPS_INS_MTC2 = 313
const MIPS_INS_MTHC1 = 314
const MIPS_INS_MTHI = 315
const MIPS_INS_MTHLIP = 316
const MIPS_INS_MTLO = 317
const MIPS_INS_MULEQ_S = 318
const MIPS_INS_MULEU_S = 319
const MIPS_INS_MULQ_RS = 320
const MIPS_INS_MULQ_S = 321
const MIPS_INS_MULR_Q = 322
const MIPS_INS_MULSAQ_S = 323
const MIPS_INS_MULSA = 324
const MIPS_INS_MULT = 325
const MIPS_INS_MULTU = 326
const MIPS_INS_MULV = 327
const MIPS_INS_MUL_Q = 328
const MIPS_INS_MUL_S = 329
const MIPS_INS_NLOC = 330
const MIPS_INS_NLZC = 331
const MIPS_INS_NMADD = 332
const MIPS_INS_NMSUB = 333
const MIPS_INS_NOR = 334
const MIPS_INS_NORI = 335
const MIPS_INS_NOT = 336
const MIPS_INS_OR = 337
const MIPS_INS_ORI = 338
const MIPS_INS_PACKRL = 339
const MIPS_INS_PCKEV = 340
const MIPS_INS_PCKOD = 341
const MIPS_INS_PCNT = 342
const MIPS_INS_PICK = 343
const MIPS_INS_PRECEQU = 344
const MIPS_INS_PRECEQ = 345
const MIPS_INS_PRECEU = 346
const MIPS_INS_PRECRQU_S = 347
const MIPS_INS_PRECRQ = 348
const MIPS_INS_PRECRQ_RS = 349
const MIPS_INS_PRECR = 350
const MIPS_INS_PRECR_SRA = 351
const MIPS_INS_PRECR_SRA_R = 352
const MIPS_INS_PREPEND = 353
const MIPS_INS_RADDU = 354
const MIPS_INS_RDDSP = 355
const MIPS_INS_RDHWR = 356
const MIPS_INS_REPLV = 357
const MIPS_INS_REPL = 358
const MIPS_INS_ROTR = 359
const MIPS_INS_ROTRV = 360
const MIPS_INS_ROUND = 361
const MIPS_INS_RESTORE = 362
const MIPS_INS_SAT_S = 363
const MIPS_INS_SAT_U = 364
const MIPS_INS_SB = 365
const MIPS_INS_SC = 366
const MIPS_INS_SCD = 367
const MIPS_INS_SD = 368
const MIPS_INS_SDC1 = 369
const MIPS_INS_SDC2 = 370
const MIPS_INS_SDL = 371
const MIPS_INS_SDR = 372
const MIPS_INS_SDXC1 = 373
const MIPS_INS_SEB = 374
const MIPS_INS_SEH = 375
const MIPS_INS_SH = 376
const MIPS_INS_SHF = 377
const MIPS_INS_SHILO = 378
const MIPS_INS_SHILOV = 379
const MIPS_INS_SHLLV = 380
const MIPS_INS_SHLLV_S = 381
const MIPS_INS_SHLL = 382
const MIPS_INS_SHLL_S = 383
const MIPS_INS_SHRAV = 384
const MIPS_INS_SHRAV_R = 385
const MIPS_INS_SHRA = 386
const MIPS_INS_SHRA_R = 387
const MIPS_INS_SHRLV = 388
const MIPS_INS_SHRL = 389
const MIPS_INS_SLDI = 390
const MIPS_INS_SLD = 391
const MIPS_INS_SLL = 392
const MIPS_INS_SLLI = 393
const MIPS_INS_SLLV = 394
const MIPS_INS_SLT = 395
const MIPS_INS_SLTI = 396
const MIPS_INS_SLTIU = 397
const MIPS_INS_SLTU = 398
const MIPS_INS_SPLATI = 399
const MIPS_INS_SPLAT = 400
const MIPS_INS_SRA = 401
const MIPS_INS_SRAI = 402
const MIPS_INS_SRARI = 403
const MIPS_INS_SRAR = 404
const MIPS_INS_SRAV = 405
const MIPS_INS_SRL = 406
const MIPS_INS_SRLI = 407
const MIPS_INS_SRLRI = 408
const MIPS_INS_SRLR = 409
const MIPS_INS_SRLV = 410
const MIPS_INS_ST = 411
const MIPS_INS_SUBQH = 412
const MIPS_INS_SUBQH_R = 413
const MIPS_INS_SUBQ = 414
const MIPS_INS_SUBQ_S = 415
const MIPS_INS_SUBSUS_U = 416
const MIPS_INS_SUBSUU_S = 417
const MIPS_INS_SUBS_S = 418
const MIPS_INS_SUBS_U = 419
const MIPS_INS_SUBUH = 420
const MIPS_INS_SUBUH_R = 421
const MIPS_INS_SUBU = 422
const MIPS_INS_SUBU_S = 423
const MIPS_INS_SUBVI = 424
const MIPS_INS_SUBV = 425
const MIPS_INS_SUXC1 = 426
const MIPS_INS_SW = 427
const MIPS_INS_SWC1 = 428
const MIPS_INS_SWC2 = 429
const MIPS_INS_SWL = 430
const MIPS_INS_SWR = 431
const MIPS_INS_SWXC1 = 432
const MIPS_INS_SYNC = 433
const MIPS_INS_SYSCALL = 434
const MIPS_INS_SAVE = 435
const MIPS_INS_TEQ = 436
const MIPS_INS_TEQI = 437
const MIPS_INS_TGE = 438
const MIPS_INS_TGEI = 439
const MIPS_INS_TGEIU = 440
const MIPS_INS_TGEU = 441
const MIPS_INS_TLT = 442
const MIPS_INS_TLTI = 443
const MIPS_INS_TLTU = 444
const MIPS_INS_TNE = 445
const MIPS_INS_TNEI = 446
const MIPS_INS_TRUNC = 447
const MIPS_INS_TLTIU = 448
const MIPS_INS_VSHF = 449
const MIPS_INS_WAIT = 450
const MIPS_INS_WRDSP = 451
const MIPS_INS_WSBH = 452
const MIPS_INS_XOR = 453
const MIPS_INS_XORI = 454
const MIPS_INS_NOP = 455
const MIPS_INS_MAX = 456

// Groups
const MIPS_GRP_INVALID = 0
const MIPS_GRP_BITCOUNT = 1
const MIPS_GRP_DSP = 2
const MIPS_GRP_DSPR2 = 3
const MIPS_GRP_FPIDX = 4
const MIPS_GRP_MSA = 5
const MIPS_GRP_MIPS32R2 = 6
const MIPS_GRP_MIPS64 = 7
const MIPS_GRP_MIPS64R2 = 8
const MIPS_GRP_SEINREG = 9
const MIPS_GRP_STDENC = 10
const MIPS_GRP_SWAP = 11
const MIPS_GRP_MICROMIPS = 12
const MIPS_GRP_MIPS16MODE = 13
const MIPS_GRP_FP64BIT = 14
const MIPS_GRP_NONANSFPMATH = 15
const MIPS_GRP_NOTFP64BIT = 16
const MIPS_GRP_RELOCSTATIC = 17
const MIPS_GRP_MAX = 18
