# pins which are connected to motherboard connector TC1
# and connector BA2 on x-board IC-PDS-CABLE-R1
#mb1_TC1_IO_120_N_60_mb1_TA3_IO_130
set_property  PACKAGE_PIN J35 [get_ports {fpga_data[133]}]
#mb1_TC1_IO_124_N_62_mb1_TA3_IO_126_N_63
set_property  PACKAGE_PIN M35 [get_ports {fpga_data[132]}]
#mb1_TC1_IO_126_N_63_mb1_TA3_IO_124_N_62
set_property  PACKAGE_PIN M37 [get_ports {fpga_data[143]}]
#mb1_TC1_IO_121_P_60_mb1_TA3_IO_131
set_property  PACKAGE_PIN J34 [get_ports {fpga_data[131]}]
#mb1_TC1_IO_108_N_54_mb1_TA3_IO_122_N_61
set_property  PACKAGE_PIN G42 [get_ports {fpga_data[137]}]
#mb1_TC1_IO_130_mb1_TA3_IO_120_N_60
set_property  PACKAGE_PIN N34 [get_ports {fpga_data[151]}]
#mb1_TC1_IO_125_P_62_mb1_TA3_IO_127_P_63
set_property  PACKAGE_PIN M34 [get_ports {fpga_data[134]}]
#mb1_TC1_IO_127_P_63_mb1_TA3_IO_125_P_62
set_property  PACKAGE_PIN M36 [get_ports {fpga_data[147]}]
#mb1_TC1_IO_114_N_57_mb1_TA3_IO_116_N_58
set_property  PACKAGE_PIN K38 [get_ports {fpga_data[142]}]
#mb1_TC1_IO_109_P_54_mb1_TA3_IO_123_P_61
set_property  PACKAGE_PIN G41 [get_ports {fpga_data[130]}]
#mb1_TC1_IO_116_N_58_mb1_TA3_IO_114_N_57
set_property  PACKAGE_PIN J36 [get_ports {fpga_data[154]}]
#mb1_TC1_IO_131_mb1_TA3_IO_121_P_60
set_property  PACKAGE_PIN T32 [get_ports {fpga_data[155]}]
#mb1_TC1_IO_098_N_49_mb1_TA3_IO_112_N_56
set_property  PACKAGE_PIN G35 [get_ports {fpga_data[160]}]
#mb1_TC1_IO_100_N_50_mb1_TA3_IO_110_N_55
set_property  PACKAGE_PIN G37 [get_ports {fpga_data[141]}]
#mb1_TC1_IO_115_P_57_mb1_TA3_IO_117_P_58
set_property  PACKAGE_PIN L38 [get_ports {fpga_data[144]}]
#mb1_TC1_IO_122_N_61_mb1_TA3_IO_108_N_54
set_property  PACKAGE_PIN K37 [get_ports {fpga_data[149]}]
#mb1_TC1_IO_117_P_58_mb1_TA3_IO_115_P_57
set_property  PACKAGE_PIN K36 [get_ports {fpga_data[148]}]
#mb1_TC1_IO_104_N_52_mb1_TA3_IO_106_N_53
set_property  PACKAGE_PIN H37 [get_ports {fpga_data[157]}]
#mb1_TC1_IO_099_P_49_mb1_TA3_IO_113_P_56
set_property  PACKAGE_PIN G34 [get_ports {fpga_data[159]}]
#mb1_TC1_IO_106_N_53_mb1_TA3_IO_104_N_52
set_property  PACKAGE_PIN H39 [get_ports {fpga_data[150]}]
#mb1_TC1_IO_101_P_50_mb1_TA3_IO_111_P_55
set_property  PACKAGE_PIN G36 [get_ports {fpga_data[138]}]
#mb1_TC1_IO_088_N_44_mb1_TA3_IO_102_N_51
set_property  PACKAGE_PIN J44 [get_ports {fpga_data[140]}]
#mb1_TC1_IO_123_P_61_mb1_TA3_IO_109_P_54
set_property  PACKAGE_PIN L37 [get_ports {fpga_data[156]}]
#mb1_TC1_IO_110_N_55_mb1_TA3_IO_100_N_50
set_property  PACKAGE_PIN L40 [get_ports {fpga_data[162]}]
#mb1_TC1_IO_105_P_52_mb1_TA3_IO_107_P_53
set_property  PACKAGE_PIN H36 [get_ports {fpga_data[153]}]
#mb1_TC1_IO_112_N_56_mb1_TA3_IO_098_N_49
set_property  PACKAGE_PIN H43 [get_ports {fpga_data[161]}]
#mb1_TC1_IO_107_P_53_mb1_TA3_IO_105_P_52
set_property  PACKAGE_PIN J39 [get_ports {fpga_data[146]}]
#mb1_TC1_IO_094_N_47_mb1_TA3_IO_096_N_48
set_property  PACKAGE_PIN A42 [get_ports {fpga_data[135]}]
#mb1_TC1_IO_089_P_44_mb1_TA3_IO_103_P_51
set_property  PACKAGE_PIN J43 [get_ports {fpga_data[168]}]
#mb1_TC1_IO_096_N_48_mb1_TA3_IO_094_N_47
set_property  PACKAGE_PIN G40 [get_ports {fpga_data[171]}]
#mb1_TC1_IO_111_P_55_mb1_TA3_IO_101_P_50
set_property  PACKAGE_PIN L39 [get_ports {fpga_data[164]}]
#mb1_TC1_IO_078_N_39_mb1_TA3_IO_092_N_46
set_property  PACKAGE_PIN B37 [get_ports {fpga_data[163]}]
#mb1_TC1_IO_113_P_56_mb1_TA3_IO_099_P_49
set_property  PACKAGE_PIN H42 [get_ports {fpga_data[158]}]
#mb1_TC1_IO_080_N_40_mb1_TA3_IO_090_N_45
set_property  PACKAGE_PIN L44 [get_ports {fpga_data[167]}]
#mb1_TC1_IO_095_P_47_mb1_TA3_IO_097_P_48
set_property  PACKAGE_PIN B41 [get_ports {fpga_data[172]}]
#mb1_TC1_IO_102_N_51_mb1_TA3_IO_088_N_44
set_property  PACKAGE_PIN H38 [get_ports {fpga_data[175]}]
#mb1_TC1_IO_097_P_48_mb1_TA3_IO_095_P_47
set_property  PACKAGE_PIN G39 [get_ports {fpga_data[176]}]
#mb1_TC1_IO_084_N_42_mb1_TA3_IO_086_N_43
set_property  PACKAGE_PIN A40 [get_ports {fpga_data[165]}]
#mb1_TC1_IO_079_P_39_mb1_TA3_IO_093_P_46
set_property  PACKAGE_PIN C37 [get_ports {fpga_data[166]}]
#mb1_TC1_IO_086_N_43_mb1_TA3_IO_084_N_42
set_property  PACKAGE_PIN B40 [get_ports {fpga_data[152]}]
#mb1_TC1_IO_081_P_40_mb1_TA3_IO_091_P_45
set_property  PACKAGE_PIN M44 [get_ports {fpga_data[169]}]
#mb1_TC1_IO_068_N_34_mb1_TA3_IO_082_N_41
set_property  PACKAGE_PIN P34 [get_ports {fpga_data[173]}]
#mb1_TC1_IO_103_P_51_mb1_TA3_IO_089_P_44
set_property  PACKAGE_PIN J38 [get_ports {fpga_data[181]}]
#mb1_TC1_IO_090_N_45_mb1_TA3_IO_080_N_40
set_property  PACKAGE_PIN B42 [get_ports {fpga_data[178]}]
#mb1_TC1_IO_085_P_42_mb1_TA3_IO_087_P_43
set_property  PACKAGE_PIN A39 [get_ports {fpga_data[179]}]
#mb1_TC1_IO_092_N_46_mb1_TA3_IO_078_N_39
set_property  PACKAGE_PIN K43 [get_ports {fpga_data[177]}]
#mb1_TC1_IO_087_P_43_mb1_TA3_IO_085_P_42
set_property  PACKAGE_PIN B39 [get_ports {fpga_data[170]}]
#mb1_TC1_IO_074_N_37_mb1_TA3_IO_076_N_38
set_property  PACKAGE_PIN A38 [get_ports {fpga_data[139]}]
#mb1_TC1_IO_069_P_34_mb1_TA3_IO_083_P_41
set_property  PACKAGE_PIN P33 [get_ports {fpga_data[174]}]
#mb1_TC1_IO_076_N_38_mb1_TA3_IO_074_N_37
set_property  PACKAGE_PIN G44 [get_ports {fpga_data[180]}]
#mb1_TC1_IO_091_P_45_mb1_TA3_IO_081_P_40
set_property  PACKAGE_PIN C42 [get_ports {fpga_data[186]}]
#mb1_TC1_IO_058_N_29_mb1_TA3_IO_072_N_36
set_property  PACKAGE_PIN N43 [get_ports {fpga_data[182]}]
#mb1_TC1_IO_093_P_46_mb1_TA3_IO_079_P_39
set_property  PACKAGE_PIN L43 [get_ports {fpga_data[183]}]
#mb1_TC1_IO_060_N_30_mb1_TA3_IO_070_N_35
set_property  PACKAGE_PIN T34 [get_ports {fpga_data[196]}]
#mb1_TC1_IO_075_P_37_mb1_TA3_IO_077_P_38
set_property  PACKAGE_PIN A37 [get_ports {fpga_data[145]}]
#mb1_TC1_IO_082_N_41_mb1_TA3_IO_068_N_34
set_property  PACKAGE_PIN F39 [get_ports {fpga_data[194]}]
#mb1_TC1_IO_077_P_38_mb1_TA3_IO_075_P_37
set_property  PACKAGE_PIN H44 [get_ports {fpga_data[193]}]
#mb1_TC1_IO_064_N_32_mb1_TA3_IO_066_N_33
set_property  PACKAGE_PIN T30 [get_ports {fpga_data[192]}]
#mb1_TC1_IO_059_P_29_mb1_TA3_IO_073_P_36
set_property  PACKAGE_PIN P43 [get_ports {fpga_data[191]}]
#mb1_TC1_IO_066_N_33_mb1_TA3_IO_064_N_32
set_property  PACKAGE_PIN R33 [get_ports {fpga_data[198]}]
#mb1_TC1_IO_061_P_30_mb1_TA3_IO_071_P_35
set_property  PACKAGE_PIN T33 [get_ports {fpga_data[190]}]
#mb1_TC1_IO_048_N_24_mb1_TA3_IO_062_N_31
set_property  PACKAGE_PIN R41 [get_ports {fpga_data[187]}]
#mb1_TC1_IO_083_P_41_mb1_TA3_IO_069_P_34
set_property  PACKAGE_PIN F38 [get_ports {fpga_data[195]}]
#mb1_TC1_IO_070_N_35_mb1_TA3_IO_060_N_30
set_property  PACKAGE_PIN R31 [get_ports {fpga_data[199]}]
#mb1_TC1_IO_065_P_32_mb1_TA3_IO_067_P_33
set_property  PACKAGE_PIN T29 [get_ports {fpga_data[200]}]
#mb1_TC1_IO_072_N_36_mb1_TA3_IO_058_N_29
set_property  PACKAGE_PIN E37 [get_ports {fpga_data[185]}]
#mb1_TC1_IO_067_P_33_mb1_TA3_IO_065_P_32
set_property  PACKAGE_PIN R32 [get_ports {fpga_data[204]}]
#mb1_TC1_IO_054_N_27_mb1_TA3_IO_056_N_28
set_property  PACKAGE_PIN T44 [get_ports {fpga_data[197]}]
#mb1_TC1_IO_049_P_24_mb1_TA3_IO_063_P_31
set_property  PACKAGE_PIN R40 [get_ports {fpga_data[136]}]
#mb1_TC1_IO_056_N_28_mb1_TA3_IO_054_N_27
set_property  PACKAGE_PIN N44 [get_ports {fpga_data[188]}]
#mb1_TC1_IO_071_P_35_mb1_TA3_IO_061_P_30
set_property  PACKAGE_PIN R30 [get_ports {fpga_data[189]}]
#mb1_TC1_IO_038_N_19_mb1_TA3_IO_052_N_26
set_property  PACKAGE_PIN M41 [get_ports {fpga_data[184]}]
#mb1_TC1_IO_073_P_36_mb1_TA3_IO_059_P_29
set_property  PACKAGE_PIN E36 [get_ports {fpga_data[201]}]
#mb1_TC1_IO_040_N_20_mb1_TA3_IO_050_N_25
set_property  PACKAGE_PIN N42 [get_ports {fpga_data[218]}]
#mb1_TC1_IO_055_P_27_mb1_TA3_IO_057_P_28
set_property  PACKAGE_PIN U44 [get_ports {fpga_data[227]}]
#mb1_TC1_IO_062_N_31_mb1_TA3_IO_048_N_24
set_property  PACKAGE_PIN P31 [get_ports {fpga_data[202]}]
#mb1_TC1_IO_057_P_28_mb1_TA3_IO_055_P_27
set_property  PACKAGE_PIN P44 [get_ports {fpga_data[215]}]
#mb1_TC1_IO_044_N_22_mb1_TA3_IO_046_N_23
set_property  PACKAGE_PIN P38 [get_ports {fpga_data[224]}]
#mb1_TC1_IO_039_P_19_mb1_TA3_IO_053_P_26
set_property  PACKAGE_PIN N41 [get_ports {fpga_data[205]}]
#mb1_TC1_IO_046_N_23_mb1_TA3_IO_044_N_22
set_property  PACKAGE_PIN T38 [get_ports {fpga_data[211]}]
#mb1_TC1_IO_041_P_20_mb1_TA3_IO_051_P_25
set_property  PACKAGE_PIN P41 [get_ports {fpga_data[216]}]
#mb1_TC1_IO_028_N_14_mb1_TA3_IO_042_N_21
set_property  PACKAGE_PIN R37 [get_ports {fpga_data[207]}]
#mb1_TC1_IO_063_P_31_mb1_TA3_IO_049_P_24
set_property  PACKAGE_PIN P30 [get_ports {fpga_data[210]}]
#mb1_TC1_IO_050_N_25_mb1_TA3_IO_040_N_20
set_property  PACKAGE_PIN R42 [get_ports {fpga_data[206]}]
#mb1_TC1_IO_045_P_22_mb1_TA3_IO_047_P_23
set_property  PACKAGE_PIN R38 [get_ports {fpga_data[208]}]
#mb1_TC1_IO_052_N_26_mb1_TA3_IO_038_N_19
set_property  PACKAGE_PIN R43 [get_ports {fpga_data[214]}]
#mb1_TC1_IO_047_P_23_mb1_TA3_IO_045_P_22
set_property  PACKAGE_PIN T37 [get_ports {fpga_data[220]}]
#mb1_TC1_IO_034_N_17_mb1_TA3_IO_036_N_18
set_property  PACKAGE_PIN R35 [get_ports {fpga_data[226]}]
#mb1_TC1_IO_029_P_14_mb1_TA3_IO_043_P_21
set_property  PACKAGE_PIN R36 [get_ports {fpga_data[203]}]
#mb1_TC1_IO_036_N_18_mb1_TA3_IO_034_N_17
set_property  PACKAGE_PIN T40 [get_ports {fpga_data[213]}]
#mb1_TC1_IO_051_P_25_mb1_TA3_IO_041_P_20
set_property  PACKAGE_PIN T42 [get_ports {fpga_data[228]}]
#mb1_TC1_IO_018_N_09_mb1_TA3_IO_032_N_16
set_property  PACKAGE_PIN E43 [get_ports {fpga_data[209]}]
#mb1_TC1_IO_053_P_26_mb1_TA3_IO_039_P_19
set_property  PACKAGE_PIN T43 [get_ports {fpga_data[219]}]
#mb1_TC1_IO_020_N_10_mb1_TA3_IO_030_N_15
set_property  PACKAGE_PIN F44 [get_ports {fpga_data[223]}]
#mb1_TC1_IO_035_P_17_mb1_TA3_IO_037_P_18
set_property  PACKAGE_PIN T35 [get_ports {fpga_data[231]}]
#mb1_TC1_IO_042_N_21_mb1_TA3_IO_028_N_14
set_property  PACKAGE_PIN P40 [get_ports {fpga_data[222]}]
#mb1_TC1_IO_037_P_18_mb1_TA3_IO_035_P_17
set_property  PACKAGE_PIN T39 [get_ports {fpga_data[234]}]
#mb1_TC1_IO_024_N_12_mb1_TA3_IO_026_N_13
set_property  PACKAGE_PIN P36 [get_ports {fpga_data[221]}]
#mb1_TC1_IO_019_P_09_mb1_TA3_IO_033_P_16
set_property  PACKAGE_PIN F42 [get_ports {fpga_data[212]}]
#mb1_TC1_IO_026_N_13_mb1_TA3_IO_024_N_12
set_property  PACKAGE_PIN N37 [get_ports {fpga_data[225]}]
#mb1_TC1_IO_021_P_10_mb1_TA3_IO_031_P_15
set_property  PACKAGE_PIN F43 [get_ports {fpga_data[232]}]
#mb1_TC1_IO_008_N_04_mb1_TA3_IO_022_N_11
set_property  PACKAGE_PIN E35 [get_ports {fpga_data[229]}]
#mb1_TC1_IO_043_P_21_mb1_TA3_IO_029_P_14
set_property  PACKAGE_PIN P39 [get_ports {fpga_data[241]}]
#mb1_TC1_IO_030_N_15_mb1_TA3_IO_020_N_10
set_property  PACKAGE_PIN N39 [get_ports {fpga_data[242]}]
#mb1_TC1_IO_025_P_12_mb1_TA3_IO_027_P_13
set_property  PACKAGE_PIN P35 [get_ports {fpga_data[217]}]
#mb1_TC1_IO_032_N_16_mb1_TA3_IO_018_N_09
set_property  PACKAGE_PIN M40 [get_ports {fpga_data[238]}]
#mb1_TC1_IO_027_P_13_mb1_TA3_IO_025_P_12
set_property  PACKAGE_PIN N36 [get_ports {fpga_data[240]}]
#mb1_TC1_IO_014_N_07_mb1_TA3_IO_016_N_08
set_property  PACKAGE_PIN E42 [get_ports {fpga_data[233]}]
#mb1_TC1_IO_009_P_04_mb1_TA3_IO_023_P_11
set_property  PACKAGE_PIN F35 [get_ports {fpga_data[230]}]
#mb1_TC1_IO_016_N_08_mb1_TA3_IO_014_N_07
set_property  PACKAGE_PIN C44 [get_ports {fpga_data[237]}]
#mb1_TC1_IO_031_P_15_mb1_TA3_IO_021_P_10
set_property  PACKAGE_PIN N38 [get_ports {fpga_data[239]}]
#mb1_TC1_IO_012_N_06_mb1_TA3_IO_012_N_06
set_property  PACKAGE_PIN E40 [get_ports {fpga_data[247]}]
#mb1_TC1_IO_033_P_16_mb1_TA3_IO_019_P_09
set_property  PACKAGE_PIN M39 [get_ports {fpga_data[250]}]
#mb1_TC1_CLKIO_N_5_mb1_TA3_IO_010_N_05
set_property  PACKAGE_PIN K42 [get_ports {fpga_data[251]}]
#mb1_TC1_IO_015_P_07_mb1_TA3_IO_017_P_08
set_property  PACKAGE_PIN E41 [get_ports {fpga_data[244]}]
#mb1_TC1_IO_022_N_11_mb1_TA3_IO_008_N_04
set_property  PACKAGE_PIN D44 [get_ports {fpga_data[248]}]
#mb1_TC1_IO_017_P_08_mb1_TA3_IO_015_P_07
set_property  PACKAGE_PIN C43 [get_ports {fpga_data[253]}]
#mb1_TC1_IO_004_N_02_mb1_TA3_IO_006_N_03
set_property  PACKAGE_PIN C34 [get_ports {fpga_data[252]}]
#mb1_TC1_IO_013_P_06_mb1_TA3_IO_013_P_06
set_property  PACKAGE_PIN F40 [get_ports {fpga_data[246]}]
#mb1_TC1_IO_006_N_03_mb1_TA3_IO_004_N_02
set_property  PACKAGE_PIN A34 [get_ports {fpga_data[245]}]
#mb1_TC1_CLKIO_P_5_mb1_TA3_IO_011_P_05
set_property  PACKAGE_PIN K41 [get_ports {fpga_data[243]}]
#mb1_TC1_IO_023_P_11_mb1_TA3_IO_009_P_04
set_property  PACKAGE_PIN D43 [get_ports {fpga_data[249]}]
#mb1_TC1_IO_005_P_02_mb1_TA3_IO_007_P_03
set_property  PACKAGE_PIN D34 [get_ports {fpga_data[254]}]
#mb1_TC1_IO_007_P_03_mb1_TA3_IO_005_P_02
set_property  PACKAGE_PIN B34 [get_ports {fpga_data[255]}]
#mb1_TC1_CLKIO_N_7_mb1_TA3_CLKIO_N_0
set_property  PACKAGE_PIN D40 [get_ports {fpga_clk_out[2]}]
#mb1_TC1_CLKIO_P_7_mb1_TA3_CLKIO_P_0
set_property  PACKAGE_PIN D39 [get_ports {fpga_clk_in[2]}]
#mb1_TC1_CLKIO_N_0_mb1_TA3_CLKIO_N_7
set_property  PACKAGE_PIN J40 [get_ports {fpga_data[235]}]
#mb1_TC1_IO_010_N_05_mb1_TA3_CLKIO_N_5
set_property  PACKAGE_PIN D36 [get_ports {fpga_data[128]}]
#mb1_TC1_CLKIO_N_3_mb1_TA3_CLKIO_N_3
set_property  PACKAGE_PIN C41 [get_ports {fpga_valid_out[3]}]
#mb1_TC1_CLKIO_N_4_mb1_TA3_CLKIO_N_2
set_property  PACKAGE_PIN H41 [get_ports {fpga_clk_out[3]}]
#mb1_TC1_CLKIO_N_6_mb1_TA3_CLKIO_N_1
set_property  PACKAGE_PIN D38 [get_ports {fpga_valid_out[2]}]
#mb1_TC1_CLKIO_P_0_mb1_TA3_CLKIO_P_7
set_property  PACKAGE_PIN K40 [get_ports {fpga_data[236]}]
#mb1_TC1_IO_011_P_05_mb1_TA3_CLKIO_P_5
set_property  PACKAGE_PIN D35 [get_ports {fpga_data[129]}]
#mb1_TC1_CLKIO_P_3_mb1_TA3_CLKIO_P_3
set_property  PACKAGE_PIN D41 [get_ports {fpga_valid_in[3]}]
#mb1_TC1_CLKIO_P_4_mb1_TA3_CLKIO_P_2
set_property  PACKAGE_PIN J41 [get_ports {fpga_clk_in[3]}]
#mb1_TC1_CLKIO_P_6_mb1_TA3_CLKIO_P_1
set_property  PACKAGE_PIN E38 [get_ports {fpga_valid_in[2]}]
#mb1_TC1_CLKIO_N_1_mb1_TA3_CLKIO_N_6
set_property  PACKAGE_PIN L42 [get_ports {fpga_credit_out[3]}]
#mb1_TC1_CLKIO_N_2_mb1_TA3_CLKIO_N_4
set_property  PACKAGE_PIN C39 [get_ports {fpga_credit_out[2]}]
#mb1_TC1_CLKIO_P_1_mb1_TA3_CLKIO_P_6
set_property  PACKAGE_PIN M42 [get_ports {fpga_credit_in[3]}]
#mb1_TC1_CLKIO_P_2_mb1_TA3_CLKIO_P_4
set_property  PACKAGE_PIN C38 [get_ports {fpga_credit_in[2]}]

# pins which are connected to motherboard connector TC2
# and connector BA2 on x-board IC-PDS-CABLE-R1
#mb1_TC2_IO_120_N_60_mb1_TA4_IO_130
set_property  PACKAGE_PIN AK26 [get_ports {fpga_data[2]}]
#mb1_TC2_IO_124_N_62_mb1_TA4_IO_126_N_63
set_property  PACKAGE_PIN AK25 [get_ports {fpga_data[10]}]
#mb1_TC2_IO_126_N_63_mb1_TA4_IO_124_N_62
set_property  PACKAGE_PIN AM25 [get_ports {fpga_data[122]}]
#mb1_TC2_IO_121_P_60_mb1_TA4_IO_131
set_property  PACKAGE_PIN AJ26 [get_ports {fpga_data[126]}]
#mb1_TC2_IO_108_N_54_mb1_TA4_IO_122_N_61
set_property  PACKAGE_PIN BA29 [get_ports {fpga_data[127]}]
#mb1_TC2_IO_130_mb1_TA4_IO_120_N_60
set_property  PACKAGE_PIN AW25 [get_ports {fpga_data[1]}]
#mb1_TC2_IO_125_P_62_mb1_TA4_IO_127_P_63
set_property  PACKAGE_PIN AJ25 [get_ports {fpga_data[6]}]
#mb1_TC2_IO_127_P_63_mb1_TA4_IO_125_P_62
set_property  PACKAGE_PIN AL25 [get_ports {fpga_data[124]}]
#mb1_TC2_IO_114_N_57_mb1_TA4_IO_116_N_58
set_property  PACKAGE_PIN AW26 [get_ports {fpga_data[26]}]
#mb1_TC2_IO_109_P_54_mb1_TA4_IO_123_P_61
set_property  PACKAGE_PIN AY28 [get_ports {fpga_data[123]}]
#mb1_TC2_IO_116_N_58_mb1_TA4_IO_114_N_57
set_property  PACKAGE_PIN AN26 [get_ports {fpga_data[3]}]
#mb1_TC2_IO_131_mb1_TA4_IO_121_P_60
set_property  PACKAGE_PIN AJ21 [get_ports {fpga_data[0]}]
#mb1_TC2_IO_098_N_49_mb1_TA4_IO_112_N_56
set_property  PACKAGE_PIN BC29 [get_ports {fpga_data[31]}]
#mb1_TC2_IO_100_N_50_mb1_TA4_IO_110_N_55
set_property  PACKAGE_PIN BD29 [get_ports {fpga_data[125]}]
#mb1_TC2_IO_115_P_57_mb1_TA4_IO_117_P_58
set_property  PACKAGE_PIN AV26 [get_ports {fpga_data[28]}]
#mb1_TC2_IO_122_N_61_mb1_TA4_IO_108_N_54
set_property  PACKAGE_PIN AM27 [get_ports {fpga_data[36]}]
#mb1_TC2_IO_117_P_58_mb1_TA4_IO_115_P_57
set_property  PACKAGE_PIN AM26 [get_ports {fpga_data[9]}]
#mb1_TC2_IO_104_N_52_mb1_TA4_IO_106_N_53
set_property  PACKAGE_PIN BC28 [get_ports {fpga_data[4]}]
#mb1_TC2_IO_099_P_49_mb1_TA4_IO_113_P_56
set_property  PACKAGE_PIN BB29 [get_ports {fpga_data[5]}]
#mb1_TC2_IO_106_N_53_mb1_TA4_IO_104_N_52
set_property  PACKAGE_PIN BB27 [get_ports {fpga_data[30]}]
#mb1_TC2_IO_101_P_50_mb1_TA4_IO_111_P_55
set_property  PACKAGE_PIN BD28 [get_ports {fpga_data[27]}]
#mb1_TC2_IO_088_N_44_mb1_TA4_IO_102_N_51
set_property  PACKAGE_PIN AN28 [get_ports {fpga_data[8]}]
#mb1_TC2_IO_123_P_61_mb1_TA4_IO_109_P_54
set_property  PACKAGE_PIN AL27 [get_ports {fpga_data[7]}]
#mb1_TC2_IO_110_N_55_mb1_TA4_IO_100_N_50
set_property  PACKAGE_PIN AY27 [get_ports {fpga_data[39]}]
#mb1_TC2_IO_105_P_52_mb1_TA4_IO_107_P_53
set_property  PACKAGE_PIN BC27 [get_ports {fpga_data[35]}]
#mb1_TC2_IO_112_N_56_mb1_TA4_IO_098_N_49
set_property  PACKAGE_PIN AW29 [get_ports {fpga_data[121]}]
#mb1_TC2_IO_107_P_53_mb1_TA4_IO_105_P_52
set_property  PACKAGE_PIN BB26 [get_ports {fpga_data[120]}]
#mb1_TC2_IO_094_N_47_mb1_TA4_IO_096_N_48
set_property  PACKAGE_PIN AT33 [get_ports {fpga_data[38]}]
#mb1_TC2_IO_089_P_44_mb1_TA4_IO_103_P_51
set_property  PACKAGE_PIN AN27 [get_ports {fpga_data[107]}]
#mb1_TC2_IO_096_N_48_mb1_TA4_IO_094_N_47
set_property  PACKAGE_PIN BD26 [get_ports {fpga_data[12]}]
#mb1_TC2_IO_111_P_55_mb1_TA4_IO_101_P_50
set_property  PACKAGE_PIN AY26 [get_ports {fpga_data[46]}]
#mb1_TC2_IO_078_N_39_mb1_TA4_IO_092_N_46
set_property  PACKAGE_PIN AY30 [get_ports {fpga_data[41]}]
#mb1_TC2_IO_113_P_56_mb1_TA4_IO_099_P_49
set_property  PACKAGE_PIN AW28 [get_ports {fpga_data[105]}]
#mb1_TC2_IO_080_N_40_mb1_TA4_IO_090_N_45
set_property  PACKAGE_PIN AP26 [get_ports {fpga_data[114]}]
#mb1_TC2_IO_095_P_47_mb1_TA4_IO_097_P_48
set_property  PACKAGE_PIN AR33 [get_ports {fpga_data[13]}]
#mb1_TC2_IO_102_N_51_mb1_TA4_IO_088_N_44
set_property  PACKAGE_PIN BA28 [get_ports {fpga_data[44]}]
#mb1_TC2_IO_097_P_48_mb1_TA4_IO_095_P_47
set_property  PACKAGE_PIN BC26 [get_ports {fpga_data[45]}]
#mb1_TC2_IO_084_N_42_mb1_TA4_IO_086_N_43
set_property  PACKAGE_PIN AP33 [get_ports {fpga_data[15]}]
#mb1_TC2_IO_079_P_39_mb1_TA4_IO_093_P_46
set_property  PACKAGE_PIN AW30 [get_ports {fpga_data[50]}]
#mb1_TC2_IO_086_N_43_mb1_TA4_IO_084_N_42
set_property  PACKAGE_PIN AP30 [get_ports {fpga_data[18]}]
#mb1_TC2_IO_081_P_40_mb1_TA4_IO_091_P_45
set_property  PACKAGE_PIN AP25 [get_ports {fpga_data[98]}]
#mb1_TC2_IO_068_N_34_mb1_TA4_IO_082_N_41
set_property  PACKAGE_PIN BB25 [get_ports {fpga_data[115]}]
#mb1_TC2_IO_103_P_51_mb1_TA4_IO_089_P_44
set_property  PACKAGE_PIN BA27 [get_ports {fpga_data[22]}]
#mb1_TC2_IO_090_N_45_mb1_TA4_IO_080_N_40
set_property  PACKAGE_PIN AT30 [get_ports {fpga_data[49]}]
#mb1_TC2_IO_085_P_42_mb1_TA4_IO_087_P_43
set_property  PACKAGE_PIN AN33 [get_ports {fpga_data[53]}]
#mb1_TC2_IO_092_N_46_mb1_TA4_IO_078_N_39
set_property  PACKAGE_PIN AR28 [get_ports {fpga_data[19]}]
#mb1_TC2_IO_087_P_43_mb1_TA4_IO_085_P_42
set_property  PACKAGE_PIN AP29 [get_ports {fpga_data[110]}]
#mb1_TC2_IO_074_N_37_mb1_TA4_IO_076_N_38
set_property  PACKAGE_PIN AW31 [get_ports {fpga_data[100]}]
#mb1_TC2_IO_069_P_34_mb1_TA4_IO_083_P_41
set_property  PACKAGE_PIN BA24 [get_ports {fpga_data[25]}]
#mb1_TC2_IO_076_N_38_mb1_TA4_IO_074_N_37
set_property  PACKAGE_PIN AU29 [get_ports {fpga_data[23]}]
#mb1_TC2_IO_091_P_45_mb1_TA4_IO_081_P_40
set_property  PACKAGE_PIN AR30 [get_ports {fpga_data[24]}]
#mb1_TC2_IO_058_N_29_mb1_TA4_IO_072_N_36
set_property  PACKAGE_PIN AT22 [get_ports {fpga_data[52]}]
#mb1_TC2_IO_093_P_46_mb1_TA4_IO_079_P_39
set_property  PACKAGE_PIN AP28 [get_ports {fpga_data[58]}]
#mb1_TC2_IO_060_N_30_mb1_TA4_IO_070_N_35
set_property  PACKAGE_PIN BA23 [get_ports {fpga_data[57]}]
#mb1_TC2_IO_075_P_37_mb1_TA4_IO_077_P_38
set_property  PACKAGE_PIN AV31 [get_ports {fpga_data[101]}]
#mb1_TC2_IO_082_N_41_mb1_TA4_IO_068_N_34
set_property  PACKAGE_PIN AY32 [get_ports {fpga_data[62]}]
#mb1_TC2_IO_077_P_38_mb1_TA4_IO_075_P_37
set_property  PACKAGE_PIN AT29 [get_ports {fpga_data[29]}]
#mb1_TC2_IO_064_N_32_mb1_TA4_IO_066_N_33
set_property  PACKAGE_PIN BD23 [get_ports {fpga_data[32]}]
#mb1_TC2_IO_059_P_29_mb1_TA4_IO_073_P_36
set_property  PACKAGE_PIN AR22 [get_ports {fpga_data[61]}]
#mb1_TC2_IO_066_N_33_mb1_TA4_IO_064_N_32
set_property  PACKAGE_PIN BC22 [get_ports {fpga_data[60]}]
#mb1_TC2_IO_061_P_30_mb1_TA4_IO_071_P_35
set_property  PACKAGE_PIN BA22 [get_ports {fpga_data[64]}]
#mb1_TC2_IO_048_N_24_mb1_TA4_IO_062_N_31
set_property  PACKAGE_PIN AT24 [get_ports {fpga_data[108]}]
#mb1_TC2_IO_083_P_41_mb1_TA4_IO_069_P_34
set_property  PACKAGE_PIN AY31 [get_ports {fpga_data[63]}]
#mb1_TC2_IO_070_N_35_mb1_TA4_IO_060_N_30
set_property  PACKAGE_PIN BD25 [get_ports {fpga_data[34]}]
#mb1_TC2_IO_065_P_32_mb1_TA4_IO_067_P_33
set_property  PACKAGE_PIN BC23 [get_ports {fpga_data[37]}]
#mb1_TC2_IO_072_N_36_mb1_TA4_IO_058_N_29
set_property  PACKAGE_PIN AY33 [get_ports {fpga_data[40]}]
#mb1_TC2_IO_067_P_33_mb1_TA4_IO_065_P_32
set_property  PACKAGE_PIN BB22 [get_ports {fpga_data[65]}]
#mb1_TC2_IO_054_N_27_mb1_TA4_IO_056_N_28
set_property  PACKAGE_PIN AN23 [get_ports {fpga_data[96]}]
#mb1_TC2_IO_049_P_24_mb1_TA4_IO_063_P_31
set_property  PACKAGE_PIN AT23 [get_ports {fpga_data[75]}]
#mb1_TC2_IO_056_N_28_mb1_TA4_IO_054_N_27
set_property  PACKAGE_PIN AT25 [get_ports {fpga_data[69]}]
#mb1_TC2_IO_071_P_35_mb1_TA4_IO_061_P_30
set_property  PACKAGE_PIN BD24 [get_ports {fpga_data[68]}]
#mb1_TC2_IO_038_N_19_mb1_TA4_IO_052_N_26
set_property  PACKAGE_PIN AY23 [get_ports {fpga_data[14]}]
#mb1_TC2_IO_073_P_36_mb1_TA4_IO_059_P_29
set_property  PACKAGE_PIN AW33 [get_ports {fpga_data[42]}]
#mb1_TC2_IO_040_N_20_mb1_TA4_IO_050_N_25
set_property  PACKAGE_PIN BA25 [get_ports {fpga_data[73]}]
#mb1_TC2_IO_055_P_27_mb1_TA4_IO_057_P_28
set_property  PACKAGE_PIN AN22 [get_ports {fpga_data[95]}]
#mb1_TC2_IO_062_N_31_mb1_TA4_IO_048_N_24
set_property  PACKAGE_PIN BC24 [get_ports {fpga_data[71]}]
#mb1_TC2_IO_057_P_28_mb1_TA4_IO_055_P_27
set_property  PACKAGE_PIN AR25 [get_ports {fpga_data[51]}]
#mb1_TC2_IO_044_N_22_mb1_TA4_IO_046_N_23
set_property  PACKAGE_PIN AW24 [get_ports {fpga_data[55]}]
#mb1_TC2_IO_039_P_19_mb1_TA4_IO_053_P_26
set_property  PACKAGE_PIN AY22 [get_ports {fpga_data[70]}]
#mb1_TC2_IO_046_N_23_mb1_TA4_IO_044_N_22
set_property  PACKAGE_PIN AV22 [get_ports {fpga_data[47]}]
#mb1_TC2_IO_041_P_20_mb1_TA4_IO_051_P_25
set_property  PACKAGE_PIN AY25 [get_ports {fpga_data[66]}]
#mb1_TC2_IO_028_N_14_mb1_TA4_IO_042_N_21
set_property  PACKAGE_PIN AK22 [get_ports {fpga_data[103]}]
#mb1_TC2_IO_063_P_31_mb1_TA4_IO_049_P_24
set_property  PACKAGE_PIN BB24 [get_ports {fpga_data[72]}]
#mb1_TC2_IO_050_N_25_mb1_TA4_IO_040_N_20
set_property  PACKAGE_PIN AR23 [get_ports {fpga_data[77]}]
#mb1_TC2_IO_045_P_22_mb1_TA4_IO_047_P_23
set_property  PACKAGE_PIN AV24 [get_ports {fpga_data[16]}]
#mb1_TC2_IO_052_N_26_mb1_TA4_IO_038_N_19
set_property  PACKAGE_PIN AP24 [get_ports {fpga_data[54]}]
#mb1_TC2_IO_047_P_23_mb1_TA4_IO_045_P_22
set_property  PACKAGE_PIN AU22 [get_ports {fpga_data[76]}]
#mb1_TC2_IO_034_N_17_mb1_TA4_IO_036_N_18
set_property  PACKAGE_PIN AN21 [get_ports {fpga_data[83]}]
#mb1_TC2_IO_029_P_14_mb1_TA4_IO_043_P_21
set_property  PACKAGE_PIN AK21 [get_ports {fpga_data[104]}]
#mb1_TC2_IO_036_N_18_mb1_TA4_IO_034_N_17
set_property  PACKAGE_PIN AW23 [get_ports {fpga_data[80]}]
#mb1_TC2_IO_051_P_25_mb1_TA4_IO_041_P_20
set_property  PACKAGE_PIN AP23 [get_ports {fpga_data[59]}]
#mb1_TC2_IO_018_N_09_mb1_TA4_IO_032_N_16
set_property  PACKAGE_PIN AN32 [get_ports {fpga_data[79]}]
#mb1_TC2_IO_053_P_26_mb1_TA4_IO_039_P_19
set_property  PACKAGE_PIN AN24 [get_ports {fpga_data[87]}]
#mb1_TC2_IO_020_N_10_mb1_TA4_IO_030_N_15
set_property  PACKAGE_PIN AN29 [get_ports {fpga_data[93]}]
#mb1_TC2_IO_035_P_17_mb1_TA4_IO_037_P_18
set_property  PACKAGE_PIN AM21 [get_ports {fpga_data[90]}]
#mb1_TC2_IO_042_N_21_mb1_TA4_IO_028_N_14
set_property  PACKAGE_PIN AU25 [get_ports {fpga_data[56]}]
#mb1_TC2_IO_037_P_18_mb1_TA4_IO_035_P_17
set_property  PACKAGE_PIN AV23 [get_ports {fpga_data[88]}]
#mb1_TC2_IO_024_N_12_mb1_TA4_IO_026_N_13
set_property  PACKAGE_PIN AJ24 [get_ports {fpga_data[86]}]
#mb1_TC2_IO_019_P_09_mb1_TA4_IO_033_P_16
set_property  PACKAGE_PIN AN31 [get_ports {fpga_data[67]}]
#mb1_TC2_IO_026_N_13_mb1_TA4_IO_024_N_12
set_property  PACKAGE_PIN AM22 [get_ports {fpga_data[85]}]
#mb1_TC2_IO_021_P_10_mb1_TA4_IO_031_P_15
set_property  PACKAGE_PIN AM29 [get_ports {fpga_data[92]}]
#mb1_TC2_IO_008_N_04_mb1_TA4_IO_022_N_11
set_property  PACKAGE_PIN BB30 [get_ports {fpga_data[74]}]
#mb1_TC2_IO_043_P_21_mb1_TA4_IO_029_P_14
set_property  PACKAGE_PIN AU24 [get_ports {fpga_data[81]}]
#mb1_TC2_IO_030_N_15_mb1_TA4_IO_020_N_10
set_property  PACKAGE_PIN AL23 [get_ports {fpga_data[20]}]
#mb1_TC2_IO_025_P_12_mb1_TA4_IO_027_P_13
set_property  PACKAGE_PIN AJ23 [get_ports {fpga_data[84]}]
#mb1_TC2_IO_032_N_16_mb1_TA4_IO_018_N_09
set_property  PACKAGE_PIN AM24 [get_ports {fpga_data[99]}]
#mb1_TC2_IO_027_P_13_mb1_TA4_IO_025_P_12
set_property  PACKAGE_PIN AL22 [get_ports {fpga_data[82]}]
#mb1_TC2_IO_014_N_07_mb1_TA4_IO_016_N_08
set_property  PACKAGE_PIN AL30 [get_ports {fpga_data[78]}]
#mb1_TC2_IO_009_P_04_mb1_TA4_IO_023_P_11
set_property  PACKAGE_PIN BA30 [get_ports {fpga_data[89]}]
#mb1_TC2_IO_016_N_08_mb1_TA4_IO_014_N_07
set_property  PACKAGE_PIN AM31 [get_ports {fpga_data[21]}]
#mb1_TC2_IO_031_P_15_mb1_TA4_IO_021_P_10
set_property  PACKAGE_PIN AK23 [get_ports {fpga_data[33]}]
#mb1_TC2_IO_012_N_06_mb1_TA4_IO_012_N_06
set_property  PACKAGE_PIN AM32 [get_ports {fpga_data[94]}]
#mb1_TC2_IO_033_P_16_mb1_TA4_IO_019_P_09
set_property  PACKAGE_PIN AL24 [get_ports {fpga_data[97]}]
#mb1_TC2_CLKIO_N_5_mb1_TA4_IO_010_N_05
set_property  PACKAGE_PIN AT28 [get_ports {fpga_data[91]}]
#mb1_TC2_IO_015_P_07_mb1_TA4_IO_017_P_08
set_property  PACKAGE_PIN AL29 [get_ports {fpga_data[119]}]
#mb1_TC2_IO_022_N_11_mb1_TA4_IO_008_N_04
set_property  PACKAGE_PIN AK31 [get_ports {fpga_data[102]}]
#mb1_TC2_IO_017_P_08_mb1_TA4_IO_015_P_07
set_property  PACKAGE_PIN AM30 [get_ports {fpga_data[17]}]
#mb1_TC2_IO_004_N_02_mb1_TA4_IO_006_N_03
set_property  PACKAGE_PIN BC32 [get_ports {fpga_data[11]}]
#mb1_TC2_IO_013_P_06_mb1_TA4_IO_013_P_06
set_property  PACKAGE_PIN AL32 [get_ports {fpga_data[48]}]
#mb1_TC2_IO_006_N_03_mb1_TA4_IO_004_N_02
set_property  PACKAGE_PIN BD31 [get_ports {fpga_data[106]}]
#mb1_TC2_CLKIO_P_5_mb1_TA4_IO_011_P_05
set_property  PACKAGE_PIN AT27 [get_ports {fpga_data[109]}]
#mb1_TC2_IO_023_P_11_mb1_TA4_IO_009_P_04
set_property  PACKAGE_PIN AK30 [get_ports {fpga_data[113]}]
#mb1_TC2_IO_005_P_02_mb1_TA4_IO_007_P_03
set_property  PACKAGE_PIN BC31 [get_ports {fpga_data[43]}]
#mb1_TC2_IO_007_P_03_mb1_TA4_IO_005_P_02
set_property  PACKAGE_PIN BD30 [get_ports {fpga_data[118]}]
#mb1_TC2_CLKIO_N_7_mb1_TA4_CLKIO_N_0
set_property  PACKAGE_PIN AT32 [get_ports {fpga_clk_out[1]}]
#mb1_TC2_CLKIO_P_7_mb1_TA4_CLKIO_P_0
set_property  PACKAGE_PIN AR32 [get_ports {fpga_clk_in[1]}]
#mb1_TC2_CLKIO_N_0_mb1_TA4_CLKIO_N_7
set_property  PACKAGE_PIN AU27 [get_ports {fpga_data[112]}]
#mb1_TC2_IO_010_N_05_mb1_TA4_CLKIO_N_5
set_property  PACKAGE_PIN BB32 [get_ports {fpga_data[111]}]
#mb1_TC2_CLKIO_N_3_mb1_TA4_CLKIO_N_3
set_property  PACKAGE_PIN AR31 [get_ports {fpga_valid_out[0]}]
#mb1_TC2_CLKIO_N_4_mb1_TA4_CLKIO_N_2
set_property  PACKAGE_PIN AV28 [get_ports {fpga_clk_out[0]}]
#mb1_TC2_CLKIO_N_6_mb1_TA4_CLKIO_N_1
set_property  PACKAGE_PIN AV32 [get_ports {fpga_valid_out[1]}]
#mb1_TC2_CLKIO_P_0_mb1_TA4_CLKIO_P_7
set_property  PACKAGE_PIN AU26 [get_ports {fpga_data[117]}]
#mb1_TC2_IO_011_P_05_mb1_TA4_CLKIO_P_5
set_property  PACKAGE_PIN BB31 [get_ports {fpga_data[116]}]
#mb1_TC2_CLKIO_P_3_mb1_TA4_CLKIO_P_3
set_property  PACKAGE_PIN AP31 [get_ports {fpga_valid_in[0]}]
#mb1_TC2_CLKIO_P_4_mb1_TA4_CLKIO_P_2
set_property  PACKAGE_PIN AV27 [get_ports {fpga_clk_in[0]}]
#mb1_TC2_CLKIO_P_6_mb1_TA4_CLKIO_P_1
set_property  PACKAGE_PIN AU32 [get_ports {fpga_valid_in[1]}]
#mb1_TC2_CLKIO_N_1_mb1_TA4_CLKIO_N_6
set_property  PACKAGE_PIN AR27 [get_ports {fpga_credit_out[0]}]
#mb1_TC2_CLKIO_N_2_mb1_TA4_CLKIO_N_4
set_property  PACKAGE_PIN AU31 [get_ports {fpga_credit_out[1]}]
#mb1_TC2_CLKIO_P_1_mb1_TA4_CLKIO_P_6
set_property  PACKAGE_PIN AR26 [get_ports {fpga_credit_in[0]}]
#mb1_TC2_CLKIO_P_2_mb1_TA4_CLKIO_P_4
set_property  PACKAGE_PIN AU30 [get_ports {fpga_credit_in[1]}]

# pins which are connected to motherboard connector TD1
# and connector BA2 on x-board IC-PDS-CABLE-R1
#mb1_TD1_IO_070_N_35_mb1_TB3_IO_060_N_30
set_property  PACKAGE_PIN V6 [get_ports {tms}]
#mb1_TD1_IO_054_N_27_mb1_TB3_IO_056_N_28
set_property  PACKAGE_PIN W1 [get_ports {tdi[5]}]
#mb1_TD1_IO_056_N_28_mb1_TB3_IO_054_N_27
set_property  PACKAGE_PIN AA2 [get_ports {tdo[2]}]
#mb1_TD1_IO_071_P_35_mb1_TB3_IO_061_P_30
set_property  PACKAGE_PIN W6 [get_ports {tclk}]
#mb1_TD1_IO_040_N_20_mb1_TB3_IO_050_N_25
set_property  PACKAGE_PIN T2 [get_ports {reset}]
#mb1_TD1_IO_055_P_27_mb1_TB3_IO_057_P_28
set_property  PACKAGE_PIN Y1 [get_ports {tdo[5]}]
#mb1_TD1_IO_062_N_31_mb1_TB3_IO_048_N_24
set_property  PACKAGE_PIN AA9 [get_ports {tdi[2]}]
#mb1_TD1_IO_046_N_23_mb1_TB3_IO_044_N_22
set_property  PACKAGE_PIN V1 [get_ports {tdi[4]}]
#mb1_TD1_IO_041_P_20_mb1_TB3_IO_051_P_25
set_property  PACKAGE_PIN T3 [get_ports {tdo[4]}]
#mb1_TD1_IO_050_N_25_mb1_TB3_IO_040_N_20
set_property  PACKAGE_PIN W5 [get_ports {tdo[7]}]
#mb1_TD1_IO_045_P_22_mb1_TB3_IO_047_P_23
set_property  PACKAGE_PIN U5 [get_ports {tdi[7]}]
#mb1_TD1_IO_029_P_14_mb1_TB3_IO_043_P_21
set_property  PACKAGE_PIN V10 [get_ports {tdo[8]}]
#mb1_TD1_IO_051_P_25_mb1_TB3_IO_041_P_20
set_property  PACKAGE_PIN Y5 [get_ports {tdo[1]}]
#mb1_TD1_IO_018_N_09_mb1_TB3_IO_032_N_16
set_property  PACKAGE_PIN G1 [get_ports {tdi[1]}]
#mb1_TD1_IO_053_P_26_mb1_TB3_IO_039_P_19
set_property  PACKAGE_PIN AA5 [get_ports {tdo[15]}]
#mb1_TD1_IO_020_N_10_mb1_TB3_IO_030_N_15
set_property  PACKAGE_PIN F2 [get_ports {tdi[8]}]
#mb1_TD1_IO_042_N_21_mb1_TB3_IO_028_N_14
set_property  PACKAGE_PIN V3 [get_ports {tdi[11]}]
#mb1_TD1_IO_037_P_18_mb1_TB3_IO_035_P_17
set_property  PACKAGE_PIN U2 [get_ports {tdo[11]}]
#mb1_TD1_IO_024_N_12_mb1_TB3_IO_026_N_13
set_property  PACKAGE_PIN U6 [get_ports {tdi[15]}]
#mb1_TD1_IO_030_N_15_mb1_TB3_IO_020_N_10
set_property  PACKAGE_PIN T7 [get_ports {tdi[13]}]
#mb1_TD1_IO_025_P_12_mb1_TB3_IO_027_P_13
set_property  PACKAGE_PIN U7 [get_ports {tdo[13]}]
#mb1_TD1_CLKIO_N_5_mb1_TB3_IO_010_N_05
set_property  PACKAGE_PIN P3 [get_ports {tdi[14]}]
#mb1_TD1_IO_015_P_07_mb1_TB3_IO_017_P_08
set_property  PACKAGE_PIN E2 [get_ports {tdo[14]}]
#mb1_TD1_IO_005_P_02_mb1_TB3_IO_007_P_03
set_property  PACKAGE_PIN H8 [get_ports {tdi[0]}]
#mb1_TD1_IO_007_P_03_mb1_TB3_IO_005_P_02
set_property  PACKAGE_PIN G5 [get_ports {tdo[0]}]
#mb1_TD1_IO_011_P_05_mb1_TB3_CLKIO_P_5
set_property  PACKAGE_PIN F7 [get_ports {ext_clk_acc1}]
#mb1_TD1_CLKIO_P_3_mb1_TB3_CLKIO_P_3
set_property  PACKAGE_PIN D3 [get_ports {ext_clk_cpu}]
#mb1_TD1_CLKIO_P_4_mb1_TB3_CLKIO_P_2
set_property  PACKAGE_PIN M5 [get_ports {ext_clk_io}]
#mb1_TD1_CLKIO_P_6_mb1_TB3_CLKIO_P_1
set_property  PACKAGE_PIN E5 [get_ports {ext_clk_noc}]
#mb1_TD1_CLKIO_P_1_mb1_TB3_CLKIO_P_6
set_property  PACKAGE_PIN N4 [get_ports {ext_clk_mem}]
#mb1_TD1_CLKIO_P_2_mb1_TB3_CLKIO_P_4
set_property  PACKAGE_PIN E6 [get_ports {ext_clk_acc0}]

#use any unassigned pins for unused JTAG ports
set_property  PACKAGE_PIN K8 [get_ports {tdi[3]}]
set_property  PACKAGE_PIN J4 [get_ports {tdi[6]}]
set_property  PACKAGE_PIN M6 [get_ports {tdi[9]}]
set_property  PACKAGE_PIN L8 [get_ports {tdi[10]}]
set_property  PACKAGE_PIN R5 [get_ports {tdi[12]}]

set_property  PACKAGE_PIN K5 [get_ports {tdo[3]}]
set_property  PACKAGE_PIN L5 [get_ports {tdo[6]}]
set_property  PACKAGE_PIN K7 [get_ports {tdo[9]}]
set_property  PACKAGE_PIN N9 [get_ports {tdo[10]}]
set_property  PACKAGE_PIN K3 [get_ports {tdo[12]}]

# IO Standards
set_property IOSTANDARD LVCMOS18 [get_ports fpga_*]
set_property IOSTANDARD LVCMOS18 [get_ports ext_clk_*]
set_property IOSTANDARD LVCMOS18 [get_ports tclk]
set_property IOSTANDARD LVCMOS18 [get_ports tms]
set_property IOSTANDARD LVCMOS18 [get_ports {tdi[*]}]
set_property IOSTANDARD LVCMOS18 [get_ports {tdo[*]}]
set_property IOSTANDARD LVCMOS18 [get_ports reset]
