module wideexpr_00077(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed((ctrl[2]?{4{$unsigned((ctrl[1]?{1{+($unsigned(s6))}}:((ctrl[2]?u1:{4{s7}}))^(((u4)<<(4'b0010))>>>(s2))))}}:{(4'b1001)<<((ctrl[5]?~(((u1)!=(u2))<<((ctrl[1]?6'sb010100:2'sb01))):u0)),$signed(+({2{~^((ctrl[6]?6'sb111011:5'sb00010))}})),{1{6'sb110000}}}));
  assign y1 = ((s7)>>>($signed(((s5)^(s0))>>>(6'b000010))))>>(((ctrl[3]?s6:$signed((s7)>>>(s4))))<(3'sb101));
  assign y2 = (+($signed(u4)))-((ctrl[7]?(ctrl[1]?($signed(s1))^~(3'sb110):$signed((s3)^~(2'sb01))):-(-($unsigned(u4)))));
  assign y3 = {(+(+(s3)))^~(s5),~&(2'sb11),(ctrl[6]?+(~^(-((+(u2))^~(1'sb1)))):($signed(s5))^((ctrl[4]?s0:(ctrl[5]?$signed((3'sb000)<<(4'sb1100)):(+(u5))>>>((ctrl[3]?4'b1110:6'b011101)))))),6'sb110001};
  assign y4 = ({3{s1}})>=((ctrl[2]?$signed(2'sb01):(ctrl[7]?(ctrl[5]?+(s7):{1{(~&($signed(u5)))>>($unsigned((2'sb10)^(4'sb1000)))}}):$signed(+((+($signed(u5)))>>>(2'b11))))));
  assign y5 = u3;
  assign y6 = -((s3)>>(s2));
  assign y7 = $unsigned(({1{+((s5)<<(2'sb10))}})|((((s0)>>(4'sb1101))+(s7))>($signed(-(u0)))));
endmodule
