---
name: Verilator
category: EDA
description: Verilator is an open-source high-performance Verilog/SystemVerilog simulator that translates HDL code into C++ or SystemC for fast, cycle-accurate simulation, linting, and verification.
download_url: https://github.com/verilator/verilator/tags
works_on_arm: true
supported_minimum_version:
    version_number: 3.856
    release_date: 2014/03/12
 
 
optional_info:
    homepage_url: https://www.veripool.org/verilator/
    support_caveats:
    alternative_options:
    getting_started_resources:
        official_docs: https://verilator.org/guide/latest/install.html#git-install
        arm_content:
        partner_content:
    arm_recommended_minimum_version:
        version_number:
        release_date:
        reference_content:
        rationale:
 
optional_hidden_info:
    release_notes__supported_minimum:
    release_notes__recommended_minimum:
    other_info: The release notes for the initial Linux/Arm64 support isn't available. Verilator can be installed via apt. The minimum version that can be installed on the Neoverse-N1 based Ubuntu Trusty VM is 3.856, and version 3.874 is available as minimum on Ubuntu Xenial. Please see [this](https://launchpad.net/ubuntu/trusty/arm64/verilator).
 
---
