{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1463457630861 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_rom EP2C20Q240C8 " "Selected device EP2C20Q240C8 for design \"vga_rom\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1463457630934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463457631090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463457631091 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1463457631420 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1463457633366 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1463457633380 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1463457634169 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_rom.sdc " "Synopsys Design Constraints File file not found: 'vga_rom.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1463457634172 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1463457634174 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1463457634202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_0 (placed in PIN 210 (CLK9, LVDSCLK4p, Input)) " "Automatically promoted node clk_0 (placed in PIN 210 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463457634287 ""}  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { clk_0 } } } { "c:/softwares/quartus_ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/softwares/quartus_ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_0" } } } } { "vga_rom.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/vga_rom.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463457634287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga640480:u1\|clk  " "Automatically promoted node vga640480:u1\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463457634289 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|clk~0 " "Destination node vga640480:u1\|clk~0" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 43 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457634289 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463457634289 ""}  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 43 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463457634289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Keyboard:u3\|fok  " "Automatically promoted node Keyboard:u3\|fok " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463457634291 ""}  } { { "Keyboard.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/Keyboard.vhd" 17 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Keyboard:u3|fok } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463457634291 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 153 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node reset (placed in PIN 153 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463457634292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[7\] " "Destination node vga640480:u1\|modify\[7\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457634292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[8\] " "Destination node vga640480:u1\|modify\[8\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457634292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[9\] " "Destination node vga640480:u1\|modify\[9\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457634292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[6\] " "Destination node vga640480:u1\|modify\[6\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457634292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[5\] " "Destination node vga640480:u1\|modify\[5\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457634292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[0\] " "Destination node vga640480:u1\|modify\[0\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457634292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[1\] " "Destination node vga640480:u1\|modify\[1\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457634292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[2\] " "Destination node vga640480:u1\|modify\[2\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457634292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[3\] " "Destination node vga640480:u1\|modify\[3\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457634292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[4\] " "Destination node vga640480:u1\|modify\[4\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457634292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1463457634292 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463457634292 ""}  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/softwares/quartus_ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/softwares/quartus_ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "vga_rom.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/vga_rom.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463457634292 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1463457634714 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463457634718 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463457634719 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463457634724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463457634730 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1463457634733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1463457634734 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1463457634738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1463457634865 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1463457634869 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1463457634869 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463457634954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1463457637106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463457637486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1463457637512 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1463457640259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463457640259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1463457640655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1463457644549 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1463457644549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463457647106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1463457647115 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1463457647115 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.22 " "Total time spent on timing analysis during the Fitter is 2.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1463457647201 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463457647210 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opt\[0\] 0 " "Pin \"opt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opt\[1\] 0 " "Pin \"opt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opt\[2\] 0 " "Pin \"opt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opt\[3\] 0 " "Pin \"opt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opt\[4\] 0 " "Pin \"opt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opt\[5\] 0 " "Pin \"opt\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opt\[6\] 0 " "Pin \"opt\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hs 0 " "Pin \"hs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vs 0 " "Pin \"vs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[0\] 0 " "Pin \"r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[1\] 0 " "Pin \"r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[2\] 0 " "Pin \"r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[0\] 0 " "Pin \"g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[1\] 0 " "Pin \"g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[2\] 0 " "Pin \"g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[0\] 0 " "Pin \"b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[1\] 0 " "Pin \"b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[2\] 0 " "Pin \"b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457647254 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1463457647254 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463457647766 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463457647895 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463457648389 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463457649304 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1463457649332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/Digital_Expr/VGA_With_Rom/vga_rom.fit.smsg " "Generated suppressed messages file D:/Code/Digital_Expr/VGA_With_Rom/vga_rom.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1463457649834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1161 " "Peak virtual memory: 1161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463457650428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 12:00:50 2016 " "Processing ended: Tue May 17 12:00:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463457650428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463457650428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463457650428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1463457650428 ""}
