
MCU_Base_Firmware_CubeMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ce9c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003e50  0801d030  0801d030  0002d030  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020e80  08020e80  0004024c  2**0
                  CONTENTS
  4 .ARM          00000008  08020e80  08020e80  00030e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08020e88  08020e88  0004024c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08020e88  08020e88  00030e88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08020e8c  08020e8c  00030e8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000024c  20000000  08020e90  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006ccc  20000250  080210dc  00040250  2**3
                  ALLOC
 10 ._user_heap_stack 00006004  20006f1c  080210dc  00046f1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0004024c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00074874  00000000  00000000  0004027c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000999f  00000000  00000000  000b4af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002270  00000000  00000000  000be490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002110  00000000  00000000  000c0700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00037019  00000000  00000000  000c2810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003eb16  00000000  00000000  000f9829  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3505  00000000  00000000  0013833f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0022b844  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a260  00000000  00000000  0022b898  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000250 	.word	0x20000250
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801d014 	.word	0x0801d014

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000254 	.word	0x20000254
 80001cc:	0801d014 	.word	0x0801d014

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b9a4 	b.w	8000f68 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f83c 	bl	8000ca4 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2lz>:
 8000c38:	b538      	push	{r3, r4, r5, lr}
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	4604      	mov	r4, r0
 8000c40:	460d      	mov	r5, r1
 8000c42:	f7ff ff5b 	bl	8000afc <__aeabi_dcmplt>
 8000c46:	b928      	cbnz	r0, 8000c54 <__aeabi_d2lz+0x1c>
 8000c48:	4620      	mov	r0, r4
 8000c4a:	4629      	mov	r1, r5
 8000c4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c50:	f000 b80a 	b.w	8000c68 <__aeabi_d2ulz>
 8000c54:	4620      	mov	r0, r4
 8000c56:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c5a:	f000 f805 	bl	8000c68 <__aeabi_d2ulz>
 8000c5e:	4240      	negs	r0, r0
 8000c60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c64:	bd38      	pop	{r3, r4, r5, pc}
 8000c66:	bf00      	nop

08000c68 <__aeabi_d2ulz>:
 8000c68:	b5d0      	push	{r4, r6, r7, lr}
 8000c6a:	4b0c      	ldr	r3, [pc, #48]	; (8000c9c <__aeabi_d2ulz+0x34>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	4606      	mov	r6, r0
 8000c70:	460f      	mov	r7, r1
 8000c72:	f7ff fcd1 	bl	8000618 <__aeabi_dmul>
 8000c76:	f7ff ffa7 	bl	8000bc8 <__aeabi_d2uiz>
 8000c7a:	4604      	mov	r4, r0
 8000c7c:	f7ff fc52 	bl	8000524 <__aeabi_ui2d>
 8000c80:	4b07      	ldr	r3, [pc, #28]	; (8000ca0 <__aeabi_d2ulz+0x38>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	f7ff fcc8 	bl	8000618 <__aeabi_dmul>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	460b      	mov	r3, r1
 8000c8c:	4630      	mov	r0, r6
 8000c8e:	4639      	mov	r1, r7
 8000c90:	f7ff fb0a 	bl	80002a8 <__aeabi_dsub>
 8000c94:	f7ff ff98 	bl	8000bc8 <__aeabi_d2uiz>
 8000c98:	4621      	mov	r1, r4
 8000c9a:	bdd0      	pop	{r4, r6, r7, pc}
 8000c9c:	3df00000 	.word	0x3df00000
 8000ca0:	41f00000 	.word	0x41f00000

08000ca4 <__udivmoddi4>:
 8000ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ca8:	9d08      	ldr	r5, [sp, #32]
 8000caa:	4604      	mov	r4, r0
 8000cac:	468c      	mov	ip, r1
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	f040 8083 	bne.w	8000dba <__udivmoddi4+0x116>
 8000cb4:	428a      	cmp	r2, r1
 8000cb6:	4617      	mov	r7, r2
 8000cb8:	d947      	bls.n	8000d4a <__udivmoddi4+0xa6>
 8000cba:	fab2 f282 	clz	r2, r2
 8000cbe:	b142      	cbz	r2, 8000cd2 <__udivmoddi4+0x2e>
 8000cc0:	f1c2 0020 	rsb	r0, r2, #32
 8000cc4:	fa24 f000 	lsr.w	r0, r4, r0
 8000cc8:	4091      	lsls	r1, r2
 8000cca:	4097      	lsls	r7, r2
 8000ccc:	ea40 0c01 	orr.w	ip, r0, r1
 8000cd0:	4094      	lsls	r4, r2
 8000cd2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cd6:	0c23      	lsrs	r3, r4, #16
 8000cd8:	fbbc f6f8 	udiv	r6, ip, r8
 8000cdc:	fa1f fe87 	uxth.w	lr, r7
 8000ce0:	fb08 c116 	mls	r1, r8, r6, ip
 8000ce4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce8:	fb06 f10e 	mul.w	r1, r6, lr
 8000cec:	4299      	cmp	r1, r3
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x60>
 8000cf0:	18fb      	adds	r3, r7, r3
 8000cf2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cf6:	f080 8119 	bcs.w	8000f2c <__udivmoddi4+0x288>
 8000cfa:	4299      	cmp	r1, r3
 8000cfc:	f240 8116 	bls.w	8000f2c <__udivmoddi4+0x288>
 8000d00:	3e02      	subs	r6, #2
 8000d02:	443b      	add	r3, r7
 8000d04:	1a5b      	subs	r3, r3, r1
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d0c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d14:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d909      	bls.n	8000d30 <__udivmoddi4+0x8c>
 8000d1c:	193c      	adds	r4, r7, r4
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	f080 8105 	bcs.w	8000f30 <__udivmoddi4+0x28c>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f240 8102 	bls.w	8000f30 <__udivmoddi4+0x28c>
 8000d2c:	3802      	subs	r0, #2
 8000d2e:	443c      	add	r4, r7
 8000d30:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d34:	eba4 040e 	sub.w	r4, r4, lr
 8000d38:	2600      	movs	r6, #0
 8000d3a:	b11d      	cbz	r5, 8000d44 <__udivmoddi4+0xa0>
 8000d3c:	40d4      	lsrs	r4, r2
 8000d3e:	2300      	movs	r3, #0
 8000d40:	e9c5 4300 	strd	r4, r3, [r5]
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	b902      	cbnz	r2, 8000d4e <__udivmoddi4+0xaa>
 8000d4c:	deff      	udf	#255	; 0xff
 8000d4e:	fab2 f282 	clz	r2, r2
 8000d52:	2a00      	cmp	r2, #0
 8000d54:	d150      	bne.n	8000df8 <__udivmoddi4+0x154>
 8000d56:	1bcb      	subs	r3, r1, r7
 8000d58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d5c:	fa1f f887 	uxth.w	r8, r7
 8000d60:	2601      	movs	r6, #1
 8000d62:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d66:	0c21      	lsrs	r1, r4, #16
 8000d68:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d6c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d70:	fb08 f30c 	mul.w	r3, r8, ip
 8000d74:	428b      	cmp	r3, r1
 8000d76:	d907      	bls.n	8000d88 <__udivmoddi4+0xe4>
 8000d78:	1879      	adds	r1, r7, r1
 8000d7a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d7e:	d202      	bcs.n	8000d86 <__udivmoddi4+0xe2>
 8000d80:	428b      	cmp	r3, r1
 8000d82:	f200 80e9 	bhi.w	8000f58 <__udivmoddi4+0x2b4>
 8000d86:	4684      	mov	ip, r0
 8000d88:	1ac9      	subs	r1, r1, r3
 8000d8a:	b2a3      	uxth	r3, r4
 8000d8c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d90:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d94:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d98:	fb08 f800 	mul.w	r8, r8, r0
 8000d9c:	45a0      	cmp	r8, r4
 8000d9e:	d907      	bls.n	8000db0 <__udivmoddi4+0x10c>
 8000da0:	193c      	adds	r4, r7, r4
 8000da2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da6:	d202      	bcs.n	8000dae <__udivmoddi4+0x10a>
 8000da8:	45a0      	cmp	r8, r4
 8000daa:	f200 80d9 	bhi.w	8000f60 <__udivmoddi4+0x2bc>
 8000dae:	4618      	mov	r0, r3
 8000db0:	eba4 0408 	sub.w	r4, r4, r8
 8000db4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000db8:	e7bf      	b.n	8000d3a <__udivmoddi4+0x96>
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x12e>
 8000dbe:	2d00      	cmp	r5, #0
 8000dc0:	f000 80b1 	beq.w	8000f26 <__udivmoddi4+0x282>
 8000dc4:	2600      	movs	r6, #0
 8000dc6:	e9c5 0100 	strd	r0, r1, [r5]
 8000dca:	4630      	mov	r0, r6
 8000dcc:	4631      	mov	r1, r6
 8000dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd2:	fab3 f683 	clz	r6, r3
 8000dd6:	2e00      	cmp	r6, #0
 8000dd8:	d14a      	bne.n	8000e70 <__udivmoddi4+0x1cc>
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d302      	bcc.n	8000de4 <__udivmoddi4+0x140>
 8000dde:	4282      	cmp	r2, r0
 8000de0:	f200 80b8 	bhi.w	8000f54 <__udivmoddi4+0x2b0>
 8000de4:	1a84      	subs	r4, r0, r2
 8000de6:	eb61 0103 	sbc.w	r1, r1, r3
 8000dea:	2001      	movs	r0, #1
 8000dec:	468c      	mov	ip, r1
 8000dee:	2d00      	cmp	r5, #0
 8000df0:	d0a8      	beq.n	8000d44 <__udivmoddi4+0xa0>
 8000df2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000df6:	e7a5      	b.n	8000d44 <__udivmoddi4+0xa0>
 8000df8:	f1c2 0320 	rsb	r3, r2, #32
 8000dfc:	fa20 f603 	lsr.w	r6, r0, r3
 8000e00:	4097      	lsls	r7, r2
 8000e02:	fa01 f002 	lsl.w	r0, r1, r2
 8000e06:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e0a:	40d9      	lsrs	r1, r3
 8000e0c:	4330      	orrs	r0, r6
 8000e0e:	0c03      	lsrs	r3, r0, #16
 8000e10:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e14:	fa1f f887 	uxth.w	r8, r7
 8000e18:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e1c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e20:	fb06 f108 	mul.w	r1, r6, r8
 8000e24:	4299      	cmp	r1, r3
 8000e26:	fa04 f402 	lsl.w	r4, r4, r2
 8000e2a:	d909      	bls.n	8000e40 <__udivmoddi4+0x19c>
 8000e2c:	18fb      	adds	r3, r7, r3
 8000e2e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e32:	f080 808d 	bcs.w	8000f50 <__udivmoddi4+0x2ac>
 8000e36:	4299      	cmp	r1, r3
 8000e38:	f240 808a 	bls.w	8000f50 <__udivmoddi4+0x2ac>
 8000e3c:	3e02      	subs	r6, #2
 8000e3e:	443b      	add	r3, r7
 8000e40:	1a5b      	subs	r3, r3, r1
 8000e42:	b281      	uxth	r1, r0
 8000e44:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e48:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e4c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e50:	fb00 f308 	mul.w	r3, r0, r8
 8000e54:	428b      	cmp	r3, r1
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x1c4>
 8000e58:	1879      	adds	r1, r7, r1
 8000e5a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e5e:	d273      	bcs.n	8000f48 <__udivmoddi4+0x2a4>
 8000e60:	428b      	cmp	r3, r1
 8000e62:	d971      	bls.n	8000f48 <__udivmoddi4+0x2a4>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4439      	add	r1, r7
 8000e68:	1acb      	subs	r3, r1, r3
 8000e6a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e6e:	e778      	b.n	8000d62 <__udivmoddi4+0xbe>
 8000e70:	f1c6 0c20 	rsb	ip, r6, #32
 8000e74:	fa03 f406 	lsl.w	r4, r3, r6
 8000e78:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e7c:	431c      	orrs	r4, r3
 8000e7e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e82:	fa01 f306 	lsl.w	r3, r1, r6
 8000e86:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e8a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	0c3b      	lsrs	r3, r7, #16
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fa1f f884 	uxth.w	r8, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ea2:	fb09 fa08 	mul.w	sl, r9, r8
 8000ea6:	458a      	cmp	sl, r1
 8000ea8:	fa02 f206 	lsl.w	r2, r2, r6
 8000eac:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x220>
 8000eb2:	1861      	adds	r1, r4, r1
 8000eb4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000eb8:	d248      	bcs.n	8000f4c <__udivmoddi4+0x2a8>
 8000eba:	458a      	cmp	sl, r1
 8000ebc:	d946      	bls.n	8000f4c <__udivmoddi4+0x2a8>
 8000ebe:	f1a9 0902 	sub.w	r9, r9, #2
 8000ec2:	4421      	add	r1, r4
 8000ec4:	eba1 010a 	sub.w	r1, r1, sl
 8000ec8:	b2bf      	uxth	r7, r7
 8000eca:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ece:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ed2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000ed6:	fb00 f808 	mul.w	r8, r0, r8
 8000eda:	45b8      	cmp	r8, r7
 8000edc:	d907      	bls.n	8000eee <__udivmoddi4+0x24a>
 8000ede:	19e7      	adds	r7, r4, r7
 8000ee0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ee4:	d22e      	bcs.n	8000f44 <__udivmoddi4+0x2a0>
 8000ee6:	45b8      	cmp	r8, r7
 8000ee8:	d92c      	bls.n	8000f44 <__udivmoddi4+0x2a0>
 8000eea:	3802      	subs	r0, #2
 8000eec:	4427      	add	r7, r4
 8000eee:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ef2:	eba7 0708 	sub.w	r7, r7, r8
 8000ef6:	fba0 8902 	umull	r8, r9, r0, r2
 8000efa:	454f      	cmp	r7, r9
 8000efc:	46c6      	mov	lr, r8
 8000efe:	4649      	mov	r1, r9
 8000f00:	d31a      	bcc.n	8000f38 <__udivmoddi4+0x294>
 8000f02:	d017      	beq.n	8000f34 <__udivmoddi4+0x290>
 8000f04:	b15d      	cbz	r5, 8000f1e <__udivmoddi4+0x27a>
 8000f06:	ebb3 020e 	subs.w	r2, r3, lr
 8000f0a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f0e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f12:	40f2      	lsrs	r2, r6
 8000f14:	ea4c 0202 	orr.w	r2, ip, r2
 8000f18:	40f7      	lsrs	r7, r6
 8000f1a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f1e:	2600      	movs	r6, #0
 8000f20:	4631      	mov	r1, r6
 8000f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f26:	462e      	mov	r6, r5
 8000f28:	4628      	mov	r0, r5
 8000f2a:	e70b      	b.n	8000d44 <__udivmoddi4+0xa0>
 8000f2c:	4606      	mov	r6, r0
 8000f2e:	e6e9      	b.n	8000d04 <__udivmoddi4+0x60>
 8000f30:	4618      	mov	r0, r3
 8000f32:	e6fd      	b.n	8000d30 <__udivmoddi4+0x8c>
 8000f34:	4543      	cmp	r3, r8
 8000f36:	d2e5      	bcs.n	8000f04 <__udivmoddi4+0x260>
 8000f38:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f3c:	eb69 0104 	sbc.w	r1, r9, r4
 8000f40:	3801      	subs	r0, #1
 8000f42:	e7df      	b.n	8000f04 <__udivmoddi4+0x260>
 8000f44:	4608      	mov	r0, r1
 8000f46:	e7d2      	b.n	8000eee <__udivmoddi4+0x24a>
 8000f48:	4660      	mov	r0, ip
 8000f4a:	e78d      	b.n	8000e68 <__udivmoddi4+0x1c4>
 8000f4c:	4681      	mov	r9, r0
 8000f4e:	e7b9      	b.n	8000ec4 <__udivmoddi4+0x220>
 8000f50:	4666      	mov	r6, ip
 8000f52:	e775      	b.n	8000e40 <__udivmoddi4+0x19c>
 8000f54:	4630      	mov	r0, r6
 8000f56:	e74a      	b.n	8000dee <__udivmoddi4+0x14a>
 8000f58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f5c:	4439      	add	r1, r7
 8000f5e:	e713      	b.n	8000d88 <__udivmoddi4+0xe4>
 8000f60:	3802      	subs	r0, #2
 8000f62:	443c      	add	r4, r7
 8000f64:	e724      	b.n	8000db0 <__udivmoddi4+0x10c>
 8000f66:	bf00      	nop

08000f68 <__aeabi_idiv0>:
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop

08000f6c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f72:	463b      	mov	r3, r7
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f7e:	4b37      	ldr	r3, [pc, #220]	; (800105c <MX_ADC1_Init+0xf0>)
 8000f80:	4a37      	ldr	r2, [pc, #220]	; (8001060 <MX_ADC1_Init+0xf4>)
 8000f82:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f84:	4b35      	ldr	r3, [pc, #212]	; (800105c <MX_ADC1_Init+0xf0>)
 8000f86:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f8a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f8c:	4b33      	ldr	r3, [pc, #204]	; (800105c <MX_ADC1_Init+0xf0>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f92:	4b32      	ldr	r3, [pc, #200]	; (800105c <MX_ADC1_Init+0xf0>)
 8000f94:	2201      	movs	r2, #1
 8000f96:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f98:	4b30      	ldr	r3, [pc, #192]	; (800105c <MX_ADC1_Init+0xf0>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f9e:	4b2f      	ldr	r3, [pc, #188]	; (800105c <MX_ADC1_Init+0xf0>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000fa6:	4b2d      	ldr	r3, [pc, #180]	; (800105c <MX_ADC1_Init+0xf0>)
 8000fa8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000fac:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
 8000fae:	4b2b      	ldr	r3, [pc, #172]	; (800105c <MX_ADC1_Init+0xf0>)
 8000fb0:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8000fb4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fb6:	4b29      	ldr	r3, [pc, #164]	; (800105c <MX_ADC1_Init+0xf0>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8000fbc:	4b27      	ldr	r3, [pc, #156]	; (800105c <MX_ADC1_Init+0xf0>)
 8000fbe:	2204      	movs	r2, #4
 8000fc0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000fc2:	4b26      	ldr	r3, [pc, #152]	; (800105c <MX_ADC1_Init+0xf0>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fca:	4b24      	ldr	r3, [pc, #144]	; (800105c <MX_ADC1_Init+0xf0>)
 8000fcc:	2201      	movs	r2, #1
 8000fce:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fd0:	4822      	ldr	r0, [pc, #136]	; (800105c <MX_ADC1_Init+0xf0>)
 8000fd2:	f005 f857 	bl	8006084 <HAL_ADC_Init>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000fdc:	f003 fa90 	bl	8004500 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fec:	463b      	mov	r3, r7
 8000fee:	4619      	mov	r1, r3
 8000ff0:	481a      	ldr	r0, [pc, #104]	; (800105c <MX_ADC1_Init+0xf0>)
 8000ff2:	f005 f991 	bl	8006318 <HAL_ADC_ConfigChannel>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000ffc:	f003 fa80 	bl	8004500 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001000:	2304      	movs	r3, #4
 8001002:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001004:	2302      	movs	r3, #2
 8001006:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001008:	463b      	mov	r3, r7
 800100a:	4619      	mov	r1, r3
 800100c:	4813      	ldr	r0, [pc, #76]	; (800105c <MX_ADC1_Init+0xf0>)
 800100e:	f005 f983 	bl	8006318 <HAL_ADC_ConfigChannel>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001018:	f003 fa72 	bl	8004500 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800101c:	2305      	movs	r3, #5
 800101e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001020:	2303      	movs	r3, #3
 8001022:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001024:	463b      	mov	r3, r7
 8001026:	4619      	mov	r1, r3
 8001028:	480c      	ldr	r0, [pc, #48]	; (800105c <MX_ADC1_Init+0xf0>)
 800102a:	f005 f975 	bl	8006318 <HAL_ADC_ConfigChannel>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8001034:	f003 fa64 	bl	8004500 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001038:	2306      	movs	r3, #6
 800103a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800103c:	2304      	movs	r3, #4
 800103e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001040:	463b      	mov	r3, r7
 8001042:	4619      	mov	r1, r3
 8001044:	4805      	ldr	r0, [pc, #20]	; (800105c <MX_ADC1_Init+0xf0>)
 8001046:	f005 f967 	bl	8006318 <HAL_ADC_ConfigChannel>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8001050:	f003 fa56 	bl	8004500 <Error_Handler>
  }

}
 8001054:	bf00      	nop
 8001056:	3710      	adds	r7, #16
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	200005e8 	.word	0x200005e8
 8001060:	40012000 	.word	0x40012000

08001064 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b08a      	sub	sp, #40	; 0x28
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106c:	f107 0314 	add.w	r3, r7, #20
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	60da      	str	r2, [r3, #12]
 800107a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a2f      	ldr	r2, [pc, #188]	; (8001140 <HAL_ADC_MspInit+0xdc>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d157      	bne.n	8001136 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001086:	2300      	movs	r3, #0
 8001088:	613b      	str	r3, [r7, #16]
 800108a:	4b2e      	ldr	r3, [pc, #184]	; (8001144 <HAL_ADC_MspInit+0xe0>)
 800108c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800108e:	4a2d      	ldr	r2, [pc, #180]	; (8001144 <HAL_ADC_MspInit+0xe0>)
 8001090:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001094:	6453      	str	r3, [r2, #68]	; 0x44
 8001096:	4b2b      	ldr	r3, [pc, #172]	; (8001144 <HAL_ADC_MspInit+0xe0>)
 8001098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800109a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800109e:	613b      	str	r3, [r7, #16]
 80010a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a2:	2300      	movs	r3, #0
 80010a4:	60fb      	str	r3, [r7, #12]
 80010a6:	4b27      	ldr	r3, [pc, #156]	; (8001144 <HAL_ADC_MspInit+0xe0>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	4a26      	ldr	r2, [pc, #152]	; (8001144 <HAL_ADC_MspInit+0xe0>)
 80010ac:	f043 0301 	orr.w	r3, r3, #1
 80010b0:	6313      	str	r3, [r2, #48]	; 0x30
 80010b2:	4b24      	ldr	r3, [pc, #144]	; (8001144 <HAL_ADC_MspInit+0xe0>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = AIN0_Pin|AIN1_Pin|AIN2_Pin|AIN3_Pin;
 80010be:	2378      	movs	r3, #120	; 0x78
 80010c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010c2:	2303      	movs	r3, #3
 80010c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ca:	f107 0314 	add.w	r3, r7, #20
 80010ce:	4619      	mov	r1, r3
 80010d0:	481d      	ldr	r0, [pc, #116]	; (8001148 <HAL_ADC_MspInit+0xe4>)
 80010d2:	f007 f8d7 	bl	8008284 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80010d6:	4b1d      	ldr	r3, [pc, #116]	; (800114c <HAL_ADC_MspInit+0xe8>)
 80010d8:	4a1d      	ldr	r2, [pc, #116]	; (8001150 <HAL_ADC_MspInit+0xec>)
 80010da:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80010dc:	4b1b      	ldr	r3, [pc, #108]	; (800114c <HAL_ADC_MspInit+0xe8>)
 80010de:	2200      	movs	r2, #0
 80010e0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010e2:	4b1a      	ldr	r3, [pc, #104]	; (800114c <HAL_ADC_MspInit+0xe8>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010e8:	4b18      	ldr	r3, [pc, #96]	; (800114c <HAL_ADC_MspInit+0xe8>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80010ee:	4b17      	ldr	r3, [pc, #92]	; (800114c <HAL_ADC_MspInit+0xe8>)
 80010f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010f4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010f6:	4b15      	ldr	r3, [pc, #84]	; (800114c <HAL_ADC_MspInit+0xe8>)
 80010f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010fc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010fe:	4b13      	ldr	r3, [pc, #76]	; (800114c <HAL_ADC_MspInit+0xe8>)
 8001100:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001104:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001106:	4b11      	ldr	r3, [pc, #68]	; (800114c <HAL_ADC_MspInit+0xe8>)
 8001108:	f44f 7280 	mov.w	r2, #256	; 0x100
 800110c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800110e:	4b0f      	ldr	r3, [pc, #60]	; (800114c <HAL_ADC_MspInit+0xe8>)
 8001110:	2200      	movs	r2, #0
 8001112:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001114:	4b0d      	ldr	r3, [pc, #52]	; (800114c <HAL_ADC_MspInit+0xe8>)
 8001116:	2200      	movs	r2, #0
 8001118:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800111a:	480c      	ldr	r0, [pc, #48]	; (800114c <HAL_ADC_MspInit+0xe8>)
 800111c:	f005 fc7e 	bl	8006a1c <HAL_DMA_Init>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001126:	f003 f9eb 	bl	8004500 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a07      	ldr	r2, [pc, #28]	; (800114c <HAL_ADC_MspInit+0xe8>)
 800112e:	639a      	str	r2, [r3, #56]	; 0x38
 8001130:	4a06      	ldr	r2, [pc, #24]	; (800114c <HAL_ADC_MspInit+0xe8>)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001136:	bf00      	nop
 8001138:	3728      	adds	r7, #40	; 0x28
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40012000 	.word	0x40012000
 8001144:	40023800 	.word	0x40023800
 8001148:	40020000 	.word	0x40020000
 800114c:	20000630 	.word	0x20000630
 8001150:	40026410 	.word	0x40026410
 8001154:	00000000 	.word	0x00000000

08001158 <Conversion_ADC1>:
//	Value = (Value / 60);		//

	return Value;
}
double Conversion_ADC1(uint16_t ADC_value)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b086      	sub	sp, #24
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	80fb      	strh	r3, [r7, #6]
	double Value = 0;
 8001162:	f04f 0200 	mov.w	r2, #0
 8001166:	f04f 0300 	mov.w	r3, #0
 800116a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	const double Resolution = 0.0008056640625;
 800116e:	a314      	add	r3, pc, #80	; (adr r3, 80011c0 <Conversion_ADC1+0x68>)
 8001170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001174:	e9c7 2302 	strd	r2, r3, [r7, #8]

	Value = (ADC_value * Resolution);
 8001178:	88fb      	ldrh	r3, [r7, #6]
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff f9e2 	bl	8000544 <__aeabi_i2d>
 8001180:	4602      	mov	r2, r0
 8001182:	460b      	mov	r3, r1
 8001184:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001188:	f7ff fa46 	bl	8000618 <__aeabi_dmul>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	e9c7 2304 	strd	r2, r3, [r7, #16]
	Value = (Value * 3.2323232323232);	//
 8001194:	a30c      	add	r3, pc, #48	; (adr r3, 80011c8 <Conversion_ADC1+0x70>)
 8001196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800119e:	f7ff fa3b 	bl	8000618 <__aeabi_dmul>
 80011a2:	4602      	mov	r2, r0
 80011a4:	460b      	mov	r3, r1
 80011a6:	e9c7 2304 	strd	r2, r3, [r7, #16]

	return Value;
 80011aa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80011ae:	ec43 2b17 	vmov	d7, r2, r3
}
 80011b2:	eeb0 0a47 	vmov.f32	s0, s14
 80011b6:	eef0 0a67 	vmov.f32	s1, s15
 80011ba:	3718      	adds	r7, #24
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	66666666 	.word	0x66666666
 80011c4:	3f4a6666 	.word	0x3f4a6666
 80011c8:	48676ee8 	.word	0x48676ee8
 80011cc:	4009dbcc 	.word	0x4009dbcc

080011d0 <cJSON_strcasecmp>:
static const char *ep;

const char *cJSON_GetErrorPtr(void) {return ep;}

static int cJSON_strcasecmp(const char *s1,const char *s2)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
	if (!s1) return (s1==s2)?0:1;if (!s2) return 1;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d107      	bne.n	80011f0 <cJSON_strcasecmp+0x20>
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	bf14      	ite	ne
 80011e8:	2301      	movne	r3, #1
 80011ea:	2300      	moveq	r3, #0
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	e055      	b.n	800129c <cJSON_strcasecmp+0xcc>
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d10d      	bne.n	8001212 <cJSON_strcasecmp+0x42>
 80011f6:	2301      	movs	r3, #1
 80011f8:	e050      	b.n	800129c <cJSON_strcasecmp+0xcc>
	for(; tolower(*s1) == tolower(*s2); ++s1, ++s2)	if(*s1 == 0)	return 0;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d101      	bne.n	8001206 <cJSON_strcasecmp+0x36>
 8001202:	2300      	movs	r3, #0
 8001204:	e04a      	b.n	800129c <cJSON_strcasecmp+0xcc>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	3301      	adds	r3, #1
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	3301      	adds	r3, #1
 8001210:	603b      	str	r3, [r7, #0]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	73fb      	strb	r3, [r7, #15]
 8001218:	7bfb      	ldrb	r3, [r7, #15]
 800121a:	3301      	adds	r3, #1
 800121c:	4a22      	ldr	r2, [pc, #136]	; (80012a8 <cJSON_strcasecmp+0xd8>)
 800121e:	4413      	add	r3, r2
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	f003 0303 	and.w	r3, r3, #3
 8001226:	2b01      	cmp	r3, #1
 8001228:	d103      	bne.n	8001232 <cJSON_strcasecmp+0x62>
 800122a:	7bfb      	ldrb	r3, [r7, #15]
 800122c:	f103 0220 	add.w	r2, r3, #32
 8001230:	e000      	b.n	8001234 <cJSON_strcasecmp+0x64>
 8001232:	7bfa      	ldrb	r2, [r7, #15]
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	73bb      	strb	r3, [r7, #14]
 800123a:	7bbb      	ldrb	r3, [r7, #14]
 800123c:	3301      	adds	r3, #1
 800123e:	491a      	ldr	r1, [pc, #104]	; (80012a8 <cJSON_strcasecmp+0xd8>)
 8001240:	440b      	add	r3, r1
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	f003 0303 	and.w	r3, r3, #3
 8001248:	2b01      	cmp	r3, #1
 800124a:	d102      	bne.n	8001252 <cJSON_strcasecmp+0x82>
 800124c:	7bbb      	ldrb	r3, [r7, #14]
 800124e:	3320      	adds	r3, #32
 8001250:	e000      	b.n	8001254 <cJSON_strcasecmp+0x84>
 8001252:	7bbb      	ldrb	r3, [r7, #14]
 8001254:	429a      	cmp	r2, r3
 8001256:	d0d0      	beq.n	80011fa <cJSON_strcasecmp+0x2a>
	return tolower(*(const unsigned char *)s1) - tolower(*(const unsigned char *)s2);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	737b      	strb	r3, [r7, #13]
 800125e:	7b7b      	ldrb	r3, [r7, #13]
 8001260:	3301      	adds	r3, #1
 8001262:	4a11      	ldr	r2, [pc, #68]	; (80012a8 <cJSON_strcasecmp+0xd8>)
 8001264:	4413      	add	r3, r2
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	f003 0303 	and.w	r3, r3, #3
 800126c:	2b01      	cmp	r3, #1
 800126e:	d103      	bne.n	8001278 <cJSON_strcasecmp+0xa8>
 8001270:	7b7b      	ldrb	r3, [r7, #13]
 8001272:	f103 0220 	add.w	r2, r3, #32
 8001276:	e000      	b.n	800127a <cJSON_strcasecmp+0xaa>
 8001278:	7b7a      	ldrb	r2, [r7, #13]
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	733b      	strb	r3, [r7, #12]
 8001280:	7b3b      	ldrb	r3, [r7, #12]
 8001282:	3301      	adds	r3, #1
 8001284:	4908      	ldr	r1, [pc, #32]	; (80012a8 <cJSON_strcasecmp+0xd8>)
 8001286:	440b      	add	r3, r1
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	f003 0303 	and.w	r3, r3, #3
 800128e:	2b01      	cmp	r3, #1
 8001290:	d102      	bne.n	8001298 <cJSON_strcasecmp+0xc8>
 8001292:	7b3b      	ldrb	r3, [r7, #12]
 8001294:	3320      	adds	r3, #32
 8001296:	e000      	b.n	800129a <cJSON_strcasecmp+0xca>
 8001298:	7b3b      	ldrb	r3, [r7, #12]
 800129a:	1ad3      	subs	r3, r2, r3
}
 800129c:	4618      	mov	r0, r3
 800129e:	3714      	adds	r7, #20
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	0802092e 	.word	0x0802092e

080012ac <cJSON_New_Item>:
	cJSON_free	 = (hooks->free_fn)?hooks->free_fn:free;
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
	cJSON* node = (cJSON*)cJSON_malloc(sizeof(cJSON));
 80012b2:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <cJSON_New_Item+0x2c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	2028      	movs	r0, #40	; 0x28
 80012b8:	4798      	blx	r3
 80012ba:	6078      	str	r0, [r7, #4]
	if (node) memset(node,0,sizeof(cJSON));
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d004      	beq.n	80012cc <cJSON_New_Item+0x20>
 80012c2:	2228      	movs	r2, #40	; 0x28
 80012c4:	2100      	movs	r1, #0
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f016 fc5a 	bl	8017b80 <memset>
	return node;
 80012cc:	687b      	ldr	r3, [r7, #4]
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000000 	.word	0x20000000

080012dc <cJSON_Delete>:

/* Delete a cJSON structure. */
void cJSON_Delete(cJSON *c)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	cJSON *next;
	while (c)
 80012e4:	e037      	b.n	8001356 <cJSON_Delete+0x7a>
	{
		next=c->next;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	60fb      	str	r3, [r7, #12]
		if (!(c->type&cJSON_IsReference) && c->child) cJSON_Delete(c->child);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d108      	bne.n	800130a <cJSON_Delete+0x2e>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d004      	beq.n	800130a <cJSON_Delete+0x2e>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff ffe9 	bl	80012dc <cJSON_Delete>
		if (!(c->type&cJSON_IsReference) && c->valuestring) cJSON_free(c->valuestring);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	68db      	ldr	r3, [r3, #12]
 800130e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001312:	2b00      	cmp	r3, #0
 8001314:	d109      	bne.n	800132a <cJSON_Delete+0x4e>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	691b      	ldr	r3, [r3, #16]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d005      	beq.n	800132a <cJSON_Delete+0x4e>
 800131e:	4b12      	ldr	r3, [pc, #72]	; (8001368 <cJSON_Delete+0x8c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	6912      	ldr	r2, [r2, #16]
 8001326:	4610      	mov	r0, r2
 8001328:	4798      	blx	r3
		if (!(c->type&cJSON_StringIsConst) && c->string) cJSON_free(c->string);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	68db      	ldr	r3, [r3, #12]
 800132e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001332:	2b00      	cmp	r3, #0
 8001334:	d109      	bne.n	800134a <cJSON_Delete+0x6e>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6a1b      	ldr	r3, [r3, #32]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d005      	beq.n	800134a <cJSON_Delete+0x6e>
 800133e:	4b0a      	ldr	r3, [pc, #40]	; (8001368 <cJSON_Delete+0x8c>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	6a12      	ldr	r2, [r2, #32]
 8001346:	4610      	mov	r0, r2
 8001348:	4798      	blx	r3
		cJSON_free(c);
 800134a:	4b07      	ldr	r3, [pc, #28]	; (8001368 <cJSON_Delete+0x8c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	4798      	blx	r3
		c=next;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	607b      	str	r3, [r7, #4]
	while (c)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d1c4      	bne.n	80012e6 <cJSON_Delete+0xa>
	}
}
 800135c:	bf00      	nop
 800135e:	bf00      	nop
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20000004 	.word	0x20000004
 800136c:	00000000 	.word	0x00000000

08001370 <parse_number>:

/* Parse the input text to generate a number, and populate the result into item. */
static const char *parse_number(cJSON *item,const char *num)
{
 8001370:	b5b0      	push	{r4, r5, r7, lr}
 8001372:	b08a      	sub	sp, #40	; 0x28
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
	double n=0,sign=1,scale=0;int subscale=0,signsubscale=1;
 800137a:	f04f 0200 	mov.w	r2, #0
 800137e:	f04f 0300 	mov.w	r3, #0
 8001382:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8001386:	f04f 0200 	mov.w	r2, #0
 800138a:	4b83      	ldr	r3, [pc, #524]	; (8001598 <parse_number+0x228>)
 800138c:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001390:	f04f 0200 	mov.w	r2, #0
 8001394:	f04f 0300 	mov.w	r3, #0
 8001398:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	2301      	movs	r3, #1
 80013a2:	60bb      	str	r3, [r7, #8]

	if (*num=='-') sign=-1,num++;	/* Has sign? */
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	2b2d      	cmp	r3, #45	; 0x2d
 80013aa:	d107      	bne.n	80013bc <parse_number+0x4c>
 80013ac:	f04f 0200 	mov.w	r2, #0
 80013b0:	4b7a      	ldr	r3, [pc, #488]	; (800159c <parse_number+0x22c>)
 80013b2:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	3301      	adds	r3, #1
 80013ba:	603b      	str	r3, [r7, #0]
	if (*num=='0') num++;			/* is zero */
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b30      	cmp	r3, #48	; 0x30
 80013c2:	d102      	bne.n	80013ca <parse_number+0x5a>
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	3301      	adds	r3, #1
 80013c8:	603b      	str	r3, [r7, #0]
	if (*num>='1' && *num<='9')	do	n=(n*10.0)+(*num++ -'0');	while (*num>='0' && *num<='9');	/* Number? */
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	2b30      	cmp	r3, #48	; 0x30
 80013d0:	d928      	bls.n	8001424 <parse_number+0xb4>
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b39      	cmp	r3, #57	; 0x39
 80013d8:	d824      	bhi.n	8001424 <parse_number+0xb4>
 80013da:	f04f 0200 	mov.w	r2, #0
 80013de:	4b70      	ldr	r3, [pc, #448]	; (80015a0 <parse_number+0x230>)
 80013e0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80013e4:	f7ff f918 	bl	8000618 <__aeabi_dmul>
 80013e8:	4602      	mov	r2, r0
 80013ea:	460b      	mov	r3, r1
 80013ec:	4614      	mov	r4, r2
 80013ee:	461d      	mov	r5, r3
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	1c5a      	adds	r2, r3, #1
 80013f4:	603a      	str	r2, [r7, #0]
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	3b30      	subs	r3, #48	; 0x30
 80013fa:	4618      	mov	r0, r3
 80013fc:	f7ff f8a2 	bl	8000544 <__aeabi_i2d>
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	4620      	mov	r0, r4
 8001406:	4629      	mov	r1, r5
 8001408:	f7fe ff50 	bl	80002ac <__adddf3>
 800140c:	4602      	mov	r2, r0
 800140e:	460b      	mov	r3, r1
 8001410:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b2f      	cmp	r3, #47	; 0x2f
 800141a:	d903      	bls.n	8001424 <parse_number+0xb4>
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b39      	cmp	r3, #57	; 0x39
 8001422:	d9da      	bls.n	80013da <parse_number+0x6a>
	if (*num=='.' && num[1]>='0' && num[1]<='9') {num++;		do	n=(n*10.0)+(*num++ -'0'),scale--; while (*num>='0' && *num<='9');}	/* Fractional part? */
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	2b2e      	cmp	r3, #46	; 0x2e
 800142a:	d13c      	bne.n	80014a6 <parse_number+0x136>
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	3301      	adds	r3, #1
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	2b2f      	cmp	r3, #47	; 0x2f
 8001434:	d937      	bls.n	80014a6 <parse_number+0x136>
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	3301      	adds	r3, #1
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b39      	cmp	r3, #57	; 0x39
 800143e:	d832      	bhi.n	80014a6 <parse_number+0x136>
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	3301      	adds	r3, #1
 8001444:	603b      	str	r3, [r7, #0]
 8001446:	f04f 0200 	mov.w	r2, #0
 800144a:	4b55      	ldr	r3, [pc, #340]	; (80015a0 <parse_number+0x230>)
 800144c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001450:	f7ff f8e2 	bl	8000618 <__aeabi_dmul>
 8001454:	4602      	mov	r2, r0
 8001456:	460b      	mov	r3, r1
 8001458:	4614      	mov	r4, r2
 800145a:	461d      	mov	r5, r3
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	1c5a      	adds	r2, r3, #1
 8001460:	603a      	str	r2, [r7, #0]
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	3b30      	subs	r3, #48	; 0x30
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff f86c 	bl	8000544 <__aeabi_i2d>
 800146c:	4602      	mov	r2, r0
 800146e:	460b      	mov	r3, r1
 8001470:	4620      	mov	r0, r4
 8001472:	4629      	mov	r1, r5
 8001474:	f7fe ff1a 	bl	80002ac <__adddf3>
 8001478:	4602      	mov	r2, r0
 800147a:	460b      	mov	r3, r1
 800147c:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8001480:	f04f 0200 	mov.w	r2, #0
 8001484:	4b44      	ldr	r3, [pc, #272]	; (8001598 <parse_number+0x228>)
 8001486:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800148a:	f7fe ff0d 	bl	80002a8 <__aeabi_dsub>
 800148e:	4602      	mov	r2, r0
 8001490:	460b      	mov	r3, r1
 8001492:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	2b2f      	cmp	r3, #47	; 0x2f
 800149c:	d903      	bls.n	80014a6 <parse_number+0x136>
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b39      	cmp	r3, #57	; 0x39
 80014a4:	d9cf      	bls.n	8001446 <parse_number+0xd6>
	if (*num=='e' || *num=='E')		/* Exponent? */
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	2b65      	cmp	r3, #101	; 0x65
 80014ac:	d003      	beq.n	80014b6 <parse_number+0x146>
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b45      	cmp	r3, #69	; 0x45
 80014b4:	d12a      	bne.n	800150c <parse_number+0x19c>
	{	num++;if (*num=='+') num++;	else if (*num=='-') signsubscale=-1,num++;		/* With sign? */
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	3301      	adds	r3, #1
 80014ba:	603b      	str	r3, [r7, #0]
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b2b      	cmp	r3, #43	; 0x2b
 80014c2:	d103      	bne.n	80014cc <parse_number+0x15c>
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	3301      	adds	r3, #1
 80014c8:	603b      	str	r3, [r7, #0]
 80014ca:	e017      	b.n	80014fc <parse_number+0x18c>
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b2d      	cmp	r3, #45	; 0x2d
 80014d2:	d113      	bne.n	80014fc <parse_number+0x18c>
 80014d4:	f04f 33ff 	mov.w	r3, #4294967295
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	3301      	adds	r3, #1
 80014de:	603b      	str	r3, [r7, #0]
		while (*num>='0' && *num<='9') subscale=(subscale*10)+(*num++ - '0');	/* Number? */
 80014e0:	e00c      	b.n	80014fc <parse_number+0x18c>
 80014e2:	68fa      	ldr	r2, [r7, #12]
 80014e4:	4613      	mov	r3, r2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	4413      	add	r3, r2
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	4619      	mov	r1, r3
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	1c5a      	adds	r2, r3, #1
 80014f2:	603a      	str	r2, [r7, #0]
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	3b30      	subs	r3, #48	; 0x30
 80014f8:	440b      	add	r3, r1
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b2f      	cmp	r3, #47	; 0x2f
 8001502:	d903      	bls.n	800150c <parse_number+0x19c>
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	2b39      	cmp	r3, #57	; 0x39
 800150a:	d9ea      	bls.n	80014e2 <parse_number+0x172>
	}

	n=sign*n*pow(10.0,(scale+subscale*signsubscale));	/* number = +/- number.fraction * 10^+/- exponent */
 800150c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001510:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001514:	f7ff f880 	bl	8000618 <__aeabi_dmul>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	4614      	mov	r4, r2
 800151e:	461d      	mov	r5, r3
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	68ba      	ldr	r2, [r7, #8]
 8001524:	fb02 f303 	mul.w	r3, r2, r3
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff f80b 	bl	8000544 <__aeabi_i2d>
 800152e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001532:	f7fe febb 	bl	80002ac <__adddf3>
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	ec43 2b17 	vmov	d7, r2, r3
 800153e:	eeb0 1a47 	vmov.f32	s2, s14
 8001542:	eef0 1a67 	vmov.f32	s3, s15
 8001546:	ed9f 0b12 	vldr	d0, [pc, #72]	; 8001590 <parse_number+0x220>
 800154a:	f01a fdbb 	bl	801c0c4 <pow>
 800154e:	ec53 2b10 	vmov	r2, r3, d0
 8001552:	4620      	mov	r0, r4
 8001554:	4629      	mov	r1, r5
 8001556:	f7ff f85f 	bl	8000618 <__aeabi_dmul>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	item->valuedouble=n;
 8001562:	6879      	ldr	r1, [r7, #4]
 8001564:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001568:	e9c1 2306 	strd	r2, r3, [r1, #24]
	item->valueint=(int)n;
 800156c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001570:	f7ff fb02 	bl	8000b78 <__aeabi_d2iz>
 8001574:	4602      	mov	r2, r0
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	615a      	str	r2, [r3, #20]
	item->type=cJSON_Number;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2203      	movs	r2, #3
 800157e:	60da      	str	r2, [r3, #12]
	return num;
 8001580:	683b      	ldr	r3, [r7, #0]
}
 8001582:	4618      	mov	r0, r3
 8001584:	3728      	adds	r7, #40	; 0x28
 8001586:	46bd      	mov	sp, r7
 8001588:	bdb0      	pop	{r4, r5, r7, pc}
 800158a:	bf00      	nop
 800158c:	f3af 8000 	nop.w
 8001590:	00000000 	.word	0x00000000
 8001594:	40240000 	.word	0x40240000
 8001598:	3ff00000 	.word	0x3ff00000
 800159c:	bff00000 	.word	0xbff00000
 80015a0:	40240000 	.word	0x40240000

080015a4 <parse_hex4>:
	}
	return str;
}

static unsigned parse_hex4(const char *str)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
	unsigned h=0;
 80015ac:	2300      	movs	r3, #0
 80015ae:	60fb      	str	r3, [r7, #12]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b2f      	cmp	r3, #47	; 0x2f
 80015b6:	d90b      	bls.n	80015d0 <parse_hex4+0x2c>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	2b39      	cmp	r3, #57	; 0x39
 80015be:	d807      	bhi.n	80015d0 <parse_hex4+0x2c>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	461a      	mov	r2, r3
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	4413      	add	r3, r2
 80015ca:	3b30      	subs	r3, #48	; 0x30
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	e021      	b.n	8001614 <parse_hex4+0x70>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b40      	cmp	r3, #64	; 0x40
 80015d6:	d90b      	bls.n	80015f0 <parse_hex4+0x4c>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	2b46      	cmp	r3, #70	; 0x46
 80015de:	d807      	bhi.n	80015f0 <parse_hex4+0x4c>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	461a      	mov	r2, r3
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	4413      	add	r3, r2
 80015ea:	3b37      	subs	r3, #55	; 0x37
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	e011      	b.n	8001614 <parse_hex4+0x70>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2b60      	cmp	r3, #96	; 0x60
 80015f6:	d90b      	bls.n	8001610 <parse_hex4+0x6c>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	2b66      	cmp	r3, #102	; 0x66
 80015fe:	d807      	bhi.n	8001610 <parse_hex4+0x6c>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	461a      	mov	r2, r3
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	4413      	add	r3, r2
 800160a:	3b57      	subs	r3, #87	; 0x57
 800160c:	60fb      	str	r3, [r7, #12]
 800160e:	e001      	b.n	8001614 <parse_hex4+0x70>
 8001610:	2300      	movs	r3, #0
 8001612:	e0a8      	b.n	8001766 <parse_hex4+0x1c2>
	h=h<<4;str++;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	011b      	lsls	r3, r3, #4
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	3301      	adds	r3, #1
 800161e:	607b      	str	r3, [r7, #4]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b2f      	cmp	r3, #47	; 0x2f
 8001626:	d90b      	bls.n	8001640 <parse_hex4+0x9c>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b39      	cmp	r3, #57	; 0x39
 800162e:	d807      	bhi.n	8001640 <parse_hex4+0x9c>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	461a      	mov	r2, r3
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	4413      	add	r3, r2
 800163a:	3b30      	subs	r3, #48	; 0x30
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	e021      	b.n	8001684 <parse_hex4+0xe0>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b40      	cmp	r3, #64	; 0x40
 8001646:	d90b      	bls.n	8001660 <parse_hex4+0xbc>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	2b46      	cmp	r3, #70	; 0x46
 800164e:	d807      	bhi.n	8001660 <parse_hex4+0xbc>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	461a      	mov	r2, r3
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	4413      	add	r3, r2
 800165a:	3b37      	subs	r3, #55	; 0x37
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	e011      	b.n	8001684 <parse_hex4+0xe0>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	2b60      	cmp	r3, #96	; 0x60
 8001666:	d90b      	bls.n	8001680 <parse_hex4+0xdc>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	2b66      	cmp	r3, #102	; 0x66
 800166e:	d807      	bhi.n	8001680 <parse_hex4+0xdc>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	461a      	mov	r2, r3
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	4413      	add	r3, r2
 800167a:	3b57      	subs	r3, #87	; 0x57
 800167c:	60fb      	str	r3, [r7, #12]
 800167e:	e001      	b.n	8001684 <parse_hex4+0xe0>
 8001680:	2300      	movs	r3, #0
 8001682:	e070      	b.n	8001766 <parse_hex4+0x1c2>
	h=h<<4;str++;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	011b      	lsls	r3, r3, #4
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	3301      	adds	r3, #1
 800168e:	607b      	str	r3, [r7, #4]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b2f      	cmp	r3, #47	; 0x2f
 8001696:	d90b      	bls.n	80016b0 <parse_hex4+0x10c>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2b39      	cmp	r3, #57	; 0x39
 800169e:	d807      	bhi.n	80016b0 <parse_hex4+0x10c>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	461a      	mov	r2, r3
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	4413      	add	r3, r2
 80016aa:	3b30      	subs	r3, #48	; 0x30
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	e021      	b.n	80016f4 <parse_hex4+0x150>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b40      	cmp	r3, #64	; 0x40
 80016b6:	d90b      	bls.n	80016d0 <parse_hex4+0x12c>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b46      	cmp	r3, #70	; 0x46
 80016be:	d807      	bhi.n	80016d0 <parse_hex4+0x12c>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	461a      	mov	r2, r3
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	4413      	add	r3, r2
 80016ca:	3b37      	subs	r3, #55	; 0x37
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	e011      	b.n	80016f4 <parse_hex4+0x150>
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2b60      	cmp	r3, #96	; 0x60
 80016d6:	d90b      	bls.n	80016f0 <parse_hex4+0x14c>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b66      	cmp	r3, #102	; 0x66
 80016de:	d807      	bhi.n	80016f0 <parse_hex4+0x14c>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	461a      	mov	r2, r3
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	4413      	add	r3, r2
 80016ea:	3b57      	subs	r3, #87	; 0x57
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	e001      	b.n	80016f4 <parse_hex4+0x150>
 80016f0:	2300      	movs	r3, #0
 80016f2:	e038      	b.n	8001766 <parse_hex4+0x1c2>
	h=h<<4;str++;
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	011b      	lsls	r3, r3, #4
 80016f8:	60fb      	str	r3, [r7, #12]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	3301      	adds	r3, #1
 80016fe:	607b      	str	r3, [r7, #4]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	2b2f      	cmp	r3, #47	; 0x2f
 8001706:	d90b      	bls.n	8001720 <parse_hex4+0x17c>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	2b39      	cmp	r3, #57	; 0x39
 800170e:	d807      	bhi.n	8001720 <parse_hex4+0x17c>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	461a      	mov	r2, r3
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	4413      	add	r3, r2
 800171a:	3b30      	subs	r3, #48	; 0x30
 800171c:	60fb      	str	r3, [r7, #12]
 800171e:	e021      	b.n	8001764 <parse_hex4+0x1c0>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	2b40      	cmp	r3, #64	; 0x40
 8001726:	d90b      	bls.n	8001740 <parse_hex4+0x19c>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	2b46      	cmp	r3, #70	; 0x46
 800172e:	d807      	bhi.n	8001740 <parse_hex4+0x19c>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	461a      	mov	r2, r3
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	4413      	add	r3, r2
 800173a:	3b37      	subs	r3, #55	; 0x37
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	e011      	b.n	8001764 <parse_hex4+0x1c0>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b60      	cmp	r3, #96	; 0x60
 8001746:	d90b      	bls.n	8001760 <parse_hex4+0x1bc>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b66      	cmp	r3, #102	; 0x66
 800174e:	d807      	bhi.n	8001760 <parse_hex4+0x1bc>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	461a      	mov	r2, r3
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	4413      	add	r3, r2
 800175a:	3b57      	subs	r3, #87	; 0x57
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	e001      	b.n	8001764 <parse_hex4+0x1c0>
 8001760:	2300      	movs	r3, #0
 8001762:	e000      	b.n	8001766 <parse_hex4+0x1c2>
	return h;
 8001764:	68fb      	ldr	r3, [r7, #12]
}
 8001766:	4618      	mov	r0, r3
 8001768:	3714      	adds	r7, #20
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
	...

08001774 <parse_string>:

/* Parse the input text into an unescaped cstring, and populate item. */
static const unsigned char firstByteMark[7] = { 0x00, 0x00, 0xC0, 0xE0, 0xF0, 0xF8, 0xFC };
static const char *parse_string(cJSON *item,const char *str)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b088      	sub	sp, #32
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
	const char *ptr=str+1;char *ptr2;char *out;int len=0;unsigned uc,uc2;
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	3301      	adds	r3, #1
 8001782:	61fb      	str	r3, [r7, #28]
 8001784:	2300      	movs	r3, #0
 8001786:	617b      	str	r3, [r7, #20]
	if (*str!='\"') {ep=str;return 0;}	/* not a string! */
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b22      	cmp	r3, #34	; 0x22
 800178e:	d00d      	beq.n	80017ac <parse_string+0x38>
 8001790:	4aa3      	ldr	r2, [pc, #652]	; (8001a20 <parse_string+0x2ac>)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	6013      	str	r3, [r2, #0]
 8001796:	2300      	movs	r3, #0
 8001798:	e168      	b.n	8001a6c <parse_string+0x2f8>
	
	while (*ptr!='\"' && *ptr && ++len) if (*ptr++ == '\\') ptr++;	/* Skip escaped quotes. */
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	1c5a      	adds	r2, r3, #1
 800179e:	61fa      	str	r2, [r7, #28]
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	2b5c      	cmp	r3, #92	; 0x5c
 80017a4:	d102      	bne.n	80017ac <parse_string+0x38>
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	3301      	adds	r3, #1
 80017aa:	61fb      	str	r3, [r7, #28]
 80017ac:	69fb      	ldr	r3, [r7, #28]
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b22      	cmp	r3, #34	; 0x22
 80017b2:	d009      	beq.n	80017c8 <parse_string+0x54>
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d005      	beq.n	80017c8 <parse_string+0x54>
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	3301      	adds	r3, #1
 80017c0:	617b      	str	r3, [r7, #20]
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d1e8      	bne.n	800179a <parse_string+0x26>
	
	out=(char*)cJSON_malloc(len+1);	/* This is how long we need for the string, roughly. */
 80017c8:	4b96      	ldr	r3, [pc, #600]	; (8001a24 <parse_string+0x2b0>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	697a      	ldr	r2, [r7, #20]
 80017ce:	3201      	adds	r2, #1
 80017d0:	4610      	mov	r0, r2
 80017d2:	4798      	blx	r3
 80017d4:	60f8      	str	r0, [r7, #12]
	if (!out) return 0;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d101      	bne.n	80017e0 <parse_string+0x6c>
 80017dc:	2300      	movs	r3, #0
 80017de:	e145      	b.n	8001a6c <parse_string+0x2f8>
	
	ptr=str+1;ptr2=out;
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	3301      	adds	r3, #1
 80017e4:	61fb      	str	r3, [r7, #28]
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	61bb      	str	r3, [r7, #24]
	while (*ptr!='\"' && *ptr)
 80017ea:	e125      	b.n	8001a38 <parse_string+0x2c4>
	{
		if (*ptr!='\\') *ptr2++=*ptr++;
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b5c      	cmp	r3, #92	; 0x5c
 80017f2:	d008      	beq.n	8001806 <parse_string+0x92>
 80017f4:	69fa      	ldr	r2, [r7, #28]
 80017f6:	1c53      	adds	r3, r2, #1
 80017f8:	61fb      	str	r3, [r7, #28]
 80017fa:	69bb      	ldr	r3, [r7, #24]
 80017fc:	1c59      	adds	r1, r3, #1
 80017fe:	61b9      	str	r1, [r7, #24]
 8001800:	7812      	ldrb	r2, [r2, #0]
 8001802:	701a      	strb	r2, [r3, #0]
 8001804:	e118      	b.n	8001a38 <parse_string+0x2c4>
		else
		{
			ptr++;
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	3301      	adds	r3, #1
 800180a:	61fb      	str	r3, [r7, #28]
			switch (*ptr)
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	3b62      	subs	r3, #98	; 0x62
 8001812:	2b13      	cmp	r3, #19
 8001814:	f200 80fc 	bhi.w	8001a10 <parse_string+0x29c>
 8001818:	a201      	add	r2, pc, #4	; (adr r2, 8001820 <parse_string+0xac>)
 800181a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800181e:	bf00      	nop
 8001820:	08001871 	.word	0x08001871
 8001824:	08001a11 	.word	0x08001a11
 8001828:	08001a11 	.word	0x08001a11
 800182c:	08001a11 	.word	0x08001a11
 8001830:	0800187d 	.word	0x0800187d
 8001834:	08001a11 	.word	0x08001a11
 8001838:	08001a11 	.word	0x08001a11
 800183c:	08001a11 	.word	0x08001a11
 8001840:	08001a11 	.word	0x08001a11
 8001844:	08001a11 	.word	0x08001a11
 8001848:	08001a11 	.word	0x08001a11
 800184c:	08001a11 	.word	0x08001a11
 8001850:	08001889 	.word	0x08001889
 8001854:	08001a11 	.word	0x08001a11
 8001858:	08001a11 	.word	0x08001a11
 800185c:	08001a11 	.word	0x08001a11
 8001860:	08001895 	.word	0x08001895
 8001864:	08001a11 	.word	0x08001a11
 8001868:	080018a1 	.word	0x080018a1
 800186c:	080018ad 	.word	0x080018ad
			{
				case 'b': *ptr2++='\b';	break;
 8001870:	69bb      	ldr	r3, [r7, #24]
 8001872:	1c5a      	adds	r2, r3, #1
 8001874:	61ba      	str	r2, [r7, #24]
 8001876:	2208      	movs	r2, #8
 8001878:	701a      	strb	r2, [r3, #0]
 800187a:	e0da      	b.n	8001a32 <parse_string+0x2be>
				case 'f': *ptr2++='\f';	break;
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	1c5a      	adds	r2, r3, #1
 8001880:	61ba      	str	r2, [r7, #24]
 8001882:	220c      	movs	r2, #12
 8001884:	701a      	strb	r2, [r3, #0]
 8001886:	e0d4      	b.n	8001a32 <parse_string+0x2be>
				case 'n': *ptr2++='\n';	break;
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	1c5a      	adds	r2, r3, #1
 800188c:	61ba      	str	r2, [r7, #24]
 800188e:	220a      	movs	r2, #10
 8001890:	701a      	strb	r2, [r3, #0]
 8001892:	e0ce      	b.n	8001a32 <parse_string+0x2be>
				case 'r': *ptr2++='\r';	break;
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	1c5a      	adds	r2, r3, #1
 8001898:	61ba      	str	r2, [r7, #24]
 800189a:	220d      	movs	r2, #13
 800189c:	701a      	strb	r2, [r3, #0]
 800189e:	e0c8      	b.n	8001a32 <parse_string+0x2be>
				case 't': *ptr2++='\t';	break;
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	1c5a      	adds	r2, r3, #1
 80018a4:	61ba      	str	r2, [r7, #24]
 80018a6:	2209      	movs	r2, #9
 80018a8:	701a      	strb	r2, [r3, #0]
 80018aa:	e0c2      	b.n	8001a32 <parse_string+0x2be>
				case 'u':	 /* transcode utf16 to utf8. */
					uc=parse_hex4(ptr+1);ptr+=4;	/* get the unicode char. */
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	3301      	adds	r3, #1
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff fe77 	bl	80015a4 <parse_hex4>
 80018b6:	6138      	str	r0, [r7, #16]
 80018b8:	69fb      	ldr	r3, [r7, #28]
 80018ba:	3304      	adds	r3, #4
 80018bc:	61fb      	str	r3, [r7, #28]

					if ((uc>=0xDC00 && uc<=0xDFFF) || uc==0)	break;	/* check for invalid.	*/
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 80018c4:	d304      	bcc.n	80018d0 <parse_string+0x15c>
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 80018cc:	f0c0 80b0 	bcc.w	8001a30 <parse_string+0x2bc>
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f000 80ac 	beq.w	8001a30 <parse_string+0x2bc>

					if (uc>=0xD800 && uc<=0xDBFF)	/* UTF16 surrogate pairs.	*/
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 80018de:	d32d      	bcc.n	800193c <parse_string+0x1c8>
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 80018e6:	d229      	bcs.n	800193c <parse_string+0x1c8>
					{
						if (ptr[1]!='\\' || ptr[2]!='u')	break;	/* missing second-half of surrogate.	*/
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	3301      	adds	r3, #1
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b5c      	cmp	r3, #92	; 0x5c
 80018f0:	f040 809e 	bne.w	8001a30 <parse_string+0x2bc>
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	3302      	adds	r3, #2
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	2b75      	cmp	r3, #117	; 0x75
 80018fc:	f040 8098 	bne.w	8001a30 <parse_string+0x2bc>
						uc2=parse_hex4(ptr+3);ptr+=6;
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	3303      	adds	r3, #3
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff fe4d 	bl	80015a4 <parse_hex4>
 800190a:	60b8      	str	r0, [r7, #8]
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	3306      	adds	r3, #6
 8001910:	61fb      	str	r3, [r7, #28]
						if (uc2<0xDC00 || uc2>0xDFFF)		break;	/* invalid second-half of surrogate.	*/
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8001918:	f0c0 808a 	bcc.w	8001a30 <parse_string+0x2bc>
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 8001922:	f080 8085 	bcs.w	8001a30 <parse_string+0x2bc>
						uc=0x10000 + (((uc&0x3FF)<<10) | (uc2&0x3FF));
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	029a      	lsls	r2, r3, #10
 800192a:	4b3f      	ldr	r3, [pc, #252]	; (8001a28 <parse_string+0x2b4>)
 800192c:	4013      	ands	r3, r2
 800192e:	68ba      	ldr	r2, [r7, #8]
 8001930:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001934:	4313      	orrs	r3, r2
 8001936:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800193a:	613b      	str	r3, [r7, #16]
					}

					len=4;if (uc<0x80) len=1;else if (uc<0x800) len=2;else if (uc<0x10000) len=3; ptr2+=len;
 800193c:	2304      	movs	r3, #4
 800193e:	617b      	str	r3, [r7, #20]
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	2b7f      	cmp	r3, #127	; 0x7f
 8001944:	d802      	bhi.n	800194c <parse_string+0x1d8>
 8001946:	2301      	movs	r3, #1
 8001948:	617b      	str	r3, [r7, #20]
 800194a:	e00c      	b.n	8001966 <parse_string+0x1f2>
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001952:	d202      	bcs.n	800195a <parse_string+0x1e6>
 8001954:	2302      	movs	r3, #2
 8001956:	617b      	str	r3, [r7, #20]
 8001958:	e005      	b.n	8001966 <parse_string+0x1f2>
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001960:	d201      	bcs.n	8001966 <parse_string+0x1f2>
 8001962:	2303      	movs	r3, #3
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	4413      	add	r3, r2
 800196c:	61bb      	str	r3, [r7, #24]
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	3b01      	subs	r3, #1
 8001972:	2b03      	cmp	r3, #3
 8001974:	d847      	bhi.n	8001a06 <parse_string+0x292>
 8001976:	a201      	add	r2, pc, #4	; (adr r2, 800197c <parse_string+0x208>)
 8001978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800197c:	080019ed 	.word	0x080019ed
 8001980:	080019cd 	.word	0x080019cd
 8001984:	080019ad 	.word	0x080019ad
 8001988:	0800198d 	.word	0x0800198d
					
					switch (len) {
						case 4: *--ptr2 =((uc | 0x80) & 0xBF); uc >>= 6;
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	b2db      	uxtb	r3, r3
 8001990:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001994:	b2db      	uxtb	r3, r3
 8001996:	69ba      	ldr	r2, [r7, #24]
 8001998:	3a01      	subs	r2, #1
 800199a:	61ba      	str	r2, [r7, #24]
 800199c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80019a0:	b2da      	uxtb	r2, r3
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	701a      	strb	r2, [r3, #0]
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	099b      	lsrs	r3, r3, #6
 80019aa:	613b      	str	r3, [r7, #16]
						case 3: *--ptr2 =((uc | 0x80) & 0xBF); uc >>= 6;
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	3a01      	subs	r2, #1
 80019ba:	61ba      	str	r2, [r7, #24]
 80019bc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80019c0:	b2da      	uxtb	r2, r3
 80019c2:	69bb      	ldr	r3, [r7, #24]
 80019c4:	701a      	strb	r2, [r3, #0]
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	099b      	lsrs	r3, r3, #6
 80019ca:	613b      	str	r3, [r7, #16]
						case 2: *--ptr2 =((uc | 0x80) & 0xBF); uc >>= 6;
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	69ba      	ldr	r2, [r7, #24]
 80019d8:	3a01      	subs	r2, #1
 80019da:	61ba      	str	r2, [r7, #24]
 80019dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80019e0:	b2da      	uxtb	r2, r3
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	701a      	strb	r2, [r3, #0]
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	099b      	lsrs	r3, r3, #6
 80019ea:	613b      	str	r3, [r7, #16]
						case 1: *--ptr2 =(uc | firstByteMark[len]);
 80019ec:	4a0f      	ldr	r2, [pc, #60]	; (8001a2c <parse_string+0x2b8>)
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	4413      	add	r3, r2
 80019f2:	781a      	ldrb	r2, [r3, #0]
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	69b9      	ldr	r1, [r7, #24]
 80019fa:	3901      	subs	r1, #1
 80019fc:	61b9      	str	r1, [r7, #24]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	b2da      	uxtb	r2, r3
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	701a      	strb	r2, [r3, #0]
					}
					ptr2+=len;
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	61bb      	str	r3, [r7, #24]
					break;
 8001a0e:	e010      	b.n	8001a32 <parse_string+0x2be>
				default:  *ptr2++=*ptr; break;
 8001a10:	69bb      	ldr	r3, [r7, #24]
 8001a12:	1c5a      	adds	r2, r3, #1
 8001a14:	61ba      	str	r2, [r7, #24]
 8001a16:	69fa      	ldr	r2, [r7, #28]
 8001a18:	7812      	ldrb	r2, [r2, #0]
 8001a1a:	701a      	strb	r2, [r3, #0]
 8001a1c:	e009      	b.n	8001a32 <parse_string+0x2be>
 8001a1e:	bf00      	nop
 8001a20:	2000026c 	.word	0x2000026c
 8001a24:	20000000 	.word	0x20000000
 8001a28:	000ffc00 	.word	0x000ffc00
 8001a2c:	08020810 	.word	0x08020810
			}
			ptr++;
 8001a30:	bf00      	nop
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	3301      	adds	r3, #1
 8001a36:	61fb      	str	r3, [r7, #28]
	while (*ptr!='\"' && *ptr)
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2b22      	cmp	r3, #34	; 0x22
 8001a3e:	d004      	beq.n	8001a4a <parse_string+0x2d6>
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	f47f aed1 	bne.w	80017ec <parse_string+0x78>
		}
	}
	*ptr2=0;
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	701a      	strb	r2, [r3, #0]
	if (*ptr=='\"') ptr++;
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b22      	cmp	r3, #34	; 0x22
 8001a56:	d102      	bne.n	8001a5e <parse_string+0x2ea>
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	61fb      	str	r3, [r7, #28]
	item->valuestring=out;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	68fa      	ldr	r2, [r7, #12]
 8001a62:	611a      	str	r2, [r3, #16]
	item->type=cJSON_String;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2204      	movs	r2, #4
 8001a68:	60da      	str	r2, [r3, #12]
	return ptr;
 8001a6a:	69fb      	ldr	r3, [r7, #28]
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3720      	adds	r7, #32
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <skip>:
static char *print_array(cJSON *item,int depth,int fmt,printbuffer *p);
static const char *parse_object(cJSON *item,const char *value);
static char *print_object(cJSON *item,int depth,int fmt,printbuffer *p);

/* Utility to jump whitespace and cr/lf */
static const char *skip(const char *in) {while (in && *in && (unsigned char)*in<=32) in++; return in;}
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	e002      	b.n	8001a84 <skip+0x10>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	3301      	adds	r3, #1
 8001a82:	607b      	str	r3, [r7, #4]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d007      	beq.n	8001a9a <skip+0x26>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d003      	beq.n	8001a9a <skip+0x26>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	2b20      	cmp	r3, #32
 8001a98:	d9f1      	bls.n	8001a7e <skip+0xa>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <cJSON_ParseWithOpts>:

/* Parse an object - create a new root, and populate. */
cJSON *cJSON_ParseWithOpts(const char *value,const char **return_parse_end,int require_null_terminated)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
	const char *end=0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]
	cJSON *c=cJSON_New_Item();
 8001ab8:	f7ff fbf8 	bl	80012ac <cJSON_New_Item>
 8001abc:	6138      	str	r0, [r7, #16]
	ep=0;
 8001abe:	4b1b      	ldr	r3, [pc, #108]	; (8001b2c <cJSON_ParseWithOpts+0x84>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
	if (!c) return 0;       /* memory fail */
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d101      	bne.n	8001ace <cJSON_ParseWithOpts+0x26>
 8001aca:	2300      	movs	r3, #0
 8001acc:	e02a      	b.n	8001b24 <cJSON_ParseWithOpts+0x7c>

	end=parse_value(c,skip(value));
 8001ace:	68f8      	ldr	r0, [r7, #12]
 8001ad0:	f7ff ffd0 	bl	8001a74 <skip>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	6938      	ldr	r0, [r7, #16]
 8001ada:	f000 f837 	bl	8001b4c <parse_value>
 8001ade:	6178      	str	r0, [r7, #20]
	if (!end)	{cJSON_Delete(c);return 0;}	/* parse failure. ep is set. */
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d104      	bne.n	8001af0 <cJSON_ParseWithOpts+0x48>
 8001ae6:	6938      	ldr	r0, [r7, #16]
 8001ae8:	f7ff fbf8 	bl	80012dc <cJSON_Delete>
 8001aec:	2300      	movs	r3, #0
 8001aee:	e019      	b.n	8001b24 <cJSON_ParseWithOpts+0x7c>

	/* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
	if (require_null_terminated) {end=skip(end);if (*end) {cJSON_Delete(c);ep=end;return 0;}}
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d00f      	beq.n	8001b16 <cJSON_ParseWithOpts+0x6e>
 8001af6:	6978      	ldr	r0, [r7, #20]
 8001af8:	f7ff ffbc 	bl	8001a74 <skip>
 8001afc:	6178      	str	r0, [r7, #20]
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d007      	beq.n	8001b16 <cJSON_ParseWithOpts+0x6e>
 8001b06:	6938      	ldr	r0, [r7, #16]
 8001b08:	f7ff fbe8 	bl	80012dc <cJSON_Delete>
 8001b0c:	4a07      	ldr	r2, [pc, #28]	; (8001b2c <cJSON_ParseWithOpts+0x84>)
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	6013      	str	r3, [r2, #0]
 8001b12:	2300      	movs	r3, #0
 8001b14:	e006      	b.n	8001b24 <cJSON_ParseWithOpts+0x7c>
	if (return_parse_end) *return_parse_end=end;
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d002      	beq.n	8001b22 <cJSON_ParseWithOpts+0x7a>
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	697a      	ldr	r2, [r7, #20]
 8001b20:	601a      	str	r2, [r3, #0]
	return c;
 8001b22:	693b      	ldr	r3, [r7, #16]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3718      	adds	r7, #24
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	2000026c 	.word	0x2000026c

08001b30 <cJSON_Parse>:
/* Default options for cJSON_Parse */
cJSON *cJSON_Parse(const char *value) {return cJSON_ParseWithOpts(value,0,0);}
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f7ff ffb3 	bl	8001aa8 <cJSON_ParseWithOpts>
 8001b42:	4603      	mov	r3, r0
 8001b44:	4618      	mov	r0, r3
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <parse_value>:
}


/* Parser core - when encountering text, process appropriately. */
static const char *parse_value(cJSON *item,const char *value)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
	if (!value)						return 0;	/* Fail on null. */
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d101      	bne.n	8001b60 <parse_value+0x14>
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	e060      	b.n	8001c22 <parse_value+0xd6>
	if (!strncmp(value,"null",4))	{ item->type=cJSON_NULL;  return value+4; }
 8001b60:	2204      	movs	r2, #4
 8001b62:	4932      	ldr	r1, [pc, #200]	; (8001c2c <parse_value+0xe0>)
 8001b64:	6838      	ldr	r0, [r7, #0]
 8001b66:	f016 fde3 	bl	8018730 <strncmp>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d105      	bne.n	8001b7c <parse_value+0x30>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2202      	movs	r2, #2
 8001b74:	60da      	str	r2, [r3, #12]
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	3304      	adds	r3, #4
 8001b7a:	e052      	b.n	8001c22 <parse_value+0xd6>
	if (!strncmp(value,"false",5))	{ item->type=cJSON_False; return value+5; }
 8001b7c:	2205      	movs	r2, #5
 8001b7e:	492c      	ldr	r1, [pc, #176]	; (8001c30 <parse_value+0xe4>)
 8001b80:	6838      	ldr	r0, [r7, #0]
 8001b82:	f016 fdd5 	bl	8018730 <strncmp>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d105      	bne.n	8001b98 <parse_value+0x4c>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	60da      	str	r2, [r3, #12]
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	3305      	adds	r3, #5
 8001b96:	e044      	b.n	8001c22 <parse_value+0xd6>
	if (!strncmp(value,"true",4))	{ item->type=cJSON_True; item->valueint=1;	return value+4; }
 8001b98:	2204      	movs	r2, #4
 8001b9a:	4926      	ldr	r1, [pc, #152]	; (8001c34 <parse_value+0xe8>)
 8001b9c:	6838      	ldr	r0, [r7, #0]
 8001b9e:	f016 fdc7 	bl	8018730 <strncmp>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d108      	bne.n	8001bba <parse_value+0x6e>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2201      	movs	r2, #1
 8001bac:	60da      	str	r2, [r3, #12]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	615a      	str	r2, [r3, #20]
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	3304      	adds	r3, #4
 8001bb8:	e033      	b.n	8001c22 <parse_value+0xd6>
	if (*value=='\"')				{ return parse_string(item,value); }
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	2b22      	cmp	r3, #34	; 0x22
 8001bc0:	d105      	bne.n	8001bce <parse_value+0x82>
 8001bc2:	6839      	ldr	r1, [r7, #0]
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7ff fdd5 	bl	8001774 <parse_string>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	e029      	b.n	8001c22 <parse_value+0xd6>
	if (*value=='-' || (*value>='0' && *value<='9'))	{ return parse_number(item,value); }
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	2b2d      	cmp	r3, #45	; 0x2d
 8001bd4:	d007      	beq.n	8001be6 <parse_value+0x9a>
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2b2f      	cmp	r3, #47	; 0x2f
 8001bdc:	d909      	bls.n	8001bf2 <parse_value+0xa6>
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b39      	cmp	r3, #57	; 0x39
 8001be4:	d805      	bhi.n	8001bf2 <parse_value+0xa6>
 8001be6:	6839      	ldr	r1, [r7, #0]
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f7ff fbc1 	bl	8001370 <parse_number>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	e017      	b.n	8001c22 <parse_value+0xd6>
	if (*value=='[')				{ return parse_array(item,value); }
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	2b5b      	cmp	r3, #91	; 0x5b
 8001bf8:	d105      	bne.n	8001c06 <parse_value+0xba>
 8001bfa:	6839      	ldr	r1, [r7, #0]
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f000 f81d 	bl	8001c3c <parse_array>
 8001c02:	4603      	mov	r3, r0
 8001c04:	e00d      	b.n	8001c22 <parse_value+0xd6>
	if (*value=='{')				{ return parse_object(item,value); }
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	2b7b      	cmp	r3, #123	; 0x7b
 8001c0c:	d105      	bne.n	8001c1a <parse_value+0xce>
 8001c0e:	6839      	ldr	r1, [r7, #0]
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f000 f889 	bl	8001d28 <parse_object>
 8001c16:	4603      	mov	r3, r0
 8001c18:	e003      	b.n	8001c22 <parse_value+0xd6>

	ep=value;return 0;	/* failure. */
 8001c1a:	4a07      	ldr	r2, [pc, #28]	; (8001c38 <parse_value+0xec>)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	6013      	str	r3, [r2, #0]
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	0801d05c 	.word	0x0801d05c
 8001c30:	0801d064 	.word	0x0801d064
 8001c34:	0801d06c 	.word	0x0801d06c
 8001c38:	2000026c 	.word	0x2000026c

08001c3c <parse_array>:
	return out;
}

/* Build an array from input text. */
static const char *parse_array(cJSON *item,const char *value)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	6039      	str	r1, [r7, #0]
	cJSON *child;
	if (*value!='[')	{ep=value;return 0;}	/* not an array! */
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	2b5b      	cmp	r3, #91	; 0x5b
 8001c4c:	d004      	beq.n	8001c58 <parse_array+0x1c>
 8001c4e:	4a35      	ldr	r2, [pc, #212]	; (8001d24 <parse_array+0xe8>)
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	6013      	str	r3, [r2, #0]
 8001c54:	2300      	movs	r3, #0
 8001c56:	e060      	b.n	8001d1a <parse_array+0xde>

	item->type=cJSON_Array;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2205      	movs	r2, #5
 8001c5c:	60da      	str	r2, [r3, #12]
	value=skip(value+1);
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	3301      	adds	r3, #1
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff ff06 	bl	8001a74 <skip>
 8001c68:	6038      	str	r0, [r7, #0]
	if (*value==']') return value+1;	/* empty array. */
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	2b5d      	cmp	r3, #93	; 0x5d
 8001c70:	d102      	bne.n	8001c78 <parse_array+0x3c>
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	3301      	adds	r3, #1
 8001c76:	e050      	b.n	8001d1a <parse_array+0xde>

	item->child=child=cJSON_New_Item();
 8001c78:	f7ff fb18 	bl	80012ac <cJSON_New_Item>
 8001c7c:	60f8      	str	r0, [r7, #12]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	68fa      	ldr	r2, [r7, #12]
 8001c82:	609a      	str	r2, [r3, #8]
	if (!item->child) return 0;		 /* memory fail */
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d101      	bne.n	8001c90 <parse_array+0x54>
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	e044      	b.n	8001d1a <parse_array+0xde>
	value=skip(parse_value(child,skip(value)));	/* skip any spacing, get the value. */
 8001c90:	6838      	ldr	r0, [r7, #0]
 8001c92:	f7ff feef 	bl	8001a74 <skip>
 8001c96:	4603      	mov	r3, r0
 8001c98:	4619      	mov	r1, r3
 8001c9a:	68f8      	ldr	r0, [r7, #12]
 8001c9c:	f7ff ff56 	bl	8001b4c <parse_value>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff fee6 	bl	8001a74 <skip>
 8001ca8:	6038      	str	r0, [r7, #0]
	if (!value) return 0;
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d125      	bne.n	8001cfc <parse_array+0xc0>
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	e032      	b.n	8001d1a <parse_array+0xde>

	while (*value==',')
	{
		cJSON *new_item;
		if (!(new_item=cJSON_New_Item())) return 0; 	/* memory fail */
 8001cb4:	f7ff fafa 	bl	80012ac <cJSON_New_Item>
 8001cb8:	60b8      	str	r0, [r7, #8]
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d101      	bne.n	8001cc4 <parse_array+0x88>
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	e02a      	b.n	8001d1a <parse_array+0xde>
		child->next=new_item;new_item->prev=child;child=new_item;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	68ba      	ldr	r2, [r7, #8]
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	68fa      	ldr	r2, [r7, #12]
 8001cce:	605a      	str	r2, [r3, #4]
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	60fb      	str	r3, [r7, #12]
		value=skip(parse_value(child,skip(value+1)));
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff fecb 	bl	8001a74 <skip>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	68f8      	ldr	r0, [r7, #12]
 8001ce4:	f7ff ff32 	bl	8001b4c <parse_value>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff fec2 	bl	8001a74 <skip>
 8001cf0:	6038      	str	r0, [r7, #0]
		if (!value) return 0;	/* memory fail */
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d101      	bne.n	8001cfc <parse_array+0xc0>
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	e00e      	b.n	8001d1a <parse_array+0xde>
	while (*value==',')
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	2b2c      	cmp	r3, #44	; 0x2c
 8001d02:	d0d7      	beq.n	8001cb4 <parse_array+0x78>
	}

	if (*value==']') return value+1;	/* end of array */
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b5d      	cmp	r3, #93	; 0x5d
 8001d0a:	d102      	bne.n	8001d12 <parse_array+0xd6>
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	e003      	b.n	8001d1a <parse_array+0xde>
	ep=value;return 0;	/* malformed. */
 8001d12:	4a04      	ldr	r2, [pc, #16]	; (8001d24 <parse_array+0xe8>)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	6013      	str	r3, [r2, #0]
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3710      	adds	r7, #16
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	2000026c 	.word	0x2000026c

08001d28 <parse_object>:
	return out;	
}

/* Build an object from the text. */
static const char *parse_object(cJSON *item,const char *value)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
	cJSON *child;
	if (*value!='{')	{ep=value;return 0;}	/* not an object! */
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	2b7b      	cmp	r3, #123	; 0x7b
 8001d38:	d004      	beq.n	8001d44 <parse_object+0x1c>
 8001d3a:	4a59      	ldr	r2, [pc, #356]	; (8001ea0 <parse_object+0x178>)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	6013      	str	r3, [r2, #0]
 8001d40:	2300      	movs	r3, #0
 8001d42:	e0a8      	b.n	8001e96 <parse_object+0x16e>
	
	item->type=cJSON_Object;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2206      	movs	r2, #6
 8001d48:	60da      	str	r2, [r3, #12]
	value=skip(value+1);
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff fe90 	bl	8001a74 <skip>
 8001d54:	6038      	str	r0, [r7, #0]
	if (*value=='}') return value+1;	/* empty array. */
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	2b7d      	cmp	r3, #125	; 0x7d
 8001d5c:	d102      	bne.n	8001d64 <parse_object+0x3c>
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	3301      	adds	r3, #1
 8001d62:	e098      	b.n	8001e96 <parse_object+0x16e>
	
	item->child=child=cJSON_New_Item();
 8001d64:	f7ff faa2 	bl	80012ac <cJSON_New_Item>
 8001d68:	60f8      	str	r0, [r7, #12]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	68fa      	ldr	r2, [r7, #12]
 8001d6e:	609a      	str	r2, [r3, #8]
	if (!item->child) return 0;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d101      	bne.n	8001d7c <parse_object+0x54>
 8001d78:	2300      	movs	r3, #0
 8001d7a:	e08c      	b.n	8001e96 <parse_object+0x16e>
	value=skip(parse_string(child,skip(value)));
 8001d7c:	6838      	ldr	r0, [r7, #0]
 8001d7e:	f7ff fe79 	bl	8001a74 <skip>
 8001d82:	4603      	mov	r3, r0
 8001d84:	4619      	mov	r1, r3
 8001d86:	68f8      	ldr	r0, [r7, #12]
 8001d88:	f7ff fcf4 	bl	8001774 <parse_string>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7ff fe70 	bl	8001a74 <skip>
 8001d94:	6038      	str	r0, [r7, #0]
	if (!value) return 0;
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d101      	bne.n	8001da0 <parse_object+0x78>
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	e07a      	b.n	8001e96 <parse_object+0x16e>
	child->string=child->valuestring;child->valuestring=0;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	691a      	ldr	r2, [r3, #16]
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	621a      	str	r2, [r3, #32]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2200      	movs	r2, #0
 8001dac:	611a      	str	r2, [r3, #16]
	if (*value!=':') {ep=value;return 0;}	/* fail! */
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	2b3a      	cmp	r3, #58	; 0x3a
 8001db4:	d004      	beq.n	8001dc0 <parse_object+0x98>
 8001db6:	4a3a      	ldr	r2, [pc, #232]	; (8001ea0 <parse_object+0x178>)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	6013      	str	r3, [r2, #0]
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	e06a      	b.n	8001e96 <parse_object+0x16e>
	value=skip(parse_value(child,skip(value+1)));	/* skip any spacing, get the value. */
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff fe55 	bl	8001a74 <skip>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	4619      	mov	r1, r3
 8001dce:	68f8      	ldr	r0, [r7, #12]
 8001dd0:	f7ff febc 	bl	8001b4c <parse_value>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff fe4c 	bl	8001a74 <skip>
 8001ddc:	6038      	str	r0, [r7, #0]
	if (!value) return 0;
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d149      	bne.n	8001e78 <parse_object+0x150>
 8001de4:	2300      	movs	r3, #0
 8001de6:	e056      	b.n	8001e96 <parse_object+0x16e>
	
	while (*value==',')
	{
		cJSON *new_item;
		if (!(new_item=cJSON_New_Item()))	return 0; /* memory fail */
 8001de8:	f7ff fa60 	bl	80012ac <cJSON_New_Item>
 8001dec:	60b8      	str	r0, [r7, #8]
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d101      	bne.n	8001df8 <parse_object+0xd0>
 8001df4:	2300      	movs	r3, #0
 8001df6:	e04e      	b.n	8001e96 <parse_object+0x16e>
		child->next=new_item;new_item->prev=child;child=new_item;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	68ba      	ldr	r2, [r7, #8]
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	68fa      	ldr	r2, [r7, #12]
 8001e02:	605a      	str	r2, [r3, #4]
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	60fb      	str	r3, [r7, #12]
		value=skip(parse_string(child,skip(value+1)));
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff fe31 	bl	8001a74 <skip>
 8001e12:	4603      	mov	r3, r0
 8001e14:	4619      	mov	r1, r3
 8001e16:	68f8      	ldr	r0, [r7, #12]
 8001e18:	f7ff fcac 	bl	8001774 <parse_string>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff fe28 	bl	8001a74 <skip>
 8001e24:	6038      	str	r0, [r7, #0]
		if (!value) return 0;
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d101      	bne.n	8001e30 <parse_object+0x108>
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	e032      	b.n	8001e96 <parse_object+0x16e>
		child->string=child->valuestring;child->valuestring=0;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	691a      	ldr	r2, [r3, #16]
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	621a      	str	r2, [r3, #32]
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	611a      	str	r2, [r3, #16]
		if (*value!=':') {ep=value;return 0;}	/* fail! */
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	2b3a      	cmp	r3, #58	; 0x3a
 8001e44:	d004      	beq.n	8001e50 <parse_object+0x128>
 8001e46:	4a16      	ldr	r2, [pc, #88]	; (8001ea0 <parse_object+0x178>)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	6013      	str	r3, [r2, #0]
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	e022      	b.n	8001e96 <parse_object+0x16e>
		value=skip(parse_value(child,skip(value+1)));	/* skip any spacing, get the value. */
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	3301      	adds	r3, #1
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff fe0d 	bl	8001a74 <skip>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	68f8      	ldr	r0, [r7, #12]
 8001e60:	f7ff fe74 	bl	8001b4c <parse_value>
 8001e64:	4603      	mov	r3, r0
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff fe04 	bl	8001a74 <skip>
 8001e6c:	6038      	str	r0, [r7, #0]
		if (!value) return 0;
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d101      	bne.n	8001e78 <parse_object+0x150>
 8001e74:	2300      	movs	r3, #0
 8001e76:	e00e      	b.n	8001e96 <parse_object+0x16e>
	while (*value==',')
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	2b2c      	cmp	r3, #44	; 0x2c
 8001e7e:	d0b3      	beq.n	8001de8 <parse_object+0xc0>
	}
	
	if (*value=='}') return value+1;	/* end of array */
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	2b7d      	cmp	r3, #125	; 0x7d
 8001e86:	d102      	bne.n	8001e8e <parse_object+0x166>
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	e003      	b.n	8001e96 <parse_object+0x16e>
	ep=value;return 0;	/* malformed. */
 8001e8e:	4a04      	ldr	r2, [pc, #16]	; (8001ea0 <parse_object+0x178>)
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	6013      	str	r3, [r2, #0]
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	2000026c 	.word	0x2000026c

08001ea4 <cJSON_GetObjectItem>:
}

/* Get Array size/item / object item. */
int    cJSON_GetArraySize(cJSON *array)							{cJSON *c=array->child;int i=0;while(c)i++,c=c->next;return i;}
cJSON *cJSON_GetArrayItem(cJSON *array,int item)				{cJSON *c=array->child;  while (c && item>0) item--,c=c->next; return c;}
cJSON *cJSON_GetObjectItem(cJSON *object,const char *string)	{cJSON *c=object->child; while (c && cJSON_strcasecmp(c->string,string)) c=c->next; return c;}
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	6039      	str	r1, [r7, #0]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	e002      	b.n	8001ebc <cJSON_GetObjectItem+0x18>
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d008      	beq.n	8001ed4 <cJSON_GetObjectItem+0x30>
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	6a1b      	ldr	r3, [r3, #32]
 8001ec6:	6839      	ldr	r1, [r7, #0]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7ff f981 	bl	80011d0 <cJSON_strcasecmp>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d1f0      	bne.n	8001eb6 <cJSON_GetObjectItem+0x12>
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3710      	adds	r7, #16
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
	...

08001ee0 <USART_Tx>:
char DBG_buf[DBG_RX_BUFFER_SIZE] = {0,};
char DBG_str[DBG_RX_BUFFER_SIZE] = {0,};

//    USART3
void USART_Tx(unsigned char Data)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	71fb      	strb	r3, [r7, #7]
	while(!(USART3->SR & USART_SR_TC));
 8001eea:	bf00      	nop
 8001eec:	4b07      	ldr	r3, [pc, #28]	; (8001f0c <USART_Tx+0x2c>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d0f9      	beq.n	8001eec <USART_Tx+0xc>
	USART3->DR = Data;
 8001ef8:	4a04      	ldr	r2, [pc, #16]	; (8001f0c <USART_Tx+0x2c>)
 8001efa:	79fb      	ldrb	r3, [r7, #7]
 8001efc:	6053      	str	r3, [r2, #4]
}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	40004800 	.word	0x40004800

08001f10 <SEND_str>:
//  
//   
void SEND_str(char * string)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	73fb      	strb	r3, [r7, #15]
	while(string[i])
 8001f1c:	e009      	b.n	8001f32 <SEND_str+0x22>
	{
		USART_Tx(string[i]);
 8001f1e:	7bfb      	ldrb	r3, [r7, #15]
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	4413      	add	r3, r2
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7ff ffda 	bl	8001ee0 <USART_Tx>
		i++;
 8001f2c:	7bfb      	ldrb	r3, [r7, #15]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	73fb      	strb	r3, [r7, #15]
	while(string[i])
 8001f32:	7bfb      	ldrb	r3, [r7, #15]
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	4413      	add	r3, r2
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d1ef      	bne.n	8001f1e <SEND_str+0xe>
	}
}
 8001f3e:	bf00      	nop
 8001f40:	bf00      	nop
 8001f42:	3710      	adds	r7, #16
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <DEBUG_main>:
void DEBUG_main(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
	if(dbg_available()) //    - ,     
 8001f4e:	f003 ff99 	bl	8005e84 <dbg_available>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	f000 80bf 	beq.w	80020d8 <DEBUG_main+0x190>
	{
		uint16_t i = 0;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	80fb      	strh	r3, [r7, #6]
		uint8_t fdbg = 1;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	717b      	strb	r3, [r7, #5]
		memset(DBG_buf, 0, DBG_RX_BUFFER_SIZE);
 8001f62:	2240      	movs	r2, #64	; 0x40
 8001f64:	2100      	movs	r1, #0
 8001f66:	485e      	ldr	r0, [pc, #376]	; (80020e0 <DEBUG_main+0x198>)
 8001f68:	f015 fe0a 	bl	8017b80 <memset>
		HAL_Delay(50);
 8001f6c:	2032      	movs	r0, #50	; 0x32
 8001f6e:	f004 f865 	bl	800603c <HAL_Delay>

		while(dbg_available())
 8001f72:	e010      	b.n	8001f96 <DEBUG_main+0x4e>
		{
			DBG_buf[i++] = dbg_read();
 8001f74:	f003 ffa2 	bl	8005ebc <dbg_read>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	88fb      	ldrh	r3, [r7, #6]
 8001f7e:	1c5a      	adds	r2, r3, #1
 8001f80:	80fa      	strh	r2, [r7, #6]
 8001f82:	461a      	mov	r2, r3
 8001f84:	b2c9      	uxtb	r1, r1
 8001f86:	4b56      	ldr	r3, [pc, #344]	; (80020e0 <DEBUG_main+0x198>)
 8001f88:	5499      	strb	r1, [r3, r2]
			if(i > DBG_RX_BUFFER_SIZE - 1)
 8001f8a:	88fb      	ldrh	r3, [r7, #6]
 8001f8c:	2b3f      	cmp	r3, #63	; 0x3f
 8001f8e:	d808      	bhi.n	8001fa2 <DEBUG_main+0x5a>
				break;
			HAL_Delay(1);
 8001f90:	2001      	movs	r0, #1
 8001f92:	f004 f853 	bl	800603c <HAL_Delay>
		while(dbg_available())
 8001f96:	f003 ff75 	bl	8005e84 <dbg_available>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d1e9      	bne.n	8001f74 <DEBUG_main+0x2c>
 8001fa0:	e000      	b.n	8001fa4 <DEBUG_main+0x5c>
				break;
 8001fa2:	bf00      	nop
		}
		clear_string(DBG_buf);
 8001fa4:	484e      	ldr	r0, [pc, #312]	; (80020e0 <DEBUG_main+0x198>)
 8001fa6:	f000 fd65 	bl	8002a74 <clear_string>
		if(strstr(DBG_buf, "test") != NULL)
 8001faa:	494e      	ldr	r1, [pc, #312]	; (80020e4 <DEBUG_main+0x19c>)
 8001fac:	484c      	ldr	r0, [pc, #304]	; (80020e0 <DEBUG_main+0x198>)
 8001fae:	f016 fbd1 	bl	8018754 <strstr>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d003      	beq.n	8001fc0 <DEBUG_main+0x78>
		{
			SEND_str("respone\n");
 8001fb8:	484b      	ldr	r0, [pc, #300]	; (80020e8 <DEBUG_main+0x1a0>)
 8001fba:	f7ff ffa9 	bl	8001f10 <SEND_str>
 8001fbe:	e082      	b.n	80020c6 <DEBUG_main+0x17e>
//		clear_string(DBG_buf);
//		snprintf(DBG_str, DBG_RX_BUFFER_SIZE, "%s\r\n", DBG_buf);
//		c = strchr(DBG_str, '.') - DBG_str;
//		HAL_UART_Transmit(&huart2, (uint8_t*)DBG_str, c, 1000);	//strlen(DBG_str)

		else if(strstr(DBG_buf, "AIN") != NULL)
 8001fc0:	494a      	ldr	r1, [pc, #296]	; (80020ec <DEBUG_main+0x1a4>)
 8001fc2:	4847      	ldr	r0, [pc, #284]	; (80020e0 <DEBUG_main+0x198>)
 8001fc4:	f016 fbc6 	bl	8018754 <strstr>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d003      	beq.n	8001fd6 <DEBUG_main+0x8e>
		{
			json_input("{\"INSTRUCTION\":\"SET_PERIPHERALS\",\"COMMAND\":{\"TYPE\":\"ANALOG\",\"SET\":\"[1,1,0,0,1,1,0,0]\"},\"TIME\":\"1122334455\"}");
 8001fce:	4848      	ldr	r0, [pc, #288]	; (80020f0 <DEBUG_main+0x1a8>)
 8001fd0:	f000 fdbe 	bl	8002b50 <json_input>
 8001fd4:	e077      	b.n	80020c6 <DEBUG_main+0x17e>
		}
		else if(strstr(DBG_buf, "DIN") != NULL)
 8001fd6:	4947      	ldr	r1, [pc, #284]	; (80020f4 <DEBUG_main+0x1ac>)
 8001fd8:	4841      	ldr	r0, [pc, #260]	; (80020e0 <DEBUG_main+0x198>)
 8001fda:	f016 fbbb 	bl	8018754 <strstr>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d003      	beq.n	8001fec <DEBUG_main+0xa4>
		{
			json_input("{\"INSTRUCTION\":\"SET_PERIPHERALS\",\"COMMAND\":{\"TYPE\":\"DIGITAL\",\"SET\":\"[0,0,1,1,0,0,1,1]\"},\"TIME\":\"1122334455\"}");
 8001fe4:	4844      	ldr	r0, [pc, #272]	; (80020f8 <DEBUG_main+0x1b0>)
 8001fe6:	f000 fdb3 	bl	8002b50 <json_input>
 8001fea:	e06c      	b.n	80020c6 <DEBUG_main+0x17e>
		}
		else if(strstr(DBG_buf, "OCD") != NULL)
 8001fec:	4943      	ldr	r1, [pc, #268]	; (80020fc <DEBUG_main+0x1b4>)
 8001fee:	483c      	ldr	r0, [pc, #240]	; (80020e0 <DEBUG_main+0x198>)
 8001ff0:	f016 fbb0 	bl	8018754 <strstr>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <DEBUG_main+0xba>
		{
			json_input("{\"INSTRUCTION\":\"SET_PERIPHERALS\",\"COMMAND\":{\"TYPE\":\"OCD\",\"SET\":\"[0,1,1,0,0,1,1,0]\"},\"TIME\":\"1122334455\"}");
 8001ffa:	4841      	ldr	r0, [pc, #260]	; (8002100 <DEBUG_main+0x1b8>)
 8001ffc:	f000 fda8 	bl	8002b50 <json_input>
 8002000:	e061      	b.n	80020c6 <DEBUG_main+0x17e>
		}
		//------------------------------------------------Digital-----------------------------------------------
		else if(strstr(DBG_buf, "SP1") != NULL)
 8002002:	4940      	ldr	r1, [pc, #256]	; (8002104 <DEBUG_main+0x1bc>)
 8002004:	4836      	ldr	r0, [pc, #216]	; (80020e0 <DEBUG_main+0x198>)
 8002006:	f016 fba5 	bl	8018754 <strstr>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d003      	beq.n	8002018 <DEBUG_main+0xd0>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_DIDO\",\"D_IN\":\"VHOD1\",\"VAR_IN\":\"0\",\"D_OUT\":\"VIHOD1\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 8002010:	483d      	ldr	r0, [pc, #244]	; (8002108 <DEBUG_main+0x1c0>)
 8002012:	f000 fd9d 	bl	8002b50 <json_input>
 8002016:	e056      	b.n	80020c6 <DEBUG_main+0x17e>
		}
		else if(strstr(DBG_buf, "SP2") != NULL)
 8002018:	493c      	ldr	r1, [pc, #240]	; (800210c <DEBUG_main+0x1c4>)
 800201a:	4831      	ldr	r0, [pc, #196]	; (80020e0 <DEBUG_main+0x198>)
 800201c:	f016 fb9a 	bl	8018754 <strstr>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d003      	beq.n	800202e <DEBUG_main+0xe6>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_DIDO\",\"D_IN\":\"VHOD1\",\"VAR_IN\":\"0\",\"D_OUT\":\"VIHOD8\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 8002026:	483a      	ldr	r0, [pc, #232]	; (8002110 <DEBUG_main+0x1c8>)
 8002028:	f000 fd92 	bl	8002b50 <json_input>
 800202c:	e04b      	b.n	80020c6 <DEBUG_main+0x17e>
		}
		//----------------------------------------------End_Digital---------------------------------------------
		//------------------------------------------------Analog------------------------------------------------
		else if(strstr(DBG_buf, "SP3") != NULL)
 800202e:	4939      	ldr	r1, [pc, #228]	; (8002114 <DEBUG_main+0x1cc>)
 8002030:	482b      	ldr	r0, [pc, #172]	; (80020e0 <DEBUG_main+0x198>)
 8002032:	f016 fb8f 	bl	8018754 <strstr>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d003      	beq.n	8002044 <DEBUG_main+0xfc>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_VAIDO\",\"A_IN\":\"VHOD1\",\"RANGE_LOW\":\"2.5\",\"RANGE_HIGH\":\"3.5\",\"D_OUT\":\"VIHOD3\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 800203c:	4836      	ldr	r0, [pc, #216]	; (8002118 <DEBUG_main+0x1d0>)
 800203e:	f000 fd87 	bl	8002b50 <json_input>
 8002042:	e040      	b.n	80020c6 <DEBUG_main+0x17e>
		}
		else if(strstr(DBG_buf, "SP4") != NULL)
 8002044:	4935      	ldr	r1, [pc, #212]	; (800211c <DEBUG_main+0x1d4>)
 8002046:	4826      	ldr	r0, [pc, #152]	; (80020e0 <DEBUG_main+0x198>)
 8002048:	f016 fb84 	bl	8018754 <strstr>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <DEBUG_main+0x112>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_VAIDO\",\"A_IN\":\"VHOD1\",\"RANGE_LOW\":\"0\",\"RANGE_HIGH\":\"1\",\"D_OUT\":\"VIHOD4\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 8002052:	4833      	ldr	r0, [pc, #204]	; (8002120 <DEBUG_main+0x1d8>)
 8002054:	f000 fd7c 	bl	8002b50 <json_input>
 8002058:	e035      	b.n	80020c6 <DEBUG_main+0x17e>
		}
		//----------------------------------------------End_Analog----------------------------------------------
		//--------------------------------------------------PWM-------------------------------------------------
		else if(strstr(DBG_buf, "SP5") != NULL)
 800205a:	4932      	ldr	r1, [pc, #200]	; (8002124 <DEBUG_main+0x1dc>)
 800205c:	4820      	ldr	r0, [pc, #128]	; (80020e0 <DEBUG_main+0x198>)
 800205e:	f016 fb79 	bl	8018754 <strstr>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d003      	beq.n	8002070 <DEBUG_main+0x128>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_PWM\",\"PWM_OUT\":\"PWM1\",\"D_CYCLE\":\"10\"},\"TIME\":\"1122334455\"}");
 8002068:	482f      	ldr	r0, [pc, #188]	; (8002128 <DEBUG_main+0x1e0>)
 800206a:	f000 fd71 	bl	8002b50 <json_input>
 800206e:	e02a      	b.n	80020c6 <DEBUG_main+0x17e>
		}
		else if(strstr(DBG_buf, "SP6") != NULL)
 8002070:	492e      	ldr	r1, [pc, #184]	; (800212c <DEBUG_main+0x1e4>)
 8002072:	481b      	ldr	r0, [pc, #108]	; (80020e0 <DEBUG_main+0x198>)
 8002074:	f016 fb6e 	bl	8018754 <strstr>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <DEBUG_main+0x13e>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_PWM\",\"PWM_OUT\":\"PWM2\",\"D_CYCLE\":\"25\"},\"TIME\":\"1122334455\"}");
 800207e:	482c      	ldr	r0, [pc, #176]	; (8002130 <DEBUG_main+0x1e8>)
 8002080:	f000 fd66 	bl	8002b50 <json_input>
 8002084:	e01f      	b.n	80020c6 <DEBUG_main+0x17e>
		}
		else if(strstr(DBG_buf, "SP7") != NULL)
 8002086:	492b      	ldr	r1, [pc, #172]	; (8002134 <DEBUG_main+0x1ec>)
 8002088:	4815      	ldr	r0, [pc, #84]	; (80020e0 <DEBUG_main+0x198>)
 800208a:	f016 fb63 	bl	8018754 <strstr>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d003      	beq.n	800209c <DEBUG_main+0x154>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_PWM\",\"PWM_OUT\":\"PWM3\",\"D_CYCLE\":\"50\"},\"TIME\":\"1122334455\"}");
 8002094:	4828      	ldr	r0, [pc, #160]	; (8002138 <DEBUG_main+0x1f0>)
 8002096:	f000 fd5b 	bl	8002b50 <json_input>
 800209a:	e014      	b.n	80020c6 <DEBUG_main+0x17e>
		}
		else if(strstr(DBG_buf, "SP8") != NULL)
 800209c:	4927      	ldr	r1, [pc, #156]	; (800213c <DEBUG_main+0x1f4>)
 800209e:	4810      	ldr	r0, [pc, #64]	; (80020e0 <DEBUG_main+0x198>)
 80020a0:	f016 fb58 	bl	8018754 <strstr>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d003      	beq.n	80020b2 <DEBUG_main+0x16a>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_PWM\",\"PWM_OUT\":\"PWM4\",\"D_CYCLE\":\"90\"},\"TIME\":\"1122334455\"}");
 80020aa:	4825      	ldr	r0, [pc, #148]	; (8002140 <DEBUG_main+0x1f8>)
 80020ac:	f000 fd50 	bl	8002b50 <json_input>
 80020b0:	e009      	b.n	80020c6 <DEBUG_main+0x17e>
		}
		else if(strstr(DBG_buf, "SP9") != NULL)
 80020b2:	4924      	ldr	r1, [pc, #144]	; (8002144 <DEBUG_main+0x1fc>)
 80020b4:	480a      	ldr	r0, [pc, #40]	; (80020e0 <DEBUG_main+0x198>)
 80020b6:	f016 fb4d 	bl	8018754 <strstr>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d002      	beq.n	80020c6 <DEBUG_main+0x17e>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_PWM\",\"PWM_OUT\":\"PWM1\",\"D_CYCLE\":\"50\"},\"TIME\":\"1122334455\"}");
 80020c0:	4821      	ldr	r0, [pc, #132]	; (8002148 <DEBUG_main+0x200>)
 80020c2:	f000 fd45 	bl	8002b50 <json_input>
		}
		//------------------------------------------------End_PWM-----------------------------------------------
		if(fdbg)
 80020c6:	797b      	ldrb	r3, [r7, #5]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d005      	beq.n	80020d8 <DEBUG_main+0x190>
		{
			snprintf(DBG_str, DBG_RX_BUFFER_SIZE, "%s\n", DBG_buf);
 80020cc:	4b04      	ldr	r3, [pc, #16]	; (80020e0 <DEBUG_main+0x198>)
 80020ce:	4a1f      	ldr	r2, [pc, #124]	; (800214c <DEBUG_main+0x204>)
 80020d0:	2140      	movs	r1, #64	; 0x40
 80020d2:	481f      	ldr	r0, [pc, #124]	; (8002150 <DEBUG_main+0x208>)
 80020d4:	f016 fad8 	bl	8018688 <sniprintf>

			//json_input("{\"INSTRUCTION\":\"SET_PERIPHERALS\",\"COMMAND\":{\"TYPE\":\"DIGITAL\",\"SET\":\"[0,1,1,0,0,0,0,1]\"},\"TIME\":\"1122334455\"}");
		}
	}
}
 80020d8:	bf00      	nop
 80020da:	3708      	adds	r7, #8
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	20000270 	.word	0x20000270
 80020e4:	0801d078 	.word	0x0801d078
 80020e8:	0801d080 	.word	0x0801d080
 80020ec:	0801d08c 	.word	0x0801d08c
 80020f0:	0801d090 	.word	0x0801d090
 80020f4:	0801d0fc 	.word	0x0801d0fc
 80020f8:	0801d100 	.word	0x0801d100
 80020fc:	0801d170 	.word	0x0801d170
 8002100:	0801d174 	.word	0x0801d174
 8002104:	0801d1e0 	.word	0x0801d1e0
 8002108:	0801d1e4 	.word	0x0801d1e4
 800210c:	0801d270 	.word	0x0801d270
 8002110:	0801d274 	.word	0x0801d274
 8002114:	0801d300 	.word	0x0801d300
 8002118:	0801d304 	.word	0x0801d304
 800211c:	0801d3ac 	.word	0x0801d3ac
 8002120:	0801d3b0 	.word	0x0801d3b0
 8002124:	0801d454 	.word	0x0801d454
 8002128:	0801d458 	.word	0x0801d458
 800212c:	0801d4c8 	.word	0x0801d4c8
 8002130:	0801d4cc 	.word	0x0801d4cc
 8002134:	0801d53c 	.word	0x0801d53c
 8002138:	0801d540 	.word	0x0801d540
 800213c:	0801d5b0 	.word	0x0801d5b0
 8002140:	0801d5b4 	.word	0x0801d5b4
 8002144:	0801d624 	.word	0x0801d624
 8002148:	0801d628 	.word	0x0801d628
 800214c:	0801d698 	.word	0x0801d698
 8002150:	200002b0 	.word	0x200002b0

08002154 <DWT_Init>:
 *      Author: mmorozov
 */
#include "main.h"

void DWT_Init(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
    SCB_DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //   
 8002158:	4b08      	ldr	r3, [pc, #32]	; (800217c <DWT_Init+0x28>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a07      	ldr	r2, [pc, #28]	; (800217c <DWT_Init+0x28>)
 800215e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002162:	6013      	str	r3, [r2, #0]
    DWT_CONTROL |= DWT_CTRL_CYCCNTENA_Msk;   //  
 8002164:	4b06      	ldr	r3, [pc, #24]	; (8002180 <DWT_Init+0x2c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a05      	ldr	r2, [pc, #20]	; (8002180 <DWT_Init+0x2c>)
 800216a:	f043 0301 	orr.w	r3, r3, #1
 800216e:	6013      	str	r3, [r2, #0]
}
 8002170:	bf00      	nop
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	e000edfc 	.word	0xe000edfc
 8002180:	e0001000 	.word	0xe0001000

08002184 <delay_micros>:

void delay_micros(uint32_t us)
{
 8002184:	b480      	push	{r7}
 8002186:	b085      	sub	sp, #20
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
    uint32_t us_count_tic =  us * (SystemCoreClock / 1000000); //  -   1      
 800218c:	4b0c      	ldr	r3, [pc, #48]	; (80021c0 <delay_micros+0x3c>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a0c      	ldr	r2, [pc, #48]	; (80021c4 <delay_micros+0x40>)
 8002192:	fba2 2303 	umull	r2, r3, r2, r3
 8002196:	0c9a      	lsrs	r2, r3, #18
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	fb02 f303 	mul.w	r3, r2, r3
 800219e:	60fb      	str	r3, [r7, #12]
    DWT->CYCCNT = 0U; //  
 80021a0:	4b09      	ldr	r3, [pc, #36]	; (80021c8 <delay_micros+0x44>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	605a      	str	r2, [r3, #4]
    while(DWT->CYCCNT < us_count_tic);
 80021a6:	bf00      	nop
 80021a8:	4b07      	ldr	r3, [pc, #28]	; (80021c8 <delay_micros+0x44>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	68fa      	ldr	r2, [r7, #12]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d8fa      	bhi.n	80021a8 <delay_micros+0x24>
}
 80021b2:	bf00      	nop
 80021b4:	bf00      	nop
 80021b6:	3714      	adds	r7, #20
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr
 80021c0:	2000005c 	.word	0x2000005c
 80021c4:	431bde83 	.word	0x431bde83
 80021c8:	e0001000 	.word	0xe0001000

080021cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80021d2:	2300      	movs	r3, #0
 80021d4:	607b      	str	r3, [r7, #4]
 80021d6:	4b23      	ldr	r3, [pc, #140]	; (8002264 <MX_DMA_Init+0x98>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	4a22      	ldr	r2, [pc, #136]	; (8002264 <MX_DMA_Init+0x98>)
 80021dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021e0:	6313      	str	r3, [r2, #48]	; 0x30
 80021e2:	4b20      	ldr	r3, [pc, #128]	; (8002264 <MX_DMA_Init+0x98>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021ea:	607b      	str	r3, [r7, #4]
 80021ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021ee:	2300      	movs	r3, #0
 80021f0:	603b      	str	r3, [r7, #0]
 80021f2:	4b1c      	ldr	r3, [pc, #112]	; (8002264 <MX_DMA_Init+0x98>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f6:	4a1b      	ldr	r2, [pc, #108]	; (8002264 <MX_DMA_Init+0x98>)
 80021f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021fc:	6313      	str	r3, [r2, #48]	; 0x30
 80021fe:	4b19      	ldr	r3, [pc, #100]	; (8002264 <MX_DMA_Init+0x98>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002202:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002206:	603b      	str	r3, [r7, #0]
 8002208:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800220a:	2200      	movs	r2, #0
 800220c:	2100      	movs	r1, #0
 800220e:	200d      	movs	r0, #13
 8002210:	f004 fbda 	bl	80069c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002214:	200d      	movs	r0, #13
 8002216:	f004 fbf3 	bl	8006a00 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800221a:	2200      	movs	r2, #0
 800221c:	2100      	movs	r1, #0
 800221e:	200f      	movs	r0, #15
 8002220:	f004 fbd2 	bl	80069c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002224:	200f      	movs	r0, #15
 8002226:	f004 fbeb 	bl	8006a00 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800222a:	2200      	movs	r2, #0
 800222c:	2100      	movs	r1, #0
 800222e:	2010      	movs	r0, #16
 8002230:	f004 fbca 	bl	80069c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002234:	2010      	movs	r0, #16
 8002236:	f004 fbe3 	bl	8006a00 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800223a:	2200      	movs	r2, #0
 800223c:	2100      	movs	r1, #0
 800223e:	202f      	movs	r0, #47	; 0x2f
 8002240:	f004 fbc2 	bl	80069c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8002244:	202f      	movs	r0, #47	; 0x2f
 8002246:	f004 fbdb 	bl	8006a00 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800224a:	2200      	movs	r2, #0
 800224c:	2100      	movs	r1, #0
 800224e:	2038      	movs	r0, #56	; 0x38
 8002250:	f004 fbba 	bl	80069c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002254:	2038      	movs	r0, #56	; 0x38
 8002256:	f004 fbd3 	bl	8006a00 <HAL_NVIC_EnableIRQ>

}
 800225a:	bf00      	nop
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40023800 	.word	0x40023800

08002268 <port_init>:
///* Wait till done */
//while (micros--) ;
//}
//--------------------------------------------------
void port_init(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b086      	sub	sp, #24
 800226c:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(GPIOD, WR0_Pin);
 800226e:	2101      	movs	r1, #1
 8002270:	480d      	ldr	r0, [pc, #52]	; (80022a8 <port_init+0x40>)
 8002272:	f006 f9a3 	bl	80085bc <HAL_GPIO_DeInit>
//  GPIOB->CRH |= GPIO_CRH_MODE11;
//  GPIOB->CRH |= GPIO_CRH_CNF11_0;
//  GPIOB->CRH &= ~GPIO_CRH_CNF11_1;

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002276:	1d3b      	adds	r3, r7, #4
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	609a      	str	r2, [r3, #8]
 8002280:	60da      	str	r2, [r3, #12]
 8002282:	611a      	str	r2, [r3, #16]

  GPIO_InitStruct.Pin = WR0_Pin;
 8002284:	2301      	movs	r3, #1
 8002286:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002288:	2311      	movs	r3, #17
 800228a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228c:	2300      	movs	r3, #0
 800228e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002290:	2302      	movs	r3, #2
 8002292:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002294:	1d3b      	adds	r3, r7, #4
 8002296:	4619      	mov	r1, r3
 8002298:	4803      	ldr	r0, [pc, #12]	; (80022a8 <port_init+0x40>)
 800229a:	f005 fff3 	bl	8008284 <HAL_GPIO_Init>

}
 800229e:	bf00      	nop
 80022a0:	3718      	adds	r7, #24
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40020c00 	.word	0x40020c00

080022ac <ds18b20_Reset>:
//--------------------------------------------------
uint8_t ds18b20_Reset(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
  uint16_t status;
	SET_LOW;// 
 80022b2:	4b13      	ldr	r3, [pc, #76]	; (8002300 <ds18b20_Reset+0x54>)
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	4a12      	ldr	r2, [pc, #72]	; (8002300 <ds18b20_Reset+0x54>)
 80022b8:	f023 0301 	bic.w	r3, r3, #1
 80022bc:	6153      	str	r3, [r2, #20]
  delay_micros(485);//    480 
 80022be:	f240 10e5 	movw	r0, #485	; 0x1e5
 80022c2:	f7ff ff5f 	bl	8002184 <delay_micros>
  SET_HIGH;// 
 80022c6:	4b0e      	ldr	r3, [pc, #56]	; (8002300 <ds18b20_Reset+0x54>)
 80022c8:	695b      	ldr	r3, [r3, #20]
 80022ca:	4a0d      	ldr	r2, [pc, #52]	; (8002300 <ds18b20_Reset+0x54>)
 80022cc:	f043 0301 	orr.w	r3, r3, #1
 80022d0:	6153      	str	r3, [r2, #20]
  delay_micros(65);//    60 
 80022d2:	2041      	movs	r0, #65	; 0x41
 80022d4:	f7ff ff56 	bl	8002184 <delay_micros>
  status = GET_STATUS_PIN;// 
 80022d8:	4b09      	ldr	r3, [pc, #36]	; (8002300 <ds18b20_Reset+0x54>)
 80022da:	691b      	ldr	r3, [r3, #16]
 80022dc:	b29b      	uxth	r3, r3
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	80fb      	strh	r3, [r7, #6]
  delay_micros(500);//    480 
 80022e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80022e8:	f7ff ff4c 	bl	8002184 <delay_micros>
  //(    ,       )
  return (status ? 1 : 0);// 
 80022ec:	88fb      	ldrh	r3, [r7, #6]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	bf14      	ite	ne
 80022f2:	2301      	movne	r3, #1
 80022f4:	2300      	moveq	r3, #0
 80022f6:	b2db      	uxtb	r3, r3
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3708      	adds	r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	40020c00 	.word	0x40020c00

08002304 <ds18b20_ReadBit>:
//----------------------------------------------------------
uint8_t ds18b20_ReadBit(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
  uint8_t bit = 0;
 800230a:	2300      	movs	r3, #0
 800230c:	71fb      	strb	r3, [r7, #7]
  SET_LOW;// 
 800230e:	4b12      	ldr	r3, [pc, #72]	; (8002358 <ds18b20_ReadBit+0x54>)
 8002310:	695b      	ldr	r3, [r3, #20]
 8002312:	4a11      	ldr	r2, [pc, #68]	; (8002358 <ds18b20_ReadBit+0x54>)
 8002314:	f023 0301 	bic.w	r3, r3, #1
 8002318:	6153      	str	r3, [r2, #20]
  delay_micros(2);
 800231a:	2002      	movs	r0, #2
 800231c:	f7ff ff32 	bl	8002184 <delay_micros>
	SET_HIGH;// 
 8002320:	4b0d      	ldr	r3, [pc, #52]	; (8002358 <ds18b20_ReadBit+0x54>)
 8002322:	695b      	ldr	r3, [r3, #20]
 8002324:	4a0c      	ldr	r2, [pc, #48]	; (8002358 <ds18b20_ReadBit+0x54>)
 8002326:	f043 0301 	orr.w	r3, r3, #1
 800232a:	6153      	str	r3, [r2, #20]
	delay_micros(13);
 800232c:	200d      	movs	r0, #13
 800232e:	f7ff ff29 	bl	8002184 <delay_micros>
	bit = (GET_STATUS_PIN ? 1 : 0);// 
 8002332:	4b09      	ldr	r3, [pc, #36]	; (8002358 <ds18b20_ReadBit+0x54>)
 8002334:	691b      	ldr	r3, [r3, #16]
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b00      	cmp	r3, #0
 800233c:	bf14      	ite	ne
 800233e:	2301      	movne	r3, #1
 8002340:	2300      	moveq	r3, #0
 8002342:	b2db      	uxtb	r3, r3
 8002344:	71fb      	strb	r3, [r7, #7]
	delay_micros(45);
 8002346:	202d      	movs	r0, #45	; 0x2d
 8002348:	f7ff ff1c 	bl	8002184 <delay_micros>
  return bit;
 800234c:	79fb      	ldrb	r3, [r7, #7]
}
 800234e:	4618      	mov	r0, r3
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40020c00 	.word	0x40020c00

0800235c <ds18b20_ReadByte>:
//-----------------------------------------------
uint8_t ds18b20_ReadByte(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
  uint8_t data = 0;
 8002362:	2300      	movs	r3, #0
 8002364:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i <= 7; i++)
 8002366:	2300      	movs	r3, #0
 8002368:	71bb      	strb	r3, [r7, #6]
 800236a:	e00d      	b.n	8002388 <ds18b20_ReadByte+0x2c>
  data += ds18b20_ReadBit() << i;
 800236c:	f7ff ffca 	bl	8002304 <ds18b20_ReadBit>
 8002370:	4603      	mov	r3, r0
 8002372:	461a      	mov	r2, r3
 8002374:	79bb      	ldrb	r3, [r7, #6]
 8002376:	fa02 f303 	lsl.w	r3, r2, r3
 800237a:	b2da      	uxtb	r2, r3
 800237c:	79fb      	ldrb	r3, [r7, #7]
 800237e:	4413      	add	r3, r2
 8002380:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i <= 7; i++)
 8002382:	79bb      	ldrb	r3, [r7, #6]
 8002384:	3301      	adds	r3, #1
 8002386:	71bb      	strb	r3, [r7, #6]
 8002388:	79bb      	ldrb	r3, [r7, #6]
 800238a:	2b07      	cmp	r3, #7
 800238c:	d9ee      	bls.n	800236c <ds18b20_ReadByte+0x10>
  return data;
 800238e:	79fb      	ldrb	r3, [r7, #7]
}
 8002390:	4618      	mov	r0, r3
 8002392:	3708      	adds	r7, #8
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <ds18b20_WriteBit>:
//-----------------------------------------------
void ds18b20_WriteBit(uint8_t bit)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	4603      	mov	r3, r0
 80023a0:	71fb      	strb	r3, [r7, #7]
  SET_LOW;
 80023a2:	4b11      	ldr	r3, [pc, #68]	; (80023e8 <ds18b20_WriteBit+0x50>)
 80023a4:	695b      	ldr	r3, [r3, #20]
 80023a6:	4a10      	ldr	r2, [pc, #64]	; (80023e8 <ds18b20_WriteBit+0x50>)
 80023a8:	f023 0301 	bic.w	r3, r3, #1
 80023ac:	6153      	str	r3, [r2, #20]
  delay_micros(bit ? 3 : 65);
 80023ae:	79fb      	ldrb	r3, [r7, #7]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <ds18b20_WriteBit+0x20>
 80023b4:	2303      	movs	r3, #3
 80023b6:	e000      	b.n	80023ba <ds18b20_WriteBit+0x22>
 80023b8:	2341      	movs	r3, #65	; 0x41
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7ff fee2 	bl	8002184 <delay_micros>
  SET_HIGH;
 80023c0:	4b09      	ldr	r3, [pc, #36]	; (80023e8 <ds18b20_WriteBit+0x50>)
 80023c2:	695b      	ldr	r3, [r3, #20]
 80023c4:	4a08      	ldr	r2, [pc, #32]	; (80023e8 <ds18b20_WriteBit+0x50>)
 80023c6:	f043 0301 	orr.w	r3, r3, #1
 80023ca:	6153      	str	r3, [r2, #20]
  delay_micros(bit ? 65 : 3);
 80023cc:	79fb      	ldrb	r3, [r7, #7]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <ds18b20_WriteBit+0x3e>
 80023d2:	2341      	movs	r3, #65	; 0x41
 80023d4:	e000      	b.n	80023d8 <ds18b20_WriteBit+0x40>
 80023d6:	2303      	movs	r3, #3
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff fed3 	bl	8002184 <delay_micros>
}
 80023de:	bf00      	nop
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40020c00 	.word	0x40020c00

080023ec <ds18b20_WriteByte>:
//-----------------------------------------------
void ds18b20_WriteByte(uint8_t dt)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < 8; i++)
 80023f6:	2300      	movs	r3, #0
 80023f8:	73fb      	strb	r3, [r7, #15]
 80023fa:	e010      	b.n	800241e <ds18b20_WriteByte+0x32>
  {
    ds18b20_WriteBit(dt >> i & 1);
 80023fc:	79fa      	ldrb	r2, [r7, #7]
 80023fe:	7bfb      	ldrb	r3, [r7, #15]
 8002400:	fa42 f303 	asr.w	r3, r2, r3
 8002404:	b2db      	uxtb	r3, r3
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	b2db      	uxtb	r3, r3
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff ffc3 	bl	8002398 <ds18b20_WriteBit>
    //Delay Protection
    delay_micros(5);
 8002412:	2005      	movs	r0, #5
 8002414:	f7ff feb6 	bl	8002184 <delay_micros>
  for (uint8_t i = 0; i < 8; i++)
 8002418:	7bfb      	ldrb	r3, [r7, #15]
 800241a:	3301      	adds	r3, #1
 800241c:	73fb      	strb	r3, [r7, #15]
 800241e:	7bfb      	ldrb	r3, [r7, #15]
 8002420:	2b07      	cmp	r3, #7
 8002422:	d9eb      	bls.n	80023fc <ds18b20_WriteByte+0x10>
  }
}
 8002424:	bf00      	nop
 8002426:	bf00      	nop
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
	...

08002430 <ds18b20_SearhRom>:
//-----------------------------------------------
uint8_t ds18b20_SearhRom(uint8_t *Addr)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b086      	sub	sp, #24
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  uint8_t id_bit_number;
  uint8_t last_zero, rom_byte_number, search_result;
  uint8_t id_bit, cmp_id_bit;
  uint8_t rom_byte_mask, search_direction;
  // 
  id_bit_number = 1;
 8002438:	2301      	movs	r3, #1
 800243a:	75fb      	strb	r3, [r7, #23]
  last_zero = 0;
 800243c:	2300      	movs	r3, #0
 800243e:	75bb      	strb	r3, [r7, #22]
  rom_byte_number = 0;
 8002440:	2300      	movs	r3, #0
 8002442:	757b      	strb	r3, [r7, #21]
  rom_byte_mask = 1;
 8002444:	2301      	movs	r3, #1
 8002446:	74fb      	strb	r3, [r7, #19]
  search_result = 0;
 8002448:	2300      	movs	r3, #0
 800244a:	753b      	strb	r3, [r7, #20]
	if (!LastDeviceFlag)
 800244c:	4b55      	ldr	r3, [pc, #340]	; (80025a4 <ds18b20_SearhRom+0x174>)
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d104      	bne.n	800245e <ds18b20_SearhRom+0x2e>
	{
		ds18b20_Reset();
 8002454:	f7ff ff2a 	bl	80022ac <ds18b20_Reset>
		ds18b20_WriteByte(0xF0);
 8002458:	20f0      	movs	r0, #240	; 0xf0
 800245a:	f7ff ffc7 	bl	80023ec <ds18b20_WriteByte>
	}
	do
  {
		id_bit = ds18b20_ReadBit();
 800245e:	f7ff ff51 	bl	8002304 <ds18b20_ReadBit>
 8002462:	4603      	mov	r3, r0
 8002464:	72fb      	strb	r3, [r7, #11]
		cmp_id_bit = ds18b20_ReadBit();
 8002466:	f7ff ff4d 	bl	8002304 <ds18b20_ReadBit>
 800246a:	4603      	mov	r3, r0
 800246c:	72bb      	strb	r3, [r7, #10]
		if ((id_bit == 1) && (cmp_id_bit == 1))
 800246e:	7afb      	ldrb	r3, [r7, #11]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d102      	bne.n	800247a <ds18b20_SearhRom+0x4a>
 8002474:	7abb      	ldrb	r3, [r7, #10]
 8002476:	2b01      	cmp	r3, #1
 8002478:	d05c      	beq.n	8002534 <ds18b20_SearhRom+0x104>
			break;
		else
		{
			if (id_bit != cmp_id_bit)
 800247a:	7afa      	ldrb	r2, [r7, #11]
 800247c:	7abb      	ldrb	r3, [r7, #10]
 800247e:	429a      	cmp	r2, r3
 8002480:	d002      	beq.n	8002488 <ds18b20_SearhRom+0x58>
				search_direction = id_bit; // bit write value for search
 8002482:	7afb      	ldrb	r3, [r7, #11]
 8002484:	74bb      	strb	r3, [r7, #18]
 8002486:	e025      	b.n	80024d4 <ds18b20_SearhRom+0xa4>
			else
			{
				if (id_bit_number < LastDiscrepancy)
 8002488:	4b47      	ldr	r3, [pc, #284]	; (80025a8 <ds18b20_SearhRom+0x178>)
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	7dfa      	ldrb	r2, [r7, #23]
 800248e:	429a      	cmp	r2, r3
 8002490:	d20c      	bcs.n	80024ac <ds18b20_SearhRom+0x7c>
					search_direction = ((ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8002492:	7d7b      	ldrb	r3, [r7, #21]
 8002494:	4a45      	ldr	r2, [pc, #276]	; (80025ac <ds18b20_SearhRom+0x17c>)
 8002496:	5cd2      	ldrb	r2, [r2, r3]
 8002498:	7cfb      	ldrb	r3, [r7, #19]
 800249a:	4013      	ands	r3, r2
 800249c:	b2db      	uxtb	r3, r3
 800249e:	2b00      	cmp	r3, #0
 80024a0:	bf14      	ite	ne
 80024a2:	2301      	movne	r3, #1
 80024a4:	2300      	moveq	r3, #0
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	74bb      	strb	r3, [r7, #18]
 80024aa:	e008      	b.n	80024be <ds18b20_SearhRom+0x8e>
				else
					search_direction = (id_bit_number == LastDiscrepancy);
 80024ac:	4b3e      	ldr	r3, [pc, #248]	; (80025a8 <ds18b20_SearhRom+0x178>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	7dfa      	ldrb	r2, [r7, #23]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	bf0c      	ite	eq
 80024b6:	2301      	moveq	r3, #1
 80024b8:	2300      	movne	r3, #0
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	74bb      	strb	r3, [r7, #18]
				if (search_direction == 0)
 80024be:	7cbb      	ldrb	r3, [r7, #18]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d107      	bne.n	80024d4 <ds18b20_SearhRom+0xa4>
				{
					last_zero = id_bit_number;
 80024c4:	7dfb      	ldrb	r3, [r7, #23]
 80024c6:	75bb      	strb	r3, [r7, #22]
					if (last_zero < 9)
 80024c8:	7dbb      	ldrb	r3, [r7, #22]
 80024ca:	2b08      	cmp	r3, #8
 80024cc:	d802      	bhi.n	80024d4 <ds18b20_SearhRom+0xa4>
					LastFamilyDiscrepancy = last_zero;
 80024ce:	4a38      	ldr	r2, [pc, #224]	; (80025b0 <ds18b20_SearhRom+0x180>)
 80024d0:	7dbb      	ldrb	r3, [r7, #22]
 80024d2:	7013      	strb	r3, [r2, #0]
				}
			}
			if (search_direction == 1)
 80024d4:	7cbb      	ldrb	r3, [r7, #18]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d109      	bne.n	80024ee <ds18b20_SearhRom+0xbe>
				ROM_NO[rom_byte_number] |= rom_byte_mask;
 80024da:	7d7b      	ldrb	r3, [r7, #21]
 80024dc:	4a33      	ldr	r2, [pc, #204]	; (80025ac <ds18b20_SearhRom+0x17c>)
 80024de:	5cd1      	ldrb	r1, [r2, r3]
 80024e0:	7d7b      	ldrb	r3, [r7, #21]
 80024e2:	7cfa      	ldrb	r2, [r7, #19]
 80024e4:	430a      	orrs	r2, r1
 80024e6:	b2d1      	uxtb	r1, r2
 80024e8:	4a30      	ldr	r2, [pc, #192]	; (80025ac <ds18b20_SearhRom+0x17c>)
 80024ea:	54d1      	strb	r1, [r2, r3]
 80024ec:	e00d      	b.n	800250a <ds18b20_SearhRom+0xda>
			else
				ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 80024ee:	7d7b      	ldrb	r3, [r7, #21]
 80024f0:	4a2e      	ldr	r2, [pc, #184]	; (80025ac <ds18b20_SearhRom+0x17c>)
 80024f2:	5cd3      	ldrb	r3, [r2, r3]
 80024f4:	b25a      	sxtb	r2, r3
 80024f6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80024fa:	43db      	mvns	r3, r3
 80024fc:	b25b      	sxtb	r3, r3
 80024fe:	4013      	ands	r3, r2
 8002500:	b25a      	sxtb	r2, r3
 8002502:	7d7b      	ldrb	r3, [r7, #21]
 8002504:	b2d1      	uxtb	r1, r2
 8002506:	4a29      	ldr	r2, [pc, #164]	; (80025ac <ds18b20_SearhRom+0x17c>)
 8002508:	54d1      	strb	r1, [r2, r3]
			ds18b20_WriteBit(search_direction);
 800250a:	7cbb      	ldrb	r3, [r7, #18]
 800250c:	4618      	mov	r0, r3
 800250e:	f7ff ff43 	bl	8002398 <ds18b20_WriteBit>
			id_bit_number++;
 8002512:	7dfb      	ldrb	r3, [r7, #23]
 8002514:	3301      	adds	r3, #1
 8002516:	75fb      	strb	r3, [r7, #23]
			rom_byte_mask <<= 1;
 8002518:	7cfb      	ldrb	r3, [r7, #19]
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	74fb      	strb	r3, [r7, #19]
			if (rom_byte_mask == 0)
 800251e:	7cfb      	ldrb	r3, [r7, #19]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d104      	bne.n	800252e <ds18b20_SearhRom+0xfe>
			{
				rom_byte_number++;
 8002524:	7d7b      	ldrb	r3, [r7, #21]
 8002526:	3301      	adds	r3, #1
 8002528:	757b      	strb	r3, [r7, #21]
				rom_byte_mask = 1;
 800252a:	2301      	movs	r3, #1
 800252c:	74fb      	strb	r3, [r7, #19]
			}
		}
  } while(rom_byte_number < 8); //    0  7  
 800252e:	7d7b      	ldrb	r3, [r7, #21]
 8002530:	2b07      	cmp	r3, #7
 8002532:	d994      	bls.n	800245e <ds18b20_SearhRom+0x2e>
	if (!(id_bit_number < 65))
 8002534:	7dfb      	ldrb	r3, [r7, #23]
 8002536:	2b40      	cmp	r3, #64	; 0x40
 8002538:	d90b      	bls.n	8002552 <ds18b20_SearhRom+0x122>
  {
	  // search successful so set LastDiscrepancy,LastDeviceFlag,search_result
		LastDiscrepancy = last_zero;
 800253a:	4a1b      	ldr	r2, [pc, #108]	; (80025a8 <ds18b20_SearhRom+0x178>)
 800253c:	7dbb      	ldrb	r3, [r7, #22]
 800253e:	7013      	strb	r3, [r2, #0]
		// check for last device
		if (LastDiscrepancy == 0)
 8002540:	4b19      	ldr	r3, [pc, #100]	; (80025a8 <ds18b20_SearhRom+0x178>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d102      	bne.n	800254e <ds18b20_SearhRom+0x11e>
			LastDeviceFlag = 1;
 8002548:	4b16      	ldr	r3, [pc, #88]	; (80025a4 <ds18b20_SearhRom+0x174>)
 800254a:	2201      	movs	r2, #1
 800254c:	701a      	strb	r2, [r3, #0]
		search_result = 1;	
 800254e:	2301      	movs	r3, #1
 8002550:	753b      	strb	r3, [r7, #20]
  }
	if (!search_result || !ROM_NO[0])
 8002552:	7d3b      	ldrb	r3, [r7, #20]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d003      	beq.n	8002560 <ds18b20_SearhRom+0x130>
 8002558:	4b14      	ldr	r3, [pc, #80]	; (80025ac <ds18b20_SearhRom+0x17c>)
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d10b      	bne.n	8002578 <ds18b20_SearhRom+0x148>
	{
		LastDiscrepancy = 0;
 8002560:	4b11      	ldr	r3, [pc, #68]	; (80025a8 <ds18b20_SearhRom+0x178>)
 8002562:	2200      	movs	r2, #0
 8002564:	701a      	strb	r2, [r3, #0]
		LastDeviceFlag = 0;
 8002566:	4b0f      	ldr	r3, [pc, #60]	; (80025a4 <ds18b20_SearhRom+0x174>)
 8002568:	2200      	movs	r2, #0
 800256a:	701a      	strb	r2, [r3, #0]
		LastFamilyDiscrepancy = 0;
 800256c:	4b10      	ldr	r3, [pc, #64]	; (80025b0 <ds18b20_SearhRom+0x180>)
 800256e:	2200      	movs	r2, #0
 8002570:	701a      	strb	r2, [r3, #0]
		search_result = 0;
 8002572:	2300      	movs	r3, #0
 8002574:	753b      	strb	r3, [r7, #20]
 8002576:	e010      	b.n	800259a <ds18b20_SearhRom+0x16a>
	}
	else
  {
    for (int i = 0; i < 8; i++) Addr[i] = ROM_NO[i];
 8002578:	2300      	movs	r3, #0
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	e00a      	b.n	8002594 <ds18b20_SearhRom+0x164>
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	4413      	add	r3, r2
 8002584:	4909      	ldr	r1, [pc, #36]	; (80025ac <ds18b20_SearhRom+0x17c>)
 8002586:	68fa      	ldr	r2, [r7, #12]
 8002588:	440a      	add	r2, r1
 800258a:	7812      	ldrb	r2, [r2, #0]
 800258c:	701a      	strb	r2, [r3, #0]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	3301      	adds	r3, #1
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2b07      	cmp	r3, #7
 8002598:	ddf1      	ble.n	800257e <ds18b20_SearhRom+0x14e>
  }	
  return search_result;
 800259a:	7d3b      	ldrb	r3, [r7, #20]
}
 800259c:	4618      	mov	r0, r3
 800259e:	3718      	adds	r7, #24
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	200007f9 	.word	0x200007f9
 80025a8:	200007fa 	.word	0x200007fa
 80025ac:	200007f0 	.word	0x200007f0
 80025b0:	200007f8 	.word	0x200007f8

080025b4 <ds18b20_init>:
//-----------------------------------------------
uint8_t ds18b20_init(uint8_t mode)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	4603      	mov	r3, r0
 80025bc:	71fb      	strb	r3, [r7, #7]
	int i = 0, j=0;
 80025be:	2300      	movs	r3, #0
 80025c0:	617b      	str	r3, [r7, #20]
 80025c2:	2300      	movs	r3, #0
 80025c4:	613b      	str	r3, [r7, #16]
  uint8_t dt[8];
  if(mode==SKIP_ROM)
 80025c6:	79fb      	ldrb	r3, [r7, #7]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d116      	bne.n	80025fa <ds18b20_init+0x46>
  {
		if(ds18b20_Reset()) return 1;
 80025cc:	f7ff fe6e 	bl	80022ac <ds18b20_Reset>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <ds18b20_init+0x26>
 80025d6:	2301      	movs	r3, #1
 80025d8:	e06b      	b.n	80026b2 <ds18b20_init+0xfe>
		//SKIP ROM
		ds18b20_WriteByte(0xCC);
 80025da:	20cc      	movs	r0, #204	; 0xcc
 80025dc:	f7ff ff06 	bl	80023ec <ds18b20_WriteByte>
		//WRITE SCRATCHPAD
		ds18b20_WriteByte(0x4E);
 80025e0:	204e      	movs	r0, #78	; 0x4e
 80025e2:	f7ff ff03 	bl	80023ec <ds18b20_WriteByte>
		//TH REGISTER 100 
		ds18b20_WriteByte(0x64);
 80025e6:	2064      	movs	r0, #100	; 0x64
 80025e8:	f7ff ff00 	bl	80023ec <ds18b20_WriteByte>
		//TL REGISTER - 30 
		ds18b20_WriteByte(0x9E);
 80025ec:	209e      	movs	r0, #158	; 0x9e
 80025ee:	f7ff fefd 	bl	80023ec <ds18b20_WriteByte>
		//Resolution 12 bit
		ds18b20_WriteByte(RESOLUTION_12BIT);
 80025f2:	207f      	movs	r0, #127	; 0x7f
 80025f4:	f7ff fefa 	bl	80023ec <ds18b20_WriteByte>
 80025f8:	e05a      	b.n	80026b0 <ds18b20_init+0xfc>
  }
	else
	{
		for(i=1;i<=8;i++)
 80025fa:	2301      	movs	r3, #1
 80025fc:	617b      	str	r3, [r7, #20]
 80025fe:	e01c      	b.n	800263a <ds18b20_init+0x86>
		{
			if(ds18b20_SearhRom(dt))
 8002600:	f107 0308 	add.w	r3, r7, #8
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff ff13 	bl	8002430 <ds18b20_SearhRom>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d018      	beq.n	8002642 <ds18b20_init+0x8e>
			{
				Dev_Cnt++;
 8002610:	4b2a      	ldr	r3, [pc, #168]	; (80026bc <ds18b20_init+0x108>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	3301      	adds	r3, #1
 8002616:	b2da      	uxtb	r2, r3
 8002618:	4b28      	ldr	r3, [pc, #160]	; (80026bc <ds18b20_init+0x108>)
 800261a:	701a      	strb	r2, [r3, #0]
				memcpy(Dev_ID[Dev_Cnt-1],dt,sizeof(dt));
 800261c:	4b27      	ldr	r3, [pc, #156]	; (80026bc <ds18b20_init+0x108>)
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	3b01      	subs	r3, #1
 8002622:	00db      	lsls	r3, r3, #3
 8002624:	4a26      	ldr	r2, [pc, #152]	; (80026c0 <ds18b20_init+0x10c>)
 8002626:	4413      	add	r3, r2
 8002628:	461a      	mov	r2, r3
 800262a:	f107 0308 	add.w	r3, r7, #8
 800262e:	cb03      	ldmia	r3!, {r0, r1}
 8002630:	6010      	str	r0, [r2, #0]
 8002632:	6051      	str	r1, [r2, #4]
		for(i=1;i<=8;i++)
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	3301      	adds	r3, #1
 8002638:	617b      	str	r3, [r7, #20]
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	2b08      	cmp	r3, #8
 800263e:	dddf      	ble.n	8002600 <ds18b20_init+0x4c>
 8002640:	e000      	b.n	8002644 <ds18b20_init+0x90>
			}
			else break;
 8002642:	bf00      	nop
		}
		for(i=1;i<=Dev_Cnt;i++)
 8002644:	2301      	movs	r3, #1
 8002646:	617b      	str	r3, [r7, #20]
 8002648:	e02c      	b.n	80026a4 <ds18b20_init+0xf0>
		{
			if(ds18b20_Reset()) return 1;
 800264a:	f7ff fe2f 	bl	80022ac <ds18b20_Reset>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <ds18b20_init+0xa4>
 8002654:	2301      	movs	r3, #1
 8002656:	e02c      	b.n	80026b2 <ds18b20_init+0xfe>
			//Match Rom
			ds18b20_WriteByte(0x55);
 8002658:	2055      	movs	r0, #85	; 0x55
 800265a:	f7ff fec7 	bl	80023ec <ds18b20_WriteByte>
			for(j=0;j<=7;j++)
 800265e:	2300      	movs	r3, #0
 8002660:	613b      	str	r3, [r7, #16]
 8002662:	e00d      	b.n	8002680 <ds18b20_init+0xcc>
			{
				ds18b20_WriteByte(Dev_ID[i-1][j]);
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	3b01      	subs	r3, #1
 8002668:	4a15      	ldr	r2, [pc, #84]	; (80026c0 <ds18b20_init+0x10c>)
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	441a      	add	r2, r3
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	4413      	add	r3, r2
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff feb9 	bl	80023ec <ds18b20_WriteByte>
			for(j=0;j<=7;j++)
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	3301      	adds	r3, #1
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	2b07      	cmp	r3, #7
 8002684:	ddee      	ble.n	8002664 <ds18b20_init+0xb0>
			}
			//WRITE SCRATCHPAD
			ds18b20_WriteByte(0x4E);
 8002686:	204e      	movs	r0, #78	; 0x4e
 8002688:	f7ff feb0 	bl	80023ec <ds18b20_WriteByte>
			//TH REGISTER 100 
			ds18b20_WriteByte(0x64);
 800268c:	2064      	movs	r0, #100	; 0x64
 800268e:	f7ff fead 	bl	80023ec <ds18b20_WriteByte>
			//TL REGISTER - 30 
			ds18b20_WriteByte(0x9E);
 8002692:	209e      	movs	r0, #158	; 0x9e
 8002694:	f7ff feaa 	bl	80023ec <ds18b20_WriteByte>
			//Resolution 12 bit
			ds18b20_WriteByte(RESOLUTION_12BIT);
 8002698:	207f      	movs	r0, #127	; 0x7f
 800269a:	f7ff fea7 	bl	80023ec <ds18b20_WriteByte>
		for(i=1;i<=Dev_Cnt;i++)
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	3301      	adds	r3, #1
 80026a2:	617b      	str	r3, [r7, #20]
 80026a4:	4b05      	ldr	r3, [pc, #20]	; (80026bc <ds18b20_init+0x108>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	461a      	mov	r2, r3
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	4293      	cmp	r3, r2
 80026ae:	ddcc      	ble.n	800264a <ds18b20_init+0x96>
		}
	}
  return 0;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3718      	adds	r7, #24
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	20000864 	.word	0x20000864
 80026c0:	20000320 	.word	0x20000320

080026c4 <ds18b20_MeasureTemperCmd>:
//----------------------------------------------------------
void ds18b20_MeasureTemperCmd(uint8_t mode, uint8_t DevNum)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4603      	mov	r3, r0
 80026cc:	460a      	mov	r2, r1
 80026ce:	71fb      	strb	r3, [r7, #7]
 80026d0:	4613      	mov	r3, r2
 80026d2:	71bb      	strb	r3, [r7, #6]
	int i = 0;
 80026d4:	2300      	movs	r3, #0
 80026d6:	60fb      	str	r3, [r7, #12]
  ds18b20_Reset();
 80026d8:	f7ff fde8 	bl	80022ac <ds18b20_Reset>
  if(mode==SKIP_ROM)
 80026dc:	79fb      	ldrb	r3, [r7, #7]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d103      	bne.n	80026ea <ds18b20_MeasureTemperCmd+0x26>
  {
    //SKIP ROM
    ds18b20_WriteByte(0xCC);
 80026e2:	20cc      	movs	r0, #204	; 0xcc
 80026e4:	f7ff fe82 	bl	80023ec <ds18b20_WriteByte>
 80026e8:	e016      	b.n	8002718 <ds18b20_MeasureTemperCmd+0x54>
  }
	else
	{
		//Match Rom
		ds18b20_WriteByte(0x55);
 80026ea:	2055      	movs	r0, #85	; 0x55
 80026ec:	f7ff fe7e 	bl	80023ec <ds18b20_WriteByte>
		for(i=0;i<=7;i++)
 80026f0:	2300      	movs	r3, #0
 80026f2:	60fb      	str	r3, [r7, #12]
 80026f4:	e00d      	b.n	8002712 <ds18b20_MeasureTemperCmd+0x4e>
		{
			ds18b20_WriteByte(Dev_ID[DevNum-1][i]);
 80026f6:	79bb      	ldrb	r3, [r7, #6]
 80026f8:	3b01      	subs	r3, #1
 80026fa:	4a0b      	ldr	r2, [pc, #44]	; (8002728 <ds18b20_MeasureTemperCmd+0x64>)
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	441a      	add	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4413      	add	r3, r2
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f7ff fe70 	bl	80023ec <ds18b20_WriteByte>
		for(i=0;i<=7;i++)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	3301      	adds	r3, #1
 8002710:	60fb      	str	r3, [r7, #12]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2b07      	cmp	r3, #7
 8002716:	ddee      	ble.n	80026f6 <ds18b20_MeasureTemperCmd+0x32>
		}
	}
  //CONVERT T
  ds18b20_WriteByte(0x44);
 8002718:	2044      	movs	r0, #68	; 0x44
 800271a:	f7ff fe67 	bl	80023ec <ds18b20_WriteByte>
}
 800271e:	bf00      	nop
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	20000320 	.word	0x20000320

0800272c <ds18b20_ReadStratcpad>:
//----------------------------------------------------------
void ds18b20_ReadStratcpad(uint8_t mode, uint8_t *Data, uint8_t DevNum)
{
 800272c:	b590      	push	{r4, r7, lr}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	6039      	str	r1, [r7, #0]
 8002736:	71fb      	strb	r3, [r7, #7]
 8002738:	4613      	mov	r3, r2
 800273a:	71bb      	strb	r3, [r7, #6]
  uint8_t i;
  ds18b20_Reset();
 800273c:	f7ff fdb6 	bl	80022ac <ds18b20_Reset>
  if(mode==SKIP_ROM)
 8002740:	79fb      	ldrb	r3, [r7, #7]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d103      	bne.n	800274e <ds18b20_ReadStratcpad+0x22>
  {
    //SKIP ROM
    ds18b20_WriteByte(0xCC);
 8002746:	20cc      	movs	r0, #204	; 0xcc
 8002748:	f7ff fe50 	bl	80023ec <ds18b20_WriteByte>
 800274c:	e016      	b.n	800277c <ds18b20_ReadStratcpad+0x50>
  }
	else
	{
		//Match Rom
		ds18b20_WriteByte(0x55);
 800274e:	2055      	movs	r0, #85	; 0x55
 8002750:	f7ff fe4c 	bl	80023ec <ds18b20_WriteByte>
		for(i=0;i<=7;i++)
 8002754:	2300      	movs	r3, #0
 8002756:	73fb      	strb	r3, [r7, #15]
 8002758:	e00d      	b.n	8002776 <ds18b20_ReadStratcpad+0x4a>
		{
			ds18b20_WriteByte(Dev_ID[DevNum-1][i]);
 800275a:	79bb      	ldrb	r3, [r7, #6]
 800275c:	1e5a      	subs	r2, r3, #1
 800275e:	7bfb      	ldrb	r3, [r7, #15]
 8002760:	4912      	ldr	r1, [pc, #72]	; (80027ac <ds18b20_ReadStratcpad+0x80>)
 8002762:	00d2      	lsls	r2, r2, #3
 8002764:	440a      	add	r2, r1
 8002766:	4413      	add	r3, r2
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	4618      	mov	r0, r3
 800276c:	f7ff fe3e 	bl	80023ec <ds18b20_WriteByte>
		for(i=0;i<=7;i++)
 8002770:	7bfb      	ldrb	r3, [r7, #15]
 8002772:	3301      	adds	r3, #1
 8002774:	73fb      	strb	r3, [r7, #15]
 8002776:	7bfb      	ldrb	r3, [r7, #15]
 8002778:	2b07      	cmp	r3, #7
 800277a:	d9ee      	bls.n	800275a <ds18b20_ReadStratcpad+0x2e>
		}
	}
  //READ SCRATCHPAD
  ds18b20_WriteByte(0xBE);
 800277c:	20be      	movs	r0, #190	; 0xbe
 800277e:	f7ff fe35 	bl	80023ec <ds18b20_WriteByte>
  for(i=0;i<8;i++)
 8002782:	2300      	movs	r3, #0
 8002784:	73fb      	strb	r3, [r7, #15]
 8002786:	e009      	b.n	800279c <ds18b20_ReadStratcpad+0x70>
  {
    Data[i] = ds18b20_ReadByte();
 8002788:	7bfb      	ldrb	r3, [r7, #15]
 800278a:	683a      	ldr	r2, [r7, #0]
 800278c:	18d4      	adds	r4, r2, r3
 800278e:	f7ff fde5 	bl	800235c <ds18b20_ReadByte>
 8002792:	4603      	mov	r3, r0
 8002794:	7023      	strb	r3, [r4, #0]
  for(i=0;i<8;i++)
 8002796:	7bfb      	ldrb	r3, [r7, #15]
 8002798:	3301      	adds	r3, #1
 800279a:	73fb      	strb	r3, [r7, #15]
 800279c:	7bfb      	ldrb	r3, [r7, #15]
 800279e:	2b07      	cmp	r3, #7
 80027a0:	d9f2      	bls.n	8002788 <ds18b20_ReadStratcpad+0x5c>
  }
}
 80027a2:	bf00      	nop
 80027a4:	bf00      	nop
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd90      	pop	{r4, r7, pc}
 80027ac:	20000320 	.word	0x20000320

080027b0 <ds18b20_GetSign>:
//----------------------------------------------------------
uint8_t ds18b20_GetSign(uint16_t dt)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	4603      	mov	r3, r0
 80027b8:	80fb      	strh	r3, [r7, #6]
  // 11- 
  if (dt&(1<<11)) return 1;
 80027ba:	88fb      	ldrh	r3, [r7, #6]
 80027bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <ds18b20_GetSign+0x18>
 80027c4:	2301      	movs	r3, #1
 80027c6:	e000      	b.n	80027ca <ds18b20_GetSign+0x1a>
  else return 0;
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr

080027d6 <ds18b20_Convert>:
//----------------------------------------------------------
float ds18b20_Convert(uint16_t dt)
{
 80027d6:	b480      	push	{r7}
 80027d8:	b085      	sub	sp, #20
 80027da:	af00      	add	r7, sp, #0
 80027dc:	4603      	mov	r3, r0
 80027de:	80fb      	strh	r3, [r7, #6]
  float t;
  t = (float) ((dt&0x07FF)>>4); //    
 80027e0:	88fb      	ldrh	r3, [r7, #6]
 80027e2:	111b      	asrs	r3, r3, #4
 80027e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027e8:	ee07 3a90 	vmov	s15, r3
 80027ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027f0:	edc7 7a03 	vstr	s15, [r7, #12]
  //  
  t += (float)(dt&0x000F) / 16.0f;
 80027f4:	88fb      	ldrh	r3, [r7, #6]
 80027f6:	f003 030f 	and.w	r3, r3, #15
 80027fa:	ee07 3a90 	vmov	s15, r3
 80027fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002802:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8002806:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800280a:	ed97 7a03 	vldr	s14, [r7, #12]
 800280e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002812:	edc7 7a03 	vstr	s15, [r7, #12]
  return t;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	ee07 3a90 	vmov	s15, r3
}
 800281c:	eeb0 0a67 	vmov.f32	s0, s15
 8002820:	3714      	adds	r7, #20
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
	...

0800282c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b08c      	sub	sp, #48	; 0x30
 8002830:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002832:	f107 031c 	add.w	r3, r7, #28
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	605a      	str	r2, [r3, #4]
 800283c:	609a      	str	r2, [r3, #8]
 800283e:	60da      	str	r2, [r3, #12]
 8002840:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002842:	2300      	movs	r3, #0
 8002844:	61bb      	str	r3, [r7, #24]
 8002846:	4b84      	ldr	r3, [pc, #528]	; (8002a58 <MX_GPIO_Init+0x22c>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284a:	4a83      	ldr	r2, [pc, #524]	; (8002a58 <MX_GPIO_Init+0x22c>)
 800284c:	f043 0310 	orr.w	r3, r3, #16
 8002850:	6313      	str	r3, [r2, #48]	; 0x30
 8002852:	4b81      	ldr	r3, [pc, #516]	; (8002a58 <MX_GPIO_Init+0x22c>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002856:	f003 0310 	and.w	r3, r3, #16
 800285a:	61bb      	str	r3, [r7, #24]
 800285c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800285e:	2300      	movs	r3, #0
 8002860:	617b      	str	r3, [r7, #20]
 8002862:	4b7d      	ldr	r3, [pc, #500]	; (8002a58 <MX_GPIO_Init+0x22c>)
 8002864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002866:	4a7c      	ldr	r2, [pc, #496]	; (8002a58 <MX_GPIO_Init+0x22c>)
 8002868:	f043 0304 	orr.w	r3, r3, #4
 800286c:	6313      	str	r3, [r2, #48]	; 0x30
 800286e:	4b7a      	ldr	r3, [pc, #488]	; (8002a58 <MX_GPIO_Init+0x22c>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002872:	f003 0304 	and.w	r3, r3, #4
 8002876:	617b      	str	r3, [r7, #20]
 8002878:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800287a:	2300      	movs	r3, #0
 800287c:	613b      	str	r3, [r7, #16]
 800287e:	4b76      	ldr	r3, [pc, #472]	; (8002a58 <MX_GPIO_Init+0x22c>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002882:	4a75      	ldr	r2, [pc, #468]	; (8002a58 <MX_GPIO_Init+0x22c>)
 8002884:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002888:	6313      	str	r3, [r2, #48]	; 0x30
 800288a:	4b73      	ldr	r3, [pc, #460]	; (8002a58 <MX_GPIO_Init+0x22c>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002892:	613b      	str	r3, [r7, #16]
 8002894:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002896:	2300      	movs	r3, #0
 8002898:	60fb      	str	r3, [r7, #12]
 800289a:	4b6f      	ldr	r3, [pc, #444]	; (8002a58 <MX_GPIO_Init+0x22c>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289e:	4a6e      	ldr	r2, [pc, #440]	; (8002a58 <MX_GPIO_Init+0x22c>)
 80028a0:	f043 0301 	orr.w	r3, r3, #1
 80028a4:	6313      	str	r3, [r2, #48]	; 0x30
 80028a6:	4b6c      	ldr	r3, [pc, #432]	; (8002a58 <MX_GPIO_Init+0x22c>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	60fb      	str	r3, [r7, #12]
 80028b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b2:	2300      	movs	r3, #0
 80028b4:	60bb      	str	r3, [r7, #8]
 80028b6:	4b68      	ldr	r3, [pc, #416]	; (8002a58 <MX_GPIO_Init+0x22c>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ba:	4a67      	ldr	r2, [pc, #412]	; (8002a58 <MX_GPIO_Init+0x22c>)
 80028bc:	f043 0302 	orr.w	r3, r3, #2
 80028c0:	6313      	str	r3, [r2, #48]	; 0x30
 80028c2:	4b65      	ldr	r3, [pc, #404]	; (8002a58 <MX_GPIO_Init+0x22c>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	60bb      	str	r3, [r7, #8]
 80028cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028ce:	2300      	movs	r3, #0
 80028d0:	607b      	str	r3, [r7, #4]
 80028d2:	4b61      	ldr	r3, [pc, #388]	; (8002a58 <MX_GPIO_Init+0x22c>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d6:	4a60      	ldr	r2, [pc, #384]	; (8002a58 <MX_GPIO_Init+0x22c>)
 80028d8:	f043 0308 	orr.w	r3, r3, #8
 80028dc:	6313      	str	r3, [r2, #48]	; 0x30
 80028de:	4b5e      	ldr	r3, [pc, #376]	; (8002a58 <MX_GPIO_Init+0x22c>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	f003 0308 	and.w	r3, r3, #8
 80028e6:	607b      	str	r3, [r7, #4]
 80028e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLAG_MCU_GPIO_Port, FLAG_MCU_Pin, GPIO_PIN_SET);
 80028ea:	2201      	movs	r2, #1
 80028ec:	2140      	movs	r1, #64	; 0x40
 80028ee:	485b      	ldr	r0, [pc, #364]	; (8002a5c <MX_GPIO_Init+0x230>)
 80028f0:	f005 ff78 	bl	80087e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PWRON_GPIO_Port, PWRON_Pin, GPIO_PIN_RESET);
 80028f4:	2200      	movs	r2, #0
 80028f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80028fa:	4859      	ldr	r0, [pc, #356]	; (8002a60 <MX_GPIO_Init+0x234>)
 80028fc:	f005 ff72 	bl	80087e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(O0_GPIO_Port, O0_Pin, GPIO_PIN_RESET);
 8002900:	2200      	movs	r2, #0
 8002902:	2101      	movs	r1, #1
 8002904:	4857      	ldr	r0, [pc, #348]	; (8002a64 <MX_GPIO_Init+0x238>)
 8002906:	f005 ff6d 	bl	80087e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O1_Pin|O2_Pin|CS1__Pin, GPIO_PIN_RESET);
 800290a:	2200      	movs	r2, #0
 800290c:	2143      	movs	r1, #67	; 0x43
 800290e:	4856      	ldr	r0, [pc, #344]	; (8002a68 <MX_GPIO_Init+0x23c>)
 8002910:	f005 ff68 	bl	80087e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, O3_Pin|O4_Pin|O5_Pin|O6_Pin
 8002914:	2200      	movs	r2, #0
 8002916:	f64f 7183 	movw	r1, #65411	; 0xff83
 800291a:	4850      	ldr	r0, [pc, #320]	; (8002a5c <MX_GPIO_Init+0x230>)
 800291c:	f005 ff62 	bl	80087e4 <HAL_GPIO_WritePin>
                          |O7_Pin|S2_Pin|S3_Pin|S4_Pin
                          |S1_Pin|WP__Pin|CS2__Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PKEY_GPIO_Port, PKEY_Pin, GPIO_PIN_SET);
 8002920:	2201      	movs	r2, #1
 8002922:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002926:	484f      	ldr	r0, [pc, #316]	; (8002a64 <MX_GPIO_Init+0x238>)
 8002928:	f005 ff5c 	bl	80087e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, WR0_Pin|WR1_Pin|PWR1_Pin|RS485_DE_Pin
 800292c:	2200      	movs	r2, #0
 800292e:	219b      	movs	r1, #155	; 0x9b
 8002930:	484e      	ldr	r0, [pc, #312]	; (8002a6c <MX_GPIO_Init+0x240>)
 8002932:	f005 ff57 	bl	80087e4 <HAL_GPIO_WritePin>
                          |RS485_RE__Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = FLAG_MCU_Pin|O3_Pin|O4_Pin|O5_Pin
 8002936:	f64f 73c3 	movw	r3, #65475	; 0xffc3
 800293a:	61fb      	str	r3, [r7, #28]
                          |O6_Pin|O7_Pin|S2_Pin|S3_Pin
                          |S4_Pin|S1_Pin|WP__Pin|CS2__Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800293c:	2301      	movs	r3, #1
 800293e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002944:	2303      	movs	r3, #3
 8002946:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002948:	f107 031c 	add.w	r3, r7, #28
 800294c:	4619      	mov	r1, r3
 800294e:	4843      	ldr	r0, [pc, #268]	; (8002a5c <MX_GPIO_Init+0x230>)
 8002950:	f005 fc98 	bl	8008284 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PWRON_Pin;
 8002954:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002958:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800295a:	2301      	movs	r3, #1
 800295c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295e:	2300      	movs	r3, #0
 8002960:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002962:	2300      	movs	r3, #0
 8002964:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(PWRON_GPIO_Port, &GPIO_InitStruct);
 8002966:	f107 031c 	add.w	r3, r7, #28
 800296a:	4619      	mov	r1, r3
 800296c:	483c      	ldr	r0, [pc, #240]	; (8002a60 <MX_GPIO_Init+0x234>)
 800296e:	f005 fc89 	bl	8008284 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS__M_Pin;
 8002972:	2301      	movs	r3, #1
 8002974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002976:	2300      	movs	r3, #0
 8002978:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297a:	2300      	movs	r3, #0
 800297c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CS__M_GPIO_Port, &GPIO_InitStruct);
 800297e:	f107 031c 	add.w	r3, r7, #28
 8002982:	4619      	mov	r1, r3
 8002984:	4836      	ldr	r0, [pc, #216]	; (8002a60 <MX_GPIO_Init+0x234>)
 8002986:	f005 fc7d 	bl	8008284 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = O0_Pin|PKEY_Pin;
 800298a:	f640 0301 	movw	r3, #2049	; 0x801
 800298e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002990:	2301      	movs	r3, #1
 8002992:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002994:	2300      	movs	r3, #0
 8002996:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002998:	2303      	movs	r3, #3
 800299a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800299c:	f107 031c 	add.w	r3, r7, #28
 80029a0:	4619      	mov	r1, r3
 80029a2:	4830      	ldr	r0, [pc, #192]	; (8002a64 <MX_GPIO_Init+0x238>)
 80029a4:	f005 fc6e 	bl	8008284 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = O1_Pin|O2_Pin|CS1__Pin;
 80029a8:	2343      	movs	r3, #67	; 0x43
 80029aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029ac:	2301      	movs	r3, #1
 80029ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029b4:	2303      	movs	r3, #3
 80029b6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029b8:	f107 031c 	add.w	r3, r7, #28
 80029bc:	4619      	mov	r1, r3
 80029be:	482a      	ldr	r0, [pc, #168]	; (8002a68 <MX_GPIO_Init+0x23c>)
 80029c0:	f005 fc60 	bl	8008284 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = IN7_Pin|IN6_Pin|IN5_Pin|IN4_Pin
 80029c4:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80029c8:	61fb      	str	r3, [r7, #28]
                          |IN3_Pin|IN2_Pin|IN1_Pin|IN0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80029ca:	4b29      	ldr	r3, [pc, #164]	; (8002a70 <MX_GPIO_Init+0x244>)
 80029cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ce:	2300      	movs	r3, #0
 80029d0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029d2:	f107 031c 	add.w	r3, r7, #28
 80029d6:	4619      	mov	r1, r3
 80029d8:	4824      	ldr	r0, [pc, #144]	; (8002a6c <MX_GPIO_Init+0x240>)
 80029da:	f005 fc53 	bl	8008284 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WR0_Pin;
 80029de:	2301      	movs	r3, #1
 80029e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80029e2:	2311      	movs	r3, #17
 80029e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029ea:	2302      	movs	r3, #2
 80029ec:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(WR0_GPIO_Port, &GPIO_InitStruct);
 80029ee:	f107 031c 	add.w	r3, r7, #28
 80029f2:	4619      	mov	r1, r3
 80029f4:	481d      	ldr	r0, [pc, #116]	; (8002a6c <MX_GPIO_Init+0x240>)
 80029f6:	f005 fc45 	bl	8008284 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = WR1_Pin|PWR1_Pin|RS485_DE_Pin|RS485_RE__Pin;
 80029fa:	239a      	movs	r3, #154	; 0x9a
 80029fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029fe:	2301      	movs	r3, #1
 8002a00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a02:	2300      	movs	r3, #0
 8002a04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a06:	2303      	movs	r3, #3
 8002a08:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a0a:	f107 031c 	add.w	r3, r7, #28
 8002a0e:	4619      	mov	r1, r3
 8002a10:	4816      	ldr	r0, [pc, #88]	; (8002a6c <MX_GPIO_Init+0x240>)
 8002a12:	f005 fc37 	bl	8008284 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CD_Pin;
 8002a16:	2380      	movs	r3, #128	; 0x80
 8002a18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CD_GPIO_Port, &GPIO_InitStruct);
 8002a22:	f107 031c 	add.w	r3, r7, #28
 8002a26:	4619      	mov	r1, r3
 8002a28:	480f      	ldr	r0, [pc, #60]	; (8002a68 <MX_GPIO_Init+0x23c>)
 8002a2a:	f005 fc2b 	bl	8008284 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2100      	movs	r1, #0
 8002a32:	2017      	movs	r0, #23
 8002a34:	f003 ffc8 	bl	80069c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002a38:	2017      	movs	r0, #23
 8002a3a:	f003 ffe1 	bl	8006a00 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002a3e:	2200      	movs	r2, #0
 8002a40:	2100      	movs	r1, #0
 8002a42:	2028      	movs	r0, #40	; 0x28
 8002a44:	f003 ffc0 	bl	80069c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002a48:	2028      	movs	r0, #40	; 0x28
 8002a4a:	f003 ffd9 	bl	8006a00 <HAL_NVIC_EnableIRQ>

}
 8002a4e:	bf00      	nop
 8002a50:	3730      	adds	r7, #48	; 0x30
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	40020800 	.word	0x40020800
 8002a64:	40020000 	.word	0x40020000
 8002a68:	40020400 	.word	0x40020400
 8002a6c:	40020c00 	.word	0x40020c00
 8002a70:	10310000 	.word	0x10310000

08002a74 <clear_string>:
	  }
  }
}
//   \r  \n  
void clear_string(char *src)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
	char *dst = NULL;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	60fb      	str	r3, [r7, #12]
	if(!src) return;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d02f      	beq.n	8002ae6 <clear_string+0x72>
	uint8_t i = 0;
 8002a86:	2300      	movs	r3, #0
 8002a88:	72fb      	strb	r3, [r7, #11]

	for(dst = src; *src; src++)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	60fb      	str	r3, [r7, #12]
 8002a8e:	e022      	b.n	8002ad6 <clear_string+0x62>
	{
		if(i < 2 && (*src == '\n' || *src == '\r'))
 8002a90:	7afb      	ldrb	r3, [r7, #11]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d80b      	bhi.n	8002aae <clear_string+0x3a>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	2b0a      	cmp	r3, #10
 8002a9c:	d003      	beq.n	8002aa6 <clear_string+0x32>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	2b0d      	cmp	r3, #13
 8002aa4:	d103      	bne.n	8002aae <clear_string+0x3a>
		{
			i++;
 8002aa6:	7afb      	ldrb	r3, [r7, #11]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	72fb      	strb	r3, [r7, #11]
			continue;
 8002aac:	e010      	b.n	8002ad0 <clear_string+0x5c>
		}
		else if(*src == '\n' || *src == '\r') *src = ' ';
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	2b0a      	cmp	r3, #10
 8002ab4:	d003      	beq.n	8002abe <clear_string+0x4a>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	2b0d      	cmp	r3, #13
 8002abc:	d102      	bne.n	8002ac4 <clear_string+0x50>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2220      	movs	r2, #32
 8002ac2:	701a      	strb	r2, [r3, #0]

		*dst++ = *src;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	1c5a      	adds	r2, r3, #1
 8002ac8:	60fa      	str	r2, [r7, #12]
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	7812      	ldrb	r2, [r2, #0]
 8002ace:	701a      	strb	r2, [r3, #0]
	for(dst = src; *src; src++)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	607b      	str	r3, [r7, #4]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1d8      	bne.n	8002a90 <clear_string+0x1c>
	}

	*dst = 0;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	701a      	strb	r2, [r3, #0]
 8002ae4:	e000      	b.n	8002ae8 <clear_string+0x74>
	if(!src) return;
 8002ae6:	bf00      	nop
}
 8002ae8:	3714      	adds	r7, #20
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
	...

08002af4 <parseValue>:

//    
//       
//        
char *parseValue(char *value)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
	char *tmp;
	for(int i = 1, j = 0; i < strlen(value); i++)
 8002afc:	2301      	movs	r3, #1
 8002afe:	617b      	str	r3, [r7, #20]
 8002b00:	2300      	movs	r3, #0
 8002b02:	613b      	str	r3, [r7, #16]
 8002b04:	e013      	b.n	8002b2e <parseValue+0x3a>
	{
		if(i % 2)
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d00b      	beq.n	8002b28 <parseValue+0x34>
		{
			paramValue[j] = value[i];
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	4413      	add	r3, r2
 8002b16:	7819      	ldrb	r1, [r3, #0]
 8002b18:	4a0c      	ldr	r2, [pc, #48]	; (8002b4c <parseValue+0x58>)
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	4413      	add	r3, r2
 8002b1e:	460a      	mov	r2, r1
 8002b20:	701a      	strb	r2, [r3, #0]
			j++;
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	3301      	adds	r3, #1
 8002b26:	613b      	str	r3, [r7, #16]
	for(int i = 1, j = 0; i < strlen(value); i++)
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	617b      	str	r3, [r7, #20]
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f7fd fb58 	bl	80001e4 <strlen>
 8002b34:	4602      	mov	r2, r0
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d8e4      	bhi.n	8002b06 <parseValue+0x12>
		}
	}
	tmp = paramValue;
 8002b3c:	4b03      	ldr	r3, [pc, #12]	; (8002b4c <parseValue+0x58>)
 8002b3e:	60fb      	str	r3, [r7, #12]

	return tmp;
 8002b40:	68fb      	ldr	r3, [r7, #12]
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3718      	adds	r7, #24
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	20000830 	.word	0x20000830

08002b50 <json_input>:
//   
void json_input(char *text)
{
 8002b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b52:	ed2d 8b04 	vpush	{d8-d9}
 8002b56:	b09f      	sub	sp, #124	; 0x7c
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
	cJSON *json = cJSON_Parse(text);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f7fe ffe7 	bl	8001b30 <cJSON_Parse>
 8002b62:	66b8      	str	r0, [r7, #104]	; 0x68

	cJSON *stime = cJSON_GetObjectItem(json, "TIME");
 8002b64:	49a4      	ldr	r1, [pc, #656]	; (8002df8 <json_input+0x2a8>)
 8002b66:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002b68:	f7ff f99c 	bl	8001ea4 <cJSON_GetObjectItem>
 8002b6c:	6678      	str	r0, [r7, #100]	; 0x64
	TIME = stime->valuestring;
 8002b6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b70:	691b      	ldr	r3, [r3, #16]
 8002b72:	4aa2      	ldr	r2, [pc, #648]	; (8002dfc <json_input+0x2ac>)
 8002b74:	6013      	str	r3, [r2, #0]
	Time_Server = atoi(TIME);
 8002b76:	4ba1      	ldr	r3, [pc, #644]	; (8002dfc <json_input+0x2ac>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f014 ff91 	bl	8017aa2 <atoi>
 8002b80:	4603      	mov	r3, r0
 8002b82:	4a9f      	ldr	r2, [pc, #636]	; (8002e00 <json_input+0x2b0>)
 8002b84:	6013      	str	r3, [r2, #0]
	if(Time_Server > Time_Client)
 8002b86:	4b9e      	ldr	r3, [pc, #632]	; (8002e00 <json_input+0x2b0>)
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	4b9e      	ldr	r3, [pc, #632]	; (8002e04 <json_input+0x2b4>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	f340 8478 	ble.w	8003484 <json_input+0x934>
	{
		cJSON *sInstruction = cJSON_GetObjectItem(json, "INSTRUCTION");
 8002b94:	499c      	ldr	r1, [pc, #624]	; (8002e08 <json_input+0x2b8>)
 8002b96:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002b98:	f7ff f984 	bl	8001ea4 <cJSON_GetObjectItem>
 8002b9c:	6638      	str	r0, [r7, #96]	; 0x60
		INSTRUCTION = sInstruction->valuestring;
 8002b9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	4a9a      	ldr	r2, [pc, #616]	; (8002e0c <json_input+0x2bc>)
 8002ba4:	6013      	str	r3, [r2, #0]

		if(strcmp(INSTRUCTION, "SET_PROGRAMM") == 0)
 8002ba6:	4b99      	ldr	r3, [pc, #612]	; (8002e0c <json_input+0x2bc>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4999      	ldr	r1, [pc, #612]	; (8002e10 <json_input+0x2c0>)
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7fd fb0f 	bl	80001d0 <strcmp>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	f040 8331 	bne.w	800321c <json_input+0x6cc>
		{
			cJSON *sType = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "TYPE");
 8002bba:	4996      	ldr	r1, [pc, #600]	; (8002e14 <json_input+0x2c4>)
 8002bbc:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002bbe:	f7ff f971 	bl	8001ea4 <cJSON_GetObjectItem>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	4994      	ldr	r1, [pc, #592]	; (8002e18 <json_input+0x2c8>)
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff f96c 	bl	8001ea4 <cJSON_GetObjectItem>
 8002bcc:	64f8      	str	r0, [r7, #76]	; 0x4c
			TYPE = sType->valuestring;
 8002bce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	4a92      	ldr	r2, [pc, #584]	; (8002e1c <json_input+0x2cc>)
 8002bd4:	6013      	str	r3, [r2, #0]

			if(strcmp(TYPE, "SET_DIDO") == 0)	///      = ()
 8002bd6:	4b91      	ldr	r3, [pc, #580]	; (8002e1c <json_input+0x2cc>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4991      	ldr	r1, [pc, #580]	; (8002e20 <json_input+0x2d0>)
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7fd faf7 	bl	80001d0 <strcmp>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	f040 80a7 	bne.w	8002d38 <json_input+0x1e8>
			{
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_IN");
 8002bea:	498a      	ldr	r1, [pc, #552]	; (8002e14 <json_input+0x2c4>)
 8002bec:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002bee:	f7ff f959 	bl	8001ea4 <cJSON_GetObjectItem>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	498b      	ldr	r1, [pc, #556]	; (8002e24 <json_input+0x2d4>)
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff f954 	bl	8001ea4 <cJSON_GetObjectItem>
 8002bfc:	61b8      	str	r0, [r7, #24]
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_IN");
 8002bfe:	4985      	ldr	r1, [pc, #532]	; (8002e14 <json_input+0x2c4>)
 8002c00:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002c02:	f7ff f94f 	bl	8001ea4 <cJSON_GetObjectItem>
 8002c06:	4603      	mov	r3, r0
 8002c08:	4987      	ldr	r1, [pc, #540]	; (8002e28 <json_input+0x2d8>)
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7ff f94a 	bl	8001ea4 <cJSON_GetObjectItem>
 8002c10:	6178      	str	r0, [r7, #20]
				cJSON *s3 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_OUT");
 8002c12:	4980      	ldr	r1, [pc, #512]	; (8002e14 <json_input+0x2c4>)
 8002c14:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002c16:	f7ff f945 	bl	8001ea4 <cJSON_GetObjectItem>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	4983      	ldr	r1, [pc, #524]	; (8002e2c <json_input+0x2dc>)
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7ff f940 	bl	8001ea4 <cJSON_GetObjectItem>
 8002c24:	6138      	str	r0, [r7, #16]
				cJSON *s4 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_OUT");
 8002c26:	497b      	ldr	r1, [pc, #492]	; (8002e14 <json_input+0x2c4>)
 8002c28:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002c2a:	f7ff f93b 	bl	8001ea4 <cJSON_GetObjectItem>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	497f      	ldr	r1, [pc, #508]	; (8002e30 <json_input+0x2e0>)
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff f936 	bl	8001ea4 <cJSON_GetObjectItem>
 8002c38:	60f8      	str	r0, [r7, #12]

				D_IN = s1->valuestring;
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	4a7d      	ldr	r2, [pc, #500]	; (8002e34 <json_input+0x2e4>)
 8002c40:	6013      	str	r3, [r2, #0]
				VAR_IN = s2->valuestring;
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	4a7c      	ldr	r2, [pc, #496]	; (8002e38 <json_input+0x2e8>)
 8002c48:	6013      	str	r3, [r2, #0]
				D_OUT = s3->valuestring;
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	4a7b      	ldr	r2, [pc, #492]	; (8002e3c <json_input+0x2ec>)
 8002c50:	6013      	str	r3, [r2, #0]
				VAR_OUT = s4->valuestring;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	691b      	ldr	r3, [r3, #16]
 8002c56:	4a7a      	ldr	r2, [pc, #488]	; (8002e40 <json_input+0x2f0>)
 8002c58:	6013      	str	r3, [r2, #0]

				set_dido(D_IN, (uint8_t)(atoi(VAR_IN)), D_OUT, (uint8_t)(atoi(VAR_OUT)));
 8002c5a:	4b76      	ldr	r3, [pc, #472]	; (8002e34 <json_input+0x2e4>)
 8002c5c:	681c      	ldr	r4, [r3, #0]
 8002c5e:	4b76      	ldr	r3, [pc, #472]	; (8002e38 <json_input+0x2e8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f014 ff1d 	bl	8017aa2 <atoi>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	b2dd      	uxtb	r5, r3
 8002c6c:	4b73      	ldr	r3, [pc, #460]	; (8002e3c <json_input+0x2ec>)
 8002c6e:	681e      	ldr	r6, [r3, #0]
 8002c70:	4b73      	ldr	r3, [pc, #460]	; (8002e40 <json_input+0x2f0>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f014 ff14 	bl	8017aa2 <atoi>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	4632      	mov	r2, r6
 8002c80:	4629      	mov	r1, r5
 8002c82:	4620      	mov	r0, r4
 8002c84:	f000 fd6a 	bl	800375c <set_dido>

				//---------------------------------QA---------------------------------
				SEND_str("\n");
 8002c88:	486e      	ldr	r0, [pc, #440]	; (8002e44 <json_input+0x2f4>)
 8002c8a:	f7ff f941 	bl	8001f10 <SEND_str>
				SEND_str(TYPE);
 8002c8e:	4b63      	ldr	r3, [pc, #396]	; (8002e1c <json_input+0x2cc>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7ff f93c 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 8002c98:	486a      	ldr	r0, [pc, #424]	; (8002e44 <json_input+0x2f4>)
 8002c9a:	f7ff f939 	bl	8001f10 <SEND_str>
				SEND_str(D_IN);
 8002c9e:	4b65      	ldr	r3, [pc, #404]	; (8002e34 <json_input+0x2e4>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7ff f934 	bl	8001f10 <SEND_str>
				SEND_str(": ");
 8002ca8:	4867      	ldr	r0, [pc, #412]	; (8002e48 <json_input+0x2f8>)
 8002caa:	f7ff f931 	bl	8001f10 <SEND_str>
				USART_Tx(D_IN[4]);
 8002cae:	4b61      	ldr	r3, [pc, #388]	; (8002e34 <json_input+0x2e4>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	3304      	adds	r3, #4
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff f912 	bl	8001ee0 <USART_Tx>
				SEND_str("\n");
 8002cbc:	4861      	ldr	r0, [pc, #388]	; (8002e44 <json_input+0x2f4>)
 8002cbe:	f7ff f927 	bl	8001f10 <SEND_str>
				SEND_str(VAR_IN);
 8002cc2:	4b5d      	ldr	r3, [pc, #372]	; (8002e38 <json_input+0x2e8>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7ff f922 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 8002ccc:	485d      	ldr	r0, [pc, #372]	; (8002e44 <json_input+0x2f4>)
 8002cce:	f7ff f91f 	bl	8001f10 <SEND_str>
				SEND_str(D_OUT);
 8002cd2:	4b5a      	ldr	r3, [pc, #360]	; (8002e3c <json_input+0x2ec>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7ff f91a 	bl	8001f10 <SEND_str>
				SEND_str(": ");
 8002cdc:	485a      	ldr	r0, [pc, #360]	; (8002e48 <json_input+0x2f8>)
 8002cde:	f7ff f917 	bl	8001f10 <SEND_str>
				USART_Tx(D_OUT[5]);
 8002ce2:	4b56      	ldr	r3, [pc, #344]	; (8002e3c <json_input+0x2ec>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	3305      	adds	r3, #5
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7ff f8f8 	bl	8001ee0 <USART_Tx>
				SEND_str("\n");
 8002cf0:	4854      	ldr	r0, [pc, #336]	; (8002e44 <json_input+0x2f4>)
 8002cf2:	f7ff f90d 	bl	8001f10 <SEND_str>
				SEND_str(VAR_OUT);
 8002cf6:	4b52      	ldr	r3, [pc, #328]	; (8002e40 <json_input+0x2f0>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7ff f908 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 8002d00:	4850      	ldr	r0, [pc, #320]	; (8002e44 <json_input+0x2f4>)
 8002d02:	f7ff f905 	bl	8001f10 <SEND_str>
				//------------------------------------------------------------------

				cJSON_Delete(json);
 8002d06:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002d08:	f7fe fae8 	bl	80012dc <cJSON_Delete>
				free(stime);
 8002d0c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8002d0e:	f014 fef9 	bl	8017b04 <free>
				free(sInstruction);
 8002d12:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8002d14:	f014 fef6 	bl	8017b04 <free>
				free(sType);
 8002d18:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002d1a:	f014 fef3 	bl	8017b04 <free>
				free(s1);
 8002d1e:	69b8      	ldr	r0, [r7, #24]
 8002d20:	f014 fef0 	bl	8017b04 <free>
				free(s2);
 8002d24:	6978      	ldr	r0, [r7, #20]
 8002d26:	f014 feed 	bl	8017b04 <free>
				free(s3);
 8002d2a:	6938      	ldr	r0, [r7, #16]
 8002d2c:	f014 feea 	bl	8017b04 <free>
				free(s4);
 8002d30:	68f8      	ldr	r0, [r7, #12]
 8002d32:	f014 fee7 	bl	8017b04 <free>
	else
	{
		cJSON_Delete(json);
		free(stime);
	}
}
 8002d36:	e3ab      	b.n	8003490 <json_input+0x940>
			else if(strcmp(TYPE, "SET_VAIDO") == 0)	///         
 8002d38:	4b38      	ldr	r3, [pc, #224]	; (8002e1c <json_input+0x2cc>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4943      	ldr	r1, [pc, #268]	; (8002e4c <json_input+0x2fc>)
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7fd fa46 	bl	80001d0 <strcmp>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	f040 813a 	bne.w	8002fc0 <json_input+0x470>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "A_IN");
 8002d4c:	4931      	ldr	r1, [pc, #196]	; (8002e14 <json_input+0x2c4>)
 8002d4e:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002d50:	f7ff f8a8 	bl	8001ea4 <cJSON_GetObjectItem>
 8002d54:	4603      	mov	r3, r0
 8002d56:	493e      	ldr	r1, [pc, #248]	; (8002e50 <json_input+0x300>)
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff f8a3 	bl	8001ea4 <cJSON_GetObjectItem>
 8002d5e:	62f8      	str	r0, [r7, #44]	; 0x2c
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_LOW");
 8002d60:	492c      	ldr	r1, [pc, #176]	; (8002e14 <json_input+0x2c4>)
 8002d62:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002d64:	f7ff f89e 	bl	8001ea4 <cJSON_GetObjectItem>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	493a      	ldr	r1, [pc, #232]	; (8002e54 <json_input+0x304>)
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7ff f899 	bl	8001ea4 <cJSON_GetObjectItem>
 8002d72:	62b8      	str	r0, [r7, #40]	; 0x28
				cJSON *s3 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_HIGH");
 8002d74:	4927      	ldr	r1, [pc, #156]	; (8002e14 <json_input+0x2c4>)
 8002d76:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002d78:	f7ff f894 	bl	8001ea4 <cJSON_GetObjectItem>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	4936      	ldr	r1, [pc, #216]	; (8002e58 <json_input+0x308>)
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7ff f88f 	bl	8001ea4 <cJSON_GetObjectItem>
 8002d86:	6278      	str	r0, [r7, #36]	; 0x24
				cJSON *s4 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_OUT");
 8002d88:	4922      	ldr	r1, [pc, #136]	; (8002e14 <json_input+0x2c4>)
 8002d8a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002d8c:	f7ff f88a 	bl	8001ea4 <cJSON_GetObjectItem>
 8002d90:	4603      	mov	r3, r0
 8002d92:	4926      	ldr	r1, [pc, #152]	; (8002e2c <json_input+0x2dc>)
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7ff f885 	bl	8001ea4 <cJSON_GetObjectItem>
 8002d9a:	6238      	str	r0, [r7, #32]
				cJSON *s5 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_OUT");
 8002d9c:	491d      	ldr	r1, [pc, #116]	; (8002e14 <json_input+0x2c4>)
 8002d9e:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002da0:	f7ff f880 	bl	8001ea4 <cJSON_GetObjectItem>
 8002da4:	4603      	mov	r3, r0
 8002da6:	4922      	ldr	r1, [pc, #136]	; (8002e30 <json_input+0x2e0>)
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff f87b 	bl	8001ea4 <cJSON_GetObjectItem>
 8002dae:	61f8      	str	r0, [r7, #28]
				A_IN = s1->valuestring;
 8002db0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002db2:	691b      	ldr	r3, [r3, #16]
 8002db4:	4a29      	ldr	r2, [pc, #164]	; (8002e5c <json_input+0x30c>)
 8002db6:	6013      	str	r3, [r2, #0]
				RANGE_LOW = s2->valuestring;
 8002db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	4a28      	ldr	r2, [pc, #160]	; (8002e60 <json_input+0x310>)
 8002dbe:	6013      	str	r3, [r2, #0]
				RANGE_HIGH = s3->valuestring;
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc2:	691b      	ldr	r3, [r3, #16]
 8002dc4:	4a27      	ldr	r2, [pc, #156]	; (8002e64 <json_input+0x314>)
 8002dc6:	6013      	str	r3, [r2, #0]
				D_OUT = s4->valuestring;
 8002dc8:	6a3b      	ldr	r3, [r7, #32]
 8002dca:	691b      	ldr	r3, [r3, #16]
 8002dcc:	4a1b      	ldr	r2, [pc, #108]	; (8002e3c <json_input+0x2ec>)
 8002dce:	6013      	str	r3, [r2, #0]
				VAR_OUT = s5->valuestring;
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	4a1a      	ldr	r2, [pc, #104]	; (8002e40 <json_input+0x2f0>)
 8002dd6:	6013      	str	r3, [r2, #0]
				if(strcmp(A_IN, "VHOD1") == 0)
 8002dd8:	4b20      	ldr	r3, [pc, #128]	; (8002e5c <json_input+0x30c>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4922      	ldr	r1, [pc, #136]	; (8002e68 <json_input+0x318>)
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7fd f9f6 	bl	80001d0 <strcmp>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d142      	bne.n	8002e70 <json_input+0x320>
					SelectChannelOne;
 8002dea:	2201      	movs	r2, #1
 8002dec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002df0:	481e      	ldr	r0, [pc, #120]	; (8002e6c <json_input+0x31c>)
 8002df2:	f005 fcf7 	bl	80087e4 <HAL_GPIO_WritePin>
 8002df6:	e06a      	b.n	8002ece <json_input+0x37e>
 8002df8:	0801d69c 	.word	0x0801d69c
 8002dfc:	20000808 	.word	0x20000808
 8002e00:	200002f0 	.word	0x200002f0
 8002e04:	200002f4 	.word	0x200002f4
 8002e08:	0801d6a4 	.word	0x0801d6a4
 8002e0c:	20000858 	.word	0x20000858
 8002e10:	0801d6b0 	.word	0x0801d6b0
 8002e14:	0801d6c0 	.word	0x0801d6c0
 8002e18:	0801d6c8 	.word	0x0801d6c8
 8002e1c:	200007fc 	.word	0x200007fc
 8002e20:	0801d6d0 	.word	0x0801d6d0
 8002e24:	0801d6dc 	.word	0x0801d6dc
 8002e28:	0801d6e4 	.word	0x0801d6e4
 8002e2c:	0801d6ec 	.word	0x0801d6ec
 8002e30:	0801d6f4 	.word	0x0801d6f4
 8002e34:	2000084c 	.word	0x2000084c
 8002e38:	20000810 	.word	0x20000810
 8002e3c:	2000083c 	.word	0x2000083c
 8002e40:	2000081c 	.word	0x2000081c
 8002e44:	0801d6fc 	.word	0x0801d6fc
 8002e48:	0801d700 	.word	0x0801d700
 8002e4c:	0801d704 	.word	0x0801d704
 8002e50:	0801d710 	.word	0x0801d710
 8002e54:	0801d718 	.word	0x0801d718
 8002e58:	0801d724 	.word	0x0801d724
 8002e5c:	20000854 	.word	0x20000854
 8002e60:	20000820 	.word	0x20000820
 8002e64:	20000840 	.word	0x20000840
 8002e68:	0801d730 	.word	0x0801d730
 8002e6c:	40021000 	.word	0x40021000
				else if(strcmp(A_IN, "VHOD2") == 0)
 8002e70:	4b83      	ldr	r3, [pc, #524]	; (8003080 <json_input+0x530>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4983      	ldr	r1, [pc, #524]	; (8003084 <json_input+0x534>)
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7fd f9aa 	bl	80001d0 <strcmp>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d106      	bne.n	8002e90 <json_input+0x340>
					SelectChannelTwo;
 8002e82:	2201      	movs	r2, #1
 8002e84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e88:	487f      	ldr	r0, [pc, #508]	; (8003088 <json_input+0x538>)
 8002e8a:	f005 fcab 	bl	80087e4 <HAL_GPIO_WritePin>
 8002e8e:	e01e      	b.n	8002ece <json_input+0x37e>
				else if(strcmp(A_IN, "VHOD3") == 0)
 8002e90:	4b7b      	ldr	r3, [pc, #492]	; (8003080 <json_input+0x530>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	497d      	ldr	r1, [pc, #500]	; (800308c <json_input+0x53c>)
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7fd f99a 	bl	80001d0 <strcmp>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d106      	bne.n	8002eb0 <json_input+0x360>
					SelectChannelThree;
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ea8:	4877      	ldr	r0, [pc, #476]	; (8003088 <json_input+0x538>)
 8002eaa:	f005 fc9b 	bl	80087e4 <HAL_GPIO_WritePin>
 8002eae:	e00e      	b.n	8002ece <json_input+0x37e>
				else if(strcmp(A_IN, "VHOD4") == 0)
 8002eb0:	4b73      	ldr	r3, [pc, #460]	; (8003080 <json_input+0x530>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4976      	ldr	r1, [pc, #472]	; (8003090 <json_input+0x540>)
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7fd f98a 	bl	80001d0 <strcmp>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d105      	bne.n	8002ece <json_input+0x37e>
					SelectChannelFour;
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ec8:	486f      	ldr	r0, [pc, #444]	; (8003088 <json_input+0x538>)
 8002eca:	f005 fc8b 	bl	80087e4 <HAL_GPIO_WritePin>
				set_vaido(A_IN, atof(RANGE_LOW), atof(RANGE_HIGH), D_OUT, (uint8_t)(atoi(VAR_OUT)));
 8002ece:	4b6c      	ldr	r3, [pc, #432]	; (8003080 <json_input+0x530>)
 8002ed0:	681c      	ldr	r4, [r3, #0]
 8002ed2:	4b70      	ldr	r3, [pc, #448]	; (8003094 <json_input+0x544>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f014 fde0 	bl	8017a9c <atof>
 8002edc:	eeb0 8a40 	vmov.f32	s16, s0
 8002ee0:	eef0 8a60 	vmov.f32	s17, s1
 8002ee4:	4b6c      	ldr	r3, [pc, #432]	; (8003098 <json_input+0x548>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f014 fdd7 	bl	8017a9c <atof>
 8002eee:	eeb0 9a40 	vmov.f32	s18, s0
 8002ef2:	eef0 9a60 	vmov.f32	s19, s1
 8002ef6:	4b69      	ldr	r3, [pc, #420]	; (800309c <json_input+0x54c>)
 8002ef8:	681d      	ldr	r5, [r3, #0]
 8002efa:	4b69      	ldr	r3, [pc, #420]	; (80030a0 <json_input+0x550>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f014 fdcf 	bl	8017aa2 <atoi>
 8002f04:	4603      	mov	r3, r0
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	461a      	mov	r2, r3
 8002f0a:	4629      	mov	r1, r5
 8002f0c:	eeb0 1a49 	vmov.f32	s2, s18
 8002f10:	eef0 1a69 	vmov.f32	s3, s19
 8002f14:	eeb0 0a48 	vmov.f32	s0, s16
 8002f18:	eef0 0a68 	vmov.f32	s1, s17
 8002f1c:	4620      	mov	r0, r4
 8002f1e:	f000 fdef 	bl	8003b00 <set_vaido>
				SEND_str("\n");
 8002f22:	4860      	ldr	r0, [pc, #384]	; (80030a4 <json_input+0x554>)
 8002f24:	f7fe fff4 	bl	8001f10 <SEND_str>
				SEND_str(TYPE);
 8002f28:	4b5f      	ldr	r3, [pc, #380]	; (80030a8 <json_input+0x558>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7fe ffef 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 8002f32:	485c      	ldr	r0, [pc, #368]	; (80030a4 <json_input+0x554>)
 8002f34:	f7fe ffec 	bl	8001f10 <SEND_str>
				SEND_str(A_IN);
 8002f38:	4b51      	ldr	r3, [pc, #324]	; (8003080 <json_input+0x530>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7fe ffe7 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 8002f42:	4858      	ldr	r0, [pc, #352]	; (80030a4 <json_input+0x554>)
 8002f44:	f7fe ffe4 	bl	8001f10 <SEND_str>
				SEND_str(RANGE_LOW);
 8002f48:	4b52      	ldr	r3, [pc, #328]	; (8003094 <json_input+0x544>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7fe ffdf 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 8002f52:	4854      	ldr	r0, [pc, #336]	; (80030a4 <json_input+0x554>)
 8002f54:	f7fe ffdc 	bl	8001f10 <SEND_str>
				SEND_str(RANGE_HIGH);
 8002f58:	4b4f      	ldr	r3, [pc, #316]	; (8003098 <json_input+0x548>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7fe ffd7 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 8002f62:	4850      	ldr	r0, [pc, #320]	; (80030a4 <json_input+0x554>)
 8002f64:	f7fe ffd4 	bl	8001f10 <SEND_str>
				SEND_str(D_OUT);
 8002f68:	4b4c      	ldr	r3, [pc, #304]	; (800309c <json_input+0x54c>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7fe ffcf 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 8002f72:	484c      	ldr	r0, [pc, #304]	; (80030a4 <json_input+0x554>)
 8002f74:	f7fe ffcc 	bl	8001f10 <SEND_str>
				SEND_str(VAR_OUT);
 8002f78:	4b49      	ldr	r3, [pc, #292]	; (80030a0 <json_input+0x550>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7fe ffc7 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 8002f82:	4848      	ldr	r0, [pc, #288]	; (80030a4 <json_input+0x554>)
 8002f84:	f7fe ffc4 	bl	8001f10 <SEND_str>
				cJSON_Delete(json);
 8002f88:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002f8a:	f7fe f9a7 	bl	80012dc <cJSON_Delete>
				free(stime);
 8002f8e:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8002f90:	f014 fdb8 	bl	8017b04 <free>
				free(sInstruction);
 8002f94:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8002f96:	f014 fdb5 	bl	8017b04 <free>
				free(sType);
 8002f9a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002f9c:	f014 fdb2 	bl	8017b04 <free>
				free(s1);
 8002fa0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002fa2:	f014 fdaf 	bl	8017b04 <free>
				free(s2);
 8002fa6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fa8:	f014 fdac 	bl	8017b04 <free>
				free(s3);
 8002fac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002fae:	f014 fda9 	bl	8017b04 <free>
				free(s4);
 8002fb2:	6a38      	ldr	r0, [r7, #32]
 8002fb4:	f014 fda6 	bl	8017b04 <free>
				free(s5);
 8002fb8:	69f8      	ldr	r0, [r7, #28]
 8002fba:	f014 fda3 	bl	8017b04 <free>
}
 8002fbe:	e267      	b.n	8003490 <json_input+0x940>
			else if(strcmp(TYPE, "SET_PWM") == 0)	//    
 8002fc0:	4b39      	ldr	r3, [pc, #228]	; (80030a8 <json_input+0x558>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4939      	ldr	r1, [pc, #228]	; (80030ac <json_input+0x55c>)
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7fd f902 	bl	80001d0 <strcmp>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d178      	bne.n	80030c4 <json_input+0x574>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "PWM_OUT");
 8002fd2:	4937      	ldr	r1, [pc, #220]	; (80030b0 <json_input+0x560>)
 8002fd4:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002fd6:	f7fe ff65 	bl	8001ea4 <cJSON_GetObjectItem>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	4935      	ldr	r1, [pc, #212]	; (80030b4 <json_input+0x564>)
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fe ff60 	bl	8001ea4 <cJSON_GetObjectItem>
 8002fe4:	6378      	str	r0, [r7, #52]	; 0x34
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_CYCLE");
 8002fe6:	4932      	ldr	r1, [pc, #200]	; (80030b0 <json_input+0x560>)
 8002fe8:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002fea:	f7fe ff5b 	bl	8001ea4 <cJSON_GetObjectItem>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	4931      	ldr	r1, [pc, #196]	; (80030b8 <json_input+0x568>)
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7fe ff56 	bl	8001ea4 <cJSON_GetObjectItem>
 8002ff8:	6338      	str	r0, [r7, #48]	; 0x30
				PWM_OUT = s1->valuestring;
 8002ffa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	4a2f      	ldr	r2, [pc, #188]	; (80030bc <json_input+0x56c>)
 8003000:	6013      	str	r3, [r2, #0]
				D_CYCLE = s2->valuestring;
 8003002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	4a2e      	ldr	r2, [pc, #184]	; (80030c0 <json_input+0x570>)
 8003008:	6013      	str	r3, [r2, #0]
				set_pwm(PWM_OUT, (uint32_t)(atoi(D_CYCLE)));
 800300a:	4b2c      	ldr	r3, [pc, #176]	; (80030bc <json_input+0x56c>)
 800300c:	681c      	ldr	r4, [r3, #0]
 800300e:	4b2c      	ldr	r3, [pc, #176]	; (80030c0 <json_input+0x570>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4618      	mov	r0, r3
 8003014:	f014 fd45 	bl	8017aa2 <atoi>
 8003018:	4603      	mov	r3, r0
 800301a:	4619      	mov	r1, r3
 800301c:	4620      	mov	r0, r4
 800301e:	f000 feb9 	bl	8003d94 <set_pwm>
				SEND_str("\n");
 8003022:	4820      	ldr	r0, [pc, #128]	; (80030a4 <json_input+0x554>)
 8003024:	f7fe ff74 	bl	8001f10 <SEND_str>
				SEND_str(TYPE);
 8003028:	4b1f      	ldr	r3, [pc, #124]	; (80030a8 <json_input+0x558>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4618      	mov	r0, r3
 800302e:	f7fe ff6f 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 8003032:	481c      	ldr	r0, [pc, #112]	; (80030a4 <json_input+0x554>)
 8003034:	f7fe ff6c 	bl	8001f10 <SEND_str>
				SEND_str(PWM_OUT);
 8003038:	4b20      	ldr	r3, [pc, #128]	; (80030bc <json_input+0x56c>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4618      	mov	r0, r3
 800303e:	f7fe ff67 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 8003042:	4818      	ldr	r0, [pc, #96]	; (80030a4 <json_input+0x554>)
 8003044:	f7fe ff64 	bl	8001f10 <SEND_str>
				SEND_str(D_CYCLE);
 8003048:	4b1d      	ldr	r3, [pc, #116]	; (80030c0 <json_input+0x570>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4618      	mov	r0, r3
 800304e:	f7fe ff5f 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 8003052:	4814      	ldr	r0, [pc, #80]	; (80030a4 <json_input+0x554>)
 8003054:	f7fe ff5c 	bl	8001f10 <SEND_str>
				cJSON_Delete(json);
 8003058:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800305a:	f7fe f93f 	bl	80012dc <cJSON_Delete>
				free(stime);
 800305e:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8003060:	f014 fd50 	bl	8017b04 <free>
				free(sInstruction);
 8003064:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8003066:	f014 fd4d 	bl	8017b04 <free>
				free(sType);
 800306a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800306c:	f014 fd4a 	bl	8017b04 <free>
				free(s1);
 8003070:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003072:	f014 fd47 	bl	8017b04 <free>
				free(s2);
 8003076:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003078:	f014 fd44 	bl	8017b04 <free>
}
 800307c:	e208      	b.n	8003490 <json_input+0x940>
 800307e:	bf00      	nop
 8003080:	20000854 	.word	0x20000854
 8003084:	0801d738 	.word	0x0801d738
 8003088:	40021000 	.word	0x40021000
 800308c:	0801d740 	.word	0x0801d740
 8003090:	0801d748 	.word	0x0801d748
 8003094:	20000820 	.word	0x20000820
 8003098:	20000840 	.word	0x20000840
 800309c:	2000083c 	.word	0x2000083c
 80030a0:	2000081c 	.word	0x2000081c
 80030a4:	0801d6fc 	.word	0x0801d6fc
 80030a8:	200007fc 	.word	0x200007fc
 80030ac:	0801d750 	.word	0x0801d750
 80030b0:	0801d6c0 	.word	0x0801d6c0
 80030b4:	0801d758 	.word	0x0801d758
 80030b8:	0801d760 	.word	0x0801d760
 80030bc:	20000804 	.word	0x20000804
 80030c0:	20000844 	.word	0x20000844
			else if(strcmp(TYPE, "SET_AIAO") == 0)	//        = 
 80030c4:	4b9a      	ldr	r3, [pc, #616]	; (8003330 <json_input+0x7e0>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	499a      	ldr	r1, [pc, #616]	; (8003334 <json_input+0x7e4>)
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7fd f880 	bl	80001d0 <strcmp>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f040 8095 	bne.w	8003202 <json_input+0x6b2>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "A_IN");
 80030d8:	4997      	ldr	r1, [pc, #604]	; (8003338 <json_input+0x7e8>)
 80030da:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80030dc:	f7fe fee2 	bl	8001ea4 <cJSON_GetObjectItem>
 80030e0:	4603      	mov	r3, r0
 80030e2:	4996      	ldr	r1, [pc, #600]	; (800333c <json_input+0x7ec>)
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7fe fedd 	bl	8001ea4 <cJSON_GetObjectItem>
 80030ea:	64b8      	str	r0, [r7, #72]	; 0x48
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_LOW");
 80030ec:	4992      	ldr	r1, [pc, #584]	; (8003338 <json_input+0x7e8>)
 80030ee:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80030f0:	f7fe fed8 	bl	8001ea4 <cJSON_GetObjectItem>
 80030f4:	4603      	mov	r3, r0
 80030f6:	4992      	ldr	r1, [pc, #584]	; (8003340 <json_input+0x7f0>)
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7fe fed3 	bl	8001ea4 <cJSON_GetObjectItem>
 80030fe:	6478      	str	r0, [r7, #68]	; 0x44
				cJSON *s3 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_HIGH");
 8003100:	498d      	ldr	r1, [pc, #564]	; (8003338 <json_input+0x7e8>)
 8003102:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003104:	f7fe fece 	bl	8001ea4 <cJSON_GetObjectItem>
 8003108:	4603      	mov	r3, r0
 800310a:	498e      	ldr	r1, [pc, #568]	; (8003344 <json_input+0x7f4>)
 800310c:	4618      	mov	r0, r3
 800310e:	f7fe fec9 	bl	8001ea4 <cJSON_GetObjectItem>
 8003112:	6438      	str	r0, [r7, #64]	; 0x40
				cJSON *s4 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "A_OUT");
 8003114:	4988      	ldr	r1, [pc, #544]	; (8003338 <json_input+0x7e8>)
 8003116:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003118:	f7fe fec4 	bl	8001ea4 <cJSON_GetObjectItem>
 800311c:	4603      	mov	r3, r0
 800311e:	498a      	ldr	r1, [pc, #552]	; (8003348 <json_input+0x7f8>)
 8003120:	4618      	mov	r0, r3
 8003122:	f7fe febf 	bl	8001ea4 <cJSON_GetObjectItem>
 8003126:	63f8      	str	r0, [r7, #60]	; 0x3c
				cJSON *s5 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_OUT");
 8003128:	4983      	ldr	r1, [pc, #524]	; (8003338 <json_input+0x7e8>)
 800312a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800312c:	f7fe feba 	bl	8001ea4 <cJSON_GetObjectItem>
 8003130:	4603      	mov	r3, r0
 8003132:	4986      	ldr	r1, [pc, #536]	; (800334c <json_input+0x7fc>)
 8003134:	4618      	mov	r0, r3
 8003136:	f7fe feb5 	bl	8001ea4 <cJSON_GetObjectItem>
 800313a:	63b8      	str	r0, [r7, #56]	; 0x38
				A_IN = s1->valuestring;
 800313c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	4a83      	ldr	r2, [pc, #524]	; (8003350 <json_input+0x800>)
 8003142:	6013      	str	r3, [r2, #0]
				RANGE_LOW = s2->valuestring;
 8003144:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003146:	691b      	ldr	r3, [r3, #16]
 8003148:	4a82      	ldr	r2, [pc, #520]	; (8003354 <json_input+0x804>)
 800314a:	6013      	str	r3, [r2, #0]
				RANGE_HIGH = s3->valuestring;
 800314c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	4a81      	ldr	r2, [pc, #516]	; (8003358 <json_input+0x808>)
 8003152:	6013      	str	r3, [r2, #0]
				A_OUT = s4->valuestring;
 8003154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003156:	691b      	ldr	r3, [r3, #16]
 8003158:	4a80      	ldr	r2, [pc, #512]	; (800335c <json_input+0x80c>)
 800315a:	6013      	str	r3, [r2, #0]
				VAR_OUT = s5->valuestring;
 800315c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	4a7f      	ldr	r2, [pc, #508]	; (8003360 <json_input+0x810>)
 8003162:	6013      	str	r3, [r2, #0]
				SEND_str("\n");
 8003164:	487f      	ldr	r0, [pc, #508]	; (8003364 <json_input+0x814>)
 8003166:	f7fe fed3 	bl	8001f10 <SEND_str>
				SEND_str(TYPE);
 800316a:	4b71      	ldr	r3, [pc, #452]	; (8003330 <json_input+0x7e0>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4618      	mov	r0, r3
 8003170:	f7fe fece 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 8003174:	487b      	ldr	r0, [pc, #492]	; (8003364 <json_input+0x814>)
 8003176:	f7fe fecb 	bl	8001f10 <SEND_str>
				SEND_str(A_IN);
 800317a:	4b75      	ldr	r3, [pc, #468]	; (8003350 <json_input+0x800>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4618      	mov	r0, r3
 8003180:	f7fe fec6 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 8003184:	4877      	ldr	r0, [pc, #476]	; (8003364 <json_input+0x814>)
 8003186:	f7fe fec3 	bl	8001f10 <SEND_str>
				SEND_str(RANGE_LOW);
 800318a:	4b72      	ldr	r3, [pc, #456]	; (8003354 <json_input+0x804>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4618      	mov	r0, r3
 8003190:	f7fe febe 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 8003194:	4873      	ldr	r0, [pc, #460]	; (8003364 <json_input+0x814>)
 8003196:	f7fe febb 	bl	8001f10 <SEND_str>
				SEND_str(RANGE_HIGH);
 800319a:	4b6f      	ldr	r3, [pc, #444]	; (8003358 <json_input+0x808>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4618      	mov	r0, r3
 80031a0:	f7fe feb6 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 80031a4:	486f      	ldr	r0, [pc, #444]	; (8003364 <json_input+0x814>)
 80031a6:	f7fe feb3 	bl	8001f10 <SEND_str>
				SEND_str(A_OUT);
 80031aa:	4b6c      	ldr	r3, [pc, #432]	; (800335c <json_input+0x80c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7fe feae 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 80031b4:	486b      	ldr	r0, [pc, #428]	; (8003364 <json_input+0x814>)
 80031b6:	f7fe feab 	bl	8001f10 <SEND_str>
				SEND_str(VAR_OUT);
 80031ba:	4b69      	ldr	r3, [pc, #420]	; (8003360 <json_input+0x810>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4618      	mov	r0, r3
 80031c0:	f7fe fea6 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 80031c4:	4867      	ldr	r0, [pc, #412]	; (8003364 <json_input+0x814>)
 80031c6:	f7fe fea3 	bl	8001f10 <SEND_str>
				cJSON_Delete(json);
 80031ca:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80031cc:	f7fe f886 	bl	80012dc <cJSON_Delete>
				free(stime);
 80031d0:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80031d2:	f014 fc97 	bl	8017b04 <free>
				free(sInstruction);
 80031d6:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80031d8:	f014 fc94 	bl	8017b04 <free>
				free(sType);
 80031dc:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80031de:	f014 fc91 	bl	8017b04 <free>
				free(s1);
 80031e2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80031e4:	f014 fc8e 	bl	8017b04 <free>
				free(s2);
 80031e8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80031ea:	f014 fc8b 	bl	8017b04 <free>
				free(s3);
 80031ee:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80031f0:	f014 fc88 	bl	8017b04 <free>
				free(s4);
 80031f4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80031f6:	f014 fc85 	bl	8017b04 <free>
				free(s5);
 80031fa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80031fc:	f014 fc82 	bl	8017b04 <free>
}
 8003200:	e146      	b.n	8003490 <json_input+0x940>
				cJSON_Delete(json);
 8003202:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003204:	f7fe f86a 	bl	80012dc <cJSON_Delete>
				free(stime);
 8003208:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800320a:	f014 fc7b 	bl	8017b04 <free>
				free(sInstruction);
 800320e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8003210:	f014 fc78 	bl	8017b04 <free>
				free(sType);
 8003214:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003216:	f014 fc75 	bl	8017b04 <free>
}
 800321a:	e139      	b.n	8003490 <json_input+0x940>
		else if(strcmp(INSTRUCTION, "SET_PERIPHERALS") == 0)
 800321c:	4b52      	ldr	r3, [pc, #328]	; (8003368 <json_input+0x818>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4952      	ldr	r1, [pc, #328]	; (800336c <json_input+0x81c>)
 8003222:	4618      	mov	r0, r3
 8003224:	f7fc ffd4 	bl	80001d0 <strcmp>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	f040 8123 	bne.w	8003476 <json_input+0x926>
			cJSON *sType = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "TYPE");
 8003230:	4941      	ldr	r1, [pc, #260]	; (8003338 <json_input+0x7e8>)
 8003232:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003234:	f7fe fe36 	bl	8001ea4 <cJSON_GetObjectItem>
 8003238:	4603      	mov	r3, r0
 800323a:	494d      	ldr	r1, [pc, #308]	; (8003370 <json_input+0x820>)
 800323c:	4618      	mov	r0, r3
 800323e:	f7fe fe31 	bl	8001ea4 <cJSON_GetObjectItem>
 8003242:	65f8      	str	r0, [r7, #92]	; 0x5c
			TYPE = sType->valuestring;
 8003244:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003246:	691b      	ldr	r3, [r3, #16]
 8003248:	4a39      	ldr	r2, [pc, #228]	; (8003330 <json_input+0x7e0>)
 800324a:	6013      	str	r3, [r2, #0]
			if(strcmp(TYPE, "DIGITAL") == 0)
 800324c:	4b38      	ldr	r3, [pc, #224]	; (8003330 <json_input+0x7e0>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4948      	ldr	r1, [pc, #288]	; (8003374 <json_input+0x824>)
 8003252:	4618      	mov	r0, r3
 8003254:	f7fc ffbc 	bl	80001d0 <strcmp>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d145      	bne.n	80032ea <json_input+0x79a>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "SET");
 800325e:	4936      	ldr	r1, [pc, #216]	; (8003338 <json_input+0x7e8>)
 8003260:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003262:	f7fe fe1f 	bl	8001ea4 <cJSON_GetObjectItem>
 8003266:	4603      	mov	r3, r0
 8003268:	4943      	ldr	r1, [pc, #268]	; (8003378 <json_input+0x828>)
 800326a:	4618      	mov	r0, r3
 800326c:	f7fe fe1a 	bl	8001ea4 <cJSON_GetObjectItem>
 8003270:	6538      	str	r0, [r7, #80]	; 0x50
				DigitalParamMass = s1->valuestring;
 8003272:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	4a41      	ldr	r2, [pc, #260]	; (800337c <json_input+0x82c>)
 8003278:	6013      	str	r3, [r2, #0]
				test = parseValue(DigitalParamMass);
 800327a:	4b40      	ldr	r3, [pc, #256]	; (800337c <json_input+0x82c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4618      	mov	r0, r3
 8003280:	f7ff fc38 	bl	8002af4 <parseValue>
 8003284:	4603      	mov	r3, r0
 8003286:	4a3e      	ldr	r2, [pc, #248]	; (8003380 <json_input+0x830>)
 8003288:	6013      	str	r3, [r2, #0]
				for(int i = 0; i < 8; i++)
 800328a:	2300      	movs	r3, #0
 800328c:	677b      	str	r3, [r7, #116]	; 0x74
 800328e:	e00e      	b.n	80032ae <json_input+0x75e>
					Status_DIN[i] = (test[i] - 0x30);
 8003290:	4b3b      	ldr	r3, [pc, #236]	; (8003380 <json_input+0x830>)
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003296:	4413      	add	r3, r2
 8003298:	781b      	ldrb	r3, [r3, #0]
 800329a:	3b30      	subs	r3, #48	; 0x30
 800329c:	b2d9      	uxtb	r1, r3
 800329e:	4a39      	ldr	r2, [pc, #228]	; (8003384 <json_input+0x834>)
 80032a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80032a2:	4413      	add	r3, r2
 80032a4:	460a      	mov	r2, r1
 80032a6:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i < 8; i++)
 80032a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80032aa:	3301      	adds	r3, #1
 80032ac:	677b      	str	r3, [r7, #116]	; 0x74
 80032ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80032b0:	2b07      	cmp	r3, #7
 80032b2:	dded      	ble.n	8003290 <json_input+0x740>
				SEND_str("\n");
 80032b4:	482b      	ldr	r0, [pc, #172]	; (8003364 <json_input+0x814>)
 80032b6:	f7fe fe2b 	bl	8001f10 <SEND_str>
				SEND_str(TYPE);
 80032ba:	4b1d      	ldr	r3, [pc, #116]	; (8003330 <json_input+0x7e0>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4618      	mov	r0, r3
 80032c0:	f7fe fe26 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 80032c4:	4827      	ldr	r0, [pc, #156]	; (8003364 <json_input+0x814>)
 80032c6:	f7fe fe23 	bl	8001f10 <SEND_str>
				cJSON_Delete(json);
 80032ca:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80032cc:	f7fe f806 	bl	80012dc <cJSON_Delete>
				free(stime);
 80032d0:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80032d2:	f014 fc17 	bl	8017b04 <free>
				free(sInstruction);
 80032d6:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80032d8:	f014 fc14 	bl	8017b04 <free>
				free(sType);
 80032dc:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80032de:	f014 fc11 	bl	8017b04 <free>
				free(s1);
 80032e2:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80032e4:	f014 fc0e 	bl	8017b04 <free>
}
 80032e8:	e0d2      	b.n	8003490 <json_input+0x940>
			else if(strcmp(TYPE, "ANALOG") == 0)
 80032ea:	4b11      	ldr	r3, [pc, #68]	; (8003330 <json_input+0x7e0>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4926      	ldr	r1, [pc, #152]	; (8003388 <json_input+0x838>)
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7fc ff6d 	bl	80001d0 <strcmp>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d176      	bne.n	80033ea <json_input+0x89a>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "SET");
 80032fc:	490e      	ldr	r1, [pc, #56]	; (8003338 <json_input+0x7e8>)
 80032fe:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003300:	f7fe fdd0 	bl	8001ea4 <cJSON_GetObjectItem>
 8003304:	4603      	mov	r3, r0
 8003306:	491c      	ldr	r1, [pc, #112]	; (8003378 <json_input+0x828>)
 8003308:	4618      	mov	r0, r3
 800330a:	f7fe fdcb 	bl	8001ea4 <cJSON_GetObjectItem>
 800330e:	6578      	str	r0, [r7, #84]	; 0x54
				AnalogParamMass = s1->valuestring;
 8003310:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	4a1d      	ldr	r2, [pc, #116]	; (800338c <json_input+0x83c>)
 8003316:	6013      	str	r3, [r2, #0]
				test = parseValue(AnalogParamMass);
 8003318:	4b1c      	ldr	r3, [pc, #112]	; (800338c <json_input+0x83c>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4618      	mov	r0, r3
 800331e:	f7ff fbe9 	bl	8002af4 <parseValue>
 8003322:	4603      	mov	r3, r0
 8003324:	4a16      	ldr	r2, [pc, #88]	; (8003380 <json_input+0x830>)
 8003326:	6013      	str	r3, [r2, #0]
				for(int i = 0; i < 8; i++)
 8003328:	2300      	movs	r3, #0
 800332a:	673b      	str	r3, [r7, #112]	; 0x70
 800332c:	e03f      	b.n	80033ae <json_input+0x85e>
 800332e:	bf00      	nop
 8003330:	200007fc 	.word	0x200007fc
 8003334:	0801d768 	.word	0x0801d768
 8003338:	0801d6c0 	.word	0x0801d6c0
 800333c:	0801d710 	.word	0x0801d710
 8003340:	0801d718 	.word	0x0801d718
 8003344:	0801d724 	.word	0x0801d724
 8003348:	0801d774 	.word	0x0801d774
 800334c:	0801d6f4 	.word	0x0801d6f4
 8003350:	20000854 	.word	0x20000854
 8003354:	20000820 	.word	0x20000820
 8003358:	20000840 	.word	0x20000840
 800335c:	20000838 	.word	0x20000838
 8003360:	2000081c 	.word	0x2000081c
 8003364:	0801d6fc 	.word	0x0801d6fc
 8003368:	20000858 	.word	0x20000858
 800336c:	0801d77c 	.word	0x0801d77c
 8003370:	0801d6c8 	.word	0x0801d6c8
 8003374:	0801d78c 	.word	0x0801d78c
 8003378:	0801d794 	.word	0x0801d794
 800337c:	20000800 	.word	0x20000800
 8003380:	20000850 	.word	0x20000850
 8003384:	20000368 	.word	0x20000368
 8003388:	0801d798 	.word	0x0801d798
 800338c:	2000082c 	.word	0x2000082c
					Status_AIN[i] = (test[i] - 0x30);
 8003390:	4b42      	ldr	r3, [pc, #264]	; (800349c <json_input+0x94c>)
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003396:	4413      	add	r3, r2
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	3b30      	subs	r3, #48	; 0x30
 800339c:	b2d9      	uxtb	r1, r3
 800339e:	4a40      	ldr	r2, [pc, #256]	; (80034a0 <json_input+0x950>)
 80033a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80033a2:	4413      	add	r3, r2
 80033a4:	460a      	mov	r2, r1
 80033a6:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i < 8; i++)
 80033a8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80033aa:	3301      	adds	r3, #1
 80033ac:	673b      	str	r3, [r7, #112]	; 0x70
 80033ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80033b0:	2b07      	cmp	r3, #7
 80033b2:	dded      	ble.n	8003390 <json_input+0x840>
				SEND_str("\n");
 80033b4:	483b      	ldr	r0, [pc, #236]	; (80034a4 <json_input+0x954>)
 80033b6:	f7fe fdab 	bl	8001f10 <SEND_str>
				SEND_str(TYPE);
 80033ba:	4b3b      	ldr	r3, [pc, #236]	; (80034a8 <json_input+0x958>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7fe fda6 	bl	8001f10 <SEND_str>
				SEND_str("\n");
 80033c4:	4837      	ldr	r0, [pc, #220]	; (80034a4 <json_input+0x954>)
 80033c6:	f7fe fda3 	bl	8001f10 <SEND_str>
				cJSON_Delete(json);
 80033ca:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80033cc:	f7fd ff86 	bl	80012dc <cJSON_Delete>
				free(stime);
 80033d0:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80033d2:	f014 fb97 	bl	8017b04 <free>
				free(sInstruction);
 80033d6:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80033d8:	f014 fb94 	bl	8017b04 <free>
				free(sType);
 80033dc:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80033de:	f014 fb91 	bl	8017b04 <free>
				free(s1);
 80033e2:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80033e4:	f014 fb8e 	bl	8017b04 <free>
}
 80033e8:	e052      	b.n	8003490 <json_input+0x940>
			else if(strcmp(TYPE, "OCD") == 0)
 80033ea:	4b2f      	ldr	r3, [pc, #188]	; (80034a8 <json_input+0x958>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	492f      	ldr	r1, [pc, #188]	; (80034ac <json_input+0x95c>)
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7fc feed 	bl	80001d0 <strcmp>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d149      	bne.n	8003490 <json_input+0x940>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "SET");
 80033fc:	492c      	ldr	r1, [pc, #176]	; (80034b0 <json_input+0x960>)
 80033fe:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003400:	f7fe fd50 	bl	8001ea4 <cJSON_GetObjectItem>
 8003404:	4603      	mov	r3, r0
 8003406:	492b      	ldr	r1, [pc, #172]	; (80034b4 <json_input+0x964>)
 8003408:	4618      	mov	r0, r3
 800340a:	f7fe fd4b 	bl	8001ea4 <cJSON_GetObjectItem>
 800340e:	65b8      	str	r0, [r7, #88]	; 0x58
				OpenCollectorDrainParamMass = s1->valuestring;
 8003410:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	4a28      	ldr	r2, [pc, #160]	; (80034b8 <json_input+0x968>)
 8003416:	6013      	str	r3, [r2, #0]
				test = parseValue(OpenCollectorDrainParamMass);
 8003418:	4b27      	ldr	r3, [pc, #156]	; (80034b8 <json_input+0x968>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff fb69 	bl	8002af4 <parseValue>
 8003422:	4603      	mov	r3, r0
 8003424:	4a1d      	ldr	r2, [pc, #116]	; (800349c <json_input+0x94c>)
 8003426:	6013      	str	r3, [r2, #0]
				for(int i = 0; i < 8; i++)
 8003428:	2300      	movs	r3, #0
 800342a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800342c:	e00e      	b.n	800344c <json_input+0x8fc>
					Status_OCD[i] = (test[i] - 0x30);
 800342e:	4b1b      	ldr	r3, [pc, #108]	; (800349c <json_input+0x94c>)
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003434:	4413      	add	r3, r2
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	3b30      	subs	r3, #48	; 0x30
 800343a:	b2d9      	uxtb	r1, r3
 800343c:	4a1f      	ldr	r2, [pc, #124]	; (80034bc <json_input+0x96c>)
 800343e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003440:	4413      	add	r3, r2
 8003442:	460a      	mov	r2, r1
 8003444:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i < 8; i++)
 8003446:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003448:	3301      	adds	r3, #1
 800344a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800344c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800344e:	2b07      	cmp	r3, #7
 8003450:	dded      	ble.n	800342e <json_input+0x8de>
				ReWriteOCD();
 8003452:	f001 f9d9 	bl	8004808 <ReWriteOCD>
				cJSON_Delete(json);
 8003456:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003458:	f7fd ff40 	bl	80012dc <cJSON_Delete>
				free(stime);
 800345c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800345e:	f014 fb51 	bl	8017b04 <free>
				free(sInstruction);
 8003462:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8003464:	f014 fb4e 	bl	8017b04 <free>
				free(sType);
 8003468:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800346a:	f014 fb4b 	bl	8017b04 <free>
				free(s1);
 800346e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8003470:	f014 fb48 	bl	8017b04 <free>
}
 8003474:	e00c      	b.n	8003490 <json_input+0x940>
			free(stime);
 8003476:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8003478:	f014 fb44 	bl	8017b04 <free>
			free(sInstruction);
 800347c:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800347e:	f014 fb41 	bl	8017b04 <free>
}
 8003482:	e005      	b.n	8003490 <json_input+0x940>
		cJSON_Delete(json);
 8003484:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003486:	f7fd ff29 	bl	80012dc <cJSON_Delete>
		free(stime);
 800348a:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800348c:	f014 fb3a 	bl	8017b04 <free>
}
 8003490:	bf00      	nop
 8003492:	377c      	adds	r7, #124	; 0x7c
 8003494:	46bd      	mov	sp, r7
 8003496:	ecbd 8b04 	vpop	{d8-d9}
 800349a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800349c:	20000850 	.word	0x20000850
 80034a0:	20000360 	.word	0x20000360
 80034a4:	0801d6fc 	.word	0x0801d6fc
 80034a8:	200007fc 	.word	0x200007fc
 80034ac:	0801d7a0 	.word	0x0801d7a0
 80034b0:	0801d6c0 	.word	0x0801d6c0
 80034b4:	0801d794 	.word	0x0801d794
 80034b8:	20000860 	.word	0x20000860
 80034bc:	20000378 	.word	0x20000378

080034c0 <CheckReWriteDiDo>:
GPIO_TypeDef *pVHOD[8] = {VHOD1, VHOD2, VHOD3, VHOD4, VHOD5, VHOD6, VHOD7, VHOD8};				//  
GPIO_TypeDef *pVIHOD[8] = {VIHOD1, VIHOD2, VIHOD3, VIHOD4, VIHOD5, VIHOD6, VIHOD7, VIHOD8};		//  
uint16_t OCD_Pin[8] = {O0_Pin, O1_Pin, O2_Pin, O3_Pin, O4_Pin, O5_Pin, O6_Pin, O7_Pin};

void CheckReWriteDiDo(void)
{
 80034c0:	b590      	push	{r4, r7, lr}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
	for(int i = 0; i < 8; i++)
 80034c6:	2300      	movs	r3, #0
 80034c8:	607b      	str	r3, [r7, #4]
 80034ca:	e0a8      	b.n	800361e <CheckReWriteDiDo+0x15e>
	{
		if(HAL_GPIO_ReadPin(DiDo[i].D_IN, DiDo[i].DIN_Pin) != DiDo[i].VAR_IN)	//( 1 == 0  3 = 1)     
 80034cc:	4958      	ldr	r1, [pc, #352]	; (8003630 <CheckReWriteDiDo+0x170>)
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	4613      	mov	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	4413      	add	r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	440b      	add	r3, r1
 80034da:	6818      	ldr	r0, [r3, #0]
 80034dc:	4954      	ldr	r1, [pc, #336]	; (8003630 <CheckReWriteDiDo+0x170>)
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	4613      	mov	r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	4413      	add	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	3306      	adds	r3, #6
 80034ec:	881b      	ldrh	r3, [r3, #0]
 80034ee:	4619      	mov	r1, r3
 80034f0:	f005 f960 	bl	80087b4 <HAL_GPIO_ReadPin>
 80034f4:	4603      	mov	r3, r0
 80034f6:	4618      	mov	r0, r3
 80034f8:	494d      	ldr	r1, [pc, #308]	; (8003630 <CheckReWriteDiDo+0x170>)
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	4613      	mov	r3, r2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	4413      	add	r3, r2
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	440b      	add	r3, r1
 8003506:	3304      	adds	r3, #4
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	4298      	cmp	r0, r3
 800350c:	d02c      	beq.n	8003568 <CheckReWriteDiDo+0xa8>
		{
			//Status_OCD[i] = DiDo[i].VAR_OUT;									//     !!!
			Status_OCD[i] = DiDo[i].VAR_OUT;
 800350e:	4948      	ldr	r1, [pc, #288]	; (8003630 <CheckReWriteDiDo+0x170>)
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	4613      	mov	r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	4413      	add	r3, r2
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	440b      	add	r3, r1
 800351c:	330c      	adds	r3, #12
 800351e:	7819      	ldrb	r1, [r3, #0]
 8003520:	4a44      	ldr	r2, [pc, #272]	; (8003634 <CheckReWriteDiDo+0x174>)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4413      	add	r3, r2
 8003526:	460a      	mov	r2, r1
 8003528:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(DiDo[i].D_OUT, DiDo[i].OCD_Pin, DiDo[i].VAR_OUT);		//DiDo[i].VAR_OUT
 800352a:	4941      	ldr	r1, [pc, #260]	; (8003630 <CheckReWriteDiDo+0x170>)
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	4613      	mov	r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	4413      	add	r3, r2
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	440b      	add	r3, r1
 8003538:	3308      	adds	r3, #8
 800353a:	6818      	ldr	r0, [r3, #0]
 800353c:	493c      	ldr	r1, [pc, #240]	; (8003630 <CheckReWriteDiDo+0x170>)
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	4613      	mov	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4413      	add	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	440b      	add	r3, r1
 800354a:	330e      	adds	r3, #14
 800354c:	8819      	ldrh	r1, [r3, #0]
 800354e:	4c38      	ldr	r4, [pc, #224]	; (8003630 <CheckReWriteDiDo+0x170>)
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	4613      	mov	r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	4413      	add	r3, r2
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	4423      	add	r3, r4
 800355c:	330c      	adds	r3, #12
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	461a      	mov	r2, r3
 8003562:	f005 f93f 	bl	80087e4 <HAL_GPIO_WritePin>
 8003566:	e057      	b.n	8003618 <CheckReWriteDiDo+0x158>
		}
		else if(HAL_GPIO_ReadPin(DiDo[i].D_IN, DiDo[i].DIN_Pin) == DiDo[i].VAR_IN)
 8003568:	4931      	ldr	r1, [pc, #196]	; (8003630 <CheckReWriteDiDo+0x170>)
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	4613      	mov	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	4413      	add	r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	440b      	add	r3, r1
 8003576:	6818      	ldr	r0, [r3, #0]
 8003578:	492d      	ldr	r1, [pc, #180]	; (8003630 <CheckReWriteDiDo+0x170>)
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	4613      	mov	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	4413      	add	r3, r2
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	440b      	add	r3, r1
 8003586:	3306      	adds	r3, #6
 8003588:	881b      	ldrh	r3, [r3, #0]
 800358a:	4619      	mov	r1, r3
 800358c:	f005 f912 	bl	80087b4 <HAL_GPIO_ReadPin>
 8003590:	4603      	mov	r3, r0
 8003592:	4618      	mov	r0, r3
 8003594:	4926      	ldr	r1, [pc, #152]	; (8003630 <CheckReWriteDiDo+0x170>)
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	4613      	mov	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	4413      	add	r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	440b      	add	r3, r1
 80035a2:	3304      	adds	r3, #4
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	4298      	cmp	r0, r3
 80035a8:	d136      	bne.n	8003618 <CheckReWriteDiDo+0x158>
		{
			//Status_OCD[i] = !DiDo[i].VAR_OUT;
			Status_OCD[i] = !DiDo[i].VAR_OUT;
 80035aa:	4921      	ldr	r1, [pc, #132]	; (8003630 <CheckReWriteDiDo+0x170>)
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	4613      	mov	r3, r2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	4413      	add	r3, r2
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	440b      	add	r3, r1
 80035b8:	330c      	adds	r3, #12
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	bf0c      	ite	eq
 80035c0:	2301      	moveq	r3, #1
 80035c2:	2300      	movne	r3, #0
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	4619      	mov	r1, r3
 80035c8:	4a1a      	ldr	r2, [pc, #104]	; (8003634 <CheckReWriteDiDo+0x174>)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4413      	add	r3, r2
 80035ce:	460a      	mov	r2, r1
 80035d0:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(DiDo[i].D_OUT, DiDo[i].OCD_Pin, !DiDo[i].VAR_OUT);	//!DiDo[i].VAR_OUT
 80035d2:	4917      	ldr	r1, [pc, #92]	; (8003630 <CheckReWriteDiDo+0x170>)
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	4613      	mov	r3, r2
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	4413      	add	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	440b      	add	r3, r1
 80035e0:	3308      	adds	r3, #8
 80035e2:	6818      	ldr	r0, [r3, #0]
 80035e4:	4912      	ldr	r1, [pc, #72]	; (8003630 <CheckReWriteDiDo+0x170>)
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	4613      	mov	r3, r2
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	4413      	add	r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	440b      	add	r3, r1
 80035f2:	330e      	adds	r3, #14
 80035f4:	8819      	ldrh	r1, [r3, #0]
 80035f6:	4c0e      	ldr	r4, [pc, #56]	; (8003630 <CheckReWriteDiDo+0x170>)
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	4613      	mov	r3, r2
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	4413      	add	r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	4423      	add	r3, r4
 8003604:	330c      	adds	r3, #12
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	2b00      	cmp	r3, #0
 800360a:	bf0c      	ite	eq
 800360c:	2301      	moveq	r3, #1
 800360e:	2300      	movne	r3, #0
 8003610:	b2db      	uxtb	r3, r3
 8003612:	461a      	mov	r2, r3
 8003614:	f005 f8e6 	bl	80087e4 <HAL_GPIO_WritePin>
	for(int i = 0; i < 8; i++)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	3301      	adds	r3, #1
 800361c:	607b      	str	r3, [r7, #4]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2b07      	cmp	r3, #7
 8003622:	f77f af53 	ble.w	80034cc <CheckReWriteDiDo+0xc>
		}
	}
}
 8003626:	bf00      	nop
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	bd90      	pop	{r4, r7, pc}
 8003630:	20000750 	.word	0x20000750
 8003634:	20000378 	.word	0x20000378

08003638 <CheckReWriteVAiDo>:
void CheckReWriteVAiDo(void)
{
 8003638:	b590      	push	{r4, r7, lr}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
	for(int i = 0; i < 4; i++)
 800363e:	2300      	movs	r3, #0
 8003640:	607b      	str	r3, [r7, #4]
 8003642:	e07b      	b.n	800373c <CheckReWriteVAiDo+0x104>
	{
		for(int j = 0; j < 8; j++)
 8003644:	2300      	movs	r3, #0
 8003646:	603b      	str	r3, [r7, #0]
 8003648:	e072      	b.n	8003730 <CheckReWriteVAiDo+0xf8>
		{
			//if(strcmp(VAiDo[i].D_OUT, pVIHOD[j]) == 0)
			if(VAiDo[i].D_OUT == pVIHOD[j])
 800364a:	4940      	ldr	r1, [pc, #256]	; (800374c <CheckReWriteVAiDo+0x114>)
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	4613      	mov	r3, r2
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	4413      	add	r3, r2
 8003654:	00db      	lsls	r3, r3, #3
 8003656:	440b      	add	r3, r1
 8003658:	3318      	adds	r3, #24
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	493c      	ldr	r1, [pc, #240]	; (8003750 <CheckReWriteVAiDo+0x118>)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003664:	429a      	cmp	r2, r3
 8003666:	d160      	bne.n	800372a <CheckReWriteVAiDo+0xf2>
			{
				if((adcValue[i] >= VAiDo[i].RANGE_LOW) && (VAiDo[i].RANGE_HIGH >= adcValue[i]))
 8003668:	4a3a      	ldr	r2, [pc, #232]	; (8003754 <CheckReWriteVAiDo+0x11c>)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	00db      	lsls	r3, r3, #3
 800366e:	4413      	add	r3, r2
 8003670:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003674:	4c35      	ldr	r4, [pc, #212]	; (800374c <CheckReWriteVAiDo+0x114>)
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	4613      	mov	r3, r2
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	4413      	add	r3, r2
 800367e:	00db      	lsls	r3, r3, #3
 8003680:	4423      	add	r3, r4
 8003682:	3308      	adds	r3, #8
 8003684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003688:	f7fd fa4c 	bl	8000b24 <__aeabi_dcmpge>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d030      	beq.n	80036f4 <CheckReWriteVAiDo+0xbc>
 8003692:	492e      	ldr	r1, [pc, #184]	; (800374c <CheckReWriteVAiDo+0x114>)
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	4613      	mov	r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	4413      	add	r3, r2
 800369c:	00db      	lsls	r3, r3, #3
 800369e:	440b      	add	r3, r1
 80036a0:	3310      	adds	r3, #16
 80036a2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036a6:	4a2b      	ldr	r2, [pc, #172]	; (8003754 <CheckReWriteVAiDo+0x11c>)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	00db      	lsls	r3, r3, #3
 80036ac:	4413      	add	r3, r2
 80036ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036b2:	f7fd fa37 	bl	8000b24 <__aeabi_dcmpge>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d01b      	beq.n	80036f4 <CheckReWriteVAiDo+0xbc>
				{
					Status_OCD[j] = 1;
 80036bc:	4a26      	ldr	r2, [pc, #152]	; (8003758 <CheckReWriteVAiDo+0x120>)
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	4413      	add	r3, r2
 80036c2:	2201      	movs	r2, #1
 80036c4:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(VAiDo[i].D_OUT, VAiDo[i].OCD_Pin, SET);
 80036c6:	4921      	ldr	r1, [pc, #132]	; (800374c <CheckReWriteVAiDo+0x114>)
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	4613      	mov	r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	4413      	add	r3, r2
 80036d0:	00db      	lsls	r3, r3, #3
 80036d2:	440b      	add	r3, r1
 80036d4:	3318      	adds	r3, #24
 80036d6:	6818      	ldr	r0, [r3, #0]
 80036d8:	491c      	ldr	r1, [pc, #112]	; (800374c <CheckReWriteVAiDo+0x114>)
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	4613      	mov	r3, r2
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	4413      	add	r3, r2
 80036e2:	00db      	lsls	r3, r3, #3
 80036e4:	440b      	add	r3, r1
 80036e6:	331e      	adds	r3, #30
 80036e8:	881b      	ldrh	r3, [r3, #0]
 80036ea:	2201      	movs	r2, #1
 80036ec:	4619      	mov	r1, r3
 80036ee:	f005 f879 	bl	80087e4 <HAL_GPIO_WritePin>
 80036f2:	e01a      	b.n	800372a <CheckReWriteVAiDo+0xf2>
				}
				else
				{
					Status_OCD[j] = 0;
 80036f4:	4a18      	ldr	r2, [pc, #96]	; (8003758 <CheckReWriteVAiDo+0x120>)
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	4413      	add	r3, r2
 80036fa:	2200      	movs	r2, #0
 80036fc:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(VAiDo[i].D_OUT, VAiDo[i].OCD_Pin, RESET);
 80036fe:	4913      	ldr	r1, [pc, #76]	; (800374c <CheckReWriteVAiDo+0x114>)
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	4613      	mov	r3, r2
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	4413      	add	r3, r2
 8003708:	00db      	lsls	r3, r3, #3
 800370a:	440b      	add	r3, r1
 800370c:	3318      	adds	r3, #24
 800370e:	6818      	ldr	r0, [r3, #0]
 8003710:	490e      	ldr	r1, [pc, #56]	; (800374c <CheckReWriteVAiDo+0x114>)
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	4613      	mov	r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	4413      	add	r3, r2
 800371a:	00db      	lsls	r3, r3, #3
 800371c:	440b      	add	r3, r1
 800371e:	331e      	adds	r3, #30
 8003720:	881b      	ldrh	r3, [r3, #0]
 8003722:	2200      	movs	r2, #0
 8003724:	4619      	mov	r1, r3
 8003726:	f005 f85d 	bl	80087e4 <HAL_GPIO_WritePin>
		for(int j = 0; j < 8; j++)
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	3301      	adds	r3, #1
 800372e:	603b      	str	r3, [r7, #0]
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	2b07      	cmp	r3, #7
 8003734:	dd89      	ble.n	800364a <CheckReWriteVAiDo+0x12>
	for(int i = 0; i < 4; i++)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	3301      	adds	r3, #1
 800373a:	607b      	str	r3, [r7, #4]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2b03      	cmp	r3, #3
 8003740:	dd80      	ble.n	8003644 <CheckReWriteVAiDo+0xc>
				}
			}
		}
	}
}
 8003742:	bf00      	nop
 8003744:	bf00      	nop
 8003746:	370c      	adds	r7, #12
 8003748:	46bd      	mov	sp, r7
 800374a:	bd90      	pop	{r4, r7, pc}
 800374c:	200006b0 	.word	0x200006b0
 8003750:	20000028 	.word	0x20000028
 8003754:	20000300 	.word	0x20000300
 8003758:	20000378 	.word	0x20000378

0800375c <set_dido>:
// "D_IN" -     
// "VAR_IN" -   
// "D_OUT" -     
// "VAR_OUT" -   
void set_dido(char *D_IN, uint8_t VAR_IN, char *D_OUT, uint8_t VAR_OUT)
{
 800375c:	b590      	push	{r4, r7, lr}
 800375e:	b0b3      	sub	sp, #204	; 0xcc
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	607a      	str	r2, [r7, #4]
 8003766:	461a      	mov	r2, r3
 8003768:	460b      	mov	r3, r1
 800376a:	72fb      	strb	r3, [r7, #11]
 800376c:	4613      	mov	r3, r2
 800376e:	72bb      	strb	r3, [r7, #10]
	char VHOD[8][10] = {"VHOD1", "VHOD2", "VHOD3", "VHOD4", "VHOD5", "VHOD6", "VHOD7", "VHOD8"};
 8003770:	4acb      	ldr	r2, [pc, #812]	; (8003aa0 <set_dido+0x344>)
 8003772:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003776:	4611      	mov	r1, r2
 8003778:	2250      	movs	r2, #80	; 0x50
 800377a:	4618      	mov	r0, r3
 800377c:	f014 f9d8 	bl	8017b30 <memcpy>
	char VIHOD[8][10] = {"VIHOD1", "VIHOD2", "VIHOD3", "VIHOD4", "VIHOD5", "VIHOD6", "VIHOD7", "VIHOD8"};
 8003780:	4ac8      	ldr	r2, [pc, #800]	; (8003aa4 <set_dido+0x348>)
 8003782:	f107 0320 	add.w	r3, r7, #32
 8003786:	4611      	mov	r1, r2
 8003788:	2250      	movs	r2, #80	; 0x50
 800378a:	4618      	mov	r0, r3
 800378c:	f014 f9d0 	bl	8017b30 <memcpy>

	uint16_t DIN_Pin[8] = {IN0_Pin, IN1_Pin, IN2_Pin, IN3_Pin, IN4_Pin, IN5_Pin, IN6_Pin, IN7_Pin};
 8003790:	4bc5      	ldr	r3, [pc, #788]	; (8003aa8 <set_dido+0x34c>)
 8003792:	f107 0410 	add.w	r4, r7, #16
 8003796:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003798:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	for(int i = 0; i < 8; i++)
 800379c:	2300      	movs	r3, #0
 800379e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80037a2:	e1a2      	b.n	8003aea <set_dido+0x38e>
	{
		if(strcmp(D_IN, VHOD[i]) == 0)
 80037a4:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80037a8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80037ac:	4613      	mov	r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	4413      	add	r3, r2
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	440b      	add	r3, r1
 80037b6:	4619      	mov	r1, r3
 80037b8:	68f8      	ldr	r0, [r7, #12]
 80037ba:	f7fc fd09 	bl	80001d0 <strcmp>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	f040 818d 	bne.w	8003ae0 <set_dido+0x384>
		{
			if(DiDo[i].clrFlag != false)
 80037c6:	49b9      	ldr	r1, [pc, #740]	; (8003aac <set_dido+0x350>)
 80037c8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80037cc:	4613      	mov	r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4413      	add	r3, r2
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	440b      	add	r3, r1
 80037d6:	3310      	adds	r3, #16
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d017      	beq.n	800380e <set_dido+0xb2>
				HAL_GPIO_WritePin(DiDo[i].D_OUT, DiDo[i].OCD_Pin, RESET);
 80037de:	49b3      	ldr	r1, [pc, #716]	; (8003aac <set_dido+0x350>)
 80037e0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80037e4:	4613      	mov	r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	4413      	add	r3, r2
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	440b      	add	r3, r1
 80037ee:	3308      	adds	r3, #8
 80037f0:	6818      	ldr	r0, [r3, #0]
 80037f2:	49ae      	ldr	r1, [pc, #696]	; (8003aac <set_dido+0x350>)
 80037f4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80037f8:	4613      	mov	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	4413      	add	r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	440b      	add	r3, r1
 8003802:	330e      	adds	r3, #14
 8003804:	881b      	ldrh	r3, [r3, #0]
 8003806:	2200      	movs	r2, #0
 8003808:	4619      	mov	r1, r3
 800380a:	f004 ffeb 	bl	80087e4 <HAL_GPIO_WritePin>

			DiDo[i].clrFlag = true;
 800380e:	49a7      	ldr	r1, [pc, #668]	; (8003aac <set_dido+0x350>)
 8003810:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003814:	4613      	mov	r3, r2
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	4413      	add	r3, r2
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	440b      	add	r3, r1
 800381e:	3310      	adds	r3, #16
 8003820:	2201      	movs	r2, #1
 8003822:	701a      	strb	r2, [r3, #0]
			DiDo[i].D_IN = pVHOD[i];
 8003824:	4aa2      	ldr	r2, [pc, #648]	; (8003ab0 <set_dido+0x354>)
 8003826:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800382a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800382e:	489f      	ldr	r0, [pc, #636]	; (8003aac <set_dido+0x350>)
 8003830:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003834:	4613      	mov	r3, r2
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	4413      	add	r3, r2
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	4403      	add	r3, r0
 800383e:	6019      	str	r1, [r3, #0]
			DiDo[i].VAR_IN = VAR_IN;
 8003840:	499a      	ldr	r1, [pc, #616]	; (8003aac <set_dido+0x350>)
 8003842:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003846:	4613      	mov	r3, r2
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	4413      	add	r3, r2
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	440b      	add	r3, r1
 8003850:	3304      	adds	r3, #4
 8003852:	7afa      	ldrb	r2, [r7, #11]
 8003854:	701a      	strb	r2, [r3, #0]
			DiDo[i].DIN_Pin = DIN_Pin[i];
 8003856:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800385a:	005b      	lsls	r3, r3, #1
 800385c:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 8003860:	4413      	add	r3, r2
 8003862:	f833 0cb8 	ldrh.w	r0, [r3, #-184]
 8003866:	4991      	ldr	r1, [pc, #580]	; (8003aac <set_dido+0x350>)
 8003868:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800386c:	4613      	mov	r3, r2
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	4413      	add	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	440b      	add	r3, r1
 8003876:	3306      	adds	r3, #6
 8003878:	4602      	mov	r2, r0
 800387a:	801a      	strh	r2, [r3, #0]
			for(int j = 0; j < 8; j++)
 800387c:	2300      	movs	r3, #0
 800387e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003882:	e104      	b.n	8003a8e <set_dido+0x332>
			{
				if(strcmp(D_OUT, VIHOD[j]) == 0)
 8003884:	f107 0120 	add.w	r1, r7, #32
 8003888:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800388c:	4613      	mov	r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	4413      	add	r3, r2
 8003892:	005b      	lsls	r3, r3, #1
 8003894:	440b      	add	r3, r1
 8003896:	4619      	mov	r1, r3
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f7fc fc99 	bl	80001d0 <strcmp>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	f040 80ef 	bne.w	8003a84 <set_dido+0x328>
				{
					DiDo[i].D_OUT = pVIHOD[j];
 80038a6:	4a83      	ldr	r2, [pc, #524]	; (8003ab4 <set_dido+0x358>)
 80038a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80038ac:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80038b0:	487e      	ldr	r0, [pc, #504]	; (8003aac <set_dido+0x350>)
 80038b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80038b6:	4613      	mov	r3, r2
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	4413      	add	r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	4403      	add	r3, r0
 80038c0:	3308      	adds	r3, #8
 80038c2:	6019      	str	r1, [r3, #0]
					DiDo[i].VAR_OUT = VAR_OUT;
 80038c4:	4979      	ldr	r1, [pc, #484]	; (8003aac <set_dido+0x350>)
 80038c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80038ca:	4613      	mov	r3, r2
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	4413      	add	r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	440b      	add	r3, r1
 80038d4:	330c      	adds	r3, #12
 80038d6:	7aba      	ldrb	r2, [r7, #10]
 80038d8:	701a      	strb	r2, [r3, #0]
					DiDo[i].OCD_Pin = OCD_Pin[j];
 80038da:	4a77      	ldr	r2, [pc, #476]	; (8003ab8 <set_dido+0x35c>)
 80038dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80038e0:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 80038e4:	4971      	ldr	r1, [pc, #452]	; (8003aac <set_dido+0x350>)
 80038e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80038ea:	4613      	mov	r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	4413      	add	r3, r2
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	440b      	add	r3, r1
 80038f4:	330e      	adds	r3, #14
 80038f6:	4602      	mov	r2, r0
 80038f8:	801a      	strh	r2, [r3, #0]

					if(HAL_GPIO_ReadPin(DiDo[i].D_IN, DiDo[i].DIN_Pin) != VAR_IN)	//( 1 == 0  3 = 1)     
 80038fa:	496c      	ldr	r1, [pc, #432]	; (8003aac <set_dido+0x350>)
 80038fc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003900:	4613      	mov	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	4413      	add	r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	440b      	add	r3, r1
 800390a:	6818      	ldr	r0, [r3, #0]
 800390c:	4967      	ldr	r1, [pc, #412]	; (8003aac <set_dido+0x350>)
 800390e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003912:	4613      	mov	r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	4413      	add	r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	440b      	add	r3, r1
 800391c:	3306      	adds	r3, #6
 800391e:	881b      	ldrh	r3, [r3, #0]
 8003920:	4619      	mov	r1, r3
 8003922:	f004 ff47 	bl	80087b4 <HAL_GPIO_ReadPin>
 8003926:	4603      	mov	r3, r0
 8003928:	461a      	mov	r2, r3
 800392a:	7afb      	ldrb	r3, [r7, #11]
 800392c:	4293      	cmp	r3, r2
 800392e:	d021      	beq.n	8003974 <set_dido+0x218>
					{
						Status_OCD[j] = VAR_OUT;
 8003930:	4a62      	ldr	r2, [pc, #392]	; (8003abc <set_dido+0x360>)
 8003932:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003936:	4413      	add	r3, r2
 8003938:	7aba      	ldrb	r2, [r7, #10]
 800393a:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(DiDo[i].D_OUT, DiDo[i].OCD_Pin, VAR_OUT);
 800393c:	495b      	ldr	r1, [pc, #364]	; (8003aac <set_dido+0x350>)
 800393e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003942:	4613      	mov	r3, r2
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	4413      	add	r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	440b      	add	r3, r1
 800394c:	3308      	adds	r3, #8
 800394e:	6818      	ldr	r0, [r3, #0]
 8003950:	4956      	ldr	r1, [pc, #344]	; (8003aac <set_dido+0x350>)
 8003952:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003956:	4613      	mov	r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	4413      	add	r3, r2
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	440b      	add	r3, r1
 8003960:	330e      	adds	r3, #14
 8003962:	881b      	ldrh	r3, [r3, #0]
 8003964:	7aba      	ldrb	r2, [r7, #10]
 8003966:	4619      	mov	r1, r3
 8003968:	f004 ff3c 	bl	80087e4 <HAL_GPIO_WritePin>
						SEND_str("success...\n");
 800396c:	4854      	ldr	r0, [pc, #336]	; (8003ac0 <set_dido+0x364>)
 800396e:	f7fe facf 	bl	8001f10 <SEND_str>
 8003972:	e047      	b.n	8003a04 <set_dido+0x2a8>
					}
					else if(HAL_GPIO_ReadPin(DiDo[i].D_IN, DiDo[i].DIN_Pin) == VAR_IN)
 8003974:	494d      	ldr	r1, [pc, #308]	; (8003aac <set_dido+0x350>)
 8003976:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800397a:	4613      	mov	r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	4413      	add	r3, r2
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	440b      	add	r3, r1
 8003984:	6818      	ldr	r0, [r3, #0]
 8003986:	4949      	ldr	r1, [pc, #292]	; (8003aac <set_dido+0x350>)
 8003988:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800398c:	4613      	mov	r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	4413      	add	r3, r2
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	440b      	add	r3, r1
 8003996:	3306      	adds	r3, #6
 8003998:	881b      	ldrh	r3, [r3, #0]
 800399a:	4619      	mov	r1, r3
 800399c:	f004 ff0a 	bl	80087b4 <HAL_GPIO_ReadPin>
 80039a0:	4603      	mov	r3, r0
 80039a2:	461a      	mov	r2, r3
 80039a4:	7afb      	ldrb	r3, [r7, #11]
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d12c      	bne.n	8003a04 <set_dido+0x2a8>
					{
						Status_OCD[j] = !VAR_OUT;
 80039aa:	7abb      	ldrb	r3, [r7, #10]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	bf0c      	ite	eq
 80039b0:	2301      	moveq	r3, #1
 80039b2:	2300      	movne	r3, #0
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	4619      	mov	r1, r3
 80039b8:	4a40      	ldr	r2, [pc, #256]	; (8003abc <set_dido+0x360>)
 80039ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80039be:	4413      	add	r3, r2
 80039c0:	460a      	mov	r2, r1
 80039c2:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(DiDo[i].D_OUT, DiDo[i].OCD_Pin, !VAR_OUT);
 80039c4:	4939      	ldr	r1, [pc, #228]	; (8003aac <set_dido+0x350>)
 80039c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80039ca:	4613      	mov	r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	4413      	add	r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	440b      	add	r3, r1
 80039d4:	3308      	adds	r3, #8
 80039d6:	6818      	ldr	r0, [r3, #0]
 80039d8:	4934      	ldr	r1, [pc, #208]	; (8003aac <set_dido+0x350>)
 80039da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80039de:	4613      	mov	r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	4413      	add	r3, r2
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	440b      	add	r3, r1
 80039e8:	330e      	adds	r3, #14
 80039ea:	8819      	ldrh	r1, [r3, #0]
 80039ec:	7abb      	ldrb	r3, [r7, #10]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	bf0c      	ite	eq
 80039f2:	2301      	moveq	r3, #1
 80039f4:	2300      	movne	r3, #0
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	461a      	mov	r2, r3
 80039fa:	f004 fef3 	bl	80087e4 <HAL_GPIO_WritePin>
						SEND_str("miss...\n");
 80039fe:	4831      	ldr	r0, [pc, #196]	; (8003ac4 <set_dido+0x368>)
 8003a00:	f7fe fa86 	bl	8001f10 <SEND_str>
					}

					//----------------------------------For debuging----------------------------------
					if(DiDo[i].D_IN == VHOD1)
 8003a04:	4929      	ldr	r1, [pc, #164]	; (8003aac <set_dido+0x350>)
 8003a06:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	4413      	add	r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	440b      	add	r3, r1
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a2c      	ldr	r2, [pc, #176]	; (8003ac8 <set_dido+0x36c>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d102      	bne.n	8003a22 <set_dido+0x2c6>
						SEND_str("1 - success...\n");
 8003a1c:	482b      	ldr	r0, [pc, #172]	; (8003acc <set_dido+0x370>)
 8003a1e:	f7fe fa77 	bl	8001f10 <SEND_str>
					if(DiDo[i].VAR_IN == VAR_IN)
 8003a22:	4922      	ldr	r1, [pc, #136]	; (8003aac <set_dido+0x350>)
 8003a24:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003a28:	4613      	mov	r3, r2
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	4413      	add	r3, r2
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	440b      	add	r3, r1
 8003a32:	3304      	adds	r3, #4
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	7afa      	ldrb	r2, [r7, #11]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d102      	bne.n	8003a42 <set_dido+0x2e6>
						SEND_str("2 - success...\n");
 8003a3c:	4824      	ldr	r0, [pc, #144]	; (8003ad0 <set_dido+0x374>)
 8003a3e:	f7fe fa67 	bl	8001f10 <SEND_str>
					if(DiDo[i].D_OUT == VIHOD3)
 8003a42:	491a      	ldr	r1, [pc, #104]	; (8003aac <set_dido+0x350>)
 8003a44:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003a48:	4613      	mov	r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	4413      	add	r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	440b      	add	r3, r1
 8003a52:	3308      	adds	r3, #8
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a1f      	ldr	r2, [pc, #124]	; (8003ad4 <set_dido+0x378>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d102      	bne.n	8003a62 <set_dido+0x306>
						SEND_str("3 - success...\n");
 8003a5c:	481e      	ldr	r0, [pc, #120]	; (8003ad8 <set_dido+0x37c>)
 8003a5e:	f7fe fa57 	bl	8001f10 <SEND_str>
					if(DiDo[i].VAR_OUT == VAR_OUT)
 8003a62:	4912      	ldr	r1, [pc, #72]	; (8003aac <set_dido+0x350>)
 8003a64:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003a68:	4613      	mov	r3, r2
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	4413      	add	r3, r2
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	440b      	add	r3, r1
 8003a72:	330c      	adds	r3, #12
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	7aba      	ldrb	r2, [r7, #10]
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d10e      	bne.n	8003a9a <set_dido+0x33e>
						SEND_str("4 - success...\n");
 8003a7c:	4817      	ldr	r0, [pc, #92]	; (8003adc <set_dido+0x380>)
 8003a7e:	f7fe fa47 	bl	8001f10 <SEND_str>
					//--------------------------------------------------------------------------------

					break;
 8003a82:	e00a      	b.n	8003a9a <set_dido+0x33e>
			for(int j = 0; j < 8; j++)
 8003a84:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a88:	3301      	adds	r3, #1
 8003a8a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003a8e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a92:	2b07      	cmp	r3, #7
 8003a94:	f77f aef6 	ble.w	8003884 <set_dido+0x128>
				}
			}
			break;
 8003a98:	e02d      	b.n	8003af6 <set_dido+0x39a>
					break;
 8003a9a:	bf00      	nop
			break;
 8003a9c:	e02b      	b.n	8003af6 <set_dido+0x39a>
 8003a9e:	bf00      	nop
 8003aa0:	0801d7fc 	.word	0x0801d7fc
 8003aa4:	0801d84c 	.word	0x0801d84c
 8003aa8:	0801d89c 	.word	0x0801d89c
 8003aac:	20000750 	.word	0x20000750
 8003ab0:	20000008 	.word	0x20000008
 8003ab4:	20000028 	.word	0x20000028
 8003ab8:	20000048 	.word	0x20000048
 8003abc:	20000378 	.word	0x20000378
 8003ac0:	0801d7a4 	.word	0x0801d7a4
 8003ac4:	0801d7b0 	.word	0x0801d7b0
 8003ac8:	40020c00 	.word	0x40020c00
 8003acc:	0801d7bc 	.word	0x0801d7bc
 8003ad0:	0801d7cc 	.word	0x0801d7cc
 8003ad4:	40020400 	.word	0x40020400
 8003ad8:	0801d7dc 	.word	0x0801d7dc
 8003adc:	0801d7ec 	.word	0x0801d7ec
	for(int i = 0; i < 8; i++)
 8003ae0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003ae4:	3301      	adds	r3, #1
 8003ae6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003aea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003aee:	2b07      	cmp	r3, #7
 8003af0:	f77f ae58 	ble.w	80037a4 <set_dido+0x48>
		}
	}
}
 8003af4:	bf00      	nop
 8003af6:	bf00      	nop
 8003af8:	37cc      	adds	r7, #204	; 0xcc
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd90      	pop	{r4, r7, pc}
 8003afe:	bf00      	nop

08003b00 <set_vaido>:
// "RANGE_LOW" -   
// "RANGE_HIGH" -   
// "D_OUT" -     
// "VAR_OUT" -   
void set_vaido(char *A_IN, double RANGE_LOW, double RANGE_HIGH, char *D_OUT, uint8_t VAR_OUT)
{
 8003b00:	b5b0      	push	{r4, r5, r7, lr}
 8003b02:	b0b2      	sub	sp, #200	; 0xc8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	61f8      	str	r0, [r7, #28]
 8003b08:	ed87 0b04 	vstr	d0, [r7, #16]
 8003b0c:	ed87 1b02 	vstr	d1, [r7, #8]
 8003b10:	61b9      	str	r1, [r7, #24]
 8003b12:	4613      	mov	r3, r2
 8003b14:	71fb      	strb	r3, [r7, #7]
	char VHOD[4][10] = {"VHOD1", "VHOD2", "VHOD3", "VHOD4"};
 8003b16:	4b93      	ldr	r3, [pc, #588]	; (8003d64 <set_vaido+0x264>)
 8003b18:	f107 0498 	add.w	r4, r7, #152	; 0x98
 8003b1c:	461d      	mov	r5, r3
 8003b1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b26:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003b2a:	e884 0003 	stmia.w	r4, {r0, r1}
	char VIHOD[8][10] = {"VIHOD1", "VIHOD2", "VIHOD3", "VIHOD4", "VIHOD5", "VIHOD6", "VIHOD7", "VIHOD8"};
 8003b2e:	4a8e      	ldr	r2, [pc, #568]	; (8003d68 <set_vaido+0x268>)
 8003b30:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003b34:	4611      	mov	r1, r2
 8003b36:	2250      	movs	r2, #80	; 0x50
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f013 fff9 	bl	8017b30 <memcpy>

	uint8_t pVHOD[4] = {ADC1_IN3, ADC1_IN4, ADC1_IN5, ADC1_IN6};
 8003b3e:	4b8b      	ldr	r3, [pc, #556]	; (8003d6c <set_vaido+0x26c>)
 8003b40:	647b      	str	r3, [r7, #68]	; 0x44

	for(int i = 0; i < 4; i++)
 8003b42:	2300      	movs	r3, #0
 8003b44:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003b48:	e102      	b.n	8003d50 <set_vaido+0x250>
	{
		if(strcmp(A_IN, VHOD[i]) == 0)
 8003b4a:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8003b4e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b52:	4613      	mov	r3, r2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	4413      	add	r3, r2
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	440b      	add	r3, r1
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	69f8      	ldr	r0, [r7, #28]
 8003b60:	f7fc fb36 	bl	80001d0 <strcmp>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	f040 80ed 	bne.w	8003d46 <set_vaido+0x246>
		{
			if(VAiDo[i].clrFlag != false)
 8003b6c:	4980      	ldr	r1, [pc, #512]	; (8003d70 <set_vaido+0x270>)
 8003b6e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b72:	4613      	mov	r3, r2
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	4413      	add	r3, r2
 8003b78:	00db      	lsls	r3, r3, #3
 8003b7a:	440b      	add	r3, r1
 8003b7c:	3320      	adds	r3, #32
 8003b7e:	781b      	ldrb	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d017      	beq.n	8003bb4 <set_vaido+0xb4>
				HAL_GPIO_WritePin(VAiDo[i].D_OUT, VAiDo[i].OCD_Pin, RESET);
 8003b84:	497a      	ldr	r1, [pc, #488]	; (8003d70 <set_vaido+0x270>)
 8003b86:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	4413      	add	r3, r2
 8003b90:	00db      	lsls	r3, r3, #3
 8003b92:	440b      	add	r3, r1
 8003b94:	3318      	adds	r3, #24
 8003b96:	6818      	ldr	r0, [r3, #0]
 8003b98:	4975      	ldr	r1, [pc, #468]	; (8003d70 <set_vaido+0x270>)
 8003b9a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	4413      	add	r3, r2
 8003ba4:	00db      	lsls	r3, r3, #3
 8003ba6:	440b      	add	r3, r1
 8003ba8:	331e      	adds	r3, #30
 8003baa:	881b      	ldrh	r3, [r3, #0]
 8003bac:	2200      	movs	r2, #0
 8003bae:	4619      	mov	r1, r3
 8003bb0:	f004 fe18 	bl	80087e4 <HAL_GPIO_WritePin>

			VAiDo[i].clrFlag = true;
 8003bb4:	496e      	ldr	r1, [pc, #440]	; (8003d70 <set_vaido+0x270>)
 8003bb6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003bba:	4613      	mov	r3, r2
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	4413      	add	r3, r2
 8003bc0:	00db      	lsls	r3, r3, #3
 8003bc2:	440b      	add	r3, r1
 8003bc4:	3320      	adds	r3, #32
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	701a      	strb	r2, [r3, #0]
			VAiDo[i].A_IN = pVHOD[i];
 8003bca:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8003bce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003bd2:	4413      	add	r3, r2
 8003bd4:	7818      	ldrb	r0, [r3, #0]
 8003bd6:	4966      	ldr	r1, [pc, #408]	; (8003d70 <set_vaido+0x270>)
 8003bd8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003bdc:	4613      	mov	r3, r2
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	4413      	add	r3, r2
 8003be2:	00db      	lsls	r3, r3, #3
 8003be4:	440b      	add	r3, r1
 8003be6:	4602      	mov	r2, r0
 8003be8:	701a      	strb	r2, [r3, #0]
			VAiDo[i].RANGE_LOW = RANGE_LOW;
 8003bea:	4961      	ldr	r1, [pc, #388]	; (8003d70 <set_vaido+0x270>)
 8003bec:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	4413      	add	r3, r2
 8003bf6:	00db      	lsls	r3, r3, #3
 8003bf8:	440b      	add	r3, r1
 8003bfa:	f103 0108 	add.w	r1, r3, #8
 8003bfe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003c02:	e9c1 2300 	strd	r2, r3, [r1]
			VAiDo[i].RANGE_HIGH = RANGE_HIGH;
 8003c06:	495a      	ldr	r1, [pc, #360]	; (8003d70 <set_vaido+0x270>)
 8003c08:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	4413      	add	r3, r2
 8003c12:	00db      	lsls	r3, r3, #3
 8003c14:	440b      	add	r3, r1
 8003c16:	f103 0110 	add.w	r1, r3, #16
 8003c1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c1e:	e9c1 2300 	strd	r2, r3, [r1]
			//DiDo[i].DIN_Pin = DIN_Pin[i];
			for(int j = 0; j < 8; j++)
 8003c22:	2300      	movs	r3, #0
 8003c24:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003c28:	e087      	b.n	8003d3a <set_vaido+0x23a>
			{
				if(strcmp(D_OUT, VIHOD[j]) == 0)
 8003c2a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8003c2e:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003c32:	4613      	mov	r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	4413      	add	r3, r2
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	440b      	add	r3, r1
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	69b8      	ldr	r0, [r7, #24]
 8003c40:	f7fc fac6 	bl	80001d0 <strcmp>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d172      	bne.n	8003d30 <set_vaido+0x230>
				{
					VAiDo[i].D_OUT = pVIHOD[j];
 8003c4a:	4a4a      	ldr	r2, [pc, #296]	; (8003d74 <set_vaido+0x274>)
 8003c4c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003c50:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003c54:	4846      	ldr	r0, [pc, #280]	; (8003d70 <set_vaido+0x270>)
 8003c56:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	4413      	add	r3, r2
 8003c60:	00db      	lsls	r3, r3, #3
 8003c62:	4403      	add	r3, r0
 8003c64:	3318      	adds	r3, #24
 8003c66:	6019      	str	r1, [r3, #0]
					VAiDo[i].VAR_OUT = VAR_OUT;
 8003c68:	4941      	ldr	r1, [pc, #260]	; (8003d70 <set_vaido+0x270>)
 8003c6a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003c6e:	4613      	mov	r3, r2
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	4413      	add	r3, r2
 8003c74:	00db      	lsls	r3, r3, #3
 8003c76:	440b      	add	r3, r1
 8003c78:	331c      	adds	r3, #28
 8003c7a:	79fa      	ldrb	r2, [r7, #7]
 8003c7c:	701a      	strb	r2, [r3, #0]
					VAiDo[i].OCD_Pin = OCD_Pin[j];
 8003c7e:	4a3e      	ldr	r2, [pc, #248]	; (8003d78 <set_vaido+0x278>)
 8003c80:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003c84:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8003c88:	4939      	ldr	r1, [pc, #228]	; (8003d70 <set_vaido+0x270>)
 8003c8a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003c8e:	4613      	mov	r3, r2
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	4413      	add	r3, r2
 8003c94:	00db      	lsls	r3, r3, #3
 8003c96:	440b      	add	r3, r1
 8003c98:	331e      	adds	r3, #30
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	801a      	strh	r2, [r3, #0]

					//------------------------------------------------
					char Buff[32];
					SEND_str("SET VALUE: ");
 8003c9e:	4837      	ldr	r0, [pc, #220]	; (8003d7c <set_vaido+0x27c>)
 8003ca0:	f7fe f936 	bl	8001f10 <SEND_str>
					sprintf(Buff, "%.3f", adcValue[i]);
 8003ca4:	4a36      	ldr	r2, [pc, #216]	; (8003d80 <set_vaido+0x280>)
 8003ca6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003caa:	00db      	lsls	r3, r3, #3
 8003cac:	4413      	add	r3, r2
 8003cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003cb6:	4933      	ldr	r1, [pc, #204]	; (8003d84 <set_vaido+0x284>)
 8003cb8:	f014 fd1a 	bl	80186f0 <siprintf>
					SEND_str(Buff);
 8003cbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f7fe f925 	bl	8001f10 <SEND_str>
					SEND_str("\nRANGE_LOW: ");
 8003cc6:	4830      	ldr	r0, [pc, #192]	; (8003d88 <set_vaido+0x288>)
 8003cc8:	f7fe f922 	bl	8001f10 <SEND_str>
					sprintf(Buff, "%.3f", VAiDo[i].RANGE_LOW);
 8003ccc:	4928      	ldr	r1, [pc, #160]	; (8003d70 <set_vaido+0x270>)
 8003cce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	4413      	add	r3, r2
 8003cd8:	00db      	lsls	r3, r3, #3
 8003cda:	440b      	add	r3, r1
 8003cdc:	3308      	adds	r3, #8
 8003cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003ce6:	4927      	ldr	r1, [pc, #156]	; (8003d84 <set_vaido+0x284>)
 8003ce8:	f014 fd02 	bl	80186f0 <siprintf>
					SEND_str(Buff);
 8003cec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7fe f90d 	bl	8001f10 <SEND_str>
					SEND_str("\nRANGE_HIGH: ");
 8003cf6:	4825      	ldr	r0, [pc, #148]	; (8003d8c <set_vaido+0x28c>)
 8003cf8:	f7fe f90a 	bl	8001f10 <SEND_str>
					sprintf(Buff, "%.3f", VAiDo[i].RANGE_HIGH);
 8003cfc:	491c      	ldr	r1, [pc, #112]	; (8003d70 <set_vaido+0x270>)
 8003cfe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003d02:	4613      	mov	r3, r2
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	4413      	add	r3, r2
 8003d08:	00db      	lsls	r3, r3, #3
 8003d0a:	440b      	add	r3, r1
 8003d0c:	3310      	adds	r3, #16
 8003d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d12:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003d16:	491b      	ldr	r1, [pc, #108]	; (8003d84 <set_vaido+0x284>)
 8003d18:	f014 fcea 	bl	80186f0 <siprintf>
					SEND_str(Buff);
 8003d1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7fe f8f5 	bl	8001f10 <SEND_str>
					SEND_str("\n");
 8003d26:	481a      	ldr	r0, [pc, #104]	; (8003d90 <set_vaido+0x290>)
 8003d28:	f7fe f8f2 	bl	8001f10 <SEND_str>
					//------------------------------------------------

					break;
 8003d2c:	bf00      	nop
				}
			}
			break;
 8003d2e:	e015      	b.n	8003d5c <set_vaido+0x25c>
			for(int j = 0; j < 8; j++)
 8003d30:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003d34:	3301      	adds	r3, #1
 8003d36:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003d3a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003d3e:	2b07      	cmp	r3, #7
 8003d40:	f77f af73 	ble.w	8003c2a <set_vaido+0x12a>
			break;
 8003d44:	e00a      	b.n	8003d5c <set_vaido+0x25c>
	for(int i = 0; i < 4; i++)
 8003d46:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003d50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003d54:	2b03      	cmp	r3, #3
 8003d56:	f77f aef8 	ble.w	8003b4a <set_vaido+0x4a>
		}
	}
}
 8003d5a:	bf00      	nop
 8003d5c:	bf00      	nop
 8003d5e:	37c8      	adds	r7, #200	; 0xc8
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bdb0      	pop	{r4, r5, r7, pc}
 8003d64:	0801d8e4 	.word	0x0801d8e4
 8003d68:	0801d84c 	.word	0x0801d84c
 8003d6c:	04030201 	.word	0x04030201
 8003d70:	200006b0 	.word	0x200006b0
 8003d74:	20000028 	.word	0x20000028
 8003d78:	20000048 	.word	0x20000048
 8003d7c:	0801d8ac 	.word	0x0801d8ac
 8003d80:	20000300 	.word	0x20000300
 8003d84:	0801d8b8 	.word	0x0801d8b8
 8003d88:	0801d8c0 	.word	0x0801d8c0
 8003d8c:	0801d8d0 	.word	0x0801d8d0
 8003d90:	0801d8e0 	.word	0x0801d8e0

08003d94 <set_pwm>:
//     
// "PWM_OUT" -     
// "D_CYCLE" -   
void set_pwm(char *PWM_OUT, uint32_t D_CYCLE)
{
 8003d94:	b5b0      	push	{r4, r5, r7, lr}
 8003d96:	b094      	sub	sp, #80	; 0x50
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]
	char PVIHOD[4][5] = {"PWM1", "PWM2", "PWM3", "PWM4"};
 8003d9e:	4b4b      	ldr	r3, [pc, #300]	; (8003ecc <set_pwm+0x138>)
 8003da0:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8003da4:	461d      	mov	r5, r3
 8003da6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003da8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003daa:	682b      	ldr	r3, [r5, #0]
 8003dac:	6023      	str	r3, [r4, #0]
	uint32_t PWM_Channel[4] = {TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_3, TIM_CHANNEL_4};
 8003dae:	4b48      	ldr	r3, [pc, #288]	; (8003ed0 <set_pwm+0x13c>)
 8003db0:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8003db4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003db6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	for(int i = 0; i < 4; i++)
 8003dba:	2300      	movs	r3, #0
 8003dbc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003dbe:	e07c      	b.n	8003eba <set_pwm+0x126>
	{
		if(strcmp(PWM_OUT, PVIHOD[i]) == 0)
 8003dc0:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003dc4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	4413      	add	r3, r2
 8003dcc:	440b      	add	r3, r1
 8003dce:	4619      	mov	r1, r3
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f7fc f9fd 	bl	80001d0 <strcmp>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d16b      	bne.n	8003eb4 <set_pwm+0x120>
		{
			if(PWM[i].clrFlag != false)
 8003ddc:	4a3d      	ldr	r2, [pc, #244]	; (8003ed4 <set_pwm+0x140>)
 8003dde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003de0:	00db      	lsls	r3, r3, #3
 8003de2:	4413      	add	r3, r2
 8003de4:	799b      	ldrb	r3, [r3, #6]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00b      	beq.n	8003e02 <set_pwm+0x6e>
				HAL_TIM_PWM_Start_DMA(&htim3, PWM_Channel[i], 0, 1);
 8003dea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003df2:	4413      	add	r3, r2
 8003df4:	f853 1c28 	ldr.w	r1, [r3, #-40]
 8003df8:	2301      	movs	r3, #1
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	4836      	ldr	r0, [pc, #216]	; (8003ed8 <set_pwm+0x144>)
 8003dfe:	f006 f9fb 	bl	800a1f8 <HAL_TIM_PWM_Start_DMA>

			PWM[i].clrFlag = true;
 8003e02:	4a34      	ldr	r2, [pc, #208]	; (8003ed4 <set_pwm+0x140>)
 8003e04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e06:	00db      	lsls	r3, r3, #3
 8003e08:	4413      	add	r3, r2
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	719a      	strb	r2, [r3, #6]
			PWM[i].PWM_Channel = PWM_Channel[i];
 8003e0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003e16:	4413      	add	r3, r2
 8003e18:	f853 2c28 	ldr.w	r2, [r3, #-40]
 8003e1c:	492d      	ldr	r1, [pc, #180]	; (8003ed4 <set_pwm+0x140>)
 8003e1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e20:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			PWM[i].D_CYCLE[0] = (D_CYCLE * 100);
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	461a      	mov	r2, r3
 8003e2a:	0092      	lsls	r2, r2, #2
 8003e2c:	4413      	add	r3, r2
 8003e2e:	461a      	mov	r2, r3
 8003e30:	0091      	lsls	r1, r2, #2
 8003e32:	461a      	mov	r2, r3
 8003e34:	460b      	mov	r3, r1
 8003e36:	4413      	add	r3, r2
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	b299      	uxth	r1, r3
 8003e3c:	4a25      	ldr	r2, [pc, #148]	; (8003ed4 <set_pwm+0x140>)
 8003e3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e40:	00db      	lsls	r3, r3, #3
 8003e42:	4413      	add	r3, r2
 8003e44:	460a      	mov	r2, r1
 8003e46:	809a      	strh	r2, [r3, #4]
			HAL_TIM_PWM_Start_DMA(&htim3, PWM_Channel[i], (uint32_t*)PWM[i].D_CYCLE, 1);
 8003e48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003e50:	4413      	add	r3, r2
 8003e52:	f853 1c28 	ldr.w	r1, [r3, #-40]
 8003e56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e58:	00db      	lsls	r3, r3, #3
 8003e5a:	4a1e      	ldr	r2, [pc, #120]	; (8003ed4 <set_pwm+0x140>)
 8003e5c:	4413      	add	r3, r2
 8003e5e:	1d1a      	adds	r2, r3, #4
 8003e60:	2301      	movs	r3, #1
 8003e62:	481d      	ldr	r0, [pc, #116]	; (8003ed8 <set_pwm+0x144>)
 8003e64:	f006 f9c8 	bl	800a1f8 <HAL_TIM_PWM_Start_DMA>

			//------------------------------------------------
			char Buff[32];
			SEND_str("PWM_OUT: ");
 8003e68:	481c      	ldr	r0, [pc, #112]	; (8003edc <set_pwm+0x148>)
 8003e6a:	f7fe f851 	bl	8001f10 <SEND_str>
			SEND_str(PVIHOD[i]);
 8003e6e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003e72:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003e74:	4613      	mov	r3, r2
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	4413      	add	r3, r2
 8003e7a:	440b      	add	r3, r1
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f7fe f847 	bl	8001f10 <SEND_str>
			SEND_str("\n");
 8003e82:	4817      	ldr	r0, [pc, #92]	; (8003ee0 <set_pwm+0x14c>)
 8003e84:	f7fe f844 	bl	8001f10 <SEND_str>
			SEND_str("DUTY_CYCLE: ");
 8003e88:	4816      	ldr	r0, [pc, #88]	; (8003ee4 <set_pwm+0x150>)
 8003e8a:	f7fe f841 	bl	8001f10 <SEND_str>
			sprintf(Buff, "%d", D_CYCLE);
 8003e8e:	f107 0308 	add.w	r3, r7, #8
 8003e92:	683a      	ldr	r2, [r7, #0]
 8003e94:	4914      	ldr	r1, [pc, #80]	; (8003ee8 <set_pwm+0x154>)
 8003e96:	4618      	mov	r0, r3
 8003e98:	f014 fc2a 	bl	80186f0 <siprintf>
			SEND_str(Buff);
 8003e9c:	f107 0308 	add.w	r3, r7, #8
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f7fe f835 	bl	8001f10 <SEND_str>
			SEND_str("%");
 8003ea6:	4811      	ldr	r0, [pc, #68]	; (8003eec <set_pwm+0x158>)
 8003ea8:	f7fe f832 	bl	8001f10 <SEND_str>
			SEND_str("\n");
 8003eac:	480c      	ldr	r0, [pc, #48]	; (8003ee0 <set_pwm+0x14c>)
 8003eae:	f7fe f82f 	bl	8001f10 <SEND_str>
			//------------------------------------------------

			break;
 8003eb2:	e007      	b.n	8003ec4 <set_pwm+0x130>
	for(int i = 0; i < 4; i++)
 8003eb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003eba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ebc:	2b03      	cmp	r3, #3
 8003ebe:	f77f af7f 	ble.w	8003dc0 <set_pwm+0x2c>
		}
	}
}
 8003ec2:	bf00      	nop
 8003ec4:	bf00      	nop
 8003ec6:	3750      	adds	r7, #80	; 0x50
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bdb0      	pop	{r4, r5, r7, pc}
 8003ecc:	0801d930 	.word	0x0801d930
 8003ed0:	0801d944 	.word	0x0801d944
 8003ed4:	20000690 	.word	0x20000690
 8003ed8:	20000a54 	.word	0x20000a54
 8003edc:	0801d90c 	.word	0x0801d90c
 8003ee0:	0801d8e0 	.word	0x0801d8e0
 8003ee4:	0801d918 	.word	0x0801d918
 8003ee8:	0801d928 	.word	0x0801d928
 8003eec:	0801d92c 	.word	0x0801d92c

08003ef0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ef2:	b091      	sub	sp, #68	; 0x44
 8003ef4:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003ef6:	f002 f85f 	bl	8005fb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003efa:	f000 f9fb 	bl	80042f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003efe:	f7fe fc95 	bl	800282c <MX_GPIO_Init>
  MX_DMA_Init();
 8003f02:	f7fe f963 	bl	80021cc <MX_DMA_Init>
  MX_ADC1_Init();
 8003f06:	f7fd f831 	bl	8000f6c <MX_ADC1_Init>
  MX_SPI1_Init();
 8003f0a:	f000 fb71 	bl	80045f0 <MX_SPI1_Init>
  MX_SPI2_Init();
 8003f0e:	f000 fba5 	bl	800465c <MX_SPI2_Init>
  MX_TIM3_Init();
 8003f12:	f001 fc3d 	bl	8005790 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8003f16:	f001 fe69 	bl	8005bec <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8003f1a:	f001 fe91 	bl	8005c40 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8003f1e:	f001 feb9 	bl	8005c94 <MX_USART3_UART_Init>
  MX_LWIP_Init();
 8003f22:	f007 fd39 	bl	800b998 <MX_LWIP_Init>
  MX_TIM4_Init();
 8003f26:	f001 fcaf 	bl	8005888 <MX_TIM4_Init>
  MX_RTC_Init();
 8003f2a:	f000 faf1 	bl	8004510 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

	HAL_Delay(5000);
 8003f2e:	f241 3088 	movw	r0, #5000	; 0x1388
 8003f32:	f002 f883 	bl	800603c <HAL_Delay>
	DWT_Init();
 8003f36:	f7fe f90d 	bl	8002154 <DWT_Init>


	EN_Interrupt();	//   USART3
 8003f3a:	f001 ffed 	bl	8005f18 <EN_Interrupt>
	//     ethernet  :
	//net_ini(); MX_LWIP_Process();(  main)     stm32f4xx_it.c     DEBUG_main();


	//----------------ADC_test----------------
	HAL_GPIO_WritePin(GPIOE, S1_Pin, RESET);												//   -   1
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f44:	489e      	ldr	r0, [pc, #632]	; (80041c0 <main+0x2d0>)
 8003f46:	f004 fc4d 	bl	80087e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, S2_Pin, RESET);
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f50:	489b      	ldr	r0, [pc, #620]	; (80041c0 <main+0x2d0>)
 8003f52:	f004 fc47 	bl	80087e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, S3_Pin, RESET);
 8003f56:	2200      	movs	r2, #0
 8003f58:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003f5c:	4898      	ldr	r0, [pc, #608]	; (80041c0 <main+0x2d0>)
 8003f5e:	f004 fc41 	bl	80087e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, S4_Pin, RESET);
 8003f62:	2200      	movs	r2, #0
 8003f64:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003f68:	4895      	ldr	r0, [pc, #596]	; (80041c0 <main+0x2d0>)
 8003f6a:	f004 fc3b 	bl	80087e4 <HAL_GPIO_WritePin>

	//HAL_ADCEx_Calibration_Start(&hadc1);
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc, 4); //  
 8003f6e:	2204      	movs	r2, #4
 8003f70:	4994      	ldr	r1, [pc, #592]	; (80041c4 <main+0x2d4>)
 8003f72:	4895      	ldr	r0, [pc, #596]	; (80041c8 <main+0x2d8>)
 8003f74:	f002 f8ca 	bl	800610c <HAL_ADC_Start_DMA>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_4);
 8003f78:	210c      	movs	r1, #12
 8003f7a:	4894      	ldr	r0, [pc, #592]	; (80041cc <main+0x2dc>)
 8003f7c:	f006 f8d2 	bl	800a124 <HAL_TIM_OC_Start>

	//------------------------------------1-WIRE_test-------------------------------

//	HAL_GPIO_WritePin(GPIOD, PWR0_Pin, RESET);

	port_init();
 8003f80:	f7fe f972 	bl	8002268 <port_init>
	status = ds18b20_init(NO_SKIP_ROM);
 8003f84:	2001      	movs	r0, #1
 8003f86:	f7fe fb15 	bl	80025b4 <ds18b20_init>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	777b      	strb	r3, [r7, #29]
	sprintf(str1,"Init Status: %d\r\n",status);
 8003f8e:	7f7b      	ldrb	r3, [r7, #29]
 8003f90:	461a      	mov	r2, r3
 8003f92:	498f      	ldr	r1, [pc, #572]	; (80041d0 <main+0x2e0>)
 8003f94:	488f      	ldr	r0, [pc, #572]	; (80041d4 <main+0x2e4>)
 8003f96:	f014 fbab 	bl	80186f0 <siprintf>
	HAL_UART_Transmit(&huart3,(uint8_t*)str1,strlen(str1),0x1000);
 8003f9a:	488e      	ldr	r0, [pc, #568]	; (80041d4 <main+0x2e4>)
 8003f9c:	f7fc f922 	bl	80001e4 <strlen>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	b29a      	uxth	r2, r3
 8003fa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003fa8:	498a      	ldr	r1, [pc, #552]	; (80041d4 <main+0x2e4>)
 8003faa:	488b      	ldr	r0, [pc, #556]	; (80041d8 <main+0x2e8>)
 8003fac:	f007 f875 	bl	800b09a <HAL_UART_Transmit>
	sprintf(str1,"Dev count: %d\r\n", Dev_Cnt);
 8003fb0:	4b8a      	ldr	r3, [pc, #552]	; (80041dc <main+0x2ec>)
 8003fb2:	781b      	ldrb	r3, [r3, #0]
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	498a      	ldr	r1, [pc, #552]	; (80041e0 <main+0x2f0>)
 8003fb8:	4886      	ldr	r0, [pc, #536]	; (80041d4 <main+0x2e4>)
 8003fba:	f014 fb99 	bl	80186f0 <siprintf>
	HAL_UART_Transmit(&huart3,(uint8_t*)str1,strlen(str1),0x1000);
 8003fbe:	4885      	ldr	r0, [pc, #532]	; (80041d4 <main+0x2e4>)
 8003fc0:	f7fc f910 	bl	80001e4 <strlen>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	b29a      	uxth	r2, r3
 8003fc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003fcc:	4981      	ldr	r1, [pc, #516]	; (80041d4 <main+0x2e4>)
 8003fce:	4882      	ldr	r0, [pc, #520]	; (80041d8 <main+0x2e8>)
 8003fd0:	f007 f863 	bl	800b09a <HAL_UART_Transmit>
	for(i=1;i<=Dev_Cnt;i++)
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	77bb      	strb	r3, [r7, #30]
 8003fd8:	e0c9      	b.n	800416e <main+0x27e>
	{
		sprintf(str1,"Device %d\r\n", i);
 8003fda:	7fbb      	ldrb	r3, [r7, #30]
 8003fdc:	461a      	mov	r2, r3
 8003fde:	4981      	ldr	r1, [pc, #516]	; (80041e4 <main+0x2f4>)
 8003fe0:	487c      	ldr	r0, [pc, #496]	; (80041d4 <main+0x2e4>)
 8003fe2:	f014 fb85 	bl	80186f0 <siprintf>
		HAL_UART_Transmit(&huart3,(uint8_t*)str1,strlen(str1),0x1000);
 8003fe6:	487b      	ldr	r0, [pc, #492]	; (80041d4 <main+0x2e4>)
 8003fe8:	f7fc f8fc 	bl	80001e4 <strlen>
 8003fec:	4603      	mov	r3, r0
 8003fee:	b29a      	uxth	r2, r3
 8003ff0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ff4:	4977      	ldr	r1, [pc, #476]	; (80041d4 <main+0x2e4>)
 8003ff6:	4878      	ldr	r0, [pc, #480]	; (80041d8 <main+0x2e8>)
 8003ff8:	f007 f84f 	bl	800b09a <HAL_UART_Transmit>
		sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
			Dev_ID[i-1][0], Dev_ID[i-1][1], Dev_ID[i-1][2], Dev_ID[i-1][3],
 8003ffc:	7fbb      	ldrb	r3, [r7, #30]
 8003ffe:	3b01      	subs	r3, #1
 8004000:	4a79      	ldr	r2, [pc, #484]	; (80041e8 <main+0x2f8>)
 8004002:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
		sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 8004006:	469c      	mov	ip, r3
			Dev_ID[i-1][0], Dev_ID[i-1][1], Dev_ID[i-1][2], Dev_ID[i-1][3],
 8004008:	7fbb      	ldrb	r3, [r7, #30]
 800400a:	3b01      	subs	r3, #1
 800400c:	4a76      	ldr	r2, [pc, #472]	; (80041e8 <main+0x2f8>)
 800400e:	00db      	lsls	r3, r3, #3
 8004010:	4413      	add	r3, r2
 8004012:	785b      	ldrb	r3, [r3, #1]
		sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 8004014:	469e      	mov	lr, r3
			Dev_ID[i-1][0], Dev_ID[i-1][1], Dev_ID[i-1][2], Dev_ID[i-1][3],
 8004016:	7fbb      	ldrb	r3, [r7, #30]
 8004018:	3b01      	subs	r3, #1
 800401a:	4a73      	ldr	r2, [pc, #460]	; (80041e8 <main+0x2f8>)
 800401c:	00db      	lsls	r3, r3, #3
 800401e:	4413      	add	r3, r2
 8004020:	789b      	ldrb	r3, [r3, #2]
		sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 8004022:	4619      	mov	r1, r3
			Dev_ID[i-1][0], Dev_ID[i-1][1], Dev_ID[i-1][2], Dev_ID[i-1][3],
 8004024:	7fbb      	ldrb	r3, [r7, #30]
 8004026:	3b01      	subs	r3, #1
 8004028:	4a6f      	ldr	r2, [pc, #444]	; (80041e8 <main+0x2f8>)
 800402a:	00db      	lsls	r3, r3, #3
 800402c:	4413      	add	r3, r2
 800402e:	78db      	ldrb	r3, [r3, #3]
		sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 8004030:	4618      	mov	r0, r3
			Dev_ID[i-1][4], Dev_ID[i-1][5], Dev_ID[i-1][6], Dev_ID[i-1][7]);
 8004032:	7fbb      	ldrb	r3, [r7, #30]
 8004034:	3b01      	subs	r3, #1
 8004036:	4a6c      	ldr	r2, [pc, #432]	; (80041e8 <main+0x2f8>)
 8004038:	00db      	lsls	r3, r3, #3
 800403a:	4413      	add	r3, r2
 800403c:	791b      	ldrb	r3, [r3, #4]
		sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 800403e:	461c      	mov	r4, r3
			Dev_ID[i-1][4], Dev_ID[i-1][5], Dev_ID[i-1][6], Dev_ID[i-1][7]);
 8004040:	7fbb      	ldrb	r3, [r7, #30]
 8004042:	3b01      	subs	r3, #1
 8004044:	4a68      	ldr	r2, [pc, #416]	; (80041e8 <main+0x2f8>)
 8004046:	00db      	lsls	r3, r3, #3
 8004048:	4413      	add	r3, r2
 800404a:	795b      	ldrb	r3, [r3, #5]
		sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 800404c:	461d      	mov	r5, r3
			Dev_ID[i-1][4], Dev_ID[i-1][5], Dev_ID[i-1][6], Dev_ID[i-1][7]);
 800404e:	7fbb      	ldrb	r3, [r7, #30]
 8004050:	3b01      	subs	r3, #1
 8004052:	4a65      	ldr	r2, [pc, #404]	; (80041e8 <main+0x2f8>)
 8004054:	00db      	lsls	r3, r3, #3
 8004056:	4413      	add	r3, r2
 8004058:	799b      	ldrb	r3, [r3, #6]
		sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 800405a:	461e      	mov	r6, r3
			Dev_ID[i-1][4], Dev_ID[i-1][5], Dev_ID[i-1][6], Dev_ID[i-1][7]);
 800405c:	7fbb      	ldrb	r3, [r7, #30]
 800405e:	3b01      	subs	r3, #1
 8004060:	4a61      	ldr	r2, [pc, #388]	; (80041e8 <main+0x2f8>)
 8004062:	00db      	lsls	r3, r3, #3
 8004064:	4413      	add	r3, r2
 8004066:	79db      	ldrb	r3, [r3, #7]
		sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 8004068:	9305      	str	r3, [sp, #20]
 800406a:	9604      	str	r6, [sp, #16]
 800406c:	9503      	str	r5, [sp, #12]
 800406e:	9402      	str	r4, [sp, #8]
 8004070:	9001      	str	r0, [sp, #4]
 8004072:	9100      	str	r1, [sp, #0]
 8004074:	4673      	mov	r3, lr
 8004076:	4662      	mov	r2, ip
 8004078:	495c      	ldr	r1, [pc, #368]	; (80041ec <main+0x2fc>)
 800407a:	4856      	ldr	r0, [pc, #344]	; (80041d4 <main+0x2e4>)
 800407c:	f014 fb38 	bl	80186f0 <siprintf>
		HAL_UART_Transmit(&huart3,(uint8_t*)str1,strlen(str1),0x1000);
 8004080:	4854      	ldr	r0, [pc, #336]	; (80041d4 <main+0x2e4>)
 8004082:	f7fc f8af 	bl	80001e4 <strlen>
 8004086:	4603      	mov	r3, r0
 8004088:	b29a      	uxth	r2, r3
 800408a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800408e:	4951      	ldr	r1, [pc, #324]	; (80041d4 <main+0x2e4>)
 8004090:	4851      	ldr	r0, [pc, #324]	; (80041d8 <main+0x2e8>)
 8004092:	f007 f802 	bl	800b09a <HAL_UART_Transmit>
		sprintf(str1,"Family CODE: 0x%02X\r\n", Dev_ID[i-1][0]);
 8004096:	7fbb      	ldrb	r3, [r7, #30]
 8004098:	3b01      	subs	r3, #1
 800409a:	4a53      	ldr	r2, [pc, #332]	; (80041e8 <main+0x2f8>)
 800409c:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80040a0:	461a      	mov	r2, r3
 80040a2:	4953      	ldr	r1, [pc, #332]	; (80041f0 <main+0x300>)
 80040a4:	484b      	ldr	r0, [pc, #300]	; (80041d4 <main+0x2e4>)
 80040a6:	f014 fb23 	bl	80186f0 <siprintf>
		HAL_UART_Transmit(&huart3,(uint8_t*)str1,strlen(str1),0x1000);
 80040aa:	484a      	ldr	r0, [pc, #296]	; (80041d4 <main+0x2e4>)
 80040ac:	f7fc f89a 	bl	80001e4 <strlen>
 80040b0:	4603      	mov	r3, r0
 80040b2:	b29a      	uxth	r2, r3
 80040b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040b8:	4946      	ldr	r1, [pc, #280]	; (80041d4 <main+0x2e4>)
 80040ba:	4847      	ldr	r0, [pc, #284]	; (80041d8 <main+0x2e8>)
 80040bc:	f006 ffed 	bl	800b09a <HAL_UART_Transmit>
		sprintf(str1,"ROM CODE: 0x%02X%02X%02X%02X%02X%02X\r\n", Dev_ID[i-1][6], Dev_ID[i-1][5],
 80040c0:	7fbb      	ldrb	r3, [r7, #30]
 80040c2:	3b01      	subs	r3, #1
 80040c4:	4a48      	ldr	r2, [pc, #288]	; (80041e8 <main+0x2f8>)
 80040c6:	00db      	lsls	r3, r3, #3
 80040c8:	4413      	add	r3, r2
 80040ca:	799b      	ldrb	r3, [r3, #6]
 80040cc:	461d      	mov	r5, r3
 80040ce:	7fbb      	ldrb	r3, [r7, #30]
 80040d0:	3b01      	subs	r3, #1
 80040d2:	4a45      	ldr	r2, [pc, #276]	; (80041e8 <main+0x2f8>)
 80040d4:	00db      	lsls	r3, r3, #3
 80040d6:	4413      	add	r3, r2
 80040d8:	795b      	ldrb	r3, [r3, #5]
 80040da:	461e      	mov	r6, r3
			Dev_ID[i-1][4], Dev_ID[i-1][3], Dev_ID[i-1][2], Dev_ID[i-1][1]);
 80040dc:	7fbb      	ldrb	r3, [r7, #30]
 80040de:	3b01      	subs	r3, #1
 80040e0:	4a41      	ldr	r2, [pc, #260]	; (80041e8 <main+0x2f8>)
 80040e2:	00db      	lsls	r3, r3, #3
 80040e4:	4413      	add	r3, r2
 80040e6:	791b      	ldrb	r3, [r3, #4]
		sprintf(str1,"ROM CODE: 0x%02X%02X%02X%02X%02X%02X\r\n", Dev_ID[i-1][6], Dev_ID[i-1][5],
 80040e8:	4619      	mov	r1, r3
			Dev_ID[i-1][4], Dev_ID[i-1][3], Dev_ID[i-1][2], Dev_ID[i-1][1]);
 80040ea:	7fbb      	ldrb	r3, [r7, #30]
 80040ec:	3b01      	subs	r3, #1
 80040ee:	4a3e      	ldr	r2, [pc, #248]	; (80041e8 <main+0x2f8>)
 80040f0:	00db      	lsls	r3, r3, #3
 80040f2:	4413      	add	r3, r2
 80040f4:	78db      	ldrb	r3, [r3, #3]
		sprintf(str1,"ROM CODE: 0x%02X%02X%02X%02X%02X%02X\r\n", Dev_ID[i-1][6], Dev_ID[i-1][5],
 80040f6:	4618      	mov	r0, r3
			Dev_ID[i-1][4], Dev_ID[i-1][3], Dev_ID[i-1][2], Dev_ID[i-1][1]);
 80040f8:	7fbb      	ldrb	r3, [r7, #30]
 80040fa:	3b01      	subs	r3, #1
 80040fc:	4a3a      	ldr	r2, [pc, #232]	; (80041e8 <main+0x2f8>)
 80040fe:	00db      	lsls	r3, r3, #3
 8004100:	4413      	add	r3, r2
 8004102:	789b      	ldrb	r3, [r3, #2]
		sprintf(str1,"ROM CODE: 0x%02X%02X%02X%02X%02X%02X\r\n", Dev_ID[i-1][6], Dev_ID[i-1][5],
 8004104:	461c      	mov	r4, r3
			Dev_ID[i-1][4], Dev_ID[i-1][3], Dev_ID[i-1][2], Dev_ID[i-1][1]);
 8004106:	7fbb      	ldrb	r3, [r7, #30]
 8004108:	3b01      	subs	r3, #1
 800410a:	4a37      	ldr	r2, [pc, #220]	; (80041e8 <main+0x2f8>)
 800410c:	00db      	lsls	r3, r3, #3
 800410e:	4413      	add	r3, r2
 8004110:	785b      	ldrb	r3, [r3, #1]
		sprintf(str1,"ROM CODE: 0x%02X%02X%02X%02X%02X%02X\r\n", Dev_ID[i-1][6], Dev_ID[i-1][5],
 8004112:	9303      	str	r3, [sp, #12]
 8004114:	9402      	str	r4, [sp, #8]
 8004116:	9001      	str	r0, [sp, #4]
 8004118:	9100      	str	r1, [sp, #0]
 800411a:	4633      	mov	r3, r6
 800411c:	462a      	mov	r2, r5
 800411e:	4935      	ldr	r1, [pc, #212]	; (80041f4 <main+0x304>)
 8004120:	482c      	ldr	r0, [pc, #176]	; (80041d4 <main+0x2e4>)
 8004122:	f014 fae5 	bl	80186f0 <siprintf>
		HAL_UART_Transmit(&huart3,(uint8_t*)str1,strlen(str1),0x1000);
 8004126:	482b      	ldr	r0, [pc, #172]	; (80041d4 <main+0x2e4>)
 8004128:	f7fc f85c 	bl	80001e4 <strlen>
 800412c:	4603      	mov	r3, r0
 800412e:	b29a      	uxth	r2, r3
 8004130:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004134:	4927      	ldr	r1, [pc, #156]	; (80041d4 <main+0x2e4>)
 8004136:	4828      	ldr	r0, [pc, #160]	; (80041d8 <main+0x2e8>)
 8004138:	f006 ffaf 	bl	800b09a <HAL_UART_Transmit>
		sprintf(str1,"CRC: 0x%02X\r\n", Dev_ID[i-1][7]);
 800413c:	7fbb      	ldrb	r3, [r7, #30]
 800413e:	3b01      	subs	r3, #1
 8004140:	4a29      	ldr	r2, [pc, #164]	; (80041e8 <main+0x2f8>)
 8004142:	00db      	lsls	r3, r3, #3
 8004144:	4413      	add	r3, r2
 8004146:	79db      	ldrb	r3, [r3, #7]
 8004148:	461a      	mov	r2, r3
 800414a:	492b      	ldr	r1, [pc, #172]	; (80041f8 <main+0x308>)
 800414c:	4821      	ldr	r0, [pc, #132]	; (80041d4 <main+0x2e4>)
 800414e:	f014 facf 	bl	80186f0 <siprintf>
		HAL_UART_Transmit(&huart3,(uint8_t*)str1,strlen(str1),0x1000);
 8004152:	4820      	ldr	r0, [pc, #128]	; (80041d4 <main+0x2e4>)
 8004154:	f7fc f846 	bl	80001e4 <strlen>
 8004158:	4603      	mov	r3, r0
 800415a:	b29a      	uxth	r2, r3
 800415c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004160:	491c      	ldr	r1, [pc, #112]	; (80041d4 <main+0x2e4>)
 8004162:	481d      	ldr	r0, [pc, #116]	; (80041d8 <main+0x2e8>)
 8004164:	f006 ff99 	bl	800b09a <HAL_UART_Transmit>
	for(i=1;i<=Dev_Cnt;i++)
 8004168:	7fbb      	ldrb	r3, [r7, #30]
 800416a:	3301      	adds	r3, #1
 800416c:	77bb      	strb	r3, [r7, #30]
 800416e:	4b1b      	ldr	r3, [pc, #108]	; (80041dc <main+0x2ec>)
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	7fba      	ldrb	r2, [r7, #30]
 8004174:	429a      	cmp	r2, r3
 8004176:	f67f af30 	bls.w	8003fda <main+0xea>
	//------------------------------------------------------------------------------


//	HAL_UART_Receive_IT(&huart3,(uint8_t*)str_ethernet,1);								//  COM   ETH (!?)

	HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);	//   spi  
 800417a:	2301      	movs	r3, #1
 800417c:	4a1f      	ldr	r2, [pc, #124]	; (80041fc <main+0x30c>)
 800417e:	4920      	ldr	r1, [pc, #128]	; (8004200 <main+0x310>)
 8004180:	4820      	ldr	r0, [pc, #128]	; (8004204 <main+0x314>)
 8004182:	f005 fbad 	bl	80098e0 <HAL_SPI_TransmitReceive_IT>
		//----------------------------------------
		 */

		///*
		//--------------SPI_test_MK---------------
		SPI_available();	//         .
 8004186:	f000 fbcb 	bl	8004920 <SPI_available>
//		  }



		//------------------DEBUG-----------------
		DEBUG_main();
 800418a:	f7fd fedd 	bl	8001f48 <DEBUG_main>
//			HAL_Delay(250);
//			ReInitFlag = 0;
//			CheckReWrite();
//			SEND_str("interrupt...");
//			SEND_str("\n");
		CheckReWriteVAiDo();
 800418e:	f7ff fa53 	bl	8003638 <CheckReWriteVAiDo>
//		}
		//----------------------------------------

		//------------------TEST_EXAMPLE_1-WIRE-----------------
		for(i=1;i<=Dev_Cnt;i++)
 8004192:	2301      	movs	r3, #1
 8004194:	77bb      	strb	r3, [r7, #30]
 8004196:	e007      	b.n	80041a8 <main+0x2b8>
		{
			ds18b20_MeasureTemperCmd(NO_SKIP_ROM, i);
 8004198:	7fbb      	ldrb	r3, [r7, #30]
 800419a:	4619      	mov	r1, r3
 800419c:	2001      	movs	r0, #1
 800419e:	f7fe fa91 	bl	80026c4 <ds18b20_MeasureTemperCmd>
		for(i=1;i<=Dev_Cnt;i++)
 80041a2:	7fbb      	ldrb	r3, [r7, #30]
 80041a4:	3301      	adds	r3, #1
 80041a6:	77bb      	strb	r3, [r7, #30]
 80041a8:	4b0c      	ldr	r3, [pc, #48]	; (80041dc <main+0x2ec>)
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	7fba      	ldrb	r2, [r7, #30]
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d9f2      	bls.n	8004198 <main+0x2a8>
		}
		HAL_Delay(800);
 80041b2:	f44f 7048 	mov.w	r0, #800	; 0x320
 80041b6:	f001 ff41 	bl	800603c <HAL_Delay>
		for(i=1;i<=Dev_Cnt;i++)
 80041ba:	2301      	movs	r3, #1
 80041bc:	77bb      	strb	r3, [r7, #30]
 80041be:	e086      	b.n	80042ce <main+0x3de>
 80041c0:	40021000 	.word	0x40021000
 80041c4:	200002f8 	.word	0x200002f8
 80041c8:	200005e8 	.word	0x200005e8
 80041cc:	200009b4 	.word	0x200009b4
 80041d0:	0801d954 	.word	0x0801d954
 80041d4:	20000868 	.word	0x20000868
 80041d8:	20000bb4 	.word	0x20000bb4
 80041dc:	20000864 	.word	0x20000864
 80041e0:	0801d968 	.word	0x0801d968
 80041e4:	0801d978 	.word	0x0801d978
 80041e8:	20000320 	.word	0x20000320
 80041ec:	0801d984 	.word	0x0801d984
 80041f0:	0801d9b8 	.word	0x0801d9b8
 80041f4:	0801d9d0 	.word	0x0801d9d0
 80041f8:	0801d9f8 	.word	0x0801d9f8
 80041fc:	20000388 	.word	0x20000388
 8004200:	2000038c 	.word	0x2000038c
 8004204:	200008c4 	.word	0x200008c4
		{
			ds18b20_ReadStratcpad(NO_SKIP_ROM, dt, i);
 8004208:	7fba      	ldrb	r2, [r7, #30]
 800420a:	f107 030c 	add.w	r3, r7, #12
 800420e:	4619      	mov	r1, r3
 8004210:	2001      	movs	r0, #1
 8004212:	f7fe fa8b 	bl	800272c <ds18b20_ReadStratcpad>
			sprintf(str1,"STRATHPAD %d: %02X %02X %02X %02X %02X %02X %02X %02X; ",
 8004216:	7fba      	ldrb	r2, [r7, #30]
				i, dt[0], dt[1], dt[2], dt[3], dt[4], dt[5], dt[6], dt[7]);
 8004218:	7b3b      	ldrb	r3, [r7, #12]
			sprintf(str1,"STRATHPAD %d: %02X %02X %02X %02X %02X %02X %02X %02X; ",
 800421a:	469e      	mov	lr, r3
				i, dt[0], dt[1], dt[2], dt[3], dt[4], dt[5], dt[6], dt[7]);
 800421c:	7b7b      	ldrb	r3, [r7, #13]
			sprintf(str1,"STRATHPAD %d: %02X %02X %02X %02X %02X %02X %02X %02X; ",
 800421e:	607b      	str	r3, [r7, #4]
				i, dt[0], dt[1], dt[2], dt[3], dt[4], dt[5], dt[6], dt[7]);
 8004220:	7bb9      	ldrb	r1, [r7, #14]
 8004222:	7bf8      	ldrb	r0, [r7, #15]
 8004224:	7c3c      	ldrb	r4, [r7, #16]
 8004226:	7c7d      	ldrb	r5, [r7, #17]
 8004228:	7cbe      	ldrb	r6, [r7, #18]
 800422a:	f897 c013 	ldrb.w	ip, [r7, #19]
			sprintf(str1,"STRATHPAD %d: %02X %02X %02X %02X %02X %02X %02X %02X; ",
 800422e:	4663      	mov	r3, ip
 8004230:	9306      	str	r3, [sp, #24]
 8004232:	9605      	str	r6, [sp, #20]
 8004234:	9504      	str	r5, [sp, #16]
 8004236:	9403      	str	r4, [sp, #12]
 8004238:	9002      	str	r0, [sp, #8]
 800423a:	9101      	str	r1, [sp, #4]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	9300      	str	r3, [sp, #0]
 8004240:	4673      	mov	r3, lr
 8004242:	4927      	ldr	r1, [pc, #156]	; (80042e0 <main+0x3f0>)
 8004244:	4827      	ldr	r0, [pc, #156]	; (80042e4 <main+0x3f4>)
 8004246:	f014 fa53 	bl	80186f0 <siprintf>
			HAL_UART_Transmit(&huart3,(uint8_t*)str1,strlen(str1),0x1000);
 800424a:	4826      	ldr	r0, [pc, #152]	; (80042e4 <main+0x3f4>)
 800424c:	f7fb ffca 	bl	80001e4 <strlen>
 8004250:	4603      	mov	r3, r0
 8004252:	b29a      	uxth	r2, r3
 8004254:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004258:	4922      	ldr	r1, [pc, #136]	; (80042e4 <main+0x3f4>)
 800425a:	4823      	ldr	r0, [pc, #140]	; (80042e8 <main+0x3f8>)
 800425c:	f006 ff1d 	bl	800b09a <HAL_UART_Transmit>
			raw_temper = ((uint16_t)dt[1]<<8)|dt[0];
 8004260:	7b7b      	ldrb	r3, [r7, #13]
 8004262:	021b      	lsls	r3, r3, #8
 8004264:	b21a      	sxth	r2, r3
 8004266:	7b3b      	ldrb	r3, [r7, #12]
 8004268:	b21b      	sxth	r3, r3
 800426a:	4313      	orrs	r3, r2
 800426c:	b21b      	sxth	r3, r3
 800426e:	837b      	strh	r3, [r7, #26]
			if(ds18b20_GetSign(raw_temper)) c='-';
 8004270:	8b7b      	ldrh	r3, [r7, #26]
 8004272:	4618      	mov	r0, r3
 8004274:	f7fe fa9c 	bl	80027b0 <ds18b20_GetSign>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d002      	beq.n	8004284 <main+0x394>
 800427e:	232d      	movs	r3, #45	; 0x2d
 8004280:	77fb      	strb	r3, [r7, #31]
 8004282:	e001      	b.n	8004288 <main+0x398>
			else c='+';
 8004284:	232b      	movs	r3, #43	; 0x2b
 8004286:	77fb      	strb	r3, [r7, #31]
			temper = ds18b20_Convert(raw_temper);
 8004288:	8b7b      	ldrh	r3, [r7, #26]
 800428a:	4618      	mov	r0, r3
 800428c:	f7fe faa3 	bl	80027d6 <ds18b20_Convert>
 8004290:	ed87 0a05 	vstr	s0, [r7, #20]
			sprintf(str1,"Raw t: 0x%04X; t: %c%.2f\r\n", raw_temper, c, temper);
 8004294:	8b7c      	ldrh	r4, [r7, #26]
 8004296:	7ffd      	ldrb	r5, [r7, #31]
 8004298:	6978      	ldr	r0, [r7, #20]
 800429a:	f7fc f965 	bl	8000568 <__aeabi_f2d>
 800429e:	4602      	mov	r2, r0
 80042a0:	460b      	mov	r3, r1
 80042a2:	e9cd 2300 	strd	r2, r3, [sp]
 80042a6:	462b      	mov	r3, r5
 80042a8:	4622      	mov	r2, r4
 80042aa:	4910      	ldr	r1, [pc, #64]	; (80042ec <main+0x3fc>)
 80042ac:	480d      	ldr	r0, [pc, #52]	; (80042e4 <main+0x3f4>)
 80042ae:	f014 fa1f 	bl	80186f0 <siprintf>
			HAL_UART_Transmit(&huart3,(uint8_t*)str1,strlen(str1),0x1000);
 80042b2:	480c      	ldr	r0, [pc, #48]	; (80042e4 <main+0x3f4>)
 80042b4:	f7fb ff96 	bl	80001e4 <strlen>
 80042b8:	4603      	mov	r3, r0
 80042ba:	b29a      	uxth	r2, r3
 80042bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042c0:	4908      	ldr	r1, [pc, #32]	; (80042e4 <main+0x3f4>)
 80042c2:	4809      	ldr	r0, [pc, #36]	; (80042e8 <main+0x3f8>)
 80042c4:	f006 fee9 	bl	800b09a <HAL_UART_Transmit>
		for(i=1;i<=Dev_Cnt;i++)
 80042c8:	7fbb      	ldrb	r3, [r7, #30]
 80042ca:	3301      	adds	r3, #1
 80042cc:	77bb      	strb	r3, [r7, #30]
 80042ce:	4b08      	ldr	r3, [pc, #32]	; (80042f0 <main+0x400>)
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	7fba      	ldrb	r2, [r7, #30]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d997      	bls.n	8004208 <main+0x318>
		}
		HAL_Delay(150);
 80042d8:	2096      	movs	r0, #150	; 0x96
 80042da:	f001 feaf 	bl	800603c <HAL_Delay>
		SPI_available();	//         .
 80042de:	e752      	b.n	8004186 <main+0x296>
 80042e0:	0801da08 	.word	0x0801da08
 80042e4:	20000868 	.word	0x20000868
 80042e8:	20000bb4 	.word	0x20000bb4
 80042ec:	0801da40 	.word	0x0801da40
 80042f0:	20000864 	.word	0x20000864

080042f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b098      	sub	sp, #96	; 0x60
 80042f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80042fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80042fe:	2230      	movs	r2, #48	; 0x30
 8004300:	2100      	movs	r1, #0
 8004302:	4618      	mov	r0, r3
 8004304:	f013 fc3c 	bl	8017b80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004308:	f107 031c 	add.w	r3, r7, #28
 800430c:	2200      	movs	r2, #0
 800430e:	601a      	str	r2, [r3, #0]
 8004310:	605a      	str	r2, [r3, #4]
 8004312:	609a      	str	r2, [r3, #8]
 8004314:	60da      	str	r2, [r3, #12]
 8004316:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004318:	f107 030c 	add.w	r3, r7, #12
 800431c:	2200      	movs	r2, #0
 800431e:	601a      	str	r2, [r3, #0]
 8004320:	605a      	str	r2, [r3, #4]
 8004322:	609a      	str	r2, [r3, #8]
 8004324:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004326:	2300      	movs	r3, #0
 8004328:	60bb      	str	r3, [r7, #8]
 800432a:	4b31      	ldr	r3, [pc, #196]	; (80043f0 <SystemClock_Config+0xfc>)
 800432c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432e:	4a30      	ldr	r2, [pc, #192]	; (80043f0 <SystemClock_Config+0xfc>)
 8004330:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004334:	6413      	str	r3, [r2, #64]	; 0x40
 8004336:	4b2e      	ldr	r3, [pc, #184]	; (80043f0 <SystemClock_Config+0xfc>)
 8004338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800433e:	60bb      	str	r3, [r7, #8]
 8004340:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004342:	2300      	movs	r3, #0
 8004344:	607b      	str	r3, [r7, #4]
 8004346:	4b2b      	ldr	r3, [pc, #172]	; (80043f4 <SystemClock_Config+0x100>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a2a      	ldr	r2, [pc, #168]	; (80043f4 <SystemClock_Config+0x100>)
 800434c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004350:	6013      	str	r3, [r2, #0]
 8004352:	4b28      	ldr	r3, [pc, #160]	; (80043f4 <SystemClock_Config+0x100>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800435a:	607b      	str	r3, [r7, #4]
 800435c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800435e:	2305      	movs	r3, #5
 8004360:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004362:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004366:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004368:	2301      	movs	r3, #1
 800436a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800436c:	2302      	movs	r3, #2
 800436e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004370:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004374:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004376:	2304      	movs	r3, #4
 8004378:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 800437a:	23a8      	movs	r3, #168	; 0xa8
 800437c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800437e:	2302      	movs	r3, #2
 8004380:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004382:	2304      	movs	r3, #4
 8004384:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004386:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800438a:	4618      	mov	r0, r3
 800438c:	f004 fa5c 	bl	8008848 <HAL_RCC_OscConfig>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8004396:	f000 f8b3 	bl	8004500 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800439a:	230f      	movs	r3, #15
 800439c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800439e:	2302      	movs	r3, #2
 80043a0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80043a2:	2300      	movs	r3, #0
 80043a4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80043a6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80043aa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80043ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043b0:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80043b2:	f107 031c 	add.w	r3, r7, #28
 80043b6:	2105      	movs	r1, #5
 80043b8:	4618      	mov	r0, r3
 80043ba:	f004 fcb5 	bl	8008d28 <HAL_RCC_ClockConfig>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d001      	beq.n	80043c8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80043c4:	f000 f89c 	bl	8004500 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80043c8:	2302      	movs	r3, #2
 80043ca:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80043cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80043d0:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80043d2:	f107 030c 	add.w	r3, r7, #12
 80043d6:	4618      	mov	r0, r3
 80043d8:	f004 fed4 	bl	8009184 <HAL_RCCEx_PeriphCLKConfig>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d001      	beq.n	80043e6 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80043e2:	f000 f88d 	bl	8004500 <Error_Handler>
  }
}
 80043e6:	bf00      	nop
 80043e8:	3760      	adds	r7, #96	; 0x60
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	40023800 	.word	0x40023800
 80043f4:	40007000 	.word	0x40007000

080043f8 <HAL_GPIO_EXTI_Callback>:
//	{
//		UART3_RxCpltCallback();
//	}
}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	4603      	mov	r3, r0
 8004400:	80fb      	strh	r3, [r7, #6]
//			VCP_send_buffer_new("START\n",6);
//		delay(2000);
//	}
//	if(!ReInitFlag)
//		ReInitFlag = 1;
	CheckReWriteDiDo();
 8004402:	f7ff f85d 	bl	80034c0 <CheckReWriteDiDo>
//	else
//	{
//		__NOP();
//	}
}
 8004406:	bf00      	nop
 8004408:	3708      	adds	r7, #8
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
	...

08004410 <HAL_SPI_TxRxCpltCallback>:
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]

	  //    SPI  MCU

	if(hspi == &hspi2)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	4a0a      	ldr	r2, [pc, #40]	; (8004444 <HAL_SPI_TxRxCpltCallback+0x34>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d10b      	bne.n	8004438 <HAL_SPI_TxRxCpltCallback+0x28>
	{
	    if(!hspi2.TxXferCount && !flag_iput_spi2)
 8004420:	4b08      	ldr	r3, [pc, #32]	; (8004444 <HAL_SPI_TxRxCpltCallback+0x34>)
 8004422:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004424:	b29b      	uxth	r3, r3
 8004426:	2b00      	cmp	r3, #0
 8004428:	d106      	bne.n	8004438 <HAL_SPI_TxRxCpltCallback+0x28>
 800442a:	4b07      	ldr	r3, [pc, #28]	; (8004448 <HAL_SPI_TxRxCpltCallback+0x38>)
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d102      	bne.n	8004438 <HAL_SPI_TxRxCpltCallback+0x28>
	    {
	    	flag_iput_spi2 = 1;
 8004432:	4b05      	ldr	r3, [pc, #20]	; (8004448 <HAL_SPI_TxRxCpltCallback+0x38>)
 8004434:	2201      	movs	r2, #1
 8004436:	701a      	strb	r2, [r3, #0]
	    }
	}
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr
 8004444:	200008c4 	.word	0x200008c4
 8004448:	2000038d 	.word	0x2000038d

0800444c <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b082      	sub	sp, #8
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a1d      	ldr	r2, [pc, #116]	; (80044d0 <HAL_ADC_ConvCpltCallback+0x84>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d133      	bne.n	80044c6 <HAL_ADC_ConvCpltCallback+0x7a>
//    	flag = 1;
//        snprintf(trans_str, 63, "ADC %.3f %.3f %.3f %.3f\n", Conversion_ADC1((uint16_t)adc[0]), Conversion_ADC1((uint16_t)adc[1]),
//        											 Conversion_ADC1((uint16_t)adc[2]), Conversion_ADC1((uint16_t)adc[3]));
        //HAL_UART_Transmit(&huart3, (uint8_t*)trans_str, strlen(trans_str), 1000);

        adcValue[0] = Conversion_ADC1((uint16_t)adc[0]);
 800445e:	4b1d      	ldr	r3, [pc, #116]	; (80044d4 <HAL_ADC_ConvCpltCallback+0x88>)
 8004460:	881b      	ldrh	r3, [r3, #0]
 8004462:	b29b      	uxth	r3, r3
 8004464:	4618      	mov	r0, r3
 8004466:	f7fc fe77 	bl	8001158 <Conversion_ADC1>
 800446a:	eeb0 7a40 	vmov.f32	s14, s0
 800446e:	eef0 7a60 	vmov.f32	s15, s1
 8004472:	4b19      	ldr	r3, [pc, #100]	; (80044d8 <HAL_ADC_ConvCpltCallback+0x8c>)
 8004474:	ed83 7b00 	vstr	d7, [r3]
        adcValue[1] = Conversion_ADC1((uint16_t)adc[1]);
 8004478:	4b16      	ldr	r3, [pc, #88]	; (80044d4 <HAL_ADC_ConvCpltCallback+0x88>)
 800447a:	885b      	ldrh	r3, [r3, #2]
 800447c:	b29b      	uxth	r3, r3
 800447e:	4618      	mov	r0, r3
 8004480:	f7fc fe6a 	bl	8001158 <Conversion_ADC1>
 8004484:	eeb0 7a40 	vmov.f32	s14, s0
 8004488:	eef0 7a60 	vmov.f32	s15, s1
 800448c:	4b12      	ldr	r3, [pc, #72]	; (80044d8 <HAL_ADC_ConvCpltCallback+0x8c>)
 800448e:	ed83 7b02 	vstr	d7, [r3, #8]
        adcValue[2] = Conversion_ADC1((uint16_t)adc[2]);
 8004492:	4b10      	ldr	r3, [pc, #64]	; (80044d4 <HAL_ADC_ConvCpltCallback+0x88>)
 8004494:	889b      	ldrh	r3, [r3, #4]
 8004496:	b29b      	uxth	r3, r3
 8004498:	4618      	mov	r0, r3
 800449a:	f7fc fe5d 	bl	8001158 <Conversion_ADC1>
 800449e:	eeb0 7a40 	vmov.f32	s14, s0
 80044a2:	eef0 7a60 	vmov.f32	s15, s1
 80044a6:	4b0c      	ldr	r3, [pc, #48]	; (80044d8 <HAL_ADC_ConvCpltCallback+0x8c>)
 80044a8:	ed83 7b04 	vstr	d7, [r3, #16]
        adcValue[3] = Conversion_ADC1((uint16_t)adc[3]);
 80044ac:	4b09      	ldr	r3, [pc, #36]	; (80044d4 <HAL_ADC_ConvCpltCallback+0x88>)
 80044ae:	88db      	ldrh	r3, [r3, #6]
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	4618      	mov	r0, r3
 80044b4:	f7fc fe50 	bl	8001158 <Conversion_ADC1>
 80044b8:	eeb0 7a40 	vmov.f32	s14, s0
 80044bc:	eef0 7a60 	vmov.f32	s15, s1
 80044c0:	4b05      	ldr	r3, [pc, #20]	; (80044d8 <HAL_ADC_ConvCpltCallback+0x8c>)
 80044c2:	ed83 7b06 	vstr	d7, [r3, #24]
    }
}
 80044c6:	bf00      	nop
 80044c8:	3708      	adds	r7, #8
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	40012000 	.word	0x40012000
 80044d4:	200002f8 	.word	0x200002f8
 80044d8:	20000300 	.word	0x20000300

080044dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a04      	ldr	r2, [pc, #16]	; (80044fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d101      	bne.n	80044f2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80044ee:	f001 fd85 	bl	8005ffc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80044f2:	bf00      	nop
 80044f4:	3708      	adds	r7, #8
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	40010000 	.word	0x40010000

08004500 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004500:	b480      	push	{r7}
 8004502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004504:	bf00      	nop
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
	...

08004510 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b086      	sub	sp, #24
 8004514:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 8004516:	1d3b      	adds	r3, r7, #4
 8004518:	2200      	movs	r2, #0
 800451a:	601a      	str	r2, [r3, #0]
 800451c:	605a      	str	r2, [r3, #4]
 800451e:	609a      	str	r2, [r3, #8]
 8004520:	60da      	str	r2, [r3, #12]
 8004522:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8004524:	2300      	movs	r3, #0
 8004526:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004528:	4b24      	ldr	r3, [pc, #144]	; (80045bc <MX_RTC_Init+0xac>)
 800452a:	4a25      	ldr	r2, [pc, #148]	; (80045c0 <MX_RTC_Init+0xb0>)
 800452c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800452e:	4b23      	ldr	r3, [pc, #140]	; (80045bc <MX_RTC_Init+0xac>)
 8004530:	2200      	movs	r2, #0
 8004532:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8004534:	4b21      	ldr	r3, [pc, #132]	; (80045bc <MX_RTC_Init+0xac>)
 8004536:	227f      	movs	r2, #127	; 0x7f
 8004538:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800453a:	4b20      	ldr	r3, [pc, #128]	; (80045bc <MX_RTC_Init+0xac>)
 800453c:	22ff      	movs	r2, #255	; 0xff
 800453e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004540:	4b1e      	ldr	r3, [pc, #120]	; (80045bc <MX_RTC_Init+0xac>)
 8004542:	2200      	movs	r2, #0
 8004544:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004546:	4b1d      	ldr	r3, [pc, #116]	; (80045bc <MX_RTC_Init+0xac>)
 8004548:	2200      	movs	r2, #0
 800454a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800454c:	4b1b      	ldr	r3, [pc, #108]	; (80045bc <MX_RTC_Init+0xac>)
 800454e:	2200      	movs	r2, #0
 8004550:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004552:	481a      	ldr	r0, [pc, #104]	; (80045bc <MX_RTC_Init+0xac>)
 8004554:	f004 fef8 	bl	8009348 <HAL_RTC_Init>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d001      	beq.n	8004562 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800455e:	f7ff ffcf 	bl	8004500 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 10;
 8004562:	230a      	movs	r3, #10
 8004564:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 34;
 8004566:	2322      	movs	r3, #34	; 0x22
 8004568:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800456a:	2300      	movs	r3, #0
 800456c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800456e:	2300      	movs	r3, #0
 8004570:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004572:	2300      	movs	r3, #0
 8004574:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8004576:	1d3b      	adds	r3, r7, #4
 8004578:	2200      	movs	r2, #0
 800457a:	4619      	mov	r1, r3
 800457c:	480f      	ldr	r0, [pc, #60]	; (80045bc <MX_RTC_Init+0xac>)
 800457e:	f004 ff74 	bl	800946a <HAL_RTC_SetTime>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	d001      	beq.n	800458c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8004588:	f7ff ffba 	bl	8004500 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 800458c:	2302      	movs	r3, #2
 800458e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_APRIL;
 8004590:	2304      	movs	r3, #4
 8004592:	707b      	strb	r3, [r7, #1]
  sDate.Date = 20;
 8004594:	2314      	movs	r3, #20
 8004596:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 21;
 8004598:	2315      	movs	r3, #21
 800459a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800459c:	463b      	mov	r3, r7
 800459e:	2200      	movs	r2, #0
 80045a0:	4619      	mov	r1, r3
 80045a2:	4806      	ldr	r0, [pc, #24]	; (80045bc <MX_RTC_Init+0xac>)
 80045a4:	f005 f81e 	bl	80095e4 <HAL_RTC_SetDate>
 80045a8:	4603      	mov	r3, r0
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d001      	beq.n	80045b2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80045ae:	f7ff ffa7 	bl	8004500 <Error_Handler>
  }

}
 80045b2:	bf00      	nop
 80045b4:	3718      	adds	r7, #24
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	200008a4 	.word	0x200008a4
 80045c0:	40002800 	.word	0x40002800

080045c4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a05      	ldr	r2, [pc, #20]	; (80045e8 <HAL_RTC_MspInit+0x24>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d102      	bne.n	80045dc <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80045d6:	4b05      	ldr	r3, [pc, #20]	; (80045ec <HAL_RTC_MspInit+0x28>)
 80045d8:	2201      	movs	r2, #1
 80045da:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80045dc:	bf00      	nop
 80045de:	370c      	adds	r7, #12
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr
 80045e8:	40002800 	.word	0x40002800
 80045ec:	42470e3c 	.word	0x42470e3c

080045f0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80045f4:	4b17      	ldr	r3, [pc, #92]	; (8004654 <MX_SPI1_Init+0x64>)
 80045f6:	4a18      	ldr	r2, [pc, #96]	; (8004658 <MX_SPI1_Init+0x68>)
 80045f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80045fa:	4b16      	ldr	r3, [pc, #88]	; (8004654 <MX_SPI1_Init+0x64>)
 80045fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004600:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004602:	4b14      	ldr	r3, [pc, #80]	; (8004654 <MX_SPI1_Init+0x64>)
 8004604:	2200      	movs	r2, #0
 8004606:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004608:	4b12      	ldr	r3, [pc, #72]	; (8004654 <MX_SPI1_Init+0x64>)
 800460a:	2200      	movs	r2, #0
 800460c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800460e:	4b11      	ldr	r3, [pc, #68]	; (8004654 <MX_SPI1_Init+0x64>)
 8004610:	2200      	movs	r2, #0
 8004612:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004614:	4b0f      	ldr	r3, [pc, #60]	; (8004654 <MX_SPI1_Init+0x64>)
 8004616:	2200      	movs	r2, #0
 8004618:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800461a:	4b0e      	ldr	r3, [pc, #56]	; (8004654 <MX_SPI1_Init+0x64>)
 800461c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004620:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004622:	4b0c      	ldr	r3, [pc, #48]	; (8004654 <MX_SPI1_Init+0x64>)
 8004624:	2200      	movs	r2, #0
 8004626:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004628:	4b0a      	ldr	r3, [pc, #40]	; (8004654 <MX_SPI1_Init+0x64>)
 800462a:	2200      	movs	r2, #0
 800462c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800462e:	4b09      	ldr	r3, [pc, #36]	; (8004654 <MX_SPI1_Init+0x64>)
 8004630:	2200      	movs	r2, #0
 8004632:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004634:	4b07      	ldr	r3, [pc, #28]	; (8004654 <MX_SPI1_Init+0x64>)
 8004636:	2200      	movs	r2, #0
 8004638:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800463a:	4b06      	ldr	r3, [pc, #24]	; (8004654 <MX_SPI1_Init+0x64>)
 800463c:	220a      	movs	r2, #10
 800463e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004640:	4804      	ldr	r0, [pc, #16]	; (8004654 <MX_SPI1_Init+0x64>)
 8004642:	f005 f8e8 	bl	8009816 <HAL_SPI_Init>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d001      	beq.n	8004650 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800464c:	f7ff ff58 	bl	8004500 <Error_Handler>
  }

}
 8004650:	bf00      	nop
 8004652:	bd80      	pop	{r7, pc}
 8004654:	2000091c 	.word	0x2000091c
 8004658:	40013000 	.word	0x40013000

0800465c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8004660:	4b15      	ldr	r3, [pc, #84]	; (80046b8 <MX_SPI2_Init+0x5c>)
 8004662:	4a16      	ldr	r2, [pc, #88]	; (80046bc <MX_SPI2_Init+0x60>)
 8004664:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8004666:	4b14      	ldr	r3, [pc, #80]	; (80046b8 <MX_SPI2_Init+0x5c>)
 8004668:	2200      	movs	r2, #0
 800466a:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800466c:	4b12      	ldr	r3, [pc, #72]	; (80046b8 <MX_SPI2_Init+0x5c>)
 800466e:	2200      	movs	r2, #0
 8004670:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004672:	4b11      	ldr	r3, [pc, #68]	; (80046b8 <MX_SPI2_Init+0x5c>)
 8004674:	2200      	movs	r2, #0
 8004676:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004678:	4b0f      	ldr	r3, [pc, #60]	; (80046b8 <MX_SPI2_Init+0x5c>)
 800467a:	2200      	movs	r2, #0
 800467c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800467e:	4b0e      	ldr	r3, [pc, #56]	; (80046b8 <MX_SPI2_Init+0x5c>)
 8004680:	2200      	movs	r2, #0
 8004682:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8004684:	4b0c      	ldr	r3, [pc, #48]	; (80046b8 <MX_SPI2_Init+0x5c>)
 8004686:	2200      	movs	r2, #0
 8004688:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800468a:	4b0b      	ldr	r3, [pc, #44]	; (80046b8 <MX_SPI2_Init+0x5c>)
 800468c:	2200      	movs	r2, #0
 800468e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004690:	4b09      	ldr	r3, [pc, #36]	; (80046b8 <MX_SPI2_Init+0x5c>)
 8004692:	2200      	movs	r2, #0
 8004694:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004696:	4b08      	ldr	r3, [pc, #32]	; (80046b8 <MX_SPI2_Init+0x5c>)
 8004698:	2200      	movs	r2, #0
 800469a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800469c:	4b06      	ldr	r3, [pc, #24]	; (80046b8 <MX_SPI2_Init+0x5c>)
 800469e:	220a      	movs	r2, #10
 80046a0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80046a2:	4805      	ldr	r0, [pc, #20]	; (80046b8 <MX_SPI2_Init+0x5c>)
 80046a4:	f005 f8b7 	bl	8009816 <HAL_SPI_Init>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <MX_SPI2_Init+0x56>
  {
    Error_Handler();
 80046ae:	f7ff ff27 	bl	8004500 <Error_Handler>
  }

}
 80046b2:	bf00      	nop
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	200008c4 	.word	0x200008c4
 80046bc:	40003800 	.word	0x40003800

080046c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b08c      	sub	sp, #48	; 0x30
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046c8:	f107 031c 	add.w	r3, r7, #28
 80046cc:	2200      	movs	r2, #0
 80046ce:	601a      	str	r2, [r3, #0]
 80046d0:	605a      	str	r2, [r3, #4]
 80046d2:	609a      	str	r2, [r3, #8]
 80046d4:	60da      	str	r2, [r3, #12]
 80046d6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a45      	ldr	r2, [pc, #276]	; (80047f4 <HAL_SPI_MspInit+0x134>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d12c      	bne.n	800473c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80046e2:	2300      	movs	r3, #0
 80046e4:	61bb      	str	r3, [r7, #24]
 80046e6:	4b44      	ldr	r3, [pc, #272]	; (80047f8 <HAL_SPI_MspInit+0x138>)
 80046e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ea:	4a43      	ldr	r2, [pc, #268]	; (80047f8 <HAL_SPI_MspInit+0x138>)
 80046ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80046f0:	6453      	str	r3, [r2, #68]	; 0x44
 80046f2:	4b41      	ldr	r3, [pc, #260]	; (80047f8 <HAL_SPI_MspInit+0x138>)
 80046f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046fa:	61bb      	str	r3, [r7, #24]
 80046fc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046fe:	2300      	movs	r3, #0
 8004700:	617b      	str	r3, [r7, #20]
 8004702:	4b3d      	ldr	r3, [pc, #244]	; (80047f8 <HAL_SPI_MspInit+0x138>)
 8004704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004706:	4a3c      	ldr	r2, [pc, #240]	; (80047f8 <HAL_SPI_MspInit+0x138>)
 8004708:	f043 0302 	orr.w	r3, r3, #2
 800470c:	6313      	str	r3, [r2, #48]	; 0x30
 800470e:	4b3a      	ldr	r3, [pc, #232]	; (80047f8 <HAL_SPI_MspInit+0x138>)
 8004710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004712:	f003 0302 	and.w	r3, r3, #2
 8004716:	617b      	str	r3, [r7, #20]
 8004718:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|MISO_Pin|MOSI_Pin;
 800471a:	2338      	movs	r3, #56	; 0x38
 800471c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800471e:	2302      	movs	r3, #2
 8004720:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004722:	2300      	movs	r3, #0
 8004724:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004726:	2303      	movs	r3, #3
 8004728:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800472a:	2305      	movs	r3, #5
 800472c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800472e:	f107 031c 	add.w	r3, r7, #28
 8004732:	4619      	mov	r1, r3
 8004734:	4831      	ldr	r0, [pc, #196]	; (80047fc <HAL_SPI_MspInit+0x13c>)
 8004736:	f003 fda5 	bl	8008284 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800473a:	e057      	b.n	80047ec <HAL_SPI_MspInit+0x12c>
  else if(spiHandle->Instance==SPI2)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a2f      	ldr	r2, [pc, #188]	; (8004800 <HAL_SPI_MspInit+0x140>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d152      	bne.n	80047ec <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004746:	2300      	movs	r3, #0
 8004748:	613b      	str	r3, [r7, #16]
 800474a:	4b2b      	ldr	r3, [pc, #172]	; (80047f8 <HAL_SPI_MspInit+0x138>)
 800474c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474e:	4a2a      	ldr	r2, [pc, #168]	; (80047f8 <HAL_SPI_MspInit+0x138>)
 8004750:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004754:	6413      	str	r3, [r2, #64]	; 0x40
 8004756:	4b28      	ldr	r3, [pc, #160]	; (80047f8 <HAL_SPI_MspInit+0x138>)
 8004758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800475e:	613b      	str	r3, [r7, #16]
 8004760:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004762:	2300      	movs	r3, #0
 8004764:	60fb      	str	r3, [r7, #12]
 8004766:	4b24      	ldr	r3, [pc, #144]	; (80047f8 <HAL_SPI_MspInit+0x138>)
 8004768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800476a:	4a23      	ldr	r2, [pc, #140]	; (80047f8 <HAL_SPI_MspInit+0x138>)
 800476c:	f043 0304 	orr.w	r3, r3, #4
 8004770:	6313      	str	r3, [r2, #48]	; 0x30
 8004772:	4b21      	ldr	r3, [pc, #132]	; (80047f8 <HAL_SPI_MspInit+0x138>)
 8004774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004776:	f003 0304 	and.w	r3, r3, #4
 800477a:	60fb      	str	r3, [r7, #12]
 800477c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800477e:	2300      	movs	r3, #0
 8004780:	60bb      	str	r3, [r7, #8]
 8004782:	4b1d      	ldr	r3, [pc, #116]	; (80047f8 <HAL_SPI_MspInit+0x138>)
 8004784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004786:	4a1c      	ldr	r2, [pc, #112]	; (80047f8 <HAL_SPI_MspInit+0x138>)
 8004788:	f043 0302 	orr.w	r3, r3, #2
 800478c:	6313      	str	r3, [r2, #48]	; 0x30
 800478e:	4b1a      	ldr	r3, [pc, #104]	; (80047f8 <HAL_SPI_MspInit+0x138>)
 8004790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004792:	f003 0302 	and.w	r3, r3, #2
 8004796:	60bb      	str	r3, [r7, #8]
 8004798:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MISO_M_Pin|MOSI_M_Pin;
 800479a:	230c      	movs	r3, #12
 800479c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800479e:	2302      	movs	r3, #2
 80047a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a2:	2300      	movs	r3, #0
 80047a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047a6:	2303      	movs	r3, #3
 80047a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80047aa:	2305      	movs	r3, #5
 80047ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047ae:	f107 031c 	add.w	r3, r7, #28
 80047b2:	4619      	mov	r1, r3
 80047b4:	4813      	ldr	r0, [pc, #76]	; (8004804 <HAL_SPI_MspInit+0x144>)
 80047b6:	f003 fd65 	bl	8008284 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SCK_M_Pin|GPIO_PIN_9;
 80047ba:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80047be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047c0:	2302      	movs	r3, #2
 80047c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047c4:	2300      	movs	r3, #0
 80047c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047c8:	2303      	movs	r3, #3
 80047ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80047cc:	2305      	movs	r3, #5
 80047ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047d0:	f107 031c 	add.w	r3, r7, #28
 80047d4:	4619      	mov	r1, r3
 80047d6:	4809      	ldr	r0, [pc, #36]	; (80047fc <HAL_SPI_MspInit+0x13c>)
 80047d8:	f003 fd54 	bl	8008284 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80047dc:	2200      	movs	r2, #0
 80047de:	2100      	movs	r1, #0
 80047e0:	2024      	movs	r0, #36	; 0x24
 80047e2:	f002 f8f1 	bl	80069c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80047e6:	2024      	movs	r0, #36	; 0x24
 80047e8:	f002 f90a 	bl	8006a00 <HAL_NVIC_EnableIRQ>
}
 80047ec:	bf00      	nop
 80047ee:	3730      	adds	r7, #48	; 0x30
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	40013000 	.word	0x40013000
 80047f8:	40023800 	.word	0x40023800
 80047fc:	40020400 	.word	0x40020400
 8004800:	40003800 	.word	0x40003800
 8004804:	40020800 	.word	0x40020800

08004808 <ReWriteOCD>:
//char trans_str[64] = {0,};


//       
void ReWriteOCD(void)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	af00      	add	r7, sp, #0
	if(Status_OCD[0])
 800480c:	4b40      	ldr	r3, [pc, #256]	; (8004910 <ReWriteOCD+0x108>)
 800480e:	781b      	ldrb	r3, [r3, #0]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d005      	beq.n	8004820 <ReWriteOCD+0x18>
		HAL_GPIO_WritePin(O0_GPIO_Port, O0_Pin, SET);
 8004814:	2201      	movs	r2, #1
 8004816:	2101      	movs	r1, #1
 8004818:	483e      	ldr	r0, [pc, #248]	; (8004914 <ReWriteOCD+0x10c>)
 800481a:	f003 ffe3 	bl	80087e4 <HAL_GPIO_WritePin>
 800481e:	e004      	b.n	800482a <ReWriteOCD+0x22>
	else
		HAL_GPIO_WritePin(O0_GPIO_Port, O0_Pin, RESET);
 8004820:	2200      	movs	r2, #0
 8004822:	2101      	movs	r1, #1
 8004824:	483b      	ldr	r0, [pc, #236]	; (8004914 <ReWriteOCD+0x10c>)
 8004826:	f003 ffdd 	bl	80087e4 <HAL_GPIO_WritePin>
	if(Status_OCD[1])
 800482a:	4b39      	ldr	r3, [pc, #228]	; (8004910 <ReWriteOCD+0x108>)
 800482c:	785b      	ldrb	r3, [r3, #1]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d005      	beq.n	800483e <ReWriteOCD+0x36>
		HAL_GPIO_WritePin(O1_GPIO_Port, O1_Pin, SET);
 8004832:	2201      	movs	r2, #1
 8004834:	2101      	movs	r1, #1
 8004836:	4838      	ldr	r0, [pc, #224]	; (8004918 <ReWriteOCD+0x110>)
 8004838:	f003 ffd4 	bl	80087e4 <HAL_GPIO_WritePin>
 800483c:	e004      	b.n	8004848 <ReWriteOCD+0x40>
	else
		HAL_GPIO_WritePin(O1_GPIO_Port, O1_Pin, RESET);
 800483e:	2200      	movs	r2, #0
 8004840:	2101      	movs	r1, #1
 8004842:	4835      	ldr	r0, [pc, #212]	; (8004918 <ReWriteOCD+0x110>)
 8004844:	f003 ffce 	bl	80087e4 <HAL_GPIO_WritePin>
	if(Status_OCD[2])
 8004848:	4b31      	ldr	r3, [pc, #196]	; (8004910 <ReWriteOCD+0x108>)
 800484a:	789b      	ldrb	r3, [r3, #2]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d005      	beq.n	800485c <ReWriteOCD+0x54>
		HAL_GPIO_WritePin(O2_GPIO_Port, O2_Pin, SET);
 8004850:	2201      	movs	r2, #1
 8004852:	2102      	movs	r1, #2
 8004854:	4830      	ldr	r0, [pc, #192]	; (8004918 <ReWriteOCD+0x110>)
 8004856:	f003 ffc5 	bl	80087e4 <HAL_GPIO_WritePin>
 800485a:	e004      	b.n	8004866 <ReWriteOCD+0x5e>
	else
		HAL_GPIO_WritePin(O2_GPIO_Port, O2_Pin, RESET);
 800485c:	2200      	movs	r2, #0
 800485e:	2102      	movs	r1, #2
 8004860:	482d      	ldr	r0, [pc, #180]	; (8004918 <ReWriteOCD+0x110>)
 8004862:	f003 ffbf 	bl	80087e4 <HAL_GPIO_WritePin>
	if(Status_OCD[3])
 8004866:	4b2a      	ldr	r3, [pc, #168]	; (8004910 <ReWriteOCD+0x108>)
 8004868:	78db      	ldrb	r3, [r3, #3]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d005      	beq.n	800487a <ReWriteOCD+0x72>
		HAL_GPIO_WritePin(O3_GPIO_Port, O3_Pin, SET);
 800486e:	2201      	movs	r2, #1
 8004870:	2180      	movs	r1, #128	; 0x80
 8004872:	482a      	ldr	r0, [pc, #168]	; (800491c <ReWriteOCD+0x114>)
 8004874:	f003 ffb6 	bl	80087e4 <HAL_GPIO_WritePin>
 8004878:	e004      	b.n	8004884 <ReWriteOCD+0x7c>
	else
		HAL_GPIO_WritePin(O3_GPIO_Port, O3_Pin, RESET);
 800487a:	2200      	movs	r2, #0
 800487c:	2180      	movs	r1, #128	; 0x80
 800487e:	4827      	ldr	r0, [pc, #156]	; (800491c <ReWriteOCD+0x114>)
 8004880:	f003 ffb0 	bl	80087e4 <HAL_GPIO_WritePin>
	if(Status_OCD[4])
 8004884:	4b22      	ldr	r3, [pc, #136]	; (8004910 <ReWriteOCD+0x108>)
 8004886:	791b      	ldrb	r3, [r3, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d006      	beq.n	800489a <ReWriteOCD+0x92>
		HAL_GPIO_WritePin(O4_GPIO_Port, O4_Pin, SET);
 800488c:	2201      	movs	r2, #1
 800488e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004892:	4822      	ldr	r0, [pc, #136]	; (800491c <ReWriteOCD+0x114>)
 8004894:	f003 ffa6 	bl	80087e4 <HAL_GPIO_WritePin>
 8004898:	e005      	b.n	80048a6 <ReWriteOCD+0x9e>
	else
		HAL_GPIO_WritePin(O4_GPIO_Port, O4_Pin, RESET);
 800489a:	2200      	movs	r2, #0
 800489c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80048a0:	481e      	ldr	r0, [pc, #120]	; (800491c <ReWriteOCD+0x114>)
 80048a2:	f003 ff9f 	bl	80087e4 <HAL_GPIO_WritePin>
	if(Status_OCD[5])
 80048a6:	4b1a      	ldr	r3, [pc, #104]	; (8004910 <ReWriteOCD+0x108>)
 80048a8:	795b      	ldrb	r3, [r3, #5]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d006      	beq.n	80048bc <ReWriteOCD+0xb4>
		HAL_GPIO_WritePin(O5_GPIO_Port, O5_Pin, SET);
 80048ae:	2201      	movs	r2, #1
 80048b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80048b4:	4819      	ldr	r0, [pc, #100]	; (800491c <ReWriteOCD+0x114>)
 80048b6:	f003 ff95 	bl	80087e4 <HAL_GPIO_WritePin>
 80048ba:	e005      	b.n	80048c8 <ReWriteOCD+0xc0>
	else
		HAL_GPIO_WritePin(O5_GPIO_Port, O5_Pin, RESET);
 80048bc:	2200      	movs	r2, #0
 80048be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80048c2:	4816      	ldr	r0, [pc, #88]	; (800491c <ReWriteOCD+0x114>)
 80048c4:	f003 ff8e 	bl	80087e4 <HAL_GPIO_WritePin>
	if(Status_OCD[6])
 80048c8:	4b11      	ldr	r3, [pc, #68]	; (8004910 <ReWriteOCD+0x108>)
 80048ca:	799b      	ldrb	r3, [r3, #6]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d006      	beq.n	80048de <ReWriteOCD+0xd6>
		HAL_GPIO_WritePin(O6_GPIO_Port, O6_Pin, SET);
 80048d0:	2201      	movs	r2, #1
 80048d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80048d6:	4811      	ldr	r0, [pc, #68]	; (800491c <ReWriteOCD+0x114>)
 80048d8:	f003 ff84 	bl	80087e4 <HAL_GPIO_WritePin>
 80048dc:	e005      	b.n	80048ea <ReWriteOCD+0xe2>
	else
		HAL_GPIO_WritePin(O6_GPIO_Port, O6_Pin, RESET);
 80048de:	2200      	movs	r2, #0
 80048e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80048e4:	480d      	ldr	r0, [pc, #52]	; (800491c <ReWriteOCD+0x114>)
 80048e6:	f003 ff7d 	bl	80087e4 <HAL_GPIO_WritePin>
	if(Status_OCD[7])
 80048ea:	4b09      	ldr	r3, [pc, #36]	; (8004910 <ReWriteOCD+0x108>)
 80048ec:	79db      	ldrb	r3, [r3, #7]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d006      	beq.n	8004900 <ReWriteOCD+0xf8>
		HAL_GPIO_WritePin(O7_GPIO_Port, O7_Pin, SET);
 80048f2:	2201      	movs	r2, #1
 80048f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80048f8:	4808      	ldr	r0, [pc, #32]	; (800491c <ReWriteOCD+0x114>)
 80048fa:	f003 ff73 	bl	80087e4 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(O7_GPIO_Port, O7_Pin, RESET);
}
 80048fe:	e005      	b.n	800490c <ReWriteOCD+0x104>
		HAL_GPIO_WritePin(O7_GPIO_Port, O7_Pin, RESET);
 8004900:	2200      	movs	r2, #0
 8004902:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004906:	4805      	ldr	r0, [pc, #20]	; (800491c <ReWriteOCD+0x114>)
 8004908:	f003 ff6c 	bl	80087e4 <HAL_GPIO_WritePin>
}
 800490c:	bf00      	nop
 800490e:	bd80      	pop	{r7, pc}
 8004910:	20000378 	.word	0x20000378
 8004914:	40020000 	.word	0x40020000
 8004918:	40020400 	.word	0x40020400
 800491c:	40021000 	.word	0x40021000

08004920 <SPI_available>:
		HAL_GPIO_WritePin(WR1_GPIO_Port, WR1_Pin, RESET);
}
//     
//     /
void SPI_available(void)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	af00      	add	r7, sp, #0
	if(flag_iput_spi2)
 8004924:	4bd6      	ldr	r3, [pc, #856]	; (8004c80 <SPI_available+0x360>)
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	2b00      	cmp	r3, #0
 800492a:	f000 8470 	beq.w	800520e <SPI_available+0x8ee>
	{
		switch(SPI_rx_buf[0])	//     !
 800492e:	4bd5      	ldr	r3, [pc, #852]	; (8004c84 <SPI_available+0x364>)
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	3b01      	subs	r3, #1
 8004934:	2b65      	cmp	r3, #101	; 0x65
 8004936:	f200 82de 	bhi.w	8004ef6 <SPI_available+0x5d6>
 800493a:	a201      	add	r2, pc, #4	; (adr r2, 8004940 <SPI_available+0x20>)
 800493c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004940:	08004ad9 	.word	0x08004ad9
 8004944:	08004aeb 	.word	0x08004aeb
 8004948:	08004afd 	.word	0x08004afd
 800494c:	08004b0f 	.word	0x08004b0f
 8004950:	08004b21 	.word	0x08004b21
 8004954:	08004b33 	.word	0x08004b33
 8004958:	08004b45 	.word	0x08004b45
 800495c:	08004b57 	.word	0x08004b57
 8004960:	08004b69 	.word	0x08004b69
 8004964:	08004ef7 	.word	0x08004ef7
 8004968:	08004ef7 	.word	0x08004ef7
 800496c:	08004ef7 	.word	0x08004ef7
 8004970:	08004ef7 	.word	0x08004ef7
 8004974:	08004ef7 	.word	0x08004ef7
 8004978:	08004ef7 	.word	0x08004ef7
 800497c:	08004b7d 	.word	0x08004b7d
 8004980:	08004b91 	.word	0x08004b91
 8004984:	08004ba5 	.word	0x08004ba5
 8004988:	08004bb9 	.word	0x08004bb9
 800498c:	08004bcd 	.word	0x08004bcd
 8004990:	08004be1 	.word	0x08004be1
 8004994:	08004bf5 	.word	0x08004bf5
 8004998:	08004c09 	.word	0x08004c09
 800499c:	08004c1d 	.word	0x08004c1d
 80049a0:	08004c31 	.word	0x08004c31
 80049a4:	08004ef7 	.word	0x08004ef7
 80049a8:	08004ef7 	.word	0x08004ef7
 80049ac:	08004ef7 	.word	0x08004ef7
 80049b0:	08004ef7 	.word	0x08004ef7
 80049b4:	08004ef7 	.word	0x08004ef7
 80049b8:	08004ef7 	.word	0x08004ef7
 80049bc:	08004c45 	.word	0x08004c45
 80049c0:	08004c59 	.word	0x08004c59
 80049c4:	08004c6d 	.word	0x08004c6d
 80049c8:	08004ca1 	.word	0x08004ca1
 80049cc:	08004cb5 	.word	0x08004cb5
 80049d0:	08004cc9 	.word	0x08004cc9
 80049d4:	08004cdd 	.word	0x08004cdd
 80049d8:	08004cf1 	.word	0x08004cf1
 80049dc:	08004d05 	.word	0x08004d05
 80049e0:	08004d19 	.word	0x08004d19
 80049e4:	08004ef7 	.word	0x08004ef7
 80049e8:	08004ef7 	.word	0x08004ef7
 80049ec:	08004ef7 	.word	0x08004ef7
 80049f0:	08004ef7 	.word	0x08004ef7
 80049f4:	08004ef7 	.word	0x08004ef7
 80049f8:	08004ef7 	.word	0x08004ef7
 80049fc:	08004d2d 	.word	0x08004d2d
 8004a00:	08004d41 	.word	0x08004d41
 8004a04:	08004d55 	.word	0x08004d55
 8004a08:	08004d69 	.word	0x08004d69
 8004a0c:	08004d7b 	.word	0x08004d7b
 8004a10:	08004d8d 	.word	0x08004d8d
 8004a14:	08004d9f 	.word	0x08004d9f
 8004a18:	08004db1 	.word	0x08004db1
 8004a1c:	08004dc3 	.word	0x08004dc3
 8004a20:	08004dd5 	.word	0x08004dd5
 8004a24:	08004ef7 	.word	0x08004ef7
 8004a28:	08004ef7 	.word	0x08004ef7
 8004a2c:	08004ef7 	.word	0x08004ef7
 8004a30:	08004ef7 	.word	0x08004ef7
 8004a34:	08004ef7 	.word	0x08004ef7
 8004a38:	08004ef7 	.word	0x08004ef7
 8004a3c:	08004de7 	.word	0x08004de7
 8004a40:	08004ef7 	.word	0x08004ef7
 8004a44:	08004ef7 	.word	0x08004ef7
 8004a48:	08004ef7 	.word	0x08004ef7
 8004a4c:	08004ef7 	.word	0x08004ef7
 8004a50:	08004ef7 	.word	0x08004ef7
 8004a54:	08004ef7 	.word	0x08004ef7
 8004a58:	08004ef7 	.word	0x08004ef7
 8004a5c:	08004ef7 	.word	0x08004ef7
 8004a60:	08004df9 	.word	0x08004df9
 8004a64:	08004ef7 	.word	0x08004ef7
 8004a68:	08004ef7 	.word	0x08004ef7
 8004a6c:	08004ef7 	.word	0x08004ef7
 8004a70:	08004ef7 	.word	0x08004ef7
 8004a74:	08004ef7 	.word	0x08004ef7
 8004a78:	08004ef7 	.word	0x08004ef7
 8004a7c:	08004e0b 	.word	0x08004e0b
 8004a80:	08004e1d 	.word	0x08004e1d
 8004a84:	08004e2f 	.word	0x08004e2f
 8004a88:	08004e41 	.word	0x08004e41
 8004a8c:	08004e55 	.word	0x08004e55
 8004a90:	08004e69 	.word	0x08004e69
 8004a94:	08004e7d 	.word	0x08004e7d
 8004a98:	08004e91 	.word	0x08004e91
 8004a9c:	08004ea3 	.word	0x08004ea3
 8004aa0:	08004eb5 	.word	0x08004eb5
 8004aa4:	08004ef7 	.word	0x08004ef7
 8004aa8:	08004ef7 	.word	0x08004ef7
 8004aac:	08004ef7 	.word	0x08004ef7
 8004ab0:	08004ef7 	.word	0x08004ef7
 8004ab4:	08004ef7 	.word	0x08004ef7
 8004ab8:	08004ef7 	.word	0x08004ef7
 8004abc:	08004ee5 	.word	0x08004ee5
 8004ac0:	08004ef7 	.word	0x08004ef7
 8004ac4:	08004ef7 	.word	0x08004ef7
 8004ac8:	08004ef7 	.word	0x08004ef7
 8004acc:	08004ef7 	.word	0x08004ef7
 8004ad0:	08004ef7 	.word	0x08004ef7
 8004ad4:	08004ef7 	.word	0x08004ef7
		{
				//------------------------ ------------------------
			case OC0_ON:
				Status_OCD[0] = 1;
 8004ad8:	4b6b      	ldr	r3, [pc, #428]	; (8004c88 <SPI_available+0x368>)
 8004ada:	2201      	movs	r2, #1
 8004adc:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(O0_GPIO_Port, O0_Pin, SET);
 8004ade:	2201      	movs	r2, #1
 8004ae0:	2101      	movs	r1, #1
 8004ae2:	486a      	ldr	r0, [pc, #424]	; (8004c8c <SPI_available+0x36c>)
 8004ae4:	f003 fe7e 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004ae8:	e205      	b.n	8004ef6 <SPI_available+0x5d6>
			case OC0_OFF:
				Status_OCD[0] = 0;
 8004aea:	4b67      	ldr	r3, [pc, #412]	; (8004c88 <SPI_available+0x368>)
 8004aec:	2200      	movs	r2, #0
 8004aee:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(O0_GPIO_Port, O0_Pin, RESET);
 8004af0:	2200      	movs	r2, #0
 8004af2:	2101      	movs	r1, #1
 8004af4:	4865      	ldr	r0, [pc, #404]	; (8004c8c <SPI_available+0x36c>)
 8004af6:	f003 fe75 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004afa:	e1fc      	b.n	8004ef6 <SPI_available+0x5d6>
			case OC1_ON:
				Status_OCD[1] = 1;
 8004afc:	4b62      	ldr	r3, [pc, #392]	; (8004c88 <SPI_available+0x368>)
 8004afe:	2201      	movs	r2, #1
 8004b00:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(O1_GPIO_Port, O1_Pin, SET);
 8004b02:	2201      	movs	r2, #1
 8004b04:	2101      	movs	r1, #1
 8004b06:	4862      	ldr	r0, [pc, #392]	; (8004c90 <SPI_available+0x370>)
 8004b08:	f003 fe6c 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004b0c:	e1f3      	b.n	8004ef6 <SPI_available+0x5d6>
			case OC1_OFF:
				Status_OCD[1] = 0;
 8004b0e:	4b5e      	ldr	r3, [pc, #376]	; (8004c88 <SPI_available+0x368>)
 8004b10:	2200      	movs	r2, #0
 8004b12:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(O1_GPIO_Port, O1_Pin, RESET);
 8004b14:	2200      	movs	r2, #0
 8004b16:	2101      	movs	r1, #1
 8004b18:	485d      	ldr	r0, [pc, #372]	; (8004c90 <SPI_available+0x370>)
 8004b1a:	f003 fe63 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004b1e:	e1ea      	b.n	8004ef6 <SPI_available+0x5d6>
			case OC2_ON:
				Status_OCD[2] = 1;
 8004b20:	4b59      	ldr	r3, [pc, #356]	; (8004c88 <SPI_available+0x368>)
 8004b22:	2201      	movs	r2, #1
 8004b24:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(O2_GPIO_Port, O2_Pin, SET);
 8004b26:	2201      	movs	r2, #1
 8004b28:	2102      	movs	r1, #2
 8004b2a:	4859      	ldr	r0, [pc, #356]	; (8004c90 <SPI_available+0x370>)
 8004b2c:	f003 fe5a 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004b30:	e1e1      	b.n	8004ef6 <SPI_available+0x5d6>
			case OC2_OFF:
				Status_OCD[2] = 0;
 8004b32:	4b55      	ldr	r3, [pc, #340]	; (8004c88 <SPI_available+0x368>)
 8004b34:	2200      	movs	r2, #0
 8004b36:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(O2_GPIO_Port, O2_Pin, RESET);
 8004b38:	2200      	movs	r2, #0
 8004b3a:	2102      	movs	r1, #2
 8004b3c:	4854      	ldr	r0, [pc, #336]	; (8004c90 <SPI_available+0x370>)
 8004b3e:	f003 fe51 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004b42:	e1d8      	b.n	8004ef6 <SPI_available+0x5d6>
			case OC3_ON:
				Status_OCD[3] = 1;
 8004b44:	4b50      	ldr	r3, [pc, #320]	; (8004c88 <SPI_available+0x368>)
 8004b46:	2201      	movs	r2, #1
 8004b48:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(O3_GPIO_Port, O3_Pin, SET);
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	2180      	movs	r1, #128	; 0x80
 8004b4e:	4851      	ldr	r0, [pc, #324]	; (8004c94 <SPI_available+0x374>)
 8004b50:	f003 fe48 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004b54:	e1cf      	b.n	8004ef6 <SPI_available+0x5d6>
			case OC3_OFF:
				Status_OCD[3] = 0;
 8004b56:	4b4c      	ldr	r3, [pc, #304]	; (8004c88 <SPI_available+0x368>)
 8004b58:	2200      	movs	r2, #0
 8004b5a:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(O3_GPIO_Port, O3_Pin, RESET);
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	2180      	movs	r1, #128	; 0x80
 8004b60:	484c      	ldr	r0, [pc, #304]	; (8004c94 <SPI_available+0x374>)
 8004b62:	f003 fe3f 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004b66:	e1c6      	b.n	8004ef6 <SPI_available+0x5d6>
			case OC4_ON:
				Status_OCD[4] = 1;
 8004b68:	4b47      	ldr	r3, [pc, #284]	; (8004c88 <SPI_available+0x368>)
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	711a      	strb	r2, [r3, #4]
				HAL_GPIO_WritePin(O4_GPIO_Port, O4_Pin, SET);
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b74:	4847      	ldr	r0, [pc, #284]	; (8004c94 <SPI_available+0x374>)
 8004b76:	f003 fe35 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004b7a:	e1bc      	b.n	8004ef6 <SPI_available+0x5d6>
			case OC4_OFF:
				Status_OCD[4] = 0;
 8004b7c:	4b42      	ldr	r3, [pc, #264]	; (8004c88 <SPI_available+0x368>)
 8004b7e:	2200      	movs	r2, #0
 8004b80:	711a      	strb	r2, [r3, #4]
				HAL_GPIO_WritePin(O4_GPIO_Port, O4_Pin, RESET);
 8004b82:	2200      	movs	r2, #0
 8004b84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b88:	4842      	ldr	r0, [pc, #264]	; (8004c94 <SPI_available+0x374>)
 8004b8a:	f003 fe2b 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004b8e:	e1b2      	b.n	8004ef6 <SPI_available+0x5d6>
			case OC5_ON:
				Status_OCD[5] = 1;
 8004b90:	4b3d      	ldr	r3, [pc, #244]	; (8004c88 <SPI_available+0x368>)
 8004b92:	2201      	movs	r2, #1
 8004b94:	715a      	strb	r2, [r3, #5]
				HAL_GPIO_WritePin(O5_GPIO_Port, O5_Pin, SET);
 8004b96:	2201      	movs	r2, #1
 8004b98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004b9c:	483d      	ldr	r0, [pc, #244]	; (8004c94 <SPI_available+0x374>)
 8004b9e:	f003 fe21 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004ba2:	e1a8      	b.n	8004ef6 <SPI_available+0x5d6>
			case OC5_OFF:
				Status_OCD[5] = 0;
 8004ba4:	4b38      	ldr	r3, [pc, #224]	; (8004c88 <SPI_available+0x368>)
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	715a      	strb	r2, [r3, #5]
				HAL_GPIO_WritePin(O5_GPIO_Port, O5_Pin, RESET);
 8004baa:	2200      	movs	r2, #0
 8004bac:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004bb0:	4838      	ldr	r0, [pc, #224]	; (8004c94 <SPI_available+0x374>)
 8004bb2:	f003 fe17 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004bb6:	e19e      	b.n	8004ef6 <SPI_available+0x5d6>
			case OC6_ON:
				Status_OCD[6] = 1;
 8004bb8:	4b33      	ldr	r3, [pc, #204]	; (8004c88 <SPI_available+0x368>)
 8004bba:	2201      	movs	r2, #1
 8004bbc:	719a      	strb	r2, [r3, #6]
				HAL_GPIO_WritePin(O6_GPIO_Port, O6_Pin, SET);
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004bc4:	4833      	ldr	r0, [pc, #204]	; (8004c94 <SPI_available+0x374>)
 8004bc6:	f003 fe0d 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004bca:	e194      	b.n	8004ef6 <SPI_available+0x5d6>
			case OC6_OFF:
				Status_OCD[6] = 0;
 8004bcc:	4b2e      	ldr	r3, [pc, #184]	; (8004c88 <SPI_available+0x368>)
 8004bce:	2200      	movs	r2, #0
 8004bd0:	719a      	strb	r2, [r3, #6]
				HAL_GPIO_WritePin(O6_GPIO_Port, O6_Pin, RESET);
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004bd8:	482e      	ldr	r0, [pc, #184]	; (8004c94 <SPI_available+0x374>)
 8004bda:	f003 fe03 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004bde:	e18a      	b.n	8004ef6 <SPI_available+0x5d6>
			case OC7_ON:
				Status_OCD[7] = 1;
 8004be0:	4b29      	ldr	r3, [pc, #164]	; (8004c88 <SPI_available+0x368>)
 8004be2:	2201      	movs	r2, #1
 8004be4:	71da      	strb	r2, [r3, #7]
				HAL_GPIO_WritePin(O7_GPIO_Port, O7_Pin, SET);
 8004be6:	2201      	movs	r2, #1
 8004be8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004bec:	4829      	ldr	r0, [pc, #164]	; (8004c94 <SPI_available+0x374>)
 8004bee:	f003 fdf9 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004bf2:	e180      	b.n	8004ef6 <SPI_available+0x5d6>
			case OC7_OFF:
				Status_OCD[7] = 0;
 8004bf4:	4b24      	ldr	r3, [pc, #144]	; (8004c88 <SPI_available+0x368>)
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	71da      	strb	r2, [r3, #7]
				HAL_GPIO_WritePin(O7_GPIO_Port, O7_Pin, RESET);
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004c00:	4824      	ldr	r0, [pc, #144]	; (8004c94 <SPI_available+0x374>)
 8004c02:	f003 fdef 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004c06:	e176      	b.n	8004ef6 <SPI_available+0x5d6>
				//------------------------------------------------------------------
				//-------------------------- --------------------------
			case DIN0_R:
				Status_DIN[0] = 1;
 8004c08:	4b23      	ldr	r3, [pc, #140]	; (8004c98 <SPI_available+0x378>)
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(IN0_GPIO_Port, IN0_Pin, SET);
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004c14:	4821      	ldr	r0, [pc, #132]	; (8004c9c <SPI_available+0x37c>)
 8004c16:	f003 fde5 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004c1a:	e16c      	b.n	8004ef6 <SPI_available+0x5d6>
			case DIN0_F:
				Status_DIN[0] = 0;
 8004c1c:	4b1e      	ldr	r3, [pc, #120]	; (8004c98 <SPI_available+0x378>)
 8004c1e:	2200      	movs	r2, #0
 8004c20:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(IN0_GPIO_Port, IN0_Pin, RESET);
 8004c22:	2200      	movs	r2, #0
 8004c24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004c28:	481c      	ldr	r0, [pc, #112]	; (8004c9c <SPI_available+0x37c>)
 8004c2a:	f003 fddb 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004c2e:	e162      	b.n	8004ef6 <SPI_available+0x5d6>
			case DIN1_R:
				Status_DIN[1] = 1;
 8004c30:	4b19      	ldr	r3, [pc, #100]	; (8004c98 <SPI_available+0x378>)
 8004c32:	2201      	movs	r2, #1
 8004c34:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, SET);
 8004c36:	2201      	movs	r2, #1
 8004c38:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004c3c:	4817      	ldr	r0, [pc, #92]	; (8004c9c <SPI_available+0x37c>)
 8004c3e:	f003 fdd1 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004c42:	e158      	b.n	8004ef6 <SPI_available+0x5d6>
			case DIN1_F:
				Status_DIN[1] = 0;
 8004c44:	4b14      	ldr	r3, [pc, #80]	; (8004c98 <SPI_available+0x378>)
 8004c46:	2200      	movs	r2, #0
 8004c48:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, RESET);
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004c50:	4812      	ldr	r0, [pc, #72]	; (8004c9c <SPI_available+0x37c>)
 8004c52:	f003 fdc7 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004c56:	e14e      	b.n	8004ef6 <SPI_available+0x5d6>
			case DIN2_R:
				Status_DIN[2] = 1;
 8004c58:	4b0f      	ldr	r3, [pc, #60]	; (8004c98 <SPI_available+0x378>)
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, SET);
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004c64:	480d      	ldr	r0, [pc, #52]	; (8004c9c <SPI_available+0x37c>)
 8004c66:	f003 fdbd 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004c6a:	e144      	b.n	8004ef6 <SPI_available+0x5d6>
			case DIN2_F:
				Status_DIN[2] = 0;
 8004c6c:	4b0a      	ldr	r3, [pc, #40]	; (8004c98 <SPI_available+0x378>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, RESET);
 8004c72:	2200      	movs	r2, #0
 8004c74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004c78:	4808      	ldr	r0, [pc, #32]	; (8004c9c <SPI_available+0x37c>)
 8004c7a:	f003 fdb3 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004c7e:	e13a      	b.n	8004ef6 <SPI_available+0x5d6>
 8004c80:	2000038d 	.word	0x2000038d
 8004c84:	20000388 	.word	0x20000388
 8004c88:	20000378 	.word	0x20000378
 8004c8c:	40020000 	.word	0x40020000
 8004c90:	40020400 	.word	0x40020400
 8004c94:	40021000 	.word	0x40021000
 8004c98:	20000368 	.word	0x20000368
 8004c9c:	40020c00 	.word	0x40020c00
			case DIN3_R:
				Status_DIN[3] = 1;
 8004ca0:	4b89      	ldr	r3, [pc, #548]	; (8004ec8 <SPI_available+0x5a8>)
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, SET);
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004cac:	4887      	ldr	r0, [pc, #540]	; (8004ecc <SPI_available+0x5ac>)
 8004cae:	f003 fd99 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004cb2:	e120      	b.n	8004ef6 <SPI_available+0x5d6>
			case DIN3_F:
				Status_DIN[3] = 0;
 8004cb4:	4b84      	ldr	r3, [pc, #528]	; (8004ec8 <SPI_available+0x5a8>)
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, RESET);
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004cc0:	4882      	ldr	r0, [pc, #520]	; (8004ecc <SPI_available+0x5ac>)
 8004cc2:	f003 fd8f 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004cc6:	e116      	b.n	8004ef6 <SPI_available+0x5d6>
			case DIN4_R:
				Status_DIN[4] = 1;
 8004cc8:	4b7f      	ldr	r3, [pc, #508]	; (8004ec8 <SPI_available+0x5a8>)
 8004cca:	2201      	movs	r2, #1
 8004ccc:	711a      	strb	r2, [r3, #4]
				HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, SET);
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004cd4:	487d      	ldr	r0, [pc, #500]	; (8004ecc <SPI_available+0x5ac>)
 8004cd6:	f003 fd85 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004cda:	e10c      	b.n	8004ef6 <SPI_available+0x5d6>
			case DIN4_F:
				Status_DIN[4] = 0;
 8004cdc:	4b7a      	ldr	r3, [pc, #488]	; (8004ec8 <SPI_available+0x5a8>)
 8004cde:	2200      	movs	r2, #0
 8004ce0:	711a      	strb	r2, [r3, #4]
				HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, RESET);
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004ce8:	4878      	ldr	r0, [pc, #480]	; (8004ecc <SPI_available+0x5ac>)
 8004cea:	f003 fd7b 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004cee:	e102      	b.n	8004ef6 <SPI_available+0x5d6>
			case DIN5_R:
				Status_DIN[5] = 1;
 8004cf0:	4b75      	ldr	r3, [pc, #468]	; (8004ec8 <SPI_available+0x5a8>)
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	715a      	strb	r2, [r3, #5]
				HAL_GPIO_WritePin(IN5_GPIO_Port, IN5_Pin, SET);
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004cfc:	4873      	ldr	r0, [pc, #460]	; (8004ecc <SPI_available+0x5ac>)
 8004cfe:	f003 fd71 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004d02:	e0f8      	b.n	8004ef6 <SPI_available+0x5d6>
			case DIN5_F:
				Status_DIN[5] = 0;
 8004d04:	4b70      	ldr	r3, [pc, #448]	; (8004ec8 <SPI_available+0x5a8>)
 8004d06:	2200      	movs	r2, #0
 8004d08:	715a      	strb	r2, [r3, #5]
				HAL_GPIO_WritePin(IN5_GPIO_Port, IN5_Pin, RESET);
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d10:	486e      	ldr	r0, [pc, #440]	; (8004ecc <SPI_available+0x5ac>)
 8004d12:	f003 fd67 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004d16:	e0ee      	b.n	8004ef6 <SPI_available+0x5d6>
			case DIN6_R:
				Status_DIN[6] = 1;
 8004d18:	4b6b      	ldr	r3, [pc, #428]	; (8004ec8 <SPI_available+0x5a8>)
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	719a      	strb	r2, [r3, #6]
				HAL_GPIO_WritePin(IN6_GPIO_Port, IN6_Pin, SET);
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d24:	4869      	ldr	r0, [pc, #420]	; (8004ecc <SPI_available+0x5ac>)
 8004d26:	f003 fd5d 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004d2a:	e0e4      	b.n	8004ef6 <SPI_available+0x5d6>
			case DIN6_F:
				Status_DIN[6] = 0;
 8004d2c:	4b66      	ldr	r3, [pc, #408]	; (8004ec8 <SPI_available+0x5a8>)
 8004d2e:	2200      	movs	r2, #0
 8004d30:	719a      	strb	r2, [r3, #6]
				HAL_GPIO_WritePin(IN6_GPIO_Port, IN6_Pin, RESET);
 8004d32:	2200      	movs	r2, #0
 8004d34:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d38:	4864      	ldr	r0, [pc, #400]	; (8004ecc <SPI_available+0x5ac>)
 8004d3a:	f003 fd53 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004d3e:	e0da      	b.n	8004ef6 <SPI_available+0x5d6>
			case DIN7_R:
				Status_DIN[7] = 1;
 8004d40:	4b61      	ldr	r3, [pc, #388]	; (8004ec8 <SPI_available+0x5a8>)
 8004d42:	2201      	movs	r2, #1
 8004d44:	71da      	strb	r2, [r3, #7]
				HAL_GPIO_WritePin(IN7_GPIO_Port, IN7_Pin, SET);
 8004d46:	2201      	movs	r2, #1
 8004d48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d4c:	485f      	ldr	r0, [pc, #380]	; (8004ecc <SPI_available+0x5ac>)
 8004d4e:	f003 fd49 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004d52:	e0d0      	b.n	8004ef6 <SPI_available+0x5d6>
			case DIN7_F:
				Status_DIN[7] = 0;
 8004d54:	4b5c      	ldr	r3, [pc, #368]	; (8004ec8 <SPI_available+0x5a8>)
 8004d56:	2200      	movs	r2, #0
 8004d58:	71da      	strb	r2, [r3, #7]
				HAL_GPIO_WritePin(IN7_GPIO_Port, IN7_Pin, RESET);
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d60:	485a      	ldr	r0, [pc, #360]	; (8004ecc <SPI_available+0x5ac>)
 8004d62:	f003 fd3f 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004d66:	e0c6      	b.n	8004ef6 <SPI_available+0x5d6>
				//------------------------------------------------------------------
				//------------------------- -------------------------
			case AIN0_ON:
				Status_AIN[0] = 1;
 8004d68:	4b59      	ldr	r3, [pc, #356]	; (8004ed0 <SPI_available+0x5b0>)
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(AIN0_GPIO_Port, AIN0_Pin, SET);
 8004d6e:	2201      	movs	r2, #1
 8004d70:	2108      	movs	r1, #8
 8004d72:	4858      	ldr	r0, [pc, #352]	; (8004ed4 <SPI_available+0x5b4>)
 8004d74:	f003 fd36 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004d78:	e0bd      	b.n	8004ef6 <SPI_available+0x5d6>
			case AIN0_OFF:
				Status_AIN[0] = 0;
 8004d7a:	4b55      	ldr	r3, [pc, #340]	; (8004ed0 <SPI_available+0x5b0>)
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(AIN0_GPIO_Port, AIN0_Pin, RESET);
 8004d80:	2200      	movs	r2, #0
 8004d82:	2108      	movs	r1, #8
 8004d84:	4853      	ldr	r0, [pc, #332]	; (8004ed4 <SPI_available+0x5b4>)
 8004d86:	f003 fd2d 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004d8a:	e0b4      	b.n	8004ef6 <SPI_available+0x5d6>
			case AIN1_ON:
				Status_AIN[1] = 1;
 8004d8c:	4b50      	ldr	r3, [pc, #320]	; (8004ed0 <SPI_available+0x5b0>)
 8004d8e:	2201      	movs	r2, #1
 8004d90:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, SET);
 8004d92:	2201      	movs	r2, #1
 8004d94:	2110      	movs	r1, #16
 8004d96:	484f      	ldr	r0, [pc, #316]	; (8004ed4 <SPI_available+0x5b4>)
 8004d98:	f003 fd24 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004d9c:	e0ab      	b.n	8004ef6 <SPI_available+0x5d6>
			case AIN1_OFF:
				Status_AIN[1] = 0;
 8004d9e:	4b4c      	ldr	r3, [pc, #304]	; (8004ed0 <SPI_available+0x5b0>)
 8004da0:	2200      	movs	r2, #0
 8004da2:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, RESET);
 8004da4:	2200      	movs	r2, #0
 8004da6:	2110      	movs	r1, #16
 8004da8:	484a      	ldr	r0, [pc, #296]	; (8004ed4 <SPI_available+0x5b4>)
 8004daa:	f003 fd1b 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004dae:	e0a2      	b.n	8004ef6 <SPI_available+0x5d6>
			case AIN2_ON:
				Status_AIN[2] = 1;
 8004db0:	4b47      	ldr	r3, [pc, #284]	; (8004ed0 <SPI_available+0x5b0>)
 8004db2:	2201      	movs	r2, #1
 8004db4:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, SET);
 8004db6:	2201      	movs	r2, #1
 8004db8:	2120      	movs	r1, #32
 8004dba:	4846      	ldr	r0, [pc, #280]	; (8004ed4 <SPI_available+0x5b4>)
 8004dbc:	f003 fd12 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004dc0:	e099      	b.n	8004ef6 <SPI_available+0x5d6>
			case AIN2_OFF:
				Status_AIN[2] = 0;
 8004dc2:	4b43      	ldr	r3, [pc, #268]	; (8004ed0 <SPI_available+0x5b0>)
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, RESET);
 8004dc8:	2200      	movs	r2, #0
 8004dca:	2120      	movs	r1, #32
 8004dcc:	4841      	ldr	r0, [pc, #260]	; (8004ed4 <SPI_available+0x5b4>)
 8004dce:	f003 fd09 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004dd2:	e090      	b.n	8004ef6 <SPI_available+0x5d6>
			case AIN3_ON:
				Status_AIN[3] = 1;
 8004dd4:	4b3e      	ldr	r3, [pc, #248]	; (8004ed0 <SPI_available+0x5b0>)
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(AIN3_GPIO_Port, AIN3_Pin, SET);
 8004dda:	2201      	movs	r2, #1
 8004ddc:	2140      	movs	r1, #64	; 0x40
 8004dde:	483d      	ldr	r0, [pc, #244]	; (8004ed4 <SPI_available+0x5b4>)
 8004de0:	f003 fd00 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004de4:	e087      	b.n	8004ef6 <SPI_available+0x5d6>
			case AIN3_OFF:
				Status_AIN[3] = 0;
 8004de6:	4b3a      	ldr	r3, [pc, #232]	; (8004ed0 <SPI_available+0x5b0>)
 8004de8:	2200      	movs	r2, #0
 8004dea:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(AIN3_GPIO_Port, AIN3_Pin, RESET);
 8004dec:	2200      	movs	r2, #0
 8004dee:	2140      	movs	r1, #64	; 0x40
 8004df0:	4838      	ldr	r0, [pc, #224]	; (8004ed4 <SPI_available+0x5b4>)
 8004df2:	f003 fcf7 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004df6:	e07e      	b.n	8004ef6 <SPI_available+0x5d6>
				//------------------------------------------------------------------
				//---------------------------- ----------------------------
			case PWM0_ON:
				Status_PWM[0] = 1;
 8004df8:	4b37      	ldr	r3, [pc, #220]	; (8004ed8 <SPI_available+0x5b8>)
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(PWM0_GPIO_Port, PWM0_Pin, SET);
 8004dfe:	2201      	movs	r2, #1
 8004e00:	2140      	movs	r1, #64	; 0x40
 8004e02:	4836      	ldr	r0, [pc, #216]	; (8004edc <SPI_available+0x5bc>)
 8004e04:	f003 fcee 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004e08:	e075      	b.n	8004ef6 <SPI_available+0x5d6>
			case PWM0_OFF:
				Status_PWM[0] = 0;
 8004e0a:	4b33      	ldr	r3, [pc, #204]	; (8004ed8 <SPI_available+0x5b8>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(PWM0_GPIO_Port, PWM0_Pin, RESET);
 8004e10:	2200      	movs	r2, #0
 8004e12:	2140      	movs	r1, #64	; 0x40
 8004e14:	4831      	ldr	r0, [pc, #196]	; (8004edc <SPI_available+0x5bc>)
 8004e16:	f003 fce5 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004e1a:	e06c      	b.n	8004ef6 <SPI_available+0x5d6>
			case PWM1_ON:
				Status_PWM[1] = 1;
 8004e1c:	4b2e      	ldr	r3, [pc, #184]	; (8004ed8 <SPI_available+0x5b8>)
 8004e1e:	2201      	movs	r2, #1
 8004e20:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(PWM1_GPIO_Port, PWM1_Pin, SET);
 8004e22:	2201      	movs	r2, #1
 8004e24:	2180      	movs	r1, #128	; 0x80
 8004e26:	482d      	ldr	r0, [pc, #180]	; (8004edc <SPI_available+0x5bc>)
 8004e28:	f003 fcdc 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004e2c:	e063      	b.n	8004ef6 <SPI_available+0x5d6>
			case PWM1_OFF:
				Status_PWM[1] = 0;
 8004e2e:	4b2a      	ldr	r3, [pc, #168]	; (8004ed8 <SPI_available+0x5b8>)
 8004e30:	2200      	movs	r2, #0
 8004e32:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(PWM1_GPIO_Port, PWM1_Pin, RESET);
 8004e34:	2200      	movs	r2, #0
 8004e36:	2180      	movs	r1, #128	; 0x80
 8004e38:	4828      	ldr	r0, [pc, #160]	; (8004edc <SPI_available+0x5bc>)
 8004e3a:	f003 fcd3 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004e3e:	e05a      	b.n	8004ef6 <SPI_available+0x5d6>
			case PWM2_ON:
				Status_PWM[2] = 1;
 8004e40:	4b25      	ldr	r3, [pc, #148]	; (8004ed8 <SPI_available+0x5b8>)
 8004e42:	2201      	movs	r2, #1
 8004e44:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(PWM2_GPIO_Port, PWM2_Pin, SET);
 8004e46:	2201      	movs	r2, #1
 8004e48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e4c:	4823      	ldr	r0, [pc, #140]	; (8004edc <SPI_available+0x5bc>)
 8004e4e:	f003 fcc9 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004e52:	e050      	b.n	8004ef6 <SPI_available+0x5d6>
			case PWM2_OFF:
				Status_PWM[2] = 0;
 8004e54:	4b20      	ldr	r3, [pc, #128]	; (8004ed8 <SPI_available+0x5b8>)
 8004e56:	2200      	movs	r2, #0
 8004e58:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(PWM2_GPIO_Port, PWM2_Pin, RESET);
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e60:	481e      	ldr	r0, [pc, #120]	; (8004edc <SPI_available+0x5bc>)
 8004e62:	f003 fcbf 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004e66:	e046      	b.n	8004ef6 <SPI_available+0x5d6>
			case PWM3_ON:
				Status_PWM[3] = 1;
 8004e68:	4b1b      	ldr	r3, [pc, #108]	; (8004ed8 <SPI_available+0x5b8>)
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(PWM3_GPIO_Port, PWM3_Pin, SET);
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004e74:	4819      	ldr	r0, [pc, #100]	; (8004edc <SPI_available+0x5bc>)
 8004e76:	f003 fcb5 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004e7a:	e03c      	b.n	8004ef6 <SPI_available+0x5d6>
			case PWM3_OFF:
				Status_PWM[3] = 0;
 8004e7c:	4b16      	ldr	r3, [pc, #88]	; (8004ed8 <SPI_available+0x5b8>)
 8004e7e:	2200      	movs	r2, #0
 8004e80:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(PWM3_GPIO_Port, PWM3_Pin, RESET);
 8004e82:	2200      	movs	r2, #0
 8004e84:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004e88:	4814      	ldr	r0, [pc, #80]	; (8004edc <SPI_available+0x5bc>)
 8004e8a:	f003 fcab 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004e8e:	e032      	b.n	8004ef6 <SPI_available+0x5d6>
				//------------------------------------------------------------------
				//-------------------------- 1-Wire---------------------------
			case WR0_ON:
				Status_1WR[0] = 1;
 8004e90:	4b13      	ldr	r3, [pc, #76]	; (8004ee0 <SPI_available+0x5c0>)
 8004e92:	2201      	movs	r2, #1
 8004e94:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(WR0_GPIO_Port, WR0_Pin, SET);
 8004e96:	2201      	movs	r2, #1
 8004e98:	2101      	movs	r1, #1
 8004e9a:	480c      	ldr	r0, [pc, #48]	; (8004ecc <SPI_available+0x5ac>)
 8004e9c:	f003 fca2 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004ea0:	e029      	b.n	8004ef6 <SPI_available+0x5d6>
			case WR0_OFF:
				Status_1WR[0] = 0;
 8004ea2:	4b0f      	ldr	r3, [pc, #60]	; (8004ee0 <SPI_available+0x5c0>)
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(WR0_GPIO_Port, WR0_Pin, RESET);
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	2101      	movs	r1, #1
 8004eac:	4807      	ldr	r0, [pc, #28]	; (8004ecc <SPI_available+0x5ac>)
 8004eae:	f003 fc99 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004eb2:	e020      	b.n	8004ef6 <SPI_available+0x5d6>
			case WR1_ON:
				Status_1WR[1] = 1;
 8004eb4:	4b0a      	ldr	r3, [pc, #40]	; (8004ee0 <SPI_available+0x5c0>)
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(WR1_GPIO_Port, WR1_Pin, SET);
 8004eba:	2201      	movs	r2, #1
 8004ebc:	2102      	movs	r1, #2
 8004ebe:	4803      	ldr	r0, [pc, #12]	; (8004ecc <SPI_available+0x5ac>)
 8004ec0:	f003 fc90 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004ec4:	e017      	b.n	8004ef6 <SPI_available+0x5d6>
 8004ec6:	bf00      	nop
 8004ec8:	20000368 	.word	0x20000368
 8004ecc:	40020c00 	.word	0x40020c00
 8004ed0:	20000360 	.word	0x20000360
 8004ed4:	40020000 	.word	0x40020000
 8004ed8:	20000370 	.word	0x20000370
 8004edc:	40020800 	.word	0x40020800
 8004ee0:	20000380 	.word	0x20000380
			case WR1_OFF:
				Status_1WR[1] = 0;
 8004ee4:	4ba1      	ldr	r3, [pc, #644]	; (800516c <SPI_available+0x84c>)
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(WR1_GPIO_Port, WR1_Pin, RESET);
 8004eea:	2200      	movs	r2, #0
 8004eec:	2102      	movs	r1, #2
 8004eee:	48a0      	ldr	r0, [pc, #640]	; (8005170 <SPI_available+0x850>)
 8004ef0:	f003 fc78 	bl	80087e4 <HAL_GPIO_WritePin>
				break;
 8004ef4:	bf00      	nop
				break;
			case INTERFACE_TEST:
				break;
				//------------------------------------------------------------------
		}
		if(SPI_rx_buf[0] == MCU_OUTPUT)
 8004ef6:	4b9f      	ldr	r3, [pc, #636]	; (8005174 <SPI_available+0x854>)
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	2bc0      	cmp	r3, #192	; 0xc0
 8004efc:	d136      	bne.n	8004f6c <SPI_available+0x64c>
		{
			tp = 1;
 8004efe:	4b9e      	ldr	r3, [pc, #632]	; (8005178 <SPI_available+0x858>)
 8004f00:	2201      	movs	r2, #1
 8004f02:	701a      	strb	r2, [r3, #0]
			tp1 = 1;
 8004f04:	4b9d      	ldr	r3, [pc, #628]	; (800517c <SPI_available+0x85c>)
 8004f06:	2201      	movs	r2, #1
 8004f08:	701a      	strb	r2, [r3, #0]
			SEND_str("start\n");
 8004f0a:	489d      	ldr	r0, [pc, #628]	; (8005180 <SPI_available+0x860>)
 8004f0c:	f7fd f800 	bl	8001f10 <SEND_str>
			SEND_str("status_OCD ");
 8004f10:	489c      	ldr	r0, [pc, #624]	; (8005184 <SPI_available+0x864>)
 8004f12:	f7fc fffd 	bl	8001f10 <SEND_str>
			USART_Tx(Status_OCD[0]);
 8004f16:	4b9c      	ldr	r3, [pc, #624]	; (8005188 <SPI_available+0x868>)
 8004f18:	781b      	ldrb	r3, [r3, #0]
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f7fc ffe0 	bl	8001ee0 <USART_Tx>
			USART_Tx(Status_OCD[1]);
 8004f20:	4b99      	ldr	r3, [pc, #612]	; (8005188 <SPI_available+0x868>)
 8004f22:	785b      	ldrb	r3, [r3, #1]
 8004f24:	4618      	mov	r0, r3
 8004f26:	f7fc ffdb 	bl	8001ee0 <USART_Tx>
			USART_Tx(Status_OCD[2]);
 8004f2a:	4b97      	ldr	r3, [pc, #604]	; (8005188 <SPI_available+0x868>)
 8004f2c:	789b      	ldrb	r3, [r3, #2]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f7fc ffd6 	bl	8001ee0 <USART_Tx>
			USART_Tx(Status_OCD[3]);
 8004f34:	4b94      	ldr	r3, [pc, #592]	; (8005188 <SPI_available+0x868>)
 8004f36:	78db      	ldrb	r3, [r3, #3]
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f7fc ffd1 	bl	8001ee0 <USART_Tx>
			USART_Tx(Status_OCD[4]);
 8004f3e:	4b92      	ldr	r3, [pc, #584]	; (8005188 <SPI_available+0x868>)
 8004f40:	791b      	ldrb	r3, [r3, #4]
 8004f42:	4618      	mov	r0, r3
 8004f44:	f7fc ffcc 	bl	8001ee0 <USART_Tx>
			USART_Tx(Status_OCD[5]);
 8004f48:	4b8f      	ldr	r3, [pc, #572]	; (8005188 <SPI_available+0x868>)
 8004f4a:	795b      	ldrb	r3, [r3, #5]
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f7fc ffc7 	bl	8001ee0 <USART_Tx>
			USART_Tx(Status_OCD[6]);
 8004f52:	4b8d      	ldr	r3, [pc, #564]	; (8005188 <SPI_available+0x868>)
 8004f54:	799b      	ldrb	r3, [r3, #6]
 8004f56:	4618      	mov	r0, r3
 8004f58:	f7fc ffc2 	bl	8001ee0 <USART_Tx>
			USART_Tx(Status_OCD[7]);
 8004f5c:	4b8a      	ldr	r3, [pc, #552]	; (8005188 <SPI_available+0x868>)
 8004f5e:	79db      	ldrb	r3, [r3, #7]
 8004f60:	4618      	mov	r0, r3
 8004f62:	f7fc ffbd 	bl	8001ee0 <USART_Tx>
			SEND_str(" END_status_OCD\n");
 8004f66:	4889      	ldr	r0, [pc, #548]	; (800518c <SPI_available+0x86c>)
 8004f68:	f7fc ffd2 	bl	8001f10 <SEND_str>
//			else
//				HAL_GPIO_WritePin(O7_GPIO_Port, O7_Pin, RESET);
			//-------------------------------------------------------

		}
		if(tp)
 8004f6c:	4b82      	ldr	r3, [pc, #520]	; (8005178 <SPI_available+0x858>)
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	f000 811f 	beq.w	80051b4 <SPI_available+0x894>
		{
			if(i == 0)
 8004f76:	4b86      	ldr	r3, [pc, #536]	; (8005190 <SPI_available+0x870>)
 8004f78:	781b      	ldrb	r3, [r3, #0]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d128      	bne.n	8004fd0 <SPI_available+0x6b0>
			{
				SPI_tx_buf[0] = Status_AIN[j];
 8004f7e:	4b85      	ldr	r3, [pc, #532]	; (8005194 <SPI_available+0x874>)
 8004f80:	781b      	ldrb	r3, [r3, #0]
 8004f82:	461a      	mov	r2, r3
 8004f84:	4b84      	ldr	r3, [pc, #528]	; (8005198 <SPI_available+0x878>)
 8004f86:	5c9a      	ldrb	r2, [r3, r2]
 8004f88:	4b84      	ldr	r3, [pc, #528]	; (800519c <SPI_available+0x87c>)
 8004f8a:	701a      	strb	r2, [r3, #0]
				j++;
 8004f8c:	4b81      	ldr	r3, [pc, #516]	; (8005194 <SPI_available+0x874>)
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	3301      	adds	r3, #1
 8004f92:	b2da      	uxtb	r2, r3
 8004f94:	4b7f      	ldr	r3, [pc, #508]	; (8005194 <SPI_available+0x874>)
 8004f96:	701a      	strb	r2, [r3, #0]
				if(j > 7)
 8004f98:	4b7e      	ldr	r3, [pc, #504]	; (8005194 <SPI_available+0x874>)
 8004f9a:	781b      	ldrb	r3, [r3, #0]
 8004f9c:	2b07      	cmp	r3, #7
 8004f9e:	d908      	bls.n	8004fb2 <SPI_available+0x692>
				{
					j = 0;
 8004fa0:	4b7c      	ldr	r3, [pc, #496]	; (8005194 <SPI_available+0x874>)
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	701a      	strb	r2, [r3, #0]
					i++;
 8004fa6:	4b7a      	ldr	r3, [pc, #488]	; (8005190 <SPI_available+0x870>)
 8004fa8:	781b      	ldrb	r3, [r3, #0]
 8004faa:	3301      	adds	r3, #1
 8004fac:	b2da      	uxtb	r2, r3
 8004fae:	4b78      	ldr	r3, [pc, #480]	; (8005190 <SPI_available+0x870>)
 8004fb0:	701a      	strb	r2, [r3, #0]
				}
				flag_iput_spi2 = 0;
 8004fb2:	4b7b      	ldr	r3, [pc, #492]	; (80051a0 <SPI_available+0x880>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	701a      	strb	r2, [r3, #0]
				HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
 8004fb8:	2301      	movs	r3, #1
 8004fba:	4a6e      	ldr	r2, [pc, #440]	; (8005174 <SPI_available+0x854>)
 8004fbc:	4977      	ldr	r1, [pc, #476]	; (800519c <SPI_available+0x87c>)
 8004fbe:	4879      	ldr	r0, [pc, #484]	; (80051a4 <SPI_available+0x884>)
 8004fc0:	f004 fc8e 	bl	80098e0 <HAL_SPI_TransmitReceive_IT>
				while(!flag_iput_spi2) {;}
 8004fc4:	bf00      	nop
 8004fc6:	4b76      	ldr	r3, [pc, #472]	; (80051a0 <SPI_available+0x880>)
 8004fc8:	781b      	ldrb	r3, [r3, #0]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d0fb      	beq.n	8004fc6 <SPI_available+0x6a6>
 8004fce:	e10c      	b.n	80051ea <SPI_available+0x8ca>
			}
			else if(i == 1)
 8004fd0:	4b6f      	ldr	r3, [pc, #444]	; (8005190 <SPI_available+0x870>)
 8004fd2:	781b      	ldrb	r3, [r3, #0]
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d128      	bne.n	800502a <SPI_available+0x70a>
			{
				SPI_tx_buf[0] = Status_DIN[j];
 8004fd8:	4b6e      	ldr	r3, [pc, #440]	; (8005194 <SPI_available+0x874>)
 8004fda:	781b      	ldrb	r3, [r3, #0]
 8004fdc:	461a      	mov	r2, r3
 8004fde:	4b72      	ldr	r3, [pc, #456]	; (80051a8 <SPI_available+0x888>)
 8004fe0:	5c9a      	ldrb	r2, [r3, r2]
 8004fe2:	4b6e      	ldr	r3, [pc, #440]	; (800519c <SPI_available+0x87c>)
 8004fe4:	701a      	strb	r2, [r3, #0]
				j++;
 8004fe6:	4b6b      	ldr	r3, [pc, #428]	; (8005194 <SPI_available+0x874>)
 8004fe8:	781b      	ldrb	r3, [r3, #0]
 8004fea:	3301      	adds	r3, #1
 8004fec:	b2da      	uxtb	r2, r3
 8004fee:	4b69      	ldr	r3, [pc, #420]	; (8005194 <SPI_available+0x874>)
 8004ff0:	701a      	strb	r2, [r3, #0]
				if(j > 7)
 8004ff2:	4b68      	ldr	r3, [pc, #416]	; (8005194 <SPI_available+0x874>)
 8004ff4:	781b      	ldrb	r3, [r3, #0]
 8004ff6:	2b07      	cmp	r3, #7
 8004ff8:	d908      	bls.n	800500c <SPI_available+0x6ec>
				{
					j = 0;
 8004ffa:	4b66      	ldr	r3, [pc, #408]	; (8005194 <SPI_available+0x874>)
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	701a      	strb	r2, [r3, #0]
					i++;
 8005000:	4b63      	ldr	r3, [pc, #396]	; (8005190 <SPI_available+0x870>)
 8005002:	781b      	ldrb	r3, [r3, #0]
 8005004:	3301      	adds	r3, #1
 8005006:	b2da      	uxtb	r2, r3
 8005008:	4b61      	ldr	r3, [pc, #388]	; (8005190 <SPI_available+0x870>)
 800500a:	701a      	strb	r2, [r3, #0]
				}
				flag_iput_spi2 = 0;
 800500c:	4b64      	ldr	r3, [pc, #400]	; (80051a0 <SPI_available+0x880>)
 800500e:	2200      	movs	r2, #0
 8005010:	701a      	strb	r2, [r3, #0]
				HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
 8005012:	2301      	movs	r3, #1
 8005014:	4a57      	ldr	r2, [pc, #348]	; (8005174 <SPI_available+0x854>)
 8005016:	4961      	ldr	r1, [pc, #388]	; (800519c <SPI_available+0x87c>)
 8005018:	4862      	ldr	r0, [pc, #392]	; (80051a4 <SPI_available+0x884>)
 800501a:	f004 fc61 	bl	80098e0 <HAL_SPI_TransmitReceive_IT>
				while(!flag_iput_spi2) {;}
 800501e:	bf00      	nop
 8005020:	4b5f      	ldr	r3, [pc, #380]	; (80051a0 <SPI_available+0x880>)
 8005022:	781b      	ldrb	r3, [r3, #0]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d0fb      	beq.n	8005020 <SPI_available+0x700>
 8005028:	e0df      	b.n	80051ea <SPI_available+0x8ca>
			}
			else if(i == 2)
 800502a:	4b59      	ldr	r3, [pc, #356]	; (8005190 <SPI_available+0x870>)
 800502c:	781b      	ldrb	r3, [r3, #0]
 800502e:	2b02      	cmp	r3, #2
 8005030:	d128      	bne.n	8005084 <SPI_available+0x764>
			{
				SPI_tx_buf[0] = Status_PWM[j];
 8005032:	4b58      	ldr	r3, [pc, #352]	; (8005194 <SPI_available+0x874>)
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	461a      	mov	r2, r3
 8005038:	4b5c      	ldr	r3, [pc, #368]	; (80051ac <SPI_available+0x88c>)
 800503a:	5c9a      	ldrb	r2, [r3, r2]
 800503c:	4b57      	ldr	r3, [pc, #348]	; (800519c <SPI_available+0x87c>)
 800503e:	701a      	strb	r2, [r3, #0]
				j++;
 8005040:	4b54      	ldr	r3, [pc, #336]	; (8005194 <SPI_available+0x874>)
 8005042:	781b      	ldrb	r3, [r3, #0]
 8005044:	3301      	adds	r3, #1
 8005046:	b2da      	uxtb	r2, r3
 8005048:	4b52      	ldr	r3, [pc, #328]	; (8005194 <SPI_available+0x874>)
 800504a:	701a      	strb	r2, [r3, #0]
				if(j > 7)
 800504c:	4b51      	ldr	r3, [pc, #324]	; (8005194 <SPI_available+0x874>)
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	2b07      	cmp	r3, #7
 8005052:	d908      	bls.n	8005066 <SPI_available+0x746>
				{
					j = 0;
 8005054:	4b4f      	ldr	r3, [pc, #316]	; (8005194 <SPI_available+0x874>)
 8005056:	2200      	movs	r2, #0
 8005058:	701a      	strb	r2, [r3, #0]
					i++;
 800505a:	4b4d      	ldr	r3, [pc, #308]	; (8005190 <SPI_available+0x870>)
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	3301      	adds	r3, #1
 8005060:	b2da      	uxtb	r2, r3
 8005062:	4b4b      	ldr	r3, [pc, #300]	; (8005190 <SPI_available+0x870>)
 8005064:	701a      	strb	r2, [r3, #0]
				}
				flag_iput_spi2 = 0;
 8005066:	4b4e      	ldr	r3, [pc, #312]	; (80051a0 <SPI_available+0x880>)
 8005068:	2200      	movs	r2, #0
 800506a:	701a      	strb	r2, [r3, #0]
				HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
 800506c:	2301      	movs	r3, #1
 800506e:	4a41      	ldr	r2, [pc, #260]	; (8005174 <SPI_available+0x854>)
 8005070:	494a      	ldr	r1, [pc, #296]	; (800519c <SPI_available+0x87c>)
 8005072:	484c      	ldr	r0, [pc, #304]	; (80051a4 <SPI_available+0x884>)
 8005074:	f004 fc34 	bl	80098e0 <HAL_SPI_TransmitReceive_IT>
				while(!flag_iput_spi2) {;}
 8005078:	bf00      	nop
 800507a:	4b49      	ldr	r3, [pc, #292]	; (80051a0 <SPI_available+0x880>)
 800507c:	781b      	ldrb	r3, [r3, #0]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d0fb      	beq.n	800507a <SPI_available+0x75a>
 8005082:	e0b2      	b.n	80051ea <SPI_available+0x8ca>
			}
			else if(i == 3)
 8005084:	4b42      	ldr	r3, [pc, #264]	; (8005190 <SPI_available+0x870>)
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	2b03      	cmp	r3, #3
 800508a:	d128      	bne.n	80050de <SPI_available+0x7be>
			{
				SPI_tx_buf[0] = Status_OCD[j];
 800508c:	4b41      	ldr	r3, [pc, #260]	; (8005194 <SPI_available+0x874>)
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	461a      	mov	r2, r3
 8005092:	4b3d      	ldr	r3, [pc, #244]	; (8005188 <SPI_available+0x868>)
 8005094:	5c9a      	ldrb	r2, [r3, r2]
 8005096:	4b41      	ldr	r3, [pc, #260]	; (800519c <SPI_available+0x87c>)
 8005098:	701a      	strb	r2, [r3, #0]
				j++;
 800509a:	4b3e      	ldr	r3, [pc, #248]	; (8005194 <SPI_available+0x874>)
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	3301      	adds	r3, #1
 80050a0:	b2da      	uxtb	r2, r3
 80050a2:	4b3c      	ldr	r3, [pc, #240]	; (8005194 <SPI_available+0x874>)
 80050a4:	701a      	strb	r2, [r3, #0]
				if(j > 7)
 80050a6:	4b3b      	ldr	r3, [pc, #236]	; (8005194 <SPI_available+0x874>)
 80050a8:	781b      	ldrb	r3, [r3, #0]
 80050aa:	2b07      	cmp	r3, #7
 80050ac:	d908      	bls.n	80050c0 <SPI_available+0x7a0>
				{
					j = 0;
 80050ae:	4b39      	ldr	r3, [pc, #228]	; (8005194 <SPI_available+0x874>)
 80050b0:	2200      	movs	r2, #0
 80050b2:	701a      	strb	r2, [r3, #0]
					i++;
 80050b4:	4b36      	ldr	r3, [pc, #216]	; (8005190 <SPI_available+0x870>)
 80050b6:	781b      	ldrb	r3, [r3, #0]
 80050b8:	3301      	adds	r3, #1
 80050ba:	b2da      	uxtb	r2, r3
 80050bc:	4b34      	ldr	r3, [pc, #208]	; (8005190 <SPI_available+0x870>)
 80050be:	701a      	strb	r2, [r3, #0]
				}
				flag_iput_spi2 = 0;
 80050c0:	4b37      	ldr	r3, [pc, #220]	; (80051a0 <SPI_available+0x880>)
 80050c2:	2200      	movs	r2, #0
 80050c4:	701a      	strb	r2, [r3, #0]
				HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
 80050c6:	2301      	movs	r3, #1
 80050c8:	4a2a      	ldr	r2, [pc, #168]	; (8005174 <SPI_available+0x854>)
 80050ca:	4934      	ldr	r1, [pc, #208]	; (800519c <SPI_available+0x87c>)
 80050cc:	4835      	ldr	r0, [pc, #212]	; (80051a4 <SPI_available+0x884>)
 80050ce:	f004 fc07 	bl	80098e0 <HAL_SPI_TransmitReceive_IT>
				while(!flag_iput_spi2) {;}
 80050d2:	bf00      	nop
 80050d4:	4b32      	ldr	r3, [pc, #200]	; (80051a0 <SPI_available+0x880>)
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d0fb      	beq.n	80050d4 <SPI_available+0x7b4>
 80050dc:	e085      	b.n	80051ea <SPI_available+0x8ca>
			}
			else if(i == 4)
 80050de:	4b2c      	ldr	r3, [pc, #176]	; (8005190 <SPI_available+0x870>)
 80050e0:	781b      	ldrb	r3, [r3, #0]
 80050e2:	2b04      	cmp	r3, #4
 80050e4:	d128      	bne.n	8005138 <SPI_available+0x818>
			{
				SPI_tx_buf[0] = Status_1WR[j];
 80050e6:	4b2b      	ldr	r3, [pc, #172]	; (8005194 <SPI_available+0x874>)
 80050e8:	781b      	ldrb	r3, [r3, #0]
 80050ea:	461a      	mov	r2, r3
 80050ec:	4b1f      	ldr	r3, [pc, #124]	; (800516c <SPI_available+0x84c>)
 80050ee:	5c9a      	ldrb	r2, [r3, r2]
 80050f0:	4b2a      	ldr	r3, [pc, #168]	; (800519c <SPI_available+0x87c>)
 80050f2:	701a      	strb	r2, [r3, #0]
				j++;
 80050f4:	4b27      	ldr	r3, [pc, #156]	; (8005194 <SPI_available+0x874>)
 80050f6:	781b      	ldrb	r3, [r3, #0]
 80050f8:	3301      	adds	r3, #1
 80050fa:	b2da      	uxtb	r2, r3
 80050fc:	4b25      	ldr	r3, [pc, #148]	; (8005194 <SPI_available+0x874>)
 80050fe:	701a      	strb	r2, [r3, #0]
				if(j > 7)
 8005100:	4b24      	ldr	r3, [pc, #144]	; (8005194 <SPI_available+0x874>)
 8005102:	781b      	ldrb	r3, [r3, #0]
 8005104:	2b07      	cmp	r3, #7
 8005106:	d908      	bls.n	800511a <SPI_available+0x7fa>
				{
					j = 0;
 8005108:	4b22      	ldr	r3, [pc, #136]	; (8005194 <SPI_available+0x874>)
 800510a:	2200      	movs	r2, #0
 800510c:	701a      	strb	r2, [r3, #0]
					i++;
 800510e:	4b20      	ldr	r3, [pc, #128]	; (8005190 <SPI_available+0x870>)
 8005110:	781b      	ldrb	r3, [r3, #0]
 8005112:	3301      	adds	r3, #1
 8005114:	b2da      	uxtb	r2, r3
 8005116:	4b1e      	ldr	r3, [pc, #120]	; (8005190 <SPI_available+0x870>)
 8005118:	701a      	strb	r2, [r3, #0]
				}
//				else
//				{
					flag_iput_spi2 = 0;
 800511a:	4b21      	ldr	r3, [pc, #132]	; (80051a0 <SPI_available+0x880>)
 800511c:	2200      	movs	r2, #0
 800511e:	701a      	strb	r2, [r3, #0]
					HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
 8005120:	2301      	movs	r3, #1
 8005122:	4a14      	ldr	r2, [pc, #80]	; (8005174 <SPI_available+0x854>)
 8005124:	491d      	ldr	r1, [pc, #116]	; (800519c <SPI_available+0x87c>)
 8005126:	481f      	ldr	r0, [pc, #124]	; (80051a4 <SPI_available+0x884>)
 8005128:	f004 fbda 	bl	80098e0 <HAL_SPI_TransmitReceive_IT>
					while(!flag_iput_spi2) {;}
 800512c:	bf00      	nop
 800512e:	4b1c      	ldr	r3, [pc, #112]	; (80051a0 <SPI_available+0x880>)
 8005130:	781b      	ldrb	r3, [r3, #0]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d0fb      	beq.n	800512e <SPI_available+0x80e>
 8005136:	e058      	b.n	80051ea <SPI_available+0x8ca>
//				}
			}
			else if(i == 5)
 8005138:	4b15      	ldr	r3, [pc, #84]	; (8005190 <SPI_available+0x870>)
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	2b05      	cmp	r3, #5
 800513e:	d154      	bne.n	80051ea <SPI_available+0x8ca>
			{
				i = 0;
 8005140:	4b13      	ldr	r3, [pc, #76]	; (8005190 <SPI_available+0x870>)
 8005142:	2200      	movs	r2, #0
 8005144:	701a      	strb	r2, [r3, #0]
				j = 0;
 8005146:	4b13      	ldr	r3, [pc, #76]	; (8005194 <SPI_available+0x874>)
 8005148:	2200      	movs	r2, #0
 800514a:	701a      	strb	r2, [r3, #0]
				tp = 0;
 800514c:	4b0a      	ldr	r3, [pc, #40]	; (8005178 <SPI_available+0x858>)
 800514e:	2200      	movs	r2, #0
 8005150:	701a      	strb	r2, [r3, #0]
				SEND_str("the_end\n");
 8005152:	4817      	ldr	r0, [pc, #92]	; (80051b0 <SPI_available+0x890>)
 8005154:	f7fc fedc 	bl	8001f10 <SEND_str>
				flag_iput_spi2 = 0;
 8005158:	4b11      	ldr	r3, [pc, #68]	; (80051a0 <SPI_available+0x880>)
 800515a:	2200      	movs	r2, #0
 800515c:	701a      	strb	r2, [r3, #0]
				HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
 800515e:	2301      	movs	r3, #1
 8005160:	4a04      	ldr	r2, [pc, #16]	; (8005174 <SPI_available+0x854>)
 8005162:	490e      	ldr	r1, [pc, #56]	; (800519c <SPI_available+0x87c>)
 8005164:	480f      	ldr	r0, [pc, #60]	; (80051a4 <SPI_available+0x884>)
 8005166:	f004 fbbb 	bl	80098e0 <HAL_SPI_TransmitReceive_IT>
 800516a:	e03e      	b.n	80051ea <SPI_available+0x8ca>
 800516c:	20000380 	.word	0x20000380
 8005170:	40020c00 	.word	0x40020c00
 8005174:	20000388 	.word	0x20000388
 8005178:	20000390 	.word	0x20000390
 800517c:	20000058 	.word	0x20000058
 8005180:	0801da5c 	.word	0x0801da5c
 8005184:	0801da64 	.word	0x0801da64
 8005188:	20000378 	.word	0x20000378
 800518c:	0801da70 	.word	0x0801da70
 8005190:	2000038e 	.word	0x2000038e
 8005194:	2000038f 	.word	0x2000038f
 8005198:	20000360 	.word	0x20000360
 800519c:	2000038c 	.word	0x2000038c
 80051a0:	2000038d 	.word	0x2000038d
 80051a4:	200008c4 	.word	0x200008c4
 80051a8:	20000368 	.word	0x20000368
 80051ac:	20000370 	.word	0x20000370
 80051b0:	0801da84 	.word	0x0801da84
			}
		}
		else if(SPI_rx_buf[0] == MCU_RELAY_CNT)
 80051b4:	4b17      	ldr	r3, [pc, #92]	; (8005214 <SPI_available+0x8f4>)
 80051b6:	781b      	ldrb	r3, [r3, #0]
 80051b8:	2ba1      	cmp	r3, #161	; 0xa1
 80051ba:	d016      	beq.n	80051ea <SPI_available+0x8ca>
		{
			//     -     ( 0  10)
		}
		else if(SPI_rx_buf[0] == MCU_DIGITAL_CNT)
 80051bc:	4b15      	ldr	r3, [pc, #84]	; (8005214 <SPI_available+0x8f4>)
 80051be:	781b      	ldrb	r3, [r3, #0]
 80051c0:	2ba2      	cmp	r3, #162	; 0xa2
 80051c2:	d012      	beq.n	80051ea <SPI_available+0x8ca>
		{
			//     -      ( 0  10)
		}
		else if(SPI_rx_buf[0] == MCU_DIMMING_CNT)
 80051c4:	4b13      	ldr	r3, [pc, #76]	; (8005214 <SPI_available+0x8f4>)
 80051c6:	781b      	ldrb	r3, [r3, #0]
 80051c8:	2ba3      	cmp	r3, #163	; 0xa3
 80051ca:	d00e      	beq.n	80051ea <SPI_available+0x8ca>
		{
			//     -     ( 0  10)
		}
		else if(SPI_rx_buf[0] == MCU_INTERFACE_CNT)
 80051cc:	4b11      	ldr	r3, [pc, #68]	; (8005214 <SPI_available+0x8f4>)
 80051ce:	781b      	ldrb	r3, [r3, #0]
 80051d0:	2ba4      	cmp	r3, #164	; 0xa4
 80051d2:	d00a      	beq.n	80051ea <SPI_available+0x8ca>
		{
			//     -     ( 0  10)
		}
		else if(SPI_rx_buf[0] == MCU_RELAY_ADR)
 80051d4:	4b0f      	ldr	r3, [pc, #60]	; (8005214 <SPI_available+0x8f4>)
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	2bb1      	cmp	r3, #177	; 0xb1
 80051da:	d006      	beq.n	80051ea <SPI_available+0x8ca>
		{
			//          ( 2  11)
		}
		else if(SPI_rx_buf[0] == MCU_DIGITAL_ADR)
 80051dc:	4b0d      	ldr	r3, [pc, #52]	; (8005214 <SPI_available+0x8f4>)
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	2bb2      	cmp	r3, #178	; 0xb2
 80051e2:	d002      	beq.n	80051ea <SPI_available+0x8ca>
		{
			//           ( 12  21)
		}
		else if(SPI_rx_buf[0] == MCU_DIMMING_ADR)
 80051e4:	4b0b      	ldr	r3, [pc, #44]	; (8005214 <SPI_available+0x8f4>)
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	2bb3      	cmp	r3, #179	; 0xb3
		}
		else if(SPI_rx_buf[0] == MCU_INTERFACE_ADR)
		{
			//          ( 32  41)
		}
		if(!tp)
 80051ea:	4b0b      	ldr	r3, [pc, #44]	; (8005218 <SPI_available+0x8f8>)
 80051ec:	781b      	ldrb	r3, [r3, #0]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d10d      	bne.n	800520e <SPI_available+0x8ee>
//			{
//				tp1 = 0;
//			}
//			else
//			{
				flag_iput_spi2 = 1;		//Fix bag! so so
 80051f2:	4b0a      	ldr	r3, [pc, #40]	; (800521c <SPI_available+0x8fc>)
 80051f4:	2201      	movs	r2, #1
 80051f6:	701a      	strb	r2, [r3, #0]
				HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
 80051f8:	2301      	movs	r3, #1
 80051fa:	4a06      	ldr	r2, [pc, #24]	; (8005214 <SPI_available+0x8f4>)
 80051fc:	4908      	ldr	r1, [pc, #32]	; (8005220 <SPI_available+0x900>)
 80051fe:	4809      	ldr	r0, [pc, #36]	; (8005224 <SPI_available+0x904>)
 8005200:	f004 fb6e 	bl	80098e0 <HAL_SPI_TransmitReceive_IT>
				while(!flag_iput_spi2) {;}
 8005204:	bf00      	nop
 8005206:	4b05      	ldr	r3, [pc, #20]	; (800521c <SPI_available+0x8fc>)
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d0fb      	beq.n	8005206 <SPI_available+0x8e6>
		//				HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
		//				while(!flag_iput_spi2) {;}
		//			}
		//		}
	}
}
 800520e:	bf00      	nop
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	20000388 	.word	0x20000388
 8005218:	20000390 	.word	0x20000390
 800521c:	2000038d 	.word	0x2000038d
 8005220:	2000038c 	.word	0x2000038c
 8005224:	200008c4 	.word	0x200008c4

08005228 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005228:	b480      	push	{r7}
 800522a:	b083      	sub	sp, #12
 800522c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800522e:	2300      	movs	r3, #0
 8005230:	607b      	str	r3, [r7, #4]
 8005232:	4b10      	ldr	r3, [pc, #64]	; (8005274 <HAL_MspInit+0x4c>)
 8005234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005236:	4a0f      	ldr	r2, [pc, #60]	; (8005274 <HAL_MspInit+0x4c>)
 8005238:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800523c:	6453      	str	r3, [r2, #68]	; 0x44
 800523e:	4b0d      	ldr	r3, [pc, #52]	; (8005274 <HAL_MspInit+0x4c>)
 8005240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005242:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005246:	607b      	str	r3, [r7, #4]
 8005248:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800524a:	2300      	movs	r3, #0
 800524c:	603b      	str	r3, [r7, #0]
 800524e:	4b09      	ldr	r3, [pc, #36]	; (8005274 <HAL_MspInit+0x4c>)
 8005250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005252:	4a08      	ldr	r2, [pc, #32]	; (8005274 <HAL_MspInit+0x4c>)
 8005254:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005258:	6413      	str	r3, [r2, #64]	; 0x40
 800525a:	4b06      	ldr	r3, [pc, #24]	; (8005274 <HAL_MspInit+0x4c>)
 800525c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005262:	603b      	str	r3, [r7, #0]
 8005264:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005266:	bf00      	nop
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	40023800 	.word	0x40023800

08005278 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b08c      	sub	sp, #48	; 0x30
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005280:	2300      	movs	r3, #0
 8005282:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005284:	2300      	movs	r3, #0
 8005286:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8005288:	2200      	movs	r2, #0
 800528a:	6879      	ldr	r1, [r7, #4]
 800528c:	2019      	movs	r0, #25
 800528e:	f001 fb9b 	bl	80069c8 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8005292:	2019      	movs	r0, #25
 8005294:	f001 fbb4 	bl	8006a00 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8005298:	2300      	movs	r3, #0
 800529a:	60fb      	str	r3, [r7, #12]
 800529c:	4b1f      	ldr	r3, [pc, #124]	; (800531c <HAL_InitTick+0xa4>)
 800529e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052a0:	4a1e      	ldr	r2, [pc, #120]	; (800531c <HAL_InitTick+0xa4>)
 80052a2:	f043 0301 	orr.w	r3, r3, #1
 80052a6:	6453      	str	r3, [r2, #68]	; 0x44
 80052a8:	4b1c      	ldr	r3, [pc, #112]	; (800531c <HAL_InitTick+0xa4>)
 80052aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ac:	f003 0301 	and.w	r3, r3, #1
 80052b0:	60fb      	str	r3, [r7, #12]
 80052b2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80052b4:	f107 0210 	add.w	r2, r7, #16
 80052b8:	f107 0314 	add.w	r3, r7, #20
 80052bc:	4611      	mov	r1, r2
 80052be:	4618      	mov	r0, r3
 80052c0:	f003 ff2e 	bl	8009120 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80052c4:	f003 ff18 	bl	80090f8 <HAL_RCC_GetPCLK2Freq>
 80052c8:	4603      	mov	r3, r0
 80052ca:	005b      	lsls	r3, r3, #1
 80052cc:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80052ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052d0:	4a13      	ldr	r2, [pc, #76]	; (8005320 <HAL_InitTick+0xa8>)
 80052d2:	fba2 2303 	umull	r2, r3, r2, r3
 80052d6:	0c9b      	lsrs	r3, r3, #18
 80052d8:	3b01      	subs	r3, #1
 80052da:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80052dc:	4b11      	ldr	r3, [pc, #68]	; (8005324 <HAL_InitTick+0xac>)
 80052de:	4a12      	ldr	r2, [pc, #72]	; (8005328 <HAL_InitTick+0xb0>)
 80052e0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 80052e2:	4b10      	ldr	r3, [pc, #64]	; (8005324 <HAL_InitTick+0xac>)
 80052e4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80052e8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80052ea:	4a0e      	ldr	r2, [pc, #56]	; (8005324 <HAL_InitTick+0xac>)
 80052ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ee:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80052f0:	4b0c      	ldr	r3, [pc, #48]	; (8005324 <HAL_InitTick+0xac>)
 80052f2:	2200      	movs	r2, #0
 80052f4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052f6:	4b0b      	ldr	r3, [pc, #44]	; (8005324 <HAL_InitTick+0xac>)
 80052f8:	2200      	movs	r2, #0
 80052fa:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80052fc:	4809      	ldr	r0, [pc, #36]	; (8005324 <HAL_InitTick+0xac>)
 80052fe:	f004 fe8d 	bl	800a01c <HAL_TIM_Base_Init>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d104      	bne.n	8005312 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8005308:	4806      	ldr	r0, [pc, #24]	; (8005324 <HAL_InitTick+0xac>)
 800530a:	f004 febc 	bl	800a086 <HAL_TIM_Base_Start_IT>
 800530e:	4603      	mov	r3, r0
 8005310:	e000      	b.n	8005314 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
}
 8005314:	4618      	mov	r0, r3
 8005316:	3730      	adds	r7, #48	; 0x30
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}
 800531c:	40023800 	.word	0x40023800
 8005320:	431bde83 	.word	0x431bde83
 8005324:	20000974 	.word	0x20000974
 8005328:	40010000 	.word	0x40010000

0800532c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800532c:	b480      	push	{r7}
 800532e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005330:	bf00      	nop
 8005332:	46bd      	mov	sp, r7
 8005334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005338:	4770      	bx	lr

0800533a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800533a:	b480      	push	{r7}
 800533c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800533e:	e7fe      	b.n	800533e <HardFault_Handler+0x4>

08005340 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005340:	b480      	push	{r7}
 8005342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005344:	e7fe      	b.n	8005344 <MemManage_Handler+0x4>

08005346 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005346:	b480      	push	{r7}
 8005348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800534a:	e7fe      	b.n	800534a <BusFault_Handler+0x4>

0800534c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800534c:	b480      	push	{r7}
 800534e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005350:	e7fe      	b.n	8005350 <UsageFault_Handler+0x4>

08005352 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005352:	b480      	push	{r7}
 8005354:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005356:	bf00      	nop
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005360:	b480      	push	{r7}
 8005362:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005364:	bf00      	nop
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr

0800536e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800536e:	b480      	push	{r7}
 8005370:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005372:	bf00      	nop
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr

0800537c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800537c:	b480      	push	{r7}
 800537e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005380:	bf00      	nop
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr
	...

0800538c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 8005390:	4802      	ldr	r0, [pc, #8]	; (800539c <DMA1_Stream2_IRQHandler+0x10>)
 8005392:	f001 fc6b 	bl	8006c6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8005396:	bf00      	nop
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	20000b54 	.word	0x20000b54

080053a0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 80053a4:	4802      	ldr	r0, [pc, #8]	; (80053b0 <DMA1_Stream4_IRQHandler+0x10>)
 80053a6:	f001 fc61 	bl	8006c6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80053aa:	bf00      	nop
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	20000a94 	.word	0x20000a94

080053b4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 80053b8:	4802      	ldr	r0, [pc, #8]	; (80053c4 <DMA1_Stream5_IRQHandler+0x10>)
 80053ba:	f001 fc57 	bl	8006c6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80053be:	bf00      	nop
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	20000af4 	.word	0x20000af4

080053c8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80053cc:	f44f 7080 	mov.w	r0, #256	; 0x100
 80053d0:	f003 fa22 	bl	8008818 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 80053d4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80053d8:	f003 fa1e 	bl	8008818 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80053dc:	bf00      	nop
 80053de:	bd80      	pop	{r7, pc}

080053e0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80053e4:	4802      	ldr	r0, [pc, #8]	; (80053f0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80053e6:	f005 f819 	bl	800a41c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80053ea:	bf00      	nop
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	20000974 	.word	0x20000974

080053f4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80053f8:	4802      	ldr	r0, [pc, #8]	; (8005404 <SPI2_IRQHandler+0x10>)
 80053fa:	f004 fb05 	bl	8009a08 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80053fe:	bf00      	nop
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	200008c4 	.word	0x200008c4

08005408 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(((huart1.Instance->SR & USART_SR_RXNE) != RESET) && ((huart1.Instance->CR1 & USART_CR1_RXNEIE) != RESET))
 800540e:	4b18      	ldr	r3, [pc, #96]	; (8005470 <USART1_IRQHandler+0x68>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0320 	and.w	r3, r3, #32
 8005418:	2b00      	cmp	r3, #0
 800541a:	d022      	beq.n	8005462 <USART1_IRQHandler+0x5a>
 800541c:	4b14      	ldr	r3, [pc, #80]	; (8005470 <USART1_IRQHandler+0x68>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	f003 0320 	and.w	r3, r3, #32
 8005426:	2b00      	cmp	r3, #0
 8005428:	d01b      	beq.n	8005462 <USART1_IRQHandler+0x5a>
	{
		uint8_t rbyte = (uint8_t)(huart1.Instance->DR & (uint8_t)0x00FF); //    
 800542a:	4b11      	ldr	r3, [pc, #68]	; (8005470 <USART1_IRQHandler+0x68>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	71fb      	strb	r3, [r7, #7]
		gsm_rx_buffer_index_t i = (uint16_t)(gsm_rx_buffer_head + 1) % GSM_RX_BUFFER_SIZE;
 8005432:	4b10      	ldr	r3, [pc, #64]	; (8005474 <USART1_IRQHandler+0x6c>)
 8005434:	781b      	ldrb	r3, [r3, #0]
 8005436:	b2db      	uxtb	r3, r3
 8005438:	3301      	adds	r3, #1
 800543a:	b2db      	uxtb	r3, r3
 800543c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005440:	71bb      	strb	r3, [r7, #6]

		if(i != gsm_rx_buffer_tail)
 8005442:	4b0d      	ldr	r3, [pc, #52]	; (8005478 <USART1_IRQHandler+0x70>)
 8005444:	781b      	ldrb	r3, [r3, #0]
 8005446:	b2db      	uxtb	r3, r3
 8005448:	79ba      	ldrb	r2, [r7, #6]
 800544a:	429a      	cmp	r2, r3
 800544c:	d009      	beq.n	8005462 <USART1_IRQHandler+0x5a>
		{
			gsm_rx_buffer[gsm_rx_buffer_head] = rbyte;
 800544e:	4b09      	ldr	r3, [pc, #36]	; (8005474 <USART1_IRQHandler+0x6c>)
 8005450:	781b      	ldrb	r3, [r3, #0]
 8005452:	b2db      	uxtb	r3, r3
 8005454:	4619      	mov	r1, r3
 8005456:	4a09      	ldr	r2, [pc, #36]	; (800547c <USART1_IRQHandler+0x74>)
 8005458:	79fb      	ldrb	r3, [r7, #7]
 800545a:	5453      	strb	r3, [r2, r1]
			gsm_rx_buffer_head = i;
 800545c:	4a05      	ldr	r2, [pc, #20]	; (8005474 <USART1_IRQHandler+0x6c>)
 800545e:	79bb      	ldrb	r3, [r7, #6]
 8005460:	7013      	strb	r3, [r2, #0]
		}
	}

	return;
 8005462:	bf00      	nop
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005464:	370c      	adds	r7, #12
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	20000bf4 	.word	0x20000bf4
 8005474:	20000398 	.word	0x20000398
 8005478:	20000399 	.word	0x20000399
 800547c:	2000039c 	.word	0x2000039c

08005480 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005480:	b480      	push	{r7}
 8005482:	b083      	sub	sp, #12
 8005484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	if(((huart2.Instance->SR & USART_SR_RXNE) != RESET) && ((huart2.Instance->CR1 & USART_CR1_RXNEIE) != RESET))
 8005486:	4b18      	ldr	r3, [pc, #96]	; (80054e8 <USART2_IRQHandler+0x68>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0320 	and.w	r3, r3, #32
 8005490:	2b00      	cmp	r3, #0
 8005492:	d022      	beq.n	80054da <USART2_IRQHandler+0x5a>
 8005494:	4b14      	ldr	r3, [pc, #80]	; (80054e8 <USART2_IRQHandler+0x68>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	68db      	ldr	r3, [r3, #12]
 800549a:	f003 0320 	and.w	r3, r3, #32
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d01b      	beq.n	80054da <USART2_IRQHandler+0x5a>
	{
		uint8_t rbyte = (uint8_t)(huart2.Instance->DR & (uint8_t)0x00FF); //    
 80054a2:	4b11      	ldr	r3, [pc, #68]	; (80054e8 <USART2_IRQHandler+0x68>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	71fb      	strb	r3, [r7, #7]
		rs485_rx_buffer_index_t i = (uint16_t)(rs485_rx_buffer_head + 1) % RS485_RX_BUFFER_SIZE;
 80054aa:	4b10      	ldr	r3, [pc, #64]	; (80054ec <USART2_IRQHandler+0x6c>)
 80054ac:	781b      	ldrb	r3, [r3, #0]
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	3301      	adds	r3, #1
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054b8:	71bb      	strb	r3, [r7, #6]

		if(i != rs485_rx_buffer_tail)
 80054ba:	4b0d      	ldr	r3, [pc, #52]	; (80054f0 <USART2_IRQHandler+0x70>)
 80054bc:	781b      	ldrb	r3, [r3, #0]
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	79ba      	ldrb	r2, [r7, #6]
 80054c2:	429a      	cmp	r2, r3
 80054c4:	d009      	beq.n	80054da <USART2_IRQHandler+0x5a>
		{
			rs485_rx_buffer[rs485_rx_buffer_head] = rbyte;
 80054c6:	4b09      	ldr	r3, [pc, #36]	; (80054ec <USART2_IRQHandler+0x6c>)
 80054c8:	781b      	ldrb	r3, [r3, #0]
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	4619      	mov	r1, r3
 80054ce:	4a09      	ldr	r2, [pc, #36]	; (80054f4 <USART2_IRQHandler+0x74>)
 80054d0:	79fb      	ldrb	r3, [r7, #7]
 80054d2:	5453      	strb	r3, [r2, r1]
			rs485_rx_buffer_head = i;
 80054d4:	4a05      	ldr	r2, [pc, #20]	; (80054ec <USART2_IRQHandler+0x6c>)
 80054d6:	79bb      	ldrb	r3, [r7, #6]
 80054d8:	7013      	strb	r3, [r2, #0]
		}
	}

	return;
 80054da:	bf00      	nop
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80054dc:	370c      	adds	r7, #12
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	20000c34 	.word	0x20000c34
 80054ec:	20000420 	.word	0x20000420
 80054f0:	20000421 	.word	0x20000421
 80054f4:	20000424 	.word	0x20000424

080054f8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
//    USART(   Ethernet)

	if(((huart3.Instance->SR & USART_SR_RXNE) != RESET) && ((huart3.Instance->CR1 & USART_CR1_RXNEIE) != RESET))
 80054fe:	4b18      	ldr	r3, [pc, #96]	; (8005560 <USART3_IRQHandler+0x68>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0320 	and.w	r3, r3, #32
 8005508:	2b00      	cmp	r3, #0
 800550a:	d022      	beq.n	8005552 <USART3_IRQHandler+0x5a>
 800550c:	4b14      	ldr	r3, [pc, #80]	; (8005560 <USART3_IRQHandler+0x68>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	f003 0320 	and.w	r3, r3, #32
 8005516:	2b00      	cmp	r3, #0
 8005518:	d01b      	beq.n	8005552 <USART3_IRQHandler+0x5a>
	{
		uint8_t rbyte = (uint8_t)(huart3.Instance->DR & (uint8_t)0x00FF); //    
 800551a:	4b11      	ldr	r3, [pc, #68]	; (8005560 <USART3_IRQHandler+0x68>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	71fb      	strb	r3, [r7, #7]
		dbg_rx_buffer_index_t i = (uint16_t)(dbg_rx_buffer_head + 1) % DBG_RX_BUFFER_SIZE;
 8005522:	4b10      	ldr	r3, [pc, #64]	; (8005564 <USART3_IRQHandler+0x6c>)
 8005524:	781b      	ldrb	r3, [r3, #0]
 8005526:	b2db      	uxtb	r3, r3
 8005528:	3301      	adds	r3, #1
 800552a:	b2db      	uxtb	r3, r3
 800552c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005530:	71bb      	strb	r3, [r7, #6]

		if(i != dbg_rx_buffer_tail)
 8005532:	4b0d      	ldr	r3, [pc, #52]	; (8005568 <USART3_IRQHandler+0x70>)
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	b2db      	uxtb	r3, r3
 8005538:	79ba      	ldrb	r2, [r7, #6]
 800553a:	429a      	cmp	r2, r3
 800553c:	d009      	beq.n	8005552 <USART3_IRQHandler+0x5a>
		{
			dbg_rx_buffer[dbg_rx_buffer_head] = rbyte;
 800553e:	4b09      	ldr	r3, [pc, #36]	; (8005564 <USART3_IRQHandler+0x6c>)
 8005540:	781b      	ldrb	r3, [r3, #0]
 8005542:	b2db      	uxtb	r3, r3
 8005544:	4619      	mov	r1, r3
 8005546:	4a09      	ldr	r2, [pc, #36]	; (800556c <USART3_IRQHandler+0x74>)
 8005548:	79fb      	ldrb	r3, [r7, #7]
 800554a:	5453      	strb	r3, [r2, r1]
			dbg_rx_buffer_head = i;
 800554c:	4a05      	ldr	r2, [pc, #20]	; (8005564 <USART3_IRQHandler+0x6c>)
 800554e:	79bb      	ldrb	r3, [r7, #6]
 8005550:	7013      	strb	r3, [r2, #0]
		}
	}

	return;
 8005552:	bf00      	nop
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005554:	370c      	adds	r7, #12
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	20000bb4 	.word	0x20000bb4
 8005564:	200003dc 	.word	0x200003dc
 8005568:	200003dd 	.word	0x200003dd
 800556c:	200003e0 	.word	0x200003e0

08005570 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8005574:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005578:	f003 f94e 	bl	8008818 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800557c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005580:	f003 f94a 	bl	8008818 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8005584:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005588:	f003 f946 	bl	8008818 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800558c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005590:	f003 f942 	bl	8008818 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8005594:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005598:	f003 f93e 	bl	8008818 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800559c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80055a0:	f003 f93a 	bl	8008818 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80055a4:	bf00      	nop
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 80055ac:	4802      	ldr	r0, [pc, #8]	; (80055b8 <DMA1_Stream7_IRQHandler+0x10>)
 80055ae:	f001 fb5d 	bl	8006c6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80055b2:	bf00      	nop
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	200009f4 	.word	0x200009f4

080055bc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80055c0:	4802      	ldr	r0, [pc, #8]	; (80055cc <DMA2_Stream0_IRQHandler+0x10>)
 80055c2:	f001 fb53 	bl	8006c6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80055c6:	bf00      	nop
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	20000630 	.word	0x20000630

080055d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80055d0:	b480      	push	{r7}
 80055d2:	af00      	add	r7, sp, #0
	return 1;
 80055d4:	2301      	movs	r3, #1
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <_kill>:

int _kill(int pid, int sig)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b083      	sub	sp, #12
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80055ea:	4b05      	ldr	r3, [pc, #20]	; (8005600 <_kill+0x20>)
 80055ec:	2216      	movs	r2, #22
 80055ee:	601a      	str	r2, [r3, #0]
	return -1;
 80055f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr
 8005600:	20006f0c 	.word	0x20006f0c

08005604 <_exit>:

void _exit (int status)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800560c:	f04f 31ff 	mov.w	r1, #4294967295
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f7ff ffe5 	bl	80055e0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005616:	e7fe      	b.n	8005616 <_exit+0x12>

08005618 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b086      	sub	sp, #24
 800561c:	af00      	add	r7, sp, #0
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	60b9      	str	r1, [r7, #8]
 8005622:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005624:	2300      	movs	r3, #0
 8005626:	617b      	str	r3, [r7, #20]
 8005628:	e00a      	b.n	8005640 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800562a:	f3af 8000 	nop.w
 800562e:	4601      	mov	r1, r0
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	1c5a      	adds	r2, r3, #1
 8005634:	60ba      	str	r2, [r7, #8]
 8005636:	b2ca      	uxtb	r2, r1
 8005638:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	3301      	adds	r3, #1
 800563e:	617b      	str	r3, [r7, #20]
 8005640:	697a      	ldr	r2, [r7, #20]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	429a      	cmp	r2, r3
 8005646:	dbf0      	blt.n	800562a <_read+0x12>
	}

return len;
 8005648:	687b      	ldr	r3, [r7, #4]
}
 800564a:	4618      	mov	r0, r3
 800564c:	3718      	adds	r7, #24
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}

08005652 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005652:	b580      	push	{r7, lr}
 8005654:	b086      	sub	sp, #24
 8005656:	af00      	add	r7, sp, #0
 8005658:	60f8      	str	r0, [r7, #12]
 800565a:	60b9      	str	r1, [r7, #8]
 800565c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800565e:	2300      	movs	r3, #0
 8005660:	617b      	str	r3, [r7, #20]
 8005662:	e009      	b.n	8005678 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	1c5a      	adds	r2, r3, #1
 8005668:	60ba      	str	r2, [r7, #8]
 800566a:	781b      	ldrb	r3, [r3, #0]
 800566c:	4618      	mov	r0, r3
 800566e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	3301      	adds	r3, #1
 8005676:	617b      	str	r3, [r7, #20]
 8005678:	697a      	ldr	r2, [r7, #20]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	429a      	cmp	r2, r3
 800567e:	dbf1      	blt.n	8005664 <_write+0x12>
	}
	return len;
 8005680:	687b      	ldr	r3, [r7, #4]
}
 8005682:	4618      	mov	r0, r3
 8005684:	3718      	adds	r7, #24
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}

0800568a <_close>:

int _close(int file)
{
 800568a:	b480      	push	{r7}
 800568c:	b083      	sub	sp, #12
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
	return -1;
 8005692:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005696:	4618      	mov	r0, r3
 8005698:	370c      	adds	r7, #12
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr

080056a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80056a2:	b480      	push	{r7}
 80056a4:	b083      	sub	sp, #12
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
 80056aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80056b2:	605a      	str	r2, [r3, #4]
	return 0;
 80056b4:	2300      	movs	r3, #0
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	370c      	adds	r7, #12
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr

080056c2 <_isatty>:

int _isatty(int file)
{
 80056c2:	b480      	push	{r7}
 80056c4:	b083      	sub	sp, #12
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	6078      	str	r0, [r7, #4]
	return 1;
 80056ca:	2301      	movs	r3, #1
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	607a      	str	r2, [r7, #4]
	return 0;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3714      	adds	r7, #20
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
	...

080056f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b087      	sub	sp, #28
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80056fc:	4a14      	ldr	r2, [pc, #80]	; (8005750 <_sbrk+0x5c>)
 80056fe:	4b15      	ldr	r3, [pc, #84]	; (8005754 <_sbrk+0x60>)
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005708:	4b13      	ldr	r3, [pc, #76]	; (8005758 <_sbrk+0x64>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d102      	bne.n	8005716 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005710:	4b11      	ldr	r3, [pc, #68]	; (8005758 <_sbrk+0x64>)
 8005712:	4a12      	ldr	r2, [pc, #72]	; (800575c <_sbrk+0x68>)
 8005714:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005716:	4b10      	ldr	r3, [pc, #64]	; (8005758 <_sbrk+0x64>)
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4413      	add	r3, r2
 800571e:	693a      	ldr	r2, [r7, #16]
 8005720:	429a      	cmp	r2, r3
 8005722:	d205      	bcs.n	8005730 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8005724:	4b0e      	ldr	r3, [pc, #56]	; (8005760 <_sbrk+0x6c>)
 8005726:	220c      	movs	r2, #12
 8005728:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800572a:	f04f 33ff 	mov.w	r3, #4294967295
 800572e:	e009      	b.n	8005744 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8005730:	4b09      	ldr	r3, [pc, #36]	; (8005758 <_sbrk+0x64>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005736:	4b08      	ldr	r3, [pc, #32]	; (8005758 <_sbrk+0x64>)
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4413      	add	r3, r2
 800573e:	4a06      	ldr	r2, [pc, #24]	; (8005758 <_sbrk+0x64>)
 8005740:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005742:	68fb      	ldr	r3, [r7, #12]
}
 8005744:	4618      	mov	r0, r3
 8005746:	371c      	adds	r7, #28
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr
 8005750:	20020000 	.word	0x20020000
 8005754:	00004000 	.word	0x00004000
 8005758:	20000394 	.word	0x20000394
 800575c:	20006f20 	.word	0x20006f20
 8005760:	20006f0c 	.word	0x20006f0c

08005764 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005764:	b480      	push	{r7}
 8005766:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005768:	4b08      	ldr	r3, [pc, #32]	; (800578c <SystemInit+0x28>)
 800576a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800576e:	4a07      	ldr	r2, [pc, #28]	; (800578c <SystemInit+0x28>)
 8005770:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005774:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005778:	4b04      	ldr	r3, [pc, #16]	; (800578c <SystemInit+0x28>)
 800577a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800577e:	609a      	str	r2, [r3, #8]
#endif
}
 8005780:	bf00      	nop
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr
 800578a:	bf00      	nop
 800578c:	e000ed00 	.word	0xe000ed00

08005790 <MX_TIM3_Init>:
DMA_HandleTypeDef hdma_tim3_ch3;
DMA_HandleTypeDef hdma_tim3_ch4_up;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b08a      	sub	sp, #40	; 0x28
 8005794:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005796:	f107 0320 	add.w	r3, r7, #32
 800579a:	2200      	movs	r2, #0
 800579c:	601a      	str	r2, [r3, #0]
 800579e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80057a0:	1d3b      	adds	r3, r7, #4
 80057a2:	2200      	movs	r2, #0
 80057a4:	601a      	str	r2, [r3, #0]
 80057a6:	605a      	str	r2, [r3, #4]
 80057a8:	609a      	str	r2, [r3, #8]
 80057aa:	60da      	str	r2, [r3, #12]
 80057ac:	611a      	str	r2, [r3, #16]
 80057ae:	615a      	str	r2, [r3, #20]
 80057b0:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 80057b2:	4b33      	ldr	r3, [pc, #204]	; (8005880 <MX_TIM3_Init+0xf0>)
 80057b4:	4a33      	ldr	r2, [pc, #204]	; (8005884 <MX_TIM3_Init+0xf4>)
 80057b6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3;
 80057b8:	4b31      	ldr	r3, [pc, #196]	; (8005880 <MX_TIM3_Init+0xf0>)
 80057ba:	2203      	movs	r2, #3
 80057bc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057be:	4b30      	ldr	r3, [pc, #192]	; (8005880 <MX_TIM3_Init+0xf0>)
 80057c0:	2200      	movs	r2, #0
 80057c2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 80057c4:	4b2e      	ldr	r3, [pc, #184]	; (8005880 <MX_TIM3_Init+0xf0>)
 80057c6:	f242 7210 	movw	r2, #10000	; 0x2710
 80057ca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80057cc:	4b2c      	ldr	r3, [pc, #176]	; (8005880 <MX_TIM3_Init+0xf0>)
 80057ce:	2200      	movs	r2, #0
 80057d0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80057d2:	4b2b      	ldr	r3, [pc, #172]	; (8005880 <MX_TIM3_Init+0xf0>)
 80057d4:	2200      	movs	r2, #0
 80057d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80057d8:	4829      	ldr	r0, [pc, #164]	; (8005880 <MX_TIM3_Init+0xf0>)
 80057da:	f004 fce1 	bl	800a1a0 <HAL_TIM_PWM_Init>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d001      	beq.n	80057e8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80057e4:	f7fe fe8c 	bl	8004500 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80057e8:	2300      	movs	r3, #0
 80057ea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80057ec:	2300      	movs	r3, #0
 80057ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80057f0:	f107 0320 	add.w	r3, r7, #32
 80057f4:	4619      	mov	r1, r3
 80057f6:	4822      	ldr	r0, [pc, #136]	; (8005880 <MX_TIM3_Init+0xf0>)
 80057f8:	f005 fb72 	bl	800aee0 <HAL_TIMEx_MasterConfigSynchronization>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d001      	beq.n	8005806 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8005802:	f7fe fe7d 	bl	8004500 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005806:	2360      	movs	r3, #96	; 0x60
 8005808:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 800580a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800580e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005810:	2300      	movs	r3, #0
 8005812:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8005814:	2304      	movs	r3, #4
 8005816:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005818:	1d3b      	adds	r3, r7, #4
 800581a:	2200      	movs	r2, #0
 800581c:	4619      	mov	r1, r3
 800581e:	4818      	ldr	r0, [pc, #96]	; (8005880 <MX_TIM3_Init+0xf0>)
 8005820:	f004 ff64 	bl	800a6ec <HAL_TIM_PWM_ConfigChannel>
 8005824:	4603      	mov	r3, r0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d001      	beq.n	800582e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800582a:	f7fe fe69 	bl	8004500 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800582e:	1d3b      	adds	r3, r7, #4
 8005830:	2204      	movs	r2, #4
 8005832:	4619      	mov	r1, r3
 8005834:	4812      	ldr	r0, [pc, #72]	; (8005880 <MX_TIM3_Init+0xf0>)
 8005836:	f004 ff59 	bl	800a6ec <HAL_TIM_PWM_ConfigChannel>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d001      	beq.n	8005844 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8005840:	f7fe fe5e 	bl	8004500 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005844:	1d3b      	adds	r3, r7, #4
 8005846:	2208      	movs	r2, #8
 8005848:	4619      	mov	r1, r3
 800584a:	480d      	ldr	r0, [pc, #52]	; (8005880 <MX_TIM3_Init+0xf0>)
 800584c:	f004 ff4e 	bl	800a6ec <HAL_TIM_PWM_ConfigChannel>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d001      	beq.n	800585a <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8005856:	f7fe fe53 	bl	8004500 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800585a:	1d3b      	adds	r3, r7, #4
 800585c:	220c      	movs	r2, #12
 800585e:	4619      	mov	r1, r3
 8005860:	4807      	ldr	r0, [pc, #28]	; (8005880 <MX_TIM3_Init+0xf0>)
 8005862:	f004 ff43 	bl	800a6ec <HAL_TIM_PWM_ConfigChannel>
 8005866:	4603      	mov	r3, r0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d001      	beq.n	8005870 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 800586c:	f7fe fe48 	bl	8004500 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8005870:	4803      	ldr	r0, [pc, #12]	; (8005880 <MX_TIM3_Init+0xf0>)
 8005872:	f000 f981 	bl	8005b78 <HAL_TIM_MspPostInit>

}
 8005876:	bf00      	nop
 8005878:	3728      	adds	r7, #40	; 0x28
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop
 8005880:	20000a54 	.word	0x20000a54
 8005884:	40000400 	.word	0x40000400

08005888 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b08a      	sub	sp, #40	; 0x28
 800588c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800588e:	f107 0320 	add.w	r3, r7, #32
 8005892:	2200      	movs	r2, #0
 8005894:	601a      	str	r2, [r3, #0]
 8005896:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005898:	1d3b      	adds	r3, r7, #4
 800589a:	2200      	movs	r2, #0
 800589c:	601a      	str	r2, [r3, #0]
 800589e:	605a      	str	r2, [r3, #4]
 80058a0:	609a      	str	r2, [r3, #8]
 80058a2:	60da      	str	r2, [r3, #12]
 80058a4:	611a      	str	r2, [r3, #16]
 80058a6:	615a      	str	r2, [r3, #20]
 80058a8:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 80058aa:	4b20      	ldr	r3, [pc, #128]	; (800592c <MX_TIM4_Init+0xa4>)
 80058ac:	4a20      	ldr	r2, [pc, #128]	; (8005930 <MX_TIM4_Init+0xa8>)
 80058ae:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80058b0:	4b1e      	ldr	r3, [pc, #120]	; (800592c <MX_TIM4_Init+0xa4>)
 80058b2:	2200      	movs	r2, #0
 80058b4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80058b6:	4b1d      	ldr	r3, [pc, #116]	; (800592c <MX_TIM4_Init+0xa4>)
 80058b8:	2200      	movs	r2, #0
 80058ba:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65000;
 80058bc:	4b1b      	ldr	r3, [pc, #108]	; (800592c <MX_TIM4_Init+0xa4>)
 80058be:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 80058c2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80058c4:	4b19      	ldr	r3, [pc, #100]	; (800592c <MX_TIM4_Init+0xa4>)
 80058c6:	2200      	movs	r2, #0
 80058c8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80058ca:	4b18      	ldr	r3, [pc, #96]	; (800592c <MX_TIM4_Init+0xa4>)
 80058cc:	2200      	movs	r2, #0
 80058ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 80058d0:	4816      	ldr	r0, [pc, #88]	; (800592c <MX_TIM4_Init+0xa4>)
 80058d2:	f004 fbfc 	bl	800a0ce <HAL_TIM_OC_Init>
 80058d6:	4603      	mov	r3, r0
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d001      	beq.n	80058e0 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80058dc:	f7fe fe10 	bl	8004500 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80058e0:	2300      	movs	r3, #0
 80058e2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80058e4:	2300      	movs	r3, #0
 80058e6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80058e8:	f107 0320 	add.w	r3, r7, #32
 80058ec:	4619      	mov	r1, r3
 80058ee:	480f      	ldr	r0, [pc, #60]	; (800592c <MX_TIM4_Init+0xa4>)
 80058f0:	f005 faf6 	bl	800aee0 <HAL_TIMEx_MasterConfigSynchronization>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d001      	beq.n	80058fe <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80058fa:	f7fe fe01 	bl	8004500 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80058fe:	2330      	movs	r3, #48	; 0x30
 8005900:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005902:	2300      	movs	r3, #0
 8005904:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005906:	2300      	movs	r3, #0
 8005908:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800590a:	2300      	movs	r3, #0
 800590c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800590e:	1d3b      	adds	r3, r7, #4
 8005910:	220c      	movs	r2, #12
 8005912:	4619      	mov	r1, r3
 8005914:	4805      	ldr	r0, [pc, #20]	; (800592c <MX_TIM4_Init+0xa4>)
 8005916:	f004 fe89 	bl	800a62c <HAL_TIM_OC_ConfigChannel>
 800591a:	4603      	mov	r3, r0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d001      	beq.n	8005924 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8005920:	f7fe fdee 	bl	8004500 <Error_Handler>
  }

}
 8005924:	bf00      	nop
 8005926:	3728      	adds	r7, #40	; 0x28
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}
 800592c:	200009b4 	.word	0x200009b4
 8005930:	40000800 	.word	0x40000800

08005934 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a72      	ldr	r2, [pc, #456]	; (8005b0c <HAL_TIM_PWM_MspInit+0x1d8>)
 8005942:	4293      	cmp	r3, r2
 8005944:	f040 80de 	bne.w	8005b04 <HAL_TIM_PWM_MspInit+0x1d0>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005948:	2300      	movs	r3, #0
 800594a:	60fb      	str	r3, [r7, #12]
 800594c:	4b70      	ldr	r3, [pc, #448]	; (8005b10 <HAL_TIM_PWM_MspInit+0x1dc>)
 800594e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005950:	4a6f      	ldr	r2, [pc, #444]	; (8005b10 <HAL_TIM_PWM_MspInit+0x1dc>)
 8005952:	f043 0302 	orr.w	r3, r3, #2
 8005956:	6413      	str	r3, [r2, #64]	; 0x40
 8005958:	4b6d      	ldr	r3, [pc, #436]	; (8005b10 <HAL_TIM_PWM_MspInit+0x1dc>)
 800595a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800595c:	f003 0302 	and.w	r3, r3, #2
 8005960:	60fb      	str	r3, [r7, #12]
 8005962:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 8005964:	4b6b      	ldr	r3, [pc, #428]	; (8005b14 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005966:	4a6c      	ldr	r2, [pc, #432]	; (8005b18 <HAL_TIM_PWM_MspInit+0x1e4>)
 8005968:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 800596a:	4b6a      	ldr	r3, [pc, #424]	; (8005b14 <HAL_TIM_PWM_MspInit+0x1e0>)
 800596c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005970:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005972:	4b68      	ldr	r3, [pc, #416]	; (8005b14 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005974:	2240      	movs	r2, #64	; 0x40
 8005976:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8005978:	4b66      	ldr	r3, [pc, #408]	; (8005b14 <HAL_TIM_PWM_MspInit+0x1e0>)
 800597a:	2200      	movs	r2, #0
 800597c:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 800597e:	4b65      	ldr	r3, [pc, #404]	; (8005b14 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005980:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005984:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005986:	4b63      	ldr	r3, [pc, #396]	; (8005b14 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005988:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800598c:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800598e:	4b61      	ldr	r3, [pc, #388]	; (8005b14 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005990:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005994:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_CIRCULAR;
 8005996:	4b5f      	ldr	r3, [pc, #380]	; (8005b14 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005998:	f44f 7280 	mov.w	r2, #256	; 0x100
 800599c:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 800599e:	4b5d      	ldr	r3, [pc, #372]	; (8005b14 <HAL_TIM_PWM_MspInit+0x1e0>)
 80059a0:	2200      	movs	r2, #0
 80059a2:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80059a4:	4b5b      	ldr	r3, [pc, #364]	; (8005b14 <HAL_TIM_PWM_MspInit+0x1e0>)
 80059a6:	2200      	movs	r2, #0
 80059a8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 80059aa:	485a      	ldr	r0, [pc, #360]	; (8005b14 <HAL_TIM_PWM_MspInit+0x1e0>)
 80059ac:	f001 f836 	bl	8006a1c <HAL_DMA_Init>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d001      	beq.n	80059ba <HAL_TIM_PWM_MspInit+0x86>
    {
      Error_Handler();
 80059b6:	f7fe fda3 	bl	8004500 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a55      	ldr	r2, [pc, #340]	; (8005b14 <HAL_TIM_PWM_MspInit+0x1e0>)
 80059be:	625a      	str	r2, [r3, #36]	; 0x24
 80059c0:	4a54      	ldr	r2, [pc, #336]	; (8005b14 <HAL_TIM_PWM_MspInit+0x1e0>)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a52      	ldr	r2, [pc, #328]	; (8005b14 <HAL_TIM_PWM_MspInit+0x1e0>)
 80059ca:	639a      	str	r2, [r3, #56]	; 0x38
 80059cc:	4a51      	ldr	r2, [pc, #324]	; (8005b14 <HAL_TIM_PWM_MspInit+0x1e0>)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM3_CH2 Init */
    hdma_tim3_ch2.Instance = DMA1_Stream5;
 80059d2:	4b52      	ldr	r3, [pc, #328]	; (8005b1c <HAL_TIM_PWM_MspInit+0x1e8>)
 80059d4:	4a52      	ldr	r2, [pc, #328]	; (8005b20 <HAL_TIM_PWM_MspInit+0x1ec>)
 80059d6:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Channel = DMA_CHANNEL_5;
 80059d8:	4b50      	ldr	r3, [pc, #320]	; (8005b1c <HAL_TIM_PWM_MspInit+0x1e8>)
 80059da:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80059de:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80059e0:	4b4e      	ldr	r3, [pc, #312]	; (8005b1c <HAL_TIM_PWM_MspInit+0x1e8>)
 80059e2:	2240      	movs	r2, #64	; 0x40
 80059e4:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80059e6:	4b4d      	ldr	r3, [pc, #308]	; (8005b1c <HAL_TIM_PWM_MspInit+0x1e8>)
 80059e8:	2200      	movs	r2, #0
 80059ea:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80059ec:	4b4b      	ldr	r3, [pc, #300]	; (8005b1c <HAL_TIM_PWM_MspInit+0x1e8>)
 80059ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80059f2:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80059f4:	4b49      	ldr	r3, [pc, #292]	; (8005b1c <HAL_TIM_PWM_MspInit+0x1e8>)
 80059f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059fa:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80059fc:	4b47      	ldr	r3, [pc, #284]	; (8005b1c <HAL_TIM_PWM_MspInit+0x1e8>)
 80059fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005a02:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_CIRCULAR;
 8005a04:	4b45      	ldr	r3, [pc, #276]	; (8005b1c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005a06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a0a:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8005a0c:	4b43      	ldr	r3, [pc, #268]	; (8005b1c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005a0e:	2200      	movs	r2, #0
 8005a10:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005a12:	4b42      	ldr	r3, [pc, #264]	; (8005b1c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005a14:	2200      	movs	r2, #0
 8005a16:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 8005a18:	4840      	ldr	r0, [pc, #256]	; (8005b1c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005a1a:	f000 ffff 	bl	8006a1c <HAL_DMA_Init>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d001      	beq.n	8005a28 <HAL_TIM_PWM_MspInit+0xf4>
    {
      Error_Handler();
 8005a24:	f7fe fd6c 	bl	8004500 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a3c      	ldr	r2, [pc, #240]	; (8005b1c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005a2c:	629a      	str	r2, [r3, #40]	; 0x28
 8005a2e:	4a3b      	ldr	r2, [pc, #236]	; (8005b1c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM3_CH3 Init */
    hdma_tim3_ch3.Instance = DMA1_Stream7;
 8005a34:	4b3b      	ldr	r3, [pc, #236]	; (8005b24 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005a36:	4a3c      	ldr	r2, [pc, #240]	; (8005b28 <HAL_TIM_PWM_MspInit+0x1f4>)
 8005a38:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Channel = DMA_CHANNEL_5;
 8005a3a:	4b3a      	ldr	r3, [pc, #232]	; (8005b24 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005a3c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005a40:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005a42:	4b38      	ldr	r3, [pc, #224]	; (8005b24 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005a44:	2240      	movs	r2, #64	; 0x40
 8005a46:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a48:	4b36      	ldr	r3, [pc, #216]	; (8005b24 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8005a4e:	4b35      	ldr	r3, [pc, #212]	; (8005b24 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005a50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005a54:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005a56:	4b33      	ldr	r3, [pc, #204]	; (8005b24 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005a58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a5c:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005a5e:	4b31      	ldr	r3, [pc, #196]	; (8005b24 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005a60:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005a64:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_CIRCULAR;
 8005a66:	4b2f      	ldr	r3, [pc, #188]	; (8005b24 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005a68:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a6c:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8005a6e:	4b2d      	ldr	r3, [pc, #180]	; (8005b24 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005a70:	2200      	movs	r2, #0
 8005a72:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005a74:	4b2b      	ldr	r3, [pc, #172]	; (8005b24 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005a76:	2200      	movs	r2, #0
 8005a78:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 8005a7a:	482a      	ldr	r0, [pc, #168]	; (8005b24 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005a7c:	f000 ffce 	bl	8006a1c <HAL_DMA_Init>
 8005a80:	4603      	mov	r3, r0
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d001      	beq.n	8005a8a <HAL_TIM_PWM_MspInit+0x156>
    {
      Error_Handler();
 8005a86:	f7fe fd3b 	bl	8004500 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a25      	ldr	r2, [pc, #148]	; (8005b24 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005a8e:	62da      	str	r2, [r3, #44]	; 0x2c
 8005a90:	4a24      	ldr	r2, [pc, #144]	; (8005b24 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM3_CH4_UP Init */
    hdma_tim3_ch4_up.Instance = DMA1_Stream2;
 8005a96:	4b25      	ldr	r3, [pc, #148]	; (8005b2c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005a98:	4a25      	ldr	r2, [pc, #148]	; (8005b30 <HAL_TIM_PWM_MspInit+0x1fc>)
 8005a9a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Channel = DMA_CHANNEL_5;
 8005a9c:	4b23      	ldr	r3, [pc, #140]	; (8005b2c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005a9e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005aa2:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005aa4:	4b21      	ldr	r3, [pc, #132]	; (8005b2c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005aa6:	2240      	movs	r2, #64	; 0x40
 8005aa8:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8005aaa:	4b20      	ldr	r3, [pc, #128]	; (8005b2c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005aac:	2200      	movs	r2, #0
 8005aae:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 8005ab0:	4b1e      	ldr	r3, [pc, #120]	; (8005b2c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005ab2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005ab6:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005ab8:	4b1c      	ldr	r3, [pc, #112]	; (8005b2c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005aba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005abe:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005ac0:	4b1a      	ldr	r3, [pc, #104]	; (8005b2c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005ac2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005ac6:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Mode = DMA_CIRCULAR;
 8005ac8:	4b18      	ldr	r3, [pc, #96]	; (8005b2c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005aca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005ace:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_LOW;
 8005ad0:	4b16      	ldr	r3, [pc, #88]	; (8005b2c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch4_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005ad6:	4b15      	ldr	r3, [pc, #84]	; (8005b2c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005ad8:	2200      	movs	r2, #0
 8005ada:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 8005adc:	4813      	ldr	r0, [pc, #76]	; (8005b2c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005ade:	f000 ff9d 	bl	8006a1c <HAL_DMA_Init>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d001      	beq.n	8005aec <HAL_TIM_PWM_MspInit+0x1b8>
    {
      Error_Handler();
 8005ae8:	f7fe fd0a 	bl	8004500 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a0f      	ldr	r2, [pc, #60]	; (8005b2c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005af0:	631a      	str	r2, [r3, #48]	; 0x30
 8005af2:	4a0e      	ldr	r2, [pc, #56]	; (8005b2c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4a0c      	ldr	r2, [pc, #48]	; (8005b2c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005afc:	621a      	str	r2, [r3, #32]
 8005afe:	4a0b      	ldr	r2, [pc, #44]	; (8005b2c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8005b04:	bf00      	nop
 8005b06:	3710      	adds	r7, #16
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}
 8005b0c:	40000400 	.word	0x40000400
 8005b10:	40023800 	.word	0x40023800
 8005b14:	20000a94 	.word	0x20000a94
 8005b18:	40026070 	.word	0x40026070
 8005b1c:	20000af4 	.word	0x20000af4
 8005b20:	40026088 	.word	0x40026088
 8005b24:	200009f4 	.word	0x200009f4
 8005b28:	400260b8 	.word	0x400260b8
 8005b2c:	20000b54 	.word	0x20000b54
 8005b30:	40026040 	.word	0x40026040

08005b34 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b085      	sub	sp, #20
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM4)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a0b      	ldr	r2, [pc, #44]	; (8005b70 <HAL_TIM_OC_MspInit+0x3c>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d10d      	bne.n	8005b62 <HAL_TIM_OC_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005b46:	2300      	movs	r3, #0
 8005b48:	60fb      	str	r3, [r7, #12]
 8005b4a:	4b0a      	ldr	r3, [pc, #40]	; (8005b74 <HAL_TIM_OC_MspInit+0x40>)
 8005b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4e:	4a09      	ldr	r2, [pc, #36]	; (8005b74 <HAL_TIM_OC_MspInit+0x40>)
 8005b50:	f043 0304 	orr.w	r3, r3, #4
 8005b54:	6413      	str	r3, [r2, #64]	; 0x40
 8005b56:	4b07      	ldr	r3, [pc, #28]	; (8005b74 <HAL_TIM_OC_MspInit+0x40>)
 8005b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5a:	f003 0304 	and.w	r3, r3, #4
 8005b5e:	60fb      	str	r3, [r7, #12]
 8005b60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8005b62:	bf00      	nop
 8005b64:	3714      	adds	r7, #20
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr
 8005b6e:	bf00      	nop
 8005b70:	40000800 	.word	0x40000800
 8005b74:	40023800 	.word	0x40023800

08005b78 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b088      	sub	sp, #32
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b80:	f107 030c 	add.w	r3, r7, #12
 8005b84:	2200      	movs	r2, #0
 8005b86:	601a      	str	r2, [r3, #0]
 8005b88:	605a      	str	r2, [r3, #4]
 8005b8a:	609a      	str	r2, [r3, #8]
 8005b8c:	60da      	str	r2, [r3, #12]
 8005b8e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a12      	ldr	r2, [pc, #72]	; (8005be0 <HAL_TIM_MspPostInit+0x68>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d11e      	bne.n	8005bd8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	60bb      	str	r3, [r7, #8]
 8005b9e:	4b11      	ldr	r3, [pc, #68]	; (8005be4 <HAL_TIM_MspPostInit+0x6c>)
 8005ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ba2:	4a10      	ldr	r2, [pc, #64]	; (8005be4 <HAL_TIM_MspPostInit+0x6c>)
 8005ba4:	f043 0304 	orr.w	r3, r3, #4
 8005ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8005baa:	4b0e      	ldr	r3, [pc, #56]	; (8005be4 <HAL_TIM_MspPostInit+0x6c>)
 8005bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bae:	f003 0304 	and.w	r3, r3, #4
 8005bb2:	60bb      	str	r3, [r7, #8]
 8005bb4:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = PWM0_Pin|PWM1_Pin|PWM2_Pin|PWM3_Pin;
 8005bb6:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8005bba:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005bc8:	2302      	movs	r3, #2
 8005bca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005bcc:	f107 030c 	add.w	r3, r7, #12
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	4805      	ldr	r0, [pc, #20]	; (8005be8 <HAL_TIM_MspPostInit+0x70>)
 8005bd4:	f002 fb56 	bl	8008284 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005bd8:	bf00      	nop
 8005bda:	3720      	adds	r7, #32
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}
 8005be0:	40000400 	.word	0x40000400
 8005be4:	40023800 	.word	0x40023800
 8005be8:	40020800 	.word	0x40020800

08005bec <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8005bf0:	4b11      	ldr	r3, [pc, #68]	; (8005c38 <MX_USART1_UART_Init+0x4c>)
 8005bf2:	4a12      	ldr	r2, [pc, #72]	; (8005c3c <MX_USART1_UART_Init+0x50>)
 8005bf4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8005bf6:	4b10      	ldr	r3, [pc, #64]	; (8005c38 <MX_USART1_UART_Init+0x4c>)
 8005bf8:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8005bfc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005bfe:	4b0e      	ldr	r3, [pc, #56]	; (8005c38 <MX_USART1_UART_Init+0x4c>)
 8005c00:	2200      	movs	r2, #0
 8005c02:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005c04:	4b0c      	ldr	r3, [pc, #48]	; (8005c38 <MX_USART1_UART_Init+0x4c>)
 8005c06:	2200      	movs	r2, #0
 8005c08:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005c0a:	4b0b      	ldr	r3, [pc, #44]	; (8005c38 <MX_USART1_UART_Init+0x4c>)
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005c10:	4b09      	ldr	r3, [pc, #36]	; (8005c38 <MX_USART1_UART_Init+0x4c>)
 8005c12:	220c      	movs	r2, #12
 8005c14:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005c16:	4b08      	ldr	r3, [pc, #32]	; (8005c38 <MX_USART1_UART_Init+0x4c>)
 8005c18:	2200      	movs	r2, #0
 8005c1a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005c1c:	4b06      	ldr	r3, [pc, #24]	; (8005c38 <MX_USART1_UART_Init+0x4c>)
 8005c1e:	2200      	movs	r2, #0
 8005c20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005c22:	4805      	ldr	r0, [pc, #20]	; (8005c38 <MX_USART1_UART_Init+0x4c>)
 8005c24:	f005 f9ec 	bl	800b000 <HAL_UART_Init>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d001      	beq.n	8005c32 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005c2e:	f7fe fc67 	bl	8004500 <Error_Handler>
  }

}
 8005c32:	bf00      	nop
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	20000bf4 	.word	0x20000bf4
 8005c3c:	40011000 	.word	0x40011000

08005c40 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8005c44:	4b11      	ldr	r3, [pc, #68]	; (8005c8c <MX_USART2_UART_Init+0x4c>)
 8005c46:	4a12      	ldr	r2, [pc, #72]	; (8005c90 <MX_USART2_UART_Init+0x50>)
 8005c48:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005c4a:	4b10      	ldr	r3, [pc, #64]	; (8005c8c <MX_USART2_UART_Init+0x4c>)
 8005c4c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005c50:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005c52:	4b0e      	ldr	r3, [pc, #56]	; (8005c8c <MX_USART2_UART_Init+0x4c>)
 8005c54:	2200      	movs	r2, #0
 8005c56:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005c58:	4b0c      	ldr	r3, [pc, #48]	; (8005c8c <MX_USART2_UART_Init+0x4c>)
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005c5e:	4b0b      	ldr	r3, [pc, #44]	; (8005c8c <MX_USART2_UART_Init+0x4c>)
 8005c60:	2200      	movs	r2, #0
 8005c62:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005c64:	4b09      	ldr	r3, [pc, #36]	; (8005c8c <MX_USART2_UART_Init+0x4c>)
 8005c66:	220c      	movs	r2, #12
 8005c68:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005c6a:	4b08      	ldr	r3, [pc, #32]	; (8005c8c <MX_USART2_UART_Init+0x4c>)
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005c70:	4b06      	ldr	r3, [pc, #24]	; (8005c8c <MX_USART2_UART_Init+0x4c>)
 8005c72:	2200      	movs	r2, #0
 8005c74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005c76:	4805      	ldr	r0, [pc, #20]	; (8005c8c <MX_USART2_UART_Init+0x4c>)
 8005c78:	f005 f9c2 	bl	800b000 <HAL_UART_Init>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d001      	beq.n	8005c86 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005c82:	f7fe fc3d 	bl	8004500 <Error_Handler>
  }

}
 8005c86:	bf00      	nop
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	bf00      	nop
 8005c8c:	20000c34 	.word	0x20000c34
 8005c90:	40004400 	.word	0x40004400

08005c94 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8005c98:	4b11      	ldr	r3, [pc, #68]	; (8005ce0 <MX_USART3_UART_Init+0x4c>)
 8005c9a:	4a12      	ldr	r2, [pc, #72]	; (8005ce4 <MX_USART3_UART_Init+0x50>)
 8005c9c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 57600;
 8005c9e:	4b10      	ldr	r3, [pc, #64]	; (8005ce0 <MX_USART3_UART_Init+0x4c>)
 8005ca0:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8005ca4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005ca6:	4b0e      	ldr	r3, [pc, #56]	; (8005ce0 <MX_USART3_UART_Init+0x4c>)
 8005ca8:	2200      	movs	r2, #0
 8005caa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005cac:	4b0c      	ldr	r3, [pc, #48]	; (8005ce0 <MX_USART3_UART_Init+0x4c>)
 8005cae:	2200      	movs	r2, #0
 8005cb0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005cb2:	4b0b      	ldr	r3, [pc, #44]	; (8005ce0 <MX_USART3_UART_Init+0x4c>)
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005cb8:	4b09      	ldr	r3, [pc, #36]	; (8005ce0 <MX_USART3_UART_Init+0x4c>)
 8005cba:	220c      	movs	r2, #12
 8005cbc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005cbe:	4b08      	ldr	r3, [pc, #32]	; (8005ce0 <MX_USART3_UART_Init+0x4c>)
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005cc4:	4b06      	ldr	r3, [pc, #24]	; (8005ce0 <MX_USART3_UART_Init+0x4c>)
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005cca:	4805      	ldr	r0, [pc, #20]	; (8005ce0 <MX_USART3_UART_Init+0x4c>)
 8005ccc:	f005 f998 	bl	800b000 <HAL_UART_Init>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d001      	beq.n	8005cda <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8005cd6:	f7fe fc13 	bl	8004500 <Error_Handler>
  }

}
 8005cda:	bf00      	nop
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	20000bb4 	.word	0x20000bb4
 8005ce4:	40004800 	.word	0x40004800

08005ce8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b08e      	sub	sp, #56	; 0x38
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cf0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	601a      	str	r2, [r3, #0]
 8005cf8:	605a      	str	r2, [r3, #4]
 8005cfa:	609a      	str	r2, [r3, #8]
 8005cfc:	60da      	str	r2, [r3, #12]
 8005cfe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a58      	ldr	r2, [pc, #352]	; (8005e68 <HAL_UART_MspInit+0x180>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d135      	bne.n	8005d76 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	623b      	str	r3, [r7, #32]
 8005d0e:	4b57      	ldr	r3, [pc, #348]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d12:	4a56      	ldr	r2, [pc, #344]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005d14:	f043 0310 	orr.w	r3, r3, #16
 8005d18:	6453      	str	r3, [r2, #68]	; 0x44
 8005d1a:	4b54      	ldr	r3, [pc, #336]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d1e:	f003 0310 	and.w	r3, r3, #16
 8005d22:	623b      	str	r3, [r7, #32]
 8005d24:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d26:	2300      	movs	r3, #0
 8005d28:	61fb      	str	r3, [r7, #28]
 8005d2a:	4b50      	ldr	r3, [pc, #320]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d2e:	4a4f      	ldr	r2, [pc, #316]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005d30:	f043 0301 	orr.w	r3, r3, #1
 8005d34:	6313      	str	r3, [r2, #48]	; 0x30
 8005d36:	4b4d      	ldr	r3, [pc, #308]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	61fb      	str	r3, [r7, #28]
 8005d40:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = SIM_RxD_Pin|SIM_TxD_Pin;
 8005d42:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005d46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d48:	2302      	movs	r3, #2
 8005d4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d50:	2303      	movs	r3, #3
 8005d52:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005d54:	2307      	movs	r3, #7
 8005d56:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005d5c:	4619      	mov	r1, r3
 8005d5e:	4844      	ldr	r0, [pc, #272]	; (8005e70 <HAL_UART_MspInit+0x188>)
 8005d60:	f002 fa90 	bl	8008284 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005d64:	2200      	movs	r2, #0
 8005d66:	2100      	movs	r1, #0
 8005d68:	2025      	movs	r0, #37	; 0x25
 8005d6a:	f000 fe2d 	bl	80069c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005d6e:	2025      	movs	r0, #37	; 0x25
 8005d70:	f000 fe46 	bl	8006a00 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005d74:	e073      	b.n	8005e5e <HAL_UART_MspInit+0x176>
  else if(uartHandle->Instance==USART2)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a3e      	ldr	r2, [pc, #248]	; (8005e74 <HAL_UART_MspInit+0x18c>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d134      	bne.n	8005dea <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005d80:	2300      	movs	r3, #0
 8005d82:	61bb      	str	r3, [r7, #24]
 8005d84:	4b39      	ldr	r3, [pc, #228]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d88:	4a38      	ldr	r2, [pc, #224]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005d8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d8e:	6413      	str	r3, [r2, #64]	; 0x40
 8005d90:	4b36      	ldr	r3, [pc, #216]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d98:	61bb      	str	r3, [r7, #24]
 8005d9a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	617b      	str	r3, [r7, #20]
 8005da0:	4b32      	ldr	r3, [pc, #200]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005da4:	4a31      	ldr	r2, [pc, #196]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005da6:	f043 0308 	orr.w	r3, r3, #8
 8005daa:	6313      	str	r3, [r2, #48]	; 0x30
 8005dac:	4b2f      	ldr	r3, [pc, #188]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db0:	f003 0308 	and.w	r3, r3, #8
 8005db4:	617b      	str	r3, [r7, #20]
 8005db6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = RS485_RxD_Pin|RS485_TxD_Pin;
 8005db8:	2360      	movs	r3, #96	; 0x60
 8005dba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005dbc:	2302      	movs	r3, #2
 8005dbe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005dc4:	2303      	movs	r3, #3
 8005dc6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005dc8:	2307      	movs	r3, #7
 8005dca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005dcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005dd0:	4619      	mov	r1, r3
 8005dd2:	4829      	ldr	r0, [pc, #164]	; (8005e78 <HAL_UART_MspInit+0x190>)
 8005dd4:	f002 fa56 	bl	8008284 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005dd8:	2200      	movs	r2, #0
 8005dda:	2100      	movs	r1, #0
 8005ddc:	2026      	movs	r0, #38	; 0x26
 8005dde:	f000 fdf3 	bl	80069c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005de2:	2026      	movs	r0, #38	; 0x26
 8005de4:	f000 fe0c 	bl	8006a00 <HAL_NVIC_EnableIRQ>
}
 8005de8:	e039      	b.n	8005e5e <HAL_UART_MspInit+0x176>
  else if(uartHandle->Instance==USART3)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a23      	ldr	r2, [pc, #140]	; (8005e7c <HAL_UART_MspInit+0x194>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d134      	bne.n	8005e5e <HAL_UART_MspInit+0x176>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005df4:	2300      	movs	r3, #0
 8005df6:	613b      	str	r3, [r7, #16]
 8005df8:	4b1c      	ldr	r3, [pc, #112]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfc:	4a1b      	ldr	r2, [pc, #108]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005dfe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005e02:	6413      	str	r3, [r2, #64]	; 0x40
 8005e04:	4b19      	ldr	r3, [pc, #100]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e0c:	613b      	str	r3, [r7, #16]
 8005e0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e10:	2300      	movs	r3, #0
 8005e12:	60fb      	str	r3, [r7, #12]
 8005e14:	4b15      	ldr	r3, [pc, #84]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e18:	4a14      	ldr	r2, [pc, #80]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005e1a:	f043 0304 	orr.w	r3, r3, #4
 8005e1e:	6313      	str	r3, [r2, #48]	; 0x30
 8005e20:	4b12      	ldr	r3, [pc, #72]	; (8005e6c <HAL_UART_MspInit+0x184>)
 8005e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e24:	f003 0304 	and.w	r3, r3, #4
 8005e28:	60fb      	str	r3, [r7, #12]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = COM_RxD_Pin|COM_TxD_Pin;
 8005e2c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005e30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e32:	2302      	movs	r3, #2
 8005e34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e36:	2300      	movs	r3, #0
 8005e38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005e3e:	2307      	movs	r3, #7
 8005e40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005e46:	4619      	mov	r1, r3
 8005e48:	480d      	ldr	r0, [pc, #52]	; (8005e80 <HAL_UART_MspInit+0x198>)
 8005e4a:	f002 fa1b 	bl	8008284 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005e4e:	2200      	movs	r2, #0
 8005e50:	2100      	movs	r1, #0
 8005e52:	2027      	movs	r0, #39	; 0x27
 8005e54:	f000 fdb8 	bl	80069c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005e58:	2027      	movs	r0, #39	; 0x27
 8005e5a:	f000 fdd1 	bl	8006a00 <HAL_NVIC_EnableIRQ>
}
 8005e5e:	bf00      	nop
 8005e60:	3738      	adds	r7, #56	; 0x38
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	40011000 	.word	0x40011000
 8005e6c:	40023800 	.word	0x40023800
 8005e70:	40020000 	.word	0x40020000
 8005e74:	40004400 	.word	0x40004400
 8005e78:	40020c00 	.word	0x40020c00
 8005e7c:	40004800 	.word	0x40004800
 8005e80:	40020800 	.word	0x40020800

08005e84 <dbg_available>:
volatile dbg_rx_buffer_index_t dbg_rx_buffer_head = 0;
volatile dbg_rx_buffer_index_t dbg_rx_buffer_tail = 0;
uint8_t dbg_rx_buffer[DBG_RX_BUFFER_SIZE] = {0,};

int16_t dbg_available(void)
{
 8005e84:	b480      	push	{r7}
 8005e86:	af00      	add	r7, sp, #0
	return ((uint16_t)(DBG_RX_BUFFER_SIZE + dbg_rx_buffer_head - dbg_rx_buffer_tail)) % DBG_RX_BUFFER_SIZE;
 8005e88:	4b0a      	ldr	r3, [pc, #40]	; (8005eb4 <dbg_available+0x30>)
 8005e8a:	781b      	ldrb	r3, [r3, #0]
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	4b09      	ldr	r3, [pc, #36]	; (8005eb8 <dbg_available+0x34>)
 8005e92:	781b      	ldrb	r3, [r3, #0]
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	b29b      	uxth	r3, r3
 8005e9c:	3340      	adds	r3, #64	; 0x40
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	b21b      	sxth	r3, r3
 8005ea2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ea6:	b21b      	sxth	r3, r3
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb0:	4770      	bx	lr
 8005eb2:	bf00      	nop
 8005eb4:	200003dc 	.word	0x200003dc
 8005eb8:	200003dd 	.word	0x200003dd

08005ebc <dbg_read>:

int16_t dbg_read(void)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
	if(dbg_rx_buffer_head == dbg_rx_buffer_tail)
 8005ec2:	4b12      	ldr	r3, [pc, #72]	; (8005f0c <dbg_read+0x50>)
 8005ec4:	781b      	ldrb	r3, [r3, #0]
 8005ec6:	b2da      	uxtb	r2, r3
 8005ec8:	4b11      	ldr	r3, [pc, #68]	; (8005f10 <dbg_read+0x54>)
 8005eca:	781b      	ldrb	r3, [r3, #0]
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d102      	bne.n	8005ed8 <dbg_read+0x1c>
	{
		return -1;
 8005ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ed6:	e012      	b.n	8005efe <dbg_read+0x42>
	}
	else
	{
		uint8_t c = dbg_rx_buffer[dbg_rx_buffer_tail];
 8005ed8:	4b0d      	ldr	r3, [pc, #52]	; (8005f10 <dbg_read+0x54>)
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	461a      	mov	r2, r3
 8005ee0:	4b0c      	ldr	r3, [pc, #48]	; (8005f14 <dbg_read+0x58>)
 8005ee2:	5c9b      	ldrb	r3, [r3, r2]
 8005ee4:	71fb      	strb	r3, [r7, #7]
		dbg_rx_buffer_tail = (dbg_rx_buffer_index_t)(dbg_rx_buffer_tail + 1) % DBG_RX_BUFFER_SIZE;
 8005ee6:	4b0a      	ldr	r3, [pc, #40]	; (8005f10 <dbg_read+0x54>)
 8005ee8:	781b      	ldrb	r3, [r3, #0]
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	3301      	adds	r3, #1
 8005eee:	b2db      	uxtb	r3, r3
 8005ef0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ef4:	b2da      	uxtb	r2, r3
 8005ef6:	4b06      	ldr	r3, [pc, #24]	; (8005f10 <dbg_read+0x54>)
 8005ef8:	701a      	strb	r2, [r3, #0]
		return c;
 8005efa:	79fb      	ldrb	r3, [r7, #7]
 8005efc:	b21b      	sxth	r3, r3
	}
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	370c      	adds	r7, #12
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop
 8005f0c:	200003dc 	.word	0x200003dc
 8005f10:	200003dd 	.word	0x200003dd
 8005f14:	200003e0 	.word	0x200003e0

08005f18 <EN_Interrupt>:
		return c;
	}
}
//-----------------------------------------------------------------------------------------------------------------
void EN_Interrupt(void)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	af00      	add	r7, sp, #0
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8005f1c:	4b0e      	ldr	r3, [pc, #56]	; (8005f58 <EN_Interrupt+0x40>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68da      	ldr	r2, [r3, #12]
 8005f22:	4b0d      	ldr	r3, [pc, #52]	; (8005f58 <EN_Interrupt+0x40>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f042 0220 	orr.w	r2, r2, #32
 8005f2a:	60da      	str	r2, [r3, #12]
	__HAL_UART_ENABLE_IT(&huart3, UART_IT_RXNE);
 8005f2c:	4b0b      	ldr	r3, [pc, #44]	; (8005f5c <EN_Interrupt+0x44>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68da      	ldr	r2, [r3, #12]
 8005f32:	4b0a      	ldr	r3, [pc, #40]	; (8005f5c <EN_Interrupt+0x44>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f042 0220 	orr.w	r2, r2, #32
 8005f3a:	60da      	str	r2, [r3, #12]
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 8005f3c:	4b08      	ldr	r3, [pc, #32]	; (8005f60 <EN_Interrupt+0x48>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	68da      	ldr	r2, [r3, #12]
 8005f42:	4b07      	ldr	r3, [pc, #28]	; (8005f60 <EN_Interrupt+0x48>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f042 0220 	orr.w	r2, r2, #32
 8005f4a:	60da      	str	r2, [r3, #12]

	//__HAL_SPI_ENABLE_IT(&hspi2, SPI_IT_RXNE);
}
 8005f4c:	bf00      	nop
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f54:	4770      	bx	lr
 8005f56:	bf00      	nop
 8005f58:	20000bf4 	.word	0x20000bf4
 8005f5c:	20000bb4 	.word	0x20000bb4
 8005f60:	20000c34 	.word	0x20000c34

08005f64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005f64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005f9c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005f68:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005f6a:	e003      	b.n	8005f74 <LoopCopyDataInit>

08005f6c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005f6c:	4b0c      	ldr	r3, [pc, #48]	; (8005fa0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005f6e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005f70:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005f72:	3104      	adds	r1, #4

08005f74 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005f74:	480b      	ldr	r0, [pc, #44]	; (8005fa4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005f76:	4b0c      	ldr	r3, [pc, #48]	; (8005fa8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005f78:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005f7a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005f7c:	d3f6      	bcc.n	8005f6c <CopyDataInit>
  ldr  r2, =_sbss
 8005f7e:	4a0b      	ldr	r2, [pc, #44]	; (8005fac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005f80:	e002      	b.n	8005f88 <LoopFillZerobss>

08005f82 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005f82:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005f84:	f842 3b04 	str.w	r3, [r2], #4

08005f88 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005f88:	4b09      	ldr	r3, [pc, #36]	; (8005fb0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005f8a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005f8c:	d3f9      	bcc.n	8005f82 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005f8e:	f7ff fbe9 	bl	8005764 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005f92:	f011 fd8b 	bl	8017aac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005f96:	f7fd ffab 	bl	8003ef0 <main>
  bx  lr    
 8005f9a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005f9c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005fa0:	08020e90 	.word	0x08020e90
  ldr  r0, =_sdata
 8005fa4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005fa8:	2000024c 	.word	0x2000024c
  ldr  r2, =_sbss
 8005fac:	20000250 	.word	0x20000250
  ldr  r3, = _ebss
 8005fb0:	20006f1c 	.word	0x20006f1c

08005fb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005fb4:	e7fe      	b.n	8005fb4 <ADC_IRQHandler>
	...

08005fb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005fbc:	4b0e      	ldr	r3, [pc, #56]	; (8005ff8 <HAL_Init+0x40>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a0d      	ldr	r2, [pc, #52]	; (8005ff8 <HAL_Init+0x40>)
 8005fc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005fc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005fc8:	4b0b      	ldr	r3, [pc, #44]	; (8005ff8 <HAL_Init+0x40>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a0a      	ldr	r2, [pc, #40]	; (8005ff8 <HAL_Init+0x40>)
 8005fce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005fd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005fd4:	4b08      	ldr	r3, [pc, #32]	; (8005ff8 <HAL_Init+0x40>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a07      	ldr	r2, [pc, #28]	; (8005ff8 <HAL_Init+0x40>)
 8005fda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005fe0:	2003      	movs	r0, #3
 8005fe2:	f000 fce6 	bl	80069b2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005fe6:	2000      	movs	r0, #0
 8005fe8:	f7ff f946 	bl	8005278 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005fec:	f7ff f91c 	bl	8005228 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005ff0:	2300      	movs	r3, #0
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	40023c00 	.word	0x40023c00

08005ffc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006000:	4b06      	ldr	r3, [pc, #24]	; (800601c <HAL_IncTick+0x20>)
 8006002:	781b      	ldrb	r3, [r3, #0]
 8006004:	461a      	mov	r2, r3
 8006006:	4b06      	ldr	r3, [pc, #24]	; (8006020 <HAL_IncTick+0x24>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4413      	add	r3, r2
 800600c:	4a04      	ldr	r2, [pc, #16]	; (8006020 <HAL_IncTick+0x24>)
 800600e:	6013      	str	r3, [r2, #0]
}
 8006010:	bf00      	nop
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr
 800601a:	bf00      	nop
 800601c:	20000064 	.word	0x20000064
 8006020:	20000c74 	.word	0x20000c74

08006024 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006024:	b480      	push	{r7}
 8006026:	af00      	add	r7, sp, #0
  return uwTick;
 8006028:	4b03      	ldr	r3, [pc, #12]	; (8006038 <HAL_GetTick+0x14>)
 800602a:	681b      	ldr	r3, [r3, #0]
}
 800602c:	4618      	mov	r0, r3
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr
 8006036:	bf00      	nop
 8006038:	20000c74 	.word	0x20000c74

0800603c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006044:	f7ff ffee 	bl	8006024 <HAL_GetTick>
 8006048:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006054:	d005      	beq.n	8006062 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006056:	4b0a      	ldr	r3, [pc, #40]	; (8006080 <HAL_Delay+0x44>)
 8006058:	781b      	ldrb	r3, [r3, #0]
 800605a:	461a      	mov	r2, r3
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	4413      	add	r3, r2
 8006060:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006062:	bf00      	nop
 8006064:	f7ff ffde 	bl	8006024 <HAL_GetTick>
 8006068:	4602      	mov	r2, r0
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	1ad3      	subs	r3, r2, r3
 800606e:	68fa      	ldr	r2, [r7, #12]
 8006070:	429a      	cmp	r2, r3
 8006072:	d8f7      	bhi.n	8006064 <HAL_Delay+0x28>
  {
  }
}
 8006074:	bf00      	nop
 8006076:	bf00      	nop
 8006078:	3710      	adds	r7, #16
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
 800607e:	bf00      	nop
 8006080:	20000064 	.word	0x20000064

08006084 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800608c:	2300      	movs	r3, #0
 800608e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d101      	bne.n	800609a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e033      	b.n	8006102 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d109      	bne.n	80060b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f7fa ffde 	bl	8001064 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2200      	movs	r2, #0
 80060ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ba:	f003 0310 	and.w	r3, r3, #16
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d118      	bne.n	80060f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060c6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80060ca:	f023 0302 	bic.w	r3, r3, #2
 80060ce:	f043 0202 	orr.w	r2, r3, #2
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f000 fa40 	bl	800655c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060e6:	f023 0303 	bic.w	r3, r3, #3
 80060ea:	f043 0201 	orr.w	r2, r3, #1
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	641a      	str	r2, [r3, #64]	; 0x40
 80060f2:	e001      	b.n	80060f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80060f4:	2301      	movs	r3, #1
 80060f6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006100:	7bfb      	ldrb	r3, [r7, #15]
}
 8006102:	4618      	mov	r0, r3
 8006104:	3710      	adds	r7, #16
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
	...

0800610c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b086      	sub	sp, #24
 8006110:	af00      	add	r7, sp, #0
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006118:	2300      	movs	r3, #0
 800611a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006122:	2b01      	cmp	r3, #1
 8006124:	d101      	bne.n	800612a <HAL_ADC_Start_DMA+0x1e>
 8006126:	2302      	movs	r3, #2
 8006128:	e0cc      	b.n	80062c4 <HAL_ADC_Start_DMA+0x1b8>
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	f003 0301 	and.w	r3, r3, #1
 800613c:	2b01      	cmp	r3, #1
 800613e:	d018      	beq.n	8006172 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	689a      	ldr	r2, [r3, #8]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f042 0201 	orr.w	r2, r2, #1
 800614e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006150:	4b5e      	ldr	r3, [pc, #376]	; (80062cc <HAL_ADC_Start_DMA+0x1c0>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a5e      	ldr	r2, [pc, #376]	; (80062d0 <HAL_ADC_Start_DMA+0x1c4>)
 8006156:	fba2 2303 	umull	r2, r3, r2, r3
 800615a:	0c9a      	lsrs	r2, r3, #18
 800615c:	4613      	mov	r3, r2
 800615e:	005b      	lsls	r3, r3, #1
 8006160:	4413      	add	r3, r2
 8006162:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006164:	e002      	b.n	800616c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	3b01      	subs	r3, #1
 800616a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d1f9      	bne.n	8006166 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	f003 0301 	and.w	r3, r3, #1
 800617c:	2b01      	cmp	r3, #1
 800617e:	f040 80a0 	bne.w	80062c2 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006186:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800618a:	f023 0301 	bic.w	r3, r3, #1
 800618e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d007      	beq.n	80061b4 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80061ac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80061bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061c0:	d106      	bne.n	80061d0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061c6:	f023 0206 	bic.w	r2, r3, #6
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	645a      	str	r2, [r3, #68]	; 0x44
 80061ce:	e002      	b.n	80061d6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2200      	movs	r2, #0
 80061d4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2200      	movs	r2, #0
 80061da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80061de:	4b3d      	ldr	r3, [pc, #244]	; (80062d4 <HAL_ADC_Start_DMA+0x1c8>)
 80061e0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061e6:	4a3c      	ldr	r2, [pc, #240]	; (80062d8 <HAL_ADC_Start_DMA+0x1cc>)
 80061e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ee:	4a3b      	ldr	r2, [pc, #236]	; (80062dc <HAL_ADC_Start_DMA+0x1d0>)
 80061f0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f6:	4a3a      	ldr	r2, [pc, #232]	; (80062e0 <HAL_ADC_Start_DMA+0x1d4>)
 80061f8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8006202:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006212:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	689a      	ldr	r2, [r3, #8]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006222:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	334c      	adds	r3, #76	; 0x4c
 800622e:	4619      	mov	r1, r3
 8006230:	68ba      	ldr	r2, [r7, #8]
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f000 fca0 	bl	8006b78 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	f003 031f 	and.w	r3, r3, #31
 8006240:	2b00      	cmp	r3, #0
 8006242:	d12a      	bne.n	800629a <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a26      	ldr	r2, [pc, #152]	; (80062e4 <HAL_ADC_Start_DMA+0x1d8>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d015      	beq.n	800627a <HAL_ADC_Start_DMA+0x16e>
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a25      	ldr	r2, [pc, #148]	; (80062e8 <HAL_ADC_Start_DMA+0x1dc>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d105      	bne.n	8006264 <HAL_ADC_Start_DMA+0x158>
 8006258:	4b1e      	ldr	r3, [pc, #120]	; (80062d4 <HAL_ADC_Start_DMA+0x1c8>)
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	f003 031f 	and.w	r3, r3, #31
 8006260:	2b00      	cmp	r3, #0
 8006262:	d00a      	beq.n	800627a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a20      	ldr	r2, [pc, #128]	; (80062ec <HAL_ADC_Start_DMA+0x1e0>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d129      	bne.n	80062c2 <HAL_ADC_Start_DMA+0x1b6>
 800626e:	4b19      	ldr	r3, [pc, #100]	; (80062d4 <HAL_ADC_Start_DMA+0x1c8>)
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	f003 0310 	and.w	r3, r3, #16
 8006276:	2b00      	cmp	r3, #0
 8006278:	d123      	bne.n	80062c2 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006284:	2b00      	cmp	r3, #0
 8006286:	d11c      	bne.n	80062c2 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	689a      	ldr	r2, [r3, #8]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006296:	609a      	str	r2, [r3, #8]
 8006298:	e013      	b.n	80062c2 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4a11      	ldr	r2, [pc, #68]	; (80062e4 <HAL_ADC_Start_DMA+0x1d8>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d10e      	bne.n	80062c2 <HAL_ADC_Start_DMA+0x1b6>
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d107      	bne.n	80062c2 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	689a      	ldr	r2, [r3, #8]
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80062c0:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3718      	adds	r7, #24
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}
 80062cc:	2000005c 	.word	0x2000005c
 80062d0:	431bde83 	.word	0x431bde83
 80062d4:	40012300 	.word	0x40012300
 80062d8:	08006755 	.word	0x08006755
 80062dc:	0800680f 	.word	0x0800680f
 80062e0:	0800682b 	.word	0x0800682b
 80062e4:	40012000 	.word	0x40012000
 80062e8:	40012100 	.word	0x40012100
 80062ec:	40012200 	.word	0x40012200

080062f0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b083      	sub	sp, #12
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80062f8:	bf00      	nop
 80062fa:	370c      	adds	r7, #12
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr

08006304 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006304:	b480      	push	{r7}
 8006306:	b083      	sub	sp, #12
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800630c:	bf00      	nop
 800630e:	370c      	adds	r7, #12
 8006310:	46bd      	mov	sp, r7
 8006312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006316:	4770      	bx	lr

08006318 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006318:	b480      	push	{r7}
 800631a:	b085      	sub	sp, #20
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006322:	2300      	movs	r3, #0
 8006324:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800632c:	2b01      	cmp	r3, #1
 800632e:	d101      	bne.n	8006334 <HAL_ADC_ConfigChannel+0x1c>
 8006330:	2302      	movs	r3, #2
 8006332:	e105      	b.n	8006540 <HAL_ADC_ConfigChannel+0x228>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2201      	movs	r2, #1
 8006338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	2b09      	cmp	r3, #9
 8006342:	d925      	bls.n	8006390 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	68d9      	ldr	r1, [r3, #12]
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	b29b      	uxth	r3, r3
 8006350:	461a      	mov	r2, r3
 8006352:	4613      	mov	r3, r2
 8006354:	005b      	lsls	r3, r3, #1
 8006356:	4413      	add	r3, r2
 8006358:	3b1e      	subs	r3, #30
 800635a:	2207      	movs	r2, #7
 800635c:	fa02 f303 	lsl.w	r3, r2, r3
 8006360:	43da      	mvns	r2, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	400a      	ands	r2, r1
 8006368:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	68d9      	ldr	r1, [r3, #12]
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	689a      	ldr	r2, [r3, #8]
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	b29b      	uxth	r3, r3
 800637a:	4618      	mov	r0, r3
 800637c:	4603      	mov	r3, r0
 800637e:	005b      	lsls	r3, r3, #1
 8006380:	4403      	add	r3, r0
 8006382:	3b1e      	subs	r3, #30
 8006384:	409a      	lsls	r2, r3
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	430a      	orrs	r2, r1
 800638c:	60da      	str	r2, [r3, #12]
 800638e:	e022      	b.n	80063d6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	6919      	ldr	r1, [r3, #16]
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	b29b      	uxth	r3, r3
 800639c:	461a      	mov	r2, r3
 800639e:	4613      	mov	r3, r2
 80063a0:	005b      	lsls	r3, r3, #1
 80063a2:	4413      	add	r3, r2
 80063a4:	2207      	movs	r2, #7
 80063a6:	fa02 f303 	lsl.w	r3, r2, r3
 80063aa:	43da      	mvns	r2, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	400a      	ands	r2, r1
 80063b2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	6919      	ldr	r1, [r3, #16]
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	689a      	ldr	r2, [r3, #8]
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	4618      	mov	r0, r3
 80063c6:	4603      	mov	r3, r0
 80063c8:	005b      	lsls	r3, r3, #1
 80063ca:	4403      	add	r3, r0
 80063cc:	409a      	lsls	r2, r3
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	430a      	orrs	r2, r1
 80063d4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	685b      	ldr	r3, [r3, #4]
 80063da:	2b06      	cmp	r3, #6
 80063dc:	d824      	bhi.n	8006428 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	685a      	ldr	r2, [r3, #4]
 80063e8:	4613      	mov	r3, r2
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	4413      	add	r3, r2
 80063ee:	3b05      	subs	r3, #5
 80063f0:	221f      	movs	r2, #31
 80063f2:	fa02 f303 	lsl.w	r3, r2, r3
 80063f6:	43da      	mvns	r2, r3
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	400a      	ands	r2, r1
 80063fe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	b29b      	uxth	r3, r3
 800640c:	4618      	mov	r0, r3
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	685a      	ldr	r2, [r3, #4]
 8006412:	4613      	mov	r3, r2
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	4413      	add	r3, r2
 8006418:	3b05      	subs	r3, #5
 800641a:	fa00 f203 	lsl.w	r2, r0, r3
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	430a      	orrs	r2, r1
 8006424:	635a      	str	r2, [r3, #52]	; 0x34
 8006426:	e04c      	b.n	80064c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	2b0c      	cmp	r3, #12
 800642e:	d824      	bhi.n	800647a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	685a      	ldr	r2, [r3, #4]
 800643a:	4613      	mov	r3, r2
 800643c:	009b      	lsls	r3, r3, #2
 800643e:	4413      	add	r3, r2
 8006440:	3b23      	subs	r3, #35	; 0x23
 8006442:	221f      	movs	r2, #31
 8006444:	fa02 f303 	lsl.w	r3, r2, r3
 8006448:	43da      	mvns	r2, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	400a      	ands	r2, r1
 8006450:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	b29b      	uxth	r3, r3
 800645e:	4618      	mov	r0, r3
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	685a      	ldr	r2, [r3, #4]
 8006464:	4613      	mov	r3, r2
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	4413      	add	r3, r2
 800646a:	3b23      	subs	r3, #35	; 0x23
 800646c:	fa00 f203 	lsl.w	r2, r0, r3
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	430a      	orrs	r2, r1
 8006476:	631a      	str	r2, [r3, #48]	; 0x30
 8006478:	e023      	b.n	80064c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	685a      	ldr	r2, [r3, #4]
 8006484:	4613      	mov	r3, r2
 8006486:	009b      	lsls	r3, r3, #2
 8006488:	4413      	add	r3, r2
 800648a:	3b41      	subs	r3, #65	; 0x41
 800648c:	221f      	movs	r2, #31
 800648e:	fa02 f303 	lsl.w	r3, r2, r3
 8006492:	43da      	mvns	r2, r3
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	400a      	ands	r2, r1
 800649a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	4618      	mov	r0, r3
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	685a      	ldr	r2, [r3, #4]
 80064ae:	4613      	mov	r3, r2
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	4413      	add	r3, r2
 80064b4:	3b41      	subs	r3, #65	; 0x41
 80064b6:	fa00 f203 	lsl.w	r2, r0, r3
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	430a      	orrs	r2, r1
 80064c0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80064c2:	4b22      	ldr	r3, [pc, #136]	; (800654c <HAL_ADC_ConfigChannel+0x234>)
 80064c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a21      	ldr	r2, [pc, #132]	; (8006550 <HAL_ADC_ConfigChannel+0x238>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d109      	bne.n	80064e4 <HAL_ADC_ConfigChannel+0x1cc>
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	2b12      	cmp	r3, #18
 80064d6:	d105      	bne.n	80064e4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a19      	ldr	r2, [pc, #100]	; (8006550 <HAL_ADC_ConfigChannel+0x238>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d123      	bne.n	8006536 <HAL_ADC_ConfigChannel+0x21e>
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	2b10      	cmp	r3, #16
 80064f4:	d003      	beq.n	80064fe <HAL_ADC_ConfigChannel+0x1e6>
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	2b11      	cmp	r3, #17
 80064fc:	d11b      	bne.n	8006536 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	2b10      	cmp	r3, #16
 8006510:	d111      	bne.n	8006536 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006512:	4b10      	ldr	r3, [pc, #64]	; (8006554 <HAL_ADC_ConfigChannel+0x23c>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a10      	ldr	r2, [pc, #64]	; (8006558 <HAL_ADC_ConfigChannel+0x240>)
 8006518:	fba2 2303 	umull	r2, r3, r2, r3
 800651c:	0c9a      	lsrs	r2, r3, #18
 800651e:	4613      	mov	r3, r2
 8006520:	009b      	lsls	r3, r3, #2
 8006522:	4413      	add	r3, r2
 8006524:	005b      	lsls	r3, r3, #1
 8006526:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006528:	e002      	b.n	8006530 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	3b01      	subs	r3, #1
 800652e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d1f9      	bne.n	800652a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800653e:	2300      	movs	r3, #0
}
 8006540:	4618      	mov	r0, r3
 8006542:	3714      	adds	r7, #20
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr
 800654c:	40012300 	.word	0x40012300
 8006550:	40012000 	.word	0x40012000
 8006554:	2000005c 	.word	0x2000005c
 8006558:	431bde83 	.word	0x431bde83

0800655c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800655c:	b480      	push	{r7}
 800655e:	b085      	sub	sp, #20
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006564:	4b79      	ldr	r3, [pc, #484]	; (800674c <ADC_Init+0x1f0>)
 8006566:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	685a      	ldr	r2, [r3, #4]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	431a      	orrs	r2, r3
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	685a      	ldr	r2, [r3, #4]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006590:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	6859      	ldr	r1, [r3, #4]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	691b      	ldr	r3, [r3, #16]
 800659c:	021a      	lsls	r2, r3, #8
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	430a      	orrs	r2, r1
 80065a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	685a      	ldr	r2, [r3, #4]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80065b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	6859      	ldr	r1, [r3, #4]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	689a      	ldr	r2, [r3, #8]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	430a      	orrs	r2, r1
 80065c6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	689a      	ldr	r2, [r3, #8]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	6899      	ldr	r1, [r3, #8]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	68da      	ldr	r2, [r3, #12]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	430a      	orrs	r2, r1
 80065e8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065ee:	4a58      	ldr	r2, [pc, #352]	; (8006750 <ADC_Init+0x1f4>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d022      	beq.n	800663a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	689a      	ldr	r2, [r3, #8]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006602:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6899      	ldr	r1, [r3, #8]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	430a      	orrs	r2, r1
 8006614:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	689a      	ldr	r2, [r3, #8]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006624:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	6899      	ldr	r1, [r3, #8]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	430a      	orrs	r2, r1
 8006636:	609a      	str	r2, [r3, #8]
 8006638:	e00f      	b.n	800665a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	689a      	ldr	r2, [r3, #8]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006648:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	689a      	ldr	r2, [r3, #8]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006658:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	689a      	ldr	r2, [r3, #8]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f022 0202 	bic.w	r2, r2, #2
 8006668:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	6899      	ldr	r1, [r3, #8]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	7e1b      	ldrb	r3, [r3, #24]
 8006674:	005a      	lsls	r2, r3, #1
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	430a      	orrs	r2, r1
 800667c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d01b      	beq.n	80066c0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	685a      	ldr	r2, [r3, #4]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006696:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	685a      	ldr	r2, [r3, #4]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80066a6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	6859      	ldr	r1, [r3, #4]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b2:	3b01      	subs	r3, #1
 80066b4:	035a      	lsls	r2, r3, #13
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	430a      	orrs	r2, r1
 80066bc:	605a      	str	r2, [r3, #4]
 80066be:	e007      	b.n	80066d0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	685a      	ldr	r2, [r3, #4]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80066ce:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80066de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	69db      	ldr	r3, [r3, #28]
 80066ea:	3b01      	subs	r3, #1
 80066ec:	051a      	lsls	r2, r3, #20
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	430a      	orrs	r2, r1
 80066f4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	689a      	ldr	r2, [r3, #8]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006704:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	6899      	ldr	r1, [r3, #8]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006712:	025a      	lsls	r2, r3, #9
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	430a      	orrs	r2, r1
 800671a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	689a      	ldr	r2, [r3, #8]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800672a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	6899      	ldr	r1, [r3, #8]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	695b      	ldr	r3, [r3, #20]
 8006736:	029a      	lsls	r2, r3, #10
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	430a      	orrs	r2, r1
 800673e:	609a      	str	r2, [r3, #8]
}
 8006740:	bf00      	nop
 8006742:	3714      	adds	r7, #20
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr
 800674c:	40012300 	.word	0x40012300
 8006750:	0f000001 	.word	0x0f000001

08006754 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b084      	sub	sp, #16
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006760:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006766:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800676a:	2b00      	cmp	r3, #0
 800676c:	d13c      	bne.n	80067e8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006772:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006784:	2b00      	cmp	r3, #0
 8006786:	d12b      	bne.n	80067e0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800678c:	2b00      	cmp	r3, #0
 800678e:	d127      	bne.n	80067e0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006796:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800679a:	2b00      	cmp	r3, #0
 800679c:	d006      	beq.n	80067ac <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d119      	bne.n	80067e0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	685a      	ldr	r2, [r3, #4]
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f022 0220 	bic.w	r2, r2, #32
 80067ba:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d105      	bne.n	80067e0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067d8:	f043 0201 	orr.w	r2, r3, #1
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80067e0:	68f8      	ldr	r0, [r7, #12]
 80067e2:	f7fd fe33 	bl	800444c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80067e6:	e00e      	b.n	8006806 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ec:	f003 0310 	and.w	r3, r3, #16
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d003      	beq.n	80067fc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80067f4:	68f8      	ldr	r0, [r7, #12]
 80067f6:	f7ff fd85 	bl	8006304 <HAL_ADC_ErrorCallback>
}
 80067fa:	e004      	b.n	8006806 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	4798      	blx	r3
}
 8006806:	bf00      	nop
 8006808:	3710      	adds	r7, #16
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}

0800680e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800680e:	b580      	push	{r7, lr}
 8006810:	b084      	sub	sp, #16
 8006812:	af00      	add	r7, sp, #0
 8006814:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800681a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800681c:	68f8      	ldr	r0, [r7, #12]
 800681e:	f7ff fd67 	bl	80062f0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006822:	bf00      	nop
 8006824:	3710      	adds	r7, #16
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800682a:	b580      	push	{r7, lr}
 800682c:	b084      	sub	sp, #16
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006836:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2240      	movs	r2, #64	; 0x40
 800683c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006842:	f043 0204 	orr.w	r2, r3, #4
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800684a:	68f8      	ldr	r0, [r7, #12]
 800684c:	f7ff fd5a 	bl	8006304 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006850:	bf00      	nop
 8006852:	3710      	adds	r7, #16
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}

08006858 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006858:	b480      	push	{r7}
 800685a:	b085      	sub	sp, #20
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f003 0307 	and.w	r3, r3, #7
 8006866:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006868:	4b0c      	ldr	r3, [pc, #48]	; (800689c <__NVIC_SetPriorityGrouping+0x44>)
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800686e:	68ba      	ldr	r2, [r7, #8]
 8006870:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006874:	4013      	ands	r3, r2
 8006876:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006880:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006884:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006888:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800688a:	4a04      	ldr	r2, [pc, #16]	; (800689c <__NVIC_SetPriorityGrouping+0x44>)
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	60d3      	str	r3, [r2, #12]
}
 8006890:	bf00      	nop
 8006892:	3714      	adds	r7, #20
 8006894:	46bd      	mov	sp, r7
 8006896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689a:	4770      	bx	lr
 800689c:	e000ed00 	.word	0xe000ed00

080068a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80068a0:	b480      	push	{r7}
 80068a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80068a4:	4b04      	ldr	r3, [pc, #16]	; (80068b8 <__NVIC_GetPriorityGrouping+0x18>)
 80068a6:	68db      	ldr	r3, [r3, #12]
 80068a8:	0a1b      	lsrs	r3, r3, #8
 80068aa:	f003 0307 	and.w	r3, r3, #7
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	46bd      	mov	sp, r7
 80068b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b6:	4770      	bx	lr
 80068b8:	e000ed00 	.word	0xe000ed00

080068bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80068bc:	b480      	push	{r7}
 80068be:	b083      	sub	sp, #12
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	4603      	mov	r3, r0
 80068c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80068c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	db0b      	blt.n	80068e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80068ce:	79fb      	ldrb	r3, [r7, #7]
 80068d0:	f003 021f 	and.w	r2, r3, #31
 80068d4:	4907      	ldr	r1, [pc, #28]	; (80068f4 <__NVIC_EnableIRQ+0x38>)
 80068d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068da:	095b      	lsrs	r3, r3, #5
 80068dc:	2001      	movs	r0, #1
 80068de:	fa00 f202 	lsl.w	r2, r0, r2
 80068e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80068e6:	bf00      	nop
 80068e8:	370c      	adds	r7, #12
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr
 80068f2:	bf00      	nop
 80068f4:	e000e100 	.word	0xe000e100

080068f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b083      	sub	sp, #12
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	4603      	mov	r3, r0
 8006900:	6039      	str	r1, [r7, #0]
 8006902:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006908:	2b00      	cmp	r3, #0
 800690a:	db0a      	blt.n	8006922 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	b2da      	uxtb	r2, r3
 8006910:	490c      	ldr	r1, [pc, #48]	; (8006944 <__NVIC_SetPriority+0x4c>)
 8006912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006916:	0112      	lsls	r2, r2, #4
 8006918:	b2d2      	uxtb	r2, r2
 800691a:	440b      	add	r3, r1
 800691c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006920:	e00a      	b.n	8006938 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	b2da      	uxtb	r2, r3
 8006926:	4908      	ldr	r1, [pc, #32]	; (8006948 <__NVIC_SetPriority+0x50>)
 8006928:	79fb      	ldrb	r3, [r7, #7]
 800692a:	f003 030f 	and.w	r3, r3, #15
 800692e:	3b04      	subs	r3, #4
 8006930:	0112      	lsls	r2, r2, #4
 8006932:	b2d2      	uxtb	r2, r2
 8006934:	440b      	add	r3, r1
 8006936:	761a      	strb	r2, [r3, #24]
}
 8006938:	bf00      	nop
 800693a:	370c      	adds	r7, #12
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr
 8006944:	e000e100 	.word	0xe000e100
 8006948:	e000ed00 	.word	0xe000ed00

0800694c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800694c:	b480      	push	{r7}
 800694e:	b089      	sub	sp, #36	; 0x24
 8006950:	af00      	add	r7, sp, #0
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	60b9      	str	r1, [r7, #8]
 8006956:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f003 0307 	and.w	r3, r3, #7
 800695e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	f1c3 0307 	rsb	r3, r3, #7
 8006966:	2b04      	cmp	r3, #4
 8006968:	bf28      	it	cs
 800696a:	2304      	movcs	r3, #4
 800696c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	3304      	adds	r3, #4
 8006972:	2b06      	cmp	r3, #6
 8006974:	d902      	bls.n	800697c <NVIC_EncodePriority+0x30>
 8006976:	69fb      	ldr	r3, [r7, #28]
 8006978:	3b03      	subs	r3, #3
 800697a:	e000      	b.n	800697e <NVIC_EncodePriority+0x32>
 800697c:	2300      	movs	r3, #0
 800697e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006980:	f04f 32ff 	mov.w	r2, #4294967295
 8006984:	69bb      	ldr	r3, [r7, #24]
 8006986:	fa02 f303 	lsl.w	r3, r2, r3
 800698a:	43da      	mvns	r2, r3
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	401a      	ands	r2, r3
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006994:	f04f 31ff 	mov.w	r1, #4294967295
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	fa01 f303 	lsl.w	r3, r1, r3
 800699e:	43d9      	mvns	r1, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80069a4:	4313      	orrs	r3, r2
         );
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	3724      	adds	r7, #36	; 0x24
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr

080069b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b082      	sub	sp, #8
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f7ff ff4c 	bl	8006858 <__NVIC_SetPriorityGrouping>
}
 80069c0:	bf00      	nop
 80069c2:	3708      	adds	r7, #8
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b086      	sub	sp, #24
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	4603      	mov	r3, r0
 80069d0:	60b9      	str	r1, [r7, #8]
 80069d2:	607a      	str	r2, [r7, #4]
 80069d4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80069d6:	2300      	movs	r3, #0
 80069d8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80069da:	f7ff ff61 	bl	80068a0 <__NVIC_GetPriorityGrouping>
 80069de:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	68b9      	ldr	r1, [r7, #8]
 80069e4:	6978      	ldr	r0, [r7, #20]
 80069e6:	f7ff ffb1 	bl	800694c <NVIC_EncodePriority>
 80069ea:	4602      	mov	r2, r0
 80069ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069f0:	4611      	mov	r1, r2
 80069f2:	4618      	mov	r0, r3
 80069f4:	f7ff ff80 	bl	80068f8 <__NVIC_SetPriority>
}
 80069f8:	bf00      	nop
 80069fa:	3718      	adds	r7, #24
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b082      	sub	sp, #8
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	4603      	mov	r3, r0
 8006a08:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f7ff ff54 	bl	80068bc <__NVIC_EnableIRQ>
}
 8006a14:	bf00      	nop
 8006a16:	3708      	adds	r7, #8
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}

08006a1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b086      	sub	sp, #24
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006a24:	2300      	movs	r3, #0
 8006a26:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006a28:	f7ff fafc 	bl	8006024 <HAL_GetTick>
 8006a2c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d101      	bne.n	8006a38 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	e099      	b.n	8006b6c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2202      	movs	r2, #2
 8006a44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f022 0201 	bic.w	r2, r2, #1
 8006a56:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a58:	e00f      	b.n	8006a7a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006a5a:	f7ff fae3 	bl	8006024 <HAL_GetTick>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	1ad3      	subs	r3, r2, r3
 8006a64:	2b05      	cmp	r3, #5
 8006a66:	d908      	bls.n	8006a7a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2220      	movs	r2, #32
 8006a6c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2203      	movs	r2, #3
 8006a72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006a76:	2303      	movs	r3, #3
 8006a78:	e078      	b.n	8006b6c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f003 0301 	and.w	r3, r3, #1
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d1e8      	bne.n	8006a5a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006a90:	697a      	ldr	r2, [r7, #20]
 8006a92:	4b38      	ldr	r3, [pc, #224]	; (8006b74 <HAL_DMA_Init+0x158>)
 8006a94:	4013      	ands	r3, r2
 8006a96:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	685a      	ldr	r2, [r3, #4]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006aa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	691b      	ldr	r3, [r3, #16]
 8006aac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ab2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	699b      	ldr	r3, [r3, #24]
 8006ab8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006abe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6a1b      	ldr	r3, [r3, #32]
 8006ac4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006ac6:	697a      	ldr	r2, [r7, #20]
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad0:	2b04      	cmp	r3, #4
 8006ad2:	d107      	bne.n	8006ae4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006adc:	4313      	orrs	r3, r2
 8006ade:	697a      	ldr	r2, [r7, #20]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	697a      	ldr	r2, [r7, #20]
 8006aea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	695b      	ldr	r3, [r3, #20]
 8006af2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	f023 0307 	bic.w	r3, r3, #7
 8006afa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b00:	697a      	ldr	r2, [r7, #20]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0a:	2b04      	cmp	r3, #4
 8006b0c:	d117      	bne.n	8006b3e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b12:	697a      	ldr	r2, [r7, #20]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d00e      	beq.n	8006b3e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f000 fa91 	bl	8007048 <DMA_CheckFifoParam>
 8006b26:	4603      	mov	r3, r0
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d008      	beq.n	8006b3e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2240      	movs	r2, #64	; 0x40
 8006b30:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2201      	movs	r2, #1
 8006b36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e016      	b.n	8006b6c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	697a      	ldr	r2, [r7, #20]
 8006b44:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 fa48 	bl	8006fdc <DMA_CalcBaseAndBitshift>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b54:	223f      	movs	r2, #63	; 0x3f
 8006b56:	409a      	lsls	r2, r3
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2201      	movs	r2, #1
 8006b66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006b6a:	2300      	movs	r3, #0
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	3718      	adds	r7, #24
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}
 8006b74:	f010803f 	.word	0xf010803f

08006b78 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b086      	sub	sp, #24
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	60f8      	str	r0, [r7, #12]
 8006b80:	60b9      	str	r1, [r7, #8]
 8006b82:	607a      	str	r2, [r7, #4]
 8006b84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b86:	2300      	movs	r3, #0
 8006b88:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b8e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d101      	bne.n	8006b9e <HAL_DMA_Start_IT+0x26>
 8006b9a:	2302      	movs	r3, #2
 8006b9c:	e040      	b.n	8006c20 <HAL_DMA_Start_IT+0xa8>
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	d12f      	bne.n	8006c12 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2202      	movs	r2, #2
 8006bb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	68b9      	ldr	r1, [r7, #8]
 8006bc6:	68f8      	ldr	r0, [r7, #12]
 8006bc8:	f000 f9da 	bl	8006f80 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bd0:	223f      	movs	r2, #63	; 0x3f
 8006bd2:	409a      	lsls	r2, r3
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	681a      	ldr	r2, [r3, #0]
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f042 0216 	orr.w	r2, r2, #22
 8006be6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d007      	beq.n	8006c00 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f042 0208 	orr.w	r2, r2, #8
 8006bfe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f042 0201 	orr.w	r2, r2, #1
 8006c0e:	601a      	str	r2, [r3, #0]
 8006c10:	e005      	b.n	8006c1e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006c1a:	2302      	movs	r3, #2
 8006c1c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006c1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3718      	adds	r7, #24
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}

08006c28 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	2b02      	cmp	r3, #2
 8006c3a:	d004      	beq.n	8006c46 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2280      	movs	r2, #128	; 0x80
 8006c40:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e00c      	b.n	8006c60 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2205      	movs	r2, #5
 8006c4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f022 0201 	bic.w	r2, r2, #1
 8006c5c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006c5e:	2300      	movs	r3, #0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	370c      	adds	r7, #12
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr

08006c6c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b086      	sub	sp, #24
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006c74:	2300      	movs	r3, #0
 8006c76:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006c78:	4b92      	ldr	r3, [pc, #584]	; (8006ec4 <HAL_DMA_IRQHandler+0x258>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a92      	ldr	r2, [pc, #584]	; (8006ec8 <HAL_DMA_IRQHandler+0x25c>)
 8006c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8006c82:	0a9b      	lsrs	r3, r3, #10
 8006c84:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c8a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c96:	2208      	movs	r2, #8
 8006c98:	409a      	lsls	r2, r3
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d01a      	beq.n	8006cd8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f003 0304 	and.w	r3, r3, #4
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d013      	beq.n	8006cd8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f022 0204 	bic.w	r2, r2, #4
 8006cbe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006cc4:	2208      	movs	r2, #8
 8006cc6:	409a      	lsls	r2, r3
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cd0:	f043 0201 	orr.w	r2, r3, #1
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006cdc:	2201      	movs	r2, #1
 8006cde:	409a      	lsls	r2, r3
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	4013      	ands	r3, r2
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d012      	beq.n	8006d0e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	695b      	ldr	r3, [r3, #20]
 8006cee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d00b      	beq.n	8006d0e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	409a      	lsls	r2, r3
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d06:	f043 0202 	orr.w	r2, r3, #2
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d12:	2204      	movs	r2, #4
 8006d14:	409a      	lsls	r2, r3
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	4013      	ands	r3, r2
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d012      	beq.n	8006d44 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f003 0302 	and.w	r3, r3, #2
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d00b      	beq.n	8006d44 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d30:	2204      	movs	r2, #4
 8006d32:	409a      	lsls	r2, r3
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d3c:	f043 0204 	orr.w	r2, r3, #4
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d48:	2210      	movs	r2, #16
 8006d4a:	409a      	lsls	r2, r3
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	4013      	ands	r3, r2
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d043      	beq.n	8006ddc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f003 0308 	and.w	r3, r3, #8
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d03c      	beq.n	8006ddc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d66:	2210      	movs	r2, #16
 8006d68:	409a      	lsls	r2, r3
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d018      	beq.n	8006dae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d108      	bne.n	8006d9c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d024      	beq.n	8006ddc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	4798      	blx	r3
 8006d9a:	e01f      	b.n	8006ddc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d01b      	beq.n	8006ddc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	4798      	blx	r3
 8006dac:	e016      	b.n	8006ddc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d107      	bne.n	8006dcc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	681a      	ldr	r2, [r3, #0]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f022 0208 	bic.w	r2, r2, #8
 8006dca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d003      	beq.n	8006ddc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006de0:	2220      	movs	r2, #32
 8006de2:	409a      	lsls	r2, r3
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	4013      	ands	r3, r2
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	f000 808e 	beq.w	8006f0a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 0310 	and.w	r3, r3, #16
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	f000 8086 	beq.w	8006f0a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e02:	2220      	movs	r2, #32
 8006e04:	409a      	lsls	r2, r3
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006e10:	b2db      	uxtb	r3, r3
 8006e12:	2b05      	cmp	r3, #5
 8006e14:	d136      	bne.n	8006e84 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f022 0216 	bic.w	r2, r2, #22
 8006e24:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	695a      	ldr	r2, [r3, #20]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e34:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d103      	bne.n	8006e46 <HAL_DMA_IRQHandler+0x1da>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d007      	beq.n	8006e56 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	681a      	ldr	r2, [r3, #0]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f022 0208 	bic.w	r2, r2, #8
 8006e54:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e5a:	223f      	movs	r2, #63	; 0x3f
 8006e5c:	409a      	lsls	r2, r3
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2201      	movs	r2, #1
 8006e6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d07d      	beq.n	8006f76 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	4798      	blx	r3
        }
        return;
 8006e82:	e078      	b.n	8006f76 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d01c      	beq.n	8006ecc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d108      	bne.n	8006eb2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d030      	beq.n	8006f0a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	4798      	blx	r3
 8006eb0:	e02b      	b.n	8006f0a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d027      	beq.n	8006f0a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	4798      	blx	r3
 8006ec2:	e022      	b.n	8006f0a <HAL_DMA_IRQHandler+0x29e>
 8006ec4:	2000005c 	.word	0x2000005c
 8006ec8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d10f      	bne.n	8006efa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f022 0210 	bic.w	r2, r2, #16
 8006ee8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2200      	movs	r2, #0
 8006eee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d003      	beq.n	8006f0a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d032      	beq.n	8006f78 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f16:	f003 0301 	and.w	r3, r3, #1
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d022      	beq.n	8006f64 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2205      	movs	r2, #5
 8006f22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	681a      	ldr	r2, [r3, #0]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f022 0201 	bic.w	r2, r2, #1
 8006f34:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	3301      	adds	r3, #1
 8006f3a:	60bb      	str	r3, [r7, #8]
 8006f3c:	697a      	ldr	r2, [r7, #20]
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d307      	bcc.n	8006f52 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f003 0301 	and.w	r3, r3, #1
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d1f2      	bne.n	8006f36 <HAL_DMA_IRQHandler+0x2ca>
 8006f50:	e000      	b.n	8006f54 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8006f52:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d005      	beq.n	8006f78 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	4798      	blx	r3
 8006f74:	e000      	b.n	8006f78 <HAL_DMA_IRQHandler+0x30c>
        return;
 8006f76:	bf00      	nop
    }
  }
}
 8006f78:	3718      	adds	r7, #24
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}
 8006f7e:	bf00      	nop

08006f80 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b085      	sub	sp, #20
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	60b9      	str	r1, [r7, #8]
 8006f8a:	607a      	str	r2, [r7, #4]
 8006f8c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	681a      	ldr	r2, [r3, #0]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006f9c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	683a      	ldr	r2, [r7, #0]
 8006fa4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	689b      	ldr	r3, [r3, #8]
 8006faa:	2b40      	cmp	r3, #64	; 0x40
 8006fac:	d108      	bne.n	8006fc0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	687a      	ldr	r2, [r7, #4]
 8006fb4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	68ba      	ldr	r2, [r7, #8]
 8006fbc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006fbe:	e007      	b.n	8006fd0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	68ba      	ldr	r2, [r7, #8]
 8006fc6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	687a      	ldr	r2, [r7, #4]
 8006fce:	60da      	str	r2, [r3, #12]
}
 8006fd0:	bf00      	nop
 8006fd2:	3714      	adds	r7, #20
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr

08006fdc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b085      	sub	sp, #20
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	3b10      	subs	r3, #16
 8006fec:	4a14      	ldr	r2, [pc, #80]	; (8007040 <DMA_CalcBaseAndBitshift+0x64>)
 8006fee:	fba2 2303 	umull	r2, r3, r2, r3
 8006ff2:	091b      	lsrs	r3, r3, #4
 8006ff4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006ff6:	4a13      	ldr	r2, [pc, #76]	; (8007044 <DMA_CalcBaseAndBitshift+0x68>)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	4413      	add	r3, r2
 8006ffc:	781b      	ldrb	r3, [r3, #0]
 8006ffe:	461a      	mov	r2, r3
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2b03      	cmp	r3, #3
 8007008:	d909      	bls.n	800701e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007012:	f023 0303 	bic.w	r3, r3, #3
 8007016:	1d1a      	adds	r2, r3, #4
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	659a      	str	r2, [r3, #88]	; 0x58
 800701c:	e007      	b.n	800702e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007026:	f023 0303 	bic.w	r3, r3, #3
 800702a:	687a      	ldr	r2, [r7, #4]
 800702c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007032:	4618      	mov	r0, r3
 8007034:	3714      	adds	r7, #20
 8007036:	46bd      	mov	sp, r7
 8007038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703c:	4770      	bx	lr
 800703e:	bf00      	nop
 8007040:	aaaaaaab 	.word	0xaaaaaaab
 8007044:	08020830 	.word	0x08020830

08007048 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007048:	b480      	push	{r7}
 800704a:	b085      	sub	sp, #20
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007050:	2300      	movs	r3, #0
 8007052:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007058:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	699b      	ldr	r3, [r3, #24]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d11f      	bne.n	80070a2 <DMA_CheckFifoParam+0x5a>
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	2b03      	cmp	r3, #3
 8007066:	d856      	bhi.n	8007116 <DMA_CheckFifoParam+0xce>
 8007068:	a201      	add	r2, pc, #4	; (adr r2, 8007070 <DMA_CheckFifoParam+0x28>)
 800706a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800706e:	bf00      	nop
 8007070:	08007081 	.word	0x08007081
 8007074:	08007093 	.word	0x08007093
 8007078:	08007081 	.word	0x08007081
 800707c:	08007117 	.word	0x08007117
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007084:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007088:	2b00      	cmp	r3, #0
 800708a:	d046      	beq.n	800711a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800708c:	2301      	movs	r3, #1
 800708e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007090:	e043      	b.n	800711a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007096:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800709a:	d140      	bne.n	800711e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80070a0:	e03d      	b.n	800711e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	699b      	ldr	r3, [r3, #24]
 80070a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070aa:	d121      	bne.n	80070f0 <DMA_CheckFifoParam+0xa8>
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	2b03      	cmp	r3, #3
 80070b0:	d837      	bhi.n	8007122 <DMA_CheckFifoParam+0xda>
 80070b2:	a201      	add	r2, pc, #4	; (adr r2, 80070b8 <DMA_CheckFifoParam+0x70>)
 80070b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070b8:	080070c9 	.word	0x080070c9
 80070bc:	080070cf 	.word	0x080070cf
 80070c0:	080070c9 	.word	0x080070c9
 80070c4:	080070e1 	.word	0x080070e1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80070c8:	2301      	movs	r3, #1
 80070ca:	73fb      	strb	r3, [r7, #15]
      break;
 80070cc:	e030      	b.n	8007130 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d025      	beq.n	8007126 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80070de:	e022      	b.n	8007126 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070e4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80070e8:	d11f      	bne.n	800712a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80070ea:	2301      	movs	r3, #1
 80070ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80070ee:	e01c      	b.n	800712a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	2b02      	cmp	r3, #2
 80070f4:	d903      	bls.n	80070fe <DMA_CheckFifoParam+0xb6>
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	2b03      	cmp	r3, #3
 80070fa:	d003      	beq.n	8007104 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80070fc:	e018      	b.n	8007130 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80070fe:	2301      	movs	r3, #1
 8007100:	73fb      	strb	r3, [r7, #15]
      break;
 8007102:	e015      	b.n	8007130 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007108:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800710c:	2b00      	cmp	r3, #0
 800710e:	d00e      	beq.n	800712e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007110:	2301      	movs	r3, #1
 8007112:	73fb      	strb	r3, [r7, #15]
      break;
 8007114:	e00b      	b.n	800712e <DMA_CheckFifoParam+0xe6>
      break;
 8007116:	bf00      	nop
 8007118:	e00a      	b.n	8007130 <DMA_CheckFifoParam+0xe8>
      break;
 800711a:	bf00      	nop
 800711c:	e008      	b.n	8007130 <DMA_CheckFifoParam+0xe8>
      break;
 800711e:	bf00      	nop
 8007120:	e006      	b.n	8007130 <DMA_CheckFifoParam+0xe8>
      break;
 8007122:	bf00      	nop
 8007124:	e004      	b.n	8007130 <DMA_CheckFifoParam+0xe8>
      break;
 8007126:	bf00      	nop
 8007128:	e002      	b.n	8007130 <DMA_CheckFifoParam+0xe8>
      break;   
 800712a:	bf00      	nop
 800712c:	e000      	b.n	8007130 <DMA_CheckFifoParam+0xe8>
      break;
 800712e:	bf00      	nop
    }
  } 
  
  return status; 
 8007130:	7bfb      	ldrb	r3, [r7, #15]
}
 8007132:	4618      	mov	r0, r3
 8007134:	3714      	adds	r7, #20
 8007136:	46bd      	mov	sp, r7
 8007138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713c:	4770      	bx	lr
 800713e:	bf00      	nop

08007140 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b088      	sub	sp, #32
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8007148:	2300      	movs	r3, #0
 800714a:	61fb      	str	r3, [r7, #28]
 800714c:	2300      	movs	r3, #0
 800714e:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8007150:	4baa      	ldr	r3, [pc, #680]	; (80073fc <HAL_ETH_Init+0x2bc>)
 8007152:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8007154:	2300      	movs	r3, #0
 8007156:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8007158:	2300      	movs	r3, #0
 800715a:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d101      	bne.n	8007166 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8007162:	2301      	movs	r3, #1
 8007164:	e183      	b.n	800746e <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800716c:	b2db      	uxtb	r3, r3
 800716e:	2b00      	cmp	r3, #0
 8007170:	d106      	bne.n	8007180 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2200      	movs	r2, #0
 8007176:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f004 fc52 	bl	800ba24 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007180:	2300      	movs	r3, #0
 8007182:	60bb      	str	r3, [r7, #8]
 8007184:	4b9e      	ldr	r3, [pc, #632]	; (8007400 <HAL_ETH_Init+0x2c0>)
 8007186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007188:	4a9d      	ldr	r2, [pc, #628]	; (8007400 <HAL_ETH_Init+0x2c0>)
 800718a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800718e:	6453      	str	r3, [r2, #68]	; 0x44
 8007190:	4b9b      	ldr	r3, [pc, #620]	; (8007400 <HAL_ETH_Init+0x2c0>)
 8007192:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007194:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007198:	60bb      	str	r3, [r7, #8]
 800719a:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800719c:	4b99      	ldr	r3, [pc, #612]	; (8007404 <HAL_ETH_Init+0x2c4>)
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	4a98      	ldr	r2, [pc, #608]	; (8007404 <HAL_ETH_Init+0x2c4>)
 80071a2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80071a6:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80071a8:	4b96      	ldr	r3, [pc, #600]	; (8007404 <HAL_ETH_Init+0x2c4>)
 80071aa:	685a      	ldr	r2, [r3, #4]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a1b      	ldr	r3, [r3, #32]
 80071b0:	4994      	ldr	r1, [pc, #592]	; (8007404 <HAL_ETH_Init+0x2c4>)
 80071b2:	4313      	orrs	r3, r2
 80071b4:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80071be:	681a      	ldr	r2, [r3, #0]
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f042 0201 	orr.w	r2, r2, #1
 80071c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80071cc:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80071ce:	f7fe ff29 	bl	8006024 <HAL_GetTick>
 80071d2:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80071d4:	e011      	b.n	80071fa <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80071d6:	f7fe ff25 	bl	8006024 <HAL_GetTick>
 80071da:	4602      	mov	r2, r0
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	1ad3      	subs	r3, r2, r3
 80071e0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80071e4:	d909      	bls.n	80071fa <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2203      	movs	r2, #3
 80071ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2200      	movs	r2, #0
 80071f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 80071f6:	2303      	movs	r3, #3
 80071f8:	e139      	b.n	800746e <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f003 0301 	and.w	r3, r3, #1
 8007208:	2b00      	cmp	r3, #0
 800720a:	d1e4      	bne.n	80071d6 <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	691b      	ldr	r3, [r3, #16]
 8007212:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8007214:	69fb      	ldr	r3, [r7, #28]
 8007216:	f023 031c 	bic.w	r3, r3, #28
 800721a:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800721c:	f001 ff4c 	bl	80090b8 <HAL_RCC_GetHCLKFreq>
 8007220:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8007222:	69bb      	ldr	r3, [r7, #24]
 8007224:	4a78      	ldr	r2, [pc, #480]	; (8007408 <HAL_ETH_Init+0x2c8>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d908      	bls.n	800723c <HAL_ETH_Init+0xfc>
 800722a:	69bb      	ldr	r3, [r7, #24]
 800722c:	4a77      	ldr	r2, [pc, #476]	; (800740c <HAL_ETH_Init+0x2cc>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d804      	bhi.n	800723c <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8007232:	69fb      	ldr	r3, [r7, #28]
 8007234:	f043 0308 	orr.w	r3, r3, #8
 8007238:	61fb      	str	r3, [r7, #28]
 800723a:	e027      	b.n	800728c <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	4a73      	ldr	r2, [pc, #460]	; (800740c <HAL_ETH_Init+0x2cc>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d908      	bls.n	8007256 <HAL_ETH_Init+0x116>
 8007244:	69bb      	ldr	r3, [r7, #24]
 8007246:	4a6d      	ldr	r2, [pc, #436]	; (80073fc <HAL_ETH_Init+0x2bc>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d204      	bcs.n	8007256 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800724c:	69fb      	ldr	r3, [r7, #28]
 800724e:	f043 030c 	orr.w	r3, r3, #12
 8007252:	61fb      	str	r3, [r7, #28]
 8007254:	e01a      	b.n	800728c <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8007256:	69bb      	ldr	r3, [r7, #24]
 8007258:	4a68      	ldr	r2, [pc, #416]	; (80073fc <HAL_ETH_Init+0x2bc>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d303      	bcc.n	8007266 <HAL_ETH_Init+0x126>
 800725e:	69bb      	ldr	r3, [r7, #24]
 8007260:	4a6b      	ldr	r2, [pc, #428]	; (8007410 <HAL_ETH_Init+0x2d0>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d911      	bls.n	800728a <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	4a69      	ldr	r2, [pc, #420]	; (8007410 <HAL_ETH_Init+0x2d0>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d908      	bls.n	8007280 <HAL_ETH_Init+0x140>
 800726e:	69bb      	ldr	r3, [r7, #24]
 8007270:	4a68      	ldr	r2, [pc, #416]	; (8007414 <HAL_ETH_Init+0x2d4>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d804      	bhi.n	8007280 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8007276:	69fb      	ldr	r3, [r7, #28]
 8007278:	f043 0304 	orr.w	r3, r3, #4
 800727c:	61fb      	str	r3, [r7, #28]
 800727e:	e005      	b.n	800728c <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8007280:	69fb      	ldr	r3, [r7, #28]
 8007282:	f043 0310 	orr.w	r3, r3, #16
 8007286:	61fb      	str	r3, [r7, #28]
 8007288:	e000      	b.n	800728c <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 800728a:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	69fa      	ldr	r2, [r7, #28]
 8007292:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8007294:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007298:	2100      	movs	r1, #0
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f000 fb14 	bl	80078c8 <HAL_ETH_WritePHYRegister>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d00b      	beq.n	80072be <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80072a6:	2301      	movs	r3, #1
 80072a8:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80072aa:	6939      	ldr	r1, [r7, #16]
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f000 fcc9 	bl	8007c44 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2201      	movs	r2, #1
 80072b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	e0d7      	b.n	800746e <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80072be:	20ff      	movs	r0, #255	; 0xff
 80072c0:	f7fe febc 	bl	800603c <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	f000 80a5 	beq.w	8007418 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80072ce:	f7fe fea9 	bl	8006024 <HAL_GetTick>
 80072d2:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80072d4:	f107 030c 	add.w	r3, r7, #12
 80072d8:	461a      	mov	r2, r3
 80072da:	2101      	movs	r1, #1
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f000 fa8b 	bl	80077f8 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80072e2:	f7fe fe9f 	bl	8006024 <HAL_GetTick>
 80072e6:	4602      	mov	r2, r0
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	1ad3      	subs	r3, r2, r3
 80072ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d90f      	bls.n	8007314 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80072f8:	6939      	ldr	r1, [r7, #16]
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f000 fca2 	bl	8007c44 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8007310:	2303      	movs	r3, #3
 8007312:	e0ac      	b.n	800746e <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f003 0304 	and.w	r3, r3, #4
 800731a:	2b00      	cmp	r3, #0
 800731c:	d0da      	beq.n	80072d4 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800731e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007322:	2100      	movs	r1, #0
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 facf 	bl	80078c8 <HAL_ETH_WritePHYRegister>
 800732a:	4603      	mov	r3, r0
 800732c:	2b00      	cmp	r3, #0
 800732e:	d00b      	beq.n	8007348 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8007330:	2301      	movs	r3, #1
 8007332:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8007334:	6939      	ldr	r1, [r7, #16]
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 fc84 	bl	8007c44 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2201      	movs	r2, #1
 8007340:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8007344:	2301      	movs	r3, #1
 8007346:	e092      	b.n	800746e <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8007348:	f7fe fe6c 	bl	8006024 <HAL_GetTick>
 800734c:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800734e:	f107 030c 	add.w	r3, r7, #12
 8007352:	461a      	mov	r2, r3
 8007354:	2101      	movs	r1, #1
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f000 fa4e 	bl	80077f8 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800735c:	f7fe fe62 	bl	8006024 <HAL_GetTick>
 8007360:	4602      	mov	r2, r0
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	1ad3      	subs	r3, r2, r3
 8007366:	f241 3288 	movw	r2, #5000	; 0x1388
 800736a:	4293      	cmp	r3, r2
 800736c:	d90f      	bls.n	800738e <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800736e:	2301      	movs	r3, #1
 8007370:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8007372:	6939      	ldr	r1, [r7, #16]
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f000 fc65 	bl	8007c44 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2201      	movs	r2, #1
 800737e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2200      	movs	r2, #0
 8007386:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800738a:	2303      	movs	r3, #3
 800738c:	e06f      	b.n	800746e <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f003 0320 	and.w	r3, r3, #32
 8007394:	2b00      	cmp	r3, #0
 8007396:	d0da      	beq.n	800734e <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8007398:	f107 030c 	add.w	r3, r7, #12
 800739c:	461a      	mov	r2, r3
 800739e:	211f      	movs	r1, #31
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 fa29 	bl	80077f8 <HAL_ETH_ReadPHYRegister>
 80073a6:	4603      	mov	r3, r0
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d00b      	beq.n	80073c4 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80073b0:	6939      	ldr	r1, [r7, #16]
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 fc46 	bl	8007c44 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2201      	movs	r2, #1
 80073bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80073c0:	2301      	movs	r3, #1
 80073c2:	e054      	b.n	800746e <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f003 0310 	and.w	r3, r3, #16
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d004      	beq.n	80073d8 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80073d4:	60da      	str	r2, [r3, #12]
 80073d6:	e002      	b.n	80073de <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2200      	movs	r2, #0
 80073dc:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f003 0304 	and.w	r3, r3, #4
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d003      	beq.n	80073f0 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2200      	movs	r2, #0
 80073ec:	609a      	str	r2, [r3, #8]
 80073ee:	e035      	b.n	800745c <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80073f6:	609a      	str	r2, [r3, #8]
 80073f8:	e030      	b.n	800745c <HAL_ETH_Init+0x31c>
 80073fa:	bf00      	nop
 80073fc:	03938700 	.word	0x03938700
 8007400:	40023800 	.word	0x40023800
 8007404:	40013800 	.word	0x40013800
 8007408:	01312cff 	.word	0x01312cff
 800740c:	02160ebf 	.word	0x02160ebf
 8007410:	05f5e0ff 	.word	0x05f5e0ff
 8007414:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	68db      	ldr	r3, [r3, #12]
 800741c:	08db      	lsrs	r3, r3, #3
 800741e:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	085b      	lsrs	r3, r3, #1
 8007426:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8007428:	4313      	orrs	r3, r2
 800742a:	b29b      	uxth	r3, r3
 800742c:	461a      	mov	r2, r3
 800742e:	2100      	movs	r1, #0
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f000 fa49 	bl	80078c8 <HAL_ETH_WritePHYRegister>
 8007436:	4603      	mov	r3, r0
 8007438:	2b00      	cmp	r3, #0
 800743a:	d00b      	beq.n	8007454 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800743c:	2301      	movs	r3, #1
 800743e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8007440:	6939      	ldr	r1, [r7, #16]
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f000 fbfe 	bl	8007c44 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2201      	movs	r2, #1
 800744c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8007450:	2301      	movs	r3, #1
 8007452:	e00c      	b.n	800746e <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8007454:	f640 70ff 	movw	r0, #4095	; 0xfff
 8007458:	f7fe fdf0 	bl	800603c <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 800745c:	6939      	ldr	r1, [r7, #16]
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f000 fbf0 	bl	8007c44 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2201      	movs	r2, #1
 8007468:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800746c:	2300      	movs	r3, #0
}
 800746e:	4618      	mov	r0, r3
 8007470:	3720      	adds	r7, #32
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop

08007478 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8007478:	b480      	push	{r7}
 800747a:	b087      	sub	sp, #28
 800747c:	af00      	add	r7, sp, #0
 800747e:	60f8      	str	r0, [r7, #12]
 8007480:	60b9      	str	r1, [r7, #8]
 8007482:	607a      	str	r2, [r7, #4]
 8007484:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8007486:	2300      	movs	r3, #0
 8007488:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007490:	2b01      	cmp	r3, #1
 8007492:	d101      	bne.n	8007498 <HAL_ETH_DMATxDescListInit+0x20>
 8007494:	2302      	movs	r3, #2
 8007496:	e052      	b.n	800753e <HAL_ETH_DMATxDescListInit+0xc6>
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	2201      	movs	r2, #1
 800749c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2202      	movs	r2, #2
 80074a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	68ba      	ldr	r2, [r7, #8]
 80074ac:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 80074ae:	2300      	movs	r3, #0
 80074b0:	617b      	str	r3, [r7, #20]
 80074b2:	e030      	b.n	8007516 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	015b      	lsls	r3, r3, #5
 80074b8:	68ba      	ldr	r2, [r7, #8]
 80074ba:	4413      	add	r3, r2
 80074bc:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80074c4:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80074cc:	fb02 f303 	mul.w	r3, r2, r3
 80074d0:	687a      	ldr	r2, [r7, #4]
 80074d2:	4413      	add	r3, r2
 80074d4:	461a      	mov	r2, r3
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	69db      	ldr	r3, [r3, #28]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d105      	bne.n	80074ee <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80074e2:	693b      	ldr	r3, [r7, #16]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	3b01      	subs	r3, #1
 80074f2:	697a      	ldr	r2, [r7, #20]
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d208      	bcs.n	800750a <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	3301      	adds	r3, #1
 80074fc:	015b      	lsls	r3, r3, #5
 80074fe:	68ba      	ldr	r2, [r7, #8]
 8007500:	4413      	add	r3, r2
 8007502:	461a      	mov	r2, r3
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	60da      	str	r2, [r3, #12]
 8007508:	e002      	b.n	8007510 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 800750a:	68ba      	ldr	r2, [r7, #8]
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	3301      	adds	r3, #1
 8007514:	617b      	str	r3, [r7, #20]
 8007516:	697a      	ldr	r2, [r7, #20]
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	429a      	cmp	r2, r3
 800751c:	d3ca      	bcc.n	80074b4 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	68ba      	ldr	r2, [r7, #8]
 8007524:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007528:	3310      	adds	r3, #16
 800752a:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2201      	movs	r2, #1
 8007530:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2200      	movs	r2, #0
 8007538:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	371c      	adds	r7, #28
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr

0800754a <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 800754a:	b480      	push	{r7}
 800754c:	b087      	sub	sp, #28
 800754e:	af00      	add	r7, sp, #0
 8007550:	60f8      	str	r0, [r7, #12]
 8007552:	60b9      	str	r1, [r7, #8]
 8007554:	607a      	str	r2, [r7, #4]
 8007556:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8007558:	2300      	movs	r3, #0
 800755a:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007562:	2b01      	cmp	r3, #1
 8007564:	d101      	bne.n	800756a <HAL_ETH_DMARxDescListInit+0x20>
 8007566:	2302      	movs	r3, #2
 8007568:	e056      	b.n	8007618 <HAL_ETH_DMARxDescListInit+0xce>
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2201      	movs	r2, #1
 800756e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2202      	movs	r2, #2
 8007576:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	68ba      	ldr	r2, [r7, #8]
 800757e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8007580:	2300      	movs	r3, #0
 8007582:	617b      	str	r3, [r7, #20]
 8007584:	e034      	b.n	80075f0 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	015b      	lsls	r3, r3, #5
 800758a:	68ba      	ldr	r2, [r7, #8]
 800758c:	4413      	add	r3, r2
 800758e:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007596:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800759e:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80075a6:	fb02 f303 	mul.w	r3, r2, r3
 80075aa:	687a      	ldr	r2, [r7, #4]
 80075ac:	4413      	add	r3, r2
 80075ae:	461a      	mov	r2, r3
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	699b      	ldr	r3, [r3, #24]
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d105      	bne.n	80075c8 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	3b01      	subs	r3, #1
 80075cc:	697a      	ldr	r2, [r7, #20]
 80075ce:	429a      	cmp	r2, r3
 80075d0:	d208      	bcs.n	80075e4 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	3301      	adds	r3, #1
 80075d6:	015b      	lsls	r3, r3, #5
 80075d8:	68ba      	ldr	r2, [r7, #8]
 80075da:	4413      	add	r3, r2
 80075dc:	461a      	mov	r2, r3
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	60da      	str	r2, [r3, #12]
 80075e2:	e002      	b.n	80075ea <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 80075e4:	68ba      	ldr	r2, [r7, #8]
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	3301      	adds	r3, #1
 80075ee:	617b      	str	r3, [r7, #20]
 80075f0:	697a      	ldr	r2, [r7, #20]
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	429a      	cmp	r2, r3
 80075f6:	d3c6      	bcc.n	8007586 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	68ba      	ldr	r2, [r7, #8]
 80075fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007602:	330c      	adds	r3, #12
 8007604:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	2201      	movs	r2, #1
 800760a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2200      	movs	r2, #0
 8007612:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8007616:	2300      	movs	r3, #0
}
 8007618:	4618      	mov	r0, r3
 800761a:	371c      	adds	r7, #28
 800761c:	46bd      	mov	sp, r7
 800761e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007622:	4770      	bx	lr

08007624 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8007624:	b480      	push	{r7}
 8007626:	b087      	sub	sp, #28
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
 800762c:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 800762e:	2300      	movs	r3, #0
 8007630:	617b      	str	r3, [r7, #20]
 8007632:	2300      	movs	r3, #0
 8007634:	60fb      	str	r3, [r7, #12]
 8007636:	2300      	movs	r3, #0
 8007638:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007640:	2b01      	cmp	r3, #1
 8007642:	d101      	bne.n	8007648 <HAL_ETH_TransmitFrame+0x24>
 8007644:	2302      	movs	r3, #2
 8007646:	e0cd      	b.n	80077e4 <HAL_ETH_TransmitFrame+0x1c0>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2201      	movs	r2, #1
 800764c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2202      	movs	r2, #2
 8007654:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d109      	bne.n	8007672 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2201      	movs	r2, #1
 8007662:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 800766e:	2301      	movs	r3, #1
 8007670:	e0b8      	b.n	80077e4 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2b00      	cmp	r3, #0
 800767a:	da09      	bge.n	8007690 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2212      	movs	r2, #18
 8007680:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	e0a9      	b.n	80077e4 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8007696:	4293      	cmp	r3, r2
 8007698:	d915      	bls.n	80076c6 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	4a54      	ldr	r2, [pc, #336]	; (80077f0 <HAL_ETH_TransmitFrame+0x1cc>)
 800769e:	fba2 2303 	umull	r2, r3, r2, r3
 80076a2:	0a9b      	lsrs	r3, r3, #10
 80076a4:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 80076a6:	683a      	ldr	r2, [r7, #0]
 80076a8:	4b51      	ldr	r3, [pc, #324]	; (80077f0 <HAL_ETH_TransmitFrame+0x1cc>)
 80076aa:	fba3 1302 	umull	r1, r3, r3, r2
 80076ae:	0a9b      	lsrs	r3, r3, #10
 80076b0:	f240 51f4 	movw	r1, #1524	; 0x5f4
 80076b4:	fb01 f303 	mul.w	r3, r1, r3
 80076b8:	1ad3      	subs	r3, r2, r3
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d005      	beq.n	80076ca <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	3301      	adds	r3, #1
 80076c2:	617b      	str	r3, [r7, #20]
 80076c4:	e001      	b.n	80076ca <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 80076c6:	2301      	movs	r3, #1
 80076c8:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d11c      	bne.n	800770a <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d4:	681a      	ldr	r2, [r3, #0]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076da:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80076de:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076e4:	683a      	ldr	r2, [r7, #0]
 80076e6:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80076ea:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076f0:	681a      	ldr	r2, [r3, #0]
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076f6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80076fa:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007700:	68db      	ldr	r3, [r3, #12]
 8007702:	461a      	mov	r2, r3
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	62da      	str	r2, [r3, #44]	; 0x2c
 8007708:	e04b      	b.n	80077a2 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 800770a:	2300      	movs	r3, #0
 800770c:	613b      	str	r3, [r7, #16]
 800770e:	e044      	b.n	800779a <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800771a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800771e:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d107      	bne.n	8007736 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007730:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007734:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800773a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800773e:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8007740:	697b      	ldr	r3, [r7, #20]
 8007742:	3b01      	subs	r3, #1
 8007744:	693a      	ldr	r2, [r7, #16]
 8007746:	429a      	cmp	r2, r3
 8007748:	d116      	bne.n	8007778 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800774e:	681a      	ldr	r2, [r3, #0]
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007754:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8007758:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	4a25      	ldr	r2, [pc, #148]	; (80077f4 <HAL_ETH_TransmitFrame+0x1d0>)
 800775e:	fb02 f203 	mul.w	r2, r2, r3
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	4413      	add	r3, r2
 8007766:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800776a:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007770:	68fa      	ldr	r2, [r7, #12]
 8007772:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8007776:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800777c:	681a      	ldr	r2, [r3, #0]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007782:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8007786:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800778c:	68db      	ldr	r3, [r3, #12]
 800778e:	461a      	mov	r2, r3
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	3301      	adds	r3, #1
 8007798:	613b      	str	r3, [r7, #16]
 800779a:	693a      	ldr	r2, [r7, #16]
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	429a      	cmp	r2, r3
 80077a0:	d3b6      	bcc.n	8007710 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077aa:	3314      	adds	r3, #20
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f003 0304 	and.w	r3, r3, #4
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d00d      	beq.n	80077d2 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077be:	3314      	adds	r3, #20
 80077c0:	2204      	movs	r2, #4
 80077c2:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077cc:	3304      	adds	r3, #4
 80077ce:	2200      	movs	r2, #0
 80077d0:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2201      	movs	r2, #1
 80077d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2200      	movs	r2, #0
 80077de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80077e2:	2300      	movs	r3, #0
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	371c      	adds	r7, #28
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr
 80077f0:	ac02b00b 	.word	0xac02b00b
 80077f4:	fffffa0c 	.word	0xfffffa0c

080077f8 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b086      	sub	sp, #24
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	60f8      	str	r0, [r7, #12]
 8007800:	460b      	mov	r3, r1
 8007802:	607a      	str	r2, [r7, #4]
 8007804:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 8007806:	2300      	movs	r3, #0
 8007808:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800780a:	2300      	movs	r3, #0
 800780c:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007814:	b2db      	uxtb	r3, r3
 8007816:	2b82      	cmp	r3, #130	; 0x82
 8007818:	d101      	bne.n	800781e <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 800781a:	2302      	movs	r3, #2
 800781c:	e050      	b.n	80078c0 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2282      	movs	r2, #130	; 0x82
 8007822:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	691b      	ldr	r3, [r3, #16]
 800782c:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	f003 031c 	and.w	r3, r3, #28
 8007834:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	8a1b      	ldrh	r3, [r3, #16]
 800783a:	02db      	lsls	r3, r3, #11
 800783c:	b29b      	uxth	r3, r3
 800783e:	697a      	ldr	r2, [r7, #20]
 8007840:	4313      	orrs	r3, r2
 8007842:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8007844:	897b      	ldrh	r3, [r7, #10]
 8007846:	019b      	lsls	r3, r3, #6
 8007848:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800784c:	697a      	ldr	r2, [r7, #20]
 800784e:	4313      	orrs	r3, r2
 8007850:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	f023 0302 	bic.w	r3, r3, #2
 8007858:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	f043 0301 	orr.w	r3, r3, #1
 8007860:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	697a      	ldr	r2, [r7, #20]
 8007868:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800786a:	f7fe fbdb 	bl	8006024 <HAL_GetTick>
 800786e:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8007870:	e015      	b.n	800789e <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8007872:	f7fe fbd7 	bl	8006024 <HAL_GetTick>
 8007876:	4602      	mov	r2, r0
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	1ad3      	subs	r3, r2, r3
 800787c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007880:	d309      	bcc.n	8007896 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2201      	movs	r2, #1
 8007886:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	2200      	movs	r2, #0
 800788e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8007892:	2303      	movs	r3, #3
 8007894:	e014      	b.n	80078c0 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	691b      	ldr	r3, [r3, #16]
 800789c:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	f003 0301 	and.w	r3, r3, #1
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d1e4      	bne.n	8007872 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	695b      	ldr	r3, [r3, #20]
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	461a      	mov	r2, r3
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2201      	movs	r2, #1
 80078ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80078be:	2300      	movs	r3, #0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3718      	adds	r7, #24
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}

080078c8 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b086      	sub	sp, #24
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	60f8      	str	r0, [r7, #12]
 80078d0:	460b      	mov	r3, r1
 80078d2:	607a      	str	r2, [r7, #4]
 80078d4:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80078d6:	2300      	movs	r3, #0
 80078d8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80078da:	2300      	movs	r3, #0
 80078dc:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	2b42      	cmp	r3, #66	; 0x42
 80078e8:	d101      	bne.n	80078ee <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80078ea:	2302      	movs	r3, #2
 80078ec:	e04e      	b.n	800798c <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2242      	movs	r2, #66	; 0x42
 80078f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	691b      	ldr	r3, [r3, #16]
 80078fc:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	f003 031c 	and.w	r3, r3, #28
 8007904:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	8a1b      	ldrh	r3, [r3, #16]
 800790a:	02db      	lsls	r3, r3, #11
 800790c:	b29b      	uxth	r3, r3
 800790e:	697a      	ldr	r2, [r7, #20]
 8007910:	4313      	orrs	r3, r2
 8007912:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8007914:	897b      	ldrh	r3, [r7, #10]
 8007916:	019b      	lsls	r3, r3, #6
 8007918:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800791c:	697a      	ldr	r2, [r7, #20]
 800791e:	4313      	orrs	r3, r2
 8007920:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	f043 0302 	orr.w	r3, r3, #2
 8007928:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	f043 0301 	orr.w	r3, r3, #1
 8007930:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	b29a      	uxth	r2, r3
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	697a      	ldr	r2, [r7, #20]
 8007942:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8007944:	f7fe fb6e 	bl	8006024 <HAL_GetTick>
 8007948:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800794a:	e015      	b.n	8007978 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 800794c:	f7fe fb6a 	bl	8006024 <HAL_GetTick>
 8007950:	4602      	mov	r2, r0
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	1ad3      	subs	r3, r2, r3
 8007956:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800795a:	d309      	bcc.n	8007970 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2201      	movs	r2, #1
 8007960:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2200      	movs	r2, #0
 8007968:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800796c:	2303      	movs	r3, #3
 800796e:	e00d      	b.n	800798c <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	f003 0301 	and.w	r3, r3, #1
 800797e:	2b00      	cmp	r3, #0
 8007980:	d1e4      	bne.n	800794c <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2201      	movs	r2, #1
 8007986:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 800798a:	2300      	movs	r3, #0
}
 800798c:	4618      	mov	r0, r3
 800798e:	3718      	adds	r7, #24
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}

08007994 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8007994:	b580      	push	{r7, lr}
 8007996:	b082      	sub	sp, #8
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80079a2:	2b01      	cmp	r3, #1
 80079a4:	d101      	bne.n	80079aa <HAL_ETH_Start+0x16>
 80079a6:	2302      	movs	r3, #2
 80079a8:	e01f      	b.n	80079ea <HAL_ETH_Start+0x56>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2201      	movs	r2, #1
 80079ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2202      	movs	r2, #2
 80079b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f000 fb44 	bl	8008048 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 fb7b 	bl	80080bc <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f000 fc12 	bl	80081f0 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f000 fbaf 	bl	8008130 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f000 fbdc 	bl	8008190 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3708      	adds	r7, #8
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}

080079f2 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 80079f2:	b580      	push	{r7, lr}
 80079f4:	b082      	sub	sp, #8
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d101      	bne.n	8007a08 <HAL_ETH_Stop+0x16>
 8007a04:	2302      	movs	r3, #2
 8007a06:	e01f      	b.n	8007a48 <HAL_ETH_Stop+0x56>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2202      	movs	r2, #2
 8007a14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f000 fba1 	bl	8008160 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f000 fbce 	bl	80081c0 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f000 fb66 	bl	80080f6 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 fbe0 	bl	80081f0 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f000 fb26 	bl	8008082 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2200      	movs	r2, #0
 8007a42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8007a46:	2300      	movs	r3, #0
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3708      	adds	r7, #8
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}

08007a50 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b084      	sub	sp, #16
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d101      	bne.n	8007a6c <HAL_ETH_ConfigMAC+0x1c>
 8007a68:	2302      	movs	r3, #2
 8007a6a:	e0e4      	b.n	8007c36 <HAL_ETH_ConfigMAC+0x1e6>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2201      	movs	r2, #1
 8007a70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2202      	movs	r2, #2
 8007a78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	f000 80b1 	beq.w	8007be6 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8007a8c:	68fa      	ldr	r2, [r7, #12]
 8007a8e:	4b6c      	ldr	r3, [pc, #432]	; (8007c40 <HAL_ETH_ConfigMAC+0x1f0>)
 8007a90:	4013      	ands	r3, r2
 8007a92:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8007a9c:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8007aa2:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8007aa8:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8007aae:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8007ab4:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8007aba:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8007ac0:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8007ac6:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8007acc:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8007ad2:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8007ad8:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8007ade:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8007ae0:	68fa      	ldr	r2, [r7, #12]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	68fa      	ldr	r2, [r7, #12]
 8007aec:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007af6:	2001      	movs	r0, #1
 8007af8:	f7fe faa0 	bl	800603c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	68fa      	ldr	r2, [r7, #12]
 8007b02:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8007b0c:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8007b12:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8007b18:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 8007b1e:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8007b24:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8007b2a:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8007b36:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8007b38:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8007b42:	2001      	movs	r0, #1
 8007b44:	f7fe fa7a 	bl	800603c <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	68fa      	ldr	r2, [r7, #12]
 8007b4e:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	683a      	ldr	r2, [r7, #0]
 8007b56:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8007b58:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	683a      	ldr	r2, [r7, #0]
 8007b60:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007b62:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	699b      	ldr	r3, [r3, #24]
 8007b6a:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8007b6c:	68fa      	ldr	r2, [r7, #12]
 8007b6e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8007b72:	4013      	ands	r3, r2
 8007b74:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b7a:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8007b80:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8007b86:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8007b8c:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8007b92:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8007b98:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8007b9a:	68fa      	ldr	r2, [r7, #12]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	68fa      	ldr	r2, [r7, #12]
 8007ba6:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	699b      	ldr	r3, [r3, #24]
 8007bae:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8007bb0:	2001      	movs	r0, #1
 8007bb2:	f7fe fa43 	bl	800603c <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	68fa      	ldr	r2, [r7, #12]
 8007bbc:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	430a      	orrs	r2, r1
 8007bcc:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	69db      	ldr	r3, [r3, #28]
 8007bd4:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8007bd6:	2001      	movs	r0, #1
 8007bd8:	f7fe fa30 	bl	800603c <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	68fa      	ldr	r2, [r7, #12]
 8007be2:	61da      	str	r2, [r3, #28]
 8007be4:	e01e      	b.n	8007c24 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8007bf4:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	689a      	ldr	r2, [r3, #8]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	68db      	ldr	r3, [r3, #12]
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	68fa      	ldr	r2, [r7, #12]
 8007c02:	4313      	orrs	r3, r2
 8007c04:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	68fa      	ldr	r2, [r7, #12]
 8007c0c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007c16:	2001      	movs	r0, #1
 8007c18:	f7fe fa10 	bl	800603c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	68fa      	ldr	r2, [r7, #12]
 8007c22:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2201      	movs	r2, #1
 8007c28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8007c34:	2300      	movs	r3, #0
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3710      	adds	r7, #16
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}
 8007c3e:	bf00      	nop
 8007c40:	ff20810f 	.word	0xff20810f

08007c44 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b0b0      	sub	sp, #192	; 0xc0
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d007      	beq.n	8007c6a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007c60:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007c68:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8007c72:	2300      	movs	r3, #0
 8007c74:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8007c76:	2300      	movs	r3, #0
 8007c78:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	69db      	ldr	r3, [r3, #28]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d103      	bne.n	8007c92 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8007c8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c8e:	663b      	str	r3, [r7, #96]	; 0x60
 8007c90:	e001      	b.n	8007c96 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8007c92:	2300      	movs	r3, #0
 8007c94:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8007c96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007c9a:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8007cac:	2300      	movs	r3, #0
 8007cae:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8007cb0:	2340      	movs	r3, #64	; 0x40
 8007cb2:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8007ce4:	2380      	movs	r3, #128	; 0x80
 8007ce6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8007cea:	2300      	movs	r3, #0
 8007cec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8007d02:	2300      	movs	r3, #0
 8007d04:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8007d18:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007d1c:	4bac      	ldr	r3, [pc, #688]	; (8007fd0 <ETH_MACDMAConfig+0x38c>)
 8007d1e:	4013      	ands	r3, r2
 8007d20:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8007d24:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8007d26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8007d28:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8007d2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8007d2c:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8007d2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8007d30:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8007d36:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8007d38:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8007d3a:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8007d3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8007d3e:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8007d44:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8007d46:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8007d48:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8007d4a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8007d4c:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8007d4e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8007d50:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8007d52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8007d54:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8007d56:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8007d58:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8007d5a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007d6c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007d78:	2001      	movs	r0, #1
 8007d7a:	f7fe f95f 	bl	800603c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007d86:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8007d88:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8007d8a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8007d8c:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8007d8e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8007d90:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8007d92:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8007d96:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8007d98:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8007d9c:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8007d9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8007da2:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8007da4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8007da8:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8007dac:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8007db4:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8007db6:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8007dc2:	2001      	movs	r0, #1
 8007dc4:	f7fe f93a 	bl	800603c <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007dd0:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007dda:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8007de4:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	699b      	ldr	r3, [r3, #24]
 8007dec:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8007df0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007df4:	f64f 7341 	movw	r3, #65345	; 0xff41
 8007df8:	4013      	ands	r3, r2
 8007dfa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8007dfe:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007e02:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8007e04:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8007e08:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8007e0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8007e0e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8007e10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8007e14:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8007e16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8007e1a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8007e1c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8007e20:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8007e22:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007e26:	4313      	orrs	r3, r2
 8007e28:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007e34:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	699b      	ldr	r3, [r3, #24]
 8007e3c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8007e40:	2001      	movs	r0, #1
 8007e42:	f7fe f8fb 	bl	800603c <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007e4e:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8007e50:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8007e54:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	430a      	orrs	r2, r1
 8007e5e:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	69db      	ldr	r3, [r3, #28]
 8007e66:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007e6a:	2001      	movs	r0, #1
 8007e6c:	f7fe f8e6 	bl	800603c <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007e78:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8007e7e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007e82:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8007e84:	2300      	movs	r3, #0
 8007e86:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8007e88:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007e8c:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8007e92:	2300      	movs	r3, #0
 8007e94:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8007e96:	2300      	movs	r3, #0
 8007e98:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8007e9e:	2304      	movs	r3, #4
 8007ea0:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8007ea2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8007ea8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007eac:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8007eae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007eb2:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8007eb4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007eb8:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8007eba:	2380      	movs	r3, #128	; 0x80
 8007ebc:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ece:	3318      	adds	r3, #24
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8007ed6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007eda:	4b3e      	ldr	r3, [pc, #248]	; (8007fd4 <ETH_MACDMAConfig+0x390>)
 8007edc:	4013      	ands	r3, r2
 8007ede:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8007ee2:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8007ee4:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8007ee6:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8007ee8:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8007eea:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8007eec:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8007eee:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8007ef0:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8007ef2:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8007ef4:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8007ef6:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8007ef8:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8007efa:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8007efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8007efe:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8007f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8007f02:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8007f04:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f16:	3318      	adds	r3, #24
 8007f18:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007f1c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f26:	3318      	adds	r3, #24
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007f2e:	2001      	movs	r0, #1
 8007f30:	f7fe f884 	bl	800603c <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f3c:	3318      	adds	r3, #24
 8007f3e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007f42:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8007f44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8007f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8007f48:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8007f4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8007f4c:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8007f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8007f50:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8007f52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8007f54:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 8007f56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f58:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8007f5a:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8007f5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 8007f5e:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8007f68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f6c:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8007f7c:	2001      	movs	r0, #1
 8007f7e:	f7fe f85d 	bl	800603c <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f8a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007f8e:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	699b      	ldr	r3, [r3, #24]
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d10f      	bne.n	8007fb8 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007fa0:	331c      	adds	r3, #28
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007fac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007fb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007fb4:	331c      	adds	r3, #28
 8007fb6:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	695b      	ldr	r3, [r3, #20]
 8007fbc:	461a      	mov	r2, r3
 8007fbe:	2100      	movs	r1, #0
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f000 f809 	bl	8007fd8 <ETH_MACAddressConfig>
}
 8007fc6:	bf00      	nop
 8007fc8:	37c0      	adds	r7, #192	; 0xc0
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
 8007fce:	bf00      	nop
 8007fd0:	ff20810f 	.word	0xff20810f
 8007fd4:	f8de3f23 	.word	0xf8de3f23

08007fd8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b087      	sub	sp, #28
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	60f8      	str	r0, [r7, #12]
 8007fe0:	60b9      	str	r1, [r7, #8]
 8007fe2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	3305      	adds	r3, #5
 8007fe8:	781b      	ldrb	r3, [r3, #0]
 8007fea:	021b      	lsls	r3, r3, #8
 8007fec:	687a      	ldr	r2, [r7, #4]
 8007fee:	3204      	adds	r2, #4
 8007ff0:	7812      	ldrb	r2, [r2, #0]
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8007ff6:	68ba      	ldr	r2, [r7, #8]
 8007ff8:	4b11      	ldr	r3, [pc, #68]	; (8008040 <ETH_MACAddressConfig+0x68>)
 8007ffa:	4413      	add	r3, r2
 8007ffc:	461a      	mov	r2, r3
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	3303      	adds	r3, #3
 8008006:	781b      	ldrb	r3, [r3, #0]
 8008008:	061a      	lsls	r2, r3, #24
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	3302      	adds	r3, #2
 800800e:	781b      	ldrb	r3, [r3, #0]
 8008010:	041b      	lsls	r3, r3, #16
 8008012:	431a      	orrs	r2, r3
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	3301      	adds	r3, #1
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	021b      	lsls	r3, r3, #8
 800801c:	4313      	orrs	r3, r2
 800801e:	687a      	ldr	r2, [r7, #4]
 8008020:	7812      	ldrb	r2, [r2, #0]
 8008022:	4313      	orrs	r3, r2
 8008024:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8008026:	68ba      	ldr	r2, [r7, #8]
 8008028:	4b06      	ldr	r3, [pc, #24]	; (8008044 <ETH_MACAddressConfig+0x6c>)
 800802a:	4413      	add	r3, r2
 800802c:	461a      	mov	r2, r3
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	6013      	str	r3, [r2, #0]
}
 8008032:	bf00      	nop
 8008034:	371c      	adds	r7, #28
 8008036:	46bd      	mov	sp, r7
 8008038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803c:	4770      	bx	lr
 800803e:	bf00      	nop
 8008040:	40028040 	.word	0x40028040
 8008044:	40028044 	.word	0x40028044

08008048 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8008048:	b580      	push	{r7, lr}
 800804a:	b084      	sub	sp, #16
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8008050:	2300      	movs	r3, #0
 8008052:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	681a      	ldr	r2, [r3, #0]
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f042 0208 	orr.w	r2, r2, #8
 8008062:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800806c:	2001      	movs	r0, #1
 800806e:	f000 f8e9 	bl	8008244 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	68fa      	ldr	r2, [r7, #12]
 8008078:	601a      	str	r2, [r3, #0]
}
 800807a:	bf00      	nop
 800807c:	3710      	adds	r7, #16
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}

08008082 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8008082:	b580      	push	{r7, lr}
 8008084:	b084      	sub	sp, #16
 8008086:	af00      	add	r7, sp, #0
 8008088:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800808a:	2300      	movs	r3, #0
 800808c:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	681a      	ldr	r2, [r3, #0]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f022 0208 	bic.w	r2, r2, #8
 800809c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80080a6:	2001      	movs	r0, #1
 80080a8:	f000 f8cc 	bl	8008244 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	68fa      	ldr	r2, [r7, #12]
 80080b2:	601a      	str	r2, [r3, #0]
}
 80080b4:	bf00      	nop
 80080b6:	3710      	adds	r7, #16
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80080bc:	b580      	push	{r7, lr}
 80080be:	b084      	sub	sp, #16
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80080c4:	2300      	movs	r3, #0
 80080c6:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	681a      	ldr	r2, [r3, #0]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f042 0204 	orr.w	r2, r2, #4
 80080d6:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80080e0:	2001      	movs	r0, #1
 80080e2:	f000 f8af 	bl	8008244 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	68fa      	ldr	r2, [r7, #12]
 80080ec:	601a      	str	r2, [r3, #0]
}
 80080ee:	bf00      	nop
 80080f0:	3710      	adds	r7, #16
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}

080080f6 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80080f6:	b580      	push	{r7, lr}
 80080f8:	b084      	sub	sp, #16
 80080fa:	af00      	add	r7, sp, #0
 80080fc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80080fe:	2300      	movs	r3, #0
 8008100:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f022 0204 	bic.w	r2, r2, #4
 8008110:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800811a:	2001      	movs	r0, #1
 800811c:	f000 f892 	bl	8008244 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	68fa      	ldr	r2, [r7, #12]
 8008126:	601a      	str	r2, [r3, #0]
}
 8008128:	bf00      	nop
 800812a:	3710      	adds	r7, #16
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}

08008130 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008140:	3318      	adds	r3, #24
 8008142:	681a      	ldr	r2, [r3, #0]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800814c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008150:	3318      	adds	r3, #24
 8008152:	601a      	str	r2, [r3, #0]
}
 8008154:	bf00      	nop
 8008156:	370c      	adds	r7, #12
 8008158:	46bd      	mov	sp, r7
 800815a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815e:	4770      	bx	lr

08008160 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8008160:	b480      	push	{r7}
 8008162:	b083      	sub	sp, #12
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008170:	3318      	adds	r3, #24
 8008172:	681a      	ldr	r2, [r3, #0]
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800817c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008180:	3318      	adds	r3, #24
 8008182:	601a      	str	r2, [r3, #0]
}
 8008184:	bf00      	nop
 8008186:	370c      	adds	r7, #12
 8008188:	46bd      	mov	sp, r7
 800818a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818e:	4770      	bx	lr

08008190 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8008190:	b480      	push	{r7}
 8008192:	b083      	sub	sp, #12
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081a0:	3318      	adds	r3, #24
 80081a2:	681a      	ldr	r2, [r3, #0]
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f042 0202 	orr.w	r2, r2, #2
 80081ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081b0:	3318      	adds	r3, #24
 80081b2:	601a      	str	r2, [r3, #0]
}
 80081b4:	bf00      	nop
 80081b6:	370c      	adds	r7, #12
 80081b8:	46bd      	mov	sp, r7
 80081ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081be:	4770      	bx	lr

080081c0 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80081c0:	b480      	push	{r7}
 80081c2:	b083      	sub	sp, #12
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081d0:	3318      	adds	r3, #24
 80081d2:	681a      	ldr	r2, [r3, #0]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f022 0202 	bic.w	r2, r2, #2
 80081dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081e0:	3318      	adds	r3, #24
 80081e2:	601a      	str	r2, [r3, #0]
}
 80081e4:	bf00      	nop
 80081e6:	370c      	adds	r7, #12
 80081e8:	46bd      	mov	sp, r7
 80081ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ee:	4770      	bx	lr

080081f0 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b084      	sub	sp, #16
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80081f8:	2300      	movs	r3, #0
 80081fa:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008204:	3318      	adds	r3, #24
 8008206:	681a      	ldr	r2, [r3, #0]
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008210:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008214:	3318      	adds	r3, #24
 8008216:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008220:	3318      	adds	r3, #24
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8008226:	2001      	movs	r0, #1
 8008228:	f000 f80c 	bl	8008244 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	68fa      	ldr	r2, [r7, #12]
 8008232:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008236:	3318      	adds	r3, #24
 8008238:	601a      	str	r2, [r3, #0]
}
 800823a:	bf00      	nop
 800823c:	3710      	adds	r7, #16
 800823e:	46bd      	mov	sp, r7
 8008240:	bd80      	pop	{r7, pc}
	...

08008244 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8008244:	b480      	push	{r7}
 8008246:	b085      	sub	sp, #20
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800824c:	4b0b      	ldr	r3, [pc, #44]	; (800827c <ETH_Delay+0x38>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a0b      	ldr	r2, [pc, #44]	; (8008280 <ETH_Delay+0x3c>)
 8008252:	fba2 2303 	umull	r2, r3, r2, r3
 8008256:	0a5b      	lsrs	r3, r3, #9
 8008258:	687a      	ldr	r2, [r7, #4]
 800825a:	fb02 f303 	mul.w	r3, r2, r3
 800825e:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 8008260:	bf00      	nop
  } 
  while (Delay --);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	1e5a      	subs	r2, r3, #1
 8008266:	60fa      	str	r2, [r7, #12]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d1f9      	bne.n	8008260 <ETH_Delay+0x1c>
}
 800826c:	bf00      	nop
 800826e:	bf00      	nop
 8008270:	3714      	adds	r7, #20
 8008272:	46bd      	mov	sp, r7
 8008274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008278:	4770      	bx	lr
 800827a:	bf00      	nop
 800827c:	2000005c 	.word	0x2000005c
 8008280:	10624dd3 	.word	0x10624dd3

08008284 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008284:	b480      	push	{r7}
 8008286:	b089      	sub	sp, #36	; 0x24
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800828e:	2300      	movs	r3, #0
 8008290:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008292:	2300      	movs	r3, #0
 8008294:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008296:	2300      	movs	r3, #0
 8008298:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800829a:	2300      	movs	r3, #0
 800829c:	61fb      	str	r3, [r7, #28]
 800829e:	e16b      	b.n	8008578 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80082a0:	2201      	movs	r2, #1
 80082a2:	69fb      	ldr	r3, [r7, #28]
 80082a4:	fa02 f303 	lsl.w	r3, r2, r3
 80082a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	697a      	ldr	r2, [r7, #20]
 80082b0:	4013      	ands	r3, r2
 80082b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80082b4:	693a      	ldr	r2, [r7, #16]
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	429a      	cmp	r2, r3
 80082ba:	f040 815a 	bne.w	8008572 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d00b      	beq.n	80082de <HAL_GPIO_Init+0x5a>
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	2b02      	cmp	r3, #2
 80082cc:	d007      	beq.n	80082de <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80082d2:	2b11      	cmp	r3, #17
 80082d4:	d003      	beq.n	80082de <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	2b12      	cmp	r3, #18
 80082dc:	d130      	bne.n	8008340 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80082e4:	69fb      	ldr	r3, [r7, #28]
 80082e6:	005b      	lsls	r3, r3, #1
 80082e8:	2203      	movs	r2, #3
 80082ea:	fa02 f303 	lsl.w	r3, r2, r3
 80082ee:	43db      	mvns	r3, r3
 80082f0:	69ba      	ldr	r2, [r7, #24]
 80082f2:	4013      	ands	r3, r2
 80082f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	68da      	ldr	r2, [r3, #12]
 80082fa:	69fb      	ldr	r3, [r7, #28]
 80082fc:	005b      	lsls	r3, r3, #1
 80082fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008302:	69ba      	ldr	r2, [r7, #24]
 8008304:	4313      	orrs	r3, r2
 8008306:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	69ba      	ldr	r2, [r7, #24]
 800830c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008314:	2201      	movs	r2, #1
 8008316:	69fb      	ldr	r3, [r7, #28]
 8008318:	fa02 f303 	lsl.w	r3, r2, r3
 800831c:	43db      	mvns	r3, r3
 800831e:	69ba      	ldr	r2, [r7, #24]
 8008320:	4013      	ands	r3, r2
 8008322:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	091b      	lsrs	r3, r3, #4
 800832a:	f003 0201 	and.w	r2, r3, #1
 800832e:	69fb      	ldr	r3, [r7, #28]
 8008330:	fa02 f303 	lsl.w	r3, r2, r3
 8008334:	69ba      	ldr	r2, [r7, #24]
 8008336:	4313      	orrs	r3, r2
 8008338:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	69ba      	ldr	r2, [r7, #24]
 800833e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	68db      	ldr	r3, [r3, #12]
 8008344:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008346:	69fb      	ldr	r3, [r7, #28]
 8008348:	005b      	lsls	r3, r3, #1
 800834a:	2203      	movs	r2, #3
 800834c:	fa02 f303 	lsl.w	r3, r2, r3
 8008350:	43db      	mvns	r3, r3
 8008352:	69ba      	ldr	r2, [r7, #24]
 8008354:	4013      	ands	r3, r2
 8008356:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	689a      	ldr	r2, [r3, #8]
 800835c:	69fb      	ldr	r3, [r7, #28]
 800835e:	005b      	lsls	r3, r3, #1
 8008360:	fa02 f303 	lsl.w	r3, r2, r3
 8008364:	69ba      	ldr	r2, [r7, #24]
 8008366:	4313      	orrs	r3, r2
 8008368:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	69ba      	ldr	r2, [r7, #24]
 800836e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	2b02      	cmp	r3, #2
 8008376:	d003      	beq.n	8008380 <HAL_GPIO_Init+0xfc>
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	2b12      	cmp	r3, #18
 800837e:	d123      	bne.n	80083c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008380:	69fb      	ldr	r3, [r7, #28]
 8008382:	08da      	lsrs	r2, r3, #3
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	3208      	adds	r2, #8
 8008388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800838c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800838e:	69fb      	ldr	r3, [r7, #28]
 8008390:	f003 0307 	and.w	r3, r3, #7
 8008394:	009b      	lsls	r3, r3, #2
 8008396:	220f      	movs	r2, #15
 8008398:	fa02 f303 	lsl.w	r3, r2, r3
 800839c:	43db      	mvns	r3, r3
 800839e:	69ba      	ldr	r2, [r7, #24]
 80083a0:	4013      	ands	r3, r2
 80083a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	691a      	ldr	r2, [r3, #16]
 80083a8:	69fb      	ldr	r3, [r7, #28]
 80083aa:	f003 0307 	and.w	r3, r3, #7
 80083ae:	009b      	lsls	r3, r3, #2
 80083b0:	fa02 f303 	lsl.w	r3, r2, r3
 80083b4:	69ba      	ldr	r2, [r7, #24]
 80083b6:	4313      	orrs	r3, r2
 80083b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80083ba:	69fb      	ldr	r3, [r7, #28]
 80083bc:	08da      	lsrs	r2, r3, #3
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	3208      	adds	r2, #8
 80083c2:	69b9      	ldr	r1, [r7, #24]
 80083c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80083ce:	69fb      	ldr	r3, [r7, #28]
 80083d0:	005b      	lsls	r3, r3, #1
 80083d2:	2203      	movs	r2, #3
 80083d4:	fa02 f303 	lsl.w	r3, r2, r3
 80083d8:	43db      	mvns	r3, r3
 80083da:	69ba      	ldr	r2, [r7, #24]
 80083dc:	4013      	ands	r3, r2
 80083de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	f003 0203 	and.w	r2, r3, #3
 80083e8:	69fb      	ldr	r3, [r7, #28]
 80083ea:	005b      	lsls	r3, r3, #1
 80083ec:	fa02 f303 	lsl.w	r3, r2, r3
 80083f0:	69ba      	ldr	r2, [r7, #24]
 80083f2:	4313      	orrs	r3, r2
 80083f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	69ba      	ldr	r2, [r7, #24]
 80083fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008404:	2b00      	cmp	r3, #0
 8008406:	f000 80b4 	beq.w	8008572 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800840a:	2300      	movs	r3, #0
 800840c:	60fb      	str	r3, [r7, #12]
 800840e:	4b60      	ldr	r3, [pc, #384]	; (8008590 <HAL_GPIO_Init+0x30c>)
 8008410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008412:	4a5f      	ldr	r2, [pc, #380]	; (8008590 <HAL_GPIO_Init+0x30c>)
 8008414:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008418:	6453      	str	r3, [r2, #68]	; 0x44
 800841a:	4b5d      	ldr	r3, [pc, #372]	; (8008590 <HAL_GPIO_Init+0x30c>)
 800841c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800841e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008422:	60fb      	str	r3, [r7, #12]
 8008424:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008426:	4a5b      	ldr	r2, [pc, #364]	; (8008594 <HAL_GPIO_Init+0x310>)
 8008428:	69fb      	ldr	r3, [r7, #28]
 800842a:	089b      	lsrs	r3, r3, #2
 800842c:	3302      	adds	r3, #2
 800842e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008432:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008434:	69fb      	ldr	r3, [r7, #28]
 8008436:	f003 0303 	and.w	r3, r3, #3
 800843a:	009b      	lsls	r3, r3, #2
 800843c:	220f      	movs	r2, #15
 800843e:	fa02 f303 	lsl.w	r3, r2, r3
 8008442:	43db      	mvns	r3, r3
 8008444:	69ba      	ldr	r2, [r7, #24]
 8008446:	4013      	ands	r3, r2
 8008448:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	4a52      	ldr	r2, [pc, #328]	; (8008598 <HAL_GPIO_Init+0x314>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d02b      	beq.n	80084aa <HAL_GPIO_Init+0x226>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	4a51      	ldr	r2, [pc, #324]	; (800859c <HAL_GPIO_Init+0x318>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d025      	beq.n	80084a6 <HAL_GPIO_Init+0x222>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	4a50      	ldr	r2, [pc, #320]	; (80085a0 <HAL_GPIO_Init+0x31c>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d01f      	beq.n	80084a2 <HAL_GPIO_Init+0x21e>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	4a4f      	ldr	r2, [pc, #316]	; (80085a4 <HAL_GPIO_Init+0x320>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d019      	beq.n	800849e <HAL_GPIO_Init+0x21a>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	4a4e      	ldr	r2, [pc, #312]	; (80085a8 <HAL_GPIO_Init+0x324>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d013      	beq.n	800849a <HAL_GPIO_Init+0x216>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	4a4d      	ldr	r2, [pc, #308]	; (80085ac <HAL_GPIO_Init+0x328>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d00d      	beq.n	8008496 <HAL_GPIO_Init+0x212>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	4a4c      	ldr	r2, [pc, #304]	; (80085b0 <HAL_GPIO_Init+0x32c>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d007      	beq.n	8008492 <HAL_GPIO_Init+0x20e>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	4a4b      	ldr	r2, [pc, #300]	; (80085b4 <HAL_GPIO_Init+0x330>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d101      	bne.n	800848e <HAL_GPIO_Init+0x20a>
 800848a:	2307      	movs	r3, #7
 800848c:	e00e      	b.n	80084ac <HAL_GPIO_Init+0x228>
 800848e:	2308      	movs	r3, #8
 8008490:	e00c      	b.n	80084ac <HAL_GPIO_Init+0x228>
 8008492:	2306      	movs	r3, #6
 8008494:	e00a      	b.n	80084ac <HAL_GPIO_Init+0x228>
 8008496:	2305      	movs	r3, #5
 8008498:	e008      	b.n	80084ac <HAL_GPIO_Init+0x228>
 800849a:	2304      	movs	r3, #4
 800849c:	e006      	b.n	80084ac <HAL_GPIO_Init+0x228>
 800849e:	2303      	movs	r3, #3
 80084a0:	e004      	b.n	80084ac <HAL_GPIO_Init+0x228>
 80084a2:	2302      	movs	r3, #2
 80084a4:	e002      	b.n	80084ac <HAL_GPIO_Init+0x228>
 80084a6:	2301      	movs	r3, #1
 80084a8:	e000      	b.n	80084ac <HAL_GPIO_Init+0x228>
 80084aa:	2300      	movs	r3, #0
 80084ac:	69fa      	ldr	r2, [r7, #28]
 80084ae:	f002 0203 	and.w	r2, r2, #3
 80084b2:	0092      	lsls	r2, r2, #2
 80084b4:	4093      	lsls	r3, r2
 80084b6:	69ba      	ldr	r2, [r7, #24]
 80084b8:	4313      	orrs	r3, r2
 80084ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80084bc:	4935      	ldr	r1, [pc, #212]	; (8008594 <HAL_GPIO_Init+0x310>)
 80084be:	69fb      	ldr	r3, [r7, #28]
 80084c0:	089b      	lsrs	r3, r3, #2
 80084c2:	3302      	adds	r3, #2
 80084c4:	69ba      	ldr	r2, [r7, #24]
 80084c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80084ca:	4b3b      	ldr	r3, [pc, #236]	; (80085b8 <HAL_GPIO_Init+0x334>)
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	43db      	mvns	r3, r3
 80084d4:	69ba      	ldr	r2, [r7, #24]
 80084d6:	4013      	ands	r3, r2
 80084d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d003      	beq.n	80084ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80084e6:	69ba      	ldr	r2, [r7, #24]
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	4313      	orrs	r3, r2
 80084ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80084ee:	4a32      	ldr	r2, [pc, #200]	; (80085b8 <HAL_GPIO_Init+0x334>)
 80084f0:	69bb      	ldr	r3, [r7, #24]
 80084f2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80084f4:	4b30      	ldr	r3, [pc, #192]	; (80085b8 <HAL_GPIO_Init+0x334>)
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	43db      	mvns	r3, r3
 80084fe:	69ba      	ldr	r2, [r7, #24]
 8008500:	4013      	ands	r3, r2
 8008502:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800850c:	2b00      	cmp	r3, #0
 800850e:	d003      	beq.n	8008518 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008510:	69ba      	ldr	r2, [r7, #24]
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	4313      	orrs	r3, r2
 8008516:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008518:	4a27      	ldr	r2, [pc, #156]	; (80085b8 <HAL_GPIO_Init+0x334>)
 800851a:	69bb      	ldr	r3, [r7, #24]
 800851c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800851e:	4b26      	ldr	r3, [pc, #152]	; (80085b8 <HAL_GPIO_Init+0x334>)
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	43db      	mvns	r3, r3
 8008528:	69ba      	ldr	r2, [r7, #24]
 800852a:	4013      	ands	r3, r2
 800852c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008536:	2b00      	cmp	r3, #0
 8008538:	d003      	beq.n	8008542 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800853a:	69ba      	ldr	r2, [r7, #24]
 800853c:	693b      	ldr	r3, [r7, #16]
 800853e:	4313      	orrs	r3, r2
 8008540:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008542:	4a1d      	ldr	r2, [pc, #116]	; (80085b8 <HAL_GPIO_Init+0x334>)
 8008544:	69bb      	ldr	r3, [r7, #24]
 8008546:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008548:	4b1b      	ldr	r3, [pc, #108]	; (80085b8 <HAL_GPIO_Init+0x334>)
 800854a:	68db      	ldr	r3, [r3, #12]
 800854c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	43db      	mvns	r3, r3
 8008552:	69ba      	ldr	r2, [r7, #24]
 8008554:	4013      	ands	r3, r2
 8008556:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008560:	2b00      	cmp	r3, #0
 8008562:	d003      	beq.n	800856c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008564:	69ba      	ldr	r2, [r7, #24]
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	4313      	orrs	r3, r2
 800856a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800856c:	4a12      	ldr	r2, [pc, #72]	; (80085b8 <HAL_GPIO_Init+0x334>)
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008572:	69fb      	ldr	r3, [r7, #28]
 8008574:	3301      	adds	r3, #1
 8008576:	61fb      	str	r3, [r7, #28]
 8008578:	69fb      	ldr	r3, [r7, #28]
 800857a:	2b0f      	cmp	r3, #15
 800857c:	f67f ae90 	bls.w	80082a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008580:	bf00      	nop
 8008582:	bf00      	nop
 8008584:	3724      	adds	r7, #36	; 0x24
 8008586:	46bd      	mov	sp, r7
 8008588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858c:	4770      	bx	lr
 800858e:	bf00      	nop
 8008590:	40023800 	.word	0x40023800
 8008594:	40013800 	.word	0x40013800
 8008598:	40020000 	.word	0x40020000
 800859c:	40020400 	.word	0x40020400
 80085a0:	40020800 	.word	0x40020800
 80085a4:	40020c00 	.word	0x40020c00
 80085a8:	40021000 	.word	0x40021000
 80085ac:	40021400 	.word	0x40021400
 80085b0:	40021800 	.word	0x40021800
 80085b4:	40021c00 	.word	0x40021c00
 80085b8:	40013c00 	.word	0x40013c00

080085bc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80085bc:	b480      	push	{r7}
 80085be:	b087      	sub	sp, #28
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
 80085c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80085c6:	2300      	movs	r3, #0
 80085c8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80085ca:	2300      	movs	r3, #0
 80085cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80085ce:	2300      	movs	r3, #0
 80085d0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80085d2:	2300      	movs	r3, #0
 80085d4:	617b      	str	r3, [r7, #20]
 80085d6:	e0cd      	b.n	8008774 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80085d8:	2201      	movs	r2, #1
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	fa02 f303 	lsl.w	r3, r2, r3
 80085e0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80085e2:	683a      	ldr	r2, [r7, #0]
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	4013      	ands	r3, r2
 80085e8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80085ea:	68fa      	ldr	r2, [r7, #12]
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	429a      	cmp	r2, r3
 80085f0:	f040 80bd 	bne.w	800876e <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80085f4:	4a65      	ldr	r2, [pc, #404]	; (800878c <HAL_GPIO_DeInit+0x1d0>)
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	089b      	lsrs	r3, r3, #2
 80085fa:	3302      	adds	r3, #2
 80085fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008600:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	f003 0303 	and.w	r3, r3, #3
 8008608:	009b      	lsls	r3, r3, #2
 800860a:	220f      	movs	r2, #15
 800860c:	fa02 f303 	lsl.w	r3, r2, r3
 8008610:	68ba      	ldr	r2, [r7, #8]
 8008612:	4013      	ands	r3, r2
 8008614:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	4a5d      	ldr	r2, [pc, #372]	; (8008790 <HAL_GPIO_DeInit+0x1d4>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d02b      	beq.n	8008676 <HAL_GPIO_DeInit+0xba>
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	4a5c      	ldr	r2, [pc, #368]	; (8008794 <HAL_GPIO_DeInit+0x1d8>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d025      	beq.n	8008672 <HAL_GPIO_DeInit+0xb6>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	4a5b      	ldr	r2, [pc, #364]	; (8008798 <HAL_GPIO_DeInit+0x1dc>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d01f      	beq.n	800866e <HAL_GPIO_DeInit+0xb2>
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	4a5a      	ldr	r2, [pc, #360]	; (800879c <HAL_GPIO_DeInit+0x1e0>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d019      	beq.n	800866a <HAL_GPIO_DeInit+0xae>
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	4a59      	ldr	r2, [pc, #356]	; (80087a0 <HAL_GPIO_DeInit+0x1e4>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d013      	beq.n	8008666 <HAL_GPIO_DeInit+0xaa>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	4a58      	ldr	r2, [pc, #352]	; (80087a4 <HAL_GPIO_DeInit+0x1e8>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d00d      	beq.n	8008662 <HAL_GPIO_DeInit+0xa6>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	4a57      	ldr	r2, [pc, #348]	; (80087a8 <HAL_GPIO_DeInit+0x1ec>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d007      	beq.n	800865e <HAL_GPIO_DeInit+0xa2>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	4a56      	ldr	r2, [pc, #344]	; (80087ac <HAL_GPIO_DeInit+0x1f0>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d101      	bne.n	800865a <HAL_GPIO_DeInit+0x9e>
 8008656:	2307      	movs	r3, #7
 8008658:	e00e      	b.n	8008678 <HAL_GPIO_DeInit+0xbc>
 800865a:	2308      	movs	r3, #8
 800865c:	e00c      	b.n	8008678 <HAL_GPIO_DeInit+0xbc>
 800865e:	2306      	movs	r3, #6
 8008660:	e00a      	b.n	8008678 <HAL_GPIO_DeInit+0xbc>
 8008662:	2305      	movs	r3, #5
 8008664:	e008      	b.n	8008678 <HAL_GPIO_DeInit+0xbc>
 8008666:	2304      	movs	r3, #4
 8008668:	e006      	b.n	8008678 <HAL_GPIO_DeInit+0xbc>
 800866a:	2303      	movs	r3, #3
 800866c:	e004      	b.n	8008678 <HAL_GPIO_DeInit+0xbc>
 800866e:	2302      	movs	r3, #2
 8008670:	e002      	b.n	8008678 <HAL_GPIO_DeInit+0xbc>
 8008672:	2301      	movs	r3, #1
 8008674:	e000      	b.n	8008678 <HAL_GPIO_DeInit+0xbc>
 8008676:	2300      	movs	r3, #0
 8008678:	697a      	ldr	r2, [r7, #20]
 800867a:	f002 0203 	and.w	r2, r2, #3
 800867e:	0092      	lsls	r2, r2, #2
 8008680:	4093      	lsls	r3, r2
 8008682:	68ba      	ldr	r2, [r7, #8]
 8008684:	429a      	cmp	r2, r3
 8008686:	d132      	bne.n	80086ee <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8008688:	4b49      	ldr	r3, [pc, #292]	; (80087b0 <HAL_GPIO_DeInit+0x1f4>)
 800868a:	681a      	ldr	r2, [r3, #0]
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	43db      	mvns	r3, r3
 8008690:	4947      	ldr	r1, [pc, #284]	; (80087b0 <HAL_GPIO_DeInit+0x1f4>)
 8008692:	4013      	ands	r3, r2
 8008694:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8008696:	4b46      	ldr	r3, [pc, #280]	; (80087b0 <HAL_GPIO_DeInit+0x1f4>)
 8008698:	685a      	ldr	r2, [r3, #4]
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	43db      	mvns	r3, r3
 800869e:	4944      	ldr	r1, [pc, #272]	; (80087b0 <HAL_GPIO_DeInit+0x1f4>)
 80086a0:	4013      	ands	r3, r2
 80086a2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80086a4:	4b42      	ldr	r3, [pc, #264]	; (80087b0 <HAL_GPIO_DeInit+0x1f4>)
 80086a6:	689a      	ldr	r2, [r3, #8]
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	43db      	mvns	r3, r3
 80086ac:	4940      	ldr	r1, [pc, #256]	; (80087b0 <HAL_GPIO_DeInit+0x1f4>)
 80086ae:	4013      	ands	r3, r2
 80086b0:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80086b2:	4b3f      	ldr	r3, [pc, #252]	; (80087b0 <HAL_GPIO_DeInit+0x1f4>)
 80086b4:	68da      	ldr	r2, [r3, #12]
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	43db      	mvns	r3, r3
 80086ba:	493d      	ldr	r1, [pc, #244]	; (80087b0 <HAL_GPIO_DeInit+0x1f4>)
 80086bc:	4013      	ands	r3, r2
 80086be:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	f003 0303 	and.w	r3, r3, #3
 80086c6:	009b      	lsls	r3, r3, #2
 80086c8:	220f      	movs	r2, #15
 80086ca:	fa02 f303 	lsl.w	r3, r2, r3
 80086ce:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80086d0:	4a2e      	ldr	r2, [pc, #184]	; (800878c <HAL_GPIO_DeInit+0x1d0>)
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	089b      	lsrs	r3, r3, #2
 80086d6:	3302      	adds	r3, #2
 80086d8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	43da      	mvns	r2, r3
 80086e0:	482a      	ldr	r0, [pc, #168]	; (800878c <HAL_GPIO_DeInit+0x1d0>)
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	089b      	lsrs	r3, r3, #2
 80086e6:	400a      	ands	r2, r1
 80086e8:	3302      	adds	r3, #2
 80086ea:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681a      	ldr	r2, [r3, #0]
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	005b      	lsls	r3, r3, #1
 80086f6:	2103      	movs	r1, #3
 80086f8:	fa01 f303 	lsl.w	r3, r1, r3
 80086fc:	43db      	mvns	r3, r3
 80086fe:	401a      	ands	r2, r3
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	08da      	lsrs	r2, r3, #3
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	3208      	adds	r2, #8
 800870c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008710:	697b      	ldr	r3, [r7, #20]
 8008712:	f003 0307 	and.w	r3, r3, #7
 8008716:	009b      	lsls	r3, r3, #2
 8008718:	220f      	movs	r2, #15
 800871a:	fa02 f303 	lsl.w	r3, r2, r3
 800871e:	43db      	mvns	r3, r3
 8008720:	697a      	ldr	r2, [r7, #20]
 8008722:	08d2      	lsrs	r2, r2, #3
 8008724:	4019      	ands	r1, r3
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	3208      	adds	r2, #8
 800872a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	68da      	ldr	r2, [r3, #12]
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	005b      	lsls	r3, r3, #1
 8008736:	2103      	movs	r1, #3
 8008738:	fa01 f303 	lsl.w	r3, r1, r3
 800873c:	43db      	mvns	r3, r3
 800873e:	401a      	ands	r2, r3
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	685a      	ldr	r2, [r3, #4]
 8008748:	2101      	movs	r1, #1
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	fa01 f303 	lsl.w	r3, r1, r3
 8008750:	43db      	mvns	r3, r3
 8008752:	401a      	ands	r2, r3
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	689a      	ldr	r2, [r3, #8]
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	005b      	lsls	r3, r3, #1
 8008760:	2103      	movs	r1, #3
 8008762:	fa01 f303 	lsl.w	r3, r1, r3
 8008766:	43db      	mvns	r3, r3
 8008768:	401a      	ands	r2, r3
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	3301      	adds	r3, #1
 8008772:	617b      	str	r3, [r7, #20]
 8008774:	697b      	ldr	r3, [r7, #20]
 8008776:	2b0f      	cmp	r3, #15
 8008778:	f67f af2e 	bls.w	80085d8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800877c:	bf00      	nop
 800877e:	bf00      	nop
 8008780:	371c      	adds	r7, #28
 8008782:	46bd      	mov	sp, r7
 8008784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008788:	4770      	bx	lr
 800878a:	bf00      	nop
 800878c:	40013800 	.word	0x40013800
 8008790:	40020000 	.word	0x40020000
 8008794:	40020400 	.word	0x40020400
 8008798:	40020800 	.word	0x40020800
 800879c:	40020c00 	.word	0x40020c00
 80087a0:	40021000 	.word	0x40021000
 80087a4:	40021400 	.word	0x40021400
 80087a8:	40021800 	.word	0x40021800
 80087ac:	40021c00 	.word	0x40021c00
 80087b0:	40013c00 	.word	0x40013c00

080087b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80087b4:	b480      	push	{r7}
 80087b6:	b085      	sub	sp, #20
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
 80087bc:	460b      	mov	r3, r1
 80087be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	691a      	ldr	r2, [r3, #16]
 80087c4:	887b      	ldrh	r3, [r7, #2]
 80087c6:	4013      	ands	r3, r2
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d002      	beq.n	80087d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80087cc:	2301      	movs	r3, #1
 80087ce:	73fb      	strb	r3, [r7, #15]
 80087d0:	e001      	b.n	80087d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80087d2:	2300      	movs	r3, #0
 80087d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80087d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3714      	adds	r7, #20
 80087dc:	46bd      	mov	sp, r7
 80087de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e2:	4770      	bx	lr

080087e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b083      	sub	sp, #12
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
 80087ec:	460b      	mov	r3, r1
 80087ee:	807b      	strh	r3, [r7, #2]
 80087f0:	4613      	mov	r3, r2
 80087f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80087f4:	787b      	ldrb	r3, [r7, #1]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d003      	beq.n	8008802 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80087fa:	887a      	ldrh	r2, [r7, #2]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008800:	e003      	b.n	800880a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008802:	887b      	ldrh	r3, [r7, #2]
 8008804:	041a      	lsls	r2, r3, #16
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	619a      	str	r2, [r3, #24]
}
 800880a:	bf00      	nop
 800880c:	370c      	adds	r7, #12
 800880e:	46bd      	mov	sp, r7
 8008810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008814:	4770      	bx	lr
	...

08008818 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b082      	sub	sp, #8
 800881c:	af00      	add	r7, sp, #0
 800881e:	4603      	mov	r3, r0
 8008820:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008822:	4b08      	ldr	r3, [pc, #32]	; (8008844 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008824:	695a      	ldr	r2, [r3, #20]
 8008826:	88fb      	ldrh	r3, [r7, #6]
 8008828:	4013      	ands	r3, r2
 800882a:	2b00      	cmp	r3, #0
 800882c:	d006      	beq.n	800883c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800882e:	4a05      	ldr	r2, [pc, #20]	; (8008844 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008830:	88fb      	ldrh	r3, [r7, #6]
 8008832:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008834:	88fb      	ldrh	r3, [r7, #6]
 8008836:	4618      	mov	r0, r3
 8008838:	f7fb fdde 	bl	80043f8 <HAL_GPIO_EXTI_Callback>
  }
}
 800883c:	bf00      	nop
 800883e:	3708      	adds	r7, #8
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}
 8008844:	40013c00 	.word	0x40013c00

08008848 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b086      	sub	sp, #24
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d101      	bne.n	800885a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008856:	2301      	movs	r3, #1
 8008858:	e25b      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f003 0301 	and.w	r3, r3, #1
 8008862:	2b00      	cmp	r3, #0
 8008864:	d075      	beq.n	8008952 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008866:	4ba3      	ldr	r3, [pc, #652]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 8008868:	689b      	ldr	r3, [r3, #8]
 800886a:	f003 030c 	and.w	r3, r3, #12
 800886e:	2b04      	cmp	r3, #4
 8008870:	d00c      	beq.n	800888c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008872:	4ba0      	ldr	r3, [pc, #640]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 8008874:	689b      	ldr	r3, [r3, #8]
 8008876:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800887a:	2b08      	cmp	r3, #8
 800887c:	d112      	bne.n	80088a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800887e:	4b9d      	ldr	r3, [pc, #628]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008886:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800888a:	d10b      	bne.n	80088a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800888c:	4b99      	ldr	r3, [pc, #612]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008894:	2b00      	cmp	r3, #0
 8008896:	d05b      	beq.n	8008950 <HAL_RCC_OscConfig+0x108>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d157      	bne.n	8008950 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80088a0:	2301      	movs	r3, #1
 80088a2:	e236      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	685b      	ldr	r3, [r3, #4]
 80088a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088ac:	d106      	bne.n	80088bc <HAL_RCC_OscConfig+0x74>
 80088ae:	4b91      	ldr	r3, [pc, #580]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a90      	ldr	r2, [pc, #576]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 80088b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80088b8:	6013      	str	r3, [r2, #0]
 80088ba:	e01d      	b.n	80088f8 <HAL_RCC_OscConfig+0xb0>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80088c4:	d10c      	bne.n	80088e0 <HAL_RCC_OscConfig+0x98>
 80088c6:	4b8b      	ldr	r3, [pc, #556]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4a8a      	ldr	r2, [pc, #552]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 80088cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80088d0:	6013      	str	r3, [r2, #0]
 80088d2:	4b88      	ldr	r3, [pc, #544]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a87      	ldr	r2, [pc, #540]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 80088d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80088dc:	6013      	str	r3, [r2, #0]
 80088de:	e00b      	b.n	80088f8 <HAL_RCC_OscConfig+0xb0>
 80088e0:	4b84      	ldr	r3, [pc, #528]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a83      	ldr	r2, [pc, #524]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 80088e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80088ea:	6013      	str	r3, [r2, #0]
 80088ec:	4b81      	ldr	r3, [pc, #516]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a80      	ldr	r2, [pc, #512]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 80088f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80088f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	685b      	ldr	r3, [r3, #4]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d013      	beq.n	8008928 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008900:	f7fd fb90 	bl	8006024 <HAL_GetTick>
 8008904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008906:	e008      	b.n	800891a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008908:	f7fd fb8c 	bl	8006024 <HAL_GetTick>
 800890c:	4602      	mov	r2, r0
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	1ad3      	subs	r3, r2, r3
 8008912:	2b64      	cmp	r3, #100	; 0x64
 8008914:	d901      	bls.n	800891a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008916:	2303      	movs	r3, #3
 8008918:	e1fb      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800891a:	4b76      	ldr	r3, [pc, #472]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008922:	2b00      	cmp	r3, #0
 8008924:	d0f0      	beq.n	8008908 <HAL_RCC_OscConfig+0xc0>
 8008926:	e014      	b.n	8008952 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008928:	f7fd fb7c 	bl	8006024 <HAL_GetTick>
 800892c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800892e:	e008      	b.n	8008942 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008930:	f7fd fb78 	bl	8006024 <HAL_GetTick>
 8008934:	4602      	mov	r2, r0
 8008936:	693b      	ldr	r3, [r7, #16]
 8008938:	1ad3      	subs	r3, r2, r3
 800893a:	2b64      	cmp	r3, #100	; 0x64
 800893c:	d901      	bls.n	8008942 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800893e:	2303      	movs	r3, #3
 8008940:	e1e7      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008942:	4b6c      	ldr	r3, [pc, #432]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800894a:	2b00      	cmp	r3, #0
 800894c:	d1f0      	bne.n	8008930 <HAL_RCC_OscConfig+0xe8>
 800894e:	e000      	b.n	8008952 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008950:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f003 0302 	and.w	r3, r3, #2
 800895a:	2b00      	cmp	r3, #0
 800895c:	d063      	beq.n	8008a26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800895e:	4b65      	ldr	r3, [pc, #404]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 8008960:	689b      	ldr	r3, [r3, #8]
 8008962:	f003 030c 	and.w	r3, r3, #12
 8008966:	2b00      	cmp	r3, #0
 8008968:	d00b      	beq.n	8008982 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800896a:	4b62      	ldr	r3, [pc, #392]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 800896c:	689b      	ldr	r3, [r3, #8]
 800896e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008972:	2b08      	cmp	r3, #8
 8008974:	d11c      	bne.n	80089b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008976:	4b5f      	ldr	r3, [pc, #380]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 8008978:	685b      	ldr	r3, [r3, #4]
 800897a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800897e:	2b00      	cmp	r3, #0
 8008980:	d116      	bne.n	80089b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008982:	4b5c      	ldr	r3, [pc, #368]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f003 0302 	and.w	r3, r3, #2
 800898a:	2b00      	cmp	r3, #0
 800898c:	d005      	beq.n	800899a <HAL_RCC_OscConfig+0x152>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	68db      	ldr	r3, [r3, #12]
 8008992:	2b01      	cmp	r3, #1
 8008994:	d001      	beq.n	800899a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008996:	2301      	movs	r3, #1
 8008998:	e1bb      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800899a:	4b56      	ldr	r3, [pc, #344]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	691b      	ldr	r3, [r3, #16]
 80089a6:	00db      	lsls	r3, r3, #3
 80089a8:	4952      	ldr	r1, [pc, #328]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 80089aa:	4313      	orrs	r3, r2
 80089ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80089ae:	e03a      	b.n	8008a26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	68db      	ldr	r3, [r3, #12]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d020      	beq.n	80089fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80089b8:	4b4f      	ldr	r3, [pc, #316]	; (8008af8 <HAL_RCC_OscConfig+0x2b0>)
 80089ba:	2201      	movs	r2, #1
 80089bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089be:	f7fd fb31 	bl	8006024 <HAL_GetTick>
 80089c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80089c4:	e008      	b.n	80089d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80089c6:	f7fd fb2d 	bl	8006024 <HAL_GetTick>
 80089ca:	4602      	mov	r2, r0
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	1ad3      	subs	r3, r2, r3
 80089d0:	2b02      	cmp	r3, #2
 80089d2:	d901      	bls.n	80089d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80089d4:	2303      	movs	r3, #3
 80089d6:	e19c      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80089d8:	4b46      	ldr	r3, [pc, #280]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f003 0302 	and.w	r3, r3, #2
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d0f0      	beq.n	80089c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80089e4:	4b43      	ldr	r3, [pc, #268]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	691b      	ldr	r3, [r3, #16]
 80089f0:	00db      	lsls	r3, r3, #3
 80089f2:	4940      	ldr	r1, [pc, #256]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 80089f4:	4313      	orrs	r3, r2
 80089f6:	600b      	str	r3, [r1, #0]
 80089f8:	e015      	b.n	8008a26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80089fa:	4b3f      	ldr	r3, [pc, #252]	; (8008af8 <HAL_RCC_OscConfig+0x2b0>)
 80089fc:	2200      	movs	r2, #0
 80089fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a00:	f7fd fb10 	bl	8006024 <HAL_GetTick>
 8008a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008a06:	e008      	b.n	8008a1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008a08:	f7fd fb0c 	bl	8006024 <HAL_GetTick>
 8008a0c:	4602      	mov	r2, r0
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	1ad3      	subs	r3, r2, r3
 8008a12:	2b02      	cmp	r3, #2
 8008a14:	d901      	bls.n	8008a1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008a16:	2303      	movs	r3, #3
 8008a18:	e17b      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008a1a:	4b36      	ldr	r3, [pc, #216]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f003 0302 	and.w	r3, r3, #2
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d1f0      	bne.n	8008a08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f003 0308 	and.w	r3, r3, #8
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d030      	beq.n	8008a94 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	695b      	ldr	r3, [r3, #20]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d016      	beq.n	8008a68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008a3a:	4b30      	ldr	r3, [pc, #192]	; (8008afc <HAL_RCC_OscConfig+0x2b4>)
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a40:	f7fd faf0 	bl	8006024 <HAL_GetTick>
 8008a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008a46:	e008      	b.n	8008a5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008a48:	f7fd faec 	bl	8006024 <HAL_GetTick>
 8008a4c:	4602      	mov	r2, r0
 8008a4e:	693b      	ldr	r3, [r7, #16]
 8008a50:	1ad3      	subs	r3, r2, r3
 8008a52:	2b02      	cmp	r3, #2
 8008a54:	d901      	bls.n	8008a5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008a56:	2303      	movs	r3, #3
 8008a58:	e15b      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008a5a:	4b26      	ldr	r3, [pc, #152]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 8008a5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a5e:	f003 0302 	and.w	r3, r3, #2
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d0f0      	beq.n	8008a48 <HAL_RCC_OscConfig+0x200>
 8008a66:	e015      	b.n	8008a94 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008a68:	4b24      	ldr	r3, [pc, #144]	; (8008afc <HAL_RCC_OscConfig+0x2b4>)
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008a6e:	f7fd fad9 	bl	8006024 <HAL_GetTick>
 8008a72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008a74:	e008      	b.n	8008a88 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008a76:	f7fd fad5 	bl	8006024 <HAL_GetTick>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	1ad3      	subs	r3, r2, r3
 8008a80:	2b02      	cmp	r3, #2
 8008a82:	d901      	bls.n	8008a88 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008a84:	2303      	movs	r3, #3
 8008a86:	e144      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008a88:	4b1a      	ldr	r3, [pc, #104]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 8008a8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a8c:	f003 0302 	and.w	r3, r3, #2
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d1f0      	bne.n	8008a76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f003 0304 	and.w	r3, r3, #4
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	f000 80a0 	beq.w	8008be2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008aa6:	4b13      	ldr	r3, [pc, #76]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 8008aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d10f      	bne.n	8008ad2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	60bb      	str	r3, [r7, #8]
 8008ab6:	4b0f      	ldr	r3, [pc, #60]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 8008ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008aba:	4a0e      	ldr	r2, [pc, #56]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 8008abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ac0:	6413      	str	r3, [r2, #64]	; 0x40
 8008ac2:	4b0c      	ldr	r3, [pc, #48]	; (8008af4 <HAL_RCC_OscConfig+0x2ac>)
 8008ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008aca:	60bb      	str	r3, [r7, #8]
 8008acc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008ad2:	4b0b      	ldr	r3, [pc, #44]	; (8008b00 <HAL_RCC_OscConfig+0x2b8>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d121      	bne.n	8008b22 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008ade:	4b08      	ldr	r3, [pc, #32]	; (8008b00 <HAL_RCC_OscConfig+0x2b8>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a07      	ldr	r2, [pc, #28]	; (8008b00 <HAL_RCC_OscConfig+0x2b8>)
 8008ae4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008ae8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008aea:	f7fd fa9b 	bl	8006024 <HAL_GetTick>
 8008aee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008af0:	e011      	b.n	8008b16 <HAL_RCC_OscConfig+0x2ce>
 8008af2:	bf00      	nop
 8008af4:	40023800 	.word	0x40023800
 8008af8:	42470000 	.word	0x42470000
 8008afc:	42470e80 	.word	0x42470e80
 8008b00:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b04:	f7fd fa8e 	bl	8006024 <HAL_GetTick>
 8008b08:	4602      	mov	r2, r0
 8008b0a:	693b      	ldr	r3, [r7, #16]
 8008b0c:	1ad3      	subs	r3, r2, r3
 8008b0e:	2b02      	cmp	r3, #2
 8008b10:	d901      	bls.n	8008b16 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8008b12:	2303      	movs	r3, #3
 8008b14:	e0fd      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b16:	4b81      	ldr	r3, [pc, #516]	; (8008d1c <HAL_RCC_OscConfig+0x4d4>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d0f0      	beq.n	8008b04 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	689b      	ldr	r3, [r3, #8]
 8008b26:	2b01      	cmp	r3, #1
 8008b28:	d106      	bne.n	8008b38 <HAL_RCC_OscConfig+0x2f0>
 8008b2a:	4b7d      	ldr	r3, [pc, #500]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b2e:	4a7c      	ldr	r2, [pc, #496]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008b30:	f043 0301 	orr.w	r3, r3, #1
 8008b34:	6713      	str	r3, [r2, #112]	; 0x70
 8008b36:	e01c      	b.n	8008b72 <HAL_RCC_OscConfig+0x32a>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	689b      	ldr	r3, [r3, #8]
 8008b3c:	2b05      	cmp	r3, #5
 8008b3e:	d10c      	bne.n	8008b5a <HAL_RCC_OscConfig+0x312>
 8008b40:	4b77      	ldr	r3, [pc, #476]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008b42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b44:	4a76      	ldr	r2, [pc, #472]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008b46:	f043 0304 	orr.w	r3, r3, #4
 8008b4a:	6713      	str	r3, [r2, #112]	; 0x70
 8008b4c:	4b74      	ldr	r3, [pc, #464]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b50:	4a73      	ldr	r2, [pc, #460]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008b52:	f043 0301 	orr.w	r3, r3, #1
 8008b56:	6713      	str	r3, [r2, #112]	; 0x70
 8008b58:	e00b      	b.n	8008b72 <HAL_RCC_OscConfig+0x32a>
 8008b5a:	4b71      	ldr	r3, [pc, #452]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b5e:	4a70      	ldr	r2, [pc, #448]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008b60:	f023 0301 	bic.w	r3, r3, #1
 8008b64:	6713      	str	r3, [r2, #112]	; 0x70
 8008b66:	4b6e      	ldr	r3, [pc, #440]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b6a:	4a6d      	ldr	r2, [pc, #436]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008b6c:	f023 0304 	bic.w	r3, r3, #4
 8008b70:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	689b      	ldr	r3, [r3, #8]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d015      	beq.n	8008ba6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b7a:	f7fd fa53 	bl	8006024 <HAL_GetTick>
 8008b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b80:	e00a      	b.n	8008b98 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008b82:	f7fd fa4f 	bl	8006024 <HAL_GetTick>
 8008b86:	4602      	mov	r2, r0
 8008b88:	693b      	ldr	r3, [r7, #16]
 8008b8a:	1ad3      	subs	r3, r2, r3
 8008b8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d901      	bls.n	8008b98 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8008b94:	2303      	movs	r3, #3
 8008b96:	e0bc      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b98:	4b61      	ldr	r3, [pc, #388]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008b9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b9c:	f003 0302 	and.w	r3, r3, #2
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d0ee      	beq.n	8008b82 <HAL_RCC_OscConfig+0x33a>
 8008ba4:	e014      	b.n	8008bd0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008ba6:	f7fd fa3d 	bl	8006024 <HAL_GetTick>
 8008baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008bac:	e00a      	b.n	8008bc4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008bae:	f7fd fa39 	bl	8006024 <HAL_GetTick>
 8008bb2:	4602      	mov	r2, r0
 8008bb4:	693b      	ldr	r3, [r7, #16]
 8008bb6:	1ad3      	subs	r3, r2, r3
 8008bb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d901      	bls.n	8008bc4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8008bc0:	2303      	movs	r3, #3
 8008bc2:	e0a6      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008bc4:	4b56      	ldr	r3, [pc, #344]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bc8:	f003 0302 	and.w	r3, r3, #2
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d1ee      	bne.n	8008bae <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008bd0:	7dfb      	ldrb	r3, [r7, #23]
 8008bd2:	2b01      	cmp	r3, #1
 8008bd4:	d105      	bne.n	8008be2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008bd6:	4b52      	ldr	r3, [pc, #328]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bda:	4a51      	ldr	r2, [pc, #324]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008bdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008be0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	699b      	ldr	r3, [r3, #24]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	f000 8092 	beq.w	8008d10 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008bec:	4b4c      	ldr	r3, [pc, #304]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008bee:	689b      	ldr	r3, [r3, #8]
 8008bf0:	f003 030c 	and.w	r3, r3, #12
 8008bf4:	2b08      	cmp	r3, #8
 8008bf6:	d05c      	beq.n	8008cb2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	699b      	ldr	r3, [r3, #24]
 8008bfc:	2b02      	cmp	r3, #2
 8008bfe:	d141      	bne.n	8008c84 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c00:	4b48      	ldr	r3, [pc, #288]	; (8008d24 <HAL_RCC_OscConfig+0x4dc>)
 8008c02:	2200      	movs	r2, #0
 8008c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c06:	f7fd fa0d 	bl	8006024 <HAL_GetTick>
 8008c0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c0c:	e008      	b.n	8008c20 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008c0e:	f7fd fa09 	bl	8006024 <HAL_GetTick>
 8008c12:	4602      	mov	r2, r0
 8008c14:	693b      	ldr	r3, [r7, #16]
 8008c16:	1ad3      	subs	r3, r2, r3
 8008c18:	2b02      	cmp	r3, #2
 8008c1a:	d901      	bls.n	8008c20 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8008c1c:	2303      	movs	r3, #3
 8008c1e:	e078      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c20:	4b3f      	ldr	r3, [pc, #252]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d1f0      	bne.n	8008c0e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	69da      	ldr	r2, [r3, #28]
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6a1b      	ldr	r3, [r3, #32]
 8008c34:	431a      	orrs	r2, r3
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c3a:	019b      	lsls	r3, r3, #6
 8008c3c:	431a      	orrs	r2, r3
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c42:	085b      	lsrs	r3, r3, #1
 8008c44:	3b01      	subs	r3, #1
 8008c46:	041b      	lsls	r3, r3, #16
 8008c48:	431a      	orrs	r2, r3
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c4e:	061b      	lsls	r3, r3, #24
 8008c50:	4933      	ldr	r1, [pc, #204]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008c52:	4313      	orrs	r3, r2
 8008c54:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008c56:	4b33      	ldr	r3, [pc, #204]	; (8008d24 <HAL_RCC_OscConfig+0x4dc>)
 8008c58:	2201      	movs	r2, #1
 8008c5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c5c:	f7fd f9e2 	bl	8006024 <HAL_GetTick>
 8008c60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008c62:	e008      	b.n	8008c76 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008c64:	f7fd f9de 	bl	8006024 <HAL_GetTick>
 8008c68:	4602      	mov	r2, r0
 8008c6a:	693b      	ldr	r3, [r7, #16]
 8008c6c:	1ad3      	subs	r3, r2, r3
 8008c6e:	2b02      	cmp	r3, #2
 8008c70:	d901      	bls.n	8008c76 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8008c72:	2303      	movs	r3, #3
 8008c74:	e04d      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008c76:	4b2a      	ldr	r3, [pc, #168]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d0f0      	beq.n	8008c64 <HAL_RCC_OscConfig+0x41c>
 8008c82:	e045      	b.n	8008d10 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c84:	4b27      	ldr	r3, [pc, #156]	; (8008d24 <HAL_RCC_OscConfig+0x4dc>)
 8008c86:	2200      	movs	r2, #0
 8008c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c8a:	f7fd f9cb 	bl	8006024 <HAL_GetTick>
 8008c8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c90:	e008      	b.n	8008ca4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008c92:	f7fd f9c7 	bl	8006024 <HAL_GetTick>
 8008c96:	4602      	mov	r2, r0
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	1ad3      	subs	r3, r2, r3
 8008c9c:	2b02      	cmp	r3, #2
 8008c9e:	d901      	bls.n	8008ca4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8008ca0:	2303      	movs	r3, #3
 8008ca2:	e036      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008ca4:	4b1e      	ldr	r3, [pc, #120]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d1f0      	bne.n	8008c92 <HAL_RCC_OscConfig+0x44a>
 8008cb0:	e02e      	b.n	8008d10 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	699b      	ldr	r3, [r3, #24]
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d101      	bne.n	8008cbe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e029      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008cbe:	4b18      	ldr	r3, [pc, #96]	; (8008d20 <HAL_RCC_OscConfig+0x4d8>)
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	69db      	ldr	r3, [r3, #28]
 8008cce:	429a      	cmp	r2, r3
 8008cd0:	d11c      	bne.n	8008d0c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008cdc:	429a      	cmp	r2, r3
 8008cde:	d115      	bne.n	8008d0c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8008ce0:	68fa      	ldr	r2, [r7, #12]
 8008ce2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008ce6:	4013      	ands	r3, r2
 8008ce8:	687a      	ldr	r2, [r7, #4]
 8008cea:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d10d      	bne.n	8008d0c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8008cfa:	429a      	cmp	r2, r3
 8008cfc:	d106      	bne.n	8008d0c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008d08:	429a      	cmp	r2, r3
 8008d0a:	d001      	beq.n	8008d10 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	e000      	b.n	8008d12 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8008d10:	2300      	movs	r3, #0
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3718      	adds	r7, #24
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bd80      	pop	{r7, pc}
 8008d1a:	bf00      	nop
 8008d1c:	40007000 	.word	0x40007000
 8008d20:	40023800 	.word	0x40023800
 8008d24:	42470060 	.word	0x42470060

08008d28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b084      	sub	sp, #16
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
 8008d30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d101      	bne.n	8008d3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008d38:	2301      	movs	r3, #1
 8008d3a:	e0cc      	b.n	8008ed6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008d3c:	4b68      	ldr	r3, [pc, #416]	; (8008ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f003 030f 	and.w	r3, r3, #15
 8008d44:	683a      	ldr	r2, [r7, #0]
 8008d46:	429a      	cmp	r2, r3
 8008d48:	d90c      	bls.n	8008d64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d4a:	4b65      	ldr	r3, [pc, #404]	; (8008ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8008d4c:	683a      	ldr	r2, [r7, #0]
 8008d4e:	b2d2      	uxtb	r2, r2
 8008d50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d52:	4b63      	ldr	r3, [pc, #396]	; (8008ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f003 030f 	and.w	r3, r3, #15
 8008d5a:	683a      	ldr	r2, [r7, #0]
 8008d5c:	429a      	cmp	r2, r3
 8008d5e:	d001      	beq.n	8008d64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008d60:	2301      	movs	r3, #1
 8008d62:	e0b8      	b.n	8008ed6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f003 0302 	and.w	r3, r3, #2
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d020      	beq.n	8008db2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f003 0304 	and.w	r3, r3, #4
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d005      	beq.n	8008d88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008d7c:	4b59      	ldr	r3, [pc, #356]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008d7e:	689b      	ldr	r3, [r3, #8]
 8008d80:	4a58      	ldr	r2, [pc, #352]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008d82:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008d86:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f003 0308 	and.w	r3, r3, #8
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d005      	beq.n	8008da0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008d94:	4b53      	ldr	r3, [pc, #332]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008d96:	689b      	ldr	r3, [r3, #8]
 8008d98:	4a52      	ldr	r2, [pc, #328]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008d9a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008d9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008da0:	4b50      	ldr	r3, [pc, #320]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008da2:	689b      	ldr	r3, [r3, #8]
 8008da4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	689b      	ldr	r3, [r3, #8]
 8008dac:	494d      	ldr	r1, [pc, #308]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008dae:	4313      	orrs	r3, r2
 8008db0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f003 0301 	and.w	r3, r3, #1
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d044      	beq.n	8008e48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	685b      	ldr	r3, [r3, #4]
 8008dc2:	2b01      	cmp	r3, #1
 8008dc4:	d107      	bne.n	8008dd6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008dc6:	4b47      	ldr	r3, [pc, #284]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d119      	bne.n	8008e06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	e07f      	b.n	8008ed6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	2b02      	cmp	r3, #2
 8008ddc:	d003      	beq.n	8008de6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008de2:	2b03      	cmp	r3, #3
 8008de4:	d107      	bne.n	8008df6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008de6:	4b3f      	ldr	r3, [pc, #252]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d109      	bne.n	8008e06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008df2:	2301      	movs	r3, #1
 8008df4:	e06f      	b.n	8008ed6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008df6:	4b3b      	ldr	r3, [pc, #236]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f003 0302 	and.w	r3, r3, #2
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d101      	bne.n	8008e06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008e02:	2301      	movs	r3, #1
 8008e04:	e067      	b.n	8008ed6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008e06:	4b37      	ldr	r3, [pc, #220]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008e08:	689b      	ldr	r3, [r3, #8]
 8008e0a:	f023 0203 	bic.w	r2, r3, #3
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	685b      	ldr	r3, [r3, #4]
 8008e12:	4934      	ldr	r1, [pc, #208]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008e14:	4313      	orrs	r3, r2
 8008e16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008e18:	f7fd f904 	bl	8006024 <HAL_GetTick>
 8008e1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e1e:	e00a      	b.n	8008e36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e20:	f7fd f900 	bl	8006024 <HAL_GetTick>
 8008e24:	4602      	mov	r2, r0
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	1ad3      	subs	r3, r2, r3
 8008e2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d901      	bls.n	8008e36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008e32:	2303      	movs	r3, #3
 8008e34:	e04f      	b.n	8008ed6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e36:	4b2b      	ldr	r3, [pc, #172]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008e38:	689b      	ldr	r3, [r3, #8]
 8008e3a:	f003 020c 	and.w	r2, r3, #12
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	685b      	ldr	r3, [r3, #4]
 8008e42:	009b      	lsls	r3, r3, #2
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d1eb      	bne.n	8008e20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008e48:	4b25      	ldr	r3, [pc, #148]	; (8008ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f003 030f 	and.w	r3, r3, #15
 8008e50:	683a      	ldr	r2, [r7, #0]
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d20c      	bcs.n	8008e70 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e56:	4b22      	ldr	r3, [pc, #136]	; (8008ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8008e58:	683a      	ldr	r2, [r7, #0]
 8008e5a:	b2d2      	uxtb	r2, r2
 8008e5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e5e:	4b20      	ldr	r3, [pc, #128]	; (8008ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f003 030f 	and.w	r3, r3, #15
 8008e66:	683a      	ldr	r2, [r7, #0]
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	d001      	beq.n	8008e70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	e032      	b.n	8008ed6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f003 0304 	and.w	r3, r3, #4
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d008      	beq.n	8008e8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008e7c:	4b19      	ldr	r3, [pc, #100]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008e7e:	689b      	ldr	r3, [r3, #8]
 8008e80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	68db      	ldr	r3, [r3, #12]
 8008e88:	4916      	ldr	r1, [pc, #88]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f003 0308 	and.w	r3, r3, #8
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d009      	beq.n	8008eae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008e9a:	4b12      	ldr	r3, [pc, #72]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	691b      	ldr	r3, [r3, #16]
 8008ea6:	00db      	lsls	r3, r3, #3
 8008ea8:	490e      	ldr	r1, [pc, #56]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008eae:	f000 f821 	bl	8008ef4 <HAL_RCC_GetSysClockFreq>
 8008eb2:	4602      	mov	r2, r0
 8008eb4:	4b0b      	ldr	r3, [pc, #44]	; (8008ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8008eb6:	689b      	ldr	r3, [r3, #8]
 8008eb8:	091b      	lsrs	r3, r3, #4
 8008eba:	f003 030f 	and.w	r3, r3, #15
 8008ebe:	490a      	ldr	r1, [pc, #40]	; (8008ee8 <HAL_RCC_ClockConfig+0x1c0>)
 8008ec0:	5ccb      	ldrb	r3, [r1, r3]
 8008ec2:	fa22 f303 	lsr.w	r3, r2, r3
 8008ec6:	4a09      	ldr	r2, [pc, #36]	; (8008eec <HAL_RCC_ClockConfig+0x1c4>)
 8008ec8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008eca:	4b09      	ldr	r3, [pc, #36]	; (8008ef0 <HAL_RCC_ClockConfig+0x1c8>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f7fc f9d2 	bl	8005278 <HAL_InitTick>

  return HAL_OK;
 8008ed4:	2300      	movs	r3, #0
}
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	3710      	adds	r7, #16
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bd80      	pop	{r7, pc}
 8008ede:	bf00      	nop
 8008ee0:	40023c00 	.word	0x40023c00
 8008ee4:	40023800 	.word	0x40023800
 8008ee8:	08020818 	.word	0x08020818
 8008eec:	2000005c 	.word	0x2000005c
 8008ef0:	20000060 	.word	0x20000060

08008ef4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008ef4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008ef8:	b084      	sub	sp, #16
 8008efa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008efc:	2300      	movs	r3, #0
 8008efe:	607b      	str	r3, [r7, #4]
 8008f00:	2300      	movs	r3, #0
 8008f02:	60fb      	str	r3, [r7, #12]
 8008f04:	2300      	movs	r3, #0
 8008f06:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008f0c:	4b67      	ldr	r3, [pc, #412]	; (80090ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008f0e:	689b      	ldr	r3, [r3, #8]
 8008f10:	f003 030c 	and.w	r3, r3, #12
 8008f14:	2b08      	cmp	r3, #8
 8008f16:	d00d      	beq.n	8008f34 <HAL_RCC_GetSysClockFreq+0x40>
 8008f18:	2b08      	cmp	r3, #8
 8008f1a:	f200 80bd 	bhi.w	8009098 <HAL_RCC_GetSysClockFreq+0x1a4>
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d002      	beq.n	8008f28 <HAL_RCC_GetSysClockFreq+0x34>
 8008f22:	2b04      	cmp	r3, #4
 8008f24:	d003      	beq.n	8008f2e <HAL_RCC_GetSysClockFreq+0x3a>
 8008f26:	e0b7      	b.n	8009098 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008f28:	4b61      	ldr	r3, [pc, #388]	; (80090b0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8008f2a:	60bb      	str	r3, [r7, #8]
       break;
 8008f2c:	e0b7      	b.n	800909e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008f2e:	4b61      	ldr	r3, [pc, #388]	; (80090b4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8008f30:	60bb      	str	r3, [r7, #8]
      break;
 8008f32:	e0b4      	b.n	800909e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008f34:	4b5d      	ldr	r3, [pc, #372]	; (80090ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008f3c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008f3e:	4b5b      	ldr	r3, [pc, #364]	; (80090ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d04d      	beq.n	8008fe6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008f4a:	4b58      	ldr	r3, [pc, #352]	; (80090ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	099b      	lsrs	r3, r3, #6
 8008f50:	461a      	mov	r2, r3
 8008f52:	f04f 0300 	mov.w	r3, #0
 8008f56:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008f5a:	f04f 0100 	mov.w	r1, #0
 8008f5e:	ea02 0800 	and.w	r8, r2, r0
 8008f62:	ea03 0901 	and.w	r9, r3, r1
 8008f66:	4640      	mov	r0, r8
 8008f68:	4649      	mov	r1, r9
 8008f6a:	f04f 0200 	mov.w	r2, #0
 8008f6e:	f04f 0300 	mov.w	r3, #0
 8008f72:	014b      	lsls	r3, r1, #5
 8008f74:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008f78:	0142      	lsls	r2, r0, #5
 8008f7a:	4610      	mov	r0, r2
 8008f7c:	4619      	mov	r1, r3
 8008f7e:	ebb0 0008 	subs.w	r0, r0, r8
 8008f82:	eb61 0109 	sbc.w	r1, r1, r9
 8008f86:	f04f 0200 	mov.w	r2, #0
 8008f8a:	f04f 0300 	mov.w	r3, #0
 8008f8e:	018b      	lsls	r3, r1, #6
 8008f90:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008f94:	0182      	lsls	r2, r0, #6
 8008f96:	1a12      	subs	r2, r2, r0
 8008f98:	eb63 0301 	sbc.w	r3, r3, r1
 8008f9c:	f04f 0000 	mov.w	r0, #0
 8008fa0:	f04f 0100 	mov.w	r1, #0
 8008fa4:	00d9      	lsls	r1, r3, #3
 8008fa6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008faa:	00d0      	lsls	r0, r2, #3
 8008fac:	4602      	mov	r2, r0
 8008fae:	460b      	mov	r3, r1
 8008fb0:	eb12 0208 	adds.w	r2, r2, r8
 8008fb4:	eb43 0309 	adc.w	r3, r3, r9
 8008fb8:	f04f 0000 	mov.w	r0, #0
 8008fbc:	f04f 0100 	mov.w	r1, #0
 8008fc0:	0259      	lsls	r1, r3, #9
 8008fc2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8008fc6:	0250      	lsls	r0, r2, #9
 8008fc8:	4602      	mov	r2, r0
 8008fca:	460b      	mov	r3, r1
 8008fcc:	4610      	mov	r0, r2
 8008fce:	4619      	mov	r1, r3
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	f04f 0300 	mov.w	r3, #0
 8008fd8:	f7f7 fe16 	bl	8000c08 <__aeabi_uldivmod>
 8008fdc:	4602      	mov	r2, r0
 8008fde:	460b      	mov	r3, r1
 8008fe0:	4613      	mov	r3, r2
 8008fe2:	60fb      	str	r3, [r7, #12]
 8008fe4:	e04a      	b.n	800907c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008fe6:	4b31      	ldr	r3, [pc, #196]	; (80090ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	099b      	lsrs	r3, r3, #6
 8008fec:	461a      	mov	r2, r3
 8008fee:	f04f 0300 	mov.w	r3, #0
 8008ff2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008ff6:	f04f 0100 	mov.w	r1, #0
 8008ffa:	ea02 0400 	and.w	r4, r2, r0
 8008ffe:	ea03 0501 	and.w	r5, r3, r1
 8009002:	4620      	mov	r0, r4
 8009004:	4629      	mov	r1, r5
 8009006:	f04f 0200 	mov.w	r2, #0
 800900a:	f04f 0300 	mov.w	r3, #0
 800900e:	014b      	lsls	r3, r1, #5
 8009010:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009014:	0142      	lsls	r2, r0, #5
 8009016:	4610      	mov	r0, r2
 8009018:	4619      	mov	r1, r3
 800901a:	1b00      	subs	r0, r0, r4
 800901c:	eb61 0105 	sbc.w	r1, r1, r5
 8009020:	f04f 0200 	mov.w	r2, #0
 8009024:	f04f 0300 	mov.w	r3, #0
 8009028:	018b      	lsls	r3, r1, #6
 800902a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800902e:	0182      	lsls	r2, r0, #6
 8009030:	1a12      	subs	r2, r2, r0
 8009032:	eb63 0301 	sbc.w	r3, r3, r1
 8009036:	f04f 0000 	mov.w	r0, #0
 800903a:	f04f 0100 	mov.w	r1, #0
 800903e:	00d9      	lsls	r1, r3, #3
 8009040:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009044:	00d0      	lsls	r0, r2, #3
 8009046:	4602      	mov	r2, r0
 8009048:	460b      	mov	r3, r1
 800904a:	1912      	adds	r2, r2, r4
 800904c:	eb45 0303 	adc.w	r3, r5, r3
 8009050:	f04f 0000 	mov.w	r0, #0
 8009054:	f04f 0100 	mov.w	r1, #0
 8009058:	0299      	lsls	r1, r3, #10
 800905a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800905e:	0290      	lsls	r0, r2, #10
 8009060:	4602      	mov	r2, r0
 8009062:	460b      	mov	r3, r1
 8009064:	4610      	mov	r0, r2
 8009066:	4619      	mov	r1, r3
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	461a      	mov	r2, r3
 800906c:	f04f 0300 	mov.w	r3, #0
 8009070:	f7f7 fdca 	bl	8000c08 <__aeabi_uldivmod>
 8009074:	4602      	mov	r2, r0
 8009076:	460b      	mov	r3, r1
 8009078:	4613      	mov	r3, r2
 800907a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800907c:	4b0b      	ldr	r3, [pc, #44]	; (80090ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 800907e:	685b      	ldr	r3, [r3, #4]
 8009080:	0c1b      	lsrs	r3, r3, #16
 8009082:	f003 0303 	and.w	r3, r3, #3
 8009086:	3301      	adds	r3, #1
 8009088:	005b      	lsls	r3, r3, #1
 800908a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800908c:	68fa      	ldr	r2, [r7, #12]
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	fbb2 f3f3 	udiv	r3, r2, r3
 8009094:	60bb      	str	r3, [r7, #8]
      break;
 8009096:	e002      	b.n	800909e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009098:	4b05      	ldr	r3, [pc, #20]	; (80090b0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800909a:	60bb      	str	r3, [r7, #8]
      break;
 800909c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800909e:	68bb      	ldr	r3, [r7, #8]
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3710      	adds	r7, #16
 80090a4:	46bd      	mov	sp, r7
 80090a6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80090aa:	bf00      	nop
 80090ac:	40023800 	.word	0x40023800
 80090b0:	00f42400 	.word	0x00f42400
 80090b4:	007a1200 	.word	0x007a1200

080090b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80090b8:	b480      	push	{r7}
 80090ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80090bc:	4b03      	ldr	r3, [pc, #12]	; (80090cc <HAL_RCC_GetHCLKFreq+0x14>)
 80090be:	681b      	ldr	r3, [r3, #0]
}
 80090c0:	4618      	mov	r0, r3
 80090c2:	46bd      	mov	sp, r7
 80090c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c8:	4770      	bx	lr
 80090ca:	bf00      	nop
 80090cc:	2000005c 	.word	0x2000005c

080090d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80090d4:	f7ff fff0 	bl	80090b8 <HAL_RCC_GetHCLKFreq>
 80090d8:	4602      	mov	r2, r0
 80090da:	4b05      	ldr	r3, [pc, #20]	; (80090f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80090dc:	689b      	ldr	r3, [r3, #8]
 80090de:	0a9b      	lsrs	r3, r3, #10
 80090e0:	f003 0307 	and.w	r3, r3, #7
 80090e4:	4903      	ldr	r1, [pc, #12]	; (80090f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80090e6:	5ccb      	ldrb	r3, [r1, r3]
 80090e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80090ec:	4618      	mov	r0, r3
 80090ee:	bd80      	pop	{r7, pc}
 80090f0:	40023800 	.word	0x40023800
 80090f4:	08020828 	.word	0x08020828

080090f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80090fc:	f7ff ffdc 	bl	80090b8 <HAL_RCC_GetHCLKFreq>
 8009100:	4602      	mov	r2, r0
 8009102:	4b05      	ldr	r3, [pc, #20]	; (8009118 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009104:	689b      	ldr	r3, [r3, #8]
 8009106:	0b5b      	lsrs	r3, r3, #13
 8009108:	f003 0307 	and.w	r3, r3, #7
 800910c:	4903      	ldr	r1, [pc, #12]	; (800911c <HAL_RCC_GetPCLK2Freq+0x24>)
 800910e:	5ccb      	ldrb	r3, [r1, r3]
 8009110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009114:	4618      	mov	r0, r3
 8009116:	bd80      	pop	{r7, pc}
 8009118:	40023800 	.word	0x40023800
 800911c:	08020828 	.word	0x08020828

08009120 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009120:	b480      	push	{r7}
 8009122:	b083      	sub	sp, #12
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	220f      	movs	r2, #15
 800912e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009130:	4b12      	ldr	r3, [pc, #72]	; (800917c <HAL_RCC_GetClockConfig+0x5c>)
 8009132:	689b      	ldr	r3, [r3, #8]
 8009134:	f003 0203 	and.w	r2, r3, #3
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800913c:	4b0f      	ldr	r3, [pc, #60]	; (800917c <HAL_RCC_GetClockConfig+0x5c>)
 800913e:	689b      	ldr	r3, [r3, #8]
 8009140:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009148:	4b0c      	ldr	r3, [pc, #48]	; (800917c <HAL_RCC_GetClockConfig+0x5c>)
 800914a:	689b      	ldr	r3, [r3, #8]
 800914c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8009154:	4b09      	ldr	r3, [pc, #36]	; (800917c <HAL_RCC_GetClockConfig+0x5c>)
 8009156:	689b      	ldr	r3, [r3, #8]
 8009158:	08db      	lsrs	r3, r3, #3
 800915a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009162:	4b07      	ldr	r3, [pc, #28]	; (8009180 <HAL_RCC_GetClockConfig+0x60>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f003 020f 	and.w	r2, r3, #15
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	601a      	str	r2, [r3, #0]
}
 800916e:	bf00      	nop
 8009170:	370c      	adds	r7, #12
 8009172:	46bd      	mov	sp, r7
 8009174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009178:	4770      	bx	lr
 800917a:	bf00      	nop
 800917c:	40023800 	.word	0x40023800
 8009180:	40023c00 	.word	0x40023c00

08009184 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b086      	sub	sp, #24
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800918c:	2300      	movs	r3, #0
 800918e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8009190:	2300      	movs	r3, #0
 8009192:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f003 0301 	and.w	r3, r3, #1
 800919c:	2b00      	cmp	r3, #0
 800919e:	d105      	bne.n	80091ac <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d035      	beq.n	8009218 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80091ac:	4b62      	ldr	r3, [pc, #392]	; (8009338 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80091ae:	2200      	movs	r2, #0
 80091b0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80091b2:	f7fc ff37 	bl	8006024 <HAL_GetTick>
 80091b6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80091b8:	e008      	b.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80091ba:	f7fc ff33 	bl	8006024 <HAL_GetTick>
 80091be:	4602      	mov	r2, r0
 80091c0:	697b      	ldr	r3, [r7, #20]
 80091c2:	1ad3      	subs	r3, r2, r3
 80091c4:	2b02      	cmp	r3, #2
 80091c6:	d901      	bls.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80091c8:	2303      	movs	r3, #3
 80091ca:	e0b0      	b.n	800932e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80091cc:	4b5b      	ldr	r3, [pc, #364]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d1f0      	bne.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	019a      	lsls	r2, r3, #6
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	689b      	ldr	r3, [r3, #8]
 80091e2:	071b      	lsls	r3, r3, #28
 80091e4:	4955      	ldr	r1, [pc, #340]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80091e6:	4313      	orrs	r3, r2
 80091e8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80091ec:	4b52      	ldr	r3, [pc, #328]	; (8009338 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80091ee:	2201      	movs	r2, #1
 80091f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80091f2:	f7fc ff17 	bl	8006024 <HAL_GetTick>
 80091f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80091f8:	e008      	b.n	800920c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80091fa:	f7fc ff13 	bl	8006024 <HAL_GetTick>
 80091fe:	4602      	mov	r2, r0
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	1ad3      	subs	r3, r2, r3
 8009204:	2b02      	cmp	r3, #2
 8009206:	d901      	bls.n	800920c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009208:	2303      	movs	r3, #3
 800920a:	e090      	b.n	800932e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800920c:	4b4b      	ldr	r3, [pc, #300]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009214:	2b00      	cmp	r3, #0
 8009216:	d0f0      	beq.n	80091fa <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f003 0302 	and.w	r3, r3, #2
 8009220:	2b00      	cmp	r3, #0
 8009222:	f000 8083 	beq.w	800932c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009226:	2300      	movs	r3, #0
 8009228:	60fb      	str	r3, [r7, #12]
 800922a:	4b44      	ldr	r3, [pc, #272]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800922c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800922e:	4a43      	ldr	r2, [pc, #268]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009230:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009234:	6413      	str	r3, [r2, #64]	; 0x40
 8009236:	4b41      	ldr	r3, [pc, #260]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800923a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800923e:	60fb      	str	r3, [r7, #12]
 8009240:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8009242:	4b3f      	ldr	r3, [pc, #252]	; (8009340 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	4a3e      	ldr	r2, [pc, #248]	; (8009340 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009248:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800924c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800924e:	f7fc fee9 	bl	8006024 <HAL_GetTick>
 8009252:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009254:	e008      	b.n	8009268 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009256:	f7fc fee5 	bl	8006024 <HAL_GetTick>
 800925a:	4602      	mov	r2, r0
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	1ad3      	subs	r3, r2, r3
 8009260:	2b02      	cmp	r3, #2
 8009262:	d901      	bls.n	8009268 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8009264:	2303      	movs	r3, #3
 8009266:	e062      	b.n	800932e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009268:	4b35      	ldr	r3, [pc, #212]	; (8009340 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009270:	2b00      	cmp	r3, #0
 8009272:	d0f0      	beq.n	8009256 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009274:	4b31      	ldr	r3, [pc, #196]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009276:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009278:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800927c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d02f      	beq.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	68db      	ldr	r3, [r3, #12]
 8009288:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800928c:	693a      	ldr	r2, [r7, #16]
 800928e:	429a      	cmp	r2, r3
 8009290:	d028      	beq.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009292:	4b2a      	ldr	r3, [pc, #168]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009296:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800929a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800929c:	4b29      	ldr	r3, [pc, #164]	; (8009344 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800929e:	2201      	movs	r2, #1
 80092a0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80092a2:	4b28      	ldr	r3, [pc, #160]	; (8009344 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80092a4:	2200      	movs	r2, #0
 80092a6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80092a8:	4a24      	ldr	r2, [pc, #144]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80092ae:	4b23      	ldr	r3, [pc, #140]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80092b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092b2:	f003 0301 	and.w	r3, r3, #1
 80092b6:	2b01      	cmp	r3, #1
 80092b8:	d114      	bne.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80092ba:	f7fc feb3 	bl	8006024 <HAL_GetTick>
 80092be:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80092c0:	e00a      	b.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80092c2:	f7fc feaf 	bl	8006024 <HAL_GetTick>
 80092c6:	4602      	mov	r2, r0
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	1ad3      	subs	r3, r2, r3
 80092cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d901      	bls.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80092d4:	2303      	movs	r3, #3
 80092d6:	e02a      	b.n	800932e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80092d8:	4b18      	ldr	r3, [pc, #96]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80092da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092dc:	f003 0302 	and.w	r3, r3, #2
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d0ee      	beq.n	80092c2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	68db      	ldr	r3, [r3, #12]
 80092e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80092ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80092f0:	d10d      	bne.n	800930e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80092f2:	4b12      	ldr	r3, [pc, #72]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80092f4:	689b      	ldr	r3, [r3, #8]
 80092f6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	68db      	ldr	r3, [r3, #12]
 80092fe:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009302:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009306:	490d      	ldr	r1, [pc, #52]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009308:	4313      	orrs	r3, r2
 800930a:	608b      	str	r3, [r1, #8]
 800930c:	e005      	b.n	800931a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800930e:	4b0b      	ldr	r3, [pc, #44]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009310:	689b      	ldr	r3, [r3, #8]
 8009312:	4a0a      	ldr	r2, [pc, #40]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009314:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009318:	6093      	str	r3, [r2, #8]
 800931a:	4b08      	ldr	r3, [pc, #32]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800931c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	68db      	ldr	r3, [r3, #12]
 8009322:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009326:	4905      	ldr	r1, [pc, #20]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009328:	4313      	orrs	r3, r2
 800932a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800932c:	2300      	movs	r3, #0
}
 800932e:	4618      	mov	r0, r3
 8009330:	3718      	adds	r7, #24
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
 8009336:	bf00      	nop
 8009338:	42470068 	.word	0x42470068
 800933c:	40023800 	.word	0x40023800
 8009340:	40007000 	.word	0x40007000
 8009344:	42470e40 	.word	0x42470e40

08009348 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b082      	sub	sp, #8
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d101      	bne.n	800935a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8009356:	2301      	movs	r3, #1
 8009358:	e083      	b.n	8009462 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	7f5b      	ldrb	r3, [r3, #29]
 800935e:	b2db      	uxtb	r3, r3
 8009360:	2b00      	cmp	r3, #0
 8009362:	d105      	bne.n	8009370 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2200      	movs	r2, #0
 8009368:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f7fb f92a 	bl	80045c4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2202      	movs	r2, #2
 8009374:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	22ca      	movs	r2, #202	; 0xca
 800937c:	625a      	str	r2, [r3, #36]	; 0x24
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	2253      	movs	r2, #83	; 0x53
 8009384:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	f000 f9fb 	bl	8009782 <RTC_EnterInitMode>
 800938c:	4603      	mov	r3, r0
 800938e:	2b00      	cmp	r3, #0
 8009390:	d008      	beq.n	80093a4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	22ff      	movs	r2, #255	; 0xff
 8009398:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2204      	movs	r2, #4
 800939e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80093a0:	2301      	movs	r3, #1
 80093a2:	e05e      	b.n	8009462 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	689b      	ldr	r3, [r3, #8]
 80093aa:	687a      	ldr	r2, [r7, #4]
 80093ac:	6812      	ldr	r2, [r2, #0]
 80093ae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80093b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80093b6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	6899      	ldr	r1, [r3, #8]
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	685a      	ldr	r2, [r3, #4]
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	691b      	ldr	r3, [r3, #16]
 80093c6:	431a      	orrs	r2, r3
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	695b      	ldr	r3, [r3, #20]
 80093cc:	431a      	orrs	r2, r3
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	430a      	orrs	r2, r1
 80093d4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	687a      	ldr	r2, [r7, #4]
 80093dc:	68d2      	ldr	r2, [r2, #12]
 80093de:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	6919      	ldr	r1, [r3, #16]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	689b      	ldr	r3, [r3, #8]
 80093ea:	041a      	lsls	r2, r3, #16
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	430a      	orrs	r2, r1
 80093f2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	68da      	ldr	r2, [r3, #12]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009402:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	689b      	ldr	r3, [r3, #8]
 800940a:	f003 0320 	and.w	r3, r3, #32
 800940e:	2b00      	cmp	r3, #0
 8009410:	d10e      	bne.n	8009430 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	f000 f98d 	bl	8009732 <HAL_RTC_WaitForSynchro>
 8009418:	4603      	mov	r3, r0
 800941a:	2b00      	cmp	r3, #0
 800941c:	d008      	beq.n	8009430 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	22ff      	movs	r2, #255	; 0xff
 8009424:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2204      	movs	r2, #4
 800942a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800942c:	2301      	movs	r3, #1
 800942e:	e018      	b.n	8009462 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800943e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	699a      	ldr	r2, [r3, #24]
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	430a      	orrs	r2, r1
 8009450:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	22ff      	movs	r2, #255	; 0xff
 8009458:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2201      	movs	r2, #1
 800945e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8009460:	2300      	movs	r3, #0
  }
}
 8009462:	4618      	mov	r0, r3
 8009464:	3708      	adds	r7, #8
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}

0800946a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800946a:	b590      	push	{r4, r7, lr}
 800946c:	b087      	sub	sp, #28
 800946e:	af00      	add	r7, sp, #0
 8009470:	60f8      	str	r0, [r7, #12]
 8009472:	60b9      	str	r1, [r7, #8]
 8009474:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8009476:	2300      	movs	r3, #0
 8009478:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	7f1b      	ldrb	r3, [r3, #28]
 800947e:	2b01      	cmp	r3, #1
 8009480:	d101      	bne.n	8009486 <HAL_RTC_SetTime+0x1c>
 8009482:	2302      	movs	r3, #2
 8009484:	e0aa      	b.n	80095dc <HAL_RTC_SetTime+0x172>
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	2201      	movs	r2, #1
 800948a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	2202      	movs	r2, #2
 8009490:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d126      	bne.n	80094e6 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	689b      	ldr	r3, [r3, #8]
 800949e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d102      	bne.n	80094ac <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	2200      	movs	r2, #0
 80094aa:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	781b      	ldrb	r3, [r3, #0]
 80094b0:	4618      	mov	r0, r3
 80094b2:	f000 f992 	bl	80097da <RTC_ByteToBcd2>
 80094b6:	4603      	mov	r3, r0
 80094b8:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	785b      	ldrb	r3, [r3, #1]
 80094be:	4618      	mov	r0, r3
 80094c0:	f000 f98b 	bl	80097da <RTC_ByteToBcd2>
 80094c4:	4603      	mov	r3, r0
 80094c6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80094c8:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	789b      	ldrb	r3, [r3, #2]
 80094ce:	4618      	mov	r0, r3
 80094d0:	f000 f983 	bl	80097da <RTC_ByteToBcd2>
 80094d4:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80094d6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	78db      	ldrb	r3, [r3, #3]
 80094de:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80094e0:	4313      	orrs	r3, r2
 80094e2:	617b      	str	r3, [r7, #20]
 80094e4:	e018      	b.n	8009518 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	689b      	ldr	r3, [r3, #8]
 80094ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d102      	bne.n	80094fa <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	2200      	movs	r2, #0
 80094f8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	781b      	ldrb	r3, [r3, #0]
 80094fe:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	785b      	ldrb	r3, [r3, #1]
 8009504:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8009506:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8009508:	68ba      	ldr	r2, [r7, #8]
 800950a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800950c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	78db      	ldrb	r3, [r3, #3]
 8009512:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8009514:	4313      	orrs	r3, r2
 8009516:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	22ca      	movs	r2, #202	; 0xca
 800951e:	625a      	str	r2, [r3, #36]	; 0x24
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	2253      	movs	r2, #83	; 0x53
 8009526:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009528:	68f8      	ldr	r0, [r7, #12]
 800952a:	f000 f92a 	bl	8009782 <RTC_EnterInitMode>
 800952e:	4603      	mov	r3, r0
 8009530:	2b00      	cmp	r3, #0
 8009532:	d00b      	beq.n	800954c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	22ff      	movs	r2, #255	; 0xff
 800953a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2204      	movs	r2, #4
 8009540:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	2200      	movs	r2, #0
 8009546:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8009548:	2301      	movs	r3, #1
 800954a:	e047      	b.n	80095dc <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681a      	ldr	r2, [r3, #0]
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8009556:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800955a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	689a      	ldr	r2, [r3, #8]
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800956a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	6899      	ldr	r1, [r3, #8]
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	68da      	ldr	r2, [r3, #12]
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	691b      	ldr	r3, [r3, #16]
 800957a:	431a      	orrs	r2, r3
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	430a      	orrs	r2, r1
 8009582:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	68da      	ldr	r2, [r3, #12]
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009592:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	689b      	ldr	r3, [r3, #8]
 800959a:	f003 0320 	and.w	r3, r3, #32
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d111      	bne.n	80095c6 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80095a2:	68f8      	ldr	r0, [r7, #12]
 80095a4:	f000 f8c5 	bl	8009732 <HAL_RTC_WaitForSynchro>
 80095a8:	4603      	mov	r3, r0
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d00b      	beq.n	80095c6 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	22ff      	movs	r2, #255	; 0xff
 80095b4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2204      	movs	r2, #4
 80095ba:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2200      	movs	r2, #0
 80095c0:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80095c2:	2301      	movs	r3, #1
 80095c4:	e00a      	b.n	80095dc <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	22ff      	movs	r2, #255	; 0xff
 80095cc:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	2201      	movs	r2, #1
 80095d2:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	2200      	movs	r2, #0
 80095d8:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80095da:	2300      	movs	r3, #0
  }
}
 80095dc:	4618      	mov	r0, r3
 80095de:	371c      	adds	r7, #28
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd90      	pop	{r4, r7, pc}

080095e4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80095e4:	b590      	push	{r4, r7, lr}
 80095e6:	b087      	sub	sp, #28
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	60f8      	str	r0, [r7, #12]
 80095ec:	60b9      	str	r1, [r7, #8]
 80095ee:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80095f0:	2300      	movs	r3, #0
 80095f2:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	7f1b      	ldrb	r3, [r3, #28]
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d101      	bne.n	8009600 <HAL_RTC_SetDate+0x1c>
 80095fc:	2302      	movs	r3, #2
 80095fe:	e094      	b.n	800972a <HAL_RTC_SetDate+0x146>
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	2201      	movs	r2, #1
 8009604:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	2202      	movs	r2, #2
 800960a:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d10e      	bne.n	8009630 <HAL_RTC_SetDate+0x4c>
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	785b      	ldrb	r3, [r3, #1]
 8009616:	f003 0310 	and.w	r3, r3, #16
 800961a:	2b00      	cmp	r3, #0
 800961c:	d008      	beq.n	8009630 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	785b      	ldrb	r3, [r3, #1]
 8009622:	f023 0310 	bic.w	r3, r3, #16
 8009626:	b2db      	uxtb	r3, r3
 8009628:	330a      	adds	r3, #10
 800962a:	b2da      	uxtb	r2, r3
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d11c      	bne.n	8009670 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	78db      	ldrb	r3, [r3, #3]
 800963a:	4618      	mov	r0, r3
 800963c:	f000 f8cd 	bl	80097da <RTC_ByteToBcd2>
 8009640:	4603      	mov	r3, r0
 8009642:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	785b      	ldrb	r3, [r3, #1]
 8009648:	4618      	mov	r0, r3
 800964a:	f000 f8c6 	bl	80097da <RTC_ByteToBcd2>
 800964e:	4603      	mov	r3, r0
 8009650:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8009652:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	789b      	ldrb	r3, [r3, #2]
 8009658:	4618      	mov	r0, r3
 800965a:	f000 f8be 	bl	80097da <RTC_ByteToBcd2>
 800965e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8009660:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	781b      	ldrb	r3, [r3, #0]
 8009668:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800966a:	4313      	orrs	r3, r2
 800966c:	617b      	str	r3, [r7, #20]
 800966e:	e00e      	b.n	800968e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	78db      	ldrb	r3, [r3, #3]
 8009674:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	785b      	ldrb	r3, [r3, #1]
 800967a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800967c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800967e:	68ba      	ldr	r2, [r7, #8]
 8009680:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8009682:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	781b      	ldrb	r3, [r3, #0]
 8009688:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800968a:	4313      	orrs	r3, r2
 800968c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	22ca      	movs	r2, #202	; 0xca
 8009694:	625a      	str	r2, [r3, #36]	; 0x24
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	2253      	movs	r2, #83	; 0x53
 800969c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800969e:	68f8      	ldr	r0, [r7, #12]
 80096a0:	f000 f86f 	bl	8009782 <RTC_EnterInitMode>
 80096a4:	4603      	mov	r3, r0
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d00b      	beq.n	80096c2 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	22ff      	movs	r2, #255	; 0xff
 80096b0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	2204      	movs	r2, #4
 80096b6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	2200      	movs	r2, #0
 80096bc:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80096be:	2301      	movs	r3, #1
 80096c0:	e033      	b.n	800972a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	681a      	ldr	r2, [r3, #0]
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80096cc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80096d0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	68da      	ldr	r2, [r3, #12]
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80096e0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	f003 0320 	and.w	r3, r3, #32
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d111      	bne.n	8009714 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80096f0:	68f8      	ldr	r0, [r7, #12]
 80096f2:	f000 f81e 	bl	8009732 <HAL_RTC_WaitForSynchro>
 80096f6:	4603      	mov	r3, r0
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d00b      	beq.n	8009714 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	22ff      	movs	r2, #255	; 0xff
 8009702:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	2204      	movs	r2, #4
 8009708:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	2200      	movs	r2, #0
 800970e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8009710:	2301      	movs	r3, #1
 8009712:	e00a      	b.n	800972a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	22ff      	movs	r2, #255	; 0xff
 800971a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	2201      	movs	r2, #1
 8009720:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	2200      	movs	r2, #0
 8009726:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8009728:	2300      	movs	r3, #0
  }
}
 800972a:	4618      	mov	r0, r3
 800972c:	371c      	adds	r7, #28
 800972e:	46bd      	mov	sp, r7
 8009730:	bd90      	pop	{r4, r7, pc}

08009732 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8009732:	b580      	push	{r7, lr}
 8009734:	b084      	sub	sp, #16
 8009736:	af00      	add	r7, sp, #0
 8009738:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800973a:	2300      	movs	r3, #0
 800973c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	68da      	ldr	r2, [r3, #12]
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800974c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800974e:	f7fc fc69 	bl	8006024 <HAL_GetTick>
 8009752:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8009754:	e009      	b.n	800976a <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009756:	f7fc fc65 	bl	8006024 <HAL_GetTick>
 800975a:	4602      	mov	r2, r0
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	1ad3      	subs	r3, r2, r3
 8009760:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009764:	d901      	bls.n	800976a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8009766:	2303      	movs	r3, #3
 8009768:	e007      	b.n	800977a <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	68db      	ldr	r3, [r3, #12]
 8009770:	f003 0320 	and.w	r3, r3, #32
 8009774:	2b00      	cmp	r3, #0
 8009776:	d0ee      	beq.n	8009756 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8009778:	2300      	movs	r3, #0
}
 800977a:	4618      	mov	r0, r3
 800977c:	3710      	adds	r7, #16
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}

08009782 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8009782:	b580      	push	{r7, lr}
 8009784:	b084      	sub	sp, #16
 8009786:	af00      	add	r7, sp, #0
 8009788:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800978a:	2300      	movs	r3, #0
 800978c:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	68db      	ldr	r3, [r3, #12]
 8009794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009798:	2b00      	cmp	r3, #0
 800979a:	d119      	bne.n	80097d0 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f04f 32ff 	mov.w	r2, #4294967295
 80097a4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80097a6:	f7fc fc3d 	bl	8006024 <HAL_GetTick>
 80097aa:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80097ac:	e009      	b.n	80097c2 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80097ae:	f7fc fc39 	bl	8006024 <HAL_GetTick>
 80097b2:	4602      	mov	r2, r0
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	1ad3      	subs	r3, r2, r3
 80097b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80097bc:	d901      	bls.n	80097c2 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80097be:	2303      	movs	r3, #3
 80097c0:	e007      	b.n	80097d2 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	68db      	ldr	r3, [r3, #12]
 80097c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d0ee      	beq.n	80097ae <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80097d0:	2300      	movs	r3, #0
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3710      	adds	r7, #16
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}

080097da <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80097da:	b480      	push	{r7}
 80097dc:	b085      	sub	sp, #20
 80097de:	af00      	add	r7, sp, #0
 80097e0:	4603      	mov	r3, r0
 80097e2:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80097e4:	2300      	movs	r3, #0
 80097e6:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80097e8:	e005      	b.n	80097f6 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	3301      	adds	r3, #1
 80097ee:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80097f0:	79fb      	ldrb	r3, [r7, #7]
 80097f2:	3b0a      	subs	r3, #10
 80097f4:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80097f6:	79fb      	ldrb	r3, [r7, #7]
 80097f8:	2b09      	cmp	r3, #9
 80097fa:	d8f6      	bhi.n	80097ea <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	b2db      	uxtb	r3, r3
 8009800:	011b      	lsls	r3, r3, #4
 8009802:	b2da      	uxtb	r2, r3
 8009804:	79fb      	ldrb	r3, [r7, #7]
 8009806:	4313      	orrs	r3, r2
 8009808:	b2db      	uxtb	r3, r3
}
 800980a:	4618      	mov	r0, r3
 800980c:	3714      	adds	r7, #20
 800980e:	46bd      	mov	sp, r7
 8009810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009814:	4770      	bx	lr

08009816 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009816:	b580      	push	{r7, lr}
 8009818:	b082      	sub	sp, #8
 800981a:	af00      	add	r7, sp, #0
 800981c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d101      	bne.n	8009828 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009824:	2301      	movs	r3, #1
 8009826:	e056      	b.n	80098d6 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2200      	movs	r2, #0
 800982c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009834:	b2db      	uxtb	r3, r3
 8009836:	2b00      	cmp	r3, #0
 8009838:	d106      	bne.n	8009848 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2200      	movs	r2, #0
 800983e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f7fa ff3c 	bl	80046c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2202      	movs	r2, #2
 800984c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	681a      	ldr	r2, [r3, #0]
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800985e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	685a      	ldr	r2, [r3, #4]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	689b      	ldr	r3, [r3, #8]
 8009868:	431a      	orrs	r2, r3
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	68db      	ldr	r3, [r3, #12]
 800986e:	431a      	orrs	r2, r3
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	691b      	ldr	r3, [r3, #16]
 8009874:	431a      	orrs	r2, r3
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	695b      	ldr	r3, [r3, #20]
 800987a:	431a      	orrs	r2, r3
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	699b      	ldr	r3, [r3, #24]
 8009880:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009884:	431a      	orrs	r2, r3
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	69db      	ldr	r3, [r3, #28]
 800988a:	431a      	orrs	r2, r3
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6a1b      	ldr	r3, [r3, #32]
 8009890:	ea42 0103 	orr.w	r1, r2, r3
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	430a      	orrs	r2, r1
 800989e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	699b      	ldr	r3, [r3, #24]
 80098a4:	0c1b      	lsrs	r3, r3, #16
 80098a6:	f003 0104 	and.w	r1, r3, #4
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	430a      	orrs	r2, r1
 80098b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	69da      	ldr	r2, [r3, #28]
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80098c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2200      	movs	r2, #0
 80098ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2201      	movs	r2, #1
 80098d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80098d4:	2300      	movs	r3, #0
}
 80098d6:	4618      	mov	r0, r3
 80098d8:	3708      	adds	r7, #8
 80098da:	46bd      	mov	sp, r7
 80098dc:	bd80      	pop	{r7, pc}
	...

080098e0 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 80098e0:	b480      	push	{r7}
 80098e2:	b087      	sub	sp, #28
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	60f8      	str	r0, [r7, #12]
 80098e8:	60b9      	str	r1, [r7, #8]
 80098ea:	607a      	str	r2, [r7, #4]
 80098ec:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80098ee:	2300      	movs	r3, #0
 80098f0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80098f8:	2b01      	cmp	r3, #1
 80098fa:	d101      	bne.n	8009900 <HAL_SPI_TransmitReceive_IT+0x20>
 80098fc:	2302      	movs	r3, #2
 80098fe:	e075      	b.n	80099ec <HAL_SPI_TransmitReceive_IT+0x10c>
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	2201      	movs	r2, #1
 8009904:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800990e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009916:	7dbb      	ldrb	r3, [r7, #22]
 8009918:	2b01      	cmp	r3, #1
 800991a:	d00d      	beq.n	8009938 <HAL_SPI_TransmitReceive_IT+0x58>
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009922:	d106      	bne.n	8009932 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	689b      	ldr	r3, [r3, #8]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d102      	bne.n	8009932 <HAL_SPI_TransmitReceive_IT+0x52>
 800992c:	7dbb      	ldrb	r3, [r7, #22]
 800992e:	2b04      	cmp	r3, #4
 8009930:	d002      	beq.n	8009938 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8009932:	2302      	movs	r3, #2
 8009934:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009936:	e054      	b.n	80099e2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d005      	beq.n	800994a <HAL_SPI_TransmitReceive_IT+0x6a>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d002      	beq.n	800994a <HAL_SPI_TransmitReceive_IT+0x6a>
 8009944:	887b      	ldrh	r3, [r7, #2]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d102      	bne.n	8009950 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800994a:	2301      	movs	r3, #1
 800994c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800994e:	e048      	b.n	80099e2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009956:	b2db      	uxtb	r3, r3
 8009958:	2b04      	cmp	r3, #4
 800995a:	d003      	beq.n	8009964 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	2205      	movs	r2, #5
 8009960:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	2200      	movs	r2, #0
 8009968:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	68ba      	ldr	r2, [r7, #8]
 800996e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	887a      	ldrh	r2, [r7, #2]
 8009974:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	887a      	ldrh	r2, [r7, #2]
 800997a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	687a      	ldr	r2, [r7, #4]
 8009980:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	887a      	ldrh	r2, [r7, #2]
 8009986:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	887a      	ldrh	r2, [r7, #2]
 800998c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	68db      	ldr	r3, [r3, #12]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d006      	beq.n	80099a4 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	4a17      	ldr	r2, [pc, #92]	; (80099f8 <HAL_SPI_TransmitReceive_IT+0x118>)
 800999a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	4a17      	ldr	r2, [pc, #92]	; (80099fc <HAL_SPI_TransmitReceive_IT+0x11c>)
 80099a0:	645a      	str	r2, [r3, #68]	; 0x44
 80099a2:	e005      	b.n	80099b0 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	4a16      	ldr	r2, [pc, #88]	; (8009a00 <HAL_SPI_TransmitReceive_IT+0x120>)
 80099a8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	4a15      	ldr	r2, [pc, #84]	; (8009a04 <HAL_SPI_TransmitReceive_IT+0x124>)
 80099ae:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	685a      	ldr	r2, [r3, #4]
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 80099be:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099ca:	2b40      	cmp	r3, #64	; 0x40
 80099cc:	d008      	beq.n	80099e0 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	681a      	ldr	r2, [r3, #0]
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80099dc:	601a      	str	r2, [r3, #0]
 80099de:	e000      	b.n	80099e2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 80099e0:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	2200      	movs	r2, #0
 80099e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80099ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	371c      	adds	r7, #28
 80099f0:	46bd      	mov	sp, r7
 80099f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f6:	4770      	bx	lr
 80099f8:	08009d1d 	.word	0x08009d1d
 80099fc:	08009d7d 	.word	0x08009d7d
 8009a00:	08009c59 	.word	0x08009c59
 8009a04:	08009cbd 	.word	0x08009cbd

08009a08 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b088      	sub	sp, #32
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	685b      	ldr	r3, [r3, #4]
 8009a16:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	689b      	ldr	r3, [r3, #8]
 8009a1e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009a20:	69bb      	ldr	r3, [r7, #24]
 8009a22:	099b      	lsrs	r3, r3, #6
 8009a24:	f003 0301 	and.w	r3, r3, #1
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d10f      	bne.n	8009a4c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009a2c:	69bb      	ldr	r3, [r7, #24]
 8009a2e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d00a      	beq.n	8009a4c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009a36:	69fb      	ldr	r3, [r7, #28]
 8009a38:	099b      	lsrs	r3, r3, #6
 8009a3a:	f003 0301 	and.w	r3, r3, #1
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d004      	beq.n	8009a4c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	4798      	blx	r3
    return;
 8009a4a:	e0d7      	b.n	8009bfc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009a4c:	69bb      	ldr	r3, [r7, #24]
 8009a4e:	085b      	lsrs	r3, r3, #1
 8009a50:	f003 0301 	and.w	r3, r3, #1
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d00a      	beq.n	8009a6e <HAL_SPI_IRQHandler+0x66>
 8009a58:	69fb      	ldr	r3, [r7, #28]
 8009a5a:	09db      	lsrs	r3, r3, #7
 8009a5c:	f003 0301 	and.w	r3, r3, #1
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d004      	beq.n	8009a6e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	4798      	blx	r3
    return;
 8009a6c:	e0c6      	b.n	8009bfc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009a6e:	69bb      	ldr	r3, [r7, #24]
 8009a70:	095b      	lsrs	r3, r3, #5
 8009a72:	f003 0301 	and.w	r3, r3, #1
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d10c      	bne.n	8009a94 <HAL_SPI_IRQHandler+0x8c>
 8009a7a:	69bb      	ldr	r3, [r7, #24]
 8009a7c:	099b      	lsrs	r3, r3, #6
 8009a7e:	f003 0301 	and.w	r3, r3, #1
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d106      	bne.n	8009a94 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009a86:	69bb      	ldr	r3, [r7, #24]
 8009a88:	0a1b      	lsrs	r3, r3, #8
 8009a8a:	f003 0301 	and.w	r3, r3, #1
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	f000 80b4 	beq.w	8009bfc <HAL_SPI_IRQHandler+0x1f4>
 8009a94:	69fb      	ldr	r3, [r7, #28]
 8009a96:	095b      	lsrs	r3, r3, #5
 8009a98:	f003 0301 	and.w	r3, r3, #1
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	f000 80ad 	beq.w	8009bfc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009aa2:	69bb      	ldr	r3, [r7, #24]
 8009aa4:	099b      	lsrs	r3, r3, #6
 8009aa6:	f003 0301 	and.w	r3, r3, #1
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d023      	beq.n	8009af6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009ab4:	b2db      	uxtb	r3, r3
 8009ab6:	2b03      	cmp	r3, #3
 8009ab8:	d011      	beq.n	8009ade <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009abe:	f043 0204 	orr.w	r2, r3, #4
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	617b      	str	r3, [r7, #20]
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	68db      	ldr	r3, [r3, #12]
 8009ad0:	617b      	str	r3, [r7, #20]
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	689b      	ldr	r3, [r3, #8]
 8009ad8:	617b      	str	r3, [r7, #20]
 8009ada:	697b      	ldr	r3, [r7, #20]
 8009adc:	e00b      	b.n	8009af6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009ade:	2300      	movs	r3, #0
 8009ae0:	613b      	str	r3, [r7, #16]
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	68db      	ldr	r3, [r3, #12]
 8009ae8:	613b      	str	r3, [r7, #16]
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	689b      	ldr	r3, [r3, #8]
 8009af0:	613b      	str	r3, [r7, #16]
 8009af2:	693b      	ldr	r3, [r7, #16]
        return;
 8009af4:	e082      	b.n	8009bfc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009af6:	69bb      	ldr	r3, [r7, #24]
 8009af8:	095b      	lsrs	r3, r3, #5
 8009afa:	f003 0301 	and.w	r3, r3, #1
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d014      	beq.n	8009b2c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b06:	f043 0201 	orr.w	r2, r3, #1
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009b0e:	2300      	movs	r3, #0
 8009b10:	60fb      	str	r3, [r7, #12]
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	689b      	ldr	r3, [r3, #8]
 8009b18:	60fb      	str	r3, [r7, #12]
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	681a      	ldr	r2, [r3, #0]
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b28:	601a      	str	r2, [r3, #0]
 8009b2a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009b2c:	69bb      	ldr	r3, [r7, #24]
 8009b2e:	0a1b      	lsrs	r3, r3, #8
 8009b30:	f003 0301 	and.w	r3, r3, #1
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d00c      	beq.n	8009b52 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b3c:	f043 0208 	orr.w	r2, r3, #8
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009b44:	2300      	movs	r3, #0
 8009b46:	60bb      	str	r3, [r7, #8]
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	689b      	ldr	r3, [r3, #8]
 8009b4e:	60bb      	str	r3, [r7, #8]
 8009b50:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d04f      	beq.n	8009bfa <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	685a      	ldr	r2, [r3, #4]
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009b68:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009b72:	69fb      	ldr	r3, [r7, #28]
 8009b74:	f003 0302 	and.w	r3, r3, #2
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d104      	bne.n	8009b86 <HAL_SPI_IRQHandler+0x17e>
 8009b7c:	69fb      	ldr	r3, [r7, #28]
 8009b7e:	f003 0301 	and.w	r3, r3, #1
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d034      	beq.n	8009bf0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	685a      	ldr	r2, [r3, #4]
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f022 0203 	bic.w	r2, r2, #3
 8009b94:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d011      	beq.n	8009bc2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ba2:	4a18      	ldr	r2, [pc, #96]	; (8009c04 <HAL_SPI_IRQHandler+0x1fc>)
 8009ba4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009baa:	4618      	mov	r0, r3
 8009bac:	f7fd f83c 	bl	8006c28 <HAL_DMA_Abort_IT>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d005      	beq.n	8009bc2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d016      	beq.n	8009bf8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009bce:	4a0d      	ldr	r2, [pc, #52]	; (8009c04 <HAL_SPI_IRQHandler+0x1fc>)
 8009bd0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f7fd f826 	bl	8006c28 <HAL_DMA_Abort_IT>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d00a      	beq.n	8009bf8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009be6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8009bee:	e003      	b.n	8009bf8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009bf0:	6878      	ldr	r0, [r7, #4]
 8009bf2:	f000 f813 	bl	8009c1c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009bf6:	e000      	b.n	8009bfa <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009bf8:	bf00      	nop
    return;
 8009bfa:	bf00      	nop
  }
}
 8009bfc:	3720      	adds	r7, #32
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}
 8009c02:	bf00      	nop
 8009c04:	08009c31 	.word	0x08009c31

08009c08 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b083      	sub	sp, #12
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009c10:	bf00      	nop
 8009c12:	370c      	adds	r7, #12
 8009c14:	46bd      	mov	sp, r7
 8009c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1a:	4770      	bx	lr

08009c1c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009c1c:	b480      	push	{r7}
 8009c1e:	b083      	sub	sp, #12
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009c24:	bf00      	nop
 8009c26:	370c      	adds	r7, #12
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2e:	4770      	bx	lr

08009c30 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b084      	sub	sp, #16
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c3c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	2200      	movs	r2, #0
 8009c42:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	2200      	movs	r2, #0
 8009c48:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009c4a:	68f8      	ldr	r0, [r7, #12]
 8009c4c:	f7ff ffe6 	bl	8009c1c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009c50:	bf00      	nop
 8009c52:	3710      	adds	r7, #16
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}

08009c58 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b082      	sub	sp, #8
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f103 020c 	add.w	r2, r3, #12
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c6c:	7812      	ldrb	r2, [r2, #0]
 8009c6e:	b2d2      	uxtb	r2, r2
 8009c70:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c76:	1c5a      	adds	r2, r3, #1
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009c80:	b29b      	uxth	r3, r3
 8009c82:	3b01      	subs	r3, #1
 8009c84:	b29a      	uxth	r2, r3
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009c8e:	b29b      	uxth	r3, r3
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d10f      	bne.n	8009cb4 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	685a      	ldr	r2, [r3, #4]
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009ca2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ca8:	b29b      	uxth	r3, r3
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d102      	bne.n	8009cb4 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f000 f940 	bl	8009f34 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009cb4:	bf00      	nop
 8009cb6:	3708      	adds	r7, #8
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}

08009cbc <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b082      	sub	sp, #8
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	330c      	adds	r3, #12
 8009cce:	7812      	ldrb	r2, [r2, #0]
 8009cd0:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cd6:	1c5a      	adds	r2, r3, #1
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ce0:	b29b      	uxth	r3, r3
 8009ce2:	3b01      	subs	r3, #1
 8009ce4:	b29a      	uxth	r2, r3
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009cee:	b29b      	uxth	r3, r3
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d10f      	bne.n	8009d14 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	685a      	ldr	r2, [r3, #4]
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009d02:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d08:	b29b      	uxth	r3, r3
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d102      	bne.n	8009d14 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f000 f910 	bl	8009f34 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009d14:	bf00      	nop
 8009d16:	3708      	adds	r7, #8
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}

08009d1c <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b082      	sub	sp, #8
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	68da      	ldr	r2, [r3, #12]
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d2e:	b292      	uxth	r2, r2
 8009d30:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d36:	1c9a      	adds	r2, r3, #2
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d40:	b29b      	uxth	r3, r3
 8009d42:	3b01      	subs	r3, #1
 8009d44:	b29a      	uxth	r2, r3
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d4e:	b29b      	uxth	r3, r3
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d10f      	bne.n	8009d74 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	685a      	ldr	r2, [r3, #4]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009d62:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d68:	b29b      	uxth	r3, r3
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d102      	bne.n	8009d74 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f000 f8e0 	bl	8009f34 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009d74:	bf00      	nop
 8009d76:	3708      	adds	r7, #8
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}

08009d7c <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b082      	sub	sp, #8
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d88:	881a      	ldrh	r2, [r3, #0]
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d94:	1c9a      	adds	r2, r3, #2
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d9e:	b29b      	uxth	r3, r3
 8009da0:	3b01      	subs	r3, #1
 8009da2:	b29a      	uxth	r2, r3
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009dac:	b29b      	uxth	r3, r3
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d10f      	bne.n	8009dd2 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	685a      	ldr	r2, [r3, #4]
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009dc0:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009dc6:	b29b      	uxth	r3, r3
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d102      	bne.n	8009dd2 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009dcc:	6878      	ldr	r0, [r7, #4]
 8009dce:	f000 f8b1 	bl	8009f34 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009dd2:	bf00      	nop
 8009dd4:	3708      	adds	r7, #8
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}

08009dda <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009dda:	b580      	push	{r7, lr}
 8009ddc:	b084      	sub	sp, #16
 8009dde:	af00      	add	r7, sp, #0
 8009de0:	60f8      	str	r0, [r7, #12]
 8009de2:	60b9      	str	r1, [r7, #8]
 8009de4:	603b      	str	r3, [r7, #0]
 8009de6:	4613      	mov	r3, r2
 8009de8:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009dea:	e04c      	b.n	8009e86 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009df2:	d048      	beq.n	8009e86 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8009df4:	f7fc f916 	bl	8006024 <HAL_GetTick>
 8009df8:	4602      	mov	r2, r0
 8009dfa:	69bb      	ldr	r3, [r7, #24]
 8009dfc:	1ad3      	subs	r3, r2, r3
 8009dfe:	683a      	ldr	r2, [r7, #0]
 8009e00:	429a      	cmp	r2, r3
 8009e02:	d902      	bls.n	8009e0a <SPI_WaitFlagStateUntilTimeout+0x30>
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d13d      	bne.n	8009e86 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	685a      	ldr	r2, [r3, #4]
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009e18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009e22:	d111      	bne.n	8009e48 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	689b      	ldr	r3, [r3, #8]
 8009e28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009e2c:	d004      	beq.n	8009e38 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	689b      	ldr	r3, [r3, #8]
 8009e32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e36:	d107      	bne.n	8009e48 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	681a      	ldr	r2, [r3, #0]
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e50:	d10f      	bne.n	8009e72 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	681a      	ldr	r2, [r3, #0]
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009e60:	601a      	str	r2, [r3, #0]
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	681a      	ldr	r2, [r3, #0]
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009e70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	2201      	movs	r2, #1
 8009e76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009e82:	2303      	movs	r3, #3
 8009e84:	e00f      	b.n	8009ea6 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	689a      	ldr	r2, [r3, #8]
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	4013      	ands	r3, r2
 8009e90:	68ba      	ldr	r2, [r7, #8]
 8009e92:	429a      	cmp	r2, r3
 8009e94:	bf0c      	ite	eq
 8009e96:	2301      	moveq	r3, #1
 8009e98:	2300      	movne	r3, #0
 8009e9a:	b2db      	uxtb	r3, r3
 8009e9c:	461a      	mov	r2, r3
 8009e9e:	79fb      	ldrb	r3, [r7, #7]
 8009ea0:	429a      	cmp	r2, r3
 8009ea2:	d1a3      	bne.n	8009dec <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8009ea4:	2300      	movs	r3, #0
}
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	3710      	adds	r7, #16
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bd80      	pop	{r7, pc}
	...

08009eb0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b088      	sub	sp, #32
 8009eb4:	af02      	add	r7, sp, #8
 8009eb6:	60f8      	str	r0, [r7, #12]
 8009eb8:	60b9      	str	r1, [r7, #8]
 8009eba:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009ebc:	4b1b      	ldr	r3, [pc, #108]	; (8009f2c <SPI_EndRxTxTransaction+0x7c>)
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	4a1b      	ldr	r2, [pc, #108]	; (8009f30 <SPI_EndRxTxTransaction+0x80>)
 8009ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ec6:	0d5b      	lsrs	r3, r3, #21
 8009ec8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009ecc:	fb02 f303 	mul.w	r3, r2, r3
 8009ed0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	685b      	ldr	r3, [r3, #4]
 8009ed6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009eda:	d112      	bne.n	8009f02 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	9300      	str	r3, [sp, #0]
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	2180      	movs	r1, #128	; 0x80
 8009ee6:	68f8      	ldr	r0, [r7, #12]
 8009ee8:	f7ff ff77 	bl	8009dda <SPI_WaitFlagStateUntilTimeout>
 8009eec:	4603      	mov	r3, r0
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d016      	beq.n	8009f20 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ef6:	f043 0220 	orr.w	r2, r3, #32
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009efe:	2303      	movs	r3, #3
 8009f00:	e00f      	b.n	8009f22 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d00a      	beq.n	8009f1e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009f08:	697b      	ldr	r3, [r7, #20]
 8009f0a:	3b01      	subs	r3, #1
 8009f0c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	689b      	ldr	r3, [r3, #8]
 8009f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f18:	2b80      	cmp	r3, #128	; 0x80
 8009f1a:	d0f2      	beq.n	8009f02 <SPI_EndRxTxTransaction+0x52>
 8009f1c:	e000      	b.n	8009f20 <SPI_EndRxTxTransaction+0x70>
        break;
 8009f1e:	bf00      	nop
  }

  return HAL_OK;
 8009f20:	2300      	movs	r3, #0
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3718      	adds	r7, #24
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bd80      	pop	{r7, pc}
 8009f2a:	bf00      	nop
 8009f2c:	2000005c 	.word	0x2000005c
 8009f30:	165e9f81 	.word	0x165e9f81

08009f34 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b086      	sub	sp, #24
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8009f3c:	4b35      	ldr	r3, [pc, #212]	; (800a014 <SPI_CloseRxTx_ISR+0xe0>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	4a35      	ldr	r2, [pc, #212]	; (800a018 <SPI_CloseRxTx_ISR+0xe4>)
 8009f42:	fba2 2303 	umull	r2, r3, r2, r3
 8009f46:	0a5b      	lsrs	r3, r3, #9
 8009f48:	2264      	movs	r2, #100	; 0x64
 8009f4a:	fb02 f303 	mul.w	r3, r2, r3
 8009f4e:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009f50:	f7fc f868 	bl	8006024 <HAL_GetTick>
 8009f54:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	685a      	ldr	r2, [r3, #4]
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	f022 0220 	bic.w	r2, r2, #32
 8009f64:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d106      	bne.n	8009f7a <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f70:	f043 0220 	orr.w	r2, r3, #32
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009f78:	e009      	b.n	8009f8e <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	3b01      	subs	r3, #1
 8009f7e:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	689b      	ldr	r3, [r3, #8]
 8009f86:	f003 0302 	and.w	r3, r3, #2
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d0eb      	beq.n	8009f66 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009f8e:	697a      	ldr	r2, [r7, #20]
 8009f90:	2164      	movs	r1, #100	; 0x64
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f7ff ff8c 	bl	8009eb0 <SPI_EndRxTxTransaction>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d005      	beq.n	8009faa <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fa2:	f043 0220 	orr.w	r2, r3, #32
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	689b      	ldr	r3, [r3, #8]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d10a      	bne.n	8009fc8 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	60fb      	str	r3, [r7, #12]
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	68db      	ldr	r3, [r3, #12]
 8009fbc:	60fb      	str	r3, [r7, #12]
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	689b      	ldr	r3, [r3, #8]
 8009fc4:	60fb      	str	r3, [r7, #12]
 8009fc6:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d115      	bne.n	8009ffc <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009fd6:	b2db      	uxtb	r3, r3
 8009fd8:	2b04      	cmp	r3, #4
 8009fda:	d107      	bne.n	8009fec <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2201      	movs	r2, #1
 8009fe0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f7ff fe0f 	bl	8009c08 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8009fea:	e00e      	b.n	800a00a <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2201      	movs	r2, #1
 8009ff0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	f7fa fa0b 	bl	8004410 <HAL_SPI_TxRxCpltCallback>
}
 8009ffa:	e006      	b.n	800a00a <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2201      	movs	r2, #1
 800a000:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f7ff fe09 	bl	8009c1c <HAL_SPI_ErrorCallback>
}
 800a00a:	bf00      	nop
 800a00c:	3718      	adds	r7, #24
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}
 800a012:	bf00      	nop
 800a014:	2000005c 	.word	0x2000005c
 800a018:	057619f1 	.word	0x057619f1

0800a01c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b082      	sub	sp, #8
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d101      	bne.n	800a02e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a02a:	2301      	movs	r3, #1
 800a02c:	e01d      	b.n	800a06a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a034:	b2db      	uxtb	r3, r3
 800a036:	2b00      	cmp	r3, #0
 800a038:	d106      	bne.n	800a048 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2200      	movs	r2, #0
 800a03e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f000 f815 	bl	800a072 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	2202      	movs	r2, #2
 800a04c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681a      	ldr	r2, [r3, #0]
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	3304      	adds	r3, #4
 800a058:	4619      	mov	r1, r3
 800a05a:	4610      	mov	r0, r2
 800a05c:	f000 fcca 	bl	800a9f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2201      	movs	r2, #1
 800a064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a068:	2300      	movs	r3, #0
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	3708      	adds	r7, #8
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}

0800a072 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a072:	b480      	push	{r7}
 800a074:	b083      	sub	sp, #12
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a07a:	bf00      	nop
 800a07c:	370c      	adds	r7, #12
 800a07e:	46bd      	mov	sp, r7
 800a080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a084:	4770      	bx	lr

0800a086 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a086:	b480      	push	{r7}
 800a088:	b085      	sub	sp, #20
 800a08a:	af00      	add	r7, sp, #0
 800a08c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	68da      	ldr	r2, [r3, #12]
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f042 0201 	orr.w	r2, r2, #1
 800a09c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	689b      	ldr	r3, [r3, #8]
 800a0a4:	f003 0307 	and.w	r3, r3, #7
 800a0a8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	2b06      	cmp	r3, #6
 800a0ae:	d007      	beq.n	800a0c0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	681a      	ldr	r2, [r3, #0]
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f042 0201 	orr.w	r2, r2, #1
 800a0be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a0c0:	2300      	movs	r3, #0
}
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	3714      	adds	r7, #20
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0cc:	4770      	bx	lr

0800a0ce <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800a0ce:	b580      	push	{r7, lr}
 800a0d0:	b082      	sub	sp, #8
 800a0d2:	af00      	add	r7, sp, #0
 800a0d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d101      	bne.n	800a0e0 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800a0dc:	2301      	movs	r3, #1
 800a0de:	e01d      	b.n	800a11c <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a0e6:	b2db      	uxtb	r3, r3
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d106      	bne.n	800a0fa <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f7fb fd1d 	bl	8005b34 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2202      	movs	r2, #2
 800a0fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681a      	ldr	r2, [r3, #0]
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	3304      	adds	r3, #4
 800a10a:	4619      	mov	r1, r3
 800a10c:	4610      	mov	r0, r2
 800a10e:	f000 fc71 	bl	800a9f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2201      	movs	r2, #1
 800a116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a11a:	2300      	movs	r3, #0
}
 800a11c:	4618      	mov	r0, r3
 800a11e:	3708      	adds	r7, #8
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}

0800a124 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b084      	sub	sp, #16
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
 800a12c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	2201      	movs	r2, #1
 800a134:	6839      	ldr	r1, [r7, #0]
 800a136:	4618      	mov	r0, r3
 800a138:	f000 feac 	bl	800ae94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4a15      	ldr	r2, [pc, #84]	; (800a198 <HAL_TIM_OC_Start+0x74>)
 800a142:	4293      	cmp	r3, r2
 800a144:	d004      	beq.n	800a150 <HAL_TIM_OC_Start+0x2c>
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4a14      	ldr	r2, [pc, #80]	; (800a19c <HAL_TIM_OC_Start+0x78>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d101      	bne.n	800a154 <HAL_TIM_OC_Start+0x30>
 800a150:	2301      	movs	r3, #1
 800a152:	e000      	b.n	800a156 <HAL_TIM_OC_Start+0x32>
 800a154:	2300      	movs	r3, #0
 800a156:	2b00      	cmp	r3, #0
 800a158:	d007      	beq.n	800a16a <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a168:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	689b      	ldr	r3, [r3, #8]
 800a170:	f003 0307 	and.w	r3, r3, #7
 800a174:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	2b06      	cmp	r3, #6
 800a17a:	d007      	beq.n	800a18c <HAL_TIM_OC_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	681a      	ldr	r2, [r3, #0]
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f042 0201 	orr.w	r2, r2, #1
 800a18a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a18c:	2300      	movs	r3, #0
}
 800a18e:	4618      	mov	r0, r3
 800a190:	3710      	adds	r7, #16
 800a192:	46bd      	mov	sp, r7
 800a194:	bd80      	pop	{r7, pc}
 800a196:	bf00      	nop
 800a198:	40010000 	.word	0x40010000
 800a19c:	40010400 	.word	0x40010400

0800a1a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b082      	sub	sp, #8
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d101      	bne.n	800a1b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	e01d      	b.n	800a1ee <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a1b8:	b2db      	uxtb	r3, r3
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d106      	bne.n	800a1cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f7fb fbb4 	bl	8005934 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2202      	movs	r2, #2
 800a1d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681a      	ldr	r2, [r3, #0]
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	3304      	adds	r3, #4
 800a1dc:	4619      	mov	r1, r3
 800a1de:	4610      	mov	r0, r2
 800a1e0:	f000 fc08 	bl	800a9f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2201      	movs	r2, #1
 800a1e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a1ec:	2300      	movs	r3, #0
}
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	3708      	adds	r7, #8
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}
	...

0800a1f8 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b086      	sub	sp, #24
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	60f8      	str	r0, [r7, #12]
 800a200:	60b9      	str	r1, [r7, #8]
 800a202:	607a      	str	r2, [r7, #4]
 800a204:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if (htim->State == HAL_TIM_STATE_BUSY)
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a20c:	b2db      	uxtb	r3, r3
 800a20e:	2b02      	cmp	r3, #2
 800a210:	d101      	bne.n	800a216 <HAL_TIM_PWM_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 800a212:	2302      	movs	r3, #2
 800a214:	e0f3      	b.n	800a3fe <HAL_TIM_PWM_Start_DMA+0x206>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a21c:	b2db      	uxtb	r3, r3
 800a21e:	2b01      	cmp	r3, #1
 800a220:	d10b      	bne.n	800a23a <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if ((pData == NULL) && (Length > 0U))
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2b00      	cmp	r3, #0
 800a226:	d104      	bne.n	800a232 <HAL_TIM_PWM_Start_DMA+0x3a>
 800a228:	887b      	ldrh	r3, [r7, #2]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d001      	beq.n	800a232 <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 800a22e:	2301      	movs	r3, #1
 800a230:	e0e5      	b.n	800a3fe <HAL_TIM_PWM_Start_DMA+0x206>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	2202      	movs	r2, #2
 800a236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	2b0c      	cmp	r3, #12
 800a23e:	f200 80ad 	bhi.w	800a39c <HAL_TIM_PWM_Start_DMA+0x1a4>
 800a242:	a201      	add	r2, pc, #4	; (adr r2, 800a248 <HAL_TIM_PWM_Start_DMA+0x50>)
 800a244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a248:	0800a27d 	.word	0x0800a27d
 800a24c:	0800a39d 	.word	0x0800a39d
 800a250:	0800a39d 	.word	0x0800a39d
 800a254:	0800a39d 	.word	0x0800a39d
 800a258:	0800a2c5 	.word	0x0800a2c5
 800a25c:	0800a39d 	.word	0x0800a39d
 800a260:	0800a39d 	.word	0x0800a39d
 800a264:	0800a39d 	.word	0x0800a39d
 800a268:	0800a30d 	.word	0x0800a30d
 800a26c:	0800a39d 	.word	0x0800a39d
 800a270:	0800a39d 	.word	0x0800a39d
 800a274:	0800a39d 	.word	0x0800a39d
 800a278:	0800a355 	.word	0x0800a355
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a280:	4a61      	ldr	r2, [pc, #388]	; (800a408 <HAL_TIM_PWM_Start_DMA+0x210>)
 800a282:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a288:	4a60      	ldr	r2, [pc, #384]	; (800a40c <HAL_TIM_PWM_Start_DMA+0x214>)
 800a28a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a290:	4a5f      	ldr	r2, [pc, #380]	; (800a410 <HAL_TIM_PWM_Start_DMA+0x218>)
 800a292:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800a298:	6879      	ldr	r1, [r7, #4]
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	3334      	adds	r3, #52	; 0x34
 800a2a0:	461a      	mov	r2, r3
 800a2a2:	887b      	ldrh	r3, [r7, #2]
 800a2a4:	f7fc fc68 	bl	8006b78 <HAL_DMA_Start_IT>
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d001      	beq.n	800a2b2 <HAL_TIM_PWM_Start_DMA+0xba>
      {
        return HAL_ERROR;
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	e0a5      	b.n	800a3fe <HAL_TIM_PWM_Start_DMA+0x206>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	68da      	ldr	r2, [r3, #12]
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a2c0:	60da      	str	r2, [r3, #12]
      break;
 800a2c2:	e06c      	b.n	800a39e <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2c8:	4a4f      	ldr	r2, [pc, #316]	; (800a408 <HAL_TIM_PWM_Start_DMA+0x210>)
 800a2ca:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2d0:	4a4e      	ldr	r2, [pc, #312]	; (800a40c <HAL_TIM_PWM_Start_DMA+0x214>)
 800a2d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2d8:	4a4d      	ldr	r2, [pc, #308]	; (800a410 <HAL_TIM_PWM_Start_DMA+0x218>)
 800a2da:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800a2e0:	6879      	ldr	r1, [r7, #4]
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	3338      	adds	r3, #56	; 0x38
 800a2e8:	461a      	mov	r2, r3
 800a2ea:	887b      	ldrh	r3, [r7, #2]
 800a2ec:	f7fc fc44 	bl	8006b78 <HAL_DMA_Start_IT>
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d001      	beq.n	800a2fa <HAL_TIM_PWM_Start_DMA+0x102>
      {
        return HAL_ERROR;
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	e081      	b.n	800a3fe <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	68da      	ldr	r2, [r3, #12]
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a308:	60da      	str	r2, [r3, #12]
      break;
 800a30a:	e048      	b.n	800a39e <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a310:	4a3d      	ldr	r2, [pc, #244]	; (800a408 <HAL_TIM_PWM_Start_DMA+0x210>)
 800a312:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a318:	4a3c      	ldr	r2, [pc, #240]	; (800a40c <HAL_TIM_PWM_Start_DMA+0x214>)
 800a31a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a320:	4a3b      	ldr	r2, [pc, #236]	; (800a410 <HAL_TIM_PWM_Start_DMA+0x218>)
 800a322:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800a328:	6879      	ldr	r1, [r7, #4]
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	333c      	adds	r3, #60	; 0x3c
 800a330:	461a      	mov	r2, r3
 800a332:	887b      	ldrh	r3, [r7, #2]
 800a334:	f7fc fc20 	bl	8006b78 <HAL_DMA_Start_IT>
 800a338:	4603      	mov	r3, r0
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d001      	beq.n	800a342 <HAL_TIM_PWM_Start_DMA+0x14a>
      {
        return HAL_ERROR;
 800a33e:	2301      	movs	r3, #1
 800a340:	e05d      	b.n	800a3fe <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	68da      	ldr	r2, [r3, #12]
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a350:	60da      	str	r2, [r3, #12]
      break;
 800a352:	e024      	b.n	800a39e <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a358:	4a2b      	ldr	r2, [pc, #172]	; (800a408 <HAL_TIM_PWM_Start_DMA+0x210>)
 800a35a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a360:	4a2a      	ldr	r2, [pc, #168]	; (800a40c <HAL_TIM_PWM_Start_DMA+0x214>)
 800a362:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a368:	4a29      	ldr	r2, [pc, #164]	; (800a410 <HAL_TIM_PWM_Start_DMA+0x218>)
 800a36a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a370:	6879      	ldr	r1, [r7, #4]
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	3340      	adds	r3, #64	; 0x40
 800a378:	461a      	mov	r2, r3
 800a37a:	887b      	ldrh	r3, [r7, #2]
 800a37c:	f7fc fbfc 	bl	8006b78 <HAL_DMA_Start_IT>
 800a380:	4603      	mov	r3, r0
 800a382:	2b00      	cmp	r3, #0
 800a384:	d001      	beq.n	800a38a <HAL_TIM_PWM_Start_DMA+0x192>
      {
        return HAL_ERROR;
 800a386:	2301      	movs	r3, #1
 800a388:	e039      	b.n	800a3fe <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	68da      	ldr	r2, [r3, #12]
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a398:	60da      	str	r2, [r3, #12]
      break;
 800a39a:	e000      	b.n	800a39e <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    default:
      break;
 800a39c:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	2201      	movs	r2, #1
 800a3a4:	68b9      	ldr	r1, [r7, #8]
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	f000 fd74 	bl	800ae94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a18      	ldr	r2, [pc, #96]	; (800a414 <HAL_TIM_PWM_Start_DMA+0x21c>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d004      	beq.n	800a3c0 <HAL_TIM_PWM_Start_DMA+0x1c8>
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4a17      	ldr	r2, [pc, #92]	; (800a418 <HAL_TIM_PWM_Start_DMA+0x220>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d101      	bne.n	800a3c4 <HAL_TIM_PWM_Start_DMA+0x1cc>
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	e000      	b.n	800a3c6 <HAL_TIM_PWM_Start_DMA+0x1ce>
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d007      	beq.n	800a3da <HAL_TIM_PWM_Start_DMA+0x1e2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a3d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	689b      	ldr	r3, [r3, #8]
 800a3e0:	f003 0307 	and.w	r3, r3, #7
 800a3e4:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a3e6:	697b      	ldr	r3, [r7, #20]
 800a3e8:	2b06      	cmp	r3, #6
 800a3ea:	d007      	beq.n	800a3fc <HAL_TIM_PWM_Start_DMA+0x204>
  {
    __HAL_TIM_ENABLE(htim);
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	681a      	ldr	r2, [r3, #0]
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	f042 0201 	orr.w	r2, r2, #1
 800a3fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a3fc:	2300      	movs	r3, #0
}
 800a3fe:	4618      	mov	r0, r3
 800a400:	3718      	adds	r7, #24
 800a402:	46bd      	mov	sp, r7
 800a404:	bd80      	pop	{r7, pc}
 800a406:	bf00      	nop
 800a408:	0800a915 	.word	0x0800a915
 800a40c:	0800a985 	.word	0x0800a985
 800a410:	0800a8f1 	.word	0x0800a8f1
 800a414:	40010000 	.word	0x40010000
 800a418:	40010400 	.word	0x40010400

0800a41c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b082      	sub	sp, #8
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	691b      	ldr	r3, [r3, #16]
 800a42a:	f003 0302 	and.w	r3, r3, #2
 800a42e:	2b02      	cmp	r3, #2
 800a430:	d122      	bne.n	800a478 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	68db      	ldr	r3, [r3, #12]
 800a438:	f003 0302 	and.w	r3, r3, #2
 800a43c:	2b02      	cmp	r3, #2
 800a43e:	d11b      	bne.n	800a478 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f06f 0202 	mvn.w	r2, #2
 800a448:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	2201      	movs	r2, #1
 800a44e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	699b      	ldr	r3, [r3, #24]
 800a456:	f003 0303 	and.w	r3, r3, #3
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d003      	beq.n	800a466 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f000 fa14 	bl	800a88c <HAL_TIM_IC_CaptureCallback>
 800a464:	e005      	b.n	800a472 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a466:	6878      	ldr	r0, [r7, #4]
 800a468:	f000 fa06 	bl	800a878 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f000 fa17 	bl	800a8a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	2200      	movs	r2, #0
 800a476:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	691b      	ldr	r3, [r3, #16]
 800a47e:	f003 0304 	and.w	r3, r3, #4
 800a482:	2b04      	cmp	r3, #4
 800a484:	d122      	bne.n	800a4cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	68db      	ldr	r3, [r3, #12]
 800a48c:	f003 0304 	and.w	r3, r3, #4
 800a490:	2b04      	cmp	r3, #4
 800a492:	d11b      	bne.n	800a4cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	f06f 0204 	mvn.w	r2, #4
 800a49c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	2202      	movs	r2, #2
 800a4a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	699b      	ldr	r3, [r3, #24]
 800a4aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d003      	beq.n	800a4ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f000 f9ea 	bl	800a88c <HAL_TIM_IC_CaptureCallback>
 800a4b8:	e005      	b.n	800a4c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f000 f9dc 	bl	800a878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f000 f9ed 	bl	800a8a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	691b      	ldr	r3, [r3, #16]
 800a4d2:	f003 0308 	and.w	r3, r3, #8
 800a4d6:	2b08      	cmp	r3, #8
 800a4d8:	d122      	bne.n	800a520 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	68db      	ldr	r3, [r3, #12]
 800a4e0:	f003 0308 	and.w	r3, r3, #8
 800a4e4:	2b08      	cmp	r3, #8
 800a4e6:	d11b      	bne.n	800a520 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	f06f 0208 	mvn.w	r2, #8
 800a4f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2204      	movs	r2, #4
 800a4f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	69db      	ldr	r3, [r3, #28]
 800a4fe:	f003 0303 	and.w	r3, r3, #3
 800a502:	2b00      	cmp	r3, #0
 800a504:	d003      	beq.n	800a50e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f000 f9c0 	bl	800a88c <HAL_TIM_IC_CaptureCallback>
 800a50c:	e005      	b.n	800a51a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a50e:	6878      	ldr	r0, [r7, #4]
 800a510:	f000 f9b2 	bl	800a878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a514:	6878      	ldr	r0, [r7, #4]
 800a516:	f000 f9c3 	bl	800a8a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2200      	movs	r2, #0
 800a51e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	691b      	ldr	r3, [r3, #16]
 800a526:	f003 0310 	and.w	r3, r3, #16
 800a52a:	2b10      	cmp	r3, #16
 800a52c:	d122      	bne.n	800a574 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	68db      	ldr	r3, [r3, #12]
 800a534:	f003 0310 	and.w	r3, r3, #16
 800a538:	2b10      	cmp	r3, #16
 800a53a:	d11b      	bne.n	800a574 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f06f 0210 	mvn.w	r2, #16
 800a544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2208      	movs	r2, #8
 800a54a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	69db      	ldr	r3, [r3, #28]
 800a552:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a556:	2b00      	cmp	r3, #0
 800a558:	d003      	beq.n	800a562 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f000 f996 	bl	800a88c <HAL_TIM_IC_CaptureCallback>
 800a560:	e005      	b.n	800a56e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f000 f988 	bl	800a878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f000 f999 	bl	800a8a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2200      	movs	r2, #0
 800a572:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	691b      	ldr	r3, [r3, #16]
 800a57a:	f003 0301 	and.w	r3, r3, #1
 800a57e:	2b01      	cmp	r3, #1
 800a580:	d10e      	bne.n	800a5a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	68db      	ldr	r3, [r3, #12]
 800a588:	f003 0301 	and.w	r3, r3, #1
 800a58c:	2b01      	cmp	r3, #1
 800a58e:	d107      	bne.n	800a5a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f06f 0201 	mvn.w	r2, #1
 800a598:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	f7f9 ff9e 	bl	80044dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	691b      	ldr	r3, [r3, #16]
 800a5a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5aa:	2b80      	cmp	r3, #128	; 0x80
 800a5ac:	d10e      	bne.n	800a5cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	68db      	ldr	r3, [r3, #12]
 800a5b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5b8:	2b80      	cmp	r3, #128	; 0x80
 800a5ba:	d107      	bne.n	800a5cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a5c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f000 fd10 	bl	800afec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	691b      	ldr	r3, [r3, #16]
 800a5d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5d6:	2b40      	cmp	r3, #64	; 0x40
 800a5d8:	d10e      	bne.n	800a5f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	68db      	ldr	r3, [r3, #12]
 800a5e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5e4:	2b40      	cmp	r3, #64	; 0x40
 800a5e6:	d107      	bne.n	800a5f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a5f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f000 f968 	bl	800a8c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	691b      	ldr	r3, [r3, #16]
 800a5fe:	f003 0320 	and.w	r3, r3, #32
 800a602:	2b20      	cmp	r3, #32
 800a604:	d10e      	bne.n	800a624 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	68db      	ldr	r3, [r3, #12]
 800a60c:	f003 0320 	and.w	r3, r3, #32
 800a610:	2b20      	cmp	r3, #32
 800a612:	d107      	bne.n	800a624 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	f06f 0220 	mvn.w	r2, #32
 800a61c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	f000 fcda 	bl	800afd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a624:	bf00      	nop
 800a626:	3708      	adds	r7, #8
 800a628:	46bd      	mov	sp, r7
 800a62a:	bd80      	pop	{r7, pc}

0800a62c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b084      	sub	sp, #16
 800a630:	af00      	add	r7, sp, #0
 800a632:	60f8      	str	r0, [r7, #12]
 800a634:	60b9      	str	r1, [r7, #8]
 800a636:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a63e:	2b01      	cmp	r3, #1
 800a640:	d101      	bne.n	800a646 <HAL_TIM_OC_ConfigChannel+0x1a>
 800a642:	2302      	movs	r3, #2
 800a644:	e04e      	b.n	800a6e4 <HAL_TIM_OC_ConfigChannel+0xb8>
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	2201      	movs	r2, #1
 800a64a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	2202      	movs	r2, #2
 800a652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	2b0c      	cmp	r3, #12
 800a65a:	d839      	bhi.n	800a6d0 <HAL_TIM_OC_ConfigChannel+0xa4>
 800a65c:	a201      	add	r2, pc, #4	; (adr r2, 800a664 <HAL_TIM_OC_ConfigChannel+0x38>)
 800a65e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a662:	bf00      	nop
 800a664:	0800a699 	.word	0x0800a699
 800a668:	0800a6d1 	.word	0x0800a6d1
 800a66c:	0800a6d1 	.word	0x0800a6d1
 800a670:	0800a6d1 	.word	0x0800a6d1
 800a674:	0800a6a7 	.word	0x0800a6a7
 800a678:	0800a6d1 	.word	0x0800a6d1
 800a67c:	0800a6d1 	.word	0x0800a6d1
 800a680:	0800a6d1 	.word	0x0800a6d1
 800a684:	0800a6b5 	.word	0x0800a6b5
 800a688:	0800a6d1 	.word	0x0800a6d1
 800a68c:	0800a6d1 	.word	0x0800a6d1
 800a690:	0800a6d1 	.word	0x0800a6d1
 800a694:	0800a6c3 	.word	0x0800a6c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	68b9      	ldr	r1, [r7, #8]
 800a69e:	4618      	mov	r0, r3
 800a6a0:	f000 fa48 	bl	800ab34 <TIM_OC1_SetConfig>
      break;
 800a6a4:	e015      	b.n	800a6d2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	68b9      	ldr	r1, [r7, #8]
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	f000 fab1 	bl	800ac14 <TIM_OC2_SetConfig>
      break;
 800a6b2:	e00e      	b.n	800a6d2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	68b9      	ldr	r1, [r7, #8]
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	f000 fb20 	bl	800ad00 <TIM_OC3_SetConfig>
      break;
 800a6c0:	e007      	b.n	800a6d2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	68b9      	ldr	r1, [r7, #8]
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	f000 fb8d 	bl	800ade8 <TIM_OC4_SetConfig>
      break;
 800a6ce:	e000      	b.n	800a6d2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800a6d0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	2201      	movs	r2, #1
 800a6d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	2200      	movs	r2, #0
 800a6de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a6e2:	2300      	movs	r3, #0
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	3710      	adds	r7, #16
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	bd80      	pop	{r7, pc}

0800a6ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b084      	sub	sp, #16
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	60f8      	str	r0, [r7, #12]
 800a6f4:	60b9      	str	r1, [r7, #8]
 800a6f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a6fe:	2b01      	cmp	r3, #1
 800a700:	d101      	bne.n	800a706 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800a702:	2302      	movs	r3, #2
 800a704:	e0b4      	b.n	800a870 <HAL_TIM_PWM_ConfigChannel+0x184>
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	2201      	movs	r2, #1
 800a70a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	2202      	movs	r2, #2
 800a712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	2b0c      	cmp	r3, #12
 800a71a:	f200 809f 	bhi.w	800a85c <HAL_TIM_PWM_ConfigChannel+0x170>
 800a71e:	a201      	add	r2, pc, #4	; (adr r2, 800a724 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800a720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a724:	0800a759 	.word	0x0800a759
 800a728:	0800a85d 	.word	0x0800a85d
 800a72c:	0800a85d 	.word	0x0800a85d
 800a730:	0800a85d 	.word	0x0800a85d
 800a734:	0800a799 	.word	0x0800a799
 800a738:	0800a85d 	.word	0x0800a85d
 800a73c:	0800a85d 	.word	0x0800a85d
 800a740:	0800a85d 	.word	0x0800a85d
 800a744:	0800a7db 	.word	0x0800a7db
 800a748:	0800a85d 	.word	0x0800a85d
 800a74c:	0800a85d 	.word	0x0800a85d
 800a750:	0800a85d 	.word	0x0800a85d
 800a754:	0800a81b 	.word	0x0800a81b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	68b9      	ldr	r1, [r7, #8]
 800a75e:	4618      	mov	r0, r3
 800a760:	f000 f9e8 	bl	800ab34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	699a      	ldr	r2, [r3, #24]
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	f042 0208 	orr.w	r2, r2, #8
 800a772:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	699a      	ldr	r2, [r3, #24]
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f022 0204 	bic.w	r2, r2, #4
 800a782:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	6999      	ldr	r1, [r3, #24]
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	691a      	ldr	r2, [r3, #16]
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	430a      	orrs	r2, r1
 800a794:	619a      	str	r2, [r3, #24]
      break;
 800a796:	e062      	b.n	800a85e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	68b9      	ldr	r1, [r7, #8]
 800a79e:	4618      	mov	r0, r3
 800a7a0:	f000 fa38 	bl	800ac14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	699a      	ldr	r2, [r3, #24]
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a7b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	699a      	ldr	r2, [r3, #24]
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a7c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	6999      	ldr	r1, [r3, #24]
 800a7ca:	68bb      	ldr	r3, [r7, #8]
 800a7cc:	691b      	ldr	r3, [r3, #16]
 800a7ce:	021a      	lsls	r2, r3, #8
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	430a      	orrs	r2, r1
 800a7d6:	619a      	str	r2, [r3, #24]
      break;
 800a7d8:	e041      	b.n	800a85e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	68b9      	ldr	r1, [r7, #8]
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	f000 fa8d 	bl	800ad00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	69da      	ldr	r2, [r3, #28]
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f042 0208 	orr.w	r2, r2, #8
 800a7f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	69da      	ldr	r2, [r3, #28]
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	f022 0204 	bic.w	r2, r2, #4
 800a804:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	69d9      	ldr	r1, [r3, #28]
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	691a      	ldr	r2, [r3, #16]
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	430a      	orrs	r2, r1
 800a816:	61da      	str	r2, [r3, #28]
      break;
 800a818:	e021      	b.n	800a85e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	68b9      	ldr	r1, [r7, #8]
 800a820:	4618      	mov	r0, r3
 800a822:	f000 fae1 	bl	800ade8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	69da      	ldr	r2, [r3, #28]
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a834:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	69da      	ldr	r2, [r3, #28]
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a844:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	69d9      	ldr	r1, [r3, #28]
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	691b      	ldr	r3, [r3, #16]
 800a850:	021a      	lsls	r2, r3, #8
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	430a      	orrs	r2, r1
 800a858:	61da      	str	r2, [r3, #28]
      break;
 800a85a:	e000      	b.n	800a85e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800a85c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	2201      	movs	r2, #1
 800a862:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	2200      	movs	r2, #0
 800a86a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a86e:	2300      	movs	r3, #0
}
 800a870:	4618      	mov	r0, r3
 800a872:	3710      	adds	r7, #16
 800a874:	46bd      	mov	sp, r7
 800a876:	bd80      	pop	{r7, pc}

0800a878 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a878:	b480      	push	{r7}
 800a87a:	b083      	sub	sp, #12
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a880:	bf00      	nop
 800a882:	370c      	adds	r7, #12
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr

0800a88c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b083      	sub	sp, #12
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a894:	bf00      	nop
 800a896:	370c      	adds	r7, #12
 800a898:	46bd      	mov	sp, r7
 800a89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89e:	4770      	bx	lr

0800a8a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	b083      	sub	sp, #12
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a8a8:	bf00      	nop
 800a8aa:	370c      	adds	r7, #12
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr

0800a8b4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b083      	sub	sp, #12
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800a8bc:	bf00      	nop
 800a8be:	370c      	adds	r7, #12
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c6:	4770      	bx	lr

0800a8c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	b083      	sub	sp, #12
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a8d0:	bf00      	nop
 800a8d2:	370c      	adds	r7, #12
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8da:	4770      	bx	lr

0800a8dc <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b083      	sub	sp, #12
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800a8e4:	bf00      	nop
 800a8e6:	370c      	adds	r7, #12
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ee:	4770      	bx	lr

0800a8f0 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b084      	sub	sp, #16
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8fc:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	2201      	movs	r2, #1
 800a902:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800a906:	68f8      	ldr	r0, [r7, #12]
 800a908:	f7ff ffe8 	bl	800a8dc <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 800a90c:	bf00      	nop
 800a90e:	3710      	adds	r7, #16
 800a910:	46bd      	mov	sp, r7
 800a912:	bd80      	pop	{r7, pc}

0800a914 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b084      	sub	sp, #16
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a920:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	2201      	movs	r2, #1
 800a926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a92e:	687a      	ldr	r2, [r7, #4]
 800a930:	429a      	cmp	r2, r3
 800a932:	d103      	bne.n	800a93c <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	2201      	movs	r2, #1
 800a938:	771a      	strb	r2, [r3, #28]
 800a93a:	e019      	b.n	800a970 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a940:	687a      	ldr	r2, [r7, #4]
 800a942:	429a      	cmp	r2, r3
 800a944:	d103      	bne.n	800a94e <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	2202      	movs	r2, #2
 800a94a:	771a      	strb	r2, [r3, #28]
 800a94c:	e010      	b.n	800a970 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a952:	687a      	ldr	r2, [r7, #4]
 800a954:	429a      	cmp	r2, r3
 800a956:	d103      	bne.n	800a960 <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	2204      	movs	r2, #4
 800a95c:	771a      	strb	r2, [r3, #28]
 800a95e:	e007      	b.n	800a970 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a964:	687a      	ldr	r2, [r7, #4]
 800a966:	429a      	cmp	r2, r3
 800a968:	d102      	bne.n	800a970 <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	2208      	movs	r2, #8
 800a96e:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a970:	68f8      	ldr	r0, [r7, #12]
 800a972:	f7ff ff95 	bl	800a8a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	2200      	movs	r2, #0
 800a97a:	771a      	strb	r2, [r3, #28]
}
 800a97c:	bf00      	nop
 800a97e:	3710      	adds	r7, #16
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}

0800a984 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b084      	sub	sp, #16
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a990:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	2201      	movs	r2, #1
 800a996:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a99e:	687a      	ldr	r2, [r7, #4]
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	d103      	bne.n	800a9ac <TIM_DMADelayPulseHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	2201      	movs	r2, #1
 800a9a8:	771a      	strb	r2, [r3, #28]
 800a9aa:	e019      	b.n	800a9e0 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9b0:	687a      	ldr	r2, [r7, #4]
 800a9b2:	429a      	cmp	r2, r3
 800a9b4:	d103      	bne.n	800a9be <TIM_DMADelayPulseHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2202      	movs	r2, #2
 800a9ba:	771a      	strb	r2, [r3, #28]
 800a9bc:	e010      	b.n	800a9e0 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9c2:	687a      	ldr	r2, [r7, #4]
 800a9c4:	429a      	cmp	r2, r3
 800a9c6:	d103      	bne.n	800a9d0 <TIM_DMADelayPulseHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	2204      	movs	r2, #4
 800a9cc:	771a      	strb	r2, [r3, #28]
 800a9ce:	e007      	b.n	800a9e0 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9d4:	687a      	ldr	r2, [r7, #4]
 800a9d6:	429a      	cmp	r2, r3
 800a9d8:	d102      	bne.n	800a9e0 <TIM_DMADelayPulseHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	2208      	movs	r2, #8
 800a9de:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800a9e0:	68f8      	ldr	r0, [r7, #12]
 800a9e2:	f7ff ff67 	bl	800a8b4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	771a      	strb	r2, [r3, #28]
}
 800a9ec:	bf00      	nop
 800a9ee:	3710      	adds	r7, #16
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	bd80      	pop	{r7, pc}

0800a9f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a9f4:	b480      	push	{r7}
 800a9f6:	b085      	sub	sp, #20
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
 800a9fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	4a40      	ldr	r2, [pc, #256]	; (800ab08 <TIM_Base_SetConfig+0x114>)
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d013      	beq.n	800aa34 <TIM_Base_SetConfig+0x40>
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa12:	d00f      	beq.n	800aa34 <TIM_Base_SetConfig+0x40>
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	4a3d      	ldr	r2, [pc, #244]	; (800ab0c <TIM_Base_SetConfig+0x118>)
 800aa18:	4293      	cmp	r3, r2
 800aa1a:	d00b      	beq.n	800aa34 <TIM_Base_SetConfig+0x40>
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	4a3c      	ldr	r2, [pc, #240]	; (800ab10 <TIM_Base_SetConfig+0x11c>)
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d007      	beq.n	800aa34 <TIM_Base_SetConfig+0x40>
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	4a3b      	ldr	r2, [pc, #236]	; (800ab14 <TIM_Base_SetConfig+0x120>)
 800aa28:	4293      	cmp	r3, r2
 800aa2a:	d003      	beq.n	800aa34 <TIM_Base_SetConfig+0x40>
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	4a3a      	ldr	r2, [pc, #232]	; (800ab18 <TIM_Base_SetConfig+0x124>)
 800aa30:	4293      	cmp	r3, r2
 800aa32:	d108      	bne.n	800aa46 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	685b      	ldr	r3, [r3, #4]
 800aa40:	68fa      	ldr	r2, [r7, #12]
 800aa42:	4313      	orrs	r3, r2
 800aa44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	4a2f      	ldr	r2, [pc, #188]	; (800ab08 <TIM_Base_SetConfig+0x114>)
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d02b      	beq.n	800aaa6 <TIM_Base_SetConfig+0xb2>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa54:	d027      	beq.n	800aaa6 <TIM_Base_SetConfig+0xb2>
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	4a2c      	ldr	r2, [pc, #176]	; (800ab0c <TIM_Base_SetConfig+0x118>)
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	d023      	beq.n	800aaa6 <TIM_Base_SetConfig+0xb2>
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	4a2b      	ldr	r2, [pc, #172]	; (800ab10 <TIM_Base_SetConfig+0x11c>)
 800aa62:	4293      	cmp	r3, r2
 800aa64:	d01f      	beq.n	800aaa6 <TIM_Base_SetConfig+0xb2>
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	4a2a      	ldr	r2, [pc, #168]	; (800ab14 <TIM_Base_SetConfig+0x120>)
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d01b      	beq.n	800aaa6 <TIM_Base_SetConfig+0xb2>
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	4a29      	ldr	r2, [pc, #164]	; (800ab18 <TIM_Base_SetConfig+0x124>)
 800aa72:	4293      	cmp	r3, r2
 800aa74:	d017      	beq.n	800aaa6 <TIM_Base_SetConfig+0xb2>
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	4a28      	ldr	r2, [pc, #160]	; (800ab1c <TIM_Base_SetConfig+0x128>)
 800aa7a:	4293      	cmp	r3, r2
 800aa7c:	d013      	beq.n	800aaa6 <TIM_Base_SetConfig+0xb2>
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	4a27      	ldr	r2, [pc, #156]	; (800ab20 <TIM_Base_SetConfig+0x12c>)
 800aa82:	4293      	cmp	r3, r2
 800aa84:	d00f      	beq.n	800aaa6 <TIM_Base_SetConfig+0xb2>
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	4a26      	ldr	r2, [pc, #152]	; (800ab24 <TIM_Base_SetConfig+0x130>)
 800aa8a:	4293      	cmp	r3, r2
 800aa8c:	d00b      	beq.n	800aaa6 <TIM_Base_SetConfig+0xb2>
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	4a25      	ldr	r2, [pc, #148]	; (800ab28 <TIM_Base_SetConfig+0x134>)
 800aa92:	4293      	cmp	r3, r2
 800aa94:	d007      	beq.n	800aaa6 <TIM_Base_SetConfig+0xb2>
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	4a24      	ldr	r2, [pc, #144]	; (800ab2c <TIM_Base_SetConfig+0x138>)
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d003      	beq.n	800aaa6 <TIM_Base_SetConfig+0xb2>
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	4a23      	ldr	r2, [pc, #140]	; (800ab30 <TIM_Base_SetConfig+0x13c>)
 800aaa2:	4293      	cmp	r3, r2
 800aaa4:	d108      	bne.n	800aab8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aaac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	68db      	ldr	r3, [r3, #12]
 800aab2:	68fa      	ldr	r2, [r7, #12]
 800aab4:	4313      	orrs	r3, r2
 800aab6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	695b      	ldr	r3, [r3, #20]
 800aac2:	4313      	orrs	r3, r2
 800aac4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	68fa      	ldr	r2, [r7, #12]
 800aaca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aacc:	683b      	ldr	r3, [r7, #0]
 800aace:	689a      	ldr	r2, [r3, #8]
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	681a      	ldr	r2, [r3, #0]
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	4a0a      	ldr	r2, [pc, #40]	; (800ab08 <TIM_Base_SetConfig+0x114>)
 800aae0:	4293      	cmp	r3, r2
 800aae2:	d003      	beq.n	800aaec <TIM_Base_SetConfig+0xf8>
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	4a0c      	ldr	r2, [pc, #48]	; (800ab18 <TIM_Base_SetConfig+0x124>)
 800aae8:	4293      	cmp	r3, r2
 800aaea:	d103      	bne.n	800aaf4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	691a      	ldr	r2, [r3, #16]
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2201      	movs	r2, #1
 800aaf8:	615a      	str	r2, [r3, #20]
}
 800aafa:	bf00      	nop
 800aafc:	3714      	adds	r7, #20
 800aafe:	46bd      	mov	sp, r7
 800ab00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab04:	4770      	bx	lr
 800ab06:	bf00      	nop
 800ab08:	40010000 	.word	0x40010000
 800ab0c:	40000400 	.word	0x40000400
 800ab10:	40000800 	.word	0x40000800
 800ab14:	40000c00 	.word	0x40000c00
 800ab18:	40010400 	.word	0x40010400
 800ab1c:	40014000 	.word	0x40014000
 800ab20:	40014400 	.word	0x40014400
 800ab24:	40014800 	.word	0x40014800
 800ab28:	40001800 	.word	0x40001800
 800ab2c:	40001c00 	.word	0x40001c00
 800ab30:	40002000 	.word	0x40002000

0800ab34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ab34:	b480      	push	{r7}
 800ab36:	b087      	sub	sp, #28
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
 800ab3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6a1b      	ldr	r3, [r3, #32]
 800ab42:	f023 0201 	bic.w	r2, r3, #1
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	6a1b      	ldr	r3, [r3, #32]
 800ab4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	685b      	ldr	r3, [r3, #4]
 800ab54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	699b      	ldr	r3, [r3, #24]
 800ab5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	f023 0303 	bic.w	r3, r3, #3
 800ab6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ab6c:	683b      	ldr	r3, [r7, #0]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	68fa      	ldr	r2, [r7, #12]
 800ab72:	4313      	orrs	r3, r2
 800ab74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ab76:	697b      	ldr	r3, [r7, #20]
 800ab78:	f023 0302 	bic.w	r3, r3, #2
 800ab7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	689b      	ldr	r3, [r3, #8]
 800ab82:	697a      	ldr	r2, [r7, #20]
 800ab84:	4313      	orrs	r3, r2
 800ab86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	4a20      	ldr	r2, [pc, #128]	; (800ac0c <TIM_OC1_SetConfig+0xd8>)
 800ab8c:	4293      	cmp	r3, r2
 800ab8e:	d003      	beq.n	800ab98 <TIM_OC1_SetConfig+0x64>
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	4a1f      	ldr	r2, [pc, #124]	; (800ac10 <TIM_OC1_SetConfig+0xdc>)
 800ab94:	4293      	cmp	r3, r2
 800ab96:	d10c      	bne.n	800abb2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ab98:	697b      	ldr	r3, [r7, #20]
 800ab9a:	f023 0308 	bic.w	r3, r3, #8
 800ab9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	68db      	ldr	r3, [r3, #12]
 800aba4:	697a      	ldr	r2, [r7, #20]
 800aba6:	4313      	orrs	r3, r2
 800aba8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800abaa:	697b      	ldr	r3, [r7, #20]
 800abac:	f023 0304 	bic.w	r3, r3, #4
 800abb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	4a15      	ldr	r2, [pc, #84]	; (800ac0c <TIM_OC1_SetConfig+0xd8>)
 800abb6:	4293      	cmp	r3, r2
 800abb8:	d003      	beq.n	800abc2 <TIM_OC1_SetConfig+0x8e>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	4a14      	ldr	r2, [pc, #80]	; (800ac10 <TIM_OC1_SetConfig+0xdc>)
 800abbe:	4293      	cmp	r3, r2
 800abc0:	d111      	bne.n	800abe6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800abc2:	693b      	ldr	r3, [r7, #16]
 800abc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800abc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800abca:	693b      	ldr	r3, [r7, #16]
 800abcc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800abd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	695b      	ldr	r3, [r3, #20]
 800abd6:	693a      	ldr	r2, [r7, #16]
 800abd8:	4313      	orrs	r3, r2
 800abda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	699b      	ldr	r3, [r3, #24]
 800abe0:	693a      	ldr	r2, [r7, #16]
 800abe2:	4313      	orrs	r3, r2
 800abe4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	693a      	ldr	r2, [r7, #16]
 800abea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	68fa      	ldr	r2, [r7, #12]
 800abf0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	685a      	ldr	r2, [r3, #4]
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	697a      	ldr	r2, [r7, #20]
 800abfe:	621a      	str	r2, [r3, #32]
}
 800ac00:	bf00      	nop
 800ac02:	371c      	adds	r7, #28
 800ac04:	46bd      	mov	sp, r7
 800ac06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0a:	4770      	bx	lr
 800ac0c:	40010000 	.word	0x40010000
 800ac10:	40010400 	.word	0x40010400

0800ac14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ac14:	b480      	push	{r7}
 800ac16:	b087      	sub	sp, #28
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6a1b      	ldr	r3, [r3, #32]
 800ac22:	f023 0210 	bic.w	r2, r3, #16
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6a1b      	ldr	r3, [r3, #32]
 800ac2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	685b      	ldr	r3, [r3, #4]
 800ac34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	699b      	ldr	r3, [r3, #24]
 800ac3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ac42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ac4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	021b      	lsls	r3, r3, #8
 800ac52:	68fa      	ldr	r2, [r7, #12]
 800ac54:	4313      	orrs	r3, r2
 800ac56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ac58:	697b      	ldr	r3, [r7, #20]
 800ac5a:	f023 0320 	bic.w	r3, r3, #32
 800ac5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	689b      	ldr	r3, [r3, #8]
 800ac64:	011b      	lsls	r3, r3, #4
 800ac66:	697a      	ldr	r2, [r7, #20]
 800ac68:	4313      	orrs	r3, r2
 800ac6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	4a22      	ldr	r2, [pc, #136]	; (800acf8 <TIM_OC2_SetConfig+0xe4>)
 800ac70:	4293      	cmp	r3, r2
 800ac72:	d003      	beq.n	800ac7c <TIM_OC2_SetConfig+0x68>
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	4a21      	ldr	r2, [pc, #132]	; (800acfc <TIM_OC2_SetConfig+0xe8>)
 800ac78:	4293      	cmp	r3, r2
 800ac7a:	d10d      	bne.n	800ac98 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ac7c:	697b      	ldr	r3, [r7, #20]
 800ac7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ac82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	68db      	ldr	r3, [r3, #12]
 800ac88:	011b      	lsls	r3, r3, #4
 800ac8a:	697a      	ldr	r2, [r7, #20]
 800ac8c:	4313      	orrs	r3, r2
 800ac8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ac90:	697b      	ldr	r3, [r7, #20]
 800ac92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ac96:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	4a17      	ldr	r2, [pc, #92]	; (800acf8 <TIM_OC2_SetConfig+0xe4>)
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d003      	beq.n	800aca8 <TIM_OC2_SetConfig+0x94>
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	4a16      	ldr	r2, [pc, #88]	; (800acfc <TIM_OC2_SetConfig+0xe8>)
 800aca4:	4293      	cmp	r3, r2
 800aca6:	d113      	bne.n	800acd0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800aca8:	693b      	ldr	r3, [r7, #16]
 800acaa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800acae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800acb0:	693b      	ldr	r3, [r7, #16]
 800acb2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800acb6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	695b      	ldr	r3, [r3, #20]
 800acbc:	009b      	lsls	r3, r3, #2
 800acbe:	693a      	ldr	r2, [r7, #16]
 800acc0:	4313      	orrs	r3, r2
 800acc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800acc4:	683b      	ldr	r3, [r7, #0]
 800acc6:	699b      	ldr	r3, [r3, #24]
 800acc8:	009b      	lsls	r3, r3, #2
 800acca:	693a      	ldr	r2, [r7, #16]
 800accc:	4313      	orrs	r3, r2
 800acce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	693a      	ldr	r2, [r7, #16]
 800acd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	68fa      	ldr	r2, [r7, #12]
 800acda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	685a      	ldr	r2, [r3, #4]
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	697a      	ldr	r2, [r7, #20]
 800ace8:	621a      	str	r2, [r3, #32]
}
 800acea:	bf00      	nop
 800acec:	371c      	adds	r7, #28
 800acee:	46bd      	mov	sp, r7
 800acf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf4:	4770      	bx	lr
 800acf6:	bf00      	nop
 800acf8:	40010000 	.word	0x40010000
 800acfc:	40010400 	.word	0x40010400

0800ad00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ad00:	b480      	push	{r7}
 800ad02:	b087      	sub	sp, #28
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
 800ad08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6a1b      	ldr	r3, [r3, #32]
 800ad0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	6a1b      	ldr	r3, [r3, #32]
 800ad1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	685b      	ldr	r3, [r3, #4]
 800ad20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	69db      	ldr	r3, [r3, #28]
 800ad26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	f023 0303 	bic.w	r3, r3, #3
 800ad36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	68fa      	ldr	r2, [r7, #12]
 800ad3e:	4313      	orrs	r3, r2
 800ad40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ad42:	697b      	ldr	r3, [r7, #20]
 800ad44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ad48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ad4a:	683b      	ldr	r3, [r7, #0]
 800ad4c:	689b      	ldr	r3, [r3, #8]
 800ad4e:	021b      	lsls	r3, r3, #8
 800ad50:	697a      	ldr	r2, [r7, #20]
 800ad52:	4313      	orrs	r3, r2
 800ad54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	4a21      	ldr	r2, [pc, #132]	; (800ade0 <TIM_OC3_SetConfig+0xe0>)
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	d003      	beq.n	800ad66 <TIM_OC3_SetConfig+0x66>
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	4a20      	ldr	r2, [pc, #128]	; (800ade4 <TIM_OC3_SetConfig+0xe4>)
 800ad62:	4293      	cmp	r3, r2
 800ad64:	d10d      	bne.n	800ad82 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ad66:	697b      	ldr	r3, [r7, #20]
 800ad68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ad6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	68db      	ldr	r3, [r3, #12]
 800ad72:	021b      	lsls	r3, r3, #8
 800ad74:	697a      	ldr	r2, [r7, #20]
 800ad76:	4313      	orrs	r3, r2
 800ad78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ad80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	4a16      	ldr	r2, [pc, #88]	; (800ade0 <TIM_OC3_SetConfig+0xe0>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d003      	beq.n	800ad92 <TIM_OC3_SetConfig+0x92>
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	4a15      	ldr	r2, [pc, #84]	; (800ade4 <TIM_OC3_SetConfig+0xe4>)
 800ad8e:	4293      	cmp	r3, r2
 800ad90:	d113      	bne.n	800adba <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ad92:	693b      	ldr	r3, [r7, #16]
 800ad94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ad98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ad9a:	693b      	ldr	r3, [r7, #16]
 800ad9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ada0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	695b      	ldr	r3, [r3, #20]
 800ada6:	011b      	lsls	r3, r3, #4
 800ada8:	693a      	ldr	r2, [r7, #16]
 800adaa:	4313      	orrs	r3, r2
 800adac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	699b      	ldr	r3, [r3, #24]
 800adb2:	011b      	lsls	r3, r3, #4
 800adb4:	693a      	ldr	r2, [r7, #16]
 800adb6:	4313      	orrs	r3, r2
 800adb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	693a      	ldr	r2, [r7, #16]
 800adbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	68fa      	ldr	r2, [r7, #12]
 800adc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	685a      	ldr	r2, [r3, #4]
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	697a      	ldr	r2, [r7, #20]
 800add2:	621a      	str	r2, [r3, #32]
}
 800add4:	bf00      	nop
 800add6:	371c      	adds	r7, #28
 800add8:	46bd      	mov	sp, r7
 800adda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adde:	4770      	bx	lr
 800ade0:	40010000 	.word	0x40010000
 800ade4:	40010400 	.word	0x40010400

0800ade8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ade8:	b480      	push	{r7}
 800adea:	b087      	sub	sp, #28
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
 800adf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	6a1b      	ldr	r3, [r3, #32]
 800adf6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	6a1b      	ldr	r3, [r3, #32]
 800ae02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	685b      	ldr	r3, [r3, #4]
 800ae08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	69db      	ldr	r3, [r3, #28]
 800ae0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ae1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	021b      	lsls	r3, r3, #8
 800ae26:	68fa      	ldr	r2, [r7, #12]
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ae2c:	693b      	ldr	r3, [r7, #16]
 800ae2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ae32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	689b      	ldr	r3, [r3, #8]
 800ae38:	031b      	lsls	r3, r3, #12
 800ae3a:	693a      	ldr	r2, [r7, #16]
 800ae3c:	4313      	orrs	r3, r2
 800ae3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	4a12      	ldr	r2, [pc, #72]	; (800ae8c <TIM_OC4_SetConfig+0xa4>)
 800ae44:	4293      	cmp	r3, r2
 800ae46:	d003      	beq.n	800ae50 <TIM_OC4_SetConfig+0x68>
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	4a11      	ldr	r2, [pc, #68]	; (800ae90 <TIM_OC4_SetConfig+0xa8>)
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d109      	bne.n	800ae64 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ae50:	697b      	ldr	r3, [r7, #20]
 800ae52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ae56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	695b      	ldr	r3, [r3, #20]
 800ae5c:	019b      	lsls	r3, r3, #6
 800ae5e:	697a      	ldr	r2, [r7, #20]
 800ae60:	4313      	orrs	r3, r2
 800ae62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	697a      	ldr	r2, [r7, #20]
 800ae68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	68fa      	ldr	r2, [r7, #12]
 800ae6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ae70:	683b      	ldr	r3, [r7, #0]
 800ae72:	685a      	ldr	r2, [r3, #4]
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	693a      	ldr	r2, [r7, #16]
 800ae7c:	621a      	str	r2, [r3, #32]
}
 800ae7e:	bf00      	nop
 800ae80:	371c      	adds	r7, #28
 800ae82:	46bd      	mov	sp, r7
 800ae84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae88:	4770      	bx	lr
 800ae8a:	bf00      	nop
 800ae8c:	40010000 	.word	0x40010000
 800ae90:	40010400 	.word	0x40010400

0800ae94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ae94:	b480      	push	{r7}
 800ae96:	b087      	sub	sp, #28
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	60f8      	str	r0, [r7, #12]
 800ae9c:	60b9      	str	r1, [r7, #8]
 800ae9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	f003 031f 	and.w	r3, r3, #31
 800aea6:	2201      	movs	r2, #1
 800aea8:	fa02 f303 	lsl.w	r3, r2, r3
 800aeac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	6a1a      	ldr	r2, [r3, #32]
 800aeb2:	697b      	ldr	r3, [r7, #20]
 800aeb4:	43db      	mvns	r3, r3
 800aeb6:	401a      	ands	r2, r3
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	6a1a      	ldr	r2, [r3, #32]
 800aec0:	68bb      	ldr	r3, [r7, #8]
 800aec2:	f003 031f 	and.w	r3, r3, #31
 800aec6:	6879      	ldr	r1, [r7, #4]
 800aec8:	fa01 f303 	lsl.w	r3, r1, r3
 800aecc:	431a      	orrs	r2, r3
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	621a      	str	r2, [r3, #32]
}
 800aed2:	bf00      	nop
 800aed4:	371c      	adds	r7, #28
 800aed6:	46bd      	mov	sp, r7
 800aed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aedc:	4770      	bx	lr
	...

0800aee0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aee0:	b480      	push	{r7}
 800aee2:	b085      	sub	sp, #20
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
 800aee8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aef0:	2b01      	cmp	r3, #1
 800aef2:	d101      	bne.n	800aef8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aef4:	2302      	movs	r3, #2
 800aef6:	e05a      	b.n	800afae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	2201      	movs	r2, #1
 800aefc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	2202      	movs	r2, #2
 800af04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	685b      	ldr	r3, [r3, #4]
 800af0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	689b      	ldr	r3, [r3, #8]
 800af16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	68fa      	ldr	r2, [r7, #12]
 800af26:	4313      	orrs	r3, r2
 800af28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	68fa      	ldr	r2, [r7, #12]
 800af30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	4a21      	ldr	r2, [pc, #132]	; (800afbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800af38:	4293      	cmp	r3, r2
 800af3a:	d022      	beq.n	800af82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af44:	d01d      	beq.n	800af82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	4a1d      	ldr	r2, [pc, #116]	; (800afc0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800af4c:	4293      	cmp	r3, r2
 800af4e:	d018      	beq.n	800af82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	4a1b      	ldr	r2, [pc, #108]	; (800afc4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800af56:	4293      	cmp	r3, r2
 800af58:	d013      	beq.n	800af82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	4a1a      	ldr	r2, [pc, #104]	; (800afc8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800af60:	4293      	cmp	r3, r2
 800af62:	d00e      	beq.n	800af82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	4a18      	ldr	r2, [pc, #96]	; (800afcc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800af6a:	4293      	cmp	r3, r2
 800af6c:	d009      	beq.n	800af82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	4a17      	ldr	r2, [pc, #92]	; (800afd0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800af74:	4293      	cmp	r3, r2
 800af76:	d004      	beq.n	800af82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	4a15      	ldr	r2, [pc, #84]	; (800afd4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800af7e:	4293      	cmp	r3, r2
 800af80:	d10c      	bne.n	800af9c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800af88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800af8a:	683b      	ldr	r3, [r7, #0]
 800af8c:	685b      	ldr	r3, [r3, #4]
 800af8e:	68ba      	ldr	r2, [r7, #8]
 800af90:	4313      	orrs	r3, r2
 800af92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	68ba      	ldr	r2, [r7, #8]
 800af9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2201      	movs	r2, #1
 800afa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2200      	movs	r2, #0
 800afa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800afac:	2300      	movs	r3, #0
}
 800afae:	4618      	mov	r0, r3
 800afb0:	3714      	adds	r7, #20
 800afb2:	46bd      	mov	sp, r7
 800afb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb8:	4770      	bx	lr
 800afba:	bf00      	nop
 800afbc:	40010000 	.word	0x40010000
 800afc0:	40000400 	.word	0x40000400
 800afc4:	40000800 	.word	0x40000800
 800afc8:	40000c00 	.word	0x40000c00
 800afcc:	40010400 	.word	0x40010400
 800afd0:	40014000 	.word	0x40014000
 800afd4:	40001800 	.word	0x40001800

0800afd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800afd8:	b480      	push	{r7}
 800afda:	b083      	sub	sp, #12
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800afe0:	bf00      	nop
 800afe2:	370c      	adds	r7, #12
 800afe4:	46bd      	mov	sp, r7
 800afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afea:	4770      	bx	lr

0800afec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800afec:	b480      	push	{r7}
 800afee:	b083      	sub	sp, #12
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aff4:	bf00      	nop
 800aff6:	370c      	adds	r7, #12
 800aff8:	46bd      	mov	sp, r7
 800affa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affe:	4770      	bx	lr

0800b000 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b082      	sub	sp, #8
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d101      	bne.n	800b012 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b00e:	2301      	movs	r3, #1
 800b010:	e03f      	b.n	800b092 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b018:	b2db      	uxtb	r3, r3
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d106      	bne.n	800b02c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	2200      	movs	r2, #0
 800b022:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	f7fa fe5e 	bl	8005ce8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2224      	movs	r2, #36	; 0x24
 800b030:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	68da      	ldr	r2, [r3, #12]
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b042:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b044:	6878      	ldr	r0, [r7, #4]
 800b046:	f000 f90b 	bl	800b260 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	691a      	ldr	r2, [r3, #16]
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b058:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	695a      	ldr	r2, [r3, #20]
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b068:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	68da      	ldr	r2, [r3, #12]
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b078:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	2200      	movs	r2, #0
 800b07e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2220      	movs	r2, #32
 800b084:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2220      	movs	r2, #32
 800b08c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800b090:	2300      	movs	r3, #0
}
 800b092:	4618      	mov	r0, r3
 800b094:	3708      	adds	r7, #8
 800b096:	46bd      	mov	sp, r7
 800b098:	bd80      	pop	{r7, pc}

0800b09a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b09a:	b580      	push	{r7, lr}
 800b09c:	b088      	sub	sp, #32
 800b09e:	af02      	add	r7, sp, #8
 800b0a0:	60f8      	str	r0, [r7, #12]
 800b0a2:	60b9      	str	r1, [r7, #8]
 800b0a4:	603b      	str	r3, [r7, #0]
 800b0a6:	4613      	mov	r3, r2
 800b0a8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b0b4:	b2db      	uxtb	r3, r3
 800b0b6:	2b20      	cmp	r3, #32
 800b0b8:	f040 8083 	bne.w	800b1c2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d002      	beq.n	800b0c8 <HAL_UART_Transmit+0x2e>
 800b0c2:	88fb      	ldrh	r3, [r7, #6]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d101      	bne.n	800b0cc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	e07b      	b.n	800b1c4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b0d2:	2b01      	cmp	r3, #1
 800b0d4:	d101      	bne.n	800b0da <HAL_UART_Transmit+0x40>
 800b0d6:	2302      	movs	r3, #2
 800b0d8:	e074      	b.n	800b1c4 <HAL_UART_Transmit+0x12a>
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	2201      	movs	r2, #1
 800b0de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	2221      	movs	r2, #33	; 0x21
 800b0ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800b0f0:	f7fa ff98 	bl	8006024 <HAL_GetTick>
 800b0f4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	88fa      	ldrh	r2, [r7, #6]
 800b0fa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	88fa      	ldrh	r2, [r7, #6]
 800b100:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	2200      	movs	r2, #0
 800b106:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800b10a:	e042      	b.n	800b192 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b110:	b29b      	uxth	r3, r3
 800b112:	3b01      	subs	r3, #1
 800b114:	b29a      	uxth	r2, r3
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	689b      	ldr	r3, [r3, #8]
 800b11e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b122:	d122      	bne.n	800b16a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	9300      	str	r3, [sp, #0]
 800b128:	697b      	ldr	r3, [r7, #20]
 800b12a:	2200      	movs	r2, #0
 800b12c:	2180      	movs	r1, #128	; 0x80
 800b12e:	68f8      	ldr	r0, [r7, #12]
 800b130:	f000 f84c 	bl	800b1cc <UART_WaitOnFlagUntilTimeout>
 800b134:	4603      	mov	r3, r0
 800b136:	2b00      	cmp	r3, #0
 800b138:	d001      	beq.n	800b13e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800b13a:	2303      	movs	r3, #3
 800b13c:	e042      	b.n	800b1c4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800b13e:	68bb      	ldr	r3, [r7, #8]
 800b140:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	881b      	ldrh	r3, [r3, #0]
 800b146:	461a      	mov	r2, r3
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b150:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	691b      	ldr	r3, [r3, #16]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d103      	bne.n	800b162 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800b15a:	68bb      	ldr	r3, [r7, #8]
 800b15c:	3302      	adds	r3, #2
 800b15e:	60bb      	str	r3, [r7, #8]
 800b160:	e017      	b.n	800b192 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	3301      	adds	r3, #1
 800b166:	60bb      	str	r3, [r7, #8]
 800b168:	e013      	b.n	800b192 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b16a:	683b      	ldr	r3, [r7, #0]
 800b16c:	9300      	str	r3, [sp, #0]
 800b16e:	697b      	ldr	r3, [r7, #20]
 800b170:	2200      	movs	r2, #0
 800b172:	2180      	movs	r1, #128	; 0x80
 800b174:	68f8      	ldr	r0, [r7, #12]
 800b176:	f000 f829 	bl	800b1cc <UART_WaitOnFlagUntilTimeout>
 800b17a:	4603      	mov	r3, r0
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d001      	beq.n	800b184 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800b180:	2303      	movs	r3, #3
 800b182:	e01f      	b.n	800b1c4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800b184:	68bb      	ldr	r3, [r7, #8]
 800b186:	1c5a      	adds	r2, r3, #1
 800b188:	60ba      	str	r2, [r7, #8]
 800b18a:	781a      	ldrb	r2, [r3, #0]
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b196:	b29b      	uxth	r3, r3
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d1b7      	bne.n	800b10c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b19c:	683b      	ldr	r3, [r7, #0]
 800b19e:	9300      	str	r3, [sp, #0]
 800b1a0:	697b      	ldr	r3, [r7, #20]
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	2140      	movs	r1, #64	; 0x40
 800b1a6:	68f8      	ldr	r0, [r7, #12]
 800b1a8:	f000 f810 	bl	800b1cc <UART_WaitOnFlagUntilTimeout>
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d001      	beq.n	800b1b6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800b1b2:	2303      	movs	r3, #3
 800b1b4:	e006      	b.n	800b1c4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	2220      	movs	r2, #32
 800b1ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800b1be:	2300      	movs	r3, #0
 800b1c0:	e000      	b.n	800b1c4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800b1c2:	2302      	movs	r3, #2
  }
}
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	3718      	adds	r7, #24
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	bd80      	pop	{r7, pc}

0800b1cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b084      	sub	sp, #16
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	60f8      	str	r0, [r7, #12]
 800b1d4:	60b9      	str	r1, [r7, #8]
 800b1d6:	603b      	str	r3, [r7, #0]
 800b1d8:	4613      	mov	r3, r2
 800b1da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b1dc:	e02c      	b.n	800b238 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b1de:	69bb      	ldr	r3, [r7, #24]
 800b1e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1e4:	d028      	beq.n	800b238 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b1e6:	69bb      	ldr	r3, [r7, #24]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d007      	beq.n	800b1fc <UART_WaitOnFlagUntilTimeout+0x30>
 800b1ec:	f7fa ff1a 	bl	8006024 <HAL_GetTick>
 800b1f0:	4602      	mov	r2, r0
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	1ad3      	subs	r3, r2, r3
 800b1f6:	69ba      	ldr	r2, [r7, #24]
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d21d      	bcs.n	800b238 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	68da      	ldr	r2, [r3, #12]
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b20a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	695a      	ldr	r2, [r3, #20]
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	f022 0201 	bic.w	r2, r2, #1
 800b21a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	2220      	movs	r2, #32
 800b220:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	2220      	movs	r2, #32
 800b228:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	2200      	movs	r2, #0
 800b230:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800b234:	2303      	movs	r3, #3
 800b236:	e00f      	b.n	800b258 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	681a      	ldr	r2, [r3, #0]
 800b23e:	68bb      	ldr	r3, [r7, #8]
 800b240:	4013      	ands	r3, r2
 800b242:	68ba      	ldr	r2, [r7, #8]
 800b244:	429a      	cmp	r2, r3
 800b246:	bf0c      	ite	eq
 800b248:	2301      	moveq	r3, #1
 800b24a:	2300      	movne	r3, #0
 800b24c:	b2db      	uxtb	r3, r3
 800b24e:	461a      	mov	r2, r3
 800b250:	79fb      	ldrb	r3, [r7, #7]
 800b252:	429a      	cmp	r2, r3
 800b254:	d0c3      	beq.n	800b1de <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b256:	2300      	movs	r3, #0
}
 800b258:	4618      	mov	r0, r3
 800b25a:	3710      	adds	r7, #16
 800b25c:	46bd      	mov	sp, r7
 800b25e:	bd80      	pop	{r7, pc}

0800b260 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b264:	b0bd      	sub	sp, #244	; 0xf4
 800b266:	af00      	add	r7, sp, #0
 800b268:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b26c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	691b      	ldr	r3, [r3, #16]
 800b274:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b278:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b27c:	68d9      	ldr	r1, [r3, #12]
 800b27e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b282:	681a      	ldr	r2, [r3, #0]
 800b284:	ea40 0301 	orr.w	r3, r0, r1
 800b288:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b28a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b28e:	689a      	ldr	r2, [r3, #8]
 800b290:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b294:	691b      	ldr	r3, [r3, #16]
 800b296:	431a      	orrs	r2, r3
 800b298:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b29c:	695b      	ldr	r3, [r3, #20]
 800b29e:	431a      	orrs	r2, r3
 800b2a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2a4:	69db      	ldr	r3, [r3, #28]
 800b2a6:	4313      	orrs	r3, r2
 800b2a8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800b2ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	68db      	ldr	r3, [r3, #12]
 800b2b4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b2b8:	f021 010c 	bic.w	r1, r1, #12
 800b2bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2c0:	681a      	ldr	r2, [r3, #0]
 800b2c2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800b2c6:	430b      	orrs	r3, r1
 800b2c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b2ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	695b      	ldr	r3, [r3, #20]
 800b2d2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b2d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2da:	6999      	ldr	r1, [r3, #24]
 800b2dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2e0:	681a      	ldr	r2, [r3, #0]
 800b2e2:	ea40 0301 	orr.w	r3, r0, r1
 800b2e6:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b2e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2ec:	69db      	ldr	r3, [r3, #28]
 800b2ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b2f2:	f040 81a5 	bne.w	800b640 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b2f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2fa:	681a      	ldr	r2, [r3, #0]
 800b2fc:	4bcd      	ldr	r3, [pc, #820]	; (800b634 <UART_SetConfig+0x3d4>)
 800b2fe:	429a      	cmp	r2, r3
 800b300:	d006      	beq.n	800b310 <UART_SetConfig+0xb0>
 800b302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b306:	681a      	ldr	r2, [r3, #0]
 800b308:	4bcb      	ldr	r3, [pc, #812]	; (800b638 <UART_SetConfig+0x3d8>)
 800b30a:	429a      	cmp	r2, r3
 800b30c:	f040 80cb 	bne.w	800b4a6 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b310:	f7fd fef2 	bl	80090f8 <HAL_RCC_GetPCLK2Freq>
 800b314:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b318:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b31c:	461c      	mov	r4, r3
 800b31e:	f04f 0500 	mov.w	r5, #0
 800b322:	4622      	mov	r2, r4
 800b324:	462b      	mov	r3, r5
 800b326:	1891      	adds	r1, r2, r2
 800b328:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800b32c:	415b      	adcs	r3, r3
 800b32e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b332:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800b336:	1912      	adds	r2, r2, r4
 800b338:	eb45 0303 	adc.w	r3, r5, r3
 800b33c:	f04f 0000 	mov.w	r0, #0
 800b340:	f04f 0100 	mov.w	r1, #0
 800b344:	00d9      	lsls	r1, r3, #3
 800b346:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b34a:	00d0      	lsls	r0, r2, #3
 800b34c:	4602      	mov	r2, r0
 800b34e:	460b      	mov	r3, r1
 800b350:	1911      	adds	r1, r2, r4
 800b352:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800b356:	416b      	adcs	r3, r5
 800b358:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b35c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b360:	685b      	ldr	r3, [r3, #4]
 800b362:	461a      	mov	r2, r3
 800b364:	f04f 0300 	mov.w	r3, #0
 800b368:	1891      	adds	r1, r2, r2
 800b36a:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800b36e:	415b      	adcs	r3, r3
 800b370:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b374:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800b378:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800b37c:	f7f5 fc44 	bl	8000c08 <__aeabi_uldivmod>
 800b380:	4602      	mov	r2, r0
 800b382:	460b      	mov	r3, r1
 800b384:	4bad      	ldr	r3, [pc, #692]	; (800b63c <UART_SetConfig+0x3dc>)
 800b386:	fba3 2302 	umull	r2, r3, r3, r2
 800b38a:	095b      	lsrs	r3, r3, #5
 800b38c:	011e      	lsls	r6, r3, #4
 800b38e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b392:	461c      	mov	r4, r3
 800b394:	f04f 0500 	mov.w	r5, #0
 800b398:	4622      	mov	r2, r4
 800b39a:	462b      	mov	r3, r5
 800b39c:	1891      	adds	r1, r2, r2
 800b39e:	67b9      	str	r1, [r7, #120]	; 0x78
 800b3a0:	415b      	adcs	r3, r3
 800b3a2:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b3a4:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800b3a8:	1912      	adds	r2, r2, r4
 800b3aa:	eb45 0303 	adc.w	r3, r5, r3
 800b3ae:	f04f 0000 	mov.w	r0, #0
 800b3b2:	f04f 0100 	mov.w	r1, #0
 800b3b6:	00d9      	lsls	r1, r3, #3
 800b3b8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b3bc:	00d0      	lsls	r0, r2, #3
 800b3be:	4602      	mov	r2, r0
 800b3c0:	460b      	mov	r3, r1
 800b3c2:	1911      	adds	r1, r2, r4
 800b3c4:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800b3c8:	416b      	adcs	r3, r5
 800b3ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b3ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b3d2:	685b      	ldr	r3, [r3, #4]
 800b3d4:	461a      	mov	r2, r3
 800b3d6:	f04f 0300 	mov.w	r3, #0
 800b3da:	1891      	adds	r1, r2, r2
 800b3dc:	6739      	str	r1, [r7, #112]	; 0x70
 800b3de:	415b      	adcs	r3, r3
 800b3e0:	677b      	str	r3, [r7, #116]	; 0x74
 800b3e2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800b3e6:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800b3ea:	f7f5 fc0d 	bl	8000c08 <__aeabi_uldivmod>
 800b3ee:	4602      	mov	r2, r0
 800b3f0:	460b      	mov	r3, r1
 800b3f2:	4b92      	ldr	r3, [pc, #584]	; (800b63c <UART_SetConfig+0x3dc>)
 800b3f4:	fba3 1302 	umull	r1, r3, r3, r2
 800b3f8:	095b      	lsrs	r3, r3, #5
 800b3fa:	2164      	movs	r1, #100	; 0x64
 800b3fc:	fb01 f303 	mul.w	r3, r1, r3
 800b400:	1ad3      	subs	r3, r2, r3
 800b402:	00db      	lsls	r3, r3, #3
 800b404:	3332      	adds	r3, #50	; 0x32
 800b406:	4a8d      	ldr	r2, [pc, #564]	; (800b63c <UART_SetConfig+0x3dc>)
 800b408:	fba2 2303 	umull	r2, r3, r2, r3
 800b40c:	095b      	lsrs	r3, r3, #5
 800b40e:	005b      	lsls	r3, r3, #1
 800b410:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b414:	441e      	add	r6, r3
 800b416:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b41a:	4618      	mov	r0, r3
 800b41c:	f04f 0100 	mov.w	r1, #0
 800b420:	4602      	mov	r2, r0
 800b422:	460b      	mov	r3, r1
 800b424:	1894      	adds	r4, r2, r2
 800b426:	66bc      	str	r4, [r7, #104]	; 0x68
 800b428:	415b      	adcs	r3, r3
 800b42a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b42c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800b430:	1812      	adds	r2, r2, r0
 800b432:	eb41 0303 	adc.w	r3, r1, r3
 800b436:	f04f 0400 	mov.w	r4, #0
 800b43a:	f04f 0500 	mov.w	r5, #0
 800b43e:	00dd      	lsls	r5, r3, #3
 800b440:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b444:	00d4      	lsls	r4, r2, #3
 800b446:	4622      	mov	r2, r4
 800b448:	462b      	mov	r3, r5
 800b44a:	1814      	adds	r4, r2, r0
 800b44c:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800b450:	414b      	adcs	r3, r1
 800b452:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b45a:	685b      	ldr	r3, [r3, #4]
 800b45c:	461a      	mov	r2, r3
 800b45e:	f04f 0300 	mov.w	r3, #0
 800b462:	1891      	adds	r1, r2, r2
 800b464:	6639      	str	r1, [r7, #96]	; 0x60
 800b466:	415b      	adcs	r3, r3
 800b468:	667b      	str	r3, [r7, #100]	; 0x64
 800b46a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800b46e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b472:	f7f5 fbc9 	bl	8000c08 <__aeabi_uldivmod>
 800b476:	4602      	mov	r2, r0
 800b478:	460b      	mov	r3, r1
 800b47a:	4b70      	ldr	r3, [pc, #448]	; (800b63c <UART_SetConfig+0x3dc>)
 800b47c:	fba3 1302 	umull	r1, r3, r3, r2
 800b480:	095b      	lsrs	r3, r3, #5
 800b482:	2164      	movs	r1, #100	; 0x64
 800b484:	fb01 f303 	mul.w	r3, r1, r3
 800b488:	1ad3      	subs	r3, r2, r3
 800b48a:	00db      	lsls	r3, r3, #3
 800b48c:	3332      	adds	r3, #50	; 0x32
 800b48e:	4a6b      	ldr	r2, [pc, #428]	; (800b63c <UART_SetConfig+0x3dc>)
 800b490:	fba2 2303 	umull	r2, r3, r2, r3
 800b494:	095b      	lsrs	r3, r3, #5
 800b496:	f003 0207 	and.w	r2, r3, #7
 800b49a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	4432      	add	r2, r6
 800b4a2:	609a      	str	r2, [r3, #8]
 800b4a4:	e26d      	b.n	800b982 <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b4a6:	f7fd fe13 	bl	80090d0 <HAL_RCC_GetPCLK1Freq>
 800b4aa:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b4ae:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b4b2:	461c      	mov	r4, r3
 800b4b4:	f04f 0500 	mov.w	r5, #0
 800b4b8:	4622      	mov	r2, r4
 800b4ba:	462b      	mov	r3, r5
 800b4bc:	1891      	adds	r1, r2, r2
 800b4be:	65b9      	str	r1, [r7, #88]	; 0x58
 800b4c0:	415b      	adcs	r3, r3
 800b4c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b4c4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b4c8:	1912      	adds	r2, r2, r4
 800b4ca:	eb45 0303 	adc.w	r3, r5, r3
 800b4ce:	f04f 0000 	mov.w	r0, #0
 800b4d2:	f04f 0100 	mov.w	r1, #0
 800b4d6:	00d9      	lsls	r1, r3, #3
 800b4d8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b4dc:	00d0      	lsls	r0, r2, #3
 800b4de:	4602      	mov	r2, r0
 800b4e0:	460b      	mov	r3, r1
 800b4e2:	1911      	adds	r1, r2, r4
 800b4e4:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800b4e8:	416b      	adcs	r3, r5
 800b4ea:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b4ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4f2:	685b      	ldr	r3, [r3, #4]
 800b4f4:	461a      	mov	r2, r3
 800b4f6:	f04f 0300 	mov.w	r3, #0
 800b4fa:	1891      	adds	r1, r2, r2
 800b4fc:	6539      	str	r1, [r7, #80]	; 0x50
 800b4fe:	415b      	adcs	r3, r3
 800b500:	657b      	str	r3, [r7, #84]	; 0x54
 800b502:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b506:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800b50a:	f7f5 fb7d 	bl	8000c08 <__aeabi_uldivmod>
 800b50e:	4602      	mov	r2, r0
 800b510:	460b      	mov	r3, r1
 800b512:	4b4a      	ldr	r3, [pc, #296]	; (800b63c <UART_SetConfig+0x3dc>)
 800b514:	fba3 2302 	umull	r2, r3, r3, r2
 800b518:	095b      	lsrs	r3, r3, #5
 800b51a:	011e      	lsls	r6, r3, #4
 800b51c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b520:	461c      	mov	r4, r3
 800b522:	f04f 0500 	mov.w	r5, #0
 800b526:	4622      	mov	r2, r4
 800b528:	462b      	mov	r3, r5
 800b52a:	1891      	adds	r1, r2, r2
 800b52c:	64b9      	str	r1, [r7, #72]	; 0x48
 800b52e:	415b      	adcs	r3, r3
 800b530:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b532:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b536:	1912      	adds	r2, r2, r4
 800b538:	eb45 0303 	adc.w	r3, r5, r3
 800b53c:	f04f 0000 	mov.w	r0, #0
 800b540:	f04f 0100 	mov.w	r1, #0
 800b544:	00d9      	lsls	r1, r3, #3
 800b546:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b54a:	00d0      	lsls	r0, r2, #3
 800b54c:	4602      	mov	r2, r0
 800b54e:	460b      	mov	r3, r1
 800b550:	1911      	adds	r1, r2, r4
 800b552:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800b556:	416b      	adcs	r3, r5
 800b558:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b55c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b560:	685b      	ldr	r3, [r3, #4]
 800b562:	461a      	mov	r2, r3
 800b564:	f04f 0300 	mov.w	r3, #0
 800b568:	1891      	adds	r1, r2, r2
 800b56a:	6439      	str	r1, [r7, #64]	; 0x40
 800b56c:	415b      	adcs	r3, r3
 800b56e:	647b      	str	r3, [r7, #68]	; 0x44
 800b570:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b574:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800b578:	f7f5 fb46 	bl	8000c08 <__aeabi_uldivmod>
 800b57c:	4602      	mov	r2, r0
 800b57e:	460b      	mov	r3, r1
 800b580:	4b2e      	ldr	r3, [pc, #184]	; (800b63c <UART_SetConfig+0x3dc>)
 800b582:	fba3 1302 	umull	r1, r3, r3, r2
 800b586:	095b      	lsrs	r3, r3, #5
 800b588:	2164      	movs	r1, #100	; 0x64
 800b58a:	fb01 f303 	mul.w	r3, r1, r3
 800b58e:	1ad3      	subs	r3, r2, r3
 800b590:	00db      	lsls	r3, r3, #3
 800b592:	3332      	adds	r3, #50	; 0x32
 800b594:	4a29      	ldr	r2, [pc, #164]	; (800b63c <UART_SetConfig+0x3dc>)
 800b596:	fba2 2303 	umull	r2, r3, r2, r3
 800b59a:	095b      	lsrs	r3, r3, #5
 800b59c:	005b      	lsls	r3, r3, #1
 800b59e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b5a2:	441e      	add	r6, r3
 800b5a4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	f04f 0100 	mov.w	r1, #0
 800b5ae:	4602      	mov	r2, r0
 800b5b0:	460b      	mov	r3, r1
 800b5b2:	1894      	adds	r4, r2, r2
 800b5b4:	63bc      	str	r4, [r7, #56]	; 0x38
 800b5b6:	415b      	adcs	r3, r3
 800b5b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b5ba:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b5be:	1812      	adds	r2, r2, r0
 800b5c0:	eb41 0303 	adc.w	r3, r1, r3
 800b5c4:	f04f 0400 	mov.w	r4, #0
 800b5c8:	f04f 0500 	mov.w	r5, #0
 800b5cc:	00dd      	lsls	r5, r3, #3
 800b5ce:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b5d2:	00d4      	lsls	r4, r2, #3
 800b5d4:	4622      	mov	r2, r4
 800b5d6:	462b      	mov	r3, r5
 800b5d8:	1814      	adds	r4, r2, r0
 800b5da:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800b5de:	414b      	adcs	r3, r1
 800b5e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b5e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b5e8:	685b      	ldr	r3, [r3, #4]
 800b5ea:	461a      	mov	r2, r3
 800b5ec:	f04f 0300 	mov.w	r3, #0
 800b5f0:	1891      	adds	r1, r2, r2
 800b5f2:	6339      	str	r1, [r7, #48]	; 0x30
 800b5f4:	415b      	adcs	r3, r3
 800b5f6:	637b      	str	r3, [r7, #52]	; 0x34
 800b5f8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800b5fc:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b600:	f7f5 fb02 	bl	8000c08 <__aeabi_uldivmod>
 800b604:	4602      	mov	r2, r0
 800b606:	460b      	mov	r3, r1
 800b608:	4b0c      	ldr	r3, [pc, #48]	; (800b63c <UART_SetConfig+0x3dc>)
 800b60a:	fba3 1302 	umull	r1, r3, r3, r2
 800b60e:	095b      	lsrs	r3, r3, #5
 800b610:	2164      	movs	r1, #100	; 0x64
 800b612:	fb01 f303 	mul.w	r3, r1, r3
 800b616:	1ad3      	subs	r3, r2, r3
 800b618:	00db      	lsls	r3, r3, #3
 800b61a:	3332      	adds	r3, #50	; 0x32
 800b61c:	4a07      	ldr	r2, [pc, #28]	; (800b63c <UART_SetConfig+0x3dc>)
 800b61e:	fba2 2303 	umull	r2, r3, r2, r3
 800b622:	095b      	lsrs	r3, r3, #5
 800b624:	f003 0207 	and.w	r2, r3, #7
 800b628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	4432      	add	r2, r6
 800b630:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800b632:	e1a6      	b.n	800b982 <UART_SetConfig+0x722>
 800b634:	40011000 	.word	0x40011000
 800b638:	40011400 	.word	0x40011400
 800b63c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b640:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b644:	681a      	ldr	r2, [r3, #0]
 800b646:	4bd1      	ldr	r3, [pc, #836]	; (800b98c <UART_SetConfig+0x72c>)
 800b648:	429a      	cmp	r2, r3
 800b64a:	d006      	beq.n	800b65a <UART_SetConfig+0x3fa>
 800b64c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b650:	681a      	ldr	r2, [r3, #0]
 800b652:	4bcf      	ldr	r3, [pc, #828]	; (800b990 <UART_SetConfig+0x730>)
 800b654:	429a      	cmp	r2, r3
 800b656:	f040 80ca 	bne.w	800b7ee <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 800b65a:	f7fd fd4d 	bl	80090f8 <HAL_RCC_GetPCLK2Freq>
 800b65e:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b662:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b666:	461c      	mov	r4, r3
 800b668:	f04f 0500 	mov.w	r5, #0
 800b66c:	4622      	mov	r2, r4
 800b66e:	462b      	mov	r3, r5
 800b670:	1891      	adds	r1, r2, r2
 800b672:	62b9      	str	r1, [r7, #40]	; 0x28
 800b674:	415b      	adcs	r3, r3
 800b676:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b678:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b67c:	1912      	adds	r2, r2, r4
 800b67e:	eb45 0303 	adc.w	r3, r5, r3
 800b682:	f04f 0000 	mov.w	r0, #0
 800b686:	f04f 0100 	mov.w	r1, #0
 800b68a:	00d9      	lsls	r1, r3, #3
 800b68c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b690:	00d0      	lsls	r0, r2, #3
 800b692:	4602      	mov	r2, r0
 800b694:	460b      	mov	r3, r1
 800b696:	eb12 0a04 	adds.w	sl, r2, r4
 800b69a:	eb43 0b05 	adc.w	fp, r3, r5
 800b69e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6a2:	685b      	ldr	r3, [r3, #4]
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	f04f 0100 	mov.w	r1, #0
 800b6aa:	f04f 0200 	mov.w	r2, #0
 800b6ae:	f04f 0300 	mov.w	r3, #0
 800b6b2:	008b      	lsls	r3, r1, #2
 800b6b4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b6b8:	0082      	lsls	r2, r0, #2
 800b6ba:	4650      	mov	r0, sl
 800b6bc:	4659      	mov	r1, fp
 800b6be:	f7f5 faa3 	bl	8000c08 <__aeabi_uldivmod>
 800b6c2:	4602      	mov	r2, r0
 800b6c4:	460b      	mov	r3, r1
 800b6c6:	4bb3      	ldr	r3, [pc, #716]	; (800b994 <UART_SetConfig+0x734>)
 800b6c8:	fba3 2302 	umull	r2, r3, r3, r2
 800b6cc:	095b      	lsrs	r3, r3, #5
 800b6ce:	011e      	lsls	r6, r3, #4
 800b6d0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	f04f 0100 	mov.w	r1, #0
 800b6da:	4602      	mov	r2, r0
 800b6dc:	460b      	mov	r3, r1
 800b6de:	1894      	adds	r4, r2, r2
 800b6e0:	623c      	str	r4, [r7, #32]
 800b6e2:	415b      	adcs	r3, r3
 800b6e4:	627b      	str	r3, [r7, #36]	; 0x24
 800b6e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b6ea:	1812      	adds	r2, r2, r0
 800b6ec:	eb41 0303 	adc.w	r3, r1, r3
 800b6f0:	f04f 0400 	mov.w	r4, #0
 800b6f4:	f04f 0500 	mov.w	r5, #0
 800b6f8:	00dd      	lsls	r5, r3, #3
 800b6fa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b6fe:	00d4      	lsls	r4, r2, #3
 800b700:	4622      	mov	r2, r4
 800b702:	462b      	mov	r3, r5
 800b704:	1814      	adds	r4, r2, r0
 800b706:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800b70a:	414b      	adcs	r3, r1
 800b70c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b710:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b714:	685b      	ldr	r3, [r3, #4]
 800b716:	4618      	mov	r0, r3
 800b718:	f04f 0100 	mov.w	r1, #0
 800b71c:	f04f 0200 	mov.w	r2, #0
 800b720:	f04f 0300 	mov.w	r3, #0
 800b724:	008b      	lsls	r3, r1, #2
 800b726:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b72a:	0082      	lsls	r2, r0, #2
 800b72c:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800b730:	f7f5 fa6a 	bl	8000c08 <__aeabi_uldivmod>
 800b734:	4602      	mov	r2, r0
 800b736:	460b      	mov	r3, r1
 800b738:	4b96      	ldr	r3, [pc, #600]	; (800b994 <UART_SetConfig+0x734>)
 800b73a:	fba3 1302 	umull	r1, r3, r3, r2
 800b73e:	095b      	lsrs	r3, r3, #5
 800b740:	2164      	movs	r1, #100	; 0x64
 800b742:	fb01 f303 	mul.w	r3, r1, r3
 800b746:	1ad3      	subs	r3, r2, r3
 800b748:	011b      	lsls	r3, r3, #4
 800b74a:	3332      	adds	r3, #50	; 0x32
 800b74c:	4a91      	ldr	r2, [pc, #580]	; (800b994 <UART_SetConfig+0x734>)
 800b74e:	fba2 2303 	umull	r2, r3, r2, r3
 800b752:	095b      	lsrs	r3, r3, #5
 800b754:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b758:	441e      	add	r6, r3
 800b75a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b75e:	4618      	mov	r0, r3
 800b760:	f04f 0100 	mov.w	r1, #0
 800b764:	4602      	mov	r2, r0
 800b766:	460b      	mov	r3, r1
 800b768:	1894      	adds	r4, r2, r2
 800b76a:	61bc      	str	r4, [r7, #24]
 800b76c:	415b      	adcs	r3, r3
 800b76e:	61fb      	str	r3, [r7, #28]
 800b770:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b774:	1812      	adds	r2, r2, r0
 800b776:	eb41 0303 	adc.w	r3, r1, r3
 800b77a:	f04f 0400 	mov.w	r4, #0
 800b77e:	f04f 0500 	mov.w	r5, #0
 800b782:	00dd      	lsls	r5, r3, #3
 800b784:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b788:	00d4      	lsls	r4, r2, #3
 800b78a:	4622      	mov	r2, r4
 800b78c:	462b      	mov	r3, r5
 800b78e:	1814      	adds	r4, r2, r0
 800b790:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 800b794:	414b      	adcs	r3, r1
 800b796:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b79a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b79e:	685b      	ldr	r3, [r3, #4]
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	f04f 0100 	mov.w	r1, #0
 800b7a6:	f04f 0200 	mov.w	r2, #0
 800b7aa:	f04f 0300 	mov.w	r3, #0
 800b7ae:	008b      	lsls	r3, r1, #2
 800b7b0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b7b4:	0082      	lsls	r2, r0, #2
 800b7b6:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800b7ba:	f7f5 fa25 	bl	8000c08 <__aeabi_uldivmod>
 800b7be:	4602      	mov	r2, r0
 800b7c0:	460b      	mov	r3, r1
 800b7c2:	4b74      	ldr	r3, [pc, #464]	; (800b994 <UART_SetConfig+0x734>)
 800b7c4:	fba3 1302 	umull	r1, r3, r3, r2
 800b7c8:	095b      	lsrs	r3, r3, #5
 800b7ca:	2164      	movs	r1, #100	; 0x64
 800b7cc:	fb01 f303 	mul.w	r3, r1, r3
 800b7d0:	1ad3      	subs	r3, r2, r3
 800b7d2:	011b      	lsls	r3, r3, #4
 800b7d4:	3332      	adds	r3, #50	; 0x32
 800b7d6:	4a6f      	ldr	r2, [pc, #444]	; (800b994 <UART_SetConfig+0x734>)
 800b7d8:	fba2 2303 	umull	r2, r3, r2, r3
 800b7dc:	095b      	lsrs	r3, r3, #5
 800b7de:	f003 020f 	and.w	r2, r3, #15
 800b7e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	4432      	add	r2, r6
 800b7ea:	609a      	str	r2, [r3, #8]
 800b7ec:	e0c9      	b.n	800b982 <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800b7ee:	f7fd fc6f 	bl	80090d0 <HAL_RCC_GetPCLK1Freq>
 800b7f2:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b7f6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b7fa:	461c      	mov	r4, r3
 800b7fc:	f04f 0500 	mov.w	r5, #0
 800b800:	4622      	mov	r2, r4
 800b802:	462b      	mov	r3, r5
 800b804:	1891      	adds	r1, r2, r2
 800b806:	6139      	str	r1, [r7, #16]
 800b808:	415b      	adcs	r3, r3
 800b80a:	617b      	str	r3, [r7, #20]
 800b80c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b810:	1912      	adds	r2, r2, r4
 800b812:	eb45 0303 	adc.w	r3, r5, r3
 800b816:	f04f 0000 	mov.w	r0, #0
 800b81a:	f04f 0100 	mov.w	r1, #0
 800b81e:	00d9      	lsls	r1, r3, #3
 800b820:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b824:	00d0      	lsls	r0, r2, #3
 800b826:	4602      	mov	r2, r0
 800b828:	460b      	mov	r3, r1
 800b82a:	eb12 0804 	adds.w	r8, r2, r4
 800b82e:	eb43 0905 	adc.w	r9, r3, r5
 800b832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b836:	685b      	ldr	r3, [r3, #4]
 800b838:	4618      	mov	r0, r3
 800b83a:	f04f 0100 	mov.w	r1, #0
 800b83e:	f04f 0200 	mov.w	r2, #0
 800b842:	f04f 0300 	mov.w	r3, #0
 800b846:	008b      	lsls	r3, r1, #2
 800b848:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b84c:	0082      	lsls	r2, r0, #2
 800b84e:	4640      	mov	r0, r8
 800b850:	4649      	mov	r1, r9
 800b852:	f7f5 f9d9 	bl	8000c08 <__aeabi_uldivmod>
 800b856:	4602      	mov	r2, r0
 800b858:	460b      	mov	r3, r1
 800b85a:	4b4e      	ldr	r3, [pc, #312]	; (800b994 <UART_SetConfig+0x734>)
 800b85c:	fba3 2302 	umull	r2, r3, r3, r2
 800b860:	095b      	lsrs	r3, r3, #5
 800b862:	011e      	lsls	r6, r3, #4
 800b864:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b868:	4618      	mov	r0, r3
 800b86a:	f04f 0100 	mov.w	r1, #0
 800b86e:	4602      	mov	r2, r0
 800b870:	460b      	mov	r3, r1
 800b872:	1894      	adds	r4, r2, r2
 800b874:	60bc      	str	r4, [r7, #8]
 800b876:	415b      	adcs	r3, r3
 800b878:	60fb      	str	r3, [r7, #12]
 800b87a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b87e:	1812      	adds	r2, r2, r0
 800b880:	eb41 0303 	adc.w	r3, r1, r3
 800b884:	f04f 0400 	mov.w	r4, #0
 800b888:	f04f 0500 	mov.w	r5, #0
 800b88c:	00dd      	lsls	r5, r3, #3
 800b88e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b892:	00d4      	lsls	r4, r2, #3
 800b894:	4622      	mov	r2, r4
 800b896:	462b      	mov	r3, r5
 800b898:	1814      	adds	r4, r2, r0
 800b89a:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800b89e:	414b      	adcs	r3, r1
 800b8a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b8a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8a8:	685b      	ldr	r3, [r3, #4]
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f04f 0100 	mov.w	r1, #0
 800b8b0:	f04f 0200 	mov.w	r2, #0
 800b8b4:	f04f 0300 	mov.w	r3, #0
 800b8b8:	008b      	lsls	r3, r1, #2
 800b8ba:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b8be:	0082      	lsls	r2, r0, #2
 800b8c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b8c4:	f7f5 f9a0 	bl	8000c08 <__aeabi_uldivmod>
 800b8c8:	4602      	mov	r2, r0
 800b8ca:	460b      	mov	r3, r1
 800b8cc:	4b31      	ldr	r3, [pc, #196]	; (800b994 <UART_SetConfig+0x734>)
 800b8ce:	fba3 1302 	umull	r1, r3, r3, r2
 800b8d2:	095b      	lsrs	r3, r3, #5
 800b8d4:	2164      	movs	r1, #100	; 0x64
 800b8d6:	fb01 f303 	mul.w	r3, r1, r3
 800b8da:	1ad3      	subs	r3, r2, r3
 800b8dc:	011b      	lsls	r3, r3, #4
 800b8de:	3332      	adds	r3, #50	; 0x32
 800b8e0:	4a2c      	ldr	r2, [pc, #176]	; (800b994 <UART_SetConfig+0x734>)
 800b8e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b8e6:	095b      	lsrs	r3, r3, #5
 800b8e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b8ec:	441e      	add	r6, r3
 800b8ee:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	f04f 0100 	mov.w	r1, #0
 800b8f8:	4602      	mov	r2, r0
 800b8fa:	460b      	mov	r3, r1
 800b8fc:	1894      	adds	r4, r2, r2
 800b8fe:	603c      	str	r4, [r7, #0]
 800b900:	415b      	adcs	r3, r3
 800b902:	607b      	str	r3, [r7, #4]
 800b904:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b908:	1812      	adds	r2, r2, r0
 800b90a:	eb41 0303 	adc.w	r3, r1, r3
 800b90e:	f04f 0400 	mov.w	r4, #0
 800b912:	f04f 0500 	mov.w	r5, #0
 800b916:	00dd      	lsls	r5, r3, #3
 800b918:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b91c:	00d4      	lsls	r4, r2, #3
 800b91e:	4622      	mov	r2, r4
 800b920:	462b      	mov	r3, r5
 800b922:	1814      	adds	r4, r2, r0
 800b924:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800b928:	414b      	adcs	r3, r1
 800b92a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b92e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b932:	685b      	ldr	r3, [r3, #4]
 800b934:	4618      	mov	r0, r3
 800b936:	f04f 0100 	mov.w	r1, #0
 800b93a:	f04f 0200 	mov.w	r2, #0
 800b93e:	f04f 0300 	mov.w	r3, #0
 800b942:	008b      	lsls	r3, r1, #2
 800b944:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b948:	0082      	lsls	r2, r0, #2
 800b94a:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800b94e:	f7f5 f95b 	bl	8000c08 <__aeabi_uldivmod>
 800b952:	4602      	mov	r2, r0
 800b954:	460b      	mov	r3, r1
 800b956:	4b0f      	ldr	r3, [pc, #60]	; (800b994 <UART_SetConfig+0x734>)
 800b958:	fba3 1302 	umull	r1, r3, r3, r2
 800b95c:	095b      	lsrs	r3, r3, #5
 800b95e:	2164      	movs	r1, #100	; 0x64
 800b960:	fb01 f303 	mul.w	r3, r1, r3
 800b964:	1ad3      	subs	r3, r2, r3
 800b966:	011b      	lsls	r3, r3, #4
 800b968:	3332      	adds	r3, #50	; 0x32
 800b96a:	4a0a      	ldr	r2, [pc, #40]	; (800b994 <UART_SetConfig+0x734>)
 800b96c:	fba2 2303 	umull	r2, r3, r2, r3
 800b970:	095b      	lsrs	r3, r3, #5
 800b972:	f003 020f 	and.w	r2, r3, #15
 800b976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	4432      	add	r2, r6
 800b97e:	609a      	str	r2, [r3, #8]
}
 800b980:	e7ff      	b.n	800b982 <UART_SetConfig+0x722>
 800b982:	bf00      	nop
 800b984:	37f4      	adds	r7, #244	; 0xf4
 800b986:	46bd      	mov	sp, r7
 800b988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b98c:	40011000 	.word	0x40011000
 800b990:	40011400 	.word	0x40011400
 800b994:	51eb851f 	.word	0x51eb851f

0800b998 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b084      	sub	sp, #16
 800b99c:	af04      	add	r7, sp, #16
  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800b99e:	f000 fb1f 	bl	800bfe0 <lwip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 800b9a2:	4b19      	ldr	r3, [pc, #100]	; (800ba08 <MX_LWIP_Init+0x70>)
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	601a      	str	r2, [r3, #0]
  netmask.addr = 0;
 800b9a8:	4b18      	ldr	r3, [pc, #96]	; (800ba0c <MX_LWIP_Init+0x74>)
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	601a      	str	r2, [r3, #0]
  gw.addr = 0;
 800b9ae:	4b18      	ldr	r3, [pc, #96]	; (800ba10 <MX_LWIP_Init+0x78>)
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	601a      	str	r2, [r3, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800b9b4:	4b17      	ldr	r3, [pc, #92]	; (800ba14 <MX_LWIP_Init+0x7c>)
 800b9b6:	9302      	str	r3, [sp, #8]
 800b9b8:	4b17      	ldr	r3, [pc, #92]	; (800ba18 <MX_LWIP_Init+0x80>)
 800b9ba:	9301      	str	r3, [sp, #4]
 800b9bc:	2300      	movs	r3, #0
 800b9be:	9300      	str	r3, [sp, #0]
 800b9c0:	4b13      	ldr	r3, [pc, #76]	; (800ba10 <MX_LWIP_Init+0x78>)
 800b9c2:	4a12      	ldr	r2, [pc, #72]	; (800ba0c <MX_LWIP_Init+0x74>)
 800b9c4:	4910      	ldr	r1, [pc, #64]	; (800ba08 <MX_LWIP_Init+0x70>)
 800b9c6:	4815      	ldr	r0, [pc, #84]	; (800ba1c <MX_LWIP_Init+0x84>)
 800b9c8:	f000 ffb0 	bl	800c92c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800b9cc:	4813      	ldr	r0, [pc, #76]	; (800ba1c <MX_LWIP_Init+0x84>)
 800b9ce:	f001 f967 	bl	800cca0 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800b9d2:	4b12      	ldr	r3, [pc, #72]	; (800ba1c <MX_LWIP_Init+0x84>)
 800b9d4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b9d8:	089b      	lsrs	r3, r3, #2
 800b9da:	f003 0301 	and.w	r3, r3, #1
 800b9de:	b2db      	uxtb	r3, r3
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d003      	beq.n	800b9ec <MX_LWIP_Init+0x54>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800b9e4:	480d      	ldr	r0, [pc, #52]	; (800ba1c <MX_LWIP_Init+0x84>)
 800b9e6:	f001 f96b 	bl	800ccc0 <netif_set_up>
 800b9ea:	e002      	b.n	800b9f2 <MX_LWIP_Init+0x5a>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800b9ec:	480b      	ldr	r0, [pc, #44]	; (800ba1c <MX_LWIP_Init+0x84>)
 800b9ee:	f001 f9d3 	bl	800cd98 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800b9f2:	490b      	ldr	r1, [pc, #44]	; (800ba20 <MX_LWIP_Init+0x88>)
 800b9f4:	4809      	ldr	r0, [pc, #36]	; (800ba1c <MX_LWIP_Init+0x84>)
 800b9f6:	f001 fa01 	bl	800cdfc <netif_set_link_callback>

  /* Create the Ethernet link handler thread */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 800b9fa:	4808      	ldr	r0, [pc, #32]	; (800ba1c <MX_LWIP_Init+0x84>)
 800b9fc:	f008 fa92 	bl	8013f24 <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800ba00:	bf00      	nop
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}
 800ba06:	bf00      	nop
 800ba08:	20000cb0 	.word	0x20000cb0
 800ba0c:	20000cb4 	.word	0x20000cb4
 800ba10:	20000cb8 	.word	0x20000cb8
 800ba14:	080178f1 	.word	0x080178f1
 800ba18:	0800be0d 	.word	0x0800be0d
 800ba1c:	20000c78 	.word	0x20000c78
 800ba20:	0800be79 	.word	0x0800be79

0800ba24 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b08e      	sub	sp, #56	; 0x38
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ba2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ba30:	2200      	movs	r2, #0
 800ba32:	601a      	str	r2, [r3, #0]
 800ba34:	605a      	str	r2, [r3, #4]
 800ba36:	609a      	str	r2, [r3, #8]
 800ba38:	60da      	str	r2, [r3, #12]
 800ba3a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	4a46      	ldr	r2, [pc, #280]	; (800bb5c <HAL_ETH_MspInit+0x138>)
 800ba42:	4293      	cmp	r3, r2
 800ba44:	f040 8085 	bne.w	800bb52 <HAL_ETH_MspInit+0x12e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800ba48:	2300      	movs	r3, #0
 800ba4a:	623b      	str	r3, [r7, #32]
 800ba4c:	4b44      	ldr	r3, [pc, #272]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800ba4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba50:	4a43      	ldr	r2, [pc, #268]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800ba52:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800ba56:	6313      	str	r3, [r2, #48]	; 0x30
 800ba58:	4b41      	ldr	r3, [pc, #260]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800ba5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba60:	623b      	str	r3, [r7, #32]
 800ba62:	6a3b      	ldr	r3, [r7, #32]
 800ba64:	2300      	movs	r3, #0
 800ba66:	61fb      	str	r3, [r7, #28]
 800ba68:	4b3d      	ldr	r3, [pc, #244]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800ba6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba6c:	4a3c      	ldr	r2, [pc, #240]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800ba6e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ba72:	6313      	str	r3, [r2, #48]	; 0x30
 800ba74:	4b3a      	ldr	r3, [pc, #232]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800ba76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba78:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ba7c:	61fb      	str	r3, [r7, #28]
 800ba7e:	69fb      	ldr	r3, [r7, #28]
 800ba80:	2300      	movs	r3, #0
 800ba82:	61bb      	str	r3, [r7, #24]
 800ba84:	4b36      	ldr	r3, [pc, #216]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800ba86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba88:	4a35      	ldr	r2, [pc, #212]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800ba8a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ba8e:	6313      	str	r3, [r2, #48]	; 0x30
 800ba90:	4b33      	ldr	r3, [pc, #204]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800ba92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ba98:	61bb      	str	r3, [r7, #24]
 800ba9a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	617b      	str	r3, [r7, #20]
 800baa0:	4b2f      	ldr	r3, [pc, #188]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800baa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800baa4:	4a2e      	ldr	r2, [pc, #184]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800baa6:	f043 0304 	orr.w	r3, r3, #4
 800baaa:	6313      	str	r3, [r2, #48]	; 0x30
 800baac:	4b2c      	ldr	r3, [pc, #176]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800baae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bab0:	f003 0304 	and.w	r3, r3, #4
 800bab4:	617b      	str	r3, [r7, #20]
 800bab6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bab8:	2300      	movs	r3, #0
 800baba:	613b      	str	r3, [r7, #16]
 800babc:	4b28      	ldr	r3, [pc, #160]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800babe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bac0:	4a27      	ldr	r2, [pc, #156]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800bac2:	f043 0301 	orr.w	r3, r3, #1
 800bac6:	6313      	str	r3, [r2, #48]	; 0x30
 800bac8:	4b25      	ldr	r3, [pc, #148]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800baca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bacc:	f003 0301 	and.w	r3, r3, #1
 800bad0:	613b      	str	r3, [r7, #16]
 800bad2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800bad4:	2300      	movs	r3, #0
 800bad6:	60fb      	str	r3, [r7, #12]
 800bad8:	4b21      	ldr	r3, [pc, #132]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800bada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800badc:	4a20      	ldr	r2, [pc, #128]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800bade:	f043 0302 	orr.w	r3, r3, #2
 800bae2:	6313      	str	r3, [r2, #48]	; 0x30
 800bae4:	4b1e      	ldr	r3, [pc, #120]	; (800bb60 <HAL_ETH_MspInit+0x13c>)
 800bae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bae8:	f003 0302 	and.w	r3, r3, #2
 800baec:	60fb      	str	r3, [r7, #12]
 800baee:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800baf0:	2332      	movs	r3, #50	; 0x32
 800baf2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800baf4:	2302      	movs	r3, #2
 800baf6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800baf8:	2300      	movs	r3, #0
 800bafa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bafc:	2303      	movs	r3, #3
 800bafe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bb00:	230b      	movs	r3, #11
 800bb02:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bb04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bb08:	4619      	mov	r1, r3
 800bb0a:	4816      	ldr	r0, [pc, #88]	; (800bb64 <HAL_ETH_MspInit+0x140>)
 800bb0c:	f7fc fbba 	bl	8008284 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800bb10:	2386      	movs	r3, #134	; 0x86
 800bb12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bb14:	2302      	movs	r3, #2
 800bb16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb18:	2300      	movs	r3, #0
 800bb1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bb1c:	2303      	movs	r3, #3
 800bb1e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bb20:	230b      	movs	r3, #11
 800bb22:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bb24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bb28:	4619      	mov	r1, r3
 800bb2a:	480f      	ldr	r0, [pc, #60]	; (800bb68 <HAL_ETH_MspInit+0x144>)
 800bb2c:	f7fc fbaa 	bl	8008284 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800bb30:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800bb34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bb36:	2302      	movs	r3, #2
 800bb38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bb3e:	2303      	movs	r3, #3
 800bb40:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bb42:	230b      	movs	r3, #11
 800bb44:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bb46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bb4a:	4619      	mov	r1, r3
 800bb4c:	4807      	ldr	r0, [pc, #28]	; (800bb6c <HAL_ETH_MspInit+0x148>)
 800bb4e:	f7fc fb99 	bl	8008284 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800bb52:	bf00      	nop
 800bb54:	3738      	adds	r7, #56	; 0x38
 800bb56:	46bd      	mov	sp, r7
 800bb58:	bd80      	pop	{r7, pc}
 800bb5a:	bf00      	nop
 800bb5c:	40028000 	.word	0x40028000
 800bb60:	40023800 	.word	0x40023800
 800bb64:	40020800 	.word	0x40020800
 800bb68:	40020000 	.word	0x40020000
 800bb6c:	40020400 	.word	0x40020400

0800bb70 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800bb70:	b580      	push	{r7, lr}
 800bb72:	b086      	sub	sp, #24
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800bb78:	2300      	movs	r3, #0
 800bb7a:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800bb7c:	4b4e      	ldr	r3, [pc, #312]	; (800bcb8 <low_level_init+0x148>)
 800bb7e:	4a4f      	ldr	r2, [pc, #316]	; (800bcbc <low_level_init+0x14c>)
 800bb80:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800bb82:	4b4d      	ldr	r3, [pc, #308]	; (800bcb8 <low_level_init+0x148>)
 800bb84:	2201      	movs	r2, #1
 800bb86:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = DP83848_PHY_ADDRESS;
 800bb88:	4b4b      	ldr	r3, [pc, #300]	; (800bcb8 <low_level_init+0x148>)
 800bb8a:	2201      	movs	r2, #1
 800bb8c:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x02;
 800bb8e:	2302      	movs	r3, #2
 800bb90:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x00;
 800bb92:	2300      	movs	r3, #0
 800bb94:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0x00;
 800bb96:	2300      	movs	r3, #0
 800bb98:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800bb9e:	2300      	movs	r3, #0
 800bba0:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800bba2:	2300      	movs	r3, #0
 800bba4:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800bba6:	4a44      	ldr	r2, [pc, #272]	; (800bcb8 <low_level_init+0x148>)
 800bba8:	f107 0308 	add.w	r3, r7, #8
 800bbac:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800bbae:	4b42      	ldr	r3, [pc, #264]	; (800bcb8 <low_level_init+0x148>)
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800bbb4:	4b40      	ldr	r3, [pc, #256]	; (800bcb8 <low_level_init+0x148>)
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800bbba:	4b3f      	ldr	r3, [pc, #252]	; (800bcb8 <low_level_init+0x148>)
 800bbbc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800bbc0:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800bbc2:	483d      	ldr	r0, [pc, #244]	; (800bcb8 <low_level_init+0x148>)
 800bbc4:	f7fb fabc 	bl	8007140 <HAL_ETH_Init>
 800bbc8:	4603      	mov	r3, r0
 800bbca:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800bbcc:	7dfb      	ldrb	r3, [r7, #23]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d108      	bne.n	800bbe4 <low_level_init+0x74>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800bbd8:	f043 0304 	orr.w	r3, r3, #4
 800bbdc:	b2da      	uxtb	r2, r3
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800bbe4:	2304      	movs	r3, #4
 800bbe6:	4a36      	ldr	r2, [pc, #216]	; (800bcc0 <low_level_init+0x150>)
 800bbe8:	4936      	ldr	r1, [pc, #216]	; (800bcc4 <low_level_init+0x154>)
 800bbea:	4833      	ldr	r0, [pc, #204]	; (800bcb8 <low_level_init+0x148>)
 800bbec:	f7fb fc44 	bl	8007478 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800bbf0:	2304      	movs	r3, #4
 800bbf2:	4a35      	ldr	r2, [pc, #212]	; (800bcc8 <low_level_init+0x158>)
 800bbf4:	4935      	ldr	r1, [pc, #212]	; (800bccc <low_level_init+0x15c>)
 800bbf6:	4830      	ldr	r0, [pc, #192]	; (800bcb8 <low_level_init+0x148>)
 800bbf8:	f7fb fca7 	bl	800754a <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2206      	movs	r2, #6
 800bc00:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800bc04:	4b2c      	ldr	r3, [pc, #176]	; (800bcb8 <low_level_init+0x148>)
 800bc06:	695b      	ldr	r3, [r3, #20]
 800bc08:	781a      	ldrb	r2, [r3, #0]
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800bc10:	4b29      	ldr	r3, [pc, #164]	; (800bcb8 <low_level_init+0x148>)
 800bc12:	695b      	ldr	r3, [r3, #20]
 800bc14:	785a      	ldrb	r2, [r3, #1]
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800bc1c:	4b26      	ldr	r3, [pc, #152]	; (800bcb8 <low_level_init+0x148>)
 800bc1e:	695b      	ldr	r3, [r3, #20]
 800bc20:	789a      	ldrb	r2, [r3, #2]
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800bc28:	4b23      	ldr	r3, [pc, #140]	; (800bcb8 <low_level_init+0x148>)
 800bc2a:	695b      	ldr	r3, [r3, #20]
 800bc2c:	78da      	ldrb	r2, [r3, #3]
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800bc34:	4b20      	ldr	r3, [pc, #128]	; (800bcb8 <low_level_init+0x148>)
 800bc36:	695b      	ldr	r3, [r3, #20]
 800bc38:	791a      	ldrb	r2, [r3, #4]
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800bc40:	4b1d      	ldr	r3, [pc, #116]	; (800bcb8 <low_level_init+0x148>)
 800bc42:	695b      	ldr	r3, [r3, #20]
 800bc44:	795a      	ldrb	r2, [r3, #5]
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

  /* maximum transfer unit */
  netif->mtu = 1500;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800bc52:	851a      	strh	r2, [r3, #40]	; 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800bc5a:	f043 030a 	orr.w	r3, r3, #10
 800bc5e:	b2da      	uxtb	r2, r3
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800bc66:	4814      	ldr	r0, [pc, #80]	; (800bcb8 <low_level_init+0x148>)
 800bc68:	f7fb fe94 	bl	8007994 <HAL_ETH_Start>

/* USER CODE END PHY_PRE_CONFIG */

  /**** Configure PHY to generate an interrupt when Eth Link state changes ****/
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MICR, &regvalue);
 800bc6c:	f107 0310 	add.w	r3, r7, #16
 800bc70:	461a      	mov	r2, r3
 800bc72:	2111      	movs	r1, #17
 800bc74:	4810      	ldr	r0, [pc, #64]	; (800bcb8 <low_level_init+0x148>)
 800bc76:	f7fb fdbf 	bl	80077f8 <HAL_ETH_ReadPHYRegister>

  regvalue |= (PHY_MICR_INT_EN | PHY_MICR_INT_OE);
 800bc7a:	693b      	ldr	r3, [r7, #16]
 800bc7c:	f043 0303 	orr.w	r3, r3, #3
 800bc80:	613b      	str	r3, [r7, #16]

  /* Enable Interrupts */
  HAL_ETH_WritePHYRegister(&heth, PHY_MICR, regvalue );
 800bc82:	693b      	ldr	r3, [r7, #16]
 800bc84:	461a      	mov	r2, r3
 800bc86:	2111      	movs	r1, #17
 800bc88:	480b      	ldr	r0, [pc, #44]	; (800bcb8 <low_level_init+0x148>)
 800bc8a:	f7fb fe1d 	bl	80078c8 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MISR, &regvalue);
 800bc8e:	f107 0310 	add.w	r3, r7, #16
 800bc92:	461a      	mov	r2, r3
 800bc94:	2112      	movs	r1, #18
 800bc96:	4808      	ldr	r0, [pc, #32]	; (800bcb8 <low_level_init+0x148>)
 800bc98:	f7fb fdae 	bl	80077f8 <HAL_ETH_ReadPHYRegister>

  regvalue |= PHY_MISR_LINK_INT_EN;
 800bc9c:	693b      	ldr	r3, [r7, #16]
 800bc9e:	f043 0320 	orr.w	r3, r3, #32
 800bca2:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_MISR, regvalue);
 800bca4:	693b      	ldr	r3, [r7, #16]
 800bca6:	461a      	mov	r2, r3
 800bca8:	2112      	movs	r1, #18
 800bcaa:	4803      	ldr	r0, [pc, #12]	; (800bcb8 <low_level_init+0x148>)
 800bcac:	f7fb fe0c 	bl	80078c8 <HAL_ETH_WritePHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800bcb0:	bf00      	nop
 800bcb2:	3718      	adds	r7, #24
 800bcb4:	46bd      	mov	sp, r7
 800bcb6:	bd80      	pop	{r7, pc}
 800bcb8:	2000258c 	.word	0x2000258c
 800bcbc:	40028000 	.word	0x40028000
 800bcc0:	200025d4 	.word	0x200025d4
 800bcc4:	20000cbc 	.word	0x20000cbc
 800bcc8:	20000d3c 	.word	0x20000d3c
 800bccc:	2000250c 	.word	0x2000250c

0800bcd0 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b08a      	sub	sp, #40	; 0x28
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
 800bcd8:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800bcda:	4b4b      	ldr	r3, [pc, #300]	; (800be08 <low_level_output+0x138>)
 800bcdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcde:	689b      	ldr	r3, [r3, #8]
 800bce0:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800bce2:	2300      	movs	r3, #0
 800bce4:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800bce6:	2300      	movs	r3, #0
 800bce8:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800bcea:	2300      	movs	r3, #0
 800bcec:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800bcee:	2300      	movs	r3, #0
 800bcf0:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800bcf2:	4b45      	ldr	r3, [pc, #276]	; (800be08 <low_level_output+0x138>)
 800bcf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcf6:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800bcfc:	683b      	ldr	r3, [r7, #0]
 800bcfe:	623b      	str	r3, [r7, #32]
 800bd00:	e05a      	b.n	800bdb8 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800bd02:	69bb      	ldr	r3, [r7, #24]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	da03      	bge.n	800bd12 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800bd0a:	23f8      	movs	r3, #248	; 0xf8
 800bd0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800bd10:	e05c      	b.n	800bdcc <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800bd12:	6a3b      	ldr	r3, [r7, #32]
 800bd14:	895b      	ldrh	r3, [r3, #10]
 800bd16:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800bd18:	2300      	movs	r3, #0
 800bd1a:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800bd1c:	e02f      	b.n	800bd7e <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800bd1e:	69fa      	ldr	r2, [r7, #28]
 800bd20:	693b      	ldr	r3, [r7, #16]
 800bd22:	18d0      	adds	r0, r2, r3
 800bd24:	6a3b      	ldr	r3, [r7, #32]
 800bd26:	685a      	ldr	r2, [r3, #4]
 800bd28:	68bb      	ldr	r3, [r7, #8]
 800bd2a:	18d1      	adds	r1, r2, r3
 800bd2c:	693b      	ldr	r3, [r7, #16]
 800bd2e:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800bd32:	3304      	adds	r3, #4
 800bd34:	461a      	mov	r2, r3
 800bd36:	f00b fefb 	bl	8017b30 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800bd3a:	69bb      	ldr	r3, [r7, #24]
 800bd3c:	68db      	ldr	r3, [r3, #12]
 800bd3e:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800bd40:	69bb      	ldr	r3, [r7, #24]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	da03      	bge.n	800bd50 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800bd48:	23f8      	movs	r3, #248	; 0xf8
 800bd4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800bd4e:	e03d      	b.n	800bdcc <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800bd50:	69bb      	ldr	r3, [r7, #24]
 800bd52:	689b      	ldr	r3, [r3, #8]
 800bd54:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800bd56:	693a      	ldr	r2, [r7, #16]
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	4413      	add	r3, r2
 800bd5c:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800bd60:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800bd62:	68ba      	ldr	r2, [r7, #8]
 800bd64:	693b      	ldr	r3, [r7, #16]
 800bd66:	1ad3      	subs	r3, r2, r3
 800bd68:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800bd6c:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800bd6e:	697a      	ldr	r2, [r7, #20]
 800bd70:	693b      	ldr	r3, [r7, #16]
 800bd72:	1ad3      	subs	r3, r2, r3
 800bd74:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800bd78:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800bd7e:	68fa      	ldr	r2, [r7, #12]
 800bd80:	693b      	ldr	r3, [r7, #16]
 800bd82:	4413      	add	r3, r2
 800bd84:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800bd88:	4293      	cmp	r3, r2
 800bd8a:	d8c8      	bhi.n	800bd1e <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800bd8c:	69fa      	ldr	r2, [r7, #28]
 800bd8e:	693b      	ldr	r3, [r7, #16]
 800bd90:	18d0      	adds	r0, r2, r3
 800bd92:	6a3b      	ldr	r3, [r7, #32]
 800bd94:	685a      	ldr	r2, [r3, #4]
 800bd96:	68bb      	ldr	r3, [r7, #8]
 800bd98:	4413      	add	r3, r2
 800bd9a:	68fa      	ldr	r2, [r7, #12]
 800bd9c:	4619      	mov	r1, r3
 800bd9e:	f00b fec7 	bl	8017b30 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800bda2:	693a      	ldr	r2, [r7, #16]
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	4413      	add	r3, r2
 800bda8:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800bdaa:	697a      	ldr	r2, [r7, #20]
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	4413      	add	r3, r2
 800bdb0:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800bdb2:	6a3b      	ldr	r3, [r7, #32]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	623b      	str	r3, [r7, #32]
 800bdb8:	6a3b      	ldr	r3, [r7, #32]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d1a1      	bne.n	800bd02 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800bdbe:	6979      	ldr	r1, [r7, #20]
 800bdc0:	4811      	ldr	r0, [pc, #68]	; (800be08 <low_level_output+0x138>)
 800bdc2:	f7fb fc2f 	bl	8007624 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800bdcc:	4b0e      	ldr	r3, [pc, #56]	; (800be08 <low_level_output+0x138>)
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bdd4:	3314      	adds	r3, #20
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	f003 0320 	and.w	r3, r3, #32
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d00d      	beq.n	800bdfc <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800bde0:	4b09      	ldr	r3, [pc, #36]	; (800be08 <low_level_output+0x138>)
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bde8:	3314      	adds	r3, #20
 800bdea:	2220      	movs	r2, #32
 800bdec:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800bdee:	4b06      	ldr	r3, [pc, #24]	; (800be08 <low_level_output+0x138>)
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bdf6:	3304      	adds	r3, #4
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800bdfc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800be00:	4618      	mov	r0, r3
 800be02:	3728      	adds	r7, #40	; 0x28
 800be04:	46bd      	mov	sp, r7
 800be06:	bd80      	pop	{r7, pc}
 800be08:	2000258c 	.word	0x2000258c

0800be0c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b082      	sub	sp, #8
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d106      	bne.n	800be28 <ethernetif_init+0x1c>
 800be1a:	4b0e      	ldr	r3, [pc, #56]	; (800be54 <ethernetif_init+0x48>)
 800be1c:	f44f 7203 	mov.w	r2, #524	; 0x20c
 800be20:	490d      	ldr	r1, [pc, #52]	; (800be58 <ethernetif_init+0x4c>)
 800be22:	480e      	ldr	r0, [pc, #56]	; (800be5c <ethernetif_init+0x50>)
 800be24:	f00c fbc8 	bl	80185b8 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	2273      	movs	r2, #115	; 0x73
 800be2c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  netif->name[1] = IFNAME1;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2274      	movs	r2, #116	; 0x74
 800be34:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	4a09      	ldr	r2, [pc, #36]	; (800be60 <ethernetif_init+0x54>)
 800be3c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	4a08      	ldr	r2, [pc, #32]	; (800be64 <ethernetif_init+0x58>)
 800be42:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800be44:	6878      	ldr	r0, [r7, #4]
 800be46:	f7ff fe93 	bl	800bb70 <low_level_init>

  return ERR_OK;
 800be4a:	2300      	movs	r3, #0
}
 800be4c:	4618      	mov	r0, r3
 800be4e:	3708      	adds	r7, #8
 800be50:	46bd      	mov	sp, r7
 800be52:	bd80      	pop	{r7, pc}
 800be54:	0801da90 	.word	0x0801da90
 800be58:	0801daac 	.word	0x0801daac
 800be5c:	0801dabc 	.word	0x0801dabc
 800be60:	08015d79 	.word	0x08015d79
 800be64:	0800bcd1 	.word	0x0800bcd1

0800be68 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800be6c:	f7fa f8da 	bl	8006024 <HAL_GetTick>
 800be70:	4603      	mov	r3, r0
}
 800be72:	4618      	mov	r0, r3
 800be74:	bd80      	pop	{r7, pc}
	...

0800be78 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b084      	sub	sp, #16
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800be80:	2300      	movs	r3, #0
 800be82:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800be84:	2300      	movs	r3, #0
 800be86:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800be8e:	089b      	lsrs	r3, r3, #2
 800be90:	f003 0301 	and.w	r3, r3, #1
 800be94:	b2db      	uxtb	r3, r3
 800be96:	2b00      	cmp	r3, #0
 800be98:	d05d      	beq.n	800bf56 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800be9a:	4b34      	ldr	r3, [pc, #208]	; (800bf6c <ethernetif_update_config+0xf4>)
 800be9c:	685b      	ldr	r3, [r3, #4]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d03f      	beq.n	800bf22 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800bea2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bea6:	2100      	movs	r1, #0
 800bea8:	4830      	ldr	r0, [pc, #192]	; (800bf6c <ethernetif_update_config+0xf4>)
 800beaa:	f7fb fd0d 	bl	80078c8 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800beae:	f7fa f8b9 	bl	8006024 <HAL_GetTick>
 800beb2:	4603      	mov	r3, r0
 800beb4:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800beb6:	f107 0308 	add.w	r3, r7, #8
 800beba:	461a      	mov	r2, r3
 800bebc:	2101      	movs	r1, #1
 800bebe:	482b      	ldr	r0, [pc, #172]	; (800bf6c <ethernetif_update_config+0xf4>)
 800bec0:	f7fb fc9a 	bl	80077f8 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800bec4:	f7fa f8ae 	bl	8006024 <HAL_GetTick>
 800bec8:	4602      	mov	r2, r0
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	1ad3      	subs	r3, r2, r3
 800bece:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bed2:	d828      	bhi.n	800bf26 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800bed4:	68bb      	ldr	r3, [r7, #8]
 800bed6:	f003 0320 	and.w	r3, r3, #32
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d0eb      	beq.n	800beb6 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800bede:	f107 0308 	add.w	r3, r7, #8
 800bee2:	461a      	mov	r2, r3
 800bee4:	211f      	movs	r1, #31
 800bee6:	4821      	ldr	r0, [pc, #132]	; (800bf6c <ethernetif_update_config+0xf4>)
 800bee8:	f7fb fc86 	bl	80077f8 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800beec:	68bb      	ldr	r3, [r7, #8]
 800beee:	f003 0310 	and.w	r3, r3, #16
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d004      	beq.n	800bf00 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800bef6:	4b1d      	ldr	r3, [pc, #116]	; (800bf6c <ethernetif_update_config+0xf4>)
 800bef8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800befc:	60da      	str	r2, [r3, #12]
 800befe:	e002      	b.n	800bf06 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800bf00:	4b1a      	ldr	r3, [pc, #104]	; (800bf6c <ethernetif_update_config+0xf4>)
 800bf02:	2200      	movs	r2, #0
 800bf04:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800bf06:	68bb      	ldr	r3, [r7, #8]
 800bf08:	f003 0304 	and.w	r3, r3, #4
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d003      	beq.n	800bf18 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800bf10:	4b16      	ldr	r3, [pc, #88]	; (800bf6c <ethernetif_update_config+0xf4>)
 800bf12:	2200      	movs	r2, #0
 800bf14:	609a      	str	r2, [r3, #8]
 800bf16:	e016      	b.n	800bf46 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800bf18:	4b14      	ldr	r3, [pc, #80]	; (800bf6c <ethernetif_update_config+0xf4>)
 800bf1a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800bf1e:	609a      	str	r2, [r3, #8]
 800bf20:	e011      	b.n	800bf46 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800bf22:	bf00      	nop
 800bf24:	e000      	b.n	800bf28 <ethernetif_update_config+0xb0>
          goto error;
 800bf26:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800bf28:	4b10      	ldr	r3, [pc, #64]	; (800bf6c <ethernetif_update_config+0xf4>)
 800bf2a:	68db      	ldr	r3, [r3, #12]
 800bf2c:	08db      	lsrs	r3, r3, #3
 800bf2e:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800bf30:	4b0e      	ldr	r3, [pc, #56]	; (800bf6c <ethernetif_update_config+0xf4>)
 800bf32:	689b      	ldr	r3, [r3, #8]
 800bf34:	085b      	lsrs	r3, r3, #1
 800bf36:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800bf38:	4313      	orrs	r3, r2
 800bf3a:	b29b      	uxth	r3, r3
 800bf3c:	461a      	mov	r2, r3
 800bf3e:	2100      	movs	r1, #0
 800bf40:	480a      	ldr	r0, [pc, #40]	; (800bf6c <ethernetif_update_config+0xf4>)
 800bf42:	f7fb fcc1 	bl	80078c8 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800bf46:	2100      	movs	r1, #0
 800bf48:	4808      	ldr	r0, [pc, #32]	; (800bf6c <ethernetif_update_config+0xf4>)
 800bf4a:	f7fb fd81 	bl	8007a50 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800bf4e:	4807      	ldr	r0, [pc, #28]	; (800bf6c <ethernetif_update_config+0xf4>)
 800bf50:	f7fb fd20 	bl	8007994 <HAL_ETH_Start>
 800bf54:	e002      	b.n	800bf5c <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800bf56:	4805      	ldr	r0, [pc, #20]	; (800bf6c <ethernetif_update_config+0xf4>)
 800bf58:	f7fb fd4b 	bl	80079f2 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800bf5c:	6878      	ldr	r0, [r7, #4]
 800bf5e:	f000 f807 	bl	800bf70 <ethernetif_notify_conn_changed>
}
 800bf62:	bf00      	nop
 800bf64:	3710      	adds	r7, #16
 800bf66:	46bd      	mov	sp, r7
 800bf68:	bd80      	pop	{r7, pc}
 800bf6a:	bf00      	nop
 800bf6c:	2000258c 	.word	0x2000258c

0800bf70 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800bf70:	b480      	push	{r7}
 800bf72:	b083      	sub	sp, #12
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800bf78:	bf00      	nop
 800bf7a:	370c      	adds	r7, #12
 800bf7c:	46bd      	mov	sp, r7
 800bf7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf82:	4770      	bx	lr

0800bf84 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800bf84:	b480      	push	{r7}
 800bf86:	b083      	sub	sp, #12
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800bf8e:	88fb      	ldrh	r3, [r7, #6]
 800bf90:	021b      	lsls	r3, r3, #8
 800bf92:	b21a      	sxth	r2, r3
 800bf94:	88fb      	ldrh	r3, [r7, #6]
 800bf96:	0a1b      	lsrs	r3, r3, #8
 800bf98:	b29b      	uxth	r3, r3
 800bf9a:	b21b      	sxth	r3, r3
 800bf9c:	4313      	orrs	r3, r2
 800bf9e:	b21b      	sxth	r3, r3
 800bfa0:	b29b      	uxth	r3, r3
}
 800bfa2:	4618      	mov	r0, r3
 800bfa4:	370c      	adds	r7, #12
 800bfa6:	46bd      	mov	sp, r7
 800bfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfac:	4770      	bx	lr

0800bfae <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800bfae:	b480      	push	{r7}
 800bfb0:	b083      	sub	sp, #12
 800bfb2:	af00      	add	r7, sp, #0
 800bfb4:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	061a      	lsls	r2, r3, #24
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	021b      	lsls	r3, r3, #8
 800bfbe:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bfc2:	431a      	orrs	r2, r3
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	0a1b      	lsrs	r3, r3, #8
 800bfc8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800bfcc:	431a      	orrs	r2, r3
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	0e1b      	lsrs	r3, r3, #24
 800bfd2:	4313      	orrs	r3, r2
}
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	370c      	adds	r7, #12
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfde:	4770      	bx	lr

0800bfe0 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b082      	sub	sp, #8
 800bfe4:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800bfea:	f000 f8d5 	bl	800c198 <mem_init>
  memp_init();
 800bfee:	f000 fbdb 	bl	800c7a8 <memp_init>
  pbuf_init();
  netif_init();
 800bff2:	f000 fc93 	bl	800c91c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800bff6:	f006 ff5d 	bl	8012eb4 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800bffa:	f001 fcfd 	bl	800d9f8 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800bffe:	f006 ff11 	bl	8012e24 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800c002:	bf00      	nop
 800c004:	3708      	adds	r7, #8
 800c006:	46bd      	mov	sp, r7
 800c008:	bd80      	pop	{r7, pc}
	...

0800c00c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800c00c:	b480      	push	{r7}
 800c00e:	b083      	sub	sp, #12
 800c010:	af00      	add	r7, sp, #0
 800c012:	4603      	mov	r3, r0
 800c014:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800c016:	4b05      	ldr	r3, [pc, #20]	; (800c02c <ptr_to_mem+0x20>)
 800c018:	681a      	ldr	r2, [r3, #0]
 800c01a:	88fb      	ldrh	r3, [r7, #6]
 800c01c:	4413      	add	r3, r2
}
 800c01e:	4618      	mov	r0, r3
 800c020:	370c      	adds	r7, #12
 800c022:	46bd      	mov	sp, r7
 800c024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c028:	4770      	bx	lr
 800c02a:	bf00      	nop
 800c02c:	20000464 	.word	0x20000464

0800c030 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800c030:	b480      	push	{r7}
 800c032:	b083      	sub	sp, #12
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800c038:	4b05      	ldr	r3, [pc, #20]	; (800c050 <mem_to_ptr+0x20>)
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	687a      	ldr	r2, [r7, #4]
 800c03e:	1ad3      	subs	r3, r2, r3
 800c040:	b29b      	uxth	r3, r3
}
 800c042:	4618      	mov	r0, r3
 800c044:	370c      	adds	r7, #12
 800c046:	46bd      	mov	sp, r7
 800c048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04c:	4770      	bx	lr
 800c04e:	bf00      	nop
 800c050:	20000464 	.word	0x20000464

0800c054 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800c054:	b590      	push	{r4, r7, lr}
 800c056:	b085      	sub	sp, #20
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800c05c:	4b45      	ldr	r3, [pc, #276]	; (800c174 <plug_holes+0x120>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	687a      	ldr	r2, [r7, #4]
 800c062:	429a      	cmp	r2, r3
 800c064:	d206      	bcs.n	800c074 <plug_holes+0x20>
 800c066:	4b44      	ldr	r3, [pc, #272]	; (800c178 <plug_holes+0x124>)
 800c068:	f240 12df 	movw	r2, #479	; 0x1df
 800c06c:	4943      	ldr	r1, [pc, #268]	; (800c17c <plug_holes+0x128>)
 800c06e:	4844      	ldr	r0, [pc, #272]	; (800c180 <plug_holes+0x12c>)
 800c070:	f00c faa2 	bl	80185b8 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800c074:	4b43      	ldr	r3, [pc, #268]	; (800c184 <plug_holes+0x130>)
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	687a      	ldr	r2, [r7, #4]
 800c07a:	429a      	cmp	r2, r3
 800c07c:	d306      	bcc.n	800c08c <plug_holes+0x38>
 800c07e:	4b3e      	ldr	r3, [pc, #248]	; (800c178 <plug_holes+0x124>)
 800c080:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800c084:	4940      	ldr	r1, [pc, #256]	; (800c188 <plug_holes+0x134>)
 800c086:	483e      	ldr	r0, [pc, #248]	; (800c180 <plug_holes+0x12c>)
 800c088:	f00c fa96 	bl	80185b8 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	791b      	ldrb	r3, [r3, #4]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d006      	beq.n	800c0a2 <plug_holes+0x4e>
 800c094:	4b38      	ldr	r3, [pc, #224]	; (800c178 <plug_holes+0x124>)
 800c096:	f240 12e1 	movw	r2, #481	; 0x1e1
 800c09a:	493c      	ldr	r1, [pc, #240]	; (800c18c <plug_holes+0x138>)
 800c09c:	4838      	ldr	r0, [pc, #224]	; (800c180 <plug_holes+0x12c>)
 800c09e:	f00c fa8b 	bl	80185b8 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	881b      	ldrh	r3, [r3, #0]
 800c0a6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c0aa:	d906      	bls.n	800c0ba <plug_holes+0x66>
 800c0ac:	4b32      	ldr	r3, [pc, #200]	; (800c178 <plug_holes+0x124>)
 800c0ae:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800c0b2:	4937      	ldr	r1, [pc, #220]	; (800c190 <plug_holes+0x13c>)
 800c0b4:	4832      	ldr	r0, [pc, #200]	; (800c180 <plug_holes+0x12c>)
 800c0b6:	f00c fa7f 	bl	80185b8 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	881b      	ldrh	r3, [r3, #0]
 800c0be:	4618      	mov	r0, r3
 800c0c0:	f7ff ffa4 	bl	800c00c <ptr_to_mem>
 800c0c4:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800c0c6:	687a      	ldr	r2, [r7, #4]
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	429a      	cmp	r2, r3
 800c0cc:	d024      	beq.n	800c118 <plug_holes+0xc4>
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	791b      	ldrb	r3, [r3, #4]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d120      	bne.n	800c118 <plug_holes+0xc4>
 800c0d6:	4b2b      	ldr	r3, [pc, #172]	; (800c184 <plug_holes+0x130>)
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	68fa      	ldr	r2, [r7, #12]
 800c0dc:	429a      	cmp	r2, r3
 800c0de:	d01b      	beq.n	800c118 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800c0e0:	4b2c      	ldr	r3, [pc, #176]	; (800c194 <plug_holes+0x140>)
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	68fa      	ldr	r2, [r7, #12]
 800c0e6:	429a      	cmp	r2, r3
 800c0e8:	d102      	bne.n	800c0f0 <plug_holes+0x9c>
      lfree = mem;
 800c0ea:	4a2a      	ldr	r2, [pc, #168]	; (800c194 <plug_holes+0x140>)
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	881a      	ldrh	r2, [r3, #0]
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	881b      	ldrh	r3, [r3, #0]
 800c0fc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c100:	d00a      	beq.n	800c118 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	881b      	ldrh	r3, [r3, #0]
 800c106:	4618      	mov	r0, r3
 800c108:	f7ff ff80 	bl	800c00c <ptr_to_mem>
 800c10c:	4604      	mov	r4, r0
 800c10e:	6878      	ldr	r0, [r7, #4]
 800c110:	f7ff ff8e 	bl	800c030 <mem_to_ptr>
 800c114:	4603      	mov	r3, r0
 800c116:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	885b      	ldrh	r3, [r3, #2]
 800c11c:	4618      	mov	r0, r3
 800c11e:	f7ff ff75 	bl	800c00c <ptr_to_mem>
 800c122:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800c124:	68ba      	ldr	r2, [r7, #8]
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	429a      	cmp	r2, r3
 800c12a:	d01f      	beq.n	800c16c <plug_holes+0x118>
 800c12c:	68bb      	ldr	r3, [r7, #8]
 800c12e:	791b      	ldrb	r3, [r3, #4]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d11b      	bne.n	800c16c <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800c134:	4b17      	ldr	r3, [pc, #92]	; (800c194 <plug_holes+0x140>)
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	687a      	ldr	r2, [r7, #4]
 800c13a:	429a      	cmp	r2, r3
 800c13c:	d102      	bne.n	800c144 <plug_holes+0xf0>
      lfree = pmem;
 800c13e:	4a15      	ldr	r2, [pc, #84]	; (800c194 <plug_holes+0x140>)
 800c140:	68bb      	ldr	r3, [r7, #8]
 800c142:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	881a      	ldrh	r2, [r3, #0]
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	881b      	ldrh	r3, [r3, #0]
 800c150:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c154:	d00a      	beq.n	800c16c <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	881b      	ldrh	r3, [r3, #0]
 800c15a:	4618      	mov	r0, r3
 800c15c:	f7ff ff56 	bl	800c00c <ptr_to_mem>
 800c160:	4604      	mov	r4, r0
 800c162:	68b8      	ldr	r0, [r7, #8]
 800c164:	f7ff ff64 	bl	800c030 <mem_to_ptr>
 800c168:	4603      	mov	r3, r0
 800c16a:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800c16c:	bf00      	nop
 800c16e:	3714      	adds	r7, #20
 800c170:	46bd      	mov	sp, r7
 800c172:	bd90      	pop	{r4, r7, pc}
 800c174:	20000464 	.word	0x20000464
 800c178:	0801dae4 	.word	0x0801dae4
 800c17c:	0801db14 	.word	0x0801db14
 800c180:	0801db2c 	.word	0x0801db2c
 800c184:	20000468 	.word	0x20000468
 800c188:	0801db54 	.word	0x0801db54
 800c18c:	0801db70 	.word	0x0801db70
 800c190:	0801db8c 	.word	0x0801db8c
 800c194:	2000046c 	.word	0x2000046c

0800c198 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b082      	sub	sp, #8
 800c19c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800c19e:	4b18      	ldr	r3, [pc, #96]	; (800c200 <mem_init+0x68>)
 800c1a0:	3303      	adds	r3, #3
 800c1a2:	f023 0303 	bic.w	r3, r3, #3
 800c1a6:	461a      	mov	r2, r3
 800c1a8:	4b16      	ldr	r3, [pc, #88]	; (800c204 <mem_init+0x6c>)
 800c1aa:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800c1ac:	4b15      	ldr	r3, [pc, #84]	; (800c204 <mem_init+0x6c>)
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c1b8:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	2200      	movs	r2, #0
 800c1be:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800c1c6:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800c1ca:	f7ff ff1f 	bl	800c00c <ptr_to_mem>
 800c1ce:	4603      	mov	r3, r0
 800c1d0:	4a0d      	ldr	r2, [pc, #52]	; (800c208 <mem_init+0x70>)
 800c1d2:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800c1d4:	4b0c      	ldr	r3, [pc, #48]	; (800c208 <mem_init+0x70>)
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	2201      	movs	r2, #1
 800c1da:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800c1dc:	4b0a      	ldr	r3, [pc, #40]	; (800c208 <mem_init+0x70>)
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c1e4:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800c1e6:	4b08      	ldr	r3, [pc, #32]	; (800c208 <mem_init+0x70>)
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c1ee:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800c1f0:	4b04      	ldr	r3, [pc, #16]	; (800c204 <mem_init+0x6c>)
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	4a05      	ldr	r2, [pc, #20]	; (800c20c <mem_init+0x74>)
 800c1f6:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800c1f8:	bf00      	nop
 800c1fa:	3708      	adds	r7, #8
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	bd80      	pop	{r7, pc}
 800c200:	20003dbc 	.word	0x20003dbc
 800c204:	20000464 	.word	0x20000464
 800c208:	20000468 	.word	0x20000468
 800c20c:	2000046c 	.word	0x2000046c

0800c210 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b086      	sub	sp, #24
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800c218:	6878      	ldr	r0, [r7, #4]
 800c21a:	f7ff ff09 	bl	800c030 <mem_to_ptr>
 800c21e:	4603      	mov	r3, r0
 800c220:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	881b      	ldrh	r3, [r3, #0]
 800c226:	4618      	mov	r0, r3
 800c228:	f7ff fef0 	bl	800c00c <ptr_to_mem>
 800c22c:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	885b      	ldrh	r3, [r3, #2]
 800c232:	4618      	mov	r0, r3
 800c234:	f7ff feea 	bl	800c00c <ptr_to_mem>
 800c238:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	881b      	ldrh	r3, [r3, #0]
 800c23e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c242:	d818      	bhi.n	800c276 <mem_link_valid+0x66>
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	885b      	ldrh	r3, [r3, #2]
 800c248:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c24c:	d813      	bhi.n	800c276 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800c252:	8afa      	ldrh	r2, [r7, #22]
 800c254:	429a      	cmp	r2, r3
 800c256:	d004      	beq.n	800c262 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	881b      	ldrh	r3, [r3, #0]
 800c25c:	8afa      	ldrh	r2, [r7, #22]
 800c25e:	429a      	cmp	r2, r3
 800c260:	d109      	bne.n	800c276 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800c262:	4b08      	ldr	r3, [pc, #32]	; (800c284 <mem_link_valid+0x74>)
 800c264:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c266:	693a      	ldr	r2, [r7, #16]
 800c268:	429a      	cmp	r2, r3
 800c26a:	d006      	beq.n	800c27a <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800c26c:	693b      	ldr	r3, [r7, #16]
 800c26e:	885b      	ldrh	r3, [r3, #2]
 800c270:	8afa      	ldrh	r2, [r7, #22]
 800c272:	429a      	cmp	r2, r3
 800c274:	d001      	beq.n	800c27a <mem_link_valid+0x6a>
    return 0;
 800c276:	2300      	movs	r3, #0
 800c278:	e000      	b.n	800c27c <mem_link_valid+0x6c>
  }
  return 1;
 800c27a:	2301      	movs	r3, #1
}
 800c27c:	4618      	mov	r0, r3
 800c27e:	3718      	adds	r7, #24
 800c280:	46bd      	mov	sp, r7
 800c282:	bd80      	pop	{r7, pc}
 800c284:	20000468 	.word	0x20000468

0800c288 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b084      	sub	sp, #16
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	2b00      	cmp	r3, #0
 800c294:	d04c      	beq.n	800c330 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	f003 0303 	and.w	r3, r3, #3
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d007      	beq.n	800c2b0 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800c2a0:	4b25      	ldr	r3, [pc, #148]	; (800c338 <mem_free+0xb0>)
 800c2a2:	f240 2273 	movw	r2, #627	; 0x273
 800c2a6:	4925      	ldr	r1, [pc, #148]	; (800c33c <mem_free+0xb4>)
 800c2a8:	4825      	ldr	r0, [pc, #148]	; (800c340 <mem_free+0xb8>)
 800c2aa:	f00c f985 	bl	80185b8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800c2ae:	e040      	b.n	800c332 <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	3b08      	subs	r3, #8
 800c2b4:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800c2b6:	4b23      	ldr	r3, [pc, #140]	; (800c344 <mem_free+0xbc>)
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	68fa      	ldr	r2, [r7, #12]
 800c2bc:	429a      	cmp	r2, r3
 800c2be:	d306      	bcc.n	800c2ce <mem_free+0x46>
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f103 020c 	add.w	r2, r3, #12
 800c2c6:	4b20      	ldr	r3, [pc, #128]	; (800c348 <mem_free+0xc0>)
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	429a      	cmp	r2, r3
 800c2cc:	d907      	bls.n	800c2de <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800c2ce:	4b1a      	ldr	r3, [pc, #104]	; (800c338 <mem_free+0xb0>)
 800c2d0:	f240 227f 	movw	r2, #639	; 0x27f
 800c2d4:	491d      	ldr	r1, [pc, #116]	; (800c34c <mem_free+0xc4>)
 800c2d6:	481a      	ldr	r0, [pc, #104]	; (800c340 <mem_free+0xb8>)
 800c2d8:	f00c f96e 	bl	80185b8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800c2dc:	e029      	b.n	800c332 <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	791b      	ldrb	r3, [r3, #4]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d107      	bne.n	800c2f6 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800c2e6:	4b14      	ldr	r3, [pc, #80]	; (800c338 <mem_free+0xb0>)
 800c2e8:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800c2ec:	4918      	ldr	r1, [pc, #96]	; (800c350 <mem_free+0xc8>)
 800c2ee:	4814      	ldr	r0, [pc, #80]	; (800c340 <mem_free+0xb8>)
 800c2f0:	f00c f962 	bl	80185b8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800c2f4:	e01d      	b.n	800c332 <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800c2f6:	68f8      	ldr	r0, [r7, #12]
 800c2f8:	f7ff ff8a 	bl	800c210 <mem_link_valid>
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d107      	bne.n	800c312 <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800c302:	4b0d      	ldr	r3, [pc, #52]	; (800c338 <mem_free+0xb0>)
 800c304:	f240 2295 	movw	r2, #661	; 0x295
 800c308:	4912      	ldr	r1, [pc, #72]	; (800c354 <mem_free+0xcc>)
 800c30a:	480d      	ldr	r0, [pc, #52]	; (800c340 <mem_free+0xb8>)
 800c30c:	f00c f954 	bl	80185b8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800c310:	e00f      	b.n	800c332 <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	2200      	movs	r2, #0
 800c316:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800c318:	4b0f      	ldr	r3, [pc, #60]	; (800c358 <mem_free+0xd0>)
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	68fa      	ldr	r2, [r7, #12]
 800c31e:	429a      	cmp	r2, r3
 800c320:	d202      	bcs.n	800c328 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800c322:	4a0d      	ldr	r2, [pc, #52]	; (800c358 <mem_free+0xd0>)
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800c328:	68f8      	ldr	r0, [r7, #12]
 800c32a:	f7ff fe93 	bl	800c054 <plug_holes>
 800c32e:	e000      	b.n	800c332 <mem_free+0xaa>
    return;
 800c330:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800c332:	3710      	adds	r7, #16
 800c334:	46bd      	mov	sp, r7
 800c336:	bd80      	pop	{r7, pc}
 800c338:	0801dae4 	.word	0x0801dae4
 800c33c:	0801dbb8 	.word	0x0801dbb8
 800c340:	0801db2c 	.word	0x0801db2c
 800c344:	20000464 	.word	0x20000464
 800c348:	20000468 	.word	0x20000468
 800c34c:	0801dbdc 	.word	0x0801dbdc
 800c350:	0801dbf8 	.word	0x0801dbf8
 800c354:	0801dc20 	.word	0x0801dc20
 800c358:	2000046c 	.word	0x2000046c

0800c35c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	b088      	sub	sp, #32
 800c360:	af00      	add	r7, sp, #0
 800c362:	6078      	str	r0, [r7, #4]
 800c364:	460b      	mov	r3, r1
 800c366:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800c368:	887b      	ldrh	r3, [r7, #2]
 800c36a:	3303      	adds	r3, #3
 800c36c:	b29b      	uxth	r3, r3
 800c36e:	f023 0303 	bic.w	r3, r3, #3
 800c372:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800c374:	8bfb      	ldrh	r3, [r7, #30]
 800c376:	2b0b      	cmp	r3, #11
 800c378:	d801      	bhi.n	800c37e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800c37a:	230c      	movs	r3, #12
 800c37c:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800c37e:	8bfb      	ldrh	r3, [r7, #30]
 800c380:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c384:	d803      	bhi.n	800c38e <mem_trim+0x32>
 800c386:	8bfa      	ldrh	r2, [r7, #30]
 800c388:	887b      	ldrh	r3, [r7, #2]
 800c38a:	429a      	cmp	r2, r3
 800c38c:	d201      	bcs.n	800c392 <mem_trim+0x36>
    return NULL;
 800c38e:	2300      	movs	r3, #0
 800c390:	e0cc      	b.n	800c52c <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800c392:	4b68      	ldr	r3, [pc, #416]	; (800c534 <mem_trim+0x1d8>)
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	687a      	ldr	r2, [r7, #4]
 800c398:	429a      	cmp	r2, r3
 800c39a:	d304      	bcc.n	800c3a6 <mem_trim+0x4a>
 800c39c:	4b66      	ldr	r3, [pc, #408]	; (800c538 <mem_trim+0x1dc>)
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	687a      	ldr	r2, [r7, #4]
 800c3a2:	429a      	cmp	r2, r3
 800c3a4:	d306      	bcc.n	800c3b4 <mem_trim+0x58>
 800c3a6:	4b65      	ldr	r3, [pc, #404]	; (800c53c <mem_trim+0x1e0>)
 800c3a8:	f240 22d1 	movw	r2, #721	; 0x2d1
 800c3ac:	4964      	ldr	r1, [pc, #400]	; (800c540 <mem_trim+0x1e4>)
 800c3ae:	4865      	ldr	r0, [pc, #404]	; (800c544 <mem_trim+0x1e8>)
 800c3b0:	f00c f902 	bl	80185b8 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800c3b4:	4b5f      	ldr	r3, [pc, #380]	; (800c534 <mem_trim+0x1d8>)
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	687a      	ldr	r2, [r7, #4]
 800c3ba:	429a      	cmp	r2, r3
 800c3bc:	d304      	bcc.n	800c3c8 <mem_trim+0x6c>
 800c3be:	4b5e      	ldr	r3, [pc, #376]	; (800c538 <mem_trim+0x1dc>)
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	687a      	ldr	r2, [r7, #4]
 800c3c4:	429a      	cmp	r2, r3
 800c3c6:	d301      	bcc.n	800c3cc <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	e0af      	b.n	800c52c <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	3b08      	subs	r3, #8
 800c3d0:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800c3d2:	69b8      	ldr	r0, [r7, #24]
 800c3d4:	f7ff fe2c 	bl	800c030 <mem_to_ptr>
 800c3d8:	4603      	mov	r3, r0
 800c3da:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800c3dc:	69bb      	ldr	r3, [r7, #24]
 800c3de:	881a      	ldrh	r2, [r3, #0]
 800c3e0:	8afb      	ldrh	r3, [r7, #22]
 800c3e2:	1ad3      	subs	r3, r2, r3
 800c3e4:	b29b      	uxth	r3, r3
 800c3e6:	3b08      	subs	r3, #8
 800c3e8:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800c3ea:	8bfa      	ldrh	r2, [r7, #30]
 800c3ec:	8abb      	ldrh	r3, [r7, #20]
 800c3ee:	429a      	cmp	r2, r3
 800c3f0:	d906      	bls.n	800c400 <mem_trim+0xa4>
 800c3f2:	4b52      	ldr	r3, [pc, #328]	; (800c53c <mem_trim+0x1e0>)
 800c3f4:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800c3f8:	4953      	ldr	r1, [pc, #332]	; (800c548 <mem_trim+0x1ec>)
 800c3fa:	4852      	ldr	r0, [pc, #328]	; (800c544 <mem_trim+0x1e8>)
 800c3fc:	f00c f8dc 	bl	80185b8 <iprintf>
  if (newsize > size) {
 800c400:	8bfa      	ldrh	r2, [r7, #30]
 800c402:	8abb      	ldrh	r3, [r7, #20]
 800c404:	429a      	cmp	r2, r3
 800c406:	d901      	bls.n	800c40c <mem_trim+0xb0>
    /* not supported */
    return NULL;
 800c408:	2300      	movs	r3, #0
 800c40a:	e08f      	b.n	800c52c <mem_trim+0x1d0>
  }
  if (newsize == size) {
 800c40c:	8bfa      	ldrh	r2, [r7, #30]
 800c40e:	8abb      	ldrh	r3, [r7, #20]
 800c410:	429a      	cmp	r2, r3
 800c412:	d101      	bne.n	800c418 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	e089      	b.n	800c52c <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800c418:	69bb      	ldr	r3, [r7, #24]
 800c41a:	881b      	ldrh	r3, [r3, #0]
 800c41c:	4618      	mov	r0, r3
 800c41e:	f7ff fdf5 	bl	800c00c <ptr_to_mem>
 800c422:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800c424:	693b      	ldr	r3, [r7, #16]
 800c426:	791b      	ldrb	r3, [r3, #4]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d13f      	bne.n	800c4ac <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800c42c:	69bb      	ldr	r3, [r7, #24]
 800c42e:	881b      	ldrh	r3, [r3, #0]
 800c430:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c434:	d106      	bne.n	800c444 <mem_trim+0xe8>
 800c436:	4b41      	ldr	r3, [pc, #260]	; (800c53c <mem_trim+0x1e0>)
 800c438:	f240 22f5 	movw	r2, #757	; 0x2f5
 800c43c:	4943      	ldr	r1, [pc, #268]	; (800c54c <mem_trim+0x1f0>)
 800c43e:	4841      	ldr	r0, [pc, #260]	; (800c544 <mem_trim+0x1e8>)
 800c440:	f00c f8ba 	bl	80185b8 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800c444:	693b      	ldr	r3, [r7, #16]
 800c446:	881b      	ldrh	r3, [r3, #0]
 800c448:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800c44a:	8afa      	ldrh	r2, [r7, #22]
 800c44c:	8bfb      	ldrh	r3, [r7, #30]
 800c44e:	4413      	add	r3, r2
 800c450:	b29b      	uxth	r3, r3
 800c452:	3308      	adds	r3, #8
 800c454:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800c456:	4b3e      	ldr	r3, [pc, #248]	; (800c550 <mem_trim+0x1f4>)
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	693a      	ldr	r2, [r7, #16]
 800c45c:	429a      	cmp	r2, r3
 800c45e:	d106      	bne.n	800c46e <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 800c460:	89fb      	ldrh	r3, [r7, #14]
 800c462:	4618      	mov	r0, r3
 800c464:	f7ff fdd2 	bl	800c00c <ptr_to_mem>
 800c468:	4603      	mov	r3, r0
 800c46a:	4a39      	ldr	r2, [pc, #228]	; (800c550 <mem_trim+0x1f4>)
 800c46c:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800c46e:	89fb      	ldrh	r3, [r7, #14]
 800c470:	4618      	mov	r0, r3
 800c472:	f7ff fdcb 	bl	800c00c <ptr_to_mem>
 800c476:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800c478:	693b      	ldr	r3, [r7, #16]
 800c47a:	2200      	movs	r2, #0
 800c47c:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800c47e:	693b      	ldr	r3, [r7, #16]
 800c480:	89ba      	ldrh	r2, [r7, #12]
 800c482:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800c484:	693b      	ldr	r3, [r7, #16]
 800c486:	8afa      	ldrh	r2, [r7, #22]
 800c488:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800c48a:	69bb      	ldr	r3, [r7, #24]
 800c48c:	89fa      	ldrh	r2, [r7, #14]
 800c48e:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800c490:	693b      	ldr	r3, [r7, #16]
 800c492:	881b      	ldrh	r3, [r3, #0]
 800c494:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c498:	d047      	beq.n	800c52a <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	881b      	ldrh	r3, [r3, #0]
 800c49e:	4618      	mov	r0, r3
 800c4a0:	f7ff fdb4 	bl	800c00c <ptr_to_mem>
 800c4a4:	4602      	mov	r2, r0
 800c4a6:	89fb      	ldrh	r3, [r7, #14]
 800c4a8:	8053      	strh	r3, [r2, #2]
 800c4aa:	e03e      	b.n	800c52a <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800c4ac:	8bfb      	ldrh	r3, [r7, #30]
 800c4ae:	f103 0214 	add.w	r2, r3, #20
 800c4b2:	8abb      	ldrh	r3, [r7, #20]
 800c4b4:	429a      	cmp	r2, r3
 800c4b6:	d838      	bhi.n	800c52a <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800c4b8:	8afa      	ldrh	r2, [r7, #22]
 800c4ba:	8bfb      	ldrh	r3, [r7, #30]
 800c4bc:	4413      	add	r3, r2
 800c4be:	b29b      	uxth	r3, r3
 800c4c0:	3308      	adds	r3, #8
 800c4c2:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800c4c4:	69bb      	ldr	r3, [r7, #24]
 800c4c6:	881b      	ldrh	r3, [r3, #0]
 800c4c8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c4cc:	d106      	bne.n	800c4dc <mem_trim+0x180>
 800c4ce:	4b1b      	ldr	r3, [pc, #108]	; (800c53c <mem_trim+0x1e0>)
 800c4d0:	f240 3216 	movw	r2, #790	; 0x316
 800c4d4:	491d      	ldr	r1, [pc, #116]	; (800c54c <mem_trim+0x1f0>)
 800c4d6:	481b      	ldr	r0, [pc, #108]	; (800c544 <mem_trim+0x1e8>)
 800c4d8:	f00c f86e 	bl	80185b8 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800c4dc:	89fb      	ldrh	r3, [r7, #14]
 800c4de:	4618      	mov	r0, r3
 800c4e0:	f7ff fd94 	bl	800c00c <ptr_to_mem>
 800c4e4:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800c4e6:	4b1a      	ldr	r3, [pc, #104]	; (800c550 <mem_trim+0x1f4>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	693a      	ldr	r2, [r7, #16]
 800c4ec:	429a      	cmp	r2, r3
 800c4ee:	d202      	bcs.n	800c4f6 <mem_trim+0x19a>
      lfree = mem2;
 800c4f0:	4a17      	ldr	r2, [pc, #92]	; (800c550 <mem_trim+0x1f4>)
 800c4f2:	693b      	ldr	r3, [r7, #16]
 800c4f4:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800c4f6:	693b      	ldr	r3, [r7, #16]
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800c4fc:	69bb      	ldr	r3, [r7, #24]
 800c4fe:	881a      	ldrh	r2, [r3, #0]
 800c500:	693b      	ldr	r3, [r7, #16]
 800c502:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800c504:	693b      	ldr	r3, [r7, #16]
 800c506:	8afa      	ldrh	r2, [r7, #22]
 800c508:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800c50a:	69bb      	ldr	r3, [r7, #24]
 800c50c:	89fa      	ldrh	r2, [r7, #14]
 800c50e:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800c510:	693b      	ldr	r3, [r7, #16]
 800c512:	881b      	ldrh	r3, [r3, #0]
 800c514:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c518:	d007      	beq.n	800c52a <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800c51a:	693b      	ldr	r3, [r7, #16]
 800c51c:	881b      	ldrh	r3, [r3, #0]
 800c51e:	4618      	mov	r0, r3
 800c520:	f7ff fd74 	bl	800c00c <ptr_to_mem>
 800c524:	4602      	mov	r2, r0
 800c526:	89fb      	ldrh	r3, [r7, #14]
 800c528:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800c52a:	687b      	ldr	r3, [r7, #4]
}
 800c52c:	4618      	mov	r0, r3
 800c52e:	3720      	adds	r7, #32
 800c530:	46bd      	mov	sp, r7
 800c532:	bd80      	pop	{r7, pc}
 800c534:	20000464 	.word	0x20000464
 800c538:	20000468 	.word	0x20000468
 800c53c:	0801dae4 	.word	0x0801dae4
 800c540:	0801dc54 	.word	0x0801dc54
 800c544:	0801db2c 	.word	0x0801db2c
 800c548:	0801dc6c 	.word	0x0801dc6c
 800c54c:	0801dc8c 	.word	0x0801dc8c
 800c550:	2000046c 	.word	0x2000046c

0800c554 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b088      	sub	sp, #32
 800c558:	af00      	add	r7, sp, #0
 800c55a:	4603      	mov	r3, r0
 800c55c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800c55e:	88fb      	ldrh	r3, [r7, #6]
 800c560:	2b00      	cmp	r3, #0
 800c562:	d101      	bne.n	800c568 <mem_malloc+0x14>
    return NULL;
 800c564:	2300      	movs	r3, #0
 800c566:	e0d9      	b.n	800c71c <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800c568:	88fb      	ldrh	r3, [r7, #6]
 800c56a:	3303      	adds	r3, #3
 800c56c:	b29b      	uxth	r3, r3
 800c56e:	f023 0303 	bic.w	r3, r3, #3
 800c572:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800c574:	8bbb      	ldrh	r3, [r7, #28]
 800c576:	2b0b      	cmp	r3, #11
 800c578:	d801      	bhi.n	800c57e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800c57a:	230c      	movs	r3, #12
 800c57c:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800c57e:	8bbb      	ldrh	r3, [r7, #28]
 800c580:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c584:	d803      	bhi.n	800c58e <mem_malloc+0x3a>
 800c586:	8bba      	ldrh	r2, [r7, #28]
 800c588:	88fb      	ldrh	r3, [r7, #6]
 800c58a:	429a      	cmp	r2, r3
 800c58c:	d201      	bcs.n	800c592 <mem_malloc+0x3e>
    return NULL;
 800c58e:	2300      	movs	r3, #0
 800c590:	e0c4      	b.n	800c71c <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c592:	4b64      	ldr	r3, [pc, #400]	; (800c724 <mem_malloc+0x1d0>)
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	4618      	mov	r0, r3
 800c598:	f7ff fd4a 	bl	800c030 <mem_to_ptr>
 800c59c:	4603      	mov	r3, r0
 800c59e:	83fb      	strh	r3, [r7, #30]
 800c5a0:	e0b4      	b.n	800c70c <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800c5a2:	8bfb      	ldrh	r3, [r7, #30]
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	f7ff fd31 	bl	800c00c <ptr_to_mem>
 800c5aa:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800c5ac:	697b      	ldr	r3, [r7, #20]
 800c5ae:	791b      	ldrb	r3, [r3, #4]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	f040 80a4 	bne.w	800c6fe <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800c5b6:	697b      	ldr	r3, [r7, #20]
 800c5b8:	881b      	ldrh	r3, [r3, #0]
 800c5ba:	461a      	mov	r2, r3
 800c5bc:	8bfb      	ldrh	r3, [r7, #30]
 800c5be:	1ad3      	subs	r3, r2, r3
 800c5c0:	f1a3 0208 	sub.w	r2, r3, #8
 800c5c4:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800c5c6:	429a      	cmp	r2, r3
 800c5c8:	f0c0 8099 	bcc.w	800c6fe <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800c5cc:	697b      	ldr	r3, [r7, #20]
 800c5ce:	881b      	ldrh	r3, [r3, #0]
 800c5d0:	461a      	mov	r2, r3
 800c5d2:	8bfb      	ldrh	r3, [r7, #30]
 800c5d4:	1ad3      	subs	r3, r2, r3
 800c5d6:	f1a3 0208 	sub.w	r2, r3, #8
 800c5da:	8bbb      	ldrh	r3, [r7, #28]
 800c5dc:	3314      	adds	r3, #20
 800c5de:	429a      	cmp	r2, r3
 800c5e0:	d333      	bcc.n	800c64a <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800c5e2:	8bfa      	ldrh	r2, [r7, #30]
 800c5e4:	8bbb      	ldrh	r3, [r7, #28]
 800c5e6:	4413      	add	r3, r2
 800c5e8:	b29b      	uxth	r3, r3
 800c5ea:	3308      	adds	r3, #8
 800c5ec:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800c5ee:	8a7b      	ldrh	r3, [r7, #18]
 800c5f0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c5f4:	d106      	bne.n	800c604 <mem_malloc+0xb0>
 800c5f6:	4b4c      	ldr	r3, [pc, #304]	; (800c728 <mem_malloc+0x1d4>)
 800c5f8:	f240 3287 	movw	r2, #903	; 0x387
 800c5fc:	494b      	ldr	r1, [pc, #300]	; (800c72c <mem_malloc+0x1d8>)
 800c5fe:	484c      	ldr	r0, [pc, #304]	; (800c730 <mem_malloc+0x1dc>)
 800c600:	f00b ffda 	bl	80185b8 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800c604:	8a7b      	ldrh	r3, [r7, #18]
 800c606:	4618      	mov	r0, r3
 800c608:	f7ff fd00 	bl	800c00c <ptr_to_mem>
 800c60c:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	2200      	movs	r2, #0
 800c612:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800c614:	697b      	ldr	r3, [r7, #20]
 800c616:	881a      	ldrh	r2, [r3, #0]
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	8bfa      	ldrh	r2, [r7, #30]
 800c620:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800c622:	697b      	ldr	r3, [r7, #20]
 800c624:	8a7a      	ldrh	r2, [r7, #18]
 800c626:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800c628:	697b      	ldr	r3, [r7, #20]
 800c62a:	2201      	movs	r2, #1
 800c62c:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	881b      	ldrh	r3, [r3, #0]
 800c632:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c636:	d00b      	beq.n	800c650 <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	881b      	ldrh	r3, [r3, #0]
 800c63c:	4618      	mov	r0, r3
 800c63e:	f7ff fce5 	bl	800c00c <ptr_to_mem>
 800c642:	4602      	mov	r2, r0
 800c644:	8a7b      	ldrh	r3, [r7, #18]
 800c646:	8053      	strh	r3, [r2, #2]
 800c648:	e002      	b.n	800c650 <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800c64a:	697b      	ldr	r3, [r7, #20]
 800c64c:	2201      	movs	r2, #1
 800c64e:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800c650:	4b34      	ldr	r3, [pc, #208]	; (800c724 <mem_malloc+0x1d0>)
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	697a      	ldr	r2, [r7, #20]
 800c656:	429a      	cmp	r2, r3
 800c658:	d127      	bne.n	800c6aa <mem_malloc+0x156>
          struct mem *cur = lfree;
 800c65a:	4b32      	ldr	r3, [pc, #200]	; (800c724 <mem_malloc+0x1d0>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800c660:	e005      	b.n	800c66e <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800c662:	69bb      	ldr	r3, [r7, #24]
 800c664:	881b      	ldrh	r3, [r3, #0]
 800c666:	4618      	mov	r0, r3
 800c668:	f7ff fcd0 	bl	800c00c <ptr_to_mem>
 800c66c:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800c66e:	69bb      	ldr	r3, [r7, #24]
 800c670:	791b      	ldrb	r3, [r3, #4]
 800c672:	2b00      	cmp	r3, #0
 800c674:	d004      	beq.n	800c680 <mem_malloc+0x12c>
 800c676:	4b2f      	ldr	r3, [pc, #188]	; (800c734 <mem_malloc+0x1e0>)
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	69ba      	ldr	r2, [r7, #24]
 800c67c:	429a      	cmp	r2, r3
 800c67e:	d1f0      	bne.n	800c662 <mem_malloc+0x10e>
          }
          lfree = cur;
 800c680:	4a28      	ldr	r2, [pc, #160]	; (800c724 <mem_malloc+0x1d0>)
 800c682:	69bb      	ldr	r3, [r7, #24]
 800c684:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800c686:	4b27      	ldr	r3, [pc, #156]	; (800c724 <mem_malloc+0x1d0>)
 800c688:	681a      	ldr	r2, [r3, #0]
 800c68a:	4b2a      	ldr	r3, [pc, #168]	; (800c734 <mem_malloc+0x1e0>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	429a      	cmp	r2, r3
 800c690:	d00b      	beq.n	800c6aa <mem_malloc+0x156>
 800c692:	4b24      	ldr	r3, [pc, #144]	; (800c724 <mem_malloc+0x1d0>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	791b      	ldrb	r3, [r3, #4]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d006      	beq.n	800c6aa <mem_malloc+0x156>
 800c69c:	4b22      	ldr	r3, [pc, #136]	; (800c728 <mem_malloc+0x1d4>)
 800c69e:	f240 32b5 	movw	r2, #949	; 0x3b5
 800c6a2:	4925      	ldr	r1, [pc, #148]	; (800c738 <mem_malloc+0x1e4>)
 800c6a4:	4822      	ldr	r0, [pc, #136]	; (800c730 <mem_malloc+0x1dc>)
 800c6a6:	f00b ff87 	bl	80185b8 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800c6aa:	8bba      	ldrh	r2, [r7, #28]
 800c6ac:	697b      	ldr	r3, [r7, #20]
 800c6ae:	4413      	add	r3, r2
 800c6b0:	3308      	adds	r3, #8
 800c6b2:	4a20      	ldr	r2, [pc, #128]	; (800c734 <mem_malloc+0x1e0>)
 800c6b4:	6812      	ldr	r2, [r2, #0]
 800c6b6:	4293      	cmp	r3, r2
 800c6b8:	d906      	bls.n	800c6c8 <mem_malloc+0x174>
 800c6ba:	4b1b      	ldr	r3, [pc, #108]	; (800c728 <mem_malloc+0x1d4>)
 800c6bc:	f240 32b9 	movw	r2, #953	; 0x3b9
 800c6c0:	491e      	ldr	r1, [pc, #120]	; (800c73c <mem_malloc+0x1e8>)
 800c6c2:	481b      	ldr	r0, [pc, #108]	; (800c730 <mem_malloc+0x1dc>)
 800c6c4:	f00b ff78 	bl	80185b8 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800c6c8:	697b      	ldr	r3, [r7, #20]
 800c6ca:	f003 0303 	and.w	r3, r3, #3
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d006      	beq.n	800c6e0 <mem_malloc+0x18c>
 800c6d2:	4b15      	ldr	r3, [pc, #84]	; (800c728 <mem_malloc+0x1d4>)
 800c6d4:	f240 32bb 	movw	r2, #955	; 0x3bb
 800c6d8:	4919      	ldr	r1, [pc, #100]	; (800c740 <mem_malloc+0x1ec>)
 800c6da:	4815      	ldr	r0, [pc, #84]	; (800c730 <mem_malloc+0x1dc>)
 800c6dc:	f00b ff6c 	bl	80185b8 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800c6e0:	697b      	ldr	r3, [r7, #20]
 800c6e2:	f003 0303 	and.w	r3, r3, #3
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d006      	beq.n	800c6f8 <mem_malloc+0x1a4>
 800c6ea:	4b0f      	ldr	r3, [pc, #60]	; (800c728 <mem_malloc+0x1d4>)
 800c6ec:	f240 32bd 	movw	r2, #957	; 0x3bd
 800c6f0:	4914      	ldr	r1, [pc, #80]	; (800c744 <mem_malloc+0x1f0>)
 800c6f2:	480f      	ldr	r0, [pc, #60]	; (800c730 <mem_malloc+0x1dc>)
 800c6f4:	f00b ff60 	bl	80185b8 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800c6f8:	697b      	ldr	r3, [r7, #20]
 800c6fa:	3308      	adds	r3, #8
 800c6fc:	e00e      	b.n	800c71c <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 800c6fe:	8bfb      	ldrh	r3, [r7, #30]
 800c700:	4618      	mov	r0, r3
 800c702:	f7ff fc83 	bl	800c00c <ptr_to_mem>
 800c706:	4603      	mov	r3, r0
 800c708:	881b      	ldrh	r3, [r3, #0]
 800c70a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c70c:	8bfa      	ldrh	r2, [r7, #30]
 800c70e:	8bbb      	ldrh	r3, [r7, #28]
 800c710:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800c714:	429a      	cmp	r2, r3
 800c716:	f4ff af44 	bcc.w	800c5a2 <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800c71a:	2300      	movs	r3, #0
}
 800c71c:	4618      	mov	r0, r3
 800c71e:	3720      	adds	r7, #32
 800c720:	46bd      	mov	sp, r7
 800c722:	bd80      	pop	{r7, pc}
 800c724:	2000046c 	.word	0x2000046c
 800c728:	0801dae4 	.word	0x0801dae4
 800c72c:	0801dc8c 	.word	0x0801dc8c
 800c730:	0801db2c 	.word	0x0801db2c
 800c734:	20000468 	.word	0x20000468
 800c738:	0801dca0 	.word	0x0801dca0
 800c73c:	0801dcbc 	.word	0x0801dcbc
 800c740:	0801dcec 	.word	0x0801dcec
 800c744:	0801dd1c 	.word	0x0801dd1c

0800c748 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800c748:	b480      	push	{r7}
 800c74a:	b085      	sub	sp, #20
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	689b      	ldr	r3, [r3, #8]
 800c754:	2200      	movs	r2, #0
 800c756:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	685b      	ldr	r3, [r3, #4]
 800c75c:	3303      	adds	r3, #3
 800c75e:	f023 0303 	bic.w	r3, r3, #3
 800c762:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800c764:	2300      	movs	r3, #0
 800c766:	60fb      	str	r3, [r7, #12]
 800c768:	e011      	b.n	800c78e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	689b      	ldr	r3, [r3, #8]
 800c76e:	681a      	ldr	r2, [r3, #0]
 800c770:	68bb      	ldr	r3, [r7, #8]
 800c772:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	689b      	ldr	r3, [r3, #8]
 800c778:	68ba      	ldr	r2, [r7, #8]
 800c77a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	881b      	ldrh	r3, [r3, #0]
 800c780:	461a      	mov	r2, r3
 800c782:	68bb      	ldr	r3, [r7, #8]
 800c784:	4413      	add	r3, r2
 800c786:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	3301      	adds	r3, #1
 800c78c:	60fb      	str	r3, [r7, #12]
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	885b      	ldrh	r3, [r3, #2]
 800c792:	461a      	mov	r2, r3
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	4293      	cmp	r3, r2
 800c798:	dbe7      	blt.n	800c76a <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800c79a:	bf00      	nop
 800c79c:	bf00      	nop
 800c79e:	3714      	adds	r7, #20
 800c7a0:	46bd      	mov	sp, r7
 800c7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a6:	4770      	bx	lr

0800c7a8 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b082      	sub	sp, #8
 800c7ac:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	80fb      	strh	r3, [r7, #6]
 800c7b2:	e009      	b.n	800c7c8 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800c7b4:	88fb      	ldrh	r3, [r7, #6]
 800c7b6:	4a08      	ldr	r2, [pc, #32]	; (800c7d8 <memp_init+0x30>)
 800c7b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c7bc:	4618      	mov	r0, r3
 800c7be:	f7ff ffc3 	bl	800c748 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800c7c2:	88fb      	ldrh	r3, [r7, #6]
 800c7c4:	3301      	adds	r3, #1
 800c7c6:	80fb      	strh	r3, [r7, #6]
 800c7c8:	88fb      	ldrh	r3, [r7, #6]
 800c7ca:	2b08      	cmp	r3, #8
 800c7cc:	d9f2      	bls.n	800c7b4 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800c7ce:	bf00      	nop
 800c7d0:	bf00      	nop
 800c7d2:	3708      	adds	r7, #8
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	bd80      	pop	{r7, pc}
 800c7d8:	080208a4 	.word	0x080208a4

0800c7dc <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b084      	sub	sp, #16
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	689b      	ldr	r3, [r3, #8]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d012      	beq.n	800c818 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	689b      	ldr	r3, [r3, #8]
 800c7f6:	68fa      	ldr	r2, [r7, #12]
 800c7f8:	6812      	ldr	r2, [r2, #0]
 800c7fa:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	f003 0303 	and.w	r3, r3, #3
 800c802:	2b00      	cmp	r3, #0
 800c804:	d006      	beq.n	800c814 <do_memp_malloc_pool+0x38>
 800c806:	4b07      	ldr	r3, [pc, #28]	; (800c824 <do_memp_malloc_pool+0x48>)
 800c808:	f44f 728c 	mov.w	r2, #280	; 0x118
 800c80c:	4906      	ldr	r1, [pc, #24]	; (800c828 <do_memp_malloc_pool+0x4c>)
 800c80e:	4807      	ldr	r0, [pc, #28]	; (800c82c <do_memp_malloc_pool+0x50>)
 800c810:	f00b fed2 	bl	80185b8 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	e000      	b.n	800c81a <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800c818:	2300      	movs	r3, #0
}
 800c81a:	4618      	mov	r0, r3
 800c81c:	3710      	adds	r7, #16
 800c81e:	46bd      	mov	sp, r7
 800c820:	bd80      	pop	{r7, pc}
 800c822:	bf00      	nop
 800c824:	0801dd40 	.word	0x0801dd40
 800c828:	0801dd70 	.word	0x0801dd70
 800c82c:	0801dd94 	.word	0x0801dd94

0800c830 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800c830:	b580      	push	{r7, lr}
 800c832:	b084      	sub	sp, #16
 800c834:	af00      	add	r7, sp, #0
 800c836:	4603      	mov	r3, r0
 800c838:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800c83a:	79fb      	ldrb	r3, [r7, #7]
 800c83c:	2b08      	cmp	r3, #8
 800c83e:	d908      	bls.n	800c852 <memp_malloc+0x22>
 800c840:	4b0a      	ldr	r3, [pc, #40]	; (800c86c <memp_malloc+0x3c>)
 800c842:	f240 1257 	movw	r2, #343	; 0x157
 800c846:	490a      	ldr	r1, [pc, #40]	; (800c870 <memp_malloc+0x40>)
 800c848:	480a      	ldr	r0, [pc, #40]	; (800c874 <memp_malloc+0x44>)
 800c84a:	f00b feb5 	bl	80185b8 <iprintf>
 800c84e:	2300      	movs	r3, #0
 800c850:	e008      	b.n	800c864 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800c852:	79fb      	ldrb	r3, [r7, #7]
 800c854:	4a08      	ldr	r2, [pc, #32]	; (800c878 <memp_malloc+0x48>)
 800c856:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c85a:	4618      	mov	r0, r3
 800c85c:	f7ff ffbe 	bl	800c7dc <do_memp_malloc_pool>
 800c860:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800c862:	68fb      	ldr	r3, [r7, #12]
}
 800c864:	4618      	mov	r0, r3
 800c866:	3710      	adds	r7, #16
 800c868:	46bd      	mov	sp, r7
 800c86a:	bd80      	pop	{r7, pc}
 800c86c:	0801dd40 	.word	0x0801dd40
 800c870:	0801ddd0 	.word	0x0801ddd0
 800c874:	0801dd94 	.word	0x0801dd94
 800c878:	080208a4 	.word	0x080208a4

0800c87c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b084      	sub	sp, #16
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
 800c884:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800c886:	683b      	ldr	r3, [r7, #0]
 800c888:	f003 0303 	and.w	r3, r3, #3
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d006      	beq.n	800c89e <do_memp_free_pool+0x22>
 800c890:	4b0a      	ldr	r3, [pc, #40]	; (800c8bc <do_memp_free_pool+0x40>)
 800c892:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800c896:	490a      	ldr	r1, [pc, #40]	; (800c8c0 <do_memp_free_pool+0x44>)
 800c898:	480a      	ldr	r0, [pc, #40]	; (800c8c4 <do_memp_free_pool+0x48>)
 800c89a:	f00b fe8d 	bl	80185b8 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800c89e:	683b      	ldr	r3, [r7, #0]
 800c8a0:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	689b      	ldr	r3, [r3, #8]
 800c8a6:	681a      	ldr	r2, [r3, #0]
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	689b      	ldr	r3, [r3, #8]
 800c8b0:	68fa      	ldr	r2, [r7, #12]
 800c8b2:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800c8b4:	bf00      	nop
 800c8b6:	3710      	adds	r7, #16
 800c8b8:	46bd      	mov	sp, r7
 800c8ba:	bd80      	pop	{r7, pc}
 800c8bc:	0801dd40 	.word	0x0801dd40
 800c8c0:	0801ddf0 	.word	0x0801ddf0
 800c8c4:	0801dd94 	.word	0x0801dd94

0800c8c8 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800c8c8:	b580      	push	{r7, lr}
 800c8ca:	b082      	sub	sp, #8
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	6039      	str	r1, [r7, #0]
 800c8d2:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800c8d4:	79fb      	ldrb	r3, [r7, #7]
 800c8d6:	2b08      	cmp	r3, #8
 800c8d8:	d907      	bls.n	800c8ea <memp_free+0x22>
 800c8da:	4b0c      	ldr	r3, [pc, #48]	; (800c90c <memp_free+0x44>)
 800c8dc:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800c8e0:	490b      	ldr	r1, [pc, #44]	; (800c910 <memp_free+0x48>)
 800c8e2:	480c      	ldr	r0, [pc, #48]	; (800c914 <memp_free+0x4c>)
 800c8e4:	f00b fe68 	bl	80185b8 <iprintf>
 800c8e8:	e00c      	b.n	800c904 <memp_free+0x3c>

  if (mem == NULL) {
 800c8ea:	683b      	ldr	r3, [r7, #0]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d008      	beq.n	800c902 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800c8f0:	79fb      	ldrb	r3, [r7, #7]
 800c8f2:	4a09      	ldr	r2, [pc, #36]	; (800c918 <memp_free+0x50>)
 800c8f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c8f8:	6839      	ldr	r1, [r7, #0]
 800c8fa:	4618      	mov	r0, r3
 800c8fc:	f7ff ffbe 	bl	800c87c <do_memp_free_pool>
 800c900:	e000      	b.n	800c904 <memp_free+0x3c>
    return;
 800c902:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800c904:	3708      	adds	r7, #8
 800c906:	46bd      	mov	sp, r7
 800c908:	bd80      	pop	{r7, pc}
 800c90a:	bf00      	nop
 800c90c:	0801dd40 	.word	0x0801dd40
 800c910:	0801de10 	.word	0x0801de10
 800c914:	0801dd94 	.word	0x0801dd94
 800c918:	080208a4 	.word	0x080208a4

0800c91c <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800c91c:	b480      	push	{r7}
 800c91e:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800c920:	bf00      	nop
 800c922:	46bd      	mov	sp, r7
 800c924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c928:	4770      	bx	lr
	...

0800c92c <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800c92c:	b580      	push	{r7, lr}
 800c92e:	b086      	sub	sp, #24
 800c930:	af00      	add	r7, sp, #0
 800c932:	60f8      	str	r0, [r7, #12]
 800c934:	60b9      	str	r1, [r7, #8]
 800c936:	607a      	str	r2, [r7, #4]
 800c938:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d108      	bne.n	800c952 <netif_add+0x26>
 800c940:	4b5b      	ldr	r3, [pc, #364]	; (800cab0 <netif_add+0x184>)
 800c942:	f240 1227 	movw	r2, #295	; 0x127
 800c946:	495b      	ldr	r1, [pc, #364]	; (800cab4 <netif_add+0x188>)
 800c948:	485b      	ldr	r0, [pc, #364]	; (800cab8 <netif_add+0x18c>)
 800c94a:	f00b fe35 	bl	80185b8 <iprintf>
 800c94e:	2300      	movs	r3, #0
 800c950:	e0a9      	b.n	800caa6 <netif_add+0x17a>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800c952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c954:	2b00      	cmp	r3, #0
 800c956:	d108      	bne.n	800c96a <netif_add+0x3e>
 800c958:	4b55      	ldr	r3, [pc, #340]	; (800cab0 <netif_add+0x184>)
 800c95a:	f44f 7294 	mov.w	r2, #296	; 0x128
 800c95e:	4957      	ldr	r1, [pc, #348]	; (800cabc <netif_add+0x190>)
 800c960:	4855      	ldr	r0, [pc, #340]	; (800cab8 <netif_add+0x18c>)
 800c962:	f00b fe29 	bl	80185b8 <iprintf>
 800c966:	2300      	movs	r3, #0
 800c968:	e09d      	b.n	800caa6 <netif_add+0x17a>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800c96a:	68bb      	ldr	r3, [r7, #8]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d101      	bne.n	800c974 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800c970:	4b53      	ldr	r3, [pc, #332]	; (800cac0 <netif_add+0x194>)
 800c972:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2b00      	cmp	r3, #0
 800c978:	d101      	bne.n	800c97e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800c97a:	4b51      	ldr	r3, [pc, #324]	; (800cac0 <netif_add+0x194>)
 800c97c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800c97e:	683b      	ldr	r3, [r7, #0]
 800c980:	2b00      	cmp	r3, #0
 800c982:	d101      	bne.n	800c988 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800c984:	4b4e      	ldr	r3, [pc, #312]	; (800cac0 <netif_add+0x194>)
 800c986:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	2200      	movs	r2, #0
 800c98c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	2200      	movs	r2, #0
 800c992:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	2200      	movs	r2, #0
 800c998:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	4a49      	ldr	r2, [pc, #292]	; (800cac4 <netif_add+0x198>)
 800c99e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	2200      	movs	r2, #0
 800c9a4:	851a      	strh	r2, [r3, #40]	; 0x28
  netif->flags = 0;
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	2200      	movs	r2, #0
 800c9aa:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	3324      	adds	r3, #36	; 0x24
 800c9b2:	2204      	movs	r2, #4
 800c9b4:	2100      	movs	r1, #0
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	f00b f8e2 	bl	8017b80 <memset>
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	2200      	movs	r2, #0
 800c9c0:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	6a3a      	ldr	r2, [r7, #32]
 800c9c6:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800c9c8:	4b3f      	ldr	r3, [pc, #252]	; (800cac8 <netif_add+0x19c>)
 800c9ca:	781a      	ldrb	r2, [r3, #0]
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  netif->input = input;
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c9d6:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800c9d8:	683b      	ldr	r3, [r7, #0]
 800c9da:	687a      	ldr	r2, [r7, #4]
 800c9dc:	68b9      	ldr	r1, [r7, #8]
 800c9de:	68f8      	ldr	r0, [r7, #12]
 800c9e0:	f000 f914 	bl	800cc0c <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800c9e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9e6:	68f8      	ldr	r0, [r7, #12]
 800c9e8:	4798      	blx	r3
 800c9ea:	4603      	mov	r3, r0
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d001      	beq.n	800c9f4 <netif_add+0xc8>
    return NULL;
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	e058      	b.n	800caa6 <netif_add+0x17a>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c9fa:	2bff      	cmp	r3, #255	; 0xff
 800c9fc:	d103      	bne.n	800ca06 <netif_add+0xda>
        netif->num = 0;
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	2200      	movs	r2, #0
 800ca02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }
      num_netifs = 0;
 800ca06:	2300      	movs	r3, #0
 800ca08:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800ca0a:	4b30      	ldr	r3, [pc, #192]	; (800cacc <netif_add+0x1a0>)
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	617b      	str	r3, [r7, #20]
 800ca10:	e02b      	b.n	800ca6a <netif_add+0x13e>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800ca12:	697a      	ldr	r2, [r7, #20]
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	429a      	cmp	r2, r3
 800ca18:	d106      	bne.n	800ca28 <netif_add+0xfc>
 800ca1a:	4b25      	ldr	r3, [pc, #148]	; (800cab0 <netif_add+0x184>)
 800ca1c:	f240 128b 	movw	r2, #395	; 0x18b
 800ca20:	492b      	ldr	r1, [pc, #172]	; (800cad0 <netif_add+0x1a4>)
 800ca22:	4825      	ldr	r0, [pc, #148]	; (800cab8 <netif_add+0x18c>)
 800ca24:	f00b fdc8 	bl	80185b8 <iprintf>
        num_netifs++;
 800ca28:	693b      	ldr	r3, [r7, #16]
 800ca2a:	3301      	adds	r3, #1
 800ca2c:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800ca2e:	693b      	ldr	r3, [r7, #16]
 800ca30:	2bff      	cmp	r3, #255	; 0xff
 800ca32:	dd06      	ble.n	800ca42 <netif_add+0x116>
 800ca34:	4b1e      	ldr	r3, [pc, #120]	; (800cab0 <netif_add+0x184>)
 800ca36:	f240 128d 	movw	r2, #397	; 0x18d
 800ca3a:	4926      	ldr	r1, [pc, #152]	; (800cad4 <netif_add+0x1a8>)
 800ca3c:	481e      	ldr	r0, [pc, #120]	; (800cab8 <netif_add+0x18c>)
 800ca3e:	f00b fdbb 	bl	80185b8 <iprintf>
        if (netif2->num == netif->num) {
 800ca42:	697b      	ldr	r3, [r7, #20]
 800ca44:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ca4e:	429a      	cmp	r2, r3
 800ca50:	d108      	bne.n	800ca64 <netif_add+0x138>
          netif->num++;
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ca58:	3301      	adds	r3, #1
 800ca5a:	b2da      	uxtb	r2, r3
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          break;
 800ca62:	e005      	b.n	800ca70 <netif_add+0x144>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800ca64:	697b      	ldr	r3, [r7, #20]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	617b      	str	r3, [r7, #20]
 800ca6a:	697b      	ldr	r3, [r7, #20]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d1d0      	bne.n	800ca12 <netif_add+0xe6>
        }
      }
    } while (netif2 != NULL);
 800ca70:	697b      	ldr	r3, [r7, #20]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d1be      	bne.n	800c9f4 <netif_add+0xc8>
  }
  if (netif->num == 254) {
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ca7c:	2bfe      	cmp	r3, #254	; 0xfe
 800ca7e:	d103      	bne.n	800ca88 <netif_add+0x15c>
    netif_num = 0;
 800ca80:	4b11      	ldr	r3, [pc, #68]	; (800cac8 <netif_add+0x19c>)
 800ca82:	2200      	movs	r2, #0
 800ca84:	701a      	strb	r2, [r3, #0]
 800ca86:	e006      	b.n	800ca96 <netif_add+0x16a>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ca8e:	3301      	adds	r3, #1
 800ca90:	b2da      	uxtb	r2, r3
 800ca92:	4b0d      	ldr	r3, [pc, #52]	; (800cac8 <netif_add+0x19c>)
 800ca94:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800ca96:	4b0d      	ldr	r3, [pc, #52]	; (800cacc <netif_add+0x1a0>)
 800ca98:	681a      	ldr	r2, [r3, #0]
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800ca9e:	4a0b      	ldr	r2, [pc, #44]	; (800cacc <netif_add+0x1a0>)
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800caa4:	68fb      	ldr	r3, [r7, #12]
}
 800caa6:	4618      	mov	r0, r3
 800caa8:	3718      	adds	r7, #24
 800caaa:	46bd      	mov	sp, r7
 800caac:	bd80      	pop	{r7, pc}
 800caae:	bf00      	nop
 800cab0:	0801de2c 	.word	0x0801de2c
 800cab4:	0801dec0 	.word	0x0801dec0
 800cab8:	0801de7c 	.word	0x0801de7c
 800cabc:	0801dedc 	.word	0x0801dedc
 800cac0:	08020918 	.word	0x08020918
 800cac4:	0800ce1f 	.word	0x0800ce1f
 800cac8:	20000494 	.word	0x20000494
 800cacc:	20006eb8 	.word	0x20006eb8
 800cad0:	0801df00 	.word	0x0801df00
 800cad4:	0801df14 	.word	0x0801df14

0800cad8 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b082      	sub	sp, #8
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
 800cae0:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800cae2:	6839      	ldr	r1, [r7, #0]
 800cae4:	6878      	ldr	r0, [r7, #4]
 800cae6:	f002 facf 	bl	800f088 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800caea:	6839      	ldr	r1, [r7, #0]
 800caec:	6878      	ldr	r0, [r7, #4]
 800caee:	f006 fe6d 	bl	80137cc <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800caf2:	bf00      	nop
 800caf4:	3708      	adds	r7, #8
 800caf6:	46bd      	mov	sp, r7
 800caf8:	bd80      	pop	{r7, pc}
	...

0800cafc <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b086      	sub	sp, #24
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	60f8      	str	r0, [r7, #12]
 800cb04:	60b9      	str	r1, [r7, #8]
 800cb06:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d106      	bne.n	800cb1c <netif_do_set_ipaddr+0x20>
 800cb0e:	4b1d      	ldr	r3, [pc, #116]	; (800cb84 <netif_do_set_ipaddr+0x88>)
 800cb10:	f240 12cb 	movw	r2, #459	; 0x1cb
 800cb14:	491c      	ldr	r1, [pc, #112]	; (800cb88 <netif_do_set_ipaddr+0x8c>)
 800cb16:	481d      	ldr	r0, [pc, #116]	; (800cb8c <netif_do_set_ipaddr+0x90>)
 800cb18:	f00b fd4e 	bl	80185b8 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d106      	bne.n	800cb30 <netif_do_set_ipaddr+0x34>
 800cb22:	4b18      	ldr	r3, [pc, #96]	; (800cb84 <netif_do_set_ipaddr+0x88>)
 800cb24:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800cb28:	4917      	ldr	r1, [pc, #92]	; (800cb88 <netif_do_set_ipaddr+0x8c>)
 800cb2a:	4818      	ldr	r0, [pc, #96]	; (800cb8c <netif_do_set_ipaddr+0x90>)
 800cb2c:	f00b fd44 	bl	80185b8 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800cb30:	68bb      	ldr	r3, [r7, #8]
 800cb32:	681a      	ldr	r2, [r3, #0]
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	3304      	adds	r3, #4
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	429a      	cmp	r2, r3
 800cb3c:	d01c      	beq.n	800cb78 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800cb3e:	68bb      	ldr	r3, [r7, #8]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	3304      	adds	r3, #4
 800cb48:	681a      	ldr	r2, [r3, #0]
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800cb4e:	f107 0314 	add.w	r3, r7, #20
 800cb52:	4619      	mov	r1, r3
 800cb54:	6878      	ldr	r0, [r7, #4]
 800cb56:	f7ff ffbf 	bl	800cad8 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800cb5a:	68bb      	ldr	r3, [r7, #8]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d002      	beq.n	800cb66 <netif_do_set_ipaddr+0x6a>
 800cb60:	68bb      	ldr	r3, [r7, #8]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	e000      	b.n	800cb68 <netif_do_set_ipaddr+0x6c>
 800cb66:	2300      	movs	r3, #0
 800cb68:	68fa      	ldr	r2, [r7, #12]
 800cb6a:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800cb6c:	2101      	movs	r1, #1
 800cb6e:	68f8      	ldr	r0, [r7, #12]
 800cb70:	f000 f8d2 	bl	800cd18 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800cb74:	2301      	movs	r3, #1
 800cb76:	e000      	b.n	800cb7a <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800cb78:	2300      	movs	r3, #0
}
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	3718      	adds	r7, #24
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bd80      	pop	{r7, pc}
 800cb82:	bf00      	nop
 800cb84:	0801de2c 	.word	0x0801de2c
 800cb88:	0801df44 	.word	0x0801df44
 800cb8c:	0801de7c 	.word	0x0801de7c

0800cb90 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800cb90:	b480      	push	{r7}
 800cb92:	b085      	sub	sp, #20
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	60f8      	str	r0, [r7, #12]
 800cb98:	60b9      	str	r1, [r7, #8]
 800cb9a:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800cb9c:	68bb      	ldr	r3, [r7, #8]
 800cb9e:	681a      	ldr	r2, [r3, #0]
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	3308      	adds	r3, #8
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	429a      	cmp	r2, r3
 800cba8:	d00a      	beq.n	800cbc0 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800cbaa:	68bb      	ldr	r3, [r7, #8]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d002      	beq.n	800cbb6 <netif_do_set_netmask+0x26>
 800cbb0:	68bb      	ldr	r3, [r7, #8]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	e000      	b.n	800cbb8 <netif_do_set_netmask+0x28>
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	68fa      	ldr	r2, [r7, #12]
 800cbba:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800cbbc:	2301      	movs	r3, #1
 800cbbe:	e000      	b.n	800cbc2 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800cbc0:	2300      	movs	r3, #0
}
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	3714      	adds	r7, #20
 800cbc6:	46bd      	mov	sp, r7
 800cbc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbcc:	4770      	bx	lr

0800cbce <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800cbce:	b480      	push	{r7}
 800cbd0:	b085      	sub	sp, #20
 800cbd2:	af00      	add	r7, sp, #0
 800cbd4:	60f8      	str	r0, [r7, #12]
 800cbd6:	60b9      	str	r1, [r7, #8]
 800cbd8:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800cbda:	68bb      	ldr	r3, [r7, #8]
 800cbdc:	681a      	ldr	r2, [r3, #0]
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	330c      	adds	r3, #12
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	429a      	cmp	r2, r3
 800cbe6:	d00a      	beq.n	800cbfe <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800cbe8:	68bb      	ldr	r3, [r7, #8]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d002      	beq.n	800cbf4 <netif_do_set_gw+0x26>
 800cbee:	68bb      	ldr	r3, [r7, #8]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	e000      	b.n	800cbf6 <netif_do_set_gw+0x28>
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	68fa      	ldr	r2, [r7, #12]
 800cbf8:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800cbfa:	2301      	movs	r3, #1
 800cbfc:	e000      	b.n	800cc00 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800cbfe:	2300      	movs	r3, #0
}
 800cc00:	4618      	mov	r0, r3
 800cc02:	3714      	adds	r7, #20
 800cc04:	46bd      	mov	sp, r7
 800cc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc0a:	4770      	bx	lr

0800cc0c <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b088      	sub	sp, #32
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	60f8      	str	r0, [r7, #12]
 800cc14:	60b9      	str	r1, [r7, #8]
 800cc16:	607a      	str	r2, [r7, #4]
 800cc18:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800cc1e:	2300      	movs	r3, #0
 800cc20:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800cc22:	68bb      	ldr	r3, [r7, #8]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d101      	bne.n	800cc2c <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800cc28:	4b1c      	ldr	r3, [pc, #112]	; (800cc9c <netif_set_addr+0x90>)
 800cc2a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d101      	bne.n	800cc36 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800cc32:	4b1a      	ldr	r3, [pc, #104]	; (800cc9c <netif_set_addr+0x90>)
 800cc34:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800cc36:	683b      	ldr	r3, [r7, #0]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d101      	bne.n	800cc40 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800cc3c:	4b17      	ldr	r3, [pc, #92]	; (800cc9c <netif_set_addr+0x90>)
 800cc3e:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d003      	beq.n	800cc4e <netif_set_addr+0x42>
 800cc46:	68bb      	ldr	r3, [r7, #8]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d101      	bne.n	800cc52 <netif_set_addr+0x46>
 800cc4e:	2301      	movs	r3, #1
 800cc50:	e000      	b.n	800cc54 <netif_set_addr+0x48>
 800cc52:	2300      	movs	r3, #0
 800cc54:	617b      	str	r3, [r7, #20]
  if (remove) {
 800cc56:	697b      	ldr	r3, [r7, #20]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d006      	beq.n	800cc6a <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800cc5c:	f107 0310 	add.w	r3, r7, #16
 800cc60:	461a      	mov	r2, r3
 800cc62:	68b9      	ldr	r1, [r7, #8]
 800cc64:	68f8      	ldr	r0, [r7, #12]
 800cc66:	f7ff ff49 	bl	800cafc <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800cc6a:	69fa      	ldr	r2, [r7, #28]
 800cc6c:	6879      	ldr	r1, [r7, #4]
 800cc6e:	68f8      	ldr	r0, [r7, #12]
 800cc70:	f7ff ff8e 	bl	800cb90 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800cc74:	69ba      	ldr	r2, [r7, #24]
 800cc76:	6839      	ldr	r1, [r7, #0]
 800cc78:	68f8      	ldr	r0, [r7, #12]
 800cc7a:	f7ff ffa8 	bl	800cbce <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800cc7e:	697b      	ldr	r3, [r7, #20]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d106      	bne.n	800cc92 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800cc84:	f107 0310 	add.w	r3, r7, #16
 800cc88:	461a      	mov	r2, r3
 800cc8a:	68b9      	ldr	r1, [r7, #8]
 800cc8c:	68f8      	ldr	r0, [r7, #12]
 800cc8e:	f7ff ff35 	bl	800cafc <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800cc92:	bf00      	nop
 800cc94:	3720      	adds	r7, #32
 800cc96:	46bd      	mov	sp, r7
 800cc98:	bd80      	pop	{r7, pc}
 800cc9a:	bf00      	nop
 800cc9c:	08020918 	.word	0x08020918

0800cca0 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800cca0:	b480      	push	{r7}
 800cca2:	b083      	sub	sp, #12
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800cca8:	4a04      	ldr	r2, [pc, #16]	; (800ccbc <netif_set_default+0x1c>)
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800ccae:	bf00      	nop
 800ccb0:	370c      	adds	r7, #12
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb8:	4770      	bx	lr
 800ccba:	bf00      	nop
 800ccbc:	20006ebc 	.word	0x20006ebc

0800ccc0 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b082      	sub	sp, #8
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d107      	bne.n	800ccde <netif_set_up+0x1e>
 800ccce:	4b0f      	ldr	r3, [pc, #60]	; (800cd0c <netif_set_up+0x4c>)
 800ccd0:	f44f 7254 	mov.w	r2, #848	; 0x350
 800ccd4:	490e      	ldr	r1, [pc, #56]	; (800cd10 <netif_set_up+0x50>)
 800ccd6:	480f      	ldr	r0, [pc, #60]	; (800cd14 <netif_set_up+0x54>)
 800ccd8:	f00b fc6e 	bl	80185b8 <iprintf>
 800ccdc:	e013      	b.n	800cd06 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800cce4:	f003 0301 	and.w	r3, r3, #1
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d10c      	bne.n	800cd06 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800ccf2:	f043 0301 	orr.w	r3, r3, #1
 800ccf6:	b2da      	uxtb	r2, r3
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800ccfe:	2103      	movs	r1, #3
 800cd00:	6878      	ldr	r0, [r7, #4]
 800cd02:	f000 f809 	bl	800cd18 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800cd06:	3708      	adds	r7, #8
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	bd80      	pop	{r7, pc}
 800cd0c:	0801de2c 	.word	0x0801de2c
 800cd10:	0801dfb4 	.word	0x0801dfb4
 800cd14:	0801de7c 	.word	0x0801de7c

0800cd18 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800cd18:	b580      	push	{r7, lr}
 800cd1a:	b082      	sub	sp, #8
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	6078      	str	r0, [r7, #4]
 800cd20:	460b      	mov	r3, r1
 800cd22:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d106      	bne.n	800cd38 <netif_issue_reports+0x20>
 800cd2a:	4b18      	ldr	r3, [pc, #96]	; (800cd8c <netif_issue_reports+0x74>)
 800cd2c:	f240 326d 	movw	r2, #877	; 0x36d
 800cd30:	4917      	ldr	r1, [pc, #92]	; (800cd90 <netif_issue_reports+0x78>)
 800cd32:	4818      	ldr	r0, [pc, #96]	; (800cd94 <netif_issue_reports+0x7c>)
 800cd34:	f00b fc40 	bl	80185b8 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800cd3e:	f003 0304 	and.w	r3, r3, #4
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d01e      	beq.n	800cd84 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800cd4c:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d017      	beq.n	800cd84 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800cd54:	78fb      	ldrb	r3, [r7, #3]
 800cd56:	f003 0301 	and.w	r3, r3, #1
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d013      	beq.n	800cd86 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	3304      	adds	r3, #4
 800cd62:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d00e      	beq.n	800cd86 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800cd6e:	f003 0308 	and.w	r3, r3, #8
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d007      	beq.n	800cd86 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	3304      	adds	r3, #4
 800cd7a:	4619      	mov	r1, r3
 800cd7c:	6878      	ldr	r0, [r7, #4]
 800cd7e:	f009 fae9 	bl	8016354 <etharp_request>
 800cd82:	e000      	b.n	800cd86 <netif_issue_reports+0x6e>
    return;
 800cd84:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800cd86:	3708      	adds	r7, #8
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	bd80      	pop	{r7, pc}
 800cd8c:	0801de2c 	.word	0x0801de2c
 800cd90:	0801dfd0 	.word	0x0801dfd0
 800cd94:	0801de7c 	.word	0x0801de7c

0800cd98 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800cd98:	b580      	push	{r7, lr}
 800cd9a:	b082      	sub	sp, #8
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d107      	bne.n	800cdb6 <netif_set_down+0x1e>
 800cda6:	4b12      	ldr	r3, [pc, #72]	; (800cdf0 <netif_set_down+0x58>)
 800cda8:	f240 329b 	movw	r2, #923	; 0x39b
 800cdac:	4911      	ldr	r1, [pc, #68]	; (800cdf4 <netif_set_down+0x5c>)
 800cdae:	4812      	ldr	r0, [pc, #72]	; (800cdf8 <netif_set_down+0x60>)
 800cdb0:	f00b fc02 	bl	80185b8 <iprintf>
 800cdb4:	e019      	b.n	800cdea <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800cdbc:	f003 0301 	and.w	r3, r3, #1
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d012      	beq.n	800cdea <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800cdca:	f023 0301 	bic.w	r3, r3, #1
 800cdce:	b2da      	uxtb	r2, r3
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800cddc:	f003 0308 	and.w	r3, r3, #8
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d002      	beq.n	800cdea <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800cde4:	6878      	ldr	r0, [r7, #4]
 800cde6:	f008 fe6f 	bl	8015ac8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800cdea:	3708      	adds	r7, #8
 800cdec:	46bd      	mov	sp, r7
 800cdee:	bd80      	pop	{r7, pc}
 800cdf0:	0801de2c 	.word	0x0801de2c
 800cdf4:	0801dff4 	.word	0x0801dff4
 800cdf8:	0801de7c 	.word	0x0801de7c

0800cdfc <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800cdfc:	b480      	push	{r7}
 800cdfe:	b083      	sub	sp, #12
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
 800ce04:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d002      	beq.n	800ce12 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	683a      	ldr	r2, [r7, #0]
 800ce10:	61da      	str	r2, [r3, #28]
  }
}
 800ce12:	bf00      	nop
 800ce14:	370c      	adds	r7, #12
 800ce16:	46bd      	mov	sp, r7
 800ce18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1c:	4770      	bx	lr

0800ce1e <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800ce1e:	b480      	push	{r7}
 800ce20:	b085      	sub	sp, #20
 800ce22:	af00      	add	r7, sp, #0
 800ce24:	60f8      	str	r0, [r7, #12]
 800ce26:	60b9      	str	r1, [r7, #8]
 800ce28:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800ce2a:	f06f 030b 	mvn.w	r3, #11
}
 800ce2e:	4618      	mov	r0, r3
 800ce30:	3714      	adds	r7, #20
 800ce32:	46bd      	mov	sp, r7
 800ce34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce38:	4770      	bx	lr
	...

0800ce3c <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800ce3c:	b480      	push	{r7}
 800ce3e:	b085      	sub	sp, #20
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	4603      	mov	r3, r0
 800ce44:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800ce46:	79fb      	ldrb	r3, [r7, #7]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d013      	beq.n	800ce74 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800ce4c:	4b0d      	ldr	r3, [pc, #52]	; (800ce84 <netif_get_by_index+0x48>)
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	60fb      	str	r3, [r7, #12]
 800ce52:	e00c      	b.n	800ce6e <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ce5a:	3301      	adds	r3, #1
 800ce5c:	b2db      	uxtb	r3, r3
 800ce5e:	79fa      	ldrb	r2, [r7, #7]
 800ce60:	429a      	cmp	r2, r3
 800ce62:	d101      	bne.n	800ce68 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	e006      	b.n	800ce76 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	60fb      	str	r3, [r7, #12]
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d1ef      	bne.n	800ce54 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800ce74:	2300      	movs	r3, #0
}
 800ce76:	4618      	mov	r0, r3
 800ce78:	3714      	adds	r7, #20
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce80:	4770      	bx	lr
 800ce82:	bf00      	nop
 800ce84:	20006eb8 	.word	0x20006eb8

0800ce88 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800ce88:	b480      	push	{r7}
 800ce8a:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800ce8c:	4b03      	ldr	r3, [pc, #12]	; (800ce9c <pbuf_pool_is_empty+0x14>)
 800ce8e:	2201      	movs	r2, #1
 800ce90:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800ce92:	bf00      	nop
 800ce94:	46bd      	mov	sp, r7
 800ce96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce9a:	4770      	bx	lr
 800ce9c:	20006ec0 	.word	0x20006ec0

0800cea0 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800cea0:	b480      	push	{r7}
 800cea2:	b085      	sub	sp, #20
 800cea4:	af00      	add	r7, sp, #0
 800cea6:	60f8      	str	r0, [r7, #12]
 800cea8:	60b9      	str	r1, [r7, #8]
 800ceaa:	4611      	mov	r1, r2
 800ceac:	461a      	mov	r2, r3
 800ceae:	460b      	mov	r3, r1
 800ceb0:	80fb      	strh	r3, [r7, #6]
 800ceb2:	4613      	mov	r3, r2
 800ceb4:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	2200      	movs	r2, #0
 800ceba:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	68ba      	ldr	r2, [r7, #8]
 800cec0:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	88fa      	ldrh	r2, [r7, #6]
 800cec6:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	88ba      	ldrh	r2, [r7, #4]
 800cecc:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800cece:	8b3b      	ldrh	r3, [r7, #24]
 800ced0:	b2da      	uxtb	r2, r3
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	7f3a      	ldrb	r2, [r7, #28]
 800ceda:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	2201      	movs	r2, #1
 800cee0:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	2200      	movs	r2, #0
 800cee6:	73da      	strb	r2, [r3, #15]
}
 800cee8:	bf00      	nop
 800ceea:	3714      	adds	r7, #20
 800ceec:	46bd      	mov	sp, r7
 800ceee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cef2:	4770      	bx	lr

0800cef4 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800cef4:	b580      	push	{r7, lr}
 800cef6:	b08c      	sub	sp, #48	; 0x30
 800cef8:	af02      	add	r7, sp, #8
 800cefa:	4603      	mov	r3, r0
 800cefc:	71fb      	strb	r3, [r7, #7]
 800cefe:	460b      	mov	r3, r1
 800cf00:	80bb      	strh	r3, [r7, #4]
 800cf02:	4613      	mov	r3, r2
 800cf04:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800cf06:	79fb      	ldrb	r3, [r7, #7]
 800cf08:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800cf0a:	887b      	ldrh	r3, [r7, #2]
 800cf0c:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800cf10:	d07f      	beq.n	800d012 <pbuf_alloc+0x11e>
 800cf12:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800cf16:	f300 80c8 	bgt.w	800d0aa <pbuf_alloc+0x1b6>
 800cf1a:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800cf1e:	d010      	beq.n	800cf42 <pbuf_alloc+0x4e>
 800cf20:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800cf24:	f300 80c1 	bgt.w	800d0aa <pbuf_alloc+0x1b6>
 800cf28:	2b01      	cmp	r3, #1
 800cf2a:	d002      	beq.n	800cf32 <pbuf_alloc+0x3e>
 800cf2c:	2b41      	cmp	r3, #65	; 0x41
 800cf2e:	f040 80bc 	bne.w	800d0aa <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800cf32:	887a      	ldrh	r2, [r7, #2]
 800cf34:	88bb      	ldrh	r3, [r7, #4]
 800cf36:	4619      	mov	r1, r3
 800cf38:	2000      	movs	r0, #0
 800cf3a:	f000 f8d1 	bl	800d0e0 <pbuf_alloc_reference>
 800cf3e:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800cf40:	e0bd      	b.n	800d0be <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800cf42:	2300      	movs	r3, #0
 800cf44:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800cf46:	2300      	movs	r3, #0
 800cf48:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800cf4a:	88bb      	ldrh	r3, [r7, #4]
 800cf4c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800cf4e:	2008      	movs	r0, #8
 800cf50:	f7ff fc6e 	bl	800c830 <memp_malloc>
 800cf54:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800cf56:	693b      	ldr	r3, [r7, #16]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d109      	bne.n	800cf70 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800cf5c:	f7ff ff94 	bl	800ce88 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800cf60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d002      	beq.n	800cf6c <pbuf_alloc+0x78>
            pbuf_free(p);
 800cf66:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cf68:	f000 faa8 	bl	800d4bc <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	e0a7      	b.n	800d0c0 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800cf70:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800cf72:	3303      	adds	r3, #3
 800cf74:	b29b      	uxth	r3, r3
 800cf76:	f023 0303 	bic.w	r3, r3, #3
 800cf7a:	b29b      	uxth	r3, r3
 800cf7c:	f5c3 7301 	rsb	r3, r3, #516	; 0x204
 800cf80:	b29b      	uxth	r3, r3
 800cf82:	8b7a      	ldrh	r2, [r7, #26]
 800cf84:	4293      	cmp	r3, r2
 800cf86:	bf28      	it	cs
 800cf88:	4613      	movcs	r3, r2
 800cf8a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800cf8c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800cf8e:	3310      	adds	r3, #16
 800cf90:	693a      	ldr	r2, [r7, #16]
 800cf92:	4413      	add	r3, r2
 800cf94:	3303      	adds	r3, #3
 800cf96:	f023 0303 	bic.w	r3, r3, #3
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	89f9      	ldrh	r1, [r7, #14]
 800cf9e:	8b7a      	ldrh	r2, [r7, #26]
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	9301      	str	r3, [sp, #4]
 800cfa4:	887b      	ldrh	r3, [r7, #2]
 800cfa6:	9300      	str	r3, [sp, #0]
 800cfa8:	460b      	mov	r3, r1
 800cfaa:	4601      	mov	r1, r0
 800cfac:	6938      	ldr	r0, [r7, #16]
 800cfae:	f7ff ff77 	bl	800cea0 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800cfb2:	693b      	ldr	r3, [r7, #16]
 800cfb4:	685b      	ldr	r3, [r3, #4]
 800cfb6:	f003 0303 	and.w	r3, r3, #3
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d006      	beq.n	800cfcc <pbuf_alloc+0xd8>
 800cfbe:	4b42      	ldr	r3, [pc, #264]	; (800d0c8 <pbuf_alloc+0x1d4>)
 800cfc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cfc4:	4941      	ldr	r1, [pc, #260]	; (800d0cc <pbuf_alloc+0x1d8>)
 800cfc6:	4842      	ldr	r0, [pc, #264]	; (800d0d0 <pbuf_alloc+0x1dc>)
 800cfc8:	f00b faf6 	bl	80185b8 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800cfcc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800cfce:	3303      	adds	r3, #3
 800cfd0:	f023 0303 	bic.w	r3, r3, #3
 800cfd4:	f5b3 7f01 	cmp.w	r3, #516	; 0x204
 800cfd8:	d106      	bne.n	800cfe8 <pbuf_alloc+0xf4>
 800cfda:	4b3b      	ldr	r3, [pc, #236]	; (800d0c8 <pbuf_alloc+0x1d4>)
 800cfdc:	f44f 7281 	mov.w	r2, #258	; 0x102
 800cfe0:	493c      	ldr	r1, [pc, #240]	; (800d0d4 <pbuf_alloc+0x1e0>)
 800cfe2:	483b      	ldr	r0, [pc, #236]	; (800d0d0 <pbuf_alloc+0x1dc>)
 800cfe4:	f00b fae8 	bl	80185b8 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800cfe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d102      	bne.n	800cff4 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800cfee:	693b      	ldr	r3, [r7, #16]
 800cff0:	627b      	str	r3, [r7, #36]	; 0x24
 800cff2:	e002      	b.n	800cffa <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800cff4:	69fb      	ldr	r3, [r7, #28]
 800cff6:	693a      	ldr	r2, [r7, #16]
 800cff8:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800cffa:	693b      	ldr	r3, [r7, #16]
 800cffc:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800cffe:	8b7a      	ldrh	r2, [r7, #26]
 800d000:	89fb      	ldrh	r3, [r7, #14]
 800d002:	1ad3      	subs	r3, r2, r3
 800d004:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800d006:	2300      	movs	r3, #0
 800d008:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800d00a:	8b7b      	ldrh	r3, [r7, #26]
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d19e      	bne.n	800cf4e <pbuf_alloc+0x5a>
      break;
 800d010:	e055      	b.n	800d0be <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800d012:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d014:	3303      	adds	r3, #3
 800d016:	b29b      	uxth	r3, r3
 800d018:	f023 0303 	bic.w	r3, r3, #3
 800d01c:	b29a      	uxth	r2, r3
 800d01e:	88bb      	ldrh	r3, [r7, #4]
 800d020:	3303      	adds	r3, #3
 800d022:	b29b      	uxth	r3, r3
 800d024:	f023 0303 	bic.w	r3, r3, #3
 800d028:	b29b      	uxth	r3, r3
 800d02a:	4413      	add	r3, r2
 800d02c:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800d02e:	8b3b      	ldrh	r3, [r7, #24]
 800d030:	3310      	adds	r3, #16
 800d032:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800d034:	8b3a      	ldrh	r2, [r7, #24]
 800d036:	88bb      	ldrh	r3, [r7, #4]
 800d038:	3303      	adds	r3, #3
 800d03a:	f023 0303 	bic.w	r3, r3, #3
 800d03e:	429a      	cmp	r2, r3
 800d040:	d306      	bcc.n	800d050 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800d042:	8afa      	ldrh	r2, [r7, #22]
 800d044:	88bb      	ldrh	r3, [r7, #4]
 800d046:	3303      	adds	r3, #3
 800d048:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800d04c:	429a      	cmp	r2, r3
 800d04e:	d201      	bcs.n	800d054 <pbuf_alloc+0x160>
        return NULL;
 800d050:	2300      	movs	r3, #0
 800d052:	e035      	b.n	800d0c0 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800d054:	8afb      	ldrh	r3, [r7, #22]
 800d056:	4618      	mov	r0, r3
 800d058:	f7ff fa7c 	bl	800c554 <mem_malloc>
 800d05c:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800d05e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d060:	2b00      	cmp	r3, #0
 800d062:	d101      	bne.n	800d068 <pbuf_alloc+0x174>
        return NULL;
 800d064:	2300      	movs	r3, #0
 800d066:	e02b      	b.n	800d0c0 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800d068:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d06a:	3310      	adds	r3, #16
 800d06c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d06e:	4413      	add	r3, r2
 800d070:	3303      	adds	r3, #3
 800d072:	f023 0303 	bic.w	r3, r3, #3
 800d076:	4618      	mov	r0, r3
 800d078:	88b9      	ldrh	r1, [r7, #4]
 800d07a:	88ba      	ldrh	r2, [r7, #4]
 800d07c:	2300      	movs	r3, #0
 800d07e:	9301      	str	r3, [sp, #4]
 800d080:	887b      	ldrh	r3, [r7, #2]
 800d082:	9300      	str	r3, [sp, #0]
 800d084:	460b      	mov	r3, r1
 800d086:	4601      	mov	r1, r0
 800d088:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d08a:	f7ff ff09 	bl	800cea0 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800d08e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d090:	685b      	ldr	r3, [r3, #4]
 800d092:	f003 0303 	and.w	r3, r3, #3
 800d096:	2b00      	cmp	r3, #0
 800d098:	d010      	beq.n	800d0bc <pbuf_alloc+0x1c8>
 800d09a:	4b0b      	ldr	r3, [pc, #44]	; (800d0c8 <pbuf_alloc+0x1d4>)
 800d09c:	f44f 7291 	mov.w	r2, #290	; 0x122
 800d0a0:	490d      	ldr	r1, [pc, #52]	; (800d0d8 <pbuf_alloc+0x1e4>)
 800d0a2:	480b      	ldr	r0, [pc, #44]	; (800d0d0 <pbuf_alloc+0x1dc>)
 800d0a4:	f00b fa88 	bl	80185b8 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800d0a8:	e008      	b.n	800d0bc <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800d0aa:	4b07      	ldr	r3, [pc, #28]	; (800d0c8 <pbuf_alloc+0x1d4>)
 800d0ac:	f240 1227 	movw	r2, #295	; 0x127
 800d0b0:	490a      	ldr	r1, [pc, #40]	; (800d0dc <pbuf_alloc+0x1e8>)
 800d0b2:	4807      	ldr	r0, [pc, #28]	; (800d0d0 <pbuf_alloc+0x1dc>)
 800d0b4:	f00b fa80 	bl	80185b8 <iprintf>
      return NULL;
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	e001      	b.n	800d0c0 <pbuf_alloc+0x1cc>
      break;
 800d0bc:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800d0be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	3728      	adds	r7, #40	; 0x28
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	bd80      	pop	{r7, pc}
 800d0c8:	0801e05c 	.word	0x0801e05c
 800d0cc:	0801e08c 	.word	0x0801e08c
 800d0d0:	0801e0bc 	.word	0x0801e0bc
 800d0d4:	0801e0e4 	.word	0x0801e0e4
 800d0d8:	0801e118 	.word	0x0801e118
 800d0dc:	0801e144 	.word	0x0801e144

0800d0e0 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	b086      	sub	sp, #24
 800d0e4:	af02      	add	r7, sp, #8
 800d0e6:	6078      	str	r0, [r7, #4]
 800d0e8:	460b      	mov	r3, r1
 800d0ea:	807b      	strh	r3, [r7, #2]
 800d0ec:	4613      	mov	r3, r2
 800d0ee:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800d0f0:	883b      	ldrh	r3, [r7, #0]
 800d0f2:	2b41      	cmp	r3, #65	; 0x41
 800d0f4:	d009      	beq.n	800d10a <pbuf_alloc_reference+0x2a>
 800d0f6:	883b      	ldrh	r3, [r7, #0]
 800d0f8:	2b01      	cmp	r3, #1
 800d0fa:	d006      	beq.n	800d10a <pbuf_alloc_reference+0x2a>
 800d0fc:	4b0f      	ldr	r3, [pc, #60]	; (800d13c <pbuf_alloc_reference+0x5c>)
 800d0fe:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800d102:	490f      	ldr	r1, [pc, #60]	; (800d140 <pbuf_alloc_reference+0x60>)
 800d104:	480f      	ldr	r0, [pc, #60]	; (800d144 <pbuf_alloc_reference+0x64>)
 800d106:	f00b fa57 	bl	80185b8 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800d10a:	2007      	movs	r0, #7
 800d10c:	f7ff fb90 	bl	800c830 <memp_malloc>
 800d110:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d101      	bne.n	800d11c <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800d118:	2300      	movs	r3, #0
 800d11a:	e00b      	b.n	800d134 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800d11c:	8879      	ldrh	r1, [r7, #2]
 800d11e:	887a      	ldrh	r2, [r7, #2]
 800d120:	2300      	movs	r3, #0
 800d122:	9301      	str	r3, [sp, #4]
 800d124:	883b      	ldrh	r3, [r7, #0]
 800d126:	9300      	str	r3, [sp, #0]
 800d128:	460b      	mov	r3, r1
 800d12a:	6879      	ldr	r1, [r7, #4]
 800d12c:	68f8      	ldr	r0, [r7, #12]
 800d12e:	f7ff feb7 	bl	800cea0 <pbuf_init_alloced_pbuf>
  return p;
 800d132:	68fb      	ldr	r3, [r7, #12]
}
 800d134:	4618      	mov	r0, r3
 800d136:	3710      	adds	r7, #16
 800d138:	46bd      	mov	sp, r7
 800d13a:	bd80      	pop	{r7, pc}
 800d13c:	0801e05c 	.word	0x0801e05c
 800d140:	0801e160 	.word	0x0801e160
 800d144:	0801e0bc 	.word	0x0801e0bc

0800d148 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b088      	sub	sp, #32
 800d14c:	af02      	add	r7, sp, #8
 800d14e:	607b      	str	r3, [r7, #4]
 800d150:	4603      	mov	r3, r0
 800d152:	73fb      	strb	r3, [r7, #15]
 800d154:	460b      	mov	r3, r1
 800d156:	81bb      	strh	r3, [r7, #12]
 800d158:	4613      	mov	r3, r2
 800d15a:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800d15c:	7bfb      	ldrb	r3, [r7, #15]
 800d15e:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800d160:	8a7b      	ldrh	r3, [r7, #18]
 800d162:	3303      	adds	r3, #3
 800d164:	f023 0203 	bic.w	r2, r3, #3
 800d168:	89bb      	ldrh	r3, [r7, #12]
 800d16a:	441a      	add	r2, r3
 800d16c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d16e:	429a      	cmp	r2, r3
 800d170:	d901      	bls.n	800d176 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800d172:	2300      	movs	r3, #0
 800d174:	e018      	b.n	800d1a8 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800d176:	6a3b      	ldr	r3, [r7, #32]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d007      	beq.n	800d18c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800d17c:	8a7b      	ldrh	r3, [r7, #18]
 800d17e:	3303      	adds	r3, #3
 800d180:	f023 0303 	bic.w	r3, r3, #3
 800d184:	6a3a      	ldr	r2, [r7, #32]
 800d186:	4413      	add	r3, r2
 800d188:	617b      	str	r3, [r7, #20]
 800d18a:	e001      	b.n	800d190 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800d18c:	2300      	movs	r3, #0
 800d18e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800d190:	6878      	ldr	r0, [r7, #4]
 800d192:	89b9      	ldrh	r1, [r7, #12]
 800d194:	89ba      	ldrh	r2, [r7, #12]
 800d196:	2302      	movs	r3, #2
 800d198:	9301      	str	r3, [sp, #4]
 800d19a:	897b      	ldrh	r3, [r7, #10]
 800d19c:	9300      	str	r3, [sp, #0]
 800d19e:	460b      	mov	r3, r1
 800d1a0:	6979      	ldr	r1, [r7, #20]
 800d1a2:	f7ff fe7d 	bl	800cea0 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800d1a6:	687b      	ldr	r3, [r7, #4]
}
 800d1a8:	4618      	mov	r0, r3
 800d1aa:	3718      	adds	r7, #24
 800d1ac:	46bd      	mov	sp, r7
 800d1ae:	bd80      	pop	{r7, pc}

0800d1b0 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b084      	sub	sp, #16
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
 800d1b8:	460b      	mov	r3, r1
 800d1ba:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d106      	bne.n	800d1d0 <pbuf_realloc+0x20>
 800d1c2:	4b3a      	ldr	r3, [pc, #232]	; (800d2ac <pbuf_realloc+0xfc>)
 800d1c4:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800d1c8:	4939      	ldr	r1, [pc, #228]	; (800d2b0 <pbuf_realloc+0x100>)
 800d1ca:	483a      	ldr	r0, [pc, #232]	; (800d2b4 <pbuf_realloc+0x104>)
 800d1cc:	f00b f9f4 	bl	80185b8 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	891b      	ldrh	r3, [r3, #8]
 800d1d4:	887a      	ldrh	r2, [r7, #2]
 800d1d6:	429a      	cmp	r2, r3
 800d1d8:	d263      	bcs.n	800d2a2 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	891a      	ldrh	r2, [r3, #8]
 800d1de:	887b      	ldrh	r3, [r7, #2]
 800d1e0:	1ad3      	subs	r3, r2, r3
 800d1e2:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800d1e4:	887b      	ldrh	r3, [r7, #2]
 800d1e6:	817b      	strh	r3, [r7, #10]
  q = p;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800d1ec:	e018      	b.n	800d220 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	895b      	ldrh	r3, [r3, #10]
 800d1f2:	897a      	ldrh	r2, [r7, #10]
 800d1f4:	1ad3      	subs	r3, r2, r3
 800d1f6:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	891a      	ldrh	r2, [r3, #8]
 800d1fc:	893b      	ldrh	r3, [r7, #8]
 800d1fe:	1ad3      	subs	r3, r2, r3
 800d200:	b29a      	uxth	r2, r3
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d106      	bne.n	800d220 <pbuf_realloc+0x70>
 800d212:	4b26      	ldr	r3, [pc, #152]	; (800d2ac <pbuf_realloc+0xfc>)
 800d214:	f240 12af 	movw	r2, #431	; 0x1af
 800d218:	4927      	ldr	r1, [pc, #156]	; (800d2b8 <pbuf_realloc+0x108>)
 800d21a:	4826      	ldr	r0, [pc, #152]	; (800d2b4 <pbuf_realloc+0x104>)
 800d21c:	f00b f9cc 	bl	80185b8 <iprintf>
  while (rem_len > q->len) {
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	895b      	ldrh	r3, [r3, #10]
 800d224:	897a      	ldrh	r2, [r7, #10]
 800d226:	429a      	cmp	r2, r3
 800d228:	d8e1      	bhi.n	800d1ee <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	7b1b      	ldrb	r3, [r3, #12]
 800d22e:	f003 030f 	and.w	r3, r3, #15
 800d232:	2b00      	cmp	r3, #0
 800d234:	d121      	bne.n	800d27a <pbuf_realloc+0xca>
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	895b      	ldrh	r3, [r3, #10]
 800d23a:	897a      	ldrh	r2, [r7, #10]
 800d23c:	429a      	cmp	r2, r3
 800d23e:	d01c      	beq.n	800d27a <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	7b5b      	ldrb	r3, [r3, #13]
 800d244:	f003 0302 	and.w	r3, r3, #2
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d116      	bne.n	800d27a <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	685a      	ldr	r2, [r3, #4]
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	1ad3      	subs	r3, r2, r3
 800d254:	b29a      	uxth	r2, r3
 800d256:	897b      	ldrh	r3, [r7, #10]
 800d258:	4413      	add	r3, r2
 800d25a:	b29b      	uxth	r3, r3
 800d25c:	4619      	mov	r1, r3
 800d25e:	68f8      	ldr	r0, [r7, #12]
 800d260:	f7ff f87c 	bl	800c35c <mem_trim>
 800d264:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d106      	bne.n	800d27a <pbuf_realloc+0xca>
 800d26c:	4b0f      	ldr	r3, [pc, #60]	; (800d2ac <pbuf_realloc+0xfc>)
 800d26e:	f240 12bd 	movw	r2, #445	; 0x1bd
 800d272:	4912      	ldr	r1, [pc, #72]	; (800d2bc <pbuf_realloc+0x10c>)
 800d274:	480f      	ldr	r0, [pc, #60]	; (800d2b4 <pbuf_realloc+0x104>)
 800d276:	f00b f99f 	bl	80185b8 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	897a      	ldrh	r2, [r7, #10]
 800d27e:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	895a      	ldrh	r2, [r3, #10]
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d004      	beq.n	800d29a <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	4618      	mov	r0, r3
 800d296:	f000 f911 	bl	800d4bc <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	2200      	movs	r2, #0
 800d29e:	601a      	str	r2, [r3, #0]
 800d2a0:	e000      	b.n	800d2a4 <pbuf_realloc+0xf4>
    return;
 800d2a2:	bf00      	nop

}
 800d2a4:	3710      	adds	r7, #16
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	bd80      	pop	{r7, pc}
 800d2aa:	bf00      	nop
 800d2ac:	0801e05c 	.word	0x0801e05c
 800d2b0:	0801e174 	.word	0x0801e174
 800d2b4:	0801e0bc 	.word	0x0801e0bc
 800d2b8:	0801e18c 	.word	0x0801e18c
 800d2bc:	0801e1a4 	.word	0x0801e1a4

0800d2c0 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b086      	sub	sp, #24
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	60f8      	str	r0, [r7, #12]
 800d2c8:	60b9      	str	r1, [r7, #8]
 800d2ca:	4613      	mov	r3, r2
 800d2cc:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d106      	bne.n	800d2e2 <pbuf_add_header_impl+0x22>
 800d2d4:	4b2b      	ldr	r3, [pc, #172]	; (800d384 <pbuf_add_header_impl+0xc4>)
 800d2d6:	f240 12df 	movw	r2, #479	; 0x1df
 800d2da:	492b      	ldr	r1, [pc, #172]	; (800d388 <pbuf_add_header_impl+0xc8>)
 800d2dc:	482b      	ldr	r0, [pc, #172]	; (800d38c <pbuf_add_header_impl+0xcc>)
 800d2de:	f00b f96b 	bl	80185b8 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d003      	beq.n	800d2f0 <pbuf_add_header_impl+0x30>
 800d2e8:	68bb      	ldr	r3, [r7, #8]
 800d2ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d2ee:	d301      	bcc.n	800d2f4 <pbuf_add_header_impl+0x34>
    return 1;
 800d2f0:	2301      	movs	r3, #1
 800d2f2:	e043      	b.n	800d37c <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800d2f4:	68bb      	ldr	r3, [r7, #8]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d101      	bne.n	800d2fe <pbuf_add_header_impl+0x3e>
    return 0;
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	e03e      	b.n	800d37c <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800d2fe:	68bb      	ldr	r3, [r7, #8]
 800d300:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	891a      	ldrh	r2, [r3, #8]
 800d306:	8a7b      	ldrh	r3, [r7, #18]
 800d308:	4413      	add	r3, r2
 800d30a:	b29b      	uxth	r3, r3
 800d30c:	8a7a      	ldrh	r2, [r7, #18]
 800d30e:	429a      	cmp	r2, r3
 800d310:	d901      	bls.n	800d316 <pbuf_add_header_impl+0x56>
    return 1;
 800d312:	2301      	movs	r3, #1
 800d314:	e032      	b.n	800d37c <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	7b1b      	ldrb	r3, [r3, #12]
 800d31a:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800d31c:	8a3b      	ldrh	r3, [r7, #16]
 800d31e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d322:	2b00      	cmp	r3, #0
 800d324:	d00c      	beq.n	800d340 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	685a      	ldr	r2, [r3, #4]
 800d32a:	68bb      	ldr	r3, [r7, #8]
 800d32c:	425b      	negs	r3, r3
 800d32e:	4413      	add	r3, r2
 800d330:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	3310      	adds	r3, #16
 800d336:	697a      	ldr	r2, [r7, #20]
 800d338:	429a      	cmp	r2, r3
 800d33a:	d20d      	bcs.n	800d358 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800d33c:	2301      	movs	r3, #1
 800d33e:	e01d      	b.n	800d37c <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800d340:	79fb      	ldrb	r3, [r7, #7]
 800d342:	2b00      	cmp	r3, #0
 800d344:	d006      	beq.n	800d354 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	685a      	ldr	r2, [r3, #4]
 800d34a:	68bb      	ldr	r3, [r7, #8]
 800d34c:	425b      	negs	r3, r3
 800d34e:	4413      	add	r3, r2
 800d350:	617b      	str	r3, [r7, #20]
 800d352:	e001      	b.n	800d358 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800d354:	2301      	movs	r3, #1
 800d356:	e011      	b.n	800d37c <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	697a      	ldr	r2, [r7, #20]
 800d35c:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	895a      	ldrh	r2, [r3, #10]
 800d362:	8a7b      	ldrh	r3, [r7, #18]
 800d364:	4413      	add	r3, r2
 800d366:	b29a      	uxth	r2, r3
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	891a      	ldrh	r2, [r3, #8]
 800d370:	8a7b      	ldrh	r3, [r7, #18]
 800d372:	4413      	add	r3, r2
 800d374:	b29a      	uxth	r2, r3
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	811a      	strh	r2, [r3, #8]


  return 0;
 800d37a:	2300      	movs	r3, #0
}
 800d37c:	4618      	mov	r0, r3
 800d37e:	3718      	adds	r7, #24
 800d380:	46bd      	mov	sp, r7
 800d382:	bd80      	pop	{r7, pc}
 800d384:	0801e05c 	.word	0x0801e05c
 800d388:	0801e1c0 	.word	0x0801e1c0
 800d38c:	0801e0bc 	.word	0x0801e0bc

0800d390 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800d390:	b580      	push	{r7, lr}
 800d392:	b082      	sub	sp, #8
 800d394:	af00      	add	r7, sp, #0
 800d396:	6078      	str	r0, [r7, #4]
 800d398:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800d39a:	2200      	movs	r2, #0
 800d39c:	6839      	ldr	r1, [r7, #0]
 800d39e:	6878      	ldr	r0, [r7, #4]
 800d3a0:	f7ff ff8e 	bl	800d2c0 <pbuf_add_header_impl>
 800d3a4:	4603      	mov	r3, r0
}
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	3708      	adds	r7, #8
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd80      	pop	{r7, pc}
	...

0800d3b0 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b084      	sub	sp, #16
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
 800d3b8:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d106      	bne.n	800d3ce <pbuf_remove_header+0x1e>
 800d3c0:	4b20      	ldr	r3, [pc, #128]	; (800d444 <pbuf_remove_header+0x94>)
 800d3c2:	f240 224b 	movw	r2, #587	; 0x24b
 800d3c6:	4920      	ldr	r1, [pc, #128]	; (800d448 <pbuf_remove_header+0x98>)
 800d3c8:	4820      	ldr	r0, [pc, #128]	; (800d44c <pbuf_remove_header+0x9c>)
 800d3ca:	f00b f8f5 	bl	80185b8 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d003      	beq.n	800d3dc <pbuf_remove_header+0x2c>
 800d3d4:	683b      	ldr	r3, [r7, #0]
 800d3d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d3da:	d301      	bcc.n	800d3e0 <pbuf_remove_header+0x30>
    return 1;
 800d3dc:	2301      	movs	r3, #1
 800d3de:	e02c      	b.n	800d43a <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800d3e0:	683b      	ldr	r3, [r7, #0]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d101      	bne.n	800d3ea <pbuf_remove_header+0x3a>
    return 0;
 800d3e6:	2300      	movs	r3, #0
 800d3e8:	e027      	b.n	800d43a <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800d3ea:	683b      	ldr	r3, [r7, #0]
 800d3ec:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	895b      	ldrh	r3, [r3, #10]
 800d3f2:	89fa      	ldrh	r2, [r7, #14]
 800d3f4:	429a      	cmp	r2, r3
 800d3f6:	d908      	bls.n	800d40a <pbuf_remove_header+0x5a>
 800d3f8:	4b12      	ldr	r3, [pc, #72]	; (800d444 <pbuf_remove_header+0x94>)
 800d3fa:	f240 2255 	movw	r2, #597	; 0x255
 800d3fe:	4914      	ldr	r1, [pc, #80]	; (800d450 <pbuf_remove_header+0xa0>)
 800d400:	4812      	ldr	r0, [pc, #72]	; (800d44c <pbuf_remove_header+0x9c>)
 800d402:	f00b f8d9 	bl	80185b8 <iprintf>
 800d406:	2301      	movs	r3, #1
 800d408:	e017      	b.n	800d43a <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	685b      	ldr	r3, [r3, #4]
 800d40e:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	685a      	ldr	r2, [r3, #4]
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	441a      	add	r2, r3
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	895a      	ldrh	r2, [r3, #10]
 800d420:	89fb      	ldrh	r3, [r7, #14]
 800d422:	1ad3      	subs	r3, r2, r3
 800d424:	b29a      	uxth	r2, r3
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	891a      	ldrh	r2, [r3, #8]
 800d42e:	89fb      	ldrh	r3, [r7, #14]
 800d430:	1ad3      	subs	r3, r2, r3
 800d432:	b29a      	uxth	r2, r3
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800d438:	2300      	movs	r3, #0
}
 800d43a:	4618      	mov	r0, r3
 800d43c:	3710      	adds	r7, #16
 800d43e:	46bd      	mov	sp, r7
 800d440:	bd80      	pop	{r7, pc}
 800d442:	bf00      	nop
 800d444:	0801e05c 	.word	0x0801e05c
 800d448:	0801e1c0 	.word	0x0801e1c0
 800d44c:	0801e0bc 	.word	0x0801e0bc
 800d450:	0801e1cc 	.word	0x0801e1cc

0800d454 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800d454:	b580      	push	{r7, lr}
 800d456:	b082      	sub	sp, #8
 800d458:	af00      	add	r7, sp, #0
 800d45a:	6078      	str	r0, [r7, #4]
 800d45c:	460b      	mov	r3, r1
 800d45e:	807b      	strh	r3, [r7, #2]
 800d460:	4613      	mov	r3, r2
 800d462:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800d464:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	da08      	bge.n	800d47e <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800d46c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d470:	425b      	negs	r3, r3
 800d472:	4619      	mov	r1, r3
 800d474:	6878      	ldr	r0, [r7, #4]
 800d476:	f7ff ff9b 	bl	800d3b0 <pbuf_remove_header>
 800d47a:	4603      	mov	r3, r0
 800d47c:	e007      	b.n	800d48e <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800d47e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d482:	787a      	ldrb	r2, [r7, #1]
 800d484:	4619      	mov	r1, r3
 800d486:	6878      	ldr	r0, [r7, #4]
 800d488:	f7ff ff1a 	bl	800d2c0 <pbuf_add_header_impl>
 800d48c:	4603      	mov	r3, r0
  }
}
 800d48e:	4618      	mov	r0, r3
 800d490:	3708      	adds	r7, #8
 800d492:	46bd      	mov	sp, r7
 800d494:	bd80      	pop	{r7, pc}

0800d496 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800d496:	b580      	push	{r7, lr}
 800d498:	b082      	sub	sp, #8
 800d49a:	af00      	add	r7, sp, #0
 800d49c:	6078      	str	r0, [r7, #4]
 800d49e:	460b      	mov	r3, r1
 800d4a0:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800d4a2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d4a6:	2201      	movs	r2, #1
 800d4a8:	4619      	mov	r1, r3
 800d4aa:	6878      	ldr	r0, [r7, #4]
 800d4ac:	f7ff ffd2 	bl	800d454 <pbuf_header_impl>
 800d4b0:	4603      	mov	r3, r0
}
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	3708      	adds	r7, #8
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	bd80      	pop	{r7, pc}
	...

0800d4bc <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800d4bc:	b580      	push	{r7, lr}
 800d4be:	b086      	sub	sp, #24
 800d4c0:	af00      	add	r7, sp, #0
 800d4c2:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d10b      	bne.n	800d4e2 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d106      	bne.n	800d4de <pbuf_free+0x22>
 800d4d0:	4b38      	ldr	r3, [pc, #224]	; (800d5b4 <pbuf_free+0xf8>)
 800d4d2:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800d4d6:	4938      	ldr	r1, [pc, #224]	; (800d5b8 <pbuf_free+0xfc>)
 800d4d8:	4838      	ldr	r0, [pc, #224]	; (800d5bc <pbuf_free+0x100>)
 800d4da:	f00b f86d 	bl	80185b8 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800d4de:	2300      	movs	r3, #0
 800d4e0:	e063      	b.n	800d5aa <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800d4e6:	e05c      	b.n	800d5a2 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	7b9b      	ldrb	r3, [r3, #14]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d106      	bne.n	800d4fe <pbuf_free+0x42>
 800d4f0:	4b30      	ldr	r3, [pc, #192]	; (800d5b4 <pbuf_free+0xf8>)
 800d4f2:	f240 22f1 	movw	r2, #753	; 0x2f1
 800d4f6:	4932      	ldr	r1, [pc, #200]	; (800d5c0 <pbuf_free+0x104>)
 800d4f8:	4830      	ldr	r0, [pc, #192]	; (800d5bc <pbuf_free+0x100>)
 800d4fa:	f00b f85d 	bl	80185b8 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	7b9b      	ldrb	r3, [r3, #14]
 800d502:	3b01      	subs	r3, #1
 800d504:	b2da      	uxtb	r2, r3
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	739a      	strb	r2, [r3, #14]
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	7b9b      	ldrb	r3, [r3, #14]
 800d50e:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800d510:	7dbb      	ldrb	r3, [r7, #22]
 800d512:	2b00      	cmp	r3, #0
 800d514:	d143      	bne.n	800d59e <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	7b1b      	ldrb	r3, [r3, #12]
 800d520:	f003 030f 	and.w	r3, r3, #15
 800d524:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	7b5b      	ldrb	r3, [r3, #13]
 800d52a:	f003 0302 	and.w	r3, r3, #2
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d011      	beq.n	800d556 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800d536:	68bb      	ldr	r3, [r7, #8]
 800d538:	691b      	ldr	r3, [r3, #16]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d106      	bne.n	800d54c <pbuf_free+0x90>
 800d53e:	4b1d      	ldr	r3, [pc, #116]	; (800d5b4 <pbuf_free+0xf8>)
 800d540:	f240 22ff 	movw	r2, #767	; 0x2ff
 800d544:	491f      	ldr	r1, [pc, #124]	; (800d5c4 <pbuf_free+0x108>)
 800d546:	481d      	ldr	r0, [pc, #116]	; (800d5bc <pbuf_free+0x100>)
 800d548:	f00b f836 	bl	80185b8 <iprintf>
        pc->custom_free_function(p);
 800d54c:	68bb      	ldr	r3, [r7, #8]
 800d54e:	691b      	ldr	r3, [r3, #16]
 800d550:	6878      	ldr	r0, [r7, #4]
 800d552:	4798      	blx	r3
 800d554:	e01d      	b.n	800d592 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800d556:	7bfb      	ldrb	r3, [r7, #15]
 800d558:	2b02      	cmp	r3, #2
 800d55a:	d104      	bne.n	800d566 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800d55c:	6879      	ldr	r1, [r7, #4]
 800d55e:	2008      	movs	r0, #8
 800d560:	f7ff f9b2 	bl	800c8c8 <memp_free>
 800d564:	e015      	b.n	800d592 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800d566:	7bfb      	ldrb	r3, [r7, #15]
 800d568:	2b01      	cmp	r3, #1
 800d56a:	d104      	bne.n	800d576 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800d56c:	6879      	ldr	r1, [r7, #4]
 800d56e:	2007      	movs	r0, #7
 800d570:	f7ff f9aa 	bl	800c8c8 <memp_free>
 800d574:	e00d      	b.n	800d592 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800d576:	7bfb      	ldrb	r3, [r7, #15]
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d103      	bne.n	800d584 <pbuf_free+0xc8>
          mem_free(p);
 800d57c:	6878      	ldr	r0, [r7, #4]
 800d57e:	f7fe fe83 	bl	800c288 <mem_free>
 800d582:	e006      	b.n	800d592 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800d584:	4b0b      	ldr	r3, [pc, #44]	; (800d5b4 <pbuf_free+0xf8>)
 800d586:	f240 320f 	movw	r2, #783	; 0x30f
 800d58a:	490f      	ldr	r1, [pc, #60]	; (800d5c8 <pbuf_free+0x10c>)
 800d58c:	480b      	ldr	r0, [pc, #44]	; (800d5bc <pbuf_free+0x100>)
 800d58e:	f00b f813 	bl	80185b8 <iprintf>
        }
      }
      count++;
 800d592:	7dfb      	ldrb	r3, [r7, #23]
 800d594:	3301      	adds	r3, #1
 800d596:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800d598:	693b      	ldr	r3, [r7, #16]
 800d59a:	607b      	str	r3, [r7, #4]
 800d59c:	e001      	b.n	800d5a2 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800d59e:	2300      	movs	r3, #0
 800d5a0:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d19f      	bne.n	800d4e8 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800d5a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	3718      	adds	r7, #24
 800d5ae:	46bd      	mov	sp, r7
 800d5b0:	bd80      	pop	{r7, pc}
 800d5b2:	bf00      	nop
 800d5b4:	0801e05c 	.word	0x0801e05c
 800d5b8:	0801e1c0 	.word	0x0801e1c0
 800d5bc:	0801e0bc 	.word	0x0801e0bc
 800d5c0:	0801e1ec 	.word	0x0801e1ec
 800d5c4:	0801e204 	.word	0x0801e204
 800d5c8:	0801e228 	.word	0x0801e228

0800d5cc <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800d5cc:	b480      	push	{r7}
 800d5ce:	b085      	sub	sp, #20
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800d5d4:	2300      	movs	r3, #0
 800d5d6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800d5d8:	e005      	b.n	800d5e6 <pbuf_clen+0x1a>
    ++len;
 800d5da:	89fb      	ldrh	r3, [r7, #14]
 800d5dc:	3301      	adds	r3, #1
 800d5de:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d1f6      	bne.n	800d5da <pbuf_clen+0xe>
  }
  return len;
 800d5ec:	89fb      	ldrh	r3, [r7, #14]
}
 800d5ee:	4618      	mov	r0, r3
 800d5f0:	3714      	adds	r7, #20
 800d5f2:	46bd      	mov	sp, r7
 800d5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f8:	4770      	bx	lr
	...

0800d5fc <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b082      	sub	sp, #8
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	2b00      	cmp	r3, #0
 800d608:	d010      	beq.n	800d62c <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	7b9b      	ldrb	r3, [r3, #14]
 800d60e:	3301      	adds	r3, #1
 800d610:	b2da      	uxtb	r2, r3
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	7b9b      	ldrb	r3, [r3, #14]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d106      	bne.n	800d62c <pbuf_ref+0x30>
 800d61e:	4b05      	ldr	r3, [pc, #20]	; (800d634 <pbuf_ref+0x38>)
 800d620:	f240 3242 	movw	r2, #834	; 0x342
 800d624:	4904      	ldr	r1, [pc, #16]	; (800d638 <pbuf_ref+0x3c>)
 800d626:	4805      	ldr	r0, [pc, #20]	; (800d63c <pbuf_ref+0x40>)
 800d628:	f00a ffc6 	bl	80185b8 <iprintf>
  }
}
 800d62c:	bf00      	nop
 800d62e:	3708      	adds	r7, #8
 800d630:	46bd      	mov	sp, r7
 800d632:	bd80      	pop	{r7, pc}
 800d634:	0801e05c 	.word	0x0801e05c
 800d638:	0801e23c 	.word	0x0801e23c
 800d63c:	0801e0bc 	.word	0x0801e0bc

0800d640 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800d640:	b580      	push	{r7, lr}
 800d642:	b084      	sub	sp, #16
 800d644:	af00      	add	r7, sp, #0
 800d646:	6078      	str	r0, [r7, #4]
 800d648:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d002      	beq.n	800d656 <pbuf_cat+0x16>
 800d650:	683b      	ldr	r3, [r7, #0]
 800d652:	2b00      	cmp	r3, #0
 800d654:	d107      	bne.n	800d666 <pbuf_cat+0x26>
 800d656:	4b20      	ldr	r3, [pc, #128]	; (800d6d8 <pbuf_cat+0x98>)
 800d658:	f240 3259 	movw	r2, #857	; 0x359
 800d65c:	491f      	ldr	r1, [pc, #124]	; (800d6dc <pbuf_cat+0x9c>)
 800d65e:	4820      	ldr	r0, [pc, #128]	; (800d6e0 <pbuf_cat+0xa0>)
 800d660:	f00a ffaa 	bl	80185b8 <iprintf>
 800d664:	e034      	b.n	800d6d0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	60fb      	str	r3, [r7, #12]
 800d66a:	e00a      	b.n	800d682 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	891a      	ldrh	r2, [r3, #8]
 800d670:	683b      	ldr	r3, [r7, #0]
 800d672:	891b      	ldrh	r3, [r3, #8]
 800d674:	4413      	add	r3, r2
 800d676:	b29a      	uxth	r2, r3
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	60fb      	str	r3, [r7, #12]
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d1f0      	bne.n	800d66c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	891a      	ldrh	r2, [r3, #8]
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	895b      	ldrh	r3, [r3, #10]
 800d692:	429a      	cmp	r2, r3
 800d694:	d006      	beq.n	800d6a4 <pbuf_cat+0x64>
 800d696:	4b10      	ldr	r3, [pc, #64]	; (800d6d8 <pbuf_cat+0x98>)
 800d698:	f240 3262 	movw	r2, #866	; 0x362
 800d69c:	4911      	ldr	r1, [pc, #68]	; (800d6e4 <pbuf_cat+0xa4>)
 800d69e:	4810      	ldr	r0, [pc, #64]	; (800d6e0 <pbuf_cat+0xa0>)
 800d6a0:	f00a ff8a 	bl	80185b8 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d006      	beq.n	800d6ba <pbuf_cat+0x7a>
 800d6ac:	4b0a      	ldr	r3, [pc, #40]	; (800d6d8 <pbuf_cat+0x98>)
 800d6ae:	f240 3263 	movw	r2, #867	; 0x363
 800d6b2:	490d      	ldr	r1, [pc, #52]	; (800d6e8 <pbuf_cat+0xa8>)
 800d6b4:	480a      	ldr	r0, [pc, #40]	; (800d6e0 <pbuf_cat+0xa0>)
 800d6b6:	f00a ff7f 	bl	80185b8 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	891a      	ldrh	r2, [r3, #8]
 800d6be:	683b      	ldr	r3, [r7, #0]
 800d6c0:	891b      	ldrh	r3, [r3, #8]
 800d6c2:	4413      	add	r3, r2
 800d6c4:	b29a      	uxth	r2, r3
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	683a      	ldr	r2, [r7, #0]
 800d6ce:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800d6d0:	3710      	adds	r7, #16
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	bd80      	pop	{r7, pc}
 800d6d6:	bf00      	nop
 800d6d8:	0801e05c 	.word	0x0801e05c
 800d6dc:	0801e250 	.word	0x0801e250
 800d6e0:	0801e0bc 	.word	0x0801e0bc
 800d6e4:	0801e288 	.word	0x0801e288
 800d6e8:	0801e2b8 	.word	0x0801e2b8

0800d6ec <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b082      	sub	sp, #8
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
 800d6f4:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800d6f6:	6839      	ldr	r1, [r7, #0]
 800d6f8:	6878      	ldr	r0, [r7, #4]
 800d6fa:	f7ff ffa1 	bl	800d640 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800d6fe:	6838      	ldr	r0, [r7, #0]
 800d700:	f7ff ff7c 	bl	800d5fc <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800d704:	bf00      	nop
 800d706:	3708      	adds	r7, #8
 800d708:	46bd      	mov	sp, r7
 800d70a:	bd80      	pop	{r7, pc}

0800d70c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b086      	sub	sp, #24
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]
 800d714:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800d716:	2300      	movs	r3, #0
 800d718:	617b      	str	r3, [r7, #20]
 800d71a:	2300      	movs	r3, #0
 800d71c:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	2b00      	cmp	r3, #0
 800d722:	d008      	beq.n	800d736 <pbuf_copy+0x2a>
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d005      	beq.n	800d736 <pbuf_copy+0x2a>
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	891a      	ldrh	r2, [r3, #8]
 800d72e:	683b      	ldr	r3, [r7, #0]
 800d730:	891b      	ldrh	r3, [r3, #8]
 800d732:	429a      	cmp	r2, r3
 800d734:	d209      	bcs.n	800d74a <pbuf_copy+0x3e>
 800d736:	4b57      	ldr	r3, [pc, #348]	; (800d894 <pbuf_copy+0x188>)
 800d738:	f240 32c9 	movw	r2, #969	; 0x3c9
 800d73c:	4956      	ldr	r1, [pc, #344]	; (800d898 <pbuf_copy+0x18c>)
 800d73e:	4857      	ldr	r0, [pc, #348]	; (800d89c <pbuf_copy+0x190>)
 800d740:	f00a ff3a 	bl	80185b8 <iprintf>
 800d744:	f06f 030f 	mvn.w	r3, #15
 800d748:	e09f      	b.n	800d88a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	895b      	ldrh	r3, [r3, #10]
 800d74e:	461a      	mov	r2, r3
 800d750:	697b      	ldr	r3, [r7, #20]
 800d752:	1ad2      	subs	r2, r2, r3
 800d754:	683b      	ldr	r3, [r7, #0]
 800d756:	895b      	ldrh	r3, [r3, #10]
 800d758:	4619      	mov	r1, r3
 800d75a:	693b      	ldr	r3, [r7, #16]
 800d75c:	1acb      	subs	r3, r1, r3
 800d75e:	429a      	cmp	r2, r3
 800d760:	d306      	bcc.n	800d770 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800d762:	683b      	ldr	r3, [r7, #0]
 800d764:	895b      	ldrh	r3, [r3, #10]
 800d766:	461a      	mov	r2, r3
 800d768:	693b      	ldr	r3, [r7, #16]
 800d76a:	1ad3      	subs	r3, r2, r3
 800d76c:	60fb      	str	r3, [r7, #12]
 800d76e:	e005      	b.n	800d77c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	895b      	ldrh	r3, [r3, #10]
 800d774:	461a      	mov	r2, r3
 800d776:	697b      	ldr	r3, [r7, #20]
 800d778:	1ad3      	subs	r3, r2, r3
 800d77a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	685a      	ldr	r2, [r3, #4]
 800d780:	697b      	ldr	r3, [r7, #20]
 800d782:	18d0      	adds	r0, r2, r3
 800d784:	683b      	ldr	r3, [r7, #0]
 800d786:	685a      	ldr	r2, [r3, #4]
 800d788:	693b      	ldr	r3, [r7, #16]
 800d78a:	4413      	add	r3, r2
 800d78c:	68fa      	ldr	r2, [r7, #12]
 800d78e:	4619      	mov	r1, r3
 800d790:	f00a f9ce 	bl	8017b30 <memcpy>
    offset_to += len;
 800d794:	697a      	ldr	r2, [r7, #20]
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	4413      	add	r3, r2
 800d79a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800d79c:	693a      	ldr	r2, [r7, #16]
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	4413      	add	r3, r2
 800d7a2:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	895b      	ldrh	r3, [r3, #10]
 800d7a8:	461a      	mov	r2, r3
 800d7aa:	697b      	ldr	r3, [r7, #20]
 800d7ac:	4293      	cmp	r3, r2
 800d7ae:	d906      	bls.n	800d7be <pbuf_copy+0xb2>
 800d7b0:	4b38      	ldr	r3, [pc, #224]	; (800d894 <pbuf_copy+0x188>)
 800d7b2:	f240 32d9 	movw	r2, #985	; 0x3d9
 800d7b6:	493a      	ldr	r1, [pc, #232]	; (800d8a0 <pbuf_copy+0x194>)
 800d7b8:	4838      	ldr	r0, [pc, #224]	; (800d89c <pbuf_copy+0x190>)
 800d7ba:	f00a fefd 	bl	80185b8 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800d7be:	683b      	ldr	r3, [r7, #0]
 800d7c0:	895b      	ldrh	r3, [r3, #10]
 800d7c2:	461a      	mov	r2, r3
 800d7c4:	693b      	ldr	r3, [r7, #16]
 800d7c6:	4293      	cmp	r3, r2
 800d7c8:	d906      	bls.n	800d7d8 <pbuf_copy+0xcc>
 800d7ca:	4b32      	ldr	r3, [pc, #200]	; (800d894 <pbuf_copy+0x188>)
 800d7cc:	f240 32da 	movw	r2, #986	; 0x3da
 800d7d0:	4934      	ldr	r1, [pc, #208]	; (800d8a4 <pbuf_copy+0x198>)
 800d7d2:	4832      	ldr	r0, [pc, #200]	; (800d89c <pbuf_copy+0x190>)
 800d7d4:	f00a fef0 	bl	80185b8 <iprintf>
    if (offset_from >= p_from->len) {
 800d7d8:	683b      	ldr	r3, [r7, #0]
 800d7da:	895b      	ldrh	r3, [r3, #10]
 800d7dc:	461a      	mov	r2, r3
 800d7de:	693b      	ldr	r3, [r7, #16]
 800d7e0:	4293      	cmp	r3, r2
 800d7e2:	d304      	bcc.n	800d7ee <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800d7e8:	683b      	ldr	r3, [r7, #0]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	895b      	ldrh	r3, [r3, #10]
 800d7f2:	461a      	mov	r2, r3
 800d7f4:	697b      	ldr	r3, [r7, #20]
 800d7f6:	4293      	cmp	r3, r2
 800d7f8:	d114      	bne.n	800d824 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800d7fa:	2300      	movs	r3, #0
 800d7fc:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	2b00      	cmp	r3, #0
 800d808:	d10c      	bne.n	800d824 <pbuf_copy+0x118>
 800d80a:	683b      	ldr	r3, [r7, #0]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d009      	beq.n	800d824 <pbuf_copy+0x118>
 800d810:	4b20      	ldr	r3, [pc, #128]	; (800d894 <pbuf_copy+0x188>)
 800d812:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800d816:	4924      	ldr	r1, [pc, #144]	; (800d8a8 <pbuf_copy+0x19c>)
 800d818:	4820      	ldr	r0, [pc, #128]	; (800d89c <pbuf_copy+0x190>)
 800d81a:	f00a fecd 	bl	80185b8 <iprintf>
 800d81e:	f06f 030f 	mvn.w	r3, #15
 800d822:	e032      	b.n	800d88a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	2b00      	cmp	r3, #0
 800d828:	d013      	beq.n	800d852 <pbuf_copy+0x146>
 800d82a:	683b      	ldr	r3, [r7, #0]
 800d82c:	895a      	ldrh	r2, [r3, #10]
 800d82e:	683b      	ldr	r3, [r7, #0]
 800d830:	891b      	ldrh	r3, [r3, #8]
 800d832:	429a      	cmp	r2, r3
 800d834:	d10d      	bne.n	800d852 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800d836:	683b      	ldr	r3, [r7, #0]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d009      	beq.n	800d852 <pbuf_copy+0x146>
 800d83e:	4b15      	ldr	r3, [pc, #84]	; (800d894 <pbuf_copy+0x188>)
 800d840:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800d844:	4919      	ldr	r1, [pc, #100]	; (800d8ac <pbuf_copy+0x1a0>)
 800d846:	4815      	ldr	r0, [pc, #84]	; (800d89c <pbuf_copy+0x190>)
 800d848:	f00a feb6 	bl	80185b8 <iprintf>
 800d84c:	f06f 0305 	mvn.w	r3, #5
 800d850:	e01b      	b.n	800d88a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d013      	beq.n	800d880 <pbuf_copy+0x174>
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	895a      	ldrh	r2, [r3, #10]
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	891b      	ldrh	r3, [r3, #8]
 800d860:	429a      	cmp	r2, r3
 800d862:	d10d      	bne.n	800d880 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d009      	beq.n	800d880 <pbuf_copy+0x174>
 800d86c:	4b09      	ldr	r3, [pc, #36]	; (800d894 <pbuf_copy+0x188>)
 800d86e:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800d872:	490e      	ldr	r1, [pc, #56]	; (800d8ac <pbuf_copy+0x1a0>)
 800d874:	4809      	ldr	r0, [pc, #36]	; (800d89c <pbuf_copy+0x190>)
 800d876:	f00a fe9f 	bl	80185b8 <iprintf>
 800d87a:	f06f 0305 	mvn.w	r3, #5
 800d87e:	e004      	b.n	800d88a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800d880:	683b      	ldr	r3, [r7, #0]
 800d882:	2b00      	cmp	r3, #0
 800d884:	f47f af61 	bne.w	800d74a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800d888:	2300      	movs	r3, #0
}
 800d88a:	4618      	mov	r0, r3
 800d88c:	3718      	adds	r7, #24
 800d88e:	46bd      	mov	sp, r7
 800d890:	bd80      	pop	{r7, pc}
 800d892:	bf00      	nop
 800d894:	0801e05c 	.word	0x0801e05c
 800d898:	0801e304 	.word	0x0801e304
 800d89c:	0801e0bc 	.word	0x0801e0bc
 800d8a0:	0801e334 	.word	0x0801e334
 800d8a4:	0801e34c 	.word	0x0801e34c
 800d8a8:	0801e368 	.word	0x0801e368
 800d8ac:	0801e378 	.word	0x0801e378

0800d8b0 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b088      	sub	sp, #32
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	60f8      	str	r0, [r7, #12]
 800d8b8:	60b9      	str	r1, [r7, #8]
 800d8ba:	4611      	mov	r1, r2
 800d8bc:	461a      	mov	r2, r3
 800d8be:	460b      	mov	r3, r1
 800d8c0:	80fb      	strh	r3, [r7, #6]
 800d8c2:	4613      	mov	r3, r2
 800d8c4:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800d8c6:	2300      	movs	r3, #0
 800d8c8:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d108      	bne.n	800d8e6 <pbuf_copy_partial+0x36>
 800d8d4:	4b2b      	ldr	r3, [pc, #172]	; (800d984 <pbuf_copy_partial+0xd4>)
 800d8d6:	f240 420a 	movw	r2, #1034	; 0x40a
 800d8da:	492b      	ldr	r1, [pc, #172]	; (800d988 <pbuf_copy_partial+0xd8>)
 800d8dc:	482b      	ldr	r0, [pc, #172]	; (800d98c <pbuf_copy_partial+0xdc>)
 800d8de:	f00a fe6b 	bl	80185b8 <iprintf>
 800d8e2:	2300      	movs	r3, #0
 800d8e4:	e04a      	b.n	800d97c <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800d8e6:	68bb      	ldr	r3, [r7, #8]
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d108      	bne.n	800d8fe <pbuf_copy_partial+0x4e>
 800d8ec:	4b25      	ldr	r3, [pc, #148]	; (800d984 <pbuf_copy_partial+0xd4>)
 800d8ee:	f240 420b 	movw	r2, #1035	; 0x40b
 800d8f2:	4927      	ldr	r1, [pc, #156]	; (800d990 <pbuf_copy_partial+0xe0>)
 800d8f4:	4825      	ldr	r0, [pc, #148]	; (800d98c <pbuf_copy_partial+0xdc>)
 800d8f6:	f00a fe5f 	bl	80185b8 <iprintf>
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	e03e      	b.n	800d97c <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	61fb      	str	r3, [r7, #28]
 800d902:	e034      	b.n	800d96e <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800d904:	88bb      	ldrh	r3, [r7, #4]
 800d906:	2b00      	cmp	r3, #0
 800d908:	d00a      	beq.n	800d920 <pbuf_copy_partial+0x70>
 800d90a:	69fb      	ldr	r3, [r7, #28]
 800d90c:	895b      	ldrh	r3, [r3, #10]
 800d90e:	88ba      	ldrh	r2, [r7, #4]
 800d910:	429a      	cmp	r2, r3
 800d912:	d305      	bcc.n	800d920 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800d914:	69fb      	ldr	r3, [r7, #28]
 800d916:	895b      	ldrh	r3, [r3, #10]
 800d918:	88ba      	ldrh	r2, [r7, #4]
 800d91a:	1ad3      	subs	r3, r2, r3
 800d91c:	80bb      	strh	r3, [r7, #4]
 800d91e:	e023      	b.n	800d968 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800d920:	69fb      	ldr	r3, [r7, #28]
 800d922:	895a      	ldrh	r2, [r3, #10]
 800d924:	88bb      	ldrh	r3, [r7, #4]
 800d926:	1ad3      	subs	r3, r2, r3
 800d928:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800d92a:	8b3a      	ldrh	r2, [r7, #24]
 800d92c:	88fb      	ldrh	r3, [r7, #6]
 800d92e:	429a      	cmp	r2, r3
 800d930:	d901      	bls.n	800d936 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800d932:	88fb      	ldrh	r3, [r7, #6]
 800d934:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800d936:	8b7b      	ldrh	r3, [r7, #26]
 800d938:	68ba      	ldr	r2, [r7, #8]
 800d93a:	18d0      	adds	r0, r2, r3
 800d93c:	69fb      	ldr	r3, [r7, #28]
 800d93e:	685a      	ldr	r2, [r3, #4]
 800d940:	88bb      	ldrh	r3, [r7, #4]
 800d942:	4413      	add	r3, r2
 800d944:	8b3a      	ldrh	r2, [r7, #24]
 800d946:	4619      	mov	r1, r3
 800d948:	f00a f8f2 	bl	8017b30 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800d94c:	8afa      	ldrh	r2, [r7, #22]
 800d94e:	8b3b      	ldrh	r3, [r7, #24]
 800d950:	4413      	add	r3, r2
 800d952:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800d954:	8b7a      	ldrh	r2, [r7, #26]
 800d956:	8b3b      	ldrh	r3, [r7, #24]
 800d958:	4413      	add	r3, r2
 800d95a:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800d95c:	88fa      	ldrh	r2, [r7, #6]
 800d95e:	8b3b      	ldrh	r3, [r7, #24]
 800d960:	1ad3      	subs	r3, r2, r3
 800d962:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800d964:	2300      	movs	r3, #0
 800d966:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800d968:	69fb      	ldr	r3, [r7, #28]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	61fb      	str	r3, [r7, #28]
 800d96e:	88fb      	ldrh	r3, [r7, #6]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d002      	beq.n	800d97a <pbuf_copy_partial+0xca>
 800d974:	69fb      	ldr	r3, [r7, #28]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d1c4      	bne.n	800d904 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800d97a:	8afb      	ldrh	r3, [r7, #22]
}
 800d97c:	4618      	mov	r0, r3
 800d97e:	3720      	adds	r7, #32
 800d980:	46bd      	mov	sp, r7
 800d982:	bd80      	pop	{r7, pc}
 800d984:	0801e05c 	.word	0x0801e05c
 800d988:	0801e3a4 	.word	0x0801e3a4
 800d98c:	0801e0bc 	.word	0x0801e0bc
 800d990:	0801e3c4 	.word	0x0801e3c4

0800d994 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800d994:	b580      	push	{r7, lr}
 800d996:	b084      	sub	sp, #16
 800d998:	af00      	add	r7, sp, #0
 800d99a:	4603      	mov	r3, r0
 800d99c:	603a      	str	r2, [r7, #0]
 800d99e:	71fb      	strb	r3, [r7, #7]
 800d9a0:	460b      	mov	r3, r1
 800d9a2:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	8919      	ldrh	r1, [r3, #8]
 800d9a8:	88ba      	ldrh	r2, [r7, #4]
 800d9aa:	79fb      	ldrb	r3, [r7, #7]
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	f7ff faa1 	bl	800cef4 <pbuf_alloc>
 800d9b2:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d101      	bne.n	800d9be <pbuf_clone+0x2a>
    return NULL;
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	e011      	b.n	800d9e2 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800d9be:	6839      	ldr	r1, [r7, #0]
 800d9c0:	68f8      	ldr	r0, [r7, #12]
 800d9c2:	f7ff fea3 	bl	800d70c <pbuf_copy>
 800d9c6:	4603      	mov	r3, r0
 800d9c8:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800d9ca:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d006      	beq.n	800d9e0 <pbuf_clone+0x4c>
 800d9d2:	4b06      	ldr	r3, [pc, #24]	; (800d9ec <pbuf_clone+0x58>)
 800d9d4:	f240 5224 	movw	r2, #1316	; 0x524
 800d9d8:	4905      	ldr	r1, [pc, #20]	; (800d9f0 <pbuf_clone+0x5c>)
 800d9da:	4806      	ldr	r0, [pc, #24]	; (800d9f4 <pbuf_clone+0x60>)
 800d9dc:	f00a fdec 	bl	80185b8 <iprintf>
  return q;
 800d9e0:	68fb      	ldr	r3, [r7, #12]
}
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	3710      	adds	r7, #16
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	bd80      	pop	{r7, pc}
 800d9ea:	bf00      	nop
 800d9ec:	0801e05c 	.word	0x0801e05c
 800d9f0:	0801e4d0 	.word	0x0801e4d0
 800d9f4:	0801e0bc 	.word	0x0801e0bc

0800d9f8 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800d9fc:	f00a fdf4 	bl	80185e8 <rand>
 800da00:	4603      	mov	r3, r0
 800da02:	b29b      	uxth	r3, r3
 800da04:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800da08:	b29b      	uxth	r3, r3
 800da0a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800da0e:	b29a      	uxth	r2, r3
 800da10:	4b01      	ldr	r3, [pc, #4]	; (800da18 <tcp_init+0x20>)
 800da12:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800da14:	bf00      	nop
 800da16:	bd80      	pop	{r7, pc}
 800da18:	20000066 	.word	0x20000066

0800da1c <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800da1c:	b580      	push	{r7, lr}
 800da1e:	b082      	sub	sp, #8
 800da20:	af00      	add	r7, sp, #0
 800da22:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	7d1b      	ldrb	r3, [r3, #20]
 800da28:	2b01      	cmp	r3, #1
 800da2a:	d105      	bne.n	800da38 <tcp_free+0x1c>
 800da2c:	4b06      	ldr	r3, [pc, #24]	; (800da48 <tcp_free+0x2c>)
 800da2e:	22d4      	movs	r2, #212	; 0xd4
 800da30:	4906      	ldr	r1, [pc, #24]	; (800da4c <tcp_free+0x30>)
 800da32:	4807      	ldr	r0, [pc, #28]	; (800da50 <tcp_free+0x34>)
 800da34:	f00a fdc0 	bl	80185b8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800da38:	6879      	ldr	r1, [r7, #4]
 800da3a:	2001      	movs	r0, #1
 800da3c:	f7fe ff44 	bl	800c8c8 <memp_free>
}
 800da40:	bf00      	nop
 800da42:	3708      	adds	r7, #8
 800da44:	46bd      	mov	sp, r7
 800da46:	bd80      	pop	{r7, pc}
 800da48:	0801e55c 	.word	0x0801e55c
 800da4c:	0801e58c 	.word	0x0801e58c
 800da50:	0801e5a0 	.word	0x0801e5a0

0800da54 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800da54:	b580      	push	{r7, lr}
 800da56:	b082      	sub	sp, #8
 800da58:	af00      	add	r7, sp, #0
 800da5a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	7d1b      	ldrb	r3, [r3, #20]
 800da60:	2b01      	cmp	r3, #1
 800da62:	d105      	bne.n	800da70 <tcp_free_listen+0x1c>
 800da64:	4b06      	ldr	r3, [pc, #24]	; (800da80 <tcp_free_listen+0x2c>)
 800da66:	22df      	movs	r2, #223	; 0xdf
 800da68:	4906      	ldr	r1, [pc, #24]	; (800da84 <tcp_free_listen+0x30>)
 800da6a:	4807      	ldr	r0, [pc, #28]	; (800da88 <tcp_free_listen+0x34>)
 800da6c:	f00a fda4 	bl	80185b8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800da70:	6879      	ldr	r1, [r7, #4]
 800da72:	2002      	movs	r0, #2
 800da74:	f7fe ff28 	bl	800c8c8 <memp_free>
}
 800da78:	bf00      	nop
 800da7a:	3708      	adds	r7, #8
 800da7c:	46bd      	mov	sp, r7
 800da7e:	bd80      	pop	{r7, pc}
 800da80:	0801e55c 	.word	0x0801e55c
 800da84:	0801e5c8 	.word	0x0801e5c8
 800da88:	0801e5a0 	.word	0x0801e5a0

0800da8c <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800da90:	f000 fea2 	bl	800e7d8 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800da94:	4b07      	ldr	r3, [pc, #28]	; (800dab4 <tcp_tmr+0x28>)
 800da96:	781b      	ldrb	r3, [r3, #0]
 800da98:	3301      	adds	r3, #1
 800da9a:	b2da      	uxtb	r2, r3
 800da9c:	4b05      	ldr	r3, [pc, #20]	; (800dab4 <tcp_tmr+0x28>)
 800da9e:	701a      	strb	r2, [r3, #0]
 800daa0:	4b04      	ldr	r3, [pc, #16]	; (800dab4 <tcp_tmr+0x28>)
 800daa2:	781b      	ldrb	r3, [r3, #0]
 800daa4:	f003 0301 	and.w	r3, r3, #1
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d001      	beq.n	800dab0 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800daac:	f000 fb54 	bl	800e158 <tcp_slowtmr>
  }
}
 800dab0:	bf00      	nop
 800dab2:	bd80      	pop	{r7, pc}
 800dab4:	20000495 	.word	0x20000495

0800dab8 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800dab8:	b580      	push	{r7, lr}
 800daba:	b084      	sub	sp, #16
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	6078      	str	r0, [r7, #4]
 800dac0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800dac2:	683b      	ldr	r3, [r7, #0]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d105      	bne.n	800dad4 <tcp_remove_listener+0x1c>
 800dac8:	4b0d      	ldr	r3, [pc, #52]	; (800db00 <tcp_remove_listener+0x48>)
 800daca:	22ff      	movs	r2, #255	; 0xff
 800dacc:	490d      	ldr	r1, [pc, #52]	; (800db04 <tcp_remove_listener+0x4c>)
 800dace:	480e      	ldr	r0, [pc, #56]	; (800db08 <tcp_remove_listener+0x50>)
 800dad0:	f00a fd72 	bl	80185b8 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	60fb      	str	r3, [r7, #12]
 800dad8:	e00a      	b.n	800daf0 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dade:	683a      	ldr	r2, [r7, #0]
 800dae0:	429a      	cmp	r2, r3
 800dae2:	d102      	bne.n	800daea <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	2200      	movs	r2, #0
 800dae8:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	68db      	ldr	r3, [r3, #12]
 800daee:	60fb      	str	r3, [r7, #12]
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d1f1      	bne.n	800dada <tcp_remove_listener+0x22>
    }
  }
}
 800daf6:	bf00      	nop
 800daf8:	bf00      	nop
 800dafa:	3710      	adds	r7, #16
 800dafc:	46bd      	mov	sp, r7
 800dafe:	bd80      	pop	{r7, pc}
 800db00:	0801e55c 	.word	0x0801e55c
 800db04:	0801e5e4 	.word	0x0801e5e4
 800db08:	0801e5a0 	.word	0x0801e5a0

0800db0c <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800db0c:	b580      	push	{r7, lr}
 800db0e:	b084      	sub	sp, #16
 800db10:	af00      	add	r7, sp, #0
 800db12:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	2b00      	cmp	r3, #0
 800db18:	d106      	bne.n	800db28 <tcp_listen_closed+0x1c>
 800db1a:	4b14      	ldr	r3, [pc, #80]	; (800db6c <tcp_listen_closed+0x60>)
 800db1c:	f240 1211 	movw	r2, #273	; 0x111
 800db20:	4913      	ldr	r1, [pc, #76]	; (800db70 <tcp_listen_closed+0x64>)
 800db22:	4814      	ldr	r0, [pc, #80]	; (800db74 <tcp_listen_closed+0x68>)
 800db24:	f00a fd48 	bl	80185b8 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	7d1b      	ldrb	r3, [r3, #20]
 800db2c:	2b01      	cmp	r3, #1
 800db2e:	d006      	beq.n	800db3e <tcp_listen_closed+0x32>
 800db30:	4b0e      	ldr	r3, [pc, #56]	; (800db6c <tcp_listen_closed+0x60>)
 800db32:	f44f 7289 	mov.w	r2, #274	; 0x112
 800db36:	4910      	ldr	r1, [pc, #64]	; (800db78 <tcp_listen_closed+0x6c>)
 800db38:	480e      	ldr	r0, [pc, #56]	; (800db74 <tcp_listen_closed+0x68>)
 800db3a:	f00a fd3d 	bl	80185b8 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800db3e:	2301      	movs	r3, #1
 800db40:	60fb      	str	r3, [r7, #12]
 800db42:	e00b      	b.n	800db5c <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800db44:	4a0d      	ldr	r2, [pc, #52]	; (800db7c <tcp_listen_closed+0x70>)
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	6879      	ldr	r1, [r7, #4]
 800db50:	4618      	mov	r0, r3
 800db52:	f7ff ffb1 	bl	800dab8 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	3301      	adds	r3, #1
 800db5a:	60fb      	str	r3, [r7, #12]
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	2b03      	cmp	r3, #3
 800db60:	d9f0      	bls.n	800db44 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800db62:	bf00      	nop
 800db64:	bf00      	nop
 800db66:	3710      	adds	r7, #16
 800db68:	46bd      	mov	sp, r7
 800db6a:	bd80      	pop	{r7, pc}
 800db6c:	0801e55c 	.word	0x0801e55c
 800db70:	0801e60c 	.word	0x0801e60c
 800db74:	0801e5a0 	.word	0x0801e5a0
 800db78:	0801e618 	.word	0x0801e618
 800db7c:	080208e0 	.word	0x080208e0

0800db80 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800db80:	b5b0      	push	{r4, r5, r7, lr}
 800db82:	b088      	sub	sp, #32
 800db84:	af04      	add	r7, sp, #16
 800db86:	6078      	str	r0, [r7, #4]
 800db88:	460b      	mov	r3, r1
 800db8a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d106      	bne.n	800dba0 <tcp_close_shutdown+0x20>
 800db92:	4b63      	ldr	r3, [pc, #396]	; (800dd20 <tcp_close_shutdown+0x1a0>)
 800db94:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800db98:	4962      	ldr	r1, [pc, #392]	; (800dd24 <tcp_close_shutdown+0x1a4>)
 800db9a:	4863      	ldr	r0, [pc, #396]	; (800dd28 <tcp_close_shutdown+0x1a8>)
 800db9c:	f00a fd0c 	bl	80185b8 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800dba0:	78fb      	ldrb	r3, [r7, #3]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d066      	beq.n	800dc74 <tcp_close_shutdown+0xf4>
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	7d1b      	ldrb	r3, [r3, #20]
 800dbaa:	2b04      	cmp	r3, #4
 800dbac:	d003      	beq.n	800dbb6 <tcp_close_shutdown+0x36>
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	7d1b      	ldrb	r3, [r3, #20]
 800dbb2:	2b07      	cmp	r3, #7
 800dbb4:	d15e      	bne.n	800dc74 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d104      	bne.n	800dbc8 <tcp_close_shutdown+0x48>
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800dbc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dbc6:	d055      	beq.n	800dc74 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	8b5b      	ldrh	r3, [r3, #26]
 800dbcc:	f003 0310 	and.w	r3, r3, #16
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d106      	bne.n	800dbe2 <tcp_close_shutdown+0x62>
 800dbd4:	4b52      	ldr	r3, [pc, #328]	; (800dd20 <tcp_close_shutdown+0x1a0>)
 800dbd6:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800dbda:	4954      	ldr	r1, [pc, #336]	; (800dd2c <tcp_close_shutdown+0x1ac>)
 800dbdc:	4852      	ldr	r0, [pc, #328]	; (800dd28 <tcp_close_shutdown+0x1a8>)
 800dbde:	f00a fceb 	bl	80185b8 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800dbea:	687d      	ldr	r5, [r7, #4]
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	3304      	adds	r3, #4
 800dbf0:	687a      	ldr	r2, [r7, #4]
 800dbf2:	8ad2      	ldrh	r2, [r2, #22]
 800dbf4:	6879      	ldr	r1, [r7, #4]
 800dbf6:	8b09      	ldrh	r1, [r1, #24]
 800dbf8:	9102      	str	r1, [sp, #8]
 800dbfa:	9201      	str	r2, [sp, #4]
 800dbfc:	9300      	str	r3, [sp, #0]
 800dbfe:	462b      	mov	r3, r5
 800dc00:	4622      	mov	r2, r4
 800dc02:	4601      	mov	r1, r0
 800dc04:	6878      	ldr	r0, [r7, #4]
 800dc06:	f004 fe8d 	bl	8012924 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800dc0a:	6878      	ldr	r0, [r7, #4]
 800dc0c:	f001 f8c6 	bl	800ed9c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800dc10:	4b47      	ldr	r3, [pc, #284]	; (800dd30 <tcp_close_shutdown+0x1b0>)
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	687a      	ldr	r2, [r7, #4]
 800dc16:	429a      	cmp	r2, r3
 800dc18:	d105      	bne.n	800dc26 <tcp_close_shutdown+0xa6>
 800dc1a:	4b45      	ldr	r3, [pc, #276]	; (800dd30 <tcp_close_shutdown+0x1b0>)
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	68db      	ldr	r3, [r3, #12]
 800dc20:	4a43      	ldr	r2, [pc, #268]	; (800dd30 <tcp_close_shutdown+0x1b0>)
 800dc22:	6013      	str	r3, [r2, #0]
 800dc24:	e013      	b.n	800dc4e <tcp_close_shutdown+0xce>
 800dc26:	4b42      	ldr	r3, [pc, #264]	; (800dd30 <tcp_close_shutdown+0x1b0>)
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	60fb      	str	r3, [r7, #12]
 800dc2c:	e00c      	b.n	800dc48 <tcp_close_shutdown+0xc8>
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	68db      	ldr	r3, [r3, #12]
 800dc32:	687a      	ldr	r2, [r7, #4]
 800dc34:	429a      	cmp	r2, r3
 800dc36:	d104      	bne.n	800dc42 <tcp_close_shutdown+0xc2>
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	68da      	ldr	r2, [r3, #12]
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	60da      	str	r2, [r3, #12]
 800dc40:	e005      	b.n	800dc4e <tcp_close_shutdown+0xce>
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	68db      	ldr	r3, [r3, #12]
 800dc46:	60fb      	str	r3, [r7, #12]
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d1ef      	bne.n	800dc2e <tcp_close_shutdown+0xae>
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	2200      	movs	r2, #0
 800dc52:	60da      	str	r2, [r3, #12]
 800dc54:	4b37      	ldr	r3, [pc, #220]	; (800dd34 <tcp_close_shutdown+0x1b4>)
 800dc56:	2201      	movs	r2, #1
 800dc58:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800dc5a:	4b37      	ldr	r3, [pc, #220]	; (800dd38 <tcp_close_shutdown+0x1b8>)
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	687a      	ldr	r2, [r7, #4]
 800dc60:	429a      	cmp	r2, r3
 800dc62:	d102      	bne.n	800dc6a <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800dc64:	f003 fd5a 	bl	801171c <tcp_trigger_input_pcb_close>
 800dc68:	e002      	b.n	800dc70 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800dc6a:	6878      	ldr	r0, [r7, #4]
 800dc6c:	f7ff fed6 	bl	800da1c <tcp_free>
      }
      return ERR_OK;
 800dc70:	2300      	movs	r3, #0
 800dc72:	e050      	b.n	800dd16 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	7d1b      	ldrb	r3, [r3, #20]
 800dc78:	2b02      	cmp	r3, #2
 800dc7a:	d03b      	beq.n	800dcf4 <tcp_close_shutdown+0x174>
 800dc7c:	2b02      	cmp	r3, #2
 800dc7e:	dc44      	bgt.n	800dd0a <tcp_close_shutdown+0x18a>
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d002      	beq.n	800dc8a <tcp_close_shutdown+0x10a>
 800dc84:	2b01      	cmp	r3, #1
 800dc86:	d02a      	beq.n	800dcde <tcp_close_shutdown+0x15e>
 800dc88:	e03f      	b.n	800dd0a <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	8adb      	ldrh	r3, [r3, #22]
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d021      	beq.n	800dcd6 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800dc92:	4b2a      	ldr	r3, [pc, #168]	; (800dd3c <tcp_close_shutdown+0x1bc>)
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	687a      	ldr	r2, [r7, #4]
 800dc98:	429a      	cmp	r2, r3
 800dc9a:	d105      	bne.n	800dca8 <tcp_close_shutdown+0x128>
 800dc9c:	4b27      	ldr	r3, [pc, #156]	; (800dd3c <tcp_close_shutdown+0x1bc>)
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	68db      	ldr	r3, [r3, #12]
 800dca2:	4a26      	ldr	r2, [pc, #152]	; (800dd3c <tcp_close_shutdown+0x1bc>)
 800dca4:	6013      	str	r3, [r2, #0]
 800dca6:	e013      	b.n	800dcd0 <tcp_close_shutdown+0x150>
 800dca8:	4b24      	ldr	r3, [pc, #144]	; (800dd3c <tcp_close_shutdown+0x1bc>)
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	60bb      	str	r3, [r7, #8]
 800dcae:	e00c      	b.n	800dcca <tcp_close_shutdown+0x14a>
 800dcb0:	68bb      	ldr	r3, [r7, #8]
 800dcb2:	68db      	ldr	r3, [r3, #12]
 800dcb4:	687a      	ldr	r2, [r7, #4]
 800dcb6:	429a      	cmp	r2, r3
 800dcb8:	d104      	bne.n	800dcc4 <tcp_close_shutdown+0x144>
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	68da      	ldr	r2, [r3, #12]
 800dcbe:	68bb      	ldr	r3, [r7, #8]
 800dcc0:	60da      	str	r2, [r3, #12]
 800dcc2:	e005      	b.n	800dcd0 <tcp_close_shutdown+0x150>
 800dcc4:	68bb      	ldr	r3, [r7, #8]
 800dcc6:	68db      	ldr	r3, [r3, #12]
 800dcc8:	60bb      	str	r3, [r7, #8]
 800dcca:	68bb      	ldr	r3, [r7, #8]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d1ef      	bne.n	800dcb0 <tcp_close_shutdown+0x130>
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	2200      	movs	r2, #0
 800dcd4:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800dcd6:	6878      	ldr	r0, [r7, #4]
 800dcd8:	f7ff fea0 	bl	800da1c <tcp_free>
      break;
 800dcdc:	e01a      	b.n	800dd14 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800dcde:	6878      	ldr	r0, [r7, #4]
 800dce0:	f7ff ff14 	bl	800db0c <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800dce4:	6879      	ldr	r1, [r7, #4]
 800dce6:	4816      	ldr	r0, [pc, #88]	; (800dd40 <tcp_close_shutdown+0x1c0>)
 800dce8:	f001 f8a8 	bl	800ee3c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800dcec:	6878      	ldr	r0, [r7, #4]
 800dcee:	f7ff feb1 	bl	800da54 <tcp_free_listen>
      break;
 800dcf2:	e00f      	b.n	800dd14 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800dcf4:	6879      	ldr	r1, [r7, #4]
 800dcf6:	480e      	ldr	r0, [pc, #56]	; (800dd30 <tcp_close_shutdown+0x1b0>)
 800dcf8:	f001 f8a0 	bl	800ee3c <tcp_pcb_remove>
 800dcfc:	4b0d      	ldr	r3, [pc, #52]	; (800dd34 <tcp_close_shutdown+0x1b4>)
 800dcfe:	2201      	movs	r2, #1
 800dd00:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800dd02:	6878      	ldr	r0, [r7, #4]
 800dd04:	f7ff fe8a 	bl	800da1c <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800dd08:	e004      	b.n	800dd14 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800dd0a:	6878      	ldr	r0, [r7, #4]
 800dd0c:	f000 f81a 	bl	800dd44 <tcp_close_shutdown_fin>
 800dd10:	4603      	mov	r3, r0
 800dd12:	e000      	b.n	800dd16 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800dd14:	2300      	movs	r3, #0
}
 800dd16:	4618      	mov	r0, r3
 800dd18:	3710      	adds	r7, #16
 800dd1a:	46bd      	mov	sp, r7
 800dd1c:	bdb0      	pop	{r4, r5, r7, pc}
 800dd1e:	bf00      	nop
 800dd20:	0801e55c 	.word	0x0801e55c
 800dd24:	0801e630 	.word	0x0801e630
 800dd28:	0801e5a0 	.word	0x0801e5a0
 800dd2c:	0801e650 	.word	0x0801e650
 800dd30:	20006ec8 	.word	0x20006ec8
 800dd34:	20006ec4 	.word	0x20006ec4
 800dd38:	20006edc 	.word	0x20006edc
 800dd3c:	20006ed4 	.word	0x20006ed4
 800dd40:	20006ed0 	.word	0x20006ed0

0800dd44 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800dd44:	b580      	push	{r7, lr}
 800dd46:	b084      	sub	sp, #16
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d106      	bne.n	800dd60 <tcp_close_shutdown_fin+0x1c>
 800dd52:	4b2e      	ldr	r3, [pc, #184]	; (800de0c <tcp_close_shutdown_fin+0xc8>)
 800dd54:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800dd58:	492d      	ldr	r1, [pc, #180]	; (800de10 <tcp_close_shutdown_fin+0xcc>)
 800dd5a:	482e      	ldr	r0, [pc, #184]	; (800de14 <tcp_close_shutdown_fin+0xd0>)
 800dd5c:	f00a fc2c 	bl	80185b8 <iprintf>

  switch (pcb->state) {
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	7d1b      	ldrb	r3, [r3, #20]
 800dd64:	2b07      	cmp	r3, #7
 800dd66:	d020      	beq.n	800ddaa <tcp_close_shutdown_fin+0x66>
 800dd68:	2b07      	cmp	r3, #7
 800dd6a:	dc2b      	bgt.n	800ddc4 <tcp_close_shutdown_fin+0x80>
 800dd6c:	2b03      	cmp	r3, #3
 800dd6e:	d002      	beq.n	800dd76 <tcp_close_shutdown_fin+0x32>
 800dd70:	2b04      	cmp	r3, #4
 800dd72:	d00d      	beq.n	800dd90 <tcp_close_shutdown_fin+0x4c>
 800dd74:	e026      	b.n	800ddc4 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800dd76:	6878      	ldr	r0, [r7, #4]
 800dd78:	f003 fee2 	bl	8011b40 <tcp_send_fin>
 800dd7c:	4603      	mov	r3, r0
 800dd7e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800dd80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d11f      	bne.n	800ddc8 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	2205      	movs	r2, #5
 800dd8c:	751a      	strb	r2, [r3, #20]
      }
      break;
 800dd8e:	e01b      	b.n	800ddc8 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800dd90:	6878      	ldr	r0, [r7, #4]
 800dd92:	f003 fed5 	bl	8011b40 <tcp_send_fin>
 800dd96:	4603      	mov	r3, r0
 800dd98:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800dd9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d114      	bne.n	800ddcc <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	2205      	movs	r2, #5
 800dda6:	751a      	strb	r2, [r3, #20]
      }
      break;
 800dda8:	e010      	b.n	800ddcc <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800ddaa:	6878      	ldr	r0, [r7, #4]
 800ddac:	f003 fec8 	bl	8011b40 <tcp_send_fin>
 800ddb0:	4603      	mov	r3, r0
 800ddb2:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800ddb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d109      	bne.n	800ddd0 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	2209      	movs	r2, #9
 800ddc0:	751a      	strb	r2, [r3, #20]
      }
      break;
 800ddc2:	e005      	b.n	800ddd0 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	e01c      	b.n	800de02 <tcp_close_shutdown_fin+0xbe>
      break;
 800ddc8:	bf00      	nop
 800ddca:	e002      	b.n	800ddd2 <tcp_close_shutdown_fin+0x8e>
      break;
 800ddcc:	bf00      	nop
 800ddce:	e000      	b.n	800ddd2 <tcp_close_shutdown_fin+0x8e>
      break;
 800ddd0:	bf00      	nop
  }

  if (err == ERR_OK) {
 800ddd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d103      	bne.n	800dde2 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800ddda:	6878      	ldr	r0, [r7, #4]
 800dddc:	f003 ffee 	bl	8011dbc <tcp_output>
 800dde0:	e00d      	b.n	800ddfe <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800dde2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dde6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ddea:	d108      	bne.n	800ddfe <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	8b5b      	ldrh	r3, [r3, #26]
 800ddf0:	f043 0308 	orr.w	r3, r3, #8
 800ddf4:	b29a      	uxth	r2, r3
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	e001      	b.n	800de02 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800ddfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800de02:	4618      	mov	r0, r3
 800de04:	3710      	adds	r7, #16
 800de06:	46bd      	mov	sp, r7
 800de08:	bd80      	pop	{r7, pc}
 800de0a:	bf00      	nop
 800de0c:	0801e55c 	.word	0x0801e55c
 800de10:	0801e60c 	.word	0x0801e60c
 800de14:	0801e5a0 	.word	0x0801e5a0

0800de18 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800de18:	b580      	push	{r7, lr}
 800de1a:	b082      	sub	sp, #8
 800de1c:	af00      	add	r7, sp, #0
 800de1e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	2b00      	cmp	r3, #0
 800de24:	d109      	bne.n	800de3a <tcp_close+0x22>
 800de26:	4b0f      	ldr	r3, [pc, #60]	; (800de64 <tcp_close+0x4c>)
 800de28:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800de2c:	490e      	ldr	r1, [pc, #56]	; (800de68 <tcp_close+0x50>)
 800de2e:	480f      	ldr	r0, [pc, #60]	; (800de6c <tcp_close+0x54>)
 800de30:	f00a fbc2 	bl	80185b8 <iprintf>
 800de34:	f06f 030f 	mvn.w	r3, #15
 800de38:	e00f      	b.n	800de5a <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	7d1b      	ldrb	r3, [r3, #20]
 800de3e:	2b01      	cmp	r3, #1
 800de40:	d006      	beq.n	800de50 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	8b5b      	ldrh	r3, [r3, #26]
 800de46:	f043 0310 	orr.w	r3, r3, #16
 800de4a:	b29a      	uxth	r2, r3
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800de50:	2101      	movs	r1, #1
 800de52:	6878      	ldr	r0, [r7, #4]
 800de54:	f7ff fe94 	bl	800db80 <tcp_close_shutdown>
 800de58:	4603      	mov	r3, r0
}
 800de5a:	4618      	mov	r0, r3
 800de5c:	3708      	adds	r7, #8
 800de5e:	46bd      	mov	sp, r7
 800de60:	bd80      	pop	{r7, pc}
 800de62:	bf00      	nop
 800de64:	0801e55c 	.word	0x0801e55c
 800de68:	0801e66c 	.word	0x0801e66c
 800de6c:	0801e5a0 	.word	0x0801e5a0

0800de70 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800de70:	b580      	push	{r7, lr}
 800de72:	b08e      	sub	sp, #56	; 0x38
 800de74:	af04      	add	r7, sp, #16
 800de76:	6078      	str	r0, [r7, #4]
 800de78:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d107      	bne.n	800de90 <tcp_abandon+0x20>
 800de80:	4b52      	ldr	r3, [pc, #328]	; (800dfcc <tcp_abandon+0x15c>)
 800de82:	f240 223d 	movw	r2, #573	; 0x23d
 800de86:	4952      	ldr	r1, [pc, #328]	; (800dfd0 <tcp_abandon+0x160>)
 800de88:	4852      	ldr	r0, [pc, #328]	; (800dfd4 <tcp_abandon+0x164>)
 800de8a:	f00a fb95 	bl	80185b8 <iprintf>
 800de8e:	e099      	b.n	800dfc4 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	7d1b      	ldrb	r3, [r3, #20]
 800de94:	2b01      	cmp	r3, #1
 800de96:	d106      	bne.n	800dea6 <tcp_abandon+0x36>
 800de98:	4b4c      	ldr	r3, [pc, #304]	; (800dfcc <tcp_abandon+0x15c>)
 800de9a:	f44f 7210 	mov.w	r2, #576	; 0x240
 800de9e:	494e      	ldr	r1, [pc, #312]	; (800dfd8 <tcp_abandon+0x168>)
 800dea0:	484c      	ldr	r0, [pc, #304]	; (800dfd4 <tcp_abandon+0x164>)
 800dea2:	f00a fb89 	bl	80185b8 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	7d1b      	ldrb	r3, [r3, #20]
 800deaa:	2b0a      	cmp	r3, #10
 800deac:	d107      	bne.n	800debe <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800deae:	6879      	ldr	r1, [r7, #4]
 800deb0:	484a      	ldr	r0, [pc, #296]	; (800dfdc <tcp_abandon+0x16c>)
 800deb2:	f000 ffc3 	bl	800ee3c <tcp_pcb_remove>
    tcp_free(pcb);
 800deb6:	6878      	ldr	r0, [r7, #4]
 800deb8:	f7ff fdb0 	bl	800da1c <tcp_free>
 800debc:	e082      	b.n	800dfc4 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800debe:	2300      	movs	r3, #0
 800dec0:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800dec2:	2300      	movs	r3, #0
 800dec4:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800deca:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ded0:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ded8:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	691b      	ldr	r3, [r3, #16]
 800dede:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	7d1b      	ldrb	r3, [r3, #20]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d126      	bne.n	800df36 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	8adb      	ldrh	r3, [r3, #22]
 800deec:	2b00      	cmp	r3, #0
 800deee:	d02e      	beq.n	800df4e <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800def0:	4b3b      	ldr	r3, [pc, #236]	; (800dfe0 <tcp_abandon+0x170>)
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	687a      	ldr	r2, [r7, #4]
 800def6:	429a      	cmp	r2, r3
 800def8:	d105      	bne.n	800df06 <tcp_abandon+0x96>
 800defa:	4b39      	ldr	r3, [pc, #228]	; (800dfe0 <tcp_abandon+0x170>)
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	68db      	ldr	r3, [r3, #12]
 800df00:	4a37      	ldr	r2, [pc, #220]	; (800dfe0 <tcp_abandon+0x170>)
 800df02:	6013      	str	r3, [r2, #0]
 800df04:	e013      	b.n	800df2e <tcp_abandon+0xbe>
 800df06:	4b36      	ldr	r3, [pc, #216]	; (800dfe0 <tcp_abandon+0x170>)
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	61fb      	str	r3, [r7, #28]
 800df0c:	e00c      	b.n	800df28 <tcp_abandon+0xb8>
 800df0e:	69fb      	ldr	r3, [r7, #28]
 800df10:	68db      	ldr	r3, [r3, #12]
 800df12:	687a      	ldr	r2, [r7, #4]
 800df14:	429a      	cmp	r2, r3
 800df16:	d104      	bne.n	800df22 <tcp_abandon+0xb2>
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	68da      	ldr	r2, [r3, #12]
 800df1c:	69fb      	ldr	r3, [r7, #28]
 800df1e:	60da      	str	r2, [r3, #12]
 800df20:	e005      	b.n	800df2e <tcp_abandon+0xbe>
 800df22:	69fb      	ldr	r3, [r7, #28]
 800df24:	68db      	ldr	r3, [r3, #12]
 800df26:	61fb      	str	r3, [r7, #28]
 800df28:	69fb      	ldr	r3, [r7, #28]
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d1ef      	bne.n	800df0e <tcp_abandon+0x9e>
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	2200      	movs	r2, #0
 800df32:	60da      	str	r2, [r3, #12]
 800df34:	e00b      	b.n	800df4e <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800df36:	683b      	ldr	r3, [r7, #0]
 800df38:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	8adb      	ldrh	r3, [r3, #22]
 800df3e:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800df40:	6879      	ldr	r1, [r7, #4]
 800df42:	4828      	ldr	r0, [pc, #160]	; (800dfe4 <tcp_abandon+0x174>)
 800df44:	f000 ff7a 	bl	800ee3c <tcp_pcb_remove>
 800df48:	4b27      	ldr	r3, [pc, #156]	; (800dfe8 <tcp_abandon+0x178>)
 800df4a:	2201      	movs	r2, #1
 800df4c:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800df52:	2b00      	cmp	r3, #0
 800df54:	d004      	beq.n	800df60 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800df5a:	4618      	mov	r0, r3
 800df5c:	f000 fd1c 	bl	800e998 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800df64:	2b00      	cmp	r3, #0
 800df66:	d004      	beq.n	800df72 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800df6c:	4618      	mov	r0, r3
 800df6e:	f000 fd13 	bl	800e998 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800df76:	2b00      	cmp	r3, #0
 800df78:	d004      	beq.n	800df84 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800df7e:	4618      	mov	r0, r3
 800df80:	f000 fd0a 	bl	800e998 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800df84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df86:	2b00      	cmp	r3, #0
 800df88:	d00e      	beq.n	800dfa8 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800df8a:	6879      	ldr	r1, [r7, #4]
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	3304      	adds	r3, #4
 800df90:	687a      	ldr	r2, [r7, #4]
 800df92:	8b12      	ldrh	r2, [r2, #24]
 800df94:	9202      	str	r2, [sp, #8]
 800df96:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800df98:	9201      	str	r2, [sp, #4]
 800df9a:	9300      	str	r3, [sp, #0]
 800df9c:	460b      	mov	r3, r1
 800df9e:	697a      	ldr	r2, [r7, #20]
 800dfa0:	69b9      	ldr	r1, [r7, #24]
 800dfa2:	6878      	ldr	r0, [r7, #4]
 800dfa4:	f004 fcbe 	bl	8012924 <tcp_rst>
    }
    last_state = pcb->state;
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	7d1b      	ldrb	r3, [r3, #20]
 800dfac:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800dfae:	6878      	ldr	r0, [r7, #4]
 800dfb0:	f7ff fd34 	bl	800da1c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800dfb4:	693b      	ldr	r3, [r7, #16]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d004      	beq.n	800dfc4 <tcp_abandon+0x154>
 800dfba:	693b      	ldr	r3, [r7, #16]
 800dfbc:	f06f 010c 	mvn.w	r1, #12
 800dfc0:	68f8      	ldr	r0, [r7, #12]
 800dfc2:	4798      	blx	r3
  }
}
 800dfc4:	3728      	adds	r7, #40	; 0x28
 800dfc6:	46bd      	mov	sp, r7
 800dfc8:	bd80      	pop	{r7, pc}
 800dfca:	bf00      	nop
 800dfcc:	0801e55c 	.word	0x0801e55c
 800dfd0:	0801e6a0 	.word	0x0801e6a0
 800dfd4:	0801e5a0 	.word	0x0801e5a0
 800dfd8:	0801e6bc 	.word	0x0801e6bc
 800dfdc:	20006ed8 	.word	0x20006ed8
 800dfe0:	20006ed4 	.word	0x20006ed4
 800dfe4:	20006ec8 	.word	0x20006ec8
 800dfe8:	20006ec4 	.word	0x20006ec4

0800dfec <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800dfec:	b580      	push	{r7, lr}
 800dfee:	b082      	sub	sp, #8
 800dff0:	af00      	add	r7, sp, #0
 800dff2:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800dff4:	2101      	movs	r1, #1
 800dff6:	6878      	ldr	r0, [r7, #4]
 800dff8:	f7ff ff3a 	bl	800de70 <tcp_abandon>
}
 800dffc:	bf00      	nop
 800dffe:	3708      	adds	r7, #8
 800e000:	46bd      	mov	sp, r7
 800e002:	bd80      	pop	{r7, pc}

0800e004 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800e004:	b580      	push	{r7, lr}
 800e006:	b084      	sub	sp, #16
 800e008:	af00      	add	r7, sp, #0
 800e00a:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d106      	bne.n	800e020 <tcp_update_rcv_ann_wnd+0x1c>
 800e012:	4b25      	ldr	r3, [pc, #148]	; (800e0a8 <tcp_update_rcv_ann_wnd+0xa4>)
 800e014:	f240 32a6 	movw	r2, #934	; 0x3a6
 800e018:	4924      	ldr	r1, [pc, #144]	; (800e0ac <tcp_update_rcv_ann_wnd+0xa8>)
 800e01a:	4825      	ldr	r0, [pc, #148]	; (800e0b0 <tcp_update_rcv_ann_wnd+0xac>)
 800e01c:	f00a facc 	bl	80185b8 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e024:	687a      	ldr	r2, [r7, #4]
 800e026:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800e028:	4413      	add	r3, r2
 800e02a:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e030:	687a      	ldr	r2, [r7, #4]
 800e032:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800e034:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800e038:	bf28      	it	cs
 800e03a:	f44f 6280 	movcs.w	r2, #1024	; 0x400
 800e03e:	b292      	uxth	r2, r2
 800e040:	4413      	add	r3, r2
 800e042:	68fa      	ldr	r2, [r7, #12]
 800e044:	1ad3      	subs	r3, r2, r3
 800e046:	2b00      	cmp	r3, #0
 800e048:	db08      	blt.n	800e05c <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e056:	68fa      	ldr	r2, [r7, #12]
 800e058:	1ad3      	subs	r3, r2, r3
 800e05a:	e020      	b.n	800e09e <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e064:	1ad3      	subs	r3, r2, r3
 800e066:	2b00      	cmp	r3, #0
 800e068:	dd03      	ble.n	800e072 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	2200      	movs	r2, #0
 800e06e:	855a      	strh	r2, [r3, #42]	; 0x2a
 800e070:	e014      	b.n	800e09c <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e07a:	1ad3      	subs	r3, r2, r3
 800e07c:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800e07e:	68bb      	ldr	r3, [r7, #8]
 800e080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e084:	d306      	bcc.n	800e094 <tcp_update_rcv_ann_wnd+0x90>
 800e086:	4b08      	ldr	r3, [pc, #32]	; (800e0a8 <tcp_update_rcv_ann_wnd+0xa4>)
 800e088:	f240 32b6 	movw	r2, #950	; 0x3b6
 800e08c:	4909      	ldr	r1, [pc, #36]	; (800e0b4 <tcp_update_rcv_ann_wnd+0xb0>)
 800e08e:	4808      	ldr	r0, [pc, #32]	; (800e0b0 <tcp_update_rcv_ann_wnd+0xac>)
 800e090:	f00a fa92 	bl	80185b8 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800e094:	68bb      	ldr	r3, [r7, #8]
 800e096:	b29a      	uxth	r2, r3
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800e09c:	2300      	movs	r3, #0
  }
}
 800e09e:	4618      	mov	r0, r3
 800e0a0:	3710      	adds	r7, #16
 800e0a2:	46bd      	mov	sp, r7
 800e0a4:	bd80      	pop	{r7, pc}
 800e0a6:	bf00      	nop
 800e0a8:	0801e55c 	.word	0x0801e55c
 800e0ac:	0801e7b8 	.word	0x0801e7b8
 800e0b0:	0801e5a0 	.word	0x0801e5a0
 800e0b4:	0801e7dc 	.word	0x0801e7dc

0800e0b8 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800e0b8:	b580      	push	{r7, lr}
 800e0ba:	b084      	sub	sp, #16
 800e0bc:	af00      	add	r7, sp, #0
 800e0be:	6078      	str	r0, [r7, #4]
 800e0c0:	460b      	mov	r3, r1
 800e0c2:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d107      	bne.n	800e0da <tcp_recved+0x22>
 800e0ca:	4b1f      	ldr	r3, [pc, #124]	; (800e148 <tcp_recved+0x90>)
 800e0cc:	f240 32cf 	movw	r2, #975	; 0x3cf
 800e0d0:	491e      	ldr	r1, [pc, #120]	; (800e14c <tcp_recved+0x94>)
 800e0d2:	481f      	ldr	r0, [pc, #124]	; (800e150 <tcp_recved+0x98>)
 800e0d4:	f00a fa70 	bl	80185b8 <iprintf>
 800e0d8:	e032      	b.n	800e140 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	7d1b      	ldrb	r3, [r3, #20]
 800e0de:	2b01      	cmp	r3, #1
 800e0e0:	d106      	bne.n	800e0f0 <tcp_recved+0x38>
 800e0e2:	4b19      	ldr	r3, [pc, #100]	; (800e148 <tcp_recved+0x90>)
 800e0e4:	f240 32d2 	movw	r2, #978	; 0x3d2
 800e0e8:	491a      	ldr	r1, [pc, #104]	; (800e154 <tcp_recved+0x9c>)
 800e0ea:	4819      	ldr	r0, [pc, #100]	; (800e150 <tcp_recved+0x98>)
 800e0ec:	f00a fa64 	bl	80185b8 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e0f4:	887b      	ldrh	r3, [r7, #2]
 800e0f6:	4413      	add	r3, r2
 800e0f8:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800e0fa:	89fb      	ldrh	r3, [r7, #14]
 800e0fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e100:	d804      	bhi.n	800e10c <tcp_recved+0x54>
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e106:	89fa      	ldrh	r2, [r7, #14]
 800e108:	429a      	cmp	r2, r3
 800e10a:	d204      	bcs.n	800e116 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e112:	851a      	strh	r2, [r3, #40]	; 0x28
 800e114:	e002      	b.n	800e11c <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	89fa      	ldrh	r2, [r7, #14]
 800e11a:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800e11c:	6878      	ldr	r0, [r7, #4]
 800e11e:	f7ff ff71 	bl	800e004 <tcp_update_rcv_ann_wnd>
 800e122:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800e124:	68bb      	ldr	r3, [r7, #8]
 800e126:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e12a:	d309      	bcc.n	800e140 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	8b5b      	ldrh	r3, [r3, #26]
 800e130:	f043 0302 	orr.w	r3, r3, #2
 800e134:	b29a      	uxth	r2, r3
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800e13a:	6878      	ldr	r0, [r7, #4]
 800e13c:	f003 fe3e 	bl	8011dbc <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800e140:	3710      	adds	r7, #16
 800e142:	46bd      	mov	sp, r7
 800e144:	bd80      	pop	{r7, pc}
 800e146:	bf00      	nop
 800e148:	0801e55c 	.word	0x0801e55c
 800e14c:	0801e7f8 	.word	0x0801e7f8
 800e150:	0801e5a0 	.word	0x0801e5a0
 800e154:	0801e810 	.word	0x0801e810

0800e158 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800e158:	b5b0      	push	{r4, r5, r7, lr}
 800e15a:	b090      	sub	sp, #64	; 0x40
 800e15c:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800e15e:	2300      	movs	r3, #0
 800e160:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 800e164:	4b94      	ldr	r3, [pc, #592]	; (800e3b8 <tcp_slowtmr+0x260>)
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	3301      	adds	r3, #1
 800e16a:	4a93      	ldr	r2, [pc, #588]	; (800e3b8 <tcp_slowtmr+0x260>)
 800e16c:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800e16e:	4b93      	ldr	r3, [pc, #588]	; (800e3bc <tcp_slowtmr+0x264>)
 800e170:	781b      	ldrb	r3, [r3, #0]
 800e172:	3301      	adds	r3, #1
 800e174:	b2da      	uxtb	r2, r3
 800e176:	4b91      	ldr	r3, [pc, #580]	; (800e3bc <tcp_slowtmr+0x264>)
 800e178:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 800e17a:	2300      	movs	r3, #0
 800e17c:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 800e17e:	4b90      	ldr	r3, [pc, #576]	; (800e3c0 <tcp_slowtmr+0x268>)
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 800e184:	e29f      	b.n	800e6c6 <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800e186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e188:	7d1b      	ldrb	r3, [r3, #20]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d106      	bne.n	800e19c <tcp_slowtmr+0x44>
 800e18e:	4b8d      	ldr	r3, [pc, #564]	; (800e3c4 <tcp_slowtmr+0x26c>)
 800e190:	f240 42be 	movw	r2, #1214	; 0x4be
 800e194:	498c      	ldr	r1, [pc, #560]	; (800e3c8 <tcp_slowtmr+0x270>)
 800e196:	488d      	ldr	r0, [pc, #564]	; (800e3cc <tcp_slowtmr+0x274>)
 800e198:	f00a fa0e 	bl	80185b8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800e19c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e19e:	7d1b      	ldrb	r3, [r3, #20]
 800e1a0:	2b01      	cmp	r3, #1
 800e1a2:	d106      	bne.n	800e1b2 <tcp_slowtmr+0x5a>
 800e1a4:	4b87      	ldr	r3, [pc, #540]	; (800e3c4 <tcp_slowtmr+0x26c>)
 800e1a6:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800e1aa:	4989      	ldr	r1, [pc, #548]	; (800e3d0 <tcp_slowtmr+0x278>)
 800e1ac:	4887      	ldr	r0, [pc, #540]	; (800e3cc <tcp_slowtmr+0x274>)
 800e1ae:	f00a fa03 	bl	80185b8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800e1b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1b4:	7d1b      	ldrb	r3, [r3, #20]
 800e1b6:	2b0a      	cmp	r3, #10
 800e1b8:	d106      	bne.n	800e1c8 <tcp_slowtmr+0x70>
 800e1ba:	4b82      	ldr	r3, [pc, #520]	; (800e3c4 <tcp_slowtmr+0x26c>)
 800e1bc:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800e1c0:	4984      	ldr	r1, [pc, #528]	; (800e3d4 <tcp_slowtmr+0x27c>)
 800e1c2:	4882      	ldr	r0, [pc, #520]	; (800e3cc <tcp_slowtmr+0x274>)
 800e1c4:	f00a f9f8 	bl	80185b8 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800e1c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1ca:	7f9a      	ldrb	r2, [r3, #30]
 800e1cc:	4b7b      	ldr	r3, [pc, #492]	; (800e3bc <tcp_slowtmr+0x264>)
 800e1ce:	781b      	ldrb	r3, [r3, #0]
 800e1d0:	429a      	cmp	r2, r3
 800e1d2:	d105      	bne.n	800e1e0 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 800e1d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1d6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800e1d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1da:	68db      	ldr	r3, [r3, #12]
 800e1dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 800e1de:	e272      	b.n	800e6c6 <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 800e1e0:	4b76      	ldr	r3, [pc, #472]	; (800e3bc <tcp_slowtmr+0x264>)
 800e1e2:	781a      	ldrb	r2, [r3, #0]
 800e1e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1e6:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 800e1e8:	2300      	movs	r3, #0
 800e1ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 800e1ee:	2300      	movs	r3, #0
 800e1f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800e1f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1f6:	7d1b      	ldrb	r3, [r3, #20]
 800e1f8:	2b02      	cmp	r3, #2
 800e1fa:	d10a      	bne.n	800e212 <tcp_slowtmr+0xba>
 800e1fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e202:	2b05      	cmp	r3, #5
 800e204:	d905      	bls.n	800e212 <tcp_slowtmr+0xba>
      ++pcb_remove;
 800e206:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e20a:	3301      	adds	r3, #1
 800e20c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e210:	e11e      	b.n	800e450 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800e212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e214:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e218:	2b0b      	cmp	r3, #11
 800e21a:	d905      	bls.n	800e228 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 800e21c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e220:	3301      	adds	r3, #1
 800e222:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e226:	e113      	b.n	800e450 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800e228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e22a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d075      	beq.n	800e31e <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800e232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e234:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e236:	2b00      	cmp	r3, #0
 800e238:	d006      	beq.n	800e248 <tcp_slowtmr+0xf0>
 800e23a:	4b62      	ldr	r3, [pc, #392]	; (800e3c4 <tcp_slowtmr+0x26c>)
 800e23c:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800e240:	4965      	ldr	r1, [pc, #404]	; (800e3d8 <tcp_slowtmr+0x280>)
 800e242:	4862      	ldr	r0, [pc, #392]	; (800e3cc <tcp_slowtmr+0x274>)
 800e244:	f00a f9b8 	bl	80185b8 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800e248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e24a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d106      	bne.n	800e25e <tcp_slowtmr+0x106>
 800e250:	4b5c      	ldr	r3, [pc, #368]	; (800e3c4 <tcp_slowtmr+0x26c>)
 800e252:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800e256:	4961      	ldr	r1, [pc, #388]	; (800e3dc <tcp_slowtmr+0x284>)
 800e258:	485c      	ldr	r0, [pc, #368]	; (800e3cc <tcp_slowtmr+0x274>)
 800e25a:	f00a f9ad 	bl	80185b8 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800e25e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e260:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800e264:	2b0b      	cmp	r3, #11
 800e266:	d905      	bls.n	800e274 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 800e268:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e26c:	3301      	adds	r3, #1
 800e26e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e272:	e0ed      	b.n	800e450 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800e274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e276:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800e27a:	3b01      	subs	r3, #1
 800e27c:	4a58      	ldr	r2, [pc, #352]	; (800e3e0 <tcp_slowtmr+0x288>)
 800e27e:	5cd3      	ldrb	r3, [r2, r3]
 800e280:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800e282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e284:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800e288:	7c7a      	ldrb	r2, [r7, #17]
 800e28a:	429a      	cmp	r2, r3
 800e28c:	d907      	bls.n	800e29e <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 800e28e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e290:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800e294:	3301      	adds	r3, #1
 800e296:	b2da      	uxtb	r2, r3
 800e298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e29a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 800e29e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2a0:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800e2a4:	7c7a      	ldrb	r2, [r7, #17]
 800e2a6:	429a      	cmp	r2, r3
 800e2a8:	f200 80d2 	bhi.w	800e450 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 800e2ac:	2301      	movs	r3, #1
 800e2ae:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 800e2b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d108      	bne.n	800e2cc <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800e2ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e2bc:	f004 fc24 	bl	8012b08 <tcp_zero_window_probe>
 800e2c0:	4603      	mov	r3, r0
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d014      	beq.n	800e2f0 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	623b      	str	r3, [r7, #32]
 800e2ca:	e011      	b.n	800e2f0 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800e2cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2ce:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e2d2:	4619      	mov	r1, r3
 800e2d4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e2d6:	f003 faeb 	bl	80118b0 <tcp_split_unsent_seg>
 800e2da:	4603      	mov	r3, r0
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d107      	bne.n	800e2f0 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 800e2e0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e2e2:	f003 fd6b 	bl	8011dbc <tcp_output>
 800e2e6:	4603      	mov	r3, r0
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d101      	bne.n	800e2f0 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 800e2ec:	2300      	movs	r3, #0
 800e2ee:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 800e2f0:	6a3b      	ldr	r3, [r7, #32]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	f000 80ac 	beq.w	800e450 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 800e2f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800e300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e302:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800e306:	2b06      	cmp	r3, #6
 800e308:	f200 80a2 	bhi.w	800e450 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 800e30c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e30e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800e312:	3301      	adds	r3, #1
 800e314:	b2da      	uxtb	r2, r3
 800e316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e318:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 800e31c:	e098      	b.n	800e450 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800e31e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e320:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800e324:	2b00      	cmp	r3, #0
 800e326:	db0f      	blt.n	800e348 <tcp_slowtmr+0x1f0>
 800e328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e32a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800e32e:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800e332:	4293      	cmp	r3, r2
 800e334:	d008      	beq.n	800e348 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 800e336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e338:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800e33c:	b29b      	uxth	r3, r3
 800e33e:	3301      	adds	r3, #1
 800e340:	b29b      	uxth	r3, r3
 800e342:	b21a      	sxth	r2, r3
 800e344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e346:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 800e348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e34a:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 800e34e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e350:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800e354:	429a      	cmp	r2, r3
 800e356:	db7b      	blt.n	800e450 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800e358:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e35a:	f004 f821 	bl	80123a0 <tcp_rexmit_rto_prepare>
 800e35e:	4603      	mov	r3, r0
 800e360:	2b00      	cmp	r3, #0
 800e362:	d007      	beq.n	800e374 <tcp_slowtmr+0x21c>
 800e364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e366:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d171      	bne.n	800e450 <tcp_slowtmr+0x2f8>
 800e36c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e36e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e370:	2b00      	cmp	r3, #0
 800e372:	d06d      	beq.n	800e450 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 800e374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e376:	7d1b      	ldrb	r3, [r3, #20]
 800e378:	2b02      	cmp	r3, #2
 800e37a:	d03a      	beq.n	800e3f2 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800e37c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e37e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e382:	2b0c      	cmp	r3, #12
 800e384:	bf28      	it	cs
 800e386:	230c      	movcs	r3, #12
 800e388:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800e38a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e38c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800e390:	10db      	asrs	r3, r3, #3
 800e392:	b21b      	sxth	r3, r3
 800e394:	461a      	mov	r2, r3
 800e396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e398:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800e39c:	4413      	add	r3, r2
 800e39e:	7efa      	ldrb	r2, [r7, #27]
 800e3a0:	4910      	ldr	r1, [pc, #64]	; (800e3e4 <tcp_slowtmr+0x28c>)
 800e3a2:	5c8a      	ldrb	r2, [r1, r2]
 800e3a4:	4093      	lsls	r3, r2
 800e3a6:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800e3a8:	697b      	ldr	r3, [r7, #20]
 800e3aa:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800e3ae:	4293      	cmp	r3, r2
 800e3b0:	dc1a      	bgt.n	800e3e8 <tcp_slowtmr+0x290>
 800e3b2:	697b      	ldr	r3, [r7, #20]
 800e3b4:	b21a      	sxth	r2, r3
 800e3b6:	e019      	b.n	800e3ec <tcp_slowtmr+0x294>
 800e3b8:	20006ecc 	.word	0x20006ecc
 800e3bc:	20000496 	.word	0x20000496
 800e3c0:	20006ec8 	.word	0x20006ec8
 800e3c4:	0801e55c 	.word	0x0801e55c
 800e3c8:	0801e8a0 	.word	0x0801e8a0
 800e3cc:	0801e5a0 	.word	0x0801e5a0
 800e3d0:	0801e8cc 	.word	0x0801e8cc
 800e3d4:	0801e8f8 	.word	0x0801e8f8
 800e3d8:	0801e928 	.word	0x0801e928
 800e3dc:	0801e95c 	.word	0x0801e95c
 800e3e0:	080208d8 	.word	0x080208d8
 800e3e4:	080208c8 	.word	0x080208c8
 800e3e8:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800e3ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3ee:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 800e3f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3f4:	2200      	movs	r2, #0
 800e3f6:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800e3f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3fa:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800e3fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e400:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800e404:	4293      	cmp	r3, r2
 800e406:	bf28      	it	cs
 800e408:	4613      	movcs	r3, r2
 800e40a:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800e40c:	8a7b      	ldrh	r3, [r7, #18]
 800e40e:	085b      	lsrs	r3, r3, #1
 800e410:	b29a      	uxth	r2, r3
 800e412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e414:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800e418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e41a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800e41e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e420:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e422:	005b      	lsls	r3, r3, #1
 800e424:	b29b      	uxth	r3, r3
 800e426:	429a      	cmp	r2, r3
 800e428:	d206      	bcs.n	800e438 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800e42a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e42c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e42e:	005b      	lsls	r3, r3, #1
 800e430:	b29a      	uxth	r2, r3
 800e432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e434:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 800e438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e43a:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800e43c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e43e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 800e442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e444:	2200      	movs	r2, #0
 800e446:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 800e44a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e44c:	f004 f818 	bl	8012480 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 800e450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e452:	7d1b      	ldrb	r3, [r3, #20]
 800e454:	2b06      	cmp	r3, #6
 800e456:	d111      	bne.n	800e47c <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 800e458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e45a:	8b5b      	ldrh	r3, [r3, #26]
 800e45c:	f003 0310 	and.w	r3, r3, #16
 800e460:	2b00      	cmp	r3, #0
 800e462:	d00b      	beq.n	800e47c <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e464:	4b9d      	ldr	r3, [pc, #628]	; (800e6dc <tcp_slowtmr+0x584>)
 800e466:	681a      	ldr	r2, [r3, #0]
 800e468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e46a:	6a1b      	ldr	r3, [r3, #32]
 800e46c:	1ad3      	subs	r3, r2, r3
 800e46e:	2b28      	cmp	r3, #40	; 0x28
 800e470:	d904      	bls.n	800e47c <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 800e472:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e476:	3301      	adds	r3, #1
 800e478:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e47c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e47e:	7a5b      	ldrb	r3, [r3, #9]
 800e480:	f003 0308 	and.w	r3, r3, #8
 800e484:	2b00      	cmp	r3, #0
 800e486:	d04c      	beq.n	800e522 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800e488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e48a:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e48c:	2b04      	cmp	r3, #4
 800e48e:	d003      	beq.n	800e498 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 800e490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e492:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800e494:	2b07      	cmp	r3, #7
 800e496:	d144      	bne.n	800e522 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e498:	4b90      	ldr	r3, [pc, #576]	; (800e6dc <tcp_slowtmr+0x584>)
 800e49a:	681a      	ldr	r2, [r3, #0]
 800e49c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e49e:	6a1b      	ldr	r3, [r3, #32]
 800e4a0:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800e4a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e4a8:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 800e4ac:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 800e4b0:	498b      	ldr	r1, [pc, #556]	; (800e6e0 <tcp_slowtmr+0x588>)
 800e4b2:	fba1 1303 	umull	r1, r3, r1, r3
 800e4b6:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e4b8:	429a      	cmp	r2, r3
 800e4ba:	d90a      	bls.n	800e4d2 <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 800e4bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e4c0:	3301      	adds	r3, #1
 800e4c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 800e4c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e4ca:	3301      	adds	r3, #1
 800e4cc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e4d0:	e027      	b.n	800e522 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e4d2:	4b82      	ldr	r3, [pc, #520]	; (800e6dc <tcp_slowtmr+0x584>)
 800e4d4:	681a      	ldr	r2, [r3, #0]
 800e4d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4d8:	6a1b      	ldr	r3, [r3, #32]
 800e4da:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800e4dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4de:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800e4e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4e4:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800e4e8:	4618      	mov	r0, r3
 800e4ea:	4b7e      	ldr	r3, [pc, #504]	; (800e6e4 <tcp_slowtmr+0x58c>)
 800e4ec:	fb03 f300 	mul.w	r3, r3, r0
 800e4f0:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800e4f2:	497b      	ldr	r1, [pc, #492]	; (800e6e0 <tcp_slowtmr+0x588>)
 800e4f4:	fba1 1303 	umull	r1, r3, r1, r3
 800e4f8:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e4fa:	429a      	cmp	r2, r3
 800e4fc:	d911      	bls.n	800e522 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800e4fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e500:	f004 fac2 	bl	8012a88 <tcp_keepalive>
 800e504:	4603      	mov	r3, r0
 800e506:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 800e50a:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d107      	bne.n	800e522 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800e512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e514:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800e518:	3301      	adds	r3, #1
 800e51a:	b2da      	uxtb	r2, r3
 800e51c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e51e:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 800e522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e524:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e526:	2b00      	cmp	r3, #0
 800e528:	d011      	beq.n	800e54e <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800e52a:	4b6c      	ldr	r3, [pc, #432]	; (800e6dc <tcp_slowtmr+0x584>)
 800e52c:	681a      	ldr	r2, [r3, #0]
 800e52e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e530:	6a1b      	ldr	r3, [r3, #32]
 800e532:	1ad2      	subs	r2, r2, r3
 800e534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e536:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800e53a:	4619      	mov	r1, r3
 800e53c:	460b      	mov	r3, r1
 800e53e:	005b      	lsls	r3, r3, #1
 800e540:	440b      	add	r3, r1
 800e542:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800e544:	429a      	cmp	r2, r3
 800e546:	d302      	bcc.n	800e54e <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 800e548:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e54a:	f000 fddb 	bl	800f104 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 800e54e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e550:	7d1b      	ldrb	r3, [r3, #20]
 800e552:	2b03      	cmp	r3, #3
 800e554:	d10b      	bne.n	800e56e <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e556:	4b61      	ldr	r3, [pc, #388]	; (800e6dc <tcp_slowtmr+0x584>)
 800e558:	681a      	ldr	r2, [r3, #0]
 800e55a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e55c:	6a1b      	ldr	r3, [r3, #32]
 800e55e:	1ad3      	subs	r3, r2, r3
 800e560:	2b28      	cmp	r3, #40	; 0x28
 800e562:	d904      	bls.n	800e56e <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 800e564:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e568:	3301      	adds	r3, #1
 800e56a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 800e56e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e570:	7d1b      	ldrb	r3, [r3, #20]
 800e572:	2b09      	cmp	r3, #9
 800e574:	d10b      	bne.n	800e58e <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800e576:	4b59      	ldr	r3, [pc, #356]	; (800e6dc <tcp_slowtmr+0x584>)
 800e578:	681a      	ldr	r2, [r3, #0]
 800e57a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e57c:	6a1b      	ldr	r3, [r3, #32]
 800e57e:	1ad3      	subs	r3, r2, r3
 800e580:	2bf0      	cmp	r3, #240	; 0xf0
 800e582:	d904      	bls.n	800e58e <tcp_slowtmr+0x436>
        ++pcb_remove;
 800e584:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e588:	3301      	adds	r3, #1
 800e58a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800e58e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e592:	2b00      	cmp	r3, #0
 800e594:	d060      	beq.n	800e658 <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 800e596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e59c:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 800e59e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e5a0:	f000 fbfc 	bl	800ed9c <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 800e5a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d010      	beq.n	800e5cc <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800e5aa:	4b4f      	ldr	r3, [pc, #316]	; (800e6e8 <tcp_slowtmr+0x590>)
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e5b0:	429a      	cmp	r2, r3
 800e5b2:	d106      	bne.n	800e5c2 <tcp_slowtmr+0x46a>
 800e5b4:	4b4d      	ldr	r3, [pc, #308]	; (800e6ec <tcp_slowtmr+0x594>)
 800e5b6:	f240 526d 	movw	r2, #1389	; 0x56d
 800e5ba:	494d      	ldr	r1, [pc, #308]	; (800e6f0 <tcp_slowtmr+0x598>)
 800e5bc:	484d      	ldr	r0, [pc, #308]	; (800e6f4 <tcp_slowtmr+0x59c>)
 800e5be:	f009 fffb 	bl	80185b8 <iprintf>
        prev->next = pcb->next;
 800e5c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5c4:	68da      	ldr	r2, [r3, #12]
 800e5c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5c8:	60da      	str	r2, [r3, #12]
 800e5ca:	e00f      	b.n	800e5ec <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800e5cc:	4b46      	ldr	r3, [pc, #280]	; (800e6e8 <tcp_slowtmr+0x590>)
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e5d2:	429a      	cmp	r2, r3
 800e5d4:	d006      	beq.n	800e5e4 <tcp_slowtmr+0x48c>
 800e5d6:	4b45      	ldr	r3, [pc, #276]	; (800e6ec <tcp_slowtmr+0x594>)
 800e5d8:	f240 5271 	movw	r2, #1393	; 0x571
 800e5dc:	4946      	ldr	r1, [pc, #280]	; (800e6f8 <tcp_slowtmr+0x5a0>)
 800e5de:	4845      	ldr	r0, [pc, #276]	; (800e6f4 <tcp_slowtmr+0x59c>)
 800e5e0:	f009 ffea 	bl	80185b8 <iprintf>
        tcp_active_pcbs = pcb->next;
 800e5e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5e6:	68db      	ldr	r3, [r3, #12]
 800e5e8:	4a3f      	ldr	r2, [pc, #252]	; (800e6e8 <tcp_slowtmr+0x590>)
 800e5ea:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 800e5ec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d013      	beq.n	800e61c <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800e5f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5f6:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800e5f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5fa:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800e5fc:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800e5fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e600:	3304      	adds	r3, #4
 800e602:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e604:	8ad2      	ldrh	r2, [r2, #22]
 800e606:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e608:	8b09      	ldrh	r1, [r1, #24]
 800e60a:	9102      	str	r1, [sp, #8]
 800e60c:	9201      	str	r2, [sp, #4]
 800e60e:	9300      	str	r3, [sp, #0]
 800e610:	462b      	mov	r3, r5
 800e612:	4622      	mov	r2, r4
 800e614:	4601      	mov	r1, r0
 800e616:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e618:	f004 f984 	bl	8012924 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 800e61c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e61e:	691b      	ldr	r3, [r3, #16]
 800e620:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800e622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e624:	7d1b      	ldrb	r3, [r3, #20]
 800e626:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800e628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e62a:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800e62c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e62e:	68db      	ldr	r3, [r3, #12]
 800e630:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800e632:	6838      	ldr	r0, [r7, #0]
 800e634:	f7ff f9f2 	bl	800da1c <tcp_free>

      tcp_active_pcbs_changed = 0;
 800e638:	4b30      	ldr	r3, [pc, #192]	; (800e6fc <tcp_slowtmr+0x5a4>)
 800e63a:	2200      	movs	r2, #0
 800e63c:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	2b00      	cmp	r3, #0
 800e642:	d004      	beq.n	800e64e <tcp_slowtmr+0x4f6>
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	f06f 010c 	mvn.w	r1, #12
 800e64a:	68b8      	ldr	r0, [r7, #8]
 800e64c:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800e64e:	4b2b      	ldr	r3, [pc, #172]	; (800e6fc <tcp_slowtmr+0x5a4>)
 800e650:	781b      	ldrb	r3, [r3, #0]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d037      	beq.n	800e6c6 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800e656:	e590      	b.n	800e17a <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 800e658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e65a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800e65c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e65e:	68db      	ldr	r3, [r3, #12]
 800e660:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 800e662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e664:	7f1b      	ldrb	r3, [r3, #28]
 800e666:	3301      	adds	r3, #1
 800e668:	b2da      	uxtb	r2, r3
 800e66a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e66c:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800e66e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e670:	7f1a      	ldrb	r2, [r3, #28]
 800e672:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e674:	7f5b      	ldrb	r3, [r3, #29]
 800e676:	429a      	cmp	r2, r3
 800e678:	d325      	bcc.n	800e6c6 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800e67a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e67c:	2200      	movs	r2, #0
 800e67e:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 800e680:	4b1e      	ldr	r3, [pc, #120]	; (800e6fc <tcp_slowtmr+0x5a4>)
 800e682:	2200      	movs	r2, #0
 800e684:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800e686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e688:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d00b      	beq.n	800e6a8 <tcp_slowtmr+0x550>
 800e690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e692:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e696:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e698:	6912      	ldr	r2, [r2, #16]
 800e69a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e69c:	4610      	mov	r0, r2
 800e69e:	4798      	blx	r3
 800e6a0:	4603      	mov	r3, r0
 800e6a2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800e6a6:	e002      	b.n	800e6ae <tcp_slowtmr+0x556>
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 800e6ae:	4b13      	ldr	r3, [pc, #76]	; (800e6fc <tcp_slowtmr+0x5a4>)
 800e6b0:	781b      	ldrb	r3, [r3, #0]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d000      	beq.n	800e6b8 <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 800e6b6:	e560      	b.n	800e17a <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800e6b8:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d102      	bne.n	800e6c6 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800e6c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e6c2:	f003 fb7b 	bl	8011dbc <tcp_output>
  while (pcb != NULL) {
 800e6c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	f47f ad5c 	bne.w	800e186 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 800e6d2:	4b0b      	ldr	r3, [pc, #44]	; (800e700 <tcp_slowtmr+0x5a8>)
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800e6d8:	e067      	b.n	800e7aa <tcp_slowtmr+0x652>
 800e6da:	bf00      	nop
 800e6dc:	20006ecc 	.word	0x20006ecc
 800e6e0:	10624dd3 	.word	0x10624dd3
 800e6e4:	000124f8 	.word	0x000124f8
 800e6e8:	20006ec8 	.word	0x20006ec8
 800e6ec:	0801e55c 	.word	0x0801e55c
 800e6f0:	0801e994 	.word	0x0801e994
 800e6f4:	0801e5a0 	.word	0x0801e5a0
 800e6f8:	0801e9c0 	.word	0x0801e9c0
 800e6fc:	20006ec4 	.word	0x20006ec4
 800e700:	20006ed8 	.word	0x20006ed8
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e706:	7d1b      	ldrb	r3, [r3, #20]
 800e708:	2b0a      	cmp	r3, #10
 800e70a:	d006      	beq.n	800e71a <tcp_slowtmr+0x5c2>
 800e70c:	4b2b      	ldr	r3, [pc, #172]	; (800e7bc <tcp_slowtmr+0x664>)
 800e70e:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800e712:	492b      	ldr	r1, [pc, #172]	; (800e7c0 <tcp_slowtmr+0x668>)
 800e714:	482b      	ldr	r0, [pc, #172]	; (800e7c4 <tcp_slowtmr+0x66c>)
 800e716:	f009 ff4f 	bl	80185b8 <iprintf>
    pcb_remove = 0;
 800e71a:	2300      	movs	r3, #0
 800e71c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800e720:	4b29      	ldr	r3, [pc, #164]	; (800e7c8 <tcp_slowtmr+0x670>)
 800e722:	681a      	ldr	r2, [r3, #0]
 800e724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e726:	6a1b      	ldr	r3, [r3, #32]
 800e728:	1ad3      	subs	r3, r2, r3
 800e72a:	2bf0      	cmp	r3, #240	; 0xf0
 800e72c:	d904      	bls.n	800e738 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 800e72e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e732:	3301      	adds	r3, #1
 800e734:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800e738:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d02f      	beq.n	800e7a0 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800e740:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e742:	f000 fb2b 	bl	800ed9c <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800e746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d010      	beq.n	800e76e <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800e74c:	4b1f      	ldr	r3, [pc, #124]	; (800e7cc <tcp_slowtmr+0x674>)
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e752:	429a      	cmp	r2, r3
 800e754:	d106      	bne.n	800e764 <tcp_slowtmr+0x60c>
 800e756:	4b19      	ldr	r3, [pc, #100]	; (800e7bc <tcp_slowtmr+0x664>)
 800e758:	f240 52af 	movw	r2, #1455	; 0x5af
 800e75c:	491c      	ldr	r1, [pc, #112]	; (800e7d0 <tcp_slowtmr+0x678>)
 800e75e:	4819      	ldr	r0, [pc, #100]	; (800e7c4 <tcp_slowtmr+0x66c>)
 800e760:	f009 ff2a 	bl	80185b8 <iprintf>
        prev->next = pcb->next;
 800e764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e766:	68da      	ldr	r2, [r3, #12]
 800e768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e76a:	60da      	str	r2, [r3, #12]
 800e76c:	e00f      	b.n	800e78e <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800e76e:	4b17      	ldr	r3, [pc, #92]	; (800e7cc <tcp_slowtmr+0x674>)
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e774:	429a      	cmp	r2, r3
 800e776:	d006      	beq.n	800e786 <tcp_slowtmr+0x62e>
 800e778:	4b10      	ldr	r3, [pc, #64]	; (800e7bc <tcp_slowtmr+0x664>)
 800e77a:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800e77e:	4915      	ldr	r1, [pc, #84]	; (800e7d4 <tcp_slowtmr+0x67c>)
 800e780:	4810      	ldr	r0, [pc, #64]	; (800e7c4 <tcp_slowtmr+0x66c>)
 800e782:	f009 ff19 	bl	80185b8 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800e786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e788:	68db      	ldr	r3, [r3, #12]
 800e78a:	4a10      	ldr	r2, [pc, #64]	; (800e7cc <tcp_slowtmr+0x674>)
 800e78c:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800e78e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e790:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800e792:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e794:	68db      	ldr	r3, [r3, #12]
 800e796:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800e798:	69f8      	ldr	r0, [r7, #28]
 800e79a:	f7ff f93f 	bl	800da1c <tcp_free>
 800e79e:	e004      	b.n	800e7aa <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 800e7a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7a2:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800e7a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7a6:	68db      	ldr	r3, [r3, #12]
 800e7a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800e7aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d1a9      	bne.n	800e704 <tcp_slowtmr+0x5ac>
    }
  }
}
 800e7b0:	bf00      	nop
 800e7b2:	bf00      	nop
 800e7b4:	3730      	adds	r7, #48	; 0x30
 800e7b6:	46bd      	mov	sp, r7
 800e7b8:	bdb0      	pop	{r4, r5, r7, pc}
 800e7ba:	bf00      	nop
 800e7bc:	0801e55c 	.word	0x0801e55c
 800e7c0:	0801e9ec 	.word	0x0801e9ec
 800e7c4:	0801e5a0 	.word	0x0801e5a0
 800e7c8:	20006ecc 	.word	0x20006ecc
 800e7cc:	20006ed8 	.word	0x20006ed8
 800e7d0:	0801ea1c 	.word	0x0801ea1c
 800e7d4:	0801ea44 	.word	0x0801ea44

0800e7d8 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800e7d8:	b580      	push	{r7, lr}
 800e7da:	b082      	sub	sp, #8
 800e7dc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800e7de:	4b2d      	ldr	r3, [pc, #180]	; (800e894 <tcp_fasttmr+0xbc>)
 800e7e0:	781b      	ldrb	r3, [r3, #0]
 800e7e2:	3301      	adds	r3, #1
 800e7e4:	b2da      	uxtb	r2, r3
 800e7e6:	4b2b      	ldr	r3, [pc, #172]	; (800e894 <tcp_fasttmr+0xbc>)
 800e7e8:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800e7ea:	4b2b      	ldr	r3, [pc, #172]	; (800e898 <tcp_fasttmr+0xc0>)
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800e7f0:	e048      	b.n	800e884 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	7f9a      	ldrb	r2, [r3, #30]
 800e7f6:	4b27      	ldr	r3, [pc, #156]	; (800e894 <tcp_fasttmr+0xbc>)
 800e7f8:	781b      	ldrb	r3, [r3, #0]
 800e7fa:	429a      	cmp	r2, r3
 800e7fc:	d03f      	beq.n	800e87e <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800e7fe:	4b25      	ldr	r3, [pc, #148]	; (800e894 <tcp_fasttmr+0xbc>)
 800e800:	781a      	ldrb	r2, [r3, #0]
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	8b5b      	ldrh	r3, [r3, #26]
 800e80a:	f003 0301 	and.w	r3, r3, #1
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d010      	beq.n	800e834 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	8b5b      	ldrh	r3, [r3, #26]
 800e816:	f043 0302 	orr.w	r3, r3, #2
 800e81a:	b29a      	uxth	r2, r3
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800e820:	6878      	ldr	r0, [r7, #4]
 800e822:	f003 facb 	bl	8011dbc <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	8b5b      	ldrh	r3, [r3, #26]
 800e82a:	f023 0303 	bic.w	r3, r3, #3
 800e82e:	b29a      	uxth	r2, r3
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	8b5b      	ldrh	r3, [r3, #26]
 800e838:	f003 0308 	and.w	r3, r3, #8
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d009      	beq.n	800e854 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	8b5b      	ldrh	r3, [r3, #26]
 800e844:	f023 0308 	bic.w	r3, r3, #8
 800e848:	b29a      	uxth	r2, r3
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800e84e:	6878      	ldr	r0, [r7, #4]
 800e850:	f7ff fa78 	bl	800dd44 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	68db      	ldr	r3, [r3, #12]
 800e858:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d00a      	beq.n	800e878 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800e862:	4b0e      	ldr	r3, [pc, #56]	; (800e89c <tcp_fasttmr+0xc4>)
 800e864:	2200      	movs	r2, #0
 800e866:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800e868:	6878      	ldr	r0, [r7, #4]
 800e86a:	f000 f819 	bl	800e8a0 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800e86e:	4b0b      	ldr	r3, [pc, #44]	; (800e89c <tcp_fasttmr+0xc4>)
 800e870:	781b      	ldrb	r3, [r3, #0]
 800e872:	2b00      	cmp	r3, #0
 800e874:	d000      	beq.n	800e878 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800e876:	e7b8      	b.n	800e7ea <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800e878:	683b      	ldr	r3, [r7, #0]
 800e87a:	607b      	str	r3, [r7, #4]
 800e87c:	e002      	b.n	800e884 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	68db      	ldr	r3, [r3, #12]
 800e882:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	2b00      	cmp	r3, #0
 800e888:	d1b3      	bne.n	800e7f2 <tcp_fasttmr+0x1a>
    }
  }
}
 800e88a:	bf00      	nop
 800e88c:	bf00      	nop
 800e88e:	3708      	adds	r7, #8
 800e890:	46bd      	mov	sp, r7
 800e892:	bd80      	pop	{r7, pc}
 800e894:	20000496 	.word	0x20000496
 800e898:	20006ec8 	.word	0x20006ec8
 800e89c:	20006ec4 	.word	0x20006ec4

0800e8a0 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800e8a0:	b590      	push	{r4, r7, lr}
 800e8a2:	b085      	sub	sp, #20
 800e8a4:	af00      	add	r7, sp, #0
 800e8a6:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d109      	bne.n	800e8c2 <tcp_process_refused_data+0x22>
 800e8ae:	4b37      	ldr	r3, [pc, #220]	; (800e98c <tcp_process_refused_data+0xec>)
 800e8b0:	f240 6209 	movw	r2, #1545	; 0x609
 800e8b4:	4936      	ldr	r1, [pc, #216]	; (800e990 <tcp_process_refused_data+0xf0>)
 800e8b6:	4837      	ldr	r0, [pc, #220]	; (800e994 <tcp_process_refused_data+0xf4>)
 800e8b8:	f009 fe7e 	bl	80185b8 <iprintf>
 800e8bc:	f06f 030f 	mvn.w	r3, #15
 800e8c0:	e060      	b.n	800e984 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e8c6:	7b5b      	ldrb	r3, [r3, #13]
 800e8c8:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e8ce:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	2200      	movs	r2, #0
 800e8d4:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d00b      	beq.n	800e8f8 <tcp_process_refused_data+0x58>
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	6918      	ldr	r0, [r3, #16]
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	68ba      	ldr	r2, [r7, #8]
 800e8ee:	6879      	ldr	r1, [r7, #4]
 800e8f0:	47a0      	blx	r4
 800e8f2:	4603      	mov	r3, r0
 800e8f4:	73fb      	strb	r3, [r7, #15]
 800e8f6:	e007      	b.n	800e908 <tcp_process_refused_data+0x68>
 800e8f8:	2300      	movs	r3, #0
 800e8fa:	68ba      	ldr	r2, [r7, #8]
 800e8fc:	6879      	ldr	r1, [r7, #4]
 800e8fe:	2000      	movs	r0, #0
 800e900:	f000 f8a4 	bl	800ea4c <tcp_recv_null>
 800e904:	4603      	mov	r3, r0
 800e906:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800e908:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d12a      	bne.n	800e966 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800e910:	7bbb      	ldrb	r3, [r7, #14]
 800e912:	f003 0320 	and.w	r3, r3, #32
 800e916:	2b00      	cmp	r3, #0
 800e918:	d033      	beq.n	800e982 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e91e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e922:	d005      	beq.n	800e930 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e928:	3301      	adds	r3, #1
 800e92a:	b29a      	uxth	r2, r3
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e936:	2b00      	cmp	r3, #0
 800e938:	d00b      	beq.n	800e952 <tcp_process_refused_data+0xb2>
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	6918      	ldr	r0, [r3, #16]
 800e944:	2300      	movs	r3, #0
 800e946:	2200      	movs	r2, #0
 800e948:	6879      	ldr	r1, [r7, #4]
 800e94a:	47a0      	blx	r4
 800e94c:	4603      	mov	r3, r0
 800e94e:	73fb      	strb	r3, [r7, #15]
 800e950:	e001      	b.n	800e956 <tcp_process_refused_data+0xb6>
 800e952:	2300      	movs	r3, #0
 800e954:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800e956:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e95a:	f113 0f0d 	cmn.w	r3, #13
 800e95e:	d110      	bne.n	800e982 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800e960:	f06f 030c 	mvn.w	r3, #12
 800e964:	e00e      	b.n	800e984 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800e966:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e96a:	f113 0f0d 	cmn.w	r3, #13
 800e96e:	d102      	bne.n	800e976 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800e970:	f06f 030c 	mvn.w	r3, #12
 800e974:	e006      	b.n	800e984 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	68ba      	ldr	r2, [r7, #8]
 800e97a:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 800e97c:	f06f 0304 	mvn.w	r3, #4
 800e980:	e000      	b.n	800e984 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800e982:	2300      	movs	r3, #0
}
 800e984:	4618      	mov	r0, r3
 800e986:	3714      	adds	r7, #20
 800e988:	46bd      	mov	sp, r7
 800e98a:	bd90      	pop	{r4, r7, pc}
 800e98c:	0801e55c 	.word	0x0801e55c
 800e990:	0801ea6c 	.word	0x0801ea6c
 800e994:	0801e5a0 	.word	0x0801e5a0

0800e998 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800e998:	b580      	push	{r7, lr}
 800e99a:	b084      	sub	sp, #16
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800e9a0:	e007      	b.n	800e9b2 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800e9a8:	6878      	ldr	r0, [r7, #4]
 800e9aa:	f000 f80a 	bl	800e9c2 <tcp_seg_free>
    seg = next;
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d1f4      	bne.n	800e9a2 <tcp_segs_free+0xa>
  }
}
 800e9b8:	bf00      	nop
 800e9ba:	bf00      	nop
 800e9bc:	3710      	adds	r7, #16
 800e9be:	46bd      	mov	sp, r7
 800e9c0:	bd80      	pop	{r7, pc}

0800e9c2 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800e9c2:	b580      	push	{r7, lr}
 800e9c4:	b082      	sub	sp, #8
 800e9c6:	af00      	add	r7, sp, #0
 800e9c8:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d00c      	beq.n	800e9ea <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	685b      	ldr	r3, [r3, #4]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d004      	beq.n	800e9e2 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	685b      	ldr	r3, [r3, #4]
 800e9dc:	4618      	mov	r0, r3
 800e9de:	f7fe fd6d 	bl	800d4bc <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800e9e2:	6879      	ldr	r1, [r7, #4]
 800e9e4:	2003      	movs	r0, #3
 800e9e6:	f7fd ff6f 	bl	800c8c8 <memp_free>
  }
}
 800e9ea:	bf00      	nop
 800e9ec:	3708      	adds	r7, #8
 800e9ee:	46bd      	mov	sp, r7
 800e9f0:	bd80      	pop	{r7, pc}
	...

0800e9f4 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800e9f4:	b580      	push	{r7, lr}
 800e9f6:	b084      	sub	sp, #16
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d106      	bne.n	800ea10 <tcp_seg_copy+0x1c>
 800ea02:	4b0f      	ldr	r3, [pc, #60]	; (800ea40 <tcp_seg_copy+0x4c>)
 800ea04:	f240 6282 	movw	r2, #1666	; 0x682
 800ea08:	490e      	ldr	r1, [pc, #56]	; (800ea44 <tcp_seg_copy+0x50>)
 800ea0a:	480f      	ldr	r0, [pc, #60]	; (800ea48 <tcp_seg_copy+0x54>)
 800ea0c:	f009 fdd4 	bl	80185b8 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800ea10:	2003      	movs	r0, #3
 800ea12:	f7fd ff0d 	bl	800c830 <memp_malloc>
 800ea16:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800ea18:	68fb      	ldr	r3, [r7, #12]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d101      	bne.n	800ea22 <tcp_seg_copy+0x2e>
    return NULL;
 800ea1e:	2300      	movs	r3, #0
 800ea20:	e00a      	b.n	800ea38 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800ea22:	2210      	movs	r2, #16
 800ea24:	6879      	ldr	r1, [r7, #4]
 800ea26:	68f8      	ldr	r0, [r7, #12]
 800ea28:	f009 f882 	bl	8017b30 <memcpy>
  pbuf_ref(cseg->p);
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	685b      	ldr	r3, [r3, #4]
 800ea30:	4618      	mov	r0, r3
 800ea32:	f7fe fde3 	bl	800d5fc <pbuf_ref>
  return cseg;
 800ea36:	68fb      	ldr	r3, [r7, #12]
}
 800ea38:	4618      	mov	r0, r3
 800ea3a:	3710      	adds	r7, #16
 800ea3c:	46bd      	mov	sp, r7
 800ea3e:	bd80      	pop	{r7, pc}
 800ea40:	0801e55c 	.word	0x0801e55c
 800ea44:	0801eab0 	.word	0x0801eab0
 800ea48:	0801e5a0 	.word	0x0801e5a0

0800ea4c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	b084      	sub	sp, #16
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	60f8      	str	r0, [r7, #12]
 800ea54:	60b9      	str	r1, [r7, #8]
 800ea56:	607a      	str	r2, [r7, #4]
 800ea58:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800ea5a:	68bb      	ldr	r3, [r7, #8]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d109      	bne.n	800ea74 <tcp_recv_null+0x28>
 800ea60:	4b12      	ldr	r3, [pc, #72]	; (800eaac <tcp_recv_null+0x60>)
 800ea62:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800ea66:	4912      	ldr	r1, [pc, #72]	; (800eab0 <tcp_recv_null+0x64>)
 800ea68:	4812      	ldr	r0, [pc, #72]	; (800eab4 <tcp_recv_null+0x68>)
 800ea6a:	f009 fda5 	bl	80185b8 <iprintf>
 800ea6e:	f06f 030f 	mvn.w	r3, #15
 800ea72:	e016      	b.n	800eaa2 <tcp_recv_null+0x56>

  if (p != NULL) {
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d009      	beq.n	800ea8e <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	891b      	ldrh	r3, [r3, #8]
 800ea7e:	4619      	mov	r1, r3
 800ea80:	68b8      	ldr	r0, [r7, #8]
 800ea82:	f7ff fb19 	bl	800e0b8 <tcp_recved>
    pbuf_free(p);
 800ea86:	6878      	ldr	r0, [r7, #4]
 800ea88:	f7fe fd18 	bl	800d4bc <pbuf_free>
 800ea8c:	e008      	b.n	800eaa0 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800ea8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d104      	bne.n	800eaa0 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800ea96:	68b8      	ldr	r0, [r7, #8]
 800ea98:	f7ff f9be 	bl	800de18 <tcp_close>
 800ea9c:	4603      	mov	r3, r0
 800ea9e:	e000      	b.n	800eaa2 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800eaa0:	2300      	movs	r3, #0
}
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	3710      	adds	r7, #16
 800eaa6:	46bd      	mov	sp, r7
 800eaa8:	bd80      	pop	{r7, pc}
 800eaaa:	bf00      	nop
 800eaac:	0801e55c 	.word	0x0801e55c
 800eab0:	0801eacc 	.word	0x0801eacc
 800eab4:	0801e5a0 	.word	0x0801e5a0

0800eab8 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800eab8:	b580      	push	{r7, lr}
 800eaba:	b086      	sub	sp, #24
 800eabc:	af00      	add	r7, sp, #0
 800eabe:	4603      	mov	r3, r0
 800eac0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800eac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	db01      	blt.n	800eace <tcp_kill_prio+0x16>
 800eaca:	79fb      	ldrb	r3, [r7, #7]
 800eacc:	e000      	b.n	800ead0 <tcp_kill_prio+0x18>
 800eace:	237f      	movs	r3, #127	; 0x7f
 800ead0:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800ead2:	7afb      	ldrb	r3, [r7, #11]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d034      	beq.n	800eb42 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800ead8:	7afb      	ldrb	r3, [r7, #11]
 800eada:	3b01      	subs	r3, #1
 800eadc:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800eade:	2300      	movs	r3, #0
 800eae0:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800eae2:	2300      	movs	r3, #0
 800eae4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800eae6:	4b19      	ldr	r3, [pc, #100]	; (800eb4c <tcp_kill_prio+0x94>)
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	617b      	str	r3, [r7, #20]
 800eaec:	e01f      	b.n	800eb2e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800eaee:	697b      	ldr	r3, [r7, #20]
 800eaf0:	7d5b      	ldrb	r3, [r3, #21]
 800eaf2:	7afa      	ldrb	r2, [r7, #11]
 800eaf4:	429a      	cmp	r2, r3
 800eaf6:	d80c      	bhi.n	800eb12 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800eaf8:	697b      	ldr	r3, [r7, #20]
 800eafa:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800eafc:	7afa      	ldrb	r2, [r7, #11]
 800eafe:	429a      	cmp	r2, r3
 800eb00:	d112      	bne.n	800eb28 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800eb02:	4b13      	ldr	r3, [pc, #76]	; (800eb50 <tcp_kill_prio+0x98>)
 800eb04:	681a      	ldr	r2, [r3, #0]
 800eb06:	697b      	ldr	r3, [r7, #20]
 800eb08:	6a1b      	ldr	r3, [r3, #32]
 800eb0a:	1ad3      	subs	r3, r2, r3
 800eb0c:	68fa      	ldr	r2, [r7, #12]
 800eb0e:	429a      	cmp	r2, r3
 800eb10:	d80a      	bhi.n	800eb28 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800eb12:	4b0f      	ldr	r3, [pc, #60]	; (800eb50 <tcp_kill_prio+0x98>)
 800eb14:	681a      	ldr	r2, [r3, #0]
 800eb16:	697b      	ldr	r3, [r7, #20]
 800eb18:	6a1b      	ldr	r3, [r3, #32]
 800eb1a:	1ad3      	subs	r3, r2, r3
 800eb1c:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800eb1e:	697b      	ldr	r3, [r7, #20]
 800eb20:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800eb22:	697b      	ldr	r3, [r7, #20]
 800eb24:	7d5b      	ldrb	r3, [r3, #21]
 800eb26:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800eb28:	697b      	ldr	r3, [r7, #20]
 800eb2a:	68db      	ldr	r3, [r3, #12]
 800eb2c:	617b      	str	r3, [r7, #20]
 800eb2e:	697b      	ldr	r3, [r7, #20]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d1dc      	bne.n	800eaee <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800eb34:	693b      	ldr	r3, [r7, #16]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d004      	beq.n	800eb44 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800eb3a:	6938      	ldr	r0, [r7, #16]
 800eb3c:	f7ff fa56 	bl	800dfec <tcp_abort>
 800eb40:	e000      	b.n	800eb44 <tcp_kill_prio+0x8c>
    return;
 800eb42:	bf00      	nop
  }
}
 800eb44:	3718      	adds	r7, #24
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bd80      	pop	{r7, pc}
 800eb4a:	bf00      	nop
 800eb4c:	20006ec8 	.word	0x20006ec8
 800eb50:	20006ecc 	.word	0x20006ecc

0800eb54 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b086      	sub	sp, #24
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	4603      	mov	r3, r0
 800eb5c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800eb5e:	79fb      	ldrb	r3, [r7, #7]
 800eb60:	2b08      	cmp	r3, #8
 800eb62:	d009      	beq.n	800eb78 <tcp_kill_state+0x24>
 800eb64:	79fb      	ldrb	r3, [r7, #7]
 800eb66:	2b09      	cmp	r3, #9
 800eb68:	d006      	beq.n	800eb78 <tcp_kill_state+0x24>
 800eb6a:	4b1a      	ldr	r3, [pc, #104]	; (800ebd4 <tcp_kill_state+0x80>)
 800eb6c:	f240 62dd 	movw	r2, #1757	; 0x6dd
 800eb70:	4919      	ldr	r1, [pc, #100]	; (800ebd8 <tcp_kill_state+0x84>)
 800eb72:	481a      	ldr	r0, [pc, #104]	; (800ebdc <tcp_kill_state+0x88>)
 800eb74:	f009 fd20 	bl	80185b8 <iprintf>

  inactivity = 0;
 800eb78:	2300      	movs	r3, #0
 800eb7a:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800eb80:	4b17      	ldr	r3, [pc, #92]	; (800ebe0 <tcp_kill_state+0x8c>)
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	617b      	str	r3, [r7, #20]
 800eb86:	e017      	b.n	800ebb8 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800eb88:	697b      	ldr	r3, [r7, #20]
 800eb8a:	7d1b      	ldrb	r3, [r3, #20]
 800eb8c:	79fa      	ldrb	r2, [r7, #7]
 800eb8e:	429a      	cmp	r2, r3
 800eb90:	d10f      	bne.n	800ebb2 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800eb92:	4b14      	ldr	r3, [pc, #80]	; (800ebe4 <tcp_kill_state+0x90>)
 800eb94:	681a      	ldr	r2, [r3, #0]
 800eb96:	697b      	ldr	r3, [r7, #20]
 800eb98:	6a1b      	ldr	r3, [r3, #32]
 800eb9a:	1ad3      	subs	r3, r2, r3
 800eb9c:	68fa      	ldr	r2, [r7, #12]
 800eb9e:	429a      	cmp	r2, r3
 800eba0:	d807      	bhi.n	800ebb2 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800eba2:	4b10      	ldr	r3, [pc, #64]	; (800ebe4 <tcp_kill_state+0x90>)
 800eba4:	681a      	ldr	r2, [r3, #0]
 800eba6:	697b      	ldr	r3, [r7, #20]
 800eba8:	6a1b      	ldr	r3, [r3, #32]
 800ebaa:	1ad3      	subs	r3, r2, r3
 800ebac:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800ebae:	697b      	ldr	r3, [r7, #20]
 800ebb0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ebb2:	697b      	ldr	r3, [r7, #20]
 800ebb4:	68db      	ldr	r3, [r3, #12]
 800ebb6:	617b      	str	r3, [r7, #20]
 800ebb8:	697b      	ldr	r3, [r7, #20]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d1e4      	bne.n	800eb88 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800ebbe:	693b      	ldr	r3, [r7, #16]
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d003      	beq.n	800ebcc <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800ebc4:	2100      	movs	r1, #0
 800ebc6:	6938      	ldr	r0, [r7, #16]
 800ebc8:	f7ff f952 	bl	800de70 <tcp_abandon>
  }
}
 800ebcc:	bf00      	nop
 800ebce:	3718      	adds	r7, #24
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	bd80      	pop	{r7, pc}
 800ebd4:	0801e55c 	.word	0x0801e55c
 800ebd8:	0801eae8 	.word	0x0801eae8
 800ebdc:	0801e5a0 	.word	0x0801e5a0
 800ebe0:	20006ec8 	.word	0x20006ec8
 800ebe4:	20006ecc 	.word	0x20006ecc

0800ebe8 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800ebe8:	b580      	push	{r7, lr}
 800ebea:	b084      	sub	sp, #16
 800ebec:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800ebee:	2300      	movs	r3, #0
 800ebf0:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800ebf2:	2300      	movs	r3, #0
 800ebf4:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ebf6:	4b12      	ldr	r3, [pc, #72]	; (800ec40 <tcp_kill_timewait+0x58>)
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	60fb      	str	r3, [r7, #12]
 800ebfc:	e012      	b.n	800ec24 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800ebfe:	4b11      	ldr	r3, [pc, #68]	; (800ec44 <tcp_kill_timewait+0x5c>)
 800ec00:	681a      	ldr	r2, [r3, #0]
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	6a1b      	ldr	r3, [r3, #32]
 800ec06:	1ad3      	subs	r3, r2, r3
 800ec08:	687a      	ldr	r2, [r7, #4]
 800ec0a:	429a      	cmp	r2, r3
 800ec0c:	d807      	bhi.n	800ec1e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800ec0e:	4b0d      	ldr	r3, [pc, #52]	; (800ec44 <tcp_kill_timewait+0x5c>)
 800ec10:	681a      	ldr	r2, [r3, #0]
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	6a1b      	ldr	r3, [r3, #32]
 800ec16:	1ad3      	subs	r3, r2, r3
 800ec18:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	68db      	ldr	r3, [r3, #12]
 800ec22:	60fb      	str	r3, [r7, #12]
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d1e9      	bne.n	800ebfe <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800ec2a:	68bb      	ldr	r3, [r7, #8]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d002      	beq.n	800ec36 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800ec30:	68b8      	ldr	r0, [r7, #8]
 800ec32:	f7ff f9db 	bl	800dfec <tcp_abort>
  }
}
 800ec36:	bf00      	nop
 800ec38:	3710      	adds	r7, #16
 800ec3a:	46bd      	mov	sp, r7
 800ec3c:	bd80      	pop	{r7, pc}
 800ec3e:	bf00      	nop
 800ec40:	20006ed8 	.word	0x20006ed8
 800ec44:	20006ecc 	.word	0x20006ecc

0800ec48 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800ec48:	b580      	push	{r7, lr}
 800ec4a:	b082      	sub	sp, #8
 800ec4c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800ec4e:	4b10      	ldr	r3, [pc, #64]	; (800ec90 <tcp_handle_closepend+0x48>)
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800ec54:	e014      	b.n	800ec80 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	68db      	ldr	r3, [r3, #12]
 800ec5a:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	8b5b      	ldrh	r3, [r3, #26]
 800ec60:	f003 0308 	and.w	r3, r3, #8
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d009      	beq.n	800ec7c <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	8b5b      	ldrh	r3, [r3, #26]
 800ec6c:	f023 0308 	bic.w	r3, r3, #8
 800ec70:	b29a      	uxth	r2, r3
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800ec76:	6878      	ldr	r0, [r7, #4]
 800ec78:	f7ff f864 	bl	800dd44 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800ec7c:	683b      	ldr	r3, [r7, #0]
 800ec7e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d1e7      	bne.n	800ec56 <tcp_handle_closepend+0xe>
  }
}
 800ec86:	bf00      	nop
 800ec88:	bf00      	nop
 800ec8a:	3708      	adds	r7, #8
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	bd80      	pop	{r7, pc}
 800ec90:	20006ec8 	.word	0x20006ec8

0800ec94 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b084      	sub	sp, #16
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800ec9e:	2001      	movs	r0, #1
 800eca0:	f7fd fdc6 	bl	800c830 <memp_malloc>
 800eca4:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d126      	bne.n	800ecfa <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800ecac:	f7ff ffcc 	bl	800ec48 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800ecb0:	f7ff ff9a 	bl	800ebe8 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800ecb4:	2001      	movs	r0, #1
 800ecb6:	f7fd fdbb 	bl	800c830 <memp_malloc>
 800ecba:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d11b      	bne.n	800ecfa <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800ecc2:	2009      	movs	r0, #9
 800ecc4:	f7ff ff46 	bl	800eb54 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800ecc8:	2001      	movs	r0, #1
 800ecca:	f7fd fdb1 	bl	800c830 <memp_malloc>
 800ecce:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d111      	bne.n	800ecfa <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800ecd6:	2008      	movs	r0, #8
 800ecd8:	f7ff ff3c 	bl	800eb54 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800ecdc:	2001      	movs	r0, #1
 800ecde:	f7fd fda7 	bl	800c830 <memp_malloc>
 800ece2:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d107      	bne.n	800ecfa <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800ecea:	79fb      	ldrb	r3, [r7, #7]
 800ecec:	4618      	mov	r0, r3
 800ecee:	f7ff fee3 	bl	800eab8 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800ecf2:	2001      	movs	r0, #1
 800ecf4:	f7fd fd9c 	bl	800c830 <memp_malloc>
 800ecf8:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d03f      	beq.n	800ed80 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800ed00:	229c      	movs	r2, #156	; 0x9c
 800ed02:	2100      	movs	r1, #0
 800ed04:	68f8      	ldr	r0, [r7, #12]
 800ed06:	f008 ff3b 	bl	8017b80 <memset>
    pcb->prio = prio;
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	79fa      	ldrb	r2, [r7, #7]
 800ed0e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	f44f 62e6 	mov.w	r2, #1840	; 0x730
 800ed16:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ed20:	855a      	strh	r2, [r3, #42]	; 0x2a
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800ed2a:	68fb      	ldr	r3, [r7, #12]
 800ed2c:	22ff      	movs	r2, #255	; 0xff
 800ed2e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800ed36:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	2206      	movs	r2, #6
 800ed3c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	2206      	movs	r2, #6
 800ed44:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ed4c:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	2201      	movs	r2, #1
 800ed52:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800ed56:	4b0d      	ldr	r3, [pc, #52]	; (800ed8c <tcp_alloc+0xf8>)
 800ed58:	681a      	ldr	r2, [r3, #0]
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800ed5e:	4b0c      	ldr	r3, [pc, #48]	; (800ed90 <tcp_alloc+0xfc>)
 800ed60:	781a      	ldrb	r2, [r3, #0]
 800ed62:	68fb      	ldr	r3, [r7, #12]
 800ed64:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	f44f 62e6 	mov.w	r2, #1840	; 0x730
 800ed6c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	4a08      	ldr	r2, [pc, #32]	; (800ed94 <tcp_alloc+0x100>)
 800ed74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	4a07      	ldr	r2, [pc, #28]	; (800ed98 <tcp_alloc+0x104>)
 800ed7c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800ed80:	68fb      	ldr	r3, [r7, #12]
}
 800ed82:	4618      	mov	r0, r3
 800ed84:	3710      	adds	r7, #16
 800ed86:	46bd      	mov	sp, r7
 800ed88:	bd80      	pop	{r7, pc}
 800ed8a:	bf00      	nop
 800ed8c:	20006ecc 	.word	0x20006ecc
 800ed90:	20000496 	.word	0x20000496
 800ed94:	0800ea4d 	.word	0x0800ea4d
 800ed98:	006ddd00 	.word	0x006ddd00

0800ed9c <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800ed9c:	b580      	push	{r7, lr}
 800ed9e:	b082      	sub	sp, #8
 800eda0:	af00      	add	r7, sp, #0
 800eda2:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d107      	bne.n	800edba <tcp_pcb_purge+0x1e>
 800edaa:	4b21      	ldr	r3, [pc, #132]	; (800ee30 <tcp_pcb_purge+0x94>)
 800edac:	f640 0251 	movw	r2, #2129	; 0x851
 800edb0:	4920      	ldr	r1, [pc, #128]	; (800ee34 <tcp_pcb_purge+0x98>)
 800edb2:	4821      	ldr	r0, [pc, #132]	; (800ee38 <tcp_pcb_purge+0x9c>)
 800edb4:	f009 fc00 	bl	80185b8 <iprintf>
 800edb8:	e037      	b.n	800ee2a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	7d1b      	ldrb	r3, [r3, #20]
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d033      	beq.n	800ee2a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800edc6:	2b0a      	cmp	r3, #10
 800edc8:	d02f      	beq.n	800ee2a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800edce:	2b01      	cmp	r3, #1
 800edd0:	d02b      	beq.n	800ee2a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d007      	beq.n	800edea <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800edde:	4618      	mov	r0, r3
 800ede0:	f7fe fb6c 	bl	800d4bc <pbuf_free>
      pcb->refused_data = NULL;
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	2200      	movs	r2, #0
 800ede8:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d002      	beq.n	800edf8 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800edf2:	6878      	ldr	r0, [r7, #4]
 800edf4:	f000 f986 	bl	800f104 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800edfe:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ee04:	4618      	mov	r0, r3
 800ee06:	f7ff fdc7 	bl	800e998 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ee0e:	4618      	mov	r0, r3
 800ee10:	f7ff fdc2 	bl	800e998 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	2200      	movs	r2, #0
 800ee18:	66da      	str	r2, [r3, #108]	; 0x6c
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	2200      	movs	r2, #0
 800ee26:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800ee2a:	3708      	adds	r7, #8
 800ee2c:	46bd      	mov	sp, r7
 800ee2e:	bd80      	pop	{r7, pc}
 800ee30:	0801e55c 	.word	0x0801e55c
 800ee34:	0801eba8 	.word	0x0801eba8
 800ee38:	0801e5a0 	.word	0x0801e5a0

0800ee3c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b084      	sub	sp, #16
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	6078      	str	r0, [r7, #4]
 800ee44:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800ee46:	683b      	ldr	r3, [r7, #0]
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d106      	bne.n	800ee5a <tcp_pcb_remove+0x1e>
 800ee4c:	4b3e      	ldr	r3, [pc, #248]	; (800ef48 <tcp_pcb_remove+0x10c>)
 800ee4e:	f640 0283 	movw	r2, #2179	; 0x883
 800ee52:	493e      	ldr	r1, [pc, #248]	; (800ef4c <tcp_pcb_remove+0x110>)
 800ee54:	483e      	ldr	r0, [pc, #248]	; (800ef50 <tcp_pcb_remove+0x114>)
 800ee56:	f009 fbaf 	bl	80185b8 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d106      	bne.n	800ee6e <tcp_pcb_remove+0x32>
 800ee60:	4b39      	ldr	r3, [pc, #228]	; (800ef48 <tcp_pcb_remove+0x10c>)
 800ee62:	f640 0284 	movw	r2, #2180	; 0x884
 800ee66:	493b      	ldr	r1, [pc, #236]	; (800ef54 <tcp_pcb_remove+0x118>)
 800ee68:	4839      	ldr	r0, [pc, #228]	; (800ef50 <tcp_pcb_remove+0x114>)
 800ee6a:	f009 fba5 	bl	80185b8 <iprintf>

  TCP_RMV(pcblist, pcb);
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	683a      	ldr	r2, [r7, #0]
 800ee74:	429a      	cmp	r2, r3
 800ee76:	d105      	bne.n	800ee84 <tcp_pcb_remove+0x48>
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	68da      	ldr	r2, [r3, #12]
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	601a      	str	r2, [r3, #0]
 800ee82:	e013      	b.n	800eeac <tcp_pcb_remove+0x70>
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	60fb      	str	r3, [r7, #12]
 800ee8a:	e00c      	b.n	800eea6 <tcp_pcb_remove+0x6a>
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	68db      	ldr	r3, [r3, #12]
 800ee90:	683a      	ldr	r2, [r7, #0]
 800ee92:	429a      	cmp	r2, r3
 800ee94:	d104      	bne.n	800eea0 <tcp_pcb_remove+0x64>
 800ee96:	683b      	ldr	r3, [r7, #0]
 800ee98:	68da      	ldr	r2, [r3, #12]
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	60da      	str	r2, [r3, #12]
 800ee9e:	e005      	b.n	800eeac <tcp_pcb_remove+0x70>
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	68db      	ldr	r3, [r3, #12]
 800eea4:	60fb      	str	r3, [r7, #12]
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d1ef      	bne.n	800ee8c <tcp_pcb_remove+0x50>
 800eeac:	683b      	ldr	r3, [r7, #0]
 800eeae:	2200      	movs	r2, #0
 800eeb0:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800eeb2:	6838      	ldr	r0, [r7, #0]
 800eeb4:	f7ff ff72 	bl	800ed9c <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800eeb8:	683b      	ldr	r3, [r7, #0]
 800eeba:	7d1b      	ldrb	r3, [r3, #20]
 800eebc:	2b0a      	cmp	r3, #10
 800eebe:	d013      	beq.n	800eee8 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800eec0:	683b      	ldr	r3, [r7, #0]
 800eec2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800eec4:	2b01      	cmp	r3, #1
 800eec6:	d00f      	beq.n	800eee8 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800eec8:	683b      	ldr	r3, [r7, #0]
 800eeca:	8b5b      	ldrh	r3, [r3, #26]
 800eecc:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d009      	beq.n	800eee8 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800eed4:	683b      	ldr	r3, [r7, #0]
 800eed6:	8b5b      	ldrh	r3, [r3, #26]
 800eed8:	f043 0302 	orr.w	r3, r3, #2
 800eedc:	b29a      	uxth	r2, r3
 800eede:	683b      	ldr	r3, [r7, #0]
 800eee0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800eee2:	6838      	ldr	r0, [r7, #0]
 800eee4:	f002 ff6a 	bl	8011dbc <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800eee8:	683b      	ldr	r3, [r7, #0]
 800eeea:	7d1b      	ldrb	r3, [r3, #20]
 800eeec:	2b01      	cmp	r3, #1
 800eeee:	d020      	beq.n	800ef32 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800eef0:	683b      	ldr	r3, [r7, #0]
 800eef2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d006      	beq.n	800ef06 <tcp_pcb_remove+0xca>
 800eef8:	4b13      	ldr	r3, [pc, #76]	; (800ef48 <tcp_pcb_remove+0x10c>)
 800eefa:	f640 0293 	movw	r2, #2195	; 0x893
 800eefe:	4916      	ldr	r1, [pc, #88]	; (800ef58 <tcp_pcb_remove+0x11c>)
 800ef00:	4813      	ldr	r0, [pc, #76]	; (800ef50 <tcp_pcb_remove+0x114>)
 800ef02:	f009 fb59 	bl	80185b8 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800ef06:	683b      	ldr	r3, [r7, #0]
 800ef08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	d006      	beq.n	800ef1c <tcp_pcb_remove+0xe0>
 800ef0e:	4b0e      	ldr	r3, [pc, #56]	; (800ef48 <tcp_pcb_remove+0x10c>)
 800ef10:	f640 0294 	movw	r2, #2196	; 0x894
 800ef14:	4911      	ldr	r1, [pc, #68]	; (800ef5c <tcp_pcb_remove+0x120>)
 800ef16:	480e      	ldr	r0, [pc, #56]	; (800ef50 <tcp_pcb_remove+0x114>)
 800ef18:	f009 fb4e 	bl	80185b8 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800ef1c:	683b      	ldr	r3, [r7, #0]
 800ef1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d006      	beq.n	800ef32 <tcp_pcb_remove+0xf6>
 800ef24:	4b08      	ldr	r3, [pc, #32]	; (800ef48 <tcp_pcb_remove+0x10c>)
 800ef26:	f640 0296 	movw	r2, #2198	; 0x896
 800ef2a:	490d      	ldr	r1, [pc, #52]	; (800ef60 <tcp_pcb_remove+0x124>)
 800ef2c:	4808      	ldr	r0, [pc, #32]	; (800ef50 <tcp_pcb_remove+0x114>)
 800ef2e:	f009 fb43 	bl	80185b8 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800ef32:	683b      	ldr	r3, [r7, #0]
 800ef34:	2200      	movs	r2, #0
 800ef36:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800ef38:	683b      	ldr	r3, [r7, #0]
 800ef3a:	2200      	movs	r2, #0
 800ef3c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800ef3e:	bf00      	nop
 800ef40:	3710      	adds	r7, #16
 800ef42:	46bd      	mov	sp, r7
 800ef44:	bd80      	pop	{r7, pc}
 800ef46:	bf00      	nop
 800ef48:	0801e55c 	.word	0x0801e55c
 800ef4c:	0801ebc4 	.word	0x0801ebc4
 800ef50:	0801e5a0 	.word	0x0801e5a0
 800ef54:	0801ebe0 	.word	0x0801ebe0
 800ef58:	0801ec00 	.word	0x0801ec00
 800ef5c:	0801ec18 	.word	0x0801ec18
 800ef60:	0801ec34 	.word	0x0801ec34

0800ef64 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800ef64:	b580      	push	{r7, lr}
 800ef66:	b082      	sub	sp, #8
 800ef68:	af00      	add	r7, sp, #0
 800ef6a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d106      	bne.n	800ef80 <tcp_next_iss+0x1c>
 800ef72:	4b0a      	ldr	r3, [pc, #40]	; (800ef9c <tcp_next_iss+0x38>)
 800ef74:	f640 02af 	movw	r2, #2223	; 0x8af
 800ef78:	4909      	ldr	r1, [pc, #36]	; (800efa0 <tcp_next_iss+0x3c>)
 800ef7a:	480a      	ldr	r0, [pc, #40]	; (800efa4 <tcp_next_iss+0x40>)
 800ef7c:	f009 fb1c 	bl	80185b8 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800ef80:	4b09      	ldr	r3, [pc, #36]	; (800efa8 <tcp_next_iss+0x44>)
 800ef82:	681a      	ldr	r2, [r3, #0]
 800ef84:	4b09      	ldr	r3, [pc, #36]	; (800efac <tcp_next_iss+0x48>)
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	4413      	add	r3, r2
 800ef8a:	4a07      	ldr	r2, [pc, #28]	; (800efa8 <tcp_next_iss+0x44>)
 800ef8c:	6013      	str	r3, [r2, #0]
  return iss;
 800ef8e:	4b06      	ldr	r3, [pc, #24]	; (800efa8 <tcp_next_iss+0x44>)
 800ef90:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800ef92:	4618      	mov	r0, r3
 800ef94:	3708      	adds	r7, #8
 800ef96:	46bd      	mov	sp, r7
 800ef98:	bd80      	pop	{r7, pc}
 800ef9a:	bf00      	nop
 800ef9c:	0801e55c 	.word	0x0801e55c
 800efa0:	0801ec4c 	.word	0x0801ec4c
 800efa4:	0801e5a0 	.word	0x0801e5a0
 800efa8:	20000068 	.word	0x20000068
 800efac:	20006ecc 	.word	0x20006ecc

0800efb0 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800efb0:	b580      	push	{r7, lr}
 800efb2:	b086      	sub	sp, #24
 800efb4:	af00      	add	r7, sp, #0
 800efb6:	4603      	mov	r3, r0
 800efb8:	60b9      	str	r1, [r7, #8]
 800efba:	607a      	str	r2, [r7, #4]
 800efbc:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d106      	bne.n	800efd2 <tcp_eff_send_mss_netif+0x22>
 800efc4:	4b14      	ldr	r3, [pc, #80]	; (800f018 <tcp_eff_send_mss_netif+0x68>)
 800efc6:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800efca:	4914      	ldr	r1, [pc, #80]	; (800f01c <tcp_eff_send_mss_netif+0x6c>)
 800efcc:	4814      	ldr	r0, [pc, #80]	; (800f020 <tcp_eff_send_mss_netif+0x70>)
 800efce:	f009 faf3 	bl	80185b8 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800efd2:	68bb      	ldr	r3, [r7, #8]
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d101      	bne.n	800efdc <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800efd8:	89fb      	ldrh	r3, [r7, #14]
 800efda:	e019      	b.n	800f010 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800efdc:	68bb      	ldr	r3, [r7, #8]
 800efde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800efe0:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800efe2:	8afb      	ldrh	r3, [r7, #22]
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d012      	beq.n	800f00e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800efe8:	2328      	movs	r3, #40	; 0x28
 800efea:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800efec:	8afa      	ldrh	r2, [r7, #22]
 800efee:	8abb      	ldrh	r3, [r7, #20]
 800eff0:	429a      	cmp	r2, r3
 800eff2:	d904      	bls.n	800effe <tcp_eff_send_mss_netif+0x4e>
 800eff4:	8afa      	ldrh	r2, [r7, #22]
 800eff6:	8abb      	ldrh	r3, [r7, #20]
 800eff8:	1ad3      	subs	r3, r2, r3
 800effa:	b29b      	uxth	r3, r3
 800effc:	e000      	b.n	800f000 <tcp_eff_send_mss_netif+0x50>
 800effe:	2300      	movs	r3, #0
 800f000:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800f002:	8a7a      	ldrh	r2, [r7, #18]
 800f004:	89fb      	ldrh	r3, [r7, #14]
 800f006:	4293      	cmp	r3, r2
 800f008:	bf28      	it	cs
 800f00a:	4613      	movcs	r3, r2
 800f00c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800f00e:	89fb      	ldrh	r3, [r7, #14]
}
 800f010:	4618      	mov	r0, r3
 800f012:	3718      	adds	r7, #24
 800f014:	46bd      	mov	sp, r7
 800f016:	bd80      	pop	{r7, pc}
 800f018:	0801e55c 	.word	0x0801e55c
 800f01c:	0801ec68 	.word	0x0801ec68
 800f020:	0801e5a0 	.word	0x0801e5a0

0800f024 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800f024:	b580      	push	{r7, lr}
 800f026:	b084      	sub	sp, #16
 800f028:	af00      	add	r7, sp, #0
 800f02a:	6078      	str	r0, [r7, #4]
 800f02c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800f02e:	683b      	ldr	r3, [r7, #0]
 800f030:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	2b00      	cmp	r3, #0
 800f036:	d119      	bne.n	800f06c <tcp_netif_ip_addr_changed_pcblist+0x48>
 800f038:	4b10      	ldr	r3, [pc, #64]	; (800f07c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800f03a:	f44f 6210 	mov.w	r2, #2304	; 0x900
 800f03e:	4910      	ldr	r1, [pc, #64]	; (800f080 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800f040:	4810      	ldr	r0, [pc, #64]	; (800f084 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800f042:	f009 fab9 	bl	80185b8 <iprintf>

  while (pcb != NULL) {
 800f046:	e011      	b.n	800f06c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	681a      	ldr	r2, [r3, #0]
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	429a      	cmp	r2, r3
 800f052:	d108      	bne.n	800f066 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	68db      	ldr	r3, [r3, #12]
 800f058:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800f05a:	68f8      	ldr	r0, [r7, #12]
 800f05c:	f7fe ffc6 	bl	800dfec <tcp_abort>
      pcb = next;
 800f060:	68bb      	ldr	r3, [r7, #8]
 800f062:	60fb      	str	r3, [r7, #12]
 800f064:	e002      	b.n	800f06c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	68db      	ldr	r3, [r3, #12]
 800f06a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800f06c:	68fb      	ldr	r3, [r7, #12]
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d1ea      	bne.n	800f048 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800f072:	bf00      	nop
 800f074:	bf00      	nop
 800f076:	3710      	adds	r7, #16
 800f078:	46bd      	mov	sp, r7
 800f07a:	bd80      	pop	{r7, pc}
 800f07c:	0801e55c 	.word	0x0801e55c
 800f080:	0801ec90 	.word	0x0801ec90
 800f084:	0801e5a0 	.word	0x0801e5a0

0800f088 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800f088:	b580      	push	{r7, lr}
 800f08a:	b084      	sub	sp, #16
 800f08c:	af00      	add	r7, sp, #0
 800f08e:	6078      	str	r0, [r7, #4]
 800f090:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	2b00      	cmp	r3, #0
 800f096:	d02a      	beq.n	800f0ee <tcp_netif_ip_addr_changed+0x66>
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d026      	beq.n	800f0ee <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800f0a0:	4b15      	ldr	r3, [pc, #84]	; (800f0f8 <tcp_netif_ip_addr_changed+0x70>)
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	4619      	mov	r1, r3
 800f0a6:	6878      	ldr	r0, [r7, #4]
 800f0a8:	f7ff ffbc 	bl	800f024 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800f0ac:	4b13      	ldr	r3, [pc, #76]	; (800f0fc <tcp_netif_ip_addr_changed+0x74>)
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	4619      	mov	r1, r3
 800f0b2:	6878      	ldr	r0, [r7, #4]
 800f0b4:	f7ff ffb6 	bl	800f024 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800f0b8:	683b      	ldr	r3, [r7, #0]
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d017      	beq.n	800f0ee <tcp_netif_ip_addr_changed+0x66>
 800f0be:	683b      	ldr	r3, [r7, #0]
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d013      	beq.n	800f0ee <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f0c6:	4b0e      	ldr	r3, [pc, #56]	; (800f100 <tcp_netif_ip_addr_changed+0x78>)
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	60fb      	str	r3, [r7, #12]
 800f0cc:	e00c      	b.n	800f0e8 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	681a      	ldr	r2, [r3, #0]
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	429a      	cmp	r2, r3
 800f0d8:	d103      	bne.n	800f0e2 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800f0da:	683b      	ldr	r3, [r7, #0]
 800f0dc:	681a      	ldr	r2, [r3, #0]
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	68db      	ldr	r3, [r3, #12]
 800f0e6:	60fb      	str	r3, [r7, #12]
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d1ef      	bne.n	800f0ce <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800f0ee:	bf00      	nop
 800f0f0:	3710      	adds	r7, #16
 800f0f2:	46bd      	mov	sp, r7
 800f0f4:	bd80      	pop	{r7, pc}
 800f0f6:	bf00      	nop
 800f0f8:	20006ec8 	.word	0x20006ec8
 800f0fc:	20006ed4 	.word	0x20006ed4
 800f100:	20006ed0 	.word	0x20006ed0

0800f104 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800f104:	b580      	push	{r7, lr}
 800f106:	b082      	sub	sp, #8
 800f108:	af00      	add	r7, sp, #0
 800f10a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f110:	2b00      	cmp	r3, #0
 800f112:	d007      	beq.n	800f124 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f118:	4618      	mov	r0, r3
 800f11a:	f7ff fc3d 	bl	800e998 <tcp_segs_free>
    pcb->ooseq = NULL;
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	2200      	movs	r2, #0
 800f122:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800f124:	bf00      	nop
 800f126:	3708      	adds	r7, #8
 800f128:	46bd      	mov	sp, r7
 800f12a:	bd80      	pop	{r7, pc}

0800f12c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800f12c:	b590      	push	{r4, r7, lr}
 800f12e:	b08d      	sub	sp, #52	; 0x34
 800f130:	af04      	add	r7, sp, #16
 800f132:	6078      	str	r0, [r7, #4]
 800f134:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d105      	bne.n	800f148 <tcp_input+0x1c>
 800f13c:	4b9b      	ldr	r3, [pc, #620]	; (800f3ac <tcp_input+0x280>)
 800f13e:	2283      	movs	r2, #131	; 0x83
 800f140:	499b      	ldr	r1, [pc, #620]	; (800f3b0 <tcp_input+0x284>)
 800f142:	489c      	ldr	r0, [pc, #624]	; (800f3b4 <tcp_input+0x288>)
 800f144:	f009 fa38 	bl	80185b8 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	685b      	ldr	r3, [r3, #4]
 800f14c:	4a9a      	ldr	r2, [pc, #616]	; (800f3b8 <tcp_input+0x28c>)
 800f14e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	895b      	ldrh	r3, [r3, #10]
 800f154:	2b13      	cmp	r3, #19
 800f156:	f240 83c4 	bls.w	800f8e2 <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f15a:	4b98      	ldr	r3, [pc, #608]	; (800f3bc <tcp_input+0x290>)
 800f15c:	695b      	ldr	r3, [r3, #20]
 800f15e:	4a97      	ldr	r2, [pc, #604]	; (800f3bc <tcp_input+0x290>)
 800f160:	6812      	ldr	r2, [r2, #0]
 800f162:	4611      	mov	r1, r2
 800f164:	4618      	mov	r0, r3
 800f166:	f007 fd49 	bl	8016bfc <ip4_addr_isbroadcast_u32>
 800f16a:	4603      	mov	r3, r0
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	f040 83ba 	bne.w	800f8e6 <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800f172:	4b92      	ldr	r3, [pc, #584]	; (800f3bc <tcp_input+0x290>)
 800f174:	695b      	ldr	r3, [r3, #20]
 800f176:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f17a:	2be0      	cmp	r3, #224	; 0xe0
 800f17c:	f000 83b3 	beq.w	800f8e6 <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800f180:	4b8d      	ldr	r3, [pc, #564]	; (800f3b8 <tcp_input+0x28c>)
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	899b      	ldrh	r3, [r3, #12]
 800f186:	b29b      	uxth	r3, r3
 800f188:	4618      	mov	r0, r3
 800f18a:	f7fc fefb 	bl	800bf84 <lwip_htons>
 800f18e:	4603      	mov	r3, r0
 800f190:	0b1b      	lsrs	r3, r3, #12
 800f192:	b29b      	uxth	r3, r3
 800f194:	b2db      	uxtb	r3, r3
 800f196:	009b      	lsls	r3, r3, #2
 800f198:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800f19a:	7cbb      	ldrb	r3, [r7, #18]
 800f19c:	2b13      	cmp	r3, #19
 800f19e:	f240 83a4 	bls.w	800f8ea <tcp_input+0x7be>
 800f1a2:	7cbb      	ldrb	r3, [r7, #18]
 800f1a4:	b29a      	uxth	r2, r3
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	891b      	ldrh	r3, [r3, #8]
 800f1aa:	429a      	cmp	r2, r3
 800f1ac:	f200 839d 	bhi.w	800f8ea <tcp_input+0x7be>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800f1b0:	7cbb      	ldrb	r3, [r7, #18]
 800f1b2:	b29b      	uxth	r3, r3
 800f1b4:	3b14      	subs	r3, #20
 800f1b6:	b29a      	uxth	r2, r3
 800f1b8:	4b81      	ldr	r3, [pc, #516]	; (800f3c0 <tcp_input+0x294>)
 800f1ba:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800f1bc:	4b81      	ldr	r3, [pc, #516]	; (800f3c4 <tcp_input+0x298>)
 800f1be:	2200      	movs	r2, #0
 800f1c0:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	895a      	ldrh	r2, [r3, #10]
 800f1c6:	7cbb      	ldrb	r3, [r7, #18]
 800f1c8:	b29b      	uxth	r3, r3
 800f1ca:	429a      	cmp	r2, r3
 800f1cc:	d309      	bcc.n	800f1e2 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800f1ce:	4b7c      	ldr	r3, [pc, #496]	; (800f3c0 <tcp_input+0x294>)
 800f1d0:	881a      	ldrh	r2, [r3, #0]
 800f1d2:	4b7d      	ldr	r3, [pc, #500]	; (800f3c8 <tcp_input+0x29c>)
 800f1d4:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800f1d6:	7cbb      	ldrb	r3, [r7, #18]
 800f1d8:	4619      	mov	r1, r3
 800f1da:	6878      	ldr	r0, [r7, #4]
 800f1dc:	f7fe f8e8 	bl	800d3b0 <pbuf_remove_header>
 800f1e0:	e04e      	b.n	800f280 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d105      	bne.n	800f1f6 <tcp_input+0xca>
 800f1ea:	4b70      	ldr	r3, [pc, #448]	; (800f3ac <tcp_input+0x280>)
 800f1ec:	22c2      	movs	r2, #194	; 0xc2
 800f1ee:	4977      	ldr	r1, [pc, #476]	; (800f3cc <tcp_input+0x2a0>)
 800f1f0:	4870      	ldr	r0, [pc, #448]	; (800f3b4 <tcp_input+0x288>)
 800f1f2:	f009 f9e1 	bl	80185b8 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800f1f6:	2114      	movs	r1, #20
 800f1f8:	6878      	ldr	r0, [r7, #4]
 800f1fa:	f7fe f8d9 	bl	800d3b0 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	895a      	ldrh	r2, [r3, #10]
 800f202:	4b71      	ldr	r3, [pc, #452]	; (800f3c8 <tcp_input+0x29c>)
 800f204:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800f206:	4b6e      	ldr	r3, [pc, #440]	; (800f3c0 <tcp_input+0x294>)
 800f208:	881a      	ldrh	r2, [r3, #0]
 800f20a:	4b6f      	ldr	r3, [pc, #444]	; (800f3c8 <tcp_input+0x29c>)
 800f20c:	881b      	ldrh	r3, [r3, #0]
 800f20e:	1ad3      	subs	r3, r2, r3
 800f210:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800f212:	4b6d      	ldr	r3, [pc, #436]	; (800f3c8 <tcp_input+0x29c>)
 800f214:	881b      	ldrh	r3, [r3, #0]
 800f216:	4619      	mov	r1, r3
 800f218:	6878      	ldr	r0, [r7, #4]
 800f21a:	f7fe f8c9 	bl	800d3b0 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	895b      	ldrh	r3, [r3, #10]
 800f224:	8a3a      	ldrh	r2, [r7, #16]
 800f226:	429a      	cmp	r2, r3
 800f228:	f200 8361 	bhi.w	800f8ee <tcp_input+0x7c2>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	685b      	ldr	r3, [r3, #4]
 800f232:	4a64      	ldr	r2, [pc, #400]	; (800f3c4 <tcp_input+0x298>)
 800f234:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	8a3a      	ldrh	r2, [r7, #16]
 800f23c:	4611      	mov	r1, r2
 800f23e:	4618      	mov	r0, r3
 800f240:	f7fe f8b6 	bl	800d3b0 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	891a      	ldrh	r2, [r3, #8]
 800f248:	8a3b      	ldrh	r3, [r7, #16]
 800f24a:	1ad3      	subs	r3, r2, r3
 800f24c:	b29a      	uxth	r2, r3
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	895b      	ldrh	r3, [r3, #10]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d005      	beq.n	800f266 <tcp_input+0x13a>
 800f25a:	4b54      	ldr	r3, [pc, #336]	; (800f3ac <tcp_input+0x280>)
 800f25c:	22df      	movs	r2, #223	; 0xdf
 800f25e:	495c      	ldr	r1, [pc, #368]	; (800f3d0 <tcp_input+0x2a4>)
 800f260:	4854      	ldr	r0, [pc, #336]	; (800f3b4 <tcp_input+0x288>)
 800f262:	f009 f9a9 	bl	80185b8 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	891a      	ldrh	r2, [r3, #8]
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	891b      	ldrh	r3, [r3, #8]
 800f270:	429a      	cmp	r2, r3
 800f272:	d005      	beq.n	800f280 <tcp_input+0x154>
 800f274:	4b4d      	ldr	r3, [pc, #308]	; (800f3ac <tcp_input+0x280>)
 800f276:	22e0      	movs	r2, #224	; 0xe0
 800f278:	4956      	ldr	r1, [pc, #344]	; (800f3d4 <tcp_input+0x2a8>)
 800f27a:	484e      	ldr	r0, [pc, #312]	; (800f3b4 <tcp_input+0x288>)
 800f27c:	f009 f99c 	bl	80185b8 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800f280:	4b4d      	ldr	r3, [pc, #308]	; (800f3b8 <tcp_input+0x28c>)
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	881b      	ldrh	r3, [r3, #0]
 800f286:	b29b      	uxth	r3, r3
 800f288:	4a4b      	ldr	r2, [pc, #300]	; (800f3b8 <tcp_input+0x28c>)
 800f28a:	6814      	ldr	r4, [r2, #0]
 800f28c:	4618      	mov	r0, r3
 800f28e:	f7fc fe79 	bl	800bf84 <lwip_htons>
 800f292:	4603      	mov	r3, r0
 800f294:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800f296:	4b48      	ldr	r3, [pc, #288]	; (800f3b8 <tcp_input+0x28c>)
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	885b      	ldrh	r3, [r3, #2]
 800f29c:	b29b      	uxth	r3, r3
 800f29e:	4a46      	ldr	r2, [pc, #280]	; (800f3b8 <tcp_input+0x28c>)
 800f2a0:	6814      	ldr	r4, [r2, #0]
 800f2a2:	4618      	mov	r0, r3
 800f2a4:	f7fc fe6e 	bl	800bf84 <lwip_htons>
 800f2a8:	4603      	mov	r3, r0
 800f2aa:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800f2ac:	4b42      	ldr	r3, [pc, #264]	; (800f3b8 <tcp_input+0x28c>)
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	685b      	ldr	r3, [r3, #4]
 800f2b2:	4a41      	ldr	r2, [pc, #260]	; (800f3b8 <tcp_input+0x28c>)
 800f2b4:	6814      	ldr	r4, [r2, #0]
 800f2b6:	4618      	mov	r0, r3
 800f2b8:	f7fc fe79 	bl	800bfae <lwip_htonl>
 800f2bc:	4603      	mov	r3, r0
 800f2be:	6063      	str	r3, [r4, #4]
 800f2c0:	6863      	ldr	r3, [r4, #4]
 800f2c2:	4a45      	ldr	r2, [pc, #276]	; (800f3d8 <tcp_input+0x2ac>)
 800f2c4:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800f2c6:	4b3c      	ldr	r3, [pc, #240]	; (800f3b8 <tcp_input+0x28c>)
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	689b      	ldr	r3, [r3, #8]
 800f2cc:	4a3a      	ldr	r2, [pc, #232]	; (800f3b8 <tcp_input+0x28c>)
 800f2ce:	6814      	ldr	r4, [r2, #0]
 800f2d0:	4618      	mov	r0, r3
 800f2d2:	f7fc fe6c 	bl	800bfae <lwip_htonl>
 800f2d6:	4603      	mov	r3, r0
 800f2d8:	60a3      	str	r3, [r4, #8]
 800f2da:	68a3      	ldr	r3, [r4, #8]
 800f2dc:	4a3f      	ldr	r2, [pc, #252]	; (800f3dc <tcp_input+0x2b0>)
 800f2de:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800f2e0:	4b35      	ldr	r3, [pc, #212]	; (800f3b8 <tcp_input+0x28c>)
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	89db      	ldrh	r3, [r3, #14]
 800f2e6:	b29b      	uxth	r3, r3
 800f2e8:	4a33      	ldr	r2, [pc, #204]	; (800f3b8 <tcp_input+0x28c>)
 800f2ea:	6814      	ldr	r4, [r2, #0]
 800f2ec:	4618      	mov	r0, r3
 800f2ee:	f7fc fe49 	bl	800bf84 <lwip_htons>
 800f2f2:	4603      	mov	r3, r0
 800f2f4:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800f2f6:	4b30      	ldr	r3, [pc, #192]	; (800f3b8 <tcp_input+0x28c>)
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	899b      	ldrh	r3, [r3, #12]
 800f2fc:	b29b      	uxth	r3, r3
 800f2fe:	4618      	mov	r0, r3
 800f300:	f7fc fe40 	bl	800bf84 <lwip_htons>
 800f304:	4603      	mov	r3, r0
 800f306:	b2db      	uxtb	r3, r3
 800f308:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f30c:	b2da      	uxtb	r2, r3
 800f30e:	4b34      	ldr	r3, [pc, #208]	; (800f3e0 <tcp_input+0x2b4>)
 800f310:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	891a      	ldrh	r2, [r3, #8]
 800f316:	4b33      	ldr	r3, [pc, #204]	; (800f3e4 <tcp_input+0x2b8>)
 800f318:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800f31a:	4b31      	ldr	r3, [pc, #196]	; (800f3e0 <tcp_input+0x2b4>)
 800f31c:	781b      	ldrb	r3, [r3, #0]
 800f31e:	f003 0303 	and.w	r3, r3, #3
 800f322:	2b00      	cmp	r3, #0
 800f324:	d00c      	beq.n	800f340 <tcp_input+0x214>
    tcplen++;
 800f326:	4b2f      	ldr	r3, [pc, #188]	; (800f3e4 <tcp_input+0x2b8>)
 800f328:	881b      	ldrh	r3, [r3, #0]
 800f32a:	3301      	adds	r3, #1
 800f32c:	b29a      	uxth	r2, r3
 800f32e:	4b2d      	ldr	r3, [pc, #180]	; (800f3e4 <tcp_input+0x2b8>)
 800f330:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	891a      	ldrh	r2, [r3, #8]
 800f336:	4b2b      	ldr	r3, [pc, #172]	; (800f3e4 <tcp_input+0x2b8>)
 800f338:	881b      	ldrh	r3, [r3, #0]
 800f33a:	429a      	cmp	r2, r3
 800f33c:	f200 82d9 	bhi.w	800f8f2 <tcp_input+0x7c6>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800f340:	2300      	movs	r3, #0
 800f342:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f344:	4b28      	ldr	r3, [pc, #160]	; (800f3e8 <tcp_input+0x2bc>)
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	61fb      	str	r3, [r7, #28]
 800f34a:	e09d      	b.n	800f488 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800f34c:	69fb      	ldr	r3, [r7, #28]
 800f34e:	7d1b      	ldrb	r3, [r3, #20]
 800f350:	2b00      	cmp	r3, #0
 800f352:	d105      	bne.n	800f360 <tcp_input+0x234>
 800f354:	4b15      	ldr	r3, [pc, #84]	; (800f3ac <tcp_input+0x280>)
 800f356:	22fb      	movs	r2, #251	; 0xfb
 800f358:	4924      	ldr	r1, [pc, #144]	; (800f3ec <tcp_input+0x2c0>)
 800f35a:	4816      	ldr	r0, [pc, #88]	; (800f3b4 <tcp_input+0x288>)
 800f35c:	f009 f92c 	bl	80185b8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800f360:	69fb      	ldr	r3, [r7, #28]
 800f362:	7d1b      	ldrb	r3, [r3, #20]
 800f364:	2b0a      	cmp	r3, #10
 800f366:	d105      	bne.n	800f374 <tcp_input+0x248>
 800f368:	4b10      	ldr	r3, [pc, #64]	; (800f3ac <tcp_input+0x280>)
 800f36a:	22fc      	movs	r2, #252	; 0xfc
 800f36c:	4920      	ldr	r1, [pc, #128]	; (800f3f0 <tcp_input+0x2c4>)
 800f36e:	4811      	ldr	r0, [pc, #68]	; (800f3b4 <tcp_input+0x288>)
 800f370:	f009 f922 	bl	80185b8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800f374:	69fb      	ldr	r3, [r7, #28]
 800f376:	7d1b      	ldrb	r3, [r3, #20]
 800f378:	2b01      	cmp	r3, #1
 800f37a:	d105      	bne.n	800f388 <tcp_input+0x25c>
 800f37c:	4b0b      	ldr	r3, [pc, #44]	; (800f3ac <tcp_input+0x280>)
 800f37e:	22fd      	movs	r2, #253	; 0xfd
 800f380:	491c      	ldr	r1, [pc, #112]	; (800f3f4 <tcp_input+0x2c8>)
 800f382:	480c      	ldr	r0, [pc, #48]	; (800f3b4 <tcp_input+0x288>)
 800f384:	f009 f918 	bl	80185b8 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f388:	69fb      	ldr	r3, [r7, #28]
 800f38a:	7a1b      	ldrb	r3, [r3, #8]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d033      	beq.n	800f3f8 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f390:	69fb      	ldr	r3, [r7, #28]
 800f392:	7a1a      	ldrb	r2, [r3, #8]
 800f394:	4b09      	ldr	r3, [pc, #36]	; (800f3bc <tcp_input+0x290>)
 800f396:	685b      	ldr	r3, [r3, #4]
 800f398:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f39c:	3301      	adds	r3, #1
 800f39e:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f3a0:	429a      	cmp	r2, r3
 800f3a2:	d029      	beq.n	800f3f8 <tcp_input+0x2cc>
      prev = pcb;
 800f3a4:	69fb      	ldr	r3, [r7, #28]
 800f3a6:	61bb      	str	r3, [r7, #24]
      continue;
 800f3a8:	e06b      	b.n	800f482 <tcp_input+0x356>
 800f3aa:	bf00      	nop
 800f3ac:	0801ecc4 	.word	0x0801ecc4
 800f3b0:	0801ecf8 	.word	0x0801ecf8
 800f3b4:	0801ed10 	.word	0x0801ed10
 800f3b8:	200004a8 	.word	0x200004a8
 800f3bc:	20003da4 	.word	0x20003da4
 800f3c0:	200004ac 	.word	0x200004ac
 800f3c4:	200004b0 	.word	0x200004b0
 800f3c8:	200004ae 	.word	0x200004ae
 800f3cc:	0801ed38 	.word	0x0801ed38
 800f3d0:	0801ed48 	.word	0x0801ed48
 800f3d4:	0801ed54 	.word	0x0801ed54
 800f3d8:	200004b8 	.word	0x200004b8
 800f3dc:	200004bc 	.word	0x200004bc
 800f3e0:	200004c4 	.word	0x200004c4
 800f3e4:	200004c2 	.word	0x200004c2
 800f3e8:	20006ec8 	.word	0x20006ec8
 800f3ec:	0801ed74 	.word	0x0801ed74
 800f3f0:	0801ed9c 	.word	0x0801ed9c
 800f3f4:	0801edc8 	.word	0x0801edc8
    }

    if (pcb->remote_port == tcphdr->src &&
 800f3f8:	69fb      	ldr	r3, [r7, #28]
 800f3fa:	8b1a      	ldrh	r2, [r3, #24]
 800f3fc:	4b94      	ldr	r3, [pc, #592]	; (800f650 <tcp_input+0x524>)
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	881b      	ldrh	r3, [r3, #0]
 800f402:	b29b      	uxth	r3, r3
 800f404:	429a      	cmp	r2, r3
 800f406:	d13a      	bne.n	800f47e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800f408:	69fb      	ldr	r3, [r7, #28]
 800f40a:	8ada      	ldrh	r2, [r3, #22]
 800f40c:	4b90      	ldr	r3, [pc, #576]	; (800f650 <tcp_input+0x524>)
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	885b      	ldrh	r3, [r3, #2]
 800f412:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800f414:	429a      	cmp	r2, r3
 800f416:	d132      	bne.n	800f47e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f418:	69fb      	ldr	r3, [r7, #28]
 800f41a:	685a      	ldr	r2, [r3, #4]
 800f41c:	4b8d      	ldr	r3, [pc, #564]	; (800f654 <tcp_input+0x528>)
 800f41e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800f420:	429a      	cmp	r2, r3
 800f422:	d12c      	bne.n	800f47e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f424:	69fb      	ldr	r3, [r7, #28]
 800f426:	681a      	ldr	r2, [r3, #0]
 800f428:	4b8a      	ldr	r3, [pc, #552]	; (800f654 <tcp_input+0x528>)
 800f42a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f42c:	429a      	cmp	r2, r3
 800f42e:	d126      	bne.n	800f47e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800f430:	69fb      	ldr	r3, [r7, #28]
 800f432:	68db      	ldr	r3, [r3, #12]
 800f434:	69fa      	ldr	r2, [r7, #28]
 800f436:	429a      	cmp	r2, r3
 800f438:	d106      	bne.n	800f448 <tcp_input+0x31c>
 800f43a:	4b87      	ldr	r3, [pc, #540]	; (800f658 <tcp_input+0x52c>)
 800f43c:	f240 120d 	movw	r2, #269	; 0x10d
 800f440:	4986      	ldr	r1, [pc, #536]	; (800f65c <tcp_input+0x530>)
 800f442:	4887      	ldr	r0, [pc, #540]	; (800f660 <tcp_input+0x534>)
 800f444:	f009 f8b8 	bl	80185b8 <iprintf>
      if (prev != NULL) {
 800f448:	69bb      	ldr	r3, [r7, #24]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d00a      	beq.n	800f464 <tcp_input+0x338>
        prev->next = pcb->next;
 800f44e:	69fb      	ldr	r3, [r7, #28]
 800f450:	68da      	ldr	r2, [r3, #12]
 800f452:	69bb      	ldr	r3, [r7, #24]
 800f454:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800f456:	4b83      	ldr	r3, [pc, #524]	; (800f664 <tcp_input+0x538>)
 800f458:	681a      	ldr	r2, [r3, #0]
 800f45a:	69fb      	ldr	r3, [r7, #28]
 800f45c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800f45e:	4a81      	ldr	r2, [pc, #516]	; (800f664 <tcp_input+0x538>)
 800f460:	69fb      	ldr	r3, [r7, #28]
 800f462:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800f464:	69fb      	ldr	r3, [r7, #28]
 800f466:	68db      	ldr	r3, [r3, #12]
 800f468:	69fa      	ldr	r2, [r7, #28]
 800f46a:	429a      	cmp	r2, r3
 800f46c:	d111      	bne.n	800f492 <tcp_input+0x366>
 800f46e:	4b7a      	ldr	r3, [pc, #488]	; (800f658 <tcp_input+0x52c>)
 800f470:	f240 1215 	movw	r2, #277	; 0x115
 800f474:	497c      	ldr	r1, [pc, #496]	; (800f668 <tcp_input+0x53c>)
 800f476:	487a      	ldr	r0, [pc, #488]	; (800f660 <tcp_input+0x534>)
 800f478:	f009 f89e 	bl	80185b8 <iprintf>
      break;
 800f47c:	e009      	b.n	800f492 <tcp_input+0x366>
    }
    prev = pcb;
 800f47e:	69fb      	ldr	r3, [r7, #28]
 800f480:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f482:	69fb      	ldr	r3, [r7, #28]
 800f484:	68db      	ldr	r3, [r3, #12]
 800f486:	61fb      	str	r3, [r7, #28]
 800f488:	69fb      	ldr	r3, [r7, #28]
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	f47f af5e 	bne.w	800f34c <tcp_input+0x220>
 800f490:	e000      	b.n	800f494 <tcp_input+0x368>
      break;
 800f492:	bf00      	nop
  }

  if (pcb == NULL) {
 800f494:	69fb      	ldr	r3, [r7, #28]
 800f496:	2b00      	cmp	r3, #0
 800f498:	f040 8095 	bne.w	800f5c6 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f49c:	4b73      	ldr	r3, [pc, #460]	; (800f66c <tcp_input+0x540>)
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	61fb      	str	r3, [r7, #28]
 800f4a2:	e03f      	b.n	800f524 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f4a4:	69fb      	ldr	r3, [r7, #28]
 800f4a6:	7d1b      	ldrb	r3, [r3, #20]
 800f4a8:	2b0a      	cmp	r3, #10
 800f4aa:	d006      	beq.n	800f4ba <tcp_input+0x38e>
 800f4ac:	4b6a      	ldr	r3, [pc, #424]	; (800f658 <tcp_input+0x52c>)
 800f4ae:	f240 121f 	movw	r2, #287	; 0x11f
 800f4b2:	496f      	ldr	r1, [pc, #444]	; (800f670 <tcp_input+0x544>)
 800f4b4:	486a      	ldr	r0, [pc, #424]	; (800f660 <tcp_input+0x534>)
 800f4b6:	f009 f87f 	bl	80185b8 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f4ba:	69fb      	ldr	r3, [r7, #28]
 800f4bc:	7a1b      	ldrb	r3, [r3, #8]
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d009      	beq.n	800f4d6 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f4c2:	69fb      	ldr	r3, [r7, #28]
 800f4c4:	7a1a      	ldrb	r2, [r3, #8]
 800f4c6:	4b63      	ldr	r3, [pc, #396]	; (800f654 <tcp_input+0x528>)
 800f4c8:	685b      	ldr	r3, [r3, #4]
 800f4ca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f4ce:	3301      	adds	r3, #1
 800f4d0:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f4d2:	429a      	cmp	r2, r3
 800f4d4:	d122      	bne.n	800f51c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800f4d6:	69fb      	ldr	r3, [r7, #28]
 800f4d8:	8b1a      	ldrh	r2, [r3, #24]
 800f4da:	4b5d      	ldr	r3, [pc, #372]	; (800f650 <tcp_input+0x524>)
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	881b      	ldrh	r3, [r3, #0]
 800f4e0:	b29b      	uxth	r3, r3
 800f4e2:	429a      	cmp	r2, r3
 800f4e4:	d11b      	bne.n	800f51e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800f4e6:	69fb      	ldr	r3, [r7, #28]
 800f4e8:	8ada      	ldrh	r2, [r3, #22]
 800f4ea:	4b59      	ldr	r3, [pc, #356]	; (800f650 <tcp_input+0x524>)
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	885b      	ldrh	r3, [r3, #2]
 800f4f0:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800f4f2:	429a      	cmp	r2, r3
 800f4f4:	d113      	bne.n	800f51e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f4f6:	69fb      	ldr	r3, [r7, #28]
 800f4f8:	685a      	ldr	r2, [r3, #4]
 800f4fa:	4b56      	ldr	r3, [pc, #344]	; (800f654 <tcp_input+0x528>)
 800f4fc:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800f4fe:	429a      	cmp	r2, r3
 800f500:	d10d      	bne.n	800f51e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f502:	69fb      	ldr	r3, [r7, #28]
 800f504:	681a      	ldr	r2, [r3, #0]
 800f506:	4b53      	ldr	r3, [pc, #332]	; (800f654 <tcp_input+0x528>)
 800f508:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f50a:	429a      	cmp	r2, r3
 800f50c:	d107      	bne.n	800f51e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800f50e:	69f8      	ldr	r0, [r7, #28]
 800f510:	f000 fb54 	bl	800fbbc <tcp_timewait_input>
        }
        pbuf_free(p);
 800f514:	6878      	ldr	r0, [r7, #4]
 800f516:	f7fd ffd1 	bl	800d4bc <pbuf_free>
        return;
 800f51a:	e1f0      	b.n	800f8fe <tcp_input+0x7d2>
        continue;
 800f51c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f51e:	69fb      	ldr	r3, [r7, #28]
 800f520:	68db      	ldr	r3, [r3, #12]
 800f522:	61fb      	str	r3, [r7, #28]
 800f524:	69fb      	ldr	r3, [r7, #28]
 800f526:	2b00      	cmp	r3, #0
 800f528:	d1bc      	bne.n	800f4a4 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800f52a:	2300      	movs	r3, #0
 800f52c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f52e:	4b51      	ldr	r3, [pc, #324]	; (800f674 <tcp_input+0x548>)
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	617b      	str	r3, [r7, #20]
 800f534:	e02a      	b.n	800f58c <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f536:	697b      	ldr	r3, [r7, #20]
 800f538:	7a1b      	ldrb	r3, [r3, #8]
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d00c      	beq.n	800f558 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f53e:	697b      	ldr	r3, [r7, #20]
 800f540:	7a1a      	ldrb	r2, [r3, #8]
 800f542:	4b44      	ldr	r3, [pc, #272]	; (800f654 <tcp_input+0x528>)
 800f544:	685b      	ldr	r3, [r3, #4]
 800f546:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f54a:	3301      	adds	r3, #1
 800f54c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f54e:	429a      	cmp	r2, r3
 800f550:	d002      	beq.n	800f558 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800f552:	697b      	ldr	r3, [r7, #20]
 800f554:	61bb      	str	r3, [r7, #24]
        continue;
 800f556:	e016      	b.n	800f586 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800f558:	697b      	ldr	r3, [r7, #20]
 800f55a:	8ada      	ldrh	r2, [r3, #22]
 800f55c:	4b3c      	ldr	r3, [pc, #240]	; (800f650 <tcp_input+0x524>)
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	885b      	ldrh	r3, [r3, #2]
 800f562:	b29b      	uxth	r3, r3
 800f564:	429a      	cmp	r2, r3
 800f566:	d10c      	bne.n	800f582 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800f568:	697b      	ldr	r3, [r7, #20]
 800f56a:	681a      	ldr	r2, [r3, #0]
 800f56c:	4b39      	ldr	r3, [pc, #228]	; (800f654 <tcp_input+0x528>)
 800f56e:	695b      	ldr	r3, [r3, #20]
 800f570:	429a      	cmp	r2, r3
 800f572:	d00f      	beq.n	800f594 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800f574:	697b      	ldr	r3, [r7, #20]
 800f576:	2b00      	cmp	r3, #0
 800f578:	d00d      	beq.n	800f596 <tcp_input+0x46a>
 800f57a:	697b      	ldr	r3, [r7, #20]
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	2b00      	cmp	r3, #0
 800f580:	d009      	beq.n	800f596 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800f582:	697b      	ldr	r3, [r7, #20]
 800f584:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f586:	697b      	ldr	r3, [r7, #20]
 800f588:	68db      	ldr	r3, [r3, #12]
 800f58a:	617b      	str	r3, [r7, #20]
 800f58c:	697b      	ldr	r3, [r7, #20]
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d1d1      	bne.n	800f536 <tcp_input+0x40a>
 800f592:	e000      	b.n	800f596 <tcp_input+0x46a>
            break;
 800f594:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800f596:	697b      	ldr	r3, [r7, #20]
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d014      	beq.n	800f5c6 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800f59c:	69bb      	ldr	r3, [r7, #24]
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d00a      	beq.n	800f5b8 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800f5a2:	697b      	ldr	r3, [r7, #20]
 800f5a4:	68da      	ldr	r2, [r3, #12]
 800f5a6:	69bb      	ldr	r3, [r7, #24]
 800f5a8:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800f5aa:	4b32      	ldr	r3, [pc, #200]	; (800f674 <tcp_input+0x548>)
 800f5ac:	681a      	ldr	r2, [r3, #0]
 800f5ae:	697b      	ldr	r3, [r7, #20]
 800f5b0:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800f5b2:	4a30      	ldr	r2, [pc, #192]	; (800f674 <tcp_input+0x548>)
 800f5b4:	697b      	ldr	r3, [r7, #20]
 800f5b6:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800f5b8:	6978      	ldr	r0, [r7, #20]
 800f5ba:	f000 fa01 	bl	800f9c0 <tcp_listen_input>
      }
      pbuf_free(p);
 800f5be:	6878      	ldr	r0, [r7, #4]
 800f5c0:	f7fd ff7c 	bl	800d4bc <pbuf_free>
      return;
 800f5c4:	e19b      	b.n	800f8fe <tcp_input+0x7d2>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800f5c6:	69fb      	ldr	r3, [r7, #28]
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	f000 8160 	beq.w	800f88e <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800f5ce:	4b2a      	ldr	r3, [pc, #168]	; (800f678 <tcp_input+0x54c>)
 800f5d0:	2200      	movs	r2, #0
 800f5d2:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	891a      	ldrh	r2, [r3, #8]
 800f5d8:	4b27      	ldr	r3, [pc, #156]	; (800f678 <tcp_input+0x54c>)
 800f5da:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800f5dc:	4a26      	ldr	r2, [pc, #152]	; (800f678 <tcp_input+0x54c>)
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800f5e2:	4b1b      	ldr	r3, [pc, #108]	; (800f650 <tcp_input+0x524>)
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	4a24      	ldr	r2, [pc, #144]	; (800f678 <tcp_input+0x54c>)
 800f5e8:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800f5ea:	4b24      	ldr	r3, [pc, #144]	; (800f67c <tcp_input+0x550>)
 800f5ec:	2200      	movs	r2, #0
 800f5ee:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800f5f0:	4b23      	ldr	r3, [pc, #140]	; (800f680 <tcp_input+0x554>)
 800f5f2:	2200      	movs	r2, #0
 800f5f4:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800f5f6:	4b23      	ldr	r3, [pc, #140]	; (800f684 <tcp_input+0x558>)
 800f5f8:	2200      	movs	r2, #0
 800f5fa:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800f5fc:	4b22      	ldr	r3, [pc, #136]	; (800f688 <tcp_input+0x55c>)
 800f5fe:	781b      	ldrb	r3, [r3, #0]
 800f600:	f003 0308 	and.w	r3, r3, #8
 800f604:	2b00      	cmp	r3, #0
 800f606:	d006      	beq.n	800f616 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	7b5b      	ldrb	r3, [r3, #13]
 800f60c:	f043 0301 	orr.w	r3, r3, #1
 800f610:	b2da      	uxtb	r2, r3
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800f616:	69fb      	ldr	r3, [r7, #28]
 800f618:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d038      	beq.n	800f690 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f61e:	69f8      	ldr	r0, [r7, #28]
 800f620:	f7ff f93e 	bl	800e8a0 <tcp_process_refused_data>
 800f624:	4603      	mov	r3, r0
 800f626:	f113 0f0d 	cmn.w	r3, #13
 800f62a:	d007      	beq.n	800f63c <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f62c:	69fb      	ldr	r3, [r7, #28]
 800f62e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f630:	2b00      	cmp	r3, #0
 800f632:	d02d      	beq.n	800f690 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f634:	4b15      	ldr	r3, [pc, #84]	; (800f68c <tcp_input+0x560>)
 800f636:	881b      	ldrh	r3, [r3, #0]
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d029      	beq.n	800f690 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800f63c:	69fb      	ldr	r3, [r7, #28]
 800f63e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f640:	2b00      	cmp	r3, #0
 800f642:	f040 8104 	bne.w	800f84e <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800f646:	69f8      	ldr	r0, [r7, #28]
 800f648:	f003 f9bc 	bl	80129c4 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800f64c:	e0ff      	b.n	800f84e <tcp_input+0x722>
 800f64e:	bf00      	nop
 800f650:	200004a8 	.word	0x200004a8
 800f654:	20003da4 	.word	0x20003da4
 800f658:	0801ecc4 	.word	0x0801ecc4
 800f65c:	0801edf0 	.word	0x0801edf0
 800f660:	0801ed10 	.word	0x0801ed10
 800f664:	20006ec8 	.word	0x20006ec8
 800f668:	0801ee1c 	.word	0x0801ee1c
 800f66c:	20006ed8 	.word	0x20006ed8
 800f670:	0801ee48 	.word	0x0801ee48
 800f674:	20006ed0 	.word	0x20006ed0
 800f678:	20000498 	.word	0x20000498
 800f67c:	200004c8 	.word	0x200004c8
 800f680:	200004c5 	.word	0x200004c5
 800f684:	200004c0 	.word	0x200004c0
 800f688:	200004c4 	.word	0x200004c4
 800f68c:	200004c2 	.word	0x200004c2
      }
    }
    tcp_input_pcb = pcb;
 800f690:	4a9c      	ldr	r2, [pc, #624]	; (800f904 <tcp_input+0x7d8>)
 800f692:	69fb      	ldr	r3, [r7, #28]
 800f694:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800f696:	69f8      	ldr	r0, [r7, #28]
 800f698:	f000 fb0a 	bl	800fcb0 <tcp_process>
 800f69c:	4603      	mov	r3, r0
 800f69e:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800f6a0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f6a4:	f113 0f0d 	cmn.w	r3, #13
 800f6a8:	f000 80d3 	beq.w	800f852 <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 800f6ac:	4b96      	ldr	r3, [pc, #600]	; (800f908 <tcp_input+0x7dc>)
 800f6ae:	781b      	ldrb	r3, [r3, #0]
 800f6b0:	f003 0308 	and.w	r3, r3, #8
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d015      	beq.n	800f6e4 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800f6b8:	69fb      	ldr	r3, [r7, #28]
 800f6ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	d008      	beq.n	800f6d4 <tcp_input+0x5a8>
 800f6c2:	69fb      	ldr	r3, [r7, #28]
 800f6c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f6c8:	69fa      	ldr	r2, [r7, #28]
 800f6ca:	6912      	ldr	r2, [r2, #16]
 800f6cc:	f06f 010d 	mvn.w	r1, #13
 800f6d0:	4610      	mov	r0, r2
 800f6d2:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800f6d4:	69f9      	ldr	r1, [r7, #28]
 800f6d6:	488d      	ldr	r0, [pc, #564]	; (800f90c <tcp_input+0x7e0>)
 800f6d8:	f7ff fbb0 	bl	800ee3c <tcp_pcb_remove>
        tcp_free(pcb);
 800f6dc:	69f8      	ldr	r0, [r7, #28]
 800f6de:	f7fe f99d 	bl	800da1c <tcp_free>
 800f6e2:	e0c1      	b.n	800f868 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 800f6e4:	2300      	movs	r3, #0
 800f6e6:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800f6e8:	4b89      	ldr	r3, [pc, #548]	; (800f910 <tcp_input+0x7e4>)
 800f6ea:	881b      	ldrh	r3, [r3, #0]
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d01d      	beq.n	800f72c <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800f6f0:	4b87      	ldr	r3, [pc, #540]	; (800f910 <tcp_input+0x7e4>)
 800f6f2:	881b      	ldrh	r3, [r3, #0]
 800f6f4:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800f6f6:	69fb      	ldr	r3, [r7, #28]
 800f6f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d00a      	beq.n	800f716 <tcp_input+0x5ea>
 800f700:	69fb      	ldr	r3, [r7, #28]
 800f702:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f706:	69fa      	ldr	r2, [r7, #28]
 800f708:	6910      	ldr	r0, [r2, #16]
 800f70a:	89fa      	ldrh	r2, [r7, #14]
 800f70c:	69f9      	ldr	r1, [r7, #28]
 800f70e:	4798      	blx	r3
 800f710:	4603      	mov	r3, r0
 800f712:	74fb      	strb	r3, [r7, #19]
 800f714:	e001      	b.n	800f71a <tcp_input+0x5ee>
 800f716:	2300      	movs	r3, #0
 800f718:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800f71a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f71e:	f113 0f0d 	cmn.w	r3, #13
 800f722:	f000 8098 	beq.w	800f856 <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 800f726:	4b7a      	ldr	r3, [pc, #488]	; (800f910 <tcp_input+0x7e4>)
 800f728:	2200      	movs	r2, #0
 800f72a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800f72c:	69f8      	ldr	r0, [r7, #28]
 800f72e:	f000 f907 	bl	800f940 <tcp_input_delayed_close>
 800f732:	4603      	mov	r3, r0
 800f734:	2b00      	cmp	r3, #0
 800f736:	f040 8090 	bne.w	800f85a <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800f73a:	4b76      	ldr	r3, [pc, #472]	; (800f914 <tcp_input+0x7e8>)
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d041      	beq.n	800f7c6 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800f742:	69fb      	ldr	r3, [r7, #28]
 800f744:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f746:	2b00      	cmp	r3, #0
 800f748:	d006      	beq.n	800f758 <tcp_input+0x62c>
 800f74a:	4b73      	ldr	r3, [pc, #460]	; (800f918 <tcp_input+0x7ec>)
 800f74c:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800f750:	4972      	ldr	r1, [pc, #456]	; (800f91c <tcp_input+0x7f0>)
 800f752:	4873      	ldr	r0, [pc, #460]	; (800f920 <tcp_input+0x7f4>)
 800f754:	f008 ff30 	bl	80185b8 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800f758:	69fb      	ldr	r3, [r7, #28]
 800f75a:	8b5b      	ldrh	r3, [r3, #26]
 800f75c:	f003 0310 	and.w	r3, r3, #16
 800f760:	2b00      	cmp	r3, #0
 800f762:	d008      	beq.n	800f776 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800f764:	4b6b      	ldr	r3, [pc, #428]	; (800f914 <tcp_input+0x7e8>)
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	4618      	mov	r0, r3
 800f76a:	f7fd fea7 	bl	800d4bc <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800f76e:	69f8      	ldr	r0, [r7, #28]
 800f770:	f7fe fc3c 	bl	800dfec <tcp_abort>
            goto aborted;
 800f774:	e078      	b.n	800f868 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800f776:	69fb      	ldr	r3, [r7, #28]
 800f778:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d00c      	beq.n	800f79a <tcp_input+0x66e>
 800f780:	69fb      	ldr	r3, [r7, #28]
 800f782:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800f786:	69fb      	ldr	r3, [r7, #28]
 800f788:	6918      	ldr	r0, [r3, #16]
 800f78a:	4b62      	ldr	r3, [pc, #392]	; (800f914 <tcp_input+0x7e8>)
 800f78c:	681a      	ldr	r2, [r3, #0]
 800f78e:	2300      	movs	r3, #0
 800f790:	69f9      	ldr	r1, [r7, #28]
 800f792:	47a0      	blx	r4
 800f794:	4603      	mov	r3, r0
 800f796:	74fb      	strb	r3, [r7, #19]
 800f798:	e008      	b.n	800f7ac <tcp_input+0x680>
 800f79a:	4b5e      	ldr	r3, [pc, #376]	; (800f914 <tcp_input+0x7e8>)
 800f79c:	681a      	ldr	r2, [r3, #0]
 800f79e:	2300      	movs	r3, #0
 800f7a0:	69f9      	ldr	r1, [r7, #28]
 800f7a2:	2000      	movs	r0, #0
 800f7a4:	f7ff f952 	bl	800ea4c <tcp_recv_null>
 800f7a8:	4603      	mov	r3, r0
 800f7aa:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800f7ac:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f7b0:	f113 0f0d 	cmn.w	r3, #13
 800f7b4:	d053      	beq.n	800f85e <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800f7b6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d003      	beq.n	800f7c6 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800f7be:	4b55      	ldr	r3, [pc, #340]	; (800f914 <tcp_input+0x7e8>)
 800f7c0:	681a      	ldr	r2, [r3, #0]
 800f7c2:	69fb      	ldr	r3, [r7, #28]
 800f7c4:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800f7c6:	4b50      	ldr	r3, [pc, #320]	; (800f908 <tcp_input+0x7dc>)
 800f7c8:	781b      	ldrb	r3, [r3, #0]
 800f7ca:	f003 0320 	and.w	r3, r3, #32
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d030      	beq.n	800f834 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 800f7d2:	69fb      	ldr	r3, [r7, #28]
 800f7d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d009      	beq.n	800f7ee <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800f7da:	69fb      	ldr	r3, [r7, #28]
 800f7dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f7de:	7b5a      	ldrb	r2, [r3, #13]
 800f7e0:	69fb      	ldr	r3, [r7, #28]
 800f7e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f7e4:	f042 0220 	orr.w	r2, r2, #32
 800f7e8:	b2d2      	uxtb	r2, r2
 800f7ea:	735a      	strb	r2, [r3, #13]
 800f7ec:	e022      	b.n	800f834 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800f7ee:	69fb      	ldr	r3, [r7, #28]
 800f7f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f7f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f7f6:	d005      	beq.n	800f804 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 800f7f8:	69fb      	ldr	r3, [r7, #28]
 800f7fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f7fc:	3301      	adds	r3, #1
 800f7fe:	b29a      	uxth	r2, r3
 800f800:	69fb      	ldr	r3, [r7, #28]
 800f802:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800f804:	69fb      	ldr	r3, [r7, #28]
 800f806:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d00b      	beq.n	800f826 <tcp_input+0x6fa>
 800f80e:	69fb      	ldr	r3, [r7, #28]
 800f810:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800f814:	69fb      	ldr	r3, [r7, #28]
 800f816:	6918      	ldr	r0, [r3, #16]
 800f818:	2300      	movs	r3, #0
 800f81a:	2200      	movs	r2, #0
 800f81c:	69f9      	ldr	r1, [r7, #28]
 800f81e:	47a0      	blx	r4
 800f820:	4603      	mov	r3, r0
 800f822:	74fb      	strb	r3, [r7, #19]
 800f824:	e001      	b.n	800f82a <tcp_input+0x6fe>
 800f826:	2300      	movs	r3, #0
 800f828:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800f82a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f82e:	f113 0f0d 	cmn.w	r3, #13
 800f832:	d016      	beq.n	800f862 <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800f834:	4b33      	ldr	r3, [pc, #204]	; (800f904 <tcp_input+0x7d8>)
 800f836:	2200      	movs	r2, #0
 800f838:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800f83a:	69f8      	ldr	r0, [r7, #28]
 800f83c:	f000 f880 	bl	800f940 <tcp_input_delayed_close>
 800f840:	4603      	mov	r3, r0
 800f842:	2b00      	cmp	r3, #0
 800f844:	d10f      	bne.n	800f866 <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800f846:	69f8      	ldr	r0, [r7, #28]
 800f848:	f002 fab8 	bl	8011dbc <tcp_output>
 800f84c:	e00c      	b.n	800f868 <tcp_input+0x73c>
        goto aborted;
 800f84e:	bf00      	nop
 800f850:	e00a      	b.n	800f868 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800f852:	bf00      	nop
 800f854:	e008      	b.n	800f868 <tcp_input+0x73c>
              goto aborted;
 800f856:	bf00      	nop
 800f858:	e006      	b.n	800f868 <tcp_input+0x73c>
          goto aborted;
 800f85a:	bf00      	nop
 800f85c:	e004      	b.n	800f868 <tcp_input+0x73c>
            goto aborted;
 800f85e:	bf00      	nop
 800f860:	e002      	b.n	800f868 <tcp_input+0x73c>
              goto aborted;
 800f862:	bf00      	nop
 800f864:	e000      	b.n	800f868 <tcp_input+0x73c>
          goto aborted;
 800f866:	bf00      	nop
    tcp_input_pcb = NULL;
 800f868:	4b26      	ldr	r3, [pc, #152]	; (800f904 <tcp_input+0x7d8>)
 800f86a:	2200      	movs	r2, #0
 800f86c:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800f86e:	4b29      	ldr	r3, [pc, #164]	; (800f914 <tcp_input+0x7e8>)
 800f870:	2200      	movs	r2, #0
 800f872:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800f874:	4b2b      	ldr	r3, [pc, #172]	; (800f924 <tcp_input+0x7f8>)
 800f876:	685b      	ldr	r3, [r3, #4]
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d03f      	beq.n	800f8fc <tcp_input+0x7d0>
      pbuf_free(inseg.p);
 800f87c:	4b29      	ldr	r3, [pc, #164]	; (800f924 <tcp_input+0x7f8>)
 800f87e:	685b      	ldr	r3, [r3, #4]
 800f880:	4618      	mov	r0, r3
 800f882:	f7fd fe1b 	bl	800d4bc <pbuf_free>
      inseg.p = NULL;
 800f886:	4b27      	ldr	r3, [pc, #156]	; (800f924 <tcp_input+0x7f8>)
 800f888:	2200      	movs	r2, #0
 800f88a:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800f88c:	e036      	b.n	800f8fc <tcp_input+0x7d0>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800f88e:	4b26      	ldr	r3, [pc, #152]	; (800f928 <tcp_input+0x7fc>)
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	899b      	ldrh	r3, [r3, #12]
 800f894:	b29b      	uxth	r3, r3
 800f896:	4618      	mov	r0, r3
 800f898:	f7fc fb74 	bl	800bf84 <lwip_htons>
 800f89c:	4603      	mov	r3, r0
 800f89e:	b2db      	uxtb	r3, r3
 800f8a0:	f003 0304 	and.w	r3, r3, #4
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d118      	bne.n	800f8da <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f8a8:	4b20      	ldr	r3, [pc, #128]	; (800f92c <tcp_input+0x800>)
 800f8aa:	6819      	ldr	r1, [r3, #0]
 800f8ac:	4b20      	ldr	r3, [pc, #128]	; (800f930 <tcp_input+0x804>)
 800f8ae:	881b      	ldrh	r3, [r3, #0]
 800f8b0:	461a      	mov	r2, r3
 800f8b2:	4b20      	ldr	r3, [pc, #128]	; (800f934 <tcp_input+0x808>)
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f8b8:	4b1b      	ldr	r3, [pc, #108]	; (800f928 <tcp_input+0x7fc>)
 800f8ba:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f8bc:	885b      	ldrh	r3, [r3, #2]
 800f8be:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f8c0:	4a19      	ldr	r2, [pc, #100]	; (800f928 <tcp_input+0x7fc>)
 800f8c2:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f8c4:	8812      	ldrh	r2, [r2, #0]
 800f8c6:	b292      	uxth	r2, r2
 800f8c8:	9202      	str	r2, [sp, #8]
 800f8ca:	9301      	str	r3, [sp, #4]
 800f8cc:	4b1a      	ldr	r3, [pc, #104]	; (800f938 <tcp_input+0x80c>)
 800f8ce:	9300      	str	r3, [sp, #0]
 800f8d0:	4b1a      	ldr	r3, [pc, #104]	; (800f93c <tcp_input+0x810>)
 800f8d2:	4602      	mov	r2, r0
 800f8d4:	2000      	movs	r0, #0
 800f8d6:	f003 f825 	bl	8012924 <tcp_rst>
    pbuf_free(p);
 800f8da:	6878      	ldr	r0, [r7, #4]
 800f8dc:	f7fd fdee 	bl	800d4bc <pbuf_free>
  return;
 800f8e0:	e00c      	b.n	800f8fc <tcp_input+0x7d0>
    goto dropped;
 800f8e2:	bf00      	nop
 800f8e4:	e006      	b.n	800f8f4 <tcp_input+0x7c8>
    goto dropped;
 800f8e6:	bf00      	nop
 800f8e8:	e004      	b.n	800f8f4 <tcp_input+0x7c8>
    goto dropped;
 800f8ea:	bf00      	nop
 800f8ec:	e002      	b.n	800f8f4 <tcp_input+0x7c8>
      goto dropped;
 800f8ee:	bf00      	nop
 800f8f0:	e000      	b.n	800f8f4 <tcp_input+0x7c8>
      goto dropped;
 800f8f2:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800f8f4:	6878      	ldr	r0, [r7, #4]
 800f8f6:	f7fd fde1 	bl	800d4bc <pbuf_free>
 800f8fa:	e000      	b.n	800f8fe <tcp_input+0x7d2>
  return;
 800f8fc:	bf00      	nop
}
 800f8fe:	3724      	adds	r7, #36	; 0x24
 800f900:	46bd      	mov	sp, r7
 800f902:	bd90      	pop	{r4, r7, pc}
 800f904:	20006edc 	.word	0x20006edc
 800f908:	200004c5 	.word	0x200004c5
 800f90c:	20006ec8 	.word	0x20006ec8
 800f910:	200004c0 	.word	0x200004c0
 800f914:	200004c8 	.word	0x200004c8
 800f918:	0801ecc4 	.word	0x0801ecc4
 800f91c:	0801ee78 	.word	0x0801ee78
 800f920:	0801ed10 	.word	0x0801ed10
 800f924:	20000498 	.word	0x20000498
 800f928:	200004a8 	.word	0x200004a8
 800f92c:	200004bc 	.word	0x200004bc
 800f930:	200004c2 	.word	0x200004c2
 800f934:	200004b8 	.word	0x200004b8
 800f938:	20003db4 	.word	0x20003db4
 800f93c:	20003db8 	.word	0x20003db8

0800f940 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800f940:	b580      	push	{r7, lr}
 800f942:	b082      	sub	sp, #8
 800f944:	af00      	add	r7, sp, #0
 800f946:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d106      	bne.n	800f95c <tcp_input_delayed_close+0x1c>
 800f94e:	4b17      	ldr	r3, [pc, #92]	; (800f9ac <tcp_input_delayed_close+0x6c>)
 800f950:	f240 225a 	movw	r2, #602	; 0x25a
 800f954:	4916      	ldr	r1, [pc, #88]	; (800f9b0 <tcp_input_delayed_close+0x70>)
 800f956:	4817      	ldr	r0, [pc, #92]	; (800f9b4 <tcp_input_delayed_close+0x74>)
 800f958:	f008 fe2e 	bl	80185b8 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800f95c:	4b16      	ldr	r3, [pc, #88]	; (800f9b8 <tcp_input_delayed_close+0x78>)
 800f95e:	781b      	ldrb	r3, [r3, #0]
 800f960:	f003 0310 	and.w	r3, r3, #16
 800f964:	2b00      	cmp	r3, #0
 800f966:	d01c      	beq.n	800f9a2 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	8b5b      	ldrh	r3, [r3, #26]
 800f96c:	f003 0310 	and.w	r3, r3, #16
 800f970:	2b00      	cmp	r3, #0
 800f972:	d10d      	bne.n	800f990 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d008      	beq.n	800f990 <tcp_input_delayed_close+0x50>
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f984:	687a      	ldr	r2, [r7, #4]
 800f986:	6912      	ldr	r2, [r2, #16]
 800f988:	f06f 010e 	mvn.w	r1, #14
 800f98c:	4610      	mov	r0, r2
 800f98e:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800f990:	6879      	ldr	r1, [r7, #4]
 800f992:	480a      	ldr	r0, [pc, #40]	; (800f9bc <tcp_input_delayed_close+0x7c>)
 800f994:	f7ff fa52 	bl	800ee3c <tcp_pcb_remove>
    tcp_free(pcb);
 800f998:	6878      	ldr	r0, [r7, #4]
 800f99a:	f7fe f83f 	bl	800da1c <tcp_free>
    return 1;
 800f99e:	2301      	movs	r3, #1
 800f9a0:	e000      	b.n	800f9a4 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800f9a2:	2300      	movs	r3, #0
}
 800f9a4:	4618      	mov	r0, r3
 800f9a6:	3708      	adds	r7, #8
 800f9a8:	46bd      	mov	sp, r7
 800f9aa:	bd80      	pop	{r7, pc}
 800f9ac:	0801ecc4 	.word	0x0801ecc4
 800f9b0:	0801ee94 	.word	0x0801ee94
 800f9b4:	0801ed10 	.word	0x0801ed10
 800f9b8:	200004c5 	.word	0x200004c5
 800f9bc:	20006ec8 	.word	0x20006ec8

0800f9c0 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800f9c0:	b590      	push	{r4, r7, lr}
 800f9c2:	b08b      	sub	sp, #44	; 0x2c
 800f9c4:	af04      	add	r7, sp, #16
 800f9c6:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800f9c8:	4b6f      	ldr	r3, [pc, #444]	; (800fb88 <tcp_listen_input+0x1c8>)
 800f9ca:	781b      	ldrb	r3, [r3, #0]
 800f9cc:	f003 0304 	and.w	r3, r3, #4
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	f040 80d2 	bne.w	800fb7a <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d106      	bne.n	800f9ea <tcp_listen_input+0x2a>
 800f9dc:	4b6b      	ldr	r3, [pc, #428]	; (800fb8c <tcp_listen_input+0x1cc>)
 800f9de:	f240 2281 	movw	r2, #641	; 0x281
 800f9e2:	496b      	ldr	r1, [pc, #428]	; (800fb90 <tcp_listen_input+0x1d0>)
 800f9e4:	486b      	ldr	r0, [pc, #428]	; (800fb94 <tcp_listen_input+0x1d4>)
 800f9e6:	f008 fde7 	bl	80185b8 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800f9ea:	4b67      	ldr	r3, [pc, #412]	; (800fb88 <tcp_listen_input+0x1c8>)
 800f9ec:	781b      	ldrb	r3, [r3, #0]
 800f9ee:	f003 0310 	and.w	r3, r3, #16
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d019      	beq.n	800fa2a <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f9f6:	4b68      	ldr	r3, [pc, #416]	; (800fb98 <tcp_listen_input+0x1d8>)
 800f9f8:	6819      	ldr	r1, [r3, #0]
 800f9fa:	4b68      	ldr	r3, [pc, #416]	; (800fb9c <tcp_listen_input+0x1dc>)
 800f9fc:	881b      	ldrh	r3, [r3, #0]
 800f9fe:	461a      	mov	r2, r3
 800fa00:	4b67      	ldr	r3, [pc, #412]	; (800fba0 <tcp_listen_input+0x1e0>)
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fa06:	4b67      	ldr	r3, [pc, #412]	; (800fba4 <tcp_listen_input+0x1e4>)
 800fa08:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fa0a:	885b      	ldrh	r3, [r3, #2]
 800fa0c:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fa0e:	4a65      	ldr	r2, [pc, #404]	; (800fba4 <tcp_listen_input+0x1e4>)
 800fa10:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fa12:	8812      	ldrh	r2, [r2, #0]
 800fa14:	b292      	uxth	r2, r2
 800fa16:	9202      	str	r2, [sp, #8]
 800fa18:	9301      	str	r3, [sp, #4]
 800fa1a:	4b63      	ldr	r3, [pc, #396]	; (800fba8 <tcp_listen_input+0x1e8>)
 800fa1c:	9300      	str	r3, [sp, #0]
 800fa1e:	4b63      	ldr	r3, [pc, #396]	; (800fbac <tcp_listen_input+0x1ec>)
 800fa20:	4602      	mov	r2, r0
 800fa22:	6878      	ldr	r0, [r7, #4]
 800fa24:	f002 ff7e 	bl	8012924 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800fa28:	e0a9      	b.n	800fb7e <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800fa2a:	4b57      	ldr	r3, [pc, #348]	; (800fb88 <tcp_listen_input+0x1c8>)
 800fa2c:	781b      	ldrb	r3, [r3, #0]
 800fa2e:	f003 0302 	and.w	r3, r3, #2
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	f000 80a3 	beq.w	800fb7e <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	7d5b      	ldrb	r3, [r3, #21]
 800fa3c:	4618      	mov	r0, r3
 800fa3e:	f7ff f929 	bl	800ec94 <tcp_alloc>
 800fa42:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800fa44:	697b      	ldr	r3, [r7, #20]
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	d111      	bne.n	800fa6e <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	699b      	ldr	r3, [r3, #24]
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d00a      	beq.n	800fa68 <tcp_listen_input+0xa8>
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	699b      	ldr	r3, [r3, #24]
 800fa56:	687a      	ldr	r2, [r7, #4]
 800fa58:	6910      	ldr	r0, [r2, #16]
 800fa5a:	f04f 32ff 	mov.w	r2, #4294967295
 800fa5e:	2100      	movs	r1, #0
 800fa60:	4798      	blx	r3
 800fa62:	4603      	mov	r3, r0
 800fa64:	73bb      	strb	r3, [r7, #14]
      return;
 800fa66:	e08b      	b.n	800fb80 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800fa68:	23f0      	movs	r3, #240	; 0xf0
 800fa6a:	73bb      	strb	r3, [r7, #14]
      return;
 800fa6c:	e088      	b.n	800fb80 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800fa6e:	4b50      	ldr	r3, [pc, #320]	; (800fbb0 <tcp_listen_input+0x1f0>)
 800fa70:	695a      	ldr	r2, [r3, #20]
 800fa72:	697b      	ldr	r3, [r7, #20]
 800fa74:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800fa76:	4b4e      	ldr	r3, [pc, #312]	; (800fbb0 <tcp_listen_input+0x1f0>)
 800fa78:	691a      	ldr	r2, [r3, #16]
 800fa7a:	697b      	ldr	r3, [r7, #20]
 800fa7c:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	8ada      	ldrh	r2, [r3, #22]
 800fa82:	697b      	ldr	r3, [r7, #20]
 800fa84:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800fa86:	4b47      	ldr	r3, [pc, #284]	; (800fba4 <tcp_listen_input+0x1e4>)
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	881b      	ldrh	r3, [r3, #0]
 800fa8c:	b29a      	uxth	r2, r3
 800fa8e:	697b      	ldr	r3, [r7, #20]
 800fa90:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800fa92:	697b      	ldr	r3, [r7, #20]
 800fa94:	2203      	movs	r2, #3
 800fa96:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800fa98:	4b41      	ldr	r3, [pc, #260]	; (800fba0 <tcp_listen_input+0x1e0>)
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	1c5a      	adds	r2, r3, #1
 800fa9e:	697b      	ldr	r3, [r7, #20]
 800faa0:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800faa2:	697b      	ldr	r3, [r7, #20]
 800faa4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800faa6:	697b      	ldr	r3, [r7, #20]
 800faa8:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800faaa:	6978      	ldr	r0, [r7, #20]
 800faac:	f7ff fa5a 	bl	800ef64 <tcp_next_iss>
 800fab0:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800fab2:	697b      	ldr	r3, [r7, #20]
 800fab4:	693a      	ldr	r2, [r7, #16]
 800fab6:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 800fab8:	697b      	ldr	r3, [r7, #20]
 800faba:	693a      	ldr	r2, [r7, #16]
 800fabc:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 800fabe:	697b      	ldr	r3, [r7, #20]
 800fac0:	693a      	ldr	r2, [r7, #16]
 800fac2:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 800fac4:	697b      	ldr	r3, [r7, #20]
 800fac6:	693a      	ldr	r2, [r7, #16]
 800fac8:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800faca:	4b35      	ldr	r3, [pc, #212]	; (800fba0 <tcp_listen_input+0x1e0>)
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	1e5a      	subs	r2, r3, #1
 800fad0:	697b      	ldr	r3, [r7, #20]
 800fad2:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	691a      	ldr	r2, [r3, #16]
 800fad8:	697b      	ldr	r3, [r7, #20]
 800fada:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800fadc:	697b      	ldr	r3, [r7, #20]
 800fade:	687a      	ldr	r2, [r7, #4]
 800fae0:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	7a5b      	ldrb	r3, [r3, #9]
 800fae6:	f003 030c 	and.w	r3, r3, #12
 800faea:	b2da      	uxtb	r2, r3
 800faec:	697b      	ldr	r3, [r7, #20]
 800faee:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	7a1a      	ldrb	r2, [r3, #8]
 800faf4:	697b      	ldr	r3, [r7, #20]
 800faf6:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800faf8:	4b2e      	ldr	r3, [pc, #184]	; (800fbb4 <tcp_listen_input+0x1f4>)
 800fafa:	681a      	ldr	r2, [r3, #0]
 800fafc:	697b      	ldr	r3, [r7, #20]
 800fafe:	60da      	str	r2, [r3, #12]
 800fb00:	4a2c      	ldr	r2, [pc, #176]	; (800fbb4 <tcp_listen_input+0x1f4>)
 800fb02:	697b      	ldr	r3, [r7, #20]
 800fb04:	6013      	str	r3, [r2, #0]
 800fb06:	f003 f8cd 	bl	8012ca4 <tcp_timer_needed>
 800fb0a:	4b2b      	ldr	r3, [pc, #172]	; (800fbb8 <tcp_listen_input+0x1f8>)
 800fb0c:	2201      	movs	r2, #1
 800fb0e:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800fb10:	6978      	ldr	r0, [r7, #20]
 800fb12:	f001 fd8d 	bl	8011630 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800fb16:	4b23      	ldr	r3, [pc, #140]	; (800fba4 <tcp_listen_input+0x1e4>)
 800fb18:	681b      	ldr	r3, [r3, #0]
 800fb1a:	89db      	ldrh	r3, [r3, #14]
 800fb1c:	b29a      	uxth	r2, r3
 800fb1e:	697b      	ldr	r3, [r7, #20]
 800fb20:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800fb24:	697b      	ldr	r3, [r7, #20]
 800fb26:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800fb2a:	697b      	ldr	r3, [r7, #20]
 800fb2c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800fb30:	697b      	ldr	r3, [r7, #20]
 800fb32:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800fb34:	697b      	ldr	r3, [r7, #20]
 800fb36:	3304      	adds	r3, #4
 800fb38:	4618      	mov	r0, r3
 800fb3a:	f006 fdab 	bl	8016694 <ip4_route>
 800fb3e:	4601      	mov	r1, r0
 800fb40:	697b      	ldr	r3, [r7, #20]
 800fb42:	3304      	adds	r3, #4
 800fb44:	461a      	mov	r2, r3
 800fb46:	4620      	mov	r0, r4
 800fb48:	f7ff fa32 	bl	800efb0 <tcp_eff_send_mss_netif>
 800fb4c:	4603      	mov	r3, r0
 800fb4e:	461a      	mov	r2, r3
 800fb50:	697b      	ldr	r3, [r7, #20]
 800fb52:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800fb54:	2112      	movs	r1, #18
 800fb56:	6978      	ldr	r0, [r7, #20]
 800fb58:	f002 f842 	bl	8011be0 <tcp_enqueue_flags>
 800fb5c:	4603      	mov	r3, r0
 800fb5e:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800fb60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d004      	beq.n	800fb72 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800fb68:	2100      	movs	r1, #0
 800fb6a:	6978      	ldr	r0, [r7, #20]
 800fb6c:	f7fe f980 	bl	800de70 <tcp_abandon>
      return;
 800fb70:	e006      	b.n	800fb80 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800fb72:	6978      	ldr	r0, [r7, #20]
 800fb74:	f002 f922 	bl	8011dbc <tcp_output>
  return;
 800fb78:	e001      	b.n	800fb7e <tcp_listen_input+0x1be>
    return;
 800fb7a:	bf00      	nop
 800fb7c:	e000      	b.n	800fb80 <tcp_listen_input+0x1c0>
  return;
 800fb7e:	bf00      	nop
}
 800fb80:	371c      	adds	r7, #28
 800fb82:	46bd      	mov	sp, r7
 800fb84:	bd90      	pop	{r4, r7, pc}
 800fb86:	bf00      	nop
 800fb88:	200004c4 	.word	0x200004c4
 800fb8c:	0801ecc4 	.word	0x0801ecc4
 800fb90:	0801eebc 	.word	0x0801eebc
 800fb94:	0801ed10 	.word	0x0801ed10
 800fb98:	200004bc 	.word	0x200004bc
 800fb9c:	200004c2 	.word	0x200004c2
 800fba0:	200004b8 	.word	0x200004b8
 800fba4:	200004a8 	.word	0x200004a8
 800fba8:	20003db4 	.word	0x20003db4
 800fbac:	20003db8 	.word	0x20003db8
 800fbb0:	20003da4 	.word	0x20003da4
 800fbb4:	20006ec8 	.word	0x20006ec8
 800fbb8:	20006ec4 	.word	0x20006ec4

0800fbbc <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800fbbc:	b580      	push	{r7, lr}
 800fbbe:	b086      	sub	sp, #24
 800fbc0:	af04      	add	r7, sp, #16
 800fbc2:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800fbc4:	4b2f      	ldr	r3, [pc, #188]	; (800fc84 <tcp_timewait_input+0xc8>)
 800fbc6:	781b      	ldrb	r3, [r3, #0]
 800fbc8:	f003 0304 	and.w	r3, r3, #4
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d153      	bne.n	800fc78 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d106      	bne.n	800fbe4 <tcp_timewait_input+0x28>
 800fbd6:	4b2c      	ldr	r3, [pc, #176]	; (800fc88 <tcp_timewait_input+0xcc>)
 800fbd8:	f240 22ee 	movw	r2, #750	; 0x2ee
 800fbdc:	492b      	ldr	r1, [pc, #172]	; (800fc8c <tcp_timewait_input+0xd0>)
 800fbde:	482c      	ldr	r0, [pc, #176]	; (800fc90 <tcp_timewait_input+0xd4>)
 800fbe0:	f008 fcea 	bl	80185b8 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800fbe4:	4b27      	ldr	r3, [pc, #156]	; (800fc84 <tcp_timewait_input+0xc8>)
 800fbe6:	781b      	ldrb	r3, [r3, #0]
 800fbe8:	f003 0302 	and.w	r3, r3, #2
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d02a      	beq.n	800fc46 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800fbf0:	4b28      	ldr	r3, [pc, #160]	; (800fc94 <tcp_timewait_input+0xd8>)
 800fbf2:	681a      	ldr	r2, [r3, #0]
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbf8:	1ad3      	subs	r3, r2, r3
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	db2d      	blt.n	800fc5a <tcp_timewait_input+0x9e>
 800fbfe:	4b25      	ldr	r3, [pc, #148]	; (800fc94 <tcp_timewait_input+0xd8>)
 800fc00:	681a      	ldr	r2, [r3, #0]
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fc06:	6879      	ldr	r1, [r7, #4]
 800fc08:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800fc0a:	440b      	add	r3, r1
 800fc0c:	1ad3      	subs	r3, r2, r3
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	dc23      	bgt.n	800fc5a <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fc12:	4b21      	ldr	r3, [pc, #132]	; (800fc98 <tcp_timewait_input+0xdc>)
 800fc14:	6819      	ldr	r1, [r3, #0]
 800fc16:	4b21      	ldr	r3, [pc, #132]	; (800fc9c <tcp_timewait_input+0xe0>)
 800fc18:	881b      	ldrh	r3, [r3, #0]
 800fc1a:	461a      	mov	r2, r3
 800fc1c:	4b1d      	ldr	r3, [pc, #116]	; (800fc94 <tcp_timewait_input+0xd8>)
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fc22:	4b1f      	ldr	r3, [pc, #124]	; (800fca0 <tcp_timewait_input+0xe4>)
 800fc24:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fc26:	885b      	ldrh	r3, [r3, #2]
 800fc28:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fc2a:	4a1d      	ldr	r2, [pc, #116]	; (800fca0 <tcp_timewait_input+0xe4>)
 800fc2c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fc2e:	8812      	ldrh	r2, [r2, #0]
 800fc30:	b292      	uxth	r2, r2
 800fc32:	9202      	str	r2, [sp, #8]
 800fc34:	9301      	str	r3, [sp, #4]
 800fc36:	4b1b      	ldr	r3, [pc, #108]	; (800fca4 <tcp_timewait_input+0xe8>)
 800fc38:	9300      	str	r3, [sp, #0]
 800fc3a:	4b1b      	ldr	r3, [pc, #108]	; (800fca8 <tcp_timewait_input+0xec>)
 800fc3c:	4602      	mov	r2, r0
 800fc3e:	6878      	ldr	r0, [r7, #4]
 800fc40:	f002 fe70 	bl	8012924 <tcp_rst>
      return;
 800fc44:	e01b      	b.n	800fc7e <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800fc46:	4b0f      	ldr	r3, [pc, #60]	; (800fc84 <tcp_timewait_input+0xc8>)
 800fc48:	781b      	ldrb	r3, [r3, #0]
 800fc4a:	f003 0301 	and.w	r3, r3, #1
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d003      	beq.n	800fc5a <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800fc52:	4b16      	ldr	r3, [pc, #88]	; (800fcac <tcp_timewait_input+0xf0>)
 800fc54:	681a      	ldr	r2, [r3, #0]
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800fc5a:	4b10      	ldr	r3, [pc, #64]	; (800fc9c <tcp_timewait_input+0xe0>)
 800fc5c:	881b      	ldrh	r3, [r3, #0]
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d00c      	beq.n	800fc7c <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	8b5b      	ldrh	r3, [r3, #26]
 800fc66:	f043 0302 	orr.w	r3, r3, #2
 800fc6a:	b29a      	uxth	r2, r3
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800fc70:	6878      	ldr	r0, [r7, #4]
 800fc72:	f002 f8a3 	bl	8011dbc <tcp_output>
  }
  return;
 800fc76:	e001      	b.n	800fc7c <tcp_timewait_input+0xc0>
    return;
 800fc78:	bf00      	nop
 800fc7a:	e000      	b.n	800fc7e <tcp_timewait_input+0xc2>
  return;
 800fc7c:	bf00      	nop
}
 800fc7e:	3708      	adds	r7, #8
 800fc80:	46bd      	mov	sp, r7
 800fc82:	bd80      	pop	{r7, pc}
 800fc84:	200004c4 	.word	0x200004c4
 800fc88:	0801ecc4 	.word	0x0801ecc4
 800fc8c:	0801eedc 	.word	0x0801eedc
 800fc90:	0801ed10 	.word	0x0801ed10
 800fc94:	200004b8 	.word	0x200004b8
 800fc98:	200004bc 	.word	0x200004bc
 800fc9c:	200004c2 	.word	0x200004c2
 800fca0:	200004a8 	.word	0x200004a8
 800fca4:	20003db4 	.word	0x20003db4
 800fca8:	20003db8 	.word	0x20003db8
 800fcac:	20006ecc 	.word	0x20006ecc

0800fcb0 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800fcb0:	b590      	push	{r4, r7, lr}
 800fcb2:	b08d      	sub	sp, #52	; 0x34
 800fcb4:	af04      	add	r7, sp, #16
 800fcb6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800fcb8:	2300      	movs	r3, #0
 800fcba:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800fcbc:	2300      	movs	r3, #0
 800fcbe:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d106      	bne.n	800fcd4 <tcp_process+0x24>
 800fcc6:	4ba5      	ldr	r3, [pc, #660]	; (800ff5c <tcp_process+0x2ac>)
 800fcc8:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800fccc:	49a4      	ldr	r1, [pc, #656]	; (800ff60 <tcp_process+0x2b0>)
 800fcce:	48a5      	ldr	r0, [pc, #660]	; (800ff64 <tcp_process+0x2b4>)
 800fcd0:	f008 fc72 	bl	80185b8 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800fcd4:	4ba4      	ldr	r3, [pc, #656]	; (800ff68 <tcp_process+0x2b8>)
 800fcd6:	781b      	ldrb	r3, [r3, #0]
 800fcd8:	f003 0304 	and.w	r3, r3, #4
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d04e      	beq.n	800fd7e <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	7d1b      	ldrb	r3, [r3, #20]
 800fce4:	2b02      	cmp	r3, #2
 800fce6:	d108      	bne.n	800fcfa <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800fcec:	4b9f      	ldr	r3, [pc, #636]	; (800ff6c <tcp_process+0x2bc>)
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	429a      	cmp	r2, r3
 800fcf2:	d123      	bne.n	800fd3c <tcp_process+0x8c>
        acceptable = 1;
 800fcf4:	2301      	movs	r3, #1
 800fcf6:	76fb      	strb	r3, [r7, #27]
 800fcf8:	e020      	b.n	800fd3c <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fcfe:	4b9c      	ldr	r3, [pc, #624]	; (800ff70 <tcp_process+0x2c0>)
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	429a      	cmp	r2, r3
 800fd04:	d102      	bne.n	800fd0c <tcp_process+0x5c>
        acceptable = 1;
 800fd06:	2301      	movs	r3, #1
 800fd08:	76fb      	strb	r3, [r7, #27]
 800fd0a:	e017      	b.n	800fd3c <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800fd0c:	4b98      	ldr	r3, [pc, #608]	; (800ff70 <tcp_process+0x2c0>)
 800fd0e:	681a      	ldr	r2, [r3, #0]
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd14:	1ad3      	subs	r3, r2, r3
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	db10      	blt.n	800fd3c <tcp_process+0x8c>
 800fd1a:	4b95      	ldr	r3, [pc, #596]	; (800ff70 <tcp_process+0x2c0>)
 800fd1c:	681a      	ldr	r2, [r3, #0]
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd22:	6879      	ldr	r1, [r7, #4]
 800fd24:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800fd26:	440b      	add	r3, r1
 800fd28:	1ad3      	subs	r3, r2, r3
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	dc06      	bgt.n	800fd3c <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	8b5b      	ldrh	r3, [r3, #26]
 800fd32:	f043 0302 	orr.w	r3, r3, #2
 800fd36:	b29a      	uxth	r2, r3
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800fd3c:	7efb      	ldrb	r3, [r7, #27]
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d01b      	beq.n	800fd7a <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	7d1b      	ldrb	r3, [r3, #20]
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d106      	bne.n	800fd58 <tcp_process+0xa8>
 800fd4a:	4b84      	ldr	r3, [pc, #528]	; (800ff5c <tcp_process+0x2ac>)
 800fd4c:	f44f 724e 	mov.w	r2, #824	; 0x338
 800fd50:	4988      	ldr	r1, [pc, #544]	; (800ff74 <tcp_process+0x2c4>)
 800fd52:	4884      	ldr	r0, [pc, #528]	; (800ff64 <tcp_process+0x2b4>)
 800fd54:	f008 fc30 	bl	80185b8 <iprintf>
      recv_flags |= TF_RESET;
 800fd58:	4b87      	ldr	r3, [pc, #540]	; (800ff78 <tcp_process+0x2c8>)
 800fd5a:	781b      	ldrb	r3, [r3, #0]
 800fd5c:	f043 0308 	orr.w	r3, r3, #8
 800fd60:	b2da      	uxtb	r2, r3
 800fd62:	4b85      	ldr	r3, [pc, #532]	; (800ff78 <tcp_process+0x2c8>)
 800fd64:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	8b5b      	ldrh	r3, [r3, #26]
 800fd6a:	f023 0301 	bic.w	r3, r3, #1
 800fd6e:	b29a      	uxth	r2, r3
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800fd74:	f06f 030d 	mvn.w	r3, #13
 800fd78:	e37a      	b.n	8010470 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800fd7a:	2300      	movs	r3, #0
 800fd7c:	e378      	b.n	8010470 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800fd7e:	4b7a      	ldr	r3, [pc, #488]	; (800ff68 <tcp_process+0x2b8>)
 800fd80:	781b      	ldrb	r3, [r3, #0]
 800fd82:	f003 0302 	and.w	r3, r3, #2
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d010      	beq.n	800fdac <tcp_process+0xfc>
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	7d1b      	ldrb	r3, [r3, #20]
 800fd8e:	2b02      	cmp	r3, #2
 800fd90:	d00c      	beq.n	800fdac <tcp_process+0xfc>
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	7d1b      	ldrb	r3, [r3, #20]
 800fd96:	2b03      	cmp	r3, #3
 800fd98:	d008      	beq.n	800fdac <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	8b5b      	ldrh	r3, [r3, #26]
 800fd9e:	f043 0302 	orr.w	r3, r3, #2
 800fda2:	b29a      	uxth	r2, r3
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800fda8:	2300      	movs	r3, #0
 800fdaa:	e361      	b.n	8010470 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	8b5b      	ldrh	r3, [r3, #26]
 800fdb0:	f003 0310 	and.w	r3, r3, #16
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d103      	bne.n	800fdc0 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800fdb8:	4b70      	ldr	r3, [pc, #448]	; (800ff7c <tcp_process+0x2cc>)
 800fdba:	681a      	ldr	r2, [r3, #0]
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	2200      	movs	r2, #0
 800fdc4:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	2200      	movs	r2, #0
 800fdcc:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 800fdd0:	6878      	ldr	r0, [r7, #4]
 800fdd2:	f001 fc2d 	bl	8011630 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	7d1b      	ldrb	r3, [r3, #20]
 800fdda:	3b02      	subs	r3, #2
 800fddc:	2b07      	cmp	r3, #7
 800fdde:	f200 8337 	bhi.w	8010450 <tcp_process+0x7a0>
 800fde2:	a201      	add	r2, pc, #4	; (adr r2, 800fde8 <tcp_process+0x138>)
 800fde4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fde8:	0800fe09 	.word	0x0800fe09
 800fdec:	08010039 	.word	0x08010039
 800fdf0:	080101b1 	.word	0x080101b1
 800fdf4:	080101db 	.word	0x080101db
 800fdf8:	080102ff 	.word	0x080102ff
 800fdfc:	080101b1 	.word	0x080101b1
 800fe00:	0801038b 	.word	0x0801038b
 800fe04:	0801041b 	.word	0x0801041b
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800fe08:	4b57      	ldr	r3, [pc, #348]	; (800ff68 <tcp_process+0x2b8>)
 800fe0a:	781b      	ldrb	r3, [r3, #0]
 800fe0c:	f003 0310 	and.w	r3, r3, #16
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	f000 80e4 	beq.w	800ffde <tcp_process+0x32e>
 800fe16:	4b54      	ldr	r3, [pc, #336]	; (800ff68 <tcp_process+0x2b8>)
 800fe18:	781b      	ldrb	r3, [r3, #0]
 800fe1a:	f003 0302 	and.w	r3, r3, #2
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	f000 80dd 	beq.w	800ffde <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fe28:	1c5a      	adds	r2, r3, #1
 800fe2a:	4b50      	ldr	r3, [pc, #320]	; (800ff6c <tcp_process+0x2bc>)
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	429a      	cmp	r2, r3
 800fe30:	f040 80d5 	bne.w	800ffde <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800fe34:	4b4e      	ldr	r3, [pc, #312]	; (800ff70 <tcp_process+0x2c0>)
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	1c5a      	adds	r2, r3, #1
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 800fe46:	4b49      	ldr	r3, [pc, #292]	; (800ff6c <tcp_process+0x2bc>)
 800fe48:	681a      	ldr	r2, [r3, #0]
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800fe4e:	4b4c      	ldr	r3, [pc, #304]	; (800ff80 <tcp_process+0x2d0>)
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	89db      	ldrh	r3, [r3, #14]
 800fe54:	b29a      	uxth	r2, r3
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800fe68:	4b41      	ldr	r3, [pc, #260]	; (800ff70 <tcp_process+0x2c0>)
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	1e5a      	subs	r2, r3, #1
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	2204      	movs	r2, #4
 800fe76:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	3304      	adds	r3, #4
 800fe80:	4618      	mov	r0, r3
 800fe82:	f006 fc07 	bl	8016694 <ip4_route>
 800fe86:	4601      	mov	r1, r0
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	3304      	adds	r3, #4
 800fe8c:	461a      	mov	r2, r3
 800fe8e:	4620      	mov	r0, r4
 800fe90:	f7ff f88e 	bl	800efb0 <tcp_eff_send_mss_netif>
 800fe94:	4603      	mov	r3, r0
 800fe96:	461a      	mov	r2, r3
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fea0:	009a      	lsls	r2, r3, #2
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fea6:	005b      	lsls	r3, r3, #1
 800fea8:	f241 111c 	movw	r1, #4380	; 0x111c
 800feac:	428b      	cmp	r3, r1
 800feae:	bf38      	it	cc
 800feb0:	460b      	movcc	r3, r1
 800feb2:	429a      	cmp	r2, r3
 800feb4:	d204      	bcs.n	800fec0 <tcp_process+0x210>
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800feba:	009b      	lsls	r3, r3, #2
 800febc:	b29b      	uxth	r3, r3
 800febe:	e00d      	b.n	800fedc <tcp_process+0x22c>
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fec4:	005b      	lsls	r3, r3, #1
 800fec6:	f241 121c 	movw	r2, #4380	; 0x111c
 800feca:	4293      	cmp	r3, r2
 800fecc:	d904      	bls.n	800fed8 <tcp_process+0x228>
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fed2:	005b      	lsls	r3, r3, #1
 800fed4:	b29b      	uxth	r3, r3
 800fed6:	e001      	b.n	800fedc <tcp_process+0x22c>
 800fed8:	f241 131c 	movw	r3, #4380	; 0x111c
 800fedc:	687a      	ldr	r2, [r7, #4]
 800fede:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d106      	bne.n	800fefa <tcp_process+0x24a>
 800feec:	4b1b      	ldr	r3, [pc, #108]	; (800ff5c <tcp_process+0x2ac>)
 800feee:	f44f 725b 	mov.w	r2, #876	; 0x36c
 800fef2:	4924      	ldr	r1, [pc, #144]	; (800ff84 <tcp_process+0x2d4>)
 800fef4:	481b      	ldr	r0, [pc, #108]	; (800ff64 <tcp_process+0x2b4>)
 800fef6:	f008 fb5f 	bl	80185b8 <iprintf>
        --pcb->snd_queuelen;
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800ff00:	3b01      	subs	r3, #1
 800ff02:	b29a      	uxth	r2, r3
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ff0e:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800ff10:	69fb      	ldr	r3, [r7, #28]
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d111      	bne.n	800ff3a <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ff1a:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800ff1c:	69fb      	ldr	r3, [r7, #28]
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d106      	bne.n	800ff30 <tcp_process+0x280>
 800ff22:	4b0e      	ldr	r3, [pc, #56]	; (800ff5c <tcp_process+0x2ac>)
 800ff24:	f44f 725d 	mov.w	r2, #884	; 0x374
 800ff28:	4917      	ldr	r1, [pc, #92]	; (800ff88 <tcp_process+0x2d8>)
 800ff2a:	480e      	ldr	r0, [pc, #56]	; (800ff64 <tcp_process+0x2b4>)
 800ff2c:	f008 fb44 	bl	80185b8 <iprintf>
          pcb->unsent = rseg->next;
 800ff30:	69fb      	ldr	r3, [r7, #28]
 800ff32:	681a      	ldr	r2, [r3, #0]
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	66da      	str	r2, [r3, #108]	; 0x6c
 800ff38:	e003      	b.n	800ff42 <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 800ff3a:	69fb      	ldr	r3, [r7, #28]
 800ff3c:	681a      	ldr	r2, [r3, #0]
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 800ff42:	69f8      	ldr	r0, [r7, #28]
 800ff44:	f7fe fd3d 	bl	800e9c2 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d11d      	bne.n	800ff8c <tcp_process+0x2dc>
          pcb->rtime = -1;
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ff56:	861a      	strh	r2, [r3, #48]	; 0x30
 800ff58:	e01f      	b.n	800ff9a <tcp_process+0x2ea>
 800ff5a:	bf00      	nop
 800ff5c:	0801ecc4 	.word	0x0801ecc4
 800ff60:	0801eefc 	.word	0x0801eefc
 800ff64:	0801ed10 	.word	0x0801ed10
 800ff68:	200004c4 	.word	0x200004c4
 800ff6c:	200004bc 	.word	0x200004bc
 800ff70:	200004b8 	.word	0x200004b8
 800ff74:	0801ef18 	.word	0x0801ef18
 800ff78:	200004c5 	.word	0x200004c5
 800ff7c:	20006ecc 	.word	0x20006ecc
 800ff80:	200004a8 	.word	0x200004a8
 800ff84:	0801ef38 	.word	0x0801ef38
 800ff88:	0801ef50 	.word	0x0801ef50
        } else {
          pcb->rtime = 0;
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	2200      	movs	r2, #0
 800ff90:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	2200      	movs	r2, #0
 800ff96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d00a      	beq.n	800ffba <tcp_process+0x30a>
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ffaa:	687a      	ldr	r2, [r7, #4]
 800ffac:	6910      	ldr	r0, [r2, #16]
 800ffae:	2200      	movs	r2, #0
 800ffb0:	6879      	ldr	r1, [r7, #4]
 800ffb2:	4798      	blx	r3
 800ffb4:	4603      	mov	r3, r0
 800ffb6:	76bb      	strb	r3, [r7, #26]
 800ffb8:	e001      	b.n	800ffbe <tcp_process+0x30e>
 800ffba:	2300      	movs	r3, #0
 800ffbc:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800ffbe:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ffc2:	f113 0f0d 	cmn.w	r3, #13
 800ffc6:	d102      	bne.n	800ffce <tcp_process+0x31e>
          return ERR_ABRT;
 800ffc8:	f06f 030c 	mvn.w	r3, #12
 800ffcc:	e250      	b.n	8010470 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	8b5b      	ldrh	r3, [r3, #26]
 800ffd2:	f043 0302 	orr.w	r3, r3, #2
 800ffd6:	b29a      	uxth	r2, r3
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800ffdc:	e23a      	b.n	8010454 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800ffde:	4b9d      	ldr	r3, [pc, #628]	; (8010254 <tcp_process+0x5a4>)
 800ffe0:	781b      	ldrb	r3, [r3, #0]
 800ffe2:	f003 0310 	and.w	r3, r3, #16
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	f000 8234 	beq.w	8010454 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ffec:	4b9a      	ldr	r3, [pc, #616]	; (8010258 <tcp_process+0x5a8>)
 800ffee:	6819      	ldr	r1, [r3, #0]
 800fff0:	4b9a      	ldr	r3, [pc, #616]	; (801025c <tcp_process+0x5ac>)
 800fff2:	881b      	ldrh	r3, [r3, #0]
 800fff4:	461a      	mov	r2, r3
 800fff6:	4b9a      	ldr	r3, [pc, #616]	; (8010260 <tcp_process+0x5b0>)
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fffc:	4b99      	ldr	r3, [pc, #612]	; (8010264 <tcp_process+0x5b4>)
 800fffe:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010000:	885b      	ldrh	r3, [r3, #2]
 8010002:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010004:	4a97      	ldr	r2, [pc, #604]	; (8010264 <tcp_process+0x5b4>)
 8010006:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010008:	8812      	ldrh	r2, [r2, #0]
 801000a:	b292      	uxth	r2, r2
 801000c:	9202      	str	r2, [sp, #8]
 801000e:	9301      	str	r3, [sp, #4]
 8010010:	4b95      	ldr	r3, [pc, #596]	; (8010268 <tcp_process+0x5b8>)
 8010012:	9300      	str	r3, [sp, #0]
 8010014:	4b95      	ldr	r3, [pc, #596]	; (801026c <tcp_process+0x5bc>)
 8010016:	4602      	mov	r2, r0
 8010018:	6878      	ldr	r0, [r7, #4]
 801001a:	f002 fc83 	bl	8012924 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010024:	2b05      	cmp	r3, #5
 8010026:	f200 8215 	bhi.w	8010454 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	2200      	movs	r2, #0
 801002e:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8010030:	6878      	ldr	r0, [r7, #4]
 8010032:	f002 fa4d 	bl	80124d0 <tcp_rexmit_rto>
      break;
 8010036:	e20d      	b.n	8010454 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8010038:	4b86      	ldr	r3, [pc, #536]	; (8010254 <tcp_process+0x5a4>)
 801003a:	781b      	ldrb	r3, [r3, #0]
 801003c:	f003 0310 	and.w	r3, r3, #16
 8010040:	2b00      	cmp	r3, #0
 8010042:	f000 80a1 	beq.w	8010188 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010046:	4b84      	ldr	r3, [pc, #528]	; (8010258 <tcp_process+0x5a8>)
 8010048:	681a      	ldr	r2, [r3, #0]
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801004e:	1ad3      	subs	r3, r2, r3
 8010050:	3b01      	subs	r3, #1
 8010052:	2b00      	cmp	r3, #0
 8010054:	db7e      	blt.n	8010154 <tcp_process+0x4a4>
 8010056:	4b80      	ldr	r3, [pc, #512]	; (8010258 <tcp_process+0x5a8>)
 8010058:	681a      	ldr	r2, [r3, #0]
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801005e:	1ad3      	subs	r3, r2, r3
 8010060:	2b00      	cmp	r3, #0
 8010062:	dc77      	bgt.n	8010154 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	2204      	movs	r2, #4
 8010068:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801006e:	2b00      	cmp	r3, #0
 8010070:	d102      	bne.n	8010078 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8010072:	23fa      	movs	r3, #250	; 0xfa
 8010074:	76bb      	strb	r3, [r7, #26]
 8010076:	e01d      	b.n	80100b4 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801007c:	699b      	ldr	r3, [r3, #24]
 801007e:	2b00      	cmp	r3, #0
 8010080:	d106      	bne.n	8010090 <tcp_process+0x3e0>
 8010082:	4b7b      	ldr	r3, [pc, #492]	; (8010270 <tcp_process+0x5c0>)
 8010084:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8010088:	497a      	ldr	r1, [pc, #488]	; (8010274 <tcp_process+0x5c4>)
 801008a:	487b      	ldr	r0, [pc, #492]	; (8010278 <tcp_process+0x5c8>)
 801008c:	f008 fa94 	bl	80185b8 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010094:	699b      	ldr	r3, [r3, #24]
 8010096:	2b00      	cmp	r3, #0
 8010098:	d00a      	beq.n	80100b0 <tcp_process+0x400>
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801009e:	699b      	ldr	r3, [r3, #24]
 80100a0:	687a      	ldr	r2, [r7, #4]
 80100a2:	6910      	ldr	r0, [r2, #16]
 80100a4:	2200      	movs	r2, #0
 80100a6:	6879      	ldr	r1, [r7, #4]
 80100a8:	4798      	blx	r3
 80100aa:	4603      	mov	r3, r0
 80100ac:	76bb      	strb	r3, [r7, #26]
 80100ae:	e001      	b.n	80100b4 <tcp_process+0x404>
 80100b0:	23f0      	movs	r3, #240	; 0xf0
 80100b2:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80100b4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d00a      	beq.n	80100d2 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80100bc:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80100c0:	f113 0f0d 	cmn.w	r3, #13
 80100c4:	d002      	beq.n	80100cc <tcp_process+0x41c>
              tcp_abort(pcb);
 80100c6:	6878      	ldr	r0, [r7, #4]
 80100c8:	f7fd ff90 	bl	800dfec <tcp_abort>
            }
            return ERR_ABRT;
 80100cc:	f06f 030c 	mvn.w	r3, #12
 80100d0:	e1ce      	b.n	8010470 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 80100d2:	6878      	ldr	r0, [r7, #4]
 80100d4:	f000 fae0 	bl	8010698 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80100d8:	4b68      	ldr	r3, [pc, #416]	; (801027c <tcp_process+0x5cc>)
 80100da:	881b      	ldrh	r3, [r3, #0]
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d005      	beq.n	80100ec <tcp_process+0x43c>
            recv_acked--;
 80100e0:	4b66      	ldr	r3, [pc, #408]	; (801027c <tcp_process+0x5cc>)
 80100e2:	881b      	ldrh	r3, [r3, #0]
 80100e4:	3b01      	subs	r3, #1
 80100e6:	b29a      	uxth	r2, r3
 80100e8:	4b64      	ldr	r3, [pc, #400]	; (801027c <tcp_process+0x5cc>)
 80100ea:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80100f0:	009a      	lsls	r2, r3, #2
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80100f6:	005b      	lsls	r3, r3, #1
 80100f8:	f241 111c 	movw	r1, #4380	; 0x111c
 80100fc:	428b      	cmp	r3, r1
 80100fe:	bf38      	it	cc
 8010100:	460b      	movcc	r3, r1
 8010102:	429a      	cmp	r2, r3
 8010104:	d204      	bcs.n	8010110 <tcp_process+0x460>
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801010a:	009b      	lsls	r3, r3, #2
 801010c:	b29b      	uxth	r3, r3
 801010e:	e00d      	b.n	801012c <tcp_process+0x47c>
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010114:	005b      	lsls	r3, r3, #1
 8010116:	f241 121c 	movw	r2, #4380	; 0x111c
 801011a:	4293      	cmp	r3, r2
 801011c:	d904      	bls.n	8010128 <tcp_process+0x478>
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010122:	005b      	lsls	r3, r3, #1
 8010124:	b29b      	uxth	r3, r3
 8010126:	e001      	b.n	801012c <tcp_process+0x47c>
 8010128:	f241 131c 	movw	r3, #4380	; 0x111c
 801012c:	687a      	ldr	r2, [r7, #4]
 801012e:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8010132:	4b53      	ldr	r3, [pc, #332]	; (8010280 <tcp_process+0x5d0>)
 8010134:	781b      	ldrb	r3, [r3, #0]
 8010136:	f003 0320 	and.w	r3, r3, #32
 801013a:	2b00      	cmp	r3, #0
 801013c:	d037      	beq.n	80101ae <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	8b5b      	ldrh	r3, [r3, #26]
 8010142:	f043 0302 	orr.w	r3, r3, #2
 8010146:	b29a      	uxth	r2, r3
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	2207      	movs	r2, #7
 8010150:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8010152:	e02c      	b.n	80101ae <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010154:	4b40      	ldr	r3, [pc, #256]	; (8010258 <tcp_process+0x5a8>)
 8010156:	6819      	ldr	r1, [r3, #0]
 8010158:	4b40      	ldr	r3, [pc, #256]	; (801025c <tcp_process+0x5ac>)
 801015a:	881b      	ldrh	r3, [r3, #0]
 801015c:	461a      	mov	r2, r3
 801015e:	4b40      	ldr	r3, [pc, #256]	; (8010260 <tcp_process+0x5b0>)
 8010160:	681b      	ldr	r3, [r3, #0]
 8010162:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010164:	4b3f      	ldr	r3, [pc, #252]	; (8010264 <tcp_process+0x5b4>)
 8010166:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010168:	885b      	ldrh	r3, [r3, #2]
 801016a:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801016c:	4a3d      	ldr	r2, [pc, #244]	; (8010264 <tcp_process+0x5b4>)
 801016e:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010170:	8812      	ldrh	r2, [r2, #0]
 8010172:	b292      	uxth	r2, r2
 8010174:	9202      	str	r2, [sp, #8]
 8010176:	9301      	str	r3, [sp, #4]
 8010178:	4b3b      	ldr	r3, [pc, #236]	; (8010268 <tcp_process+0x5b8>)
 801017a:	9300      	str	r3, [sp, #0]
 801017c:	4b3b      	ldr	r3, [pc, #236]	; (801026c <tcp_process+0x5bc>)
 801017e:	4602      	mov	r2, r0
 8010180:	6878      	ldr	r0, [r7, #4]
 8010182:	f002 fbcf 	bl	8012924 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8010186:	e167      	b.n	8010458 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8010188:	4b32      	ldr	r3, [pc, #200]	; (8010254 <tcp_process+0x5a4>)
 801018a:	781b      	ldrb	r3, [r3, #0]
 801018c:	f003 0302 	and.w	r3, r3, #2
 8010190:	2b00      	cmp	r3, #0
 8010192:	f000 8161 	beq.w	8010458 <tcp_process+0x7a8>
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801019a:	1e5a      	subs	r2, r3, #1
 801019c:	4b30      	ldr	r3, [pc, #192]	; (8010260 <tcp_process+0x5b0>)
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	429a      	cmp	r2, r3
 80101a2:	f040 8159 	bne.w	8010458 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80101a6:	6878      	ldr	r0, [r7, #4]
 80101a8:	f002 f9b4 	bl	8012514 <tcp_rexmit>
      break;
 80101ac:	e154      	b.n	8010458 <tcp_process+0x7a8>
 80101ae:	e153      	b.n	8010458 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80101b0:	6878      	ldr	r0, [r7, #4]
 80101b2:	f000 fa71 	bl	8010698 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80101b6:	4b32      	ldr	r3, [pc, #200]	; (8010280 <tcp_process+0x5d0>)
 80101b8:	781b      	ldrb	r3, [r3, #0]
 80101ba:	f003 0320 	and.w	r3, r3, #32
 80101be:	2b00      	cmp	r3, #0
 80101c0:	f000 814c 	beq.w	801045c <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	8b5b      	ldrh	r3, [r3, #26]
 80101c8:	f043 0302 	orr.w	r3, r3, #2
 80101cc:	b29a      	uxth	r2, r3
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	2207      	movs	r2, #7
 80101d6:	751a      	strb	r2, [r3, #20]
      }
      break;
 80101d8:	e140      	b.n	801045c <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80101da:	6878      	ldr	r0, [r7, #4]
 80101dc:	f000 fa5c 	bl	8010698 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80101e0:	4b27      	ldr	r3, [pc, #156]	; (8010280 <tcp_process+0x5d0>)
 80101e2:	781b      	ldrb	r3, [r3, #0]
 80101e4:	f003 0320 	and.w	r3, r3, #32
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d071      	beq.n	80102d0 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80101ec:	4b19      	ldr	r3, [pc, #100]	; (8010254 <tcp_process+0x5a4>)
 80101ee:	781b      	ldrb	r3, [r3, #0]
 80101f0:	f003 0310 	and.w	r3, r3, #16
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d060      	beq.n	80102ba <tcp_process+0x60a>
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80101fc:	4b16      	ldr	r3, [pc, #88]	; (8010258 <tcp_process+0x5a8>)
 80101fe:	681b      	ldr	r3, [r3, #0]
 8010200:	429a      	cmp	r2, r3
 8010202:	d15a      	bne.n	80102ba <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8010208:	2b00      	cmp	r3, #0
 801020a:	d156      	bne.n	80102ba <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	8b5b      	ldrh	r3, [r3, #26]
 8010210:	f043 0302 	orr.w	r3, r3, #2
 8010214:	b29a      	uxth	r2, r3
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801021a:	6878      	ldr	r0, [r7, #4]
 801021c:	f7fe fdbe 	bl	800ed9c <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8010220:	4b18      	ldr	r3, [pc, #96]	; (8010284 <tcp_process+0x5d4>)
 8010222:	681b      	ldr	r3, [r3, #0]
 8010224:	687a      	ldr	r2, [r7, #4]
 8010226:	429a      	cmp	r2, r3
 8010228:	d105      	bne.n	8010236 <tcp_process+0x586>
 801022a:	4b16      	ldr	r3, [pc, #88]	; (8010284 <tcp_process+0x5d4>)
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	68db      	ldr	r3, [r3, #12]
 8010230:	4a14      	ldr	r2, [pc, #80]	; (8010284 <tcp_process+0x5d4>)
 8010232:	6013      	str	r3, [r2, #0]
 8010234:	e02e      	b.n	8010294 <tcp_process+0x5e4>
 8010236:	4b13      	ldr	r3, [pc, #76]	; (8010284 <tcp_process+0x5d4>)
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	617b      	str	r3, [r7, #20]
 801023c:	e027      	b.n	801028e <tcp_process+0x5de>
 801023e:	697b      	ldr	r3, [r7, #20]
 8010240:	68db      	ldr	r3, [r3, #12]
 8010242:	687a      	ldr	r2, [r7, #4]
 8010244:	429a      	cmp	r2, r3
 8010246:	d11f      	bne.n	8010288 <tcp_process+0x5d8>
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	68da      	ldr	r2, [r3, #12]
 801024c:	697b      	ldr	r3, [r7, #20]
 801024e:	60da      	str	r2, [r3, #12]
 8010250:	e020      	b.n	8010294 <tcp_process+0x5e4>
 8010252:	bf00      	nop
 8010254:	200004c4 	.word	0x200004c4
 8010258:	200004bc 	.word	0x200004bc
 801025c:	200004c2 	.word	0x200004c2
 8010260:	200004b8 	.word	0x200004b8
 8010264:	200004a8 	.word	0x200004a8
 8010268:	20003db4 	.word	0x20003db4
 801026c:	20003db8 	.word	0x20003db8
 8010270:	0801ecc4 	.word	0x0801ecc4
 8010274:	0801ef64 	.word	0x0801ef64
 8010278:	0801ed10 	.word	0x0801ed10
 801027c:	200004c0 	.word	0x200004c0
 8010280:	200004c5 	.word	0x200004c5
 8010284:	20006ec8 	.word	0x20006ec8
 8010288:	697b      	ldr	r3, [r7, #20]
 801028a:	68db      	ldr	r3, [r3, #12]
 801028c:	617b      	str	r3, [r7, #20]
 801028e:	697b      	ldr	r3, [r7, #20]
 8010290:	2b00      	cmp	r3, #0
 8010292:	d1d4      	bne.n	801023e <tcp_process+0x58e>
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	2200      	movs	r2, #0
 8010298:	60da      	str	r2, [r3, #12]
 801029a:	4b77      	ldr	r3, [pc, #476]	; (8010478 <tcp_process+0x7c8>)
 801029c:	2201      	movs	r2, #1
 801029e:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	220a      	movs	r2, #10
 80102a4:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80102a6:	4b75      	ldr	r3, [pc, #468]	; (801047c <tcp_process+0x7cc>)
 80102a8:	681a      	ldr	r2, [r3, #0]
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	60da      	str	r2, [r3, #12]
 80102ae:	4a73      	ldr	r2, [pc, #460]	; (801047c <tcp_process+0x7cc>)
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	6013      	str	r3, [r2, #0]
 80102b4:	f002 fcf6 	bl	8012ca4 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 80102b8:	e0d2      	b.n	8010460 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	8b5b      	ldrh	r3, [r3, #26]
 80102be:	f043 0302 	orr.w	r3, r3, #2
 80102c2:	b29a      	uxth	r2, r3
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	2208      	movs	r2, #8
 80102cc:	751a      	strb	r2, [r3, #20]
      break;
 80102ce:	e0c7      	b.n	8010460 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80102d0:	4b6b      	ldr	r3, [pc, #428]	; (8010480 <tcp_process+0x7d0>)
 80102d2:	781b      	ldrb	r3, [r3, #0]
 80102d4:	f003 0310 	and.w	r3, r3, #16
 80102d8:	2b00      	cmp	r3, #0
 80102da:	f000 80c1 	beq.w	8010460 <tcp_process+0x7b0>
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80102e2:	4b68      	ldr	r3, [pc, #416]	; (8010484 <tcp_process+0x7d4>)
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	429a      	cmp	r2, r3
 80102e8:	f040 80ba 	bne.w	8010460 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	f040 80b5 	bne.w	8010460 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	2206      	movs	r2, #6
 80102fa:	751a      	strb	r2, [r3, #20]
      break;
 80102fc:	e0b0      	b.n	8010460 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 80102fe:	6878      	ldr	r0, [r7, #4]
 8010300:	f000 f9ca 	bl	8010698 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8010304:	4b60      	ldr	r3, [pc, #384]	; (8010488 <tcp_process+0x7d8>)
 8010306:	781b      	ldrb	r3, [r3, #0]
 8010308:	f003 0320 	and.w	r3, r3, #32
 801030c:	2b00      	cmp	r3, #0
 801030e:	f000 80a9 	beq.w	8010464 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	8b5b      	ldrh	r3, [r3, #26]
 8010316:	f043 0302 	orr.w	r3, r3, #2
 801031a:	b29a      	uxth	r2, r3
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8010320:	6878      	ldr	r0, [r7, #4]
 8010322:	f7fe fd3b 	bl	800ed9c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8010326:	4b59      	ldr	r3, [pc, #356]	; (801048c <tcp_process+0x7dc>)
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	687a      	ldr	r2, [r7, #4]
 801032c:	429a      	cmp	r2, r3
 801032e:	d105      	bne.n	801033c <tcp_process+0x68c>
 8010330:	4b56      	ldr	r3, [pc, #344]	; (801048c <tcp_process+0x7dc>)
 8010332:	681b      	ldr	r3, [r3, #0]
 8010334:	68db      	ldr	r3, [r3, #12]
 8010336:	4a55      	ldr	r2, [pc, #340]	; (801048c <tcp_process+0x7dc>)
 8010338:	6013      	str	r3, [r2, #0]
 801033a:	e013      	b.n	8010364 <tcp_process+0x6b4>
 801033c:	4b53      	ldr	r3, [pc, #332]	; (801048c <tcp_process+0x7dc>)
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	613b      	str	r3, [r7, #16]
 8010342:	e00c      	b.n	801035e <tcp_process+0x6ae>
 8010344:	693b      	ldr	r3, [r7, #16]
 8010346:	68db      	ldr	r3, [r3, #12]
 8010348:	687a      	ldr	r2, [r7, #4]
 801034a:	429a      	cmp	r2, r3
 801034c:	d104      	bne.n	8010358 <tcp_process+0x6a8>
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	68da      	ldr	r2, [r3, #12]
 8010352:	693b      	ldr	r3, [r7, #16]
 8010354:	60da      	str	r2, [r3, #12]
 8010356:	e005      	b.n	8010364 <tcp_process+0x6b4>
 8010358:	693b      	ldr	r3, [r7, #16]
 801035a:	68db      	ldr	r3, [r3, #12]
 801035c:	613b      	str	r3, [r7, #16]
 801035e:	693b      	ldr	r3, [r7, #16]
 8010360:	2b00      	cmp	r3, #0
 8010362:	d1ef      	bne.n	8010344 <tcp_process+0x694>
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	2200      	movs	r2, #0
 8010368:	60da      	str	r2, [r3, #12]
 801036a:	4b43      	ldr	r3, [pc, #268]	; (8010478 <tcp_process+0x7c8>)
 801036c:	2201      	movs	r2, #1
 801036e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	220a      	movs	r2, #10
 8010374:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8010376:	4b41      	ldr	r3, [pc, #260]	; (801047c <tcp_process+0x7cc>)
 8010378:	681a      	ldr	r2, [r3, #0]
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	60da      	str	r2, [r3, #12]
 801037e:	4a3f      	ldr	r2, [pc, #252]	; (801047c <tcp_process+0x7cc>)
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	6013      	str	r3, [r2, #0]
 8010384:	f002 fc8e 	bl	8012ca4 <tcp_timer_needed>
      }
      break;
 8010388:	e06c      	b.n	8010464 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 801038a:	6878      	ldr	r0, [r7, #4]
 801038c:	f000 f984 	bl	8010698 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8010390:	4b3b      	ldr	r3, [pc, #236]	; (8010480 <tcp_process+0x7d0>)
 8010392:	781b      	ldrb	r3, [r3, #0]
 8010394:	f003 0310 	and.w	r3, r3, #16
 8010398:	2b00      	cmp	r3, #0
 801039a:	d065      	beq.n	8010468 <tcp_process+0x7b8>
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80103a0:	4b38      	ldr	r3, [pc, #224]	; (8010484 <tcp_process+0x7d4>)
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	429a      	cmp	r2, r3
 80103a6:	d15f      	bne.n	8010468 <tcp_process+0x7b8>
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d15b      	bne.n	8010468 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 80103b0:	6878      	ldr	r0, [r7, #4]
 80103b2:	f7fe fcf3 	bl	800ed9c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80103b6:	4b35      	ldr	r3, [pc, #212]	; (801048c <tcp_process+0x7dc>)
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	687a      	ldr	r2, [r7, #4]
 80103bc:	429a      	cmp	r2, r3
 80103be:	d105      	bne.n	80103cc <tcp_process+0x71c>
 80103c0:	4b32      	ldr	r3, [pc, #200]	; (801048c <tcp_process+0x7dc>)
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	68db      	ldr	r3, [r3, #12]
 80103c6:	4a31      	ldr	r2, [pc, #196]	; (801048c <tcp_process+0x7dc>)
 80103c8:	6013      	str	r3, [r2, #0]
 80103ca:	e013      	b.n	80103f4 <tcp_process+0x744>
 80103cc:	4b2f      	ldr	r3, [pc, #188]	; (801048c <tcp_process+0x7dc>)
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	60fb      	str	r3, [r7, #12]
 80103d2:	e00c      	b.n	80103ee <tcp_process+0x73e>
 80103d4:	68fb      	ldr	r3, [r7, #12]
 80103d6:	68db      	ldr	r3, [r3, #12]
 80103d8:	687a      	ldr	r2, [r7, #4]
 80103da:	429a      	cmp	r2, r3
 80103dc:	d104      	bne.n	80103e8 <tcp_process+0x738>
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	68da      	ldr	r2, [r3, #12]
 80103e2:	68fb      	ldr	r3, [r7, #12]
 80103e4:	60da      	str	r2, [r3, #12]
 80103e6:	e005      	b.n	80103f4 <tcp_process+0x744>
 80103e8:	68fb      	ldr	r3, [r7, #12]
 80103ea:	68db      	ldr	r3, [r3, #12]
 80103ec:	60fb      	str	r3, [r7, #12]
 80103ee:	68fb      	ldr	r3, [r7, #12]
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d1ef      	bne.n	80103d4 <tcp_process+0x724>
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	2200      	movs	r2, #0
 80103f8:	60da      	str	r2, [r3, #12]
 80103fa:	4b1f      	ldr	r3, [pc, #124]	; (8010478 <tcp_process+0x7c8>)
 80103fc:	2201      	movs	r2, #1
 80103fe:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	220a      	movs	r2, #10
 8010404:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8010406:	4b1d      	ldr	r3, [pc, #116]	; (801047c <tcp_process+0x7cc>)
 8010408:	681a      	ldr	r2, [r3, #0]
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	60da      	str	r2, [r3, #12]
 801040e:	4a1b      	ldr	r2, [pc, #108]	; (801047c <tcp_process+0x7cc>)
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	6013      	str	r3, [r2, #0]
 8010414:	f002 fc46 	bl	8012ca4 <tcp_timer_needed>
      }
      break;
 8010418:	e026      	b.n	8010468 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801041a:	6878      	ldr	r0, [r7, #4]
 801041c:	f000 f93c 	bl	8010698 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8010420:	4b17      	ldr	r3, [pc, #92]	; (8010480 <tcp_process+0x7d0>)
 8010422:	781b      	ldrb	r3, [r3, #0]
 8010424:	f003 0310 	and.w	r3, r3, #16
 8010428:	2b00      	cmp	r3, #0
 801042a:	d01f      	beq.n	801046c <tcp_process+0x7bc>
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010430:	4b14      	ldr	r3, [pc, #80]	; (8010484 <tcp_process+0x7d4>)
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	429a      	cmp	r2, r3
 8010436:	d119      	bne.n	801046c <tcp_process+0x7bc>
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801043c:	2b00      	cmp	r3, #0
 801043e:	d115      	bne.n	801046c <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8010440:	4b11      	ldr	r3, [pc, #68]	; (8010488 <tcp_process+0x7d8>)
 8010442:	781b      	ldrb	r3, [r3, #0]
 8010444:	f043 0310 	orr.w	r3, r3, #16
 8010448:	b2da      	uxtb	r2, r3
 801044a:	4b0f      	ldr	r3, [pc, #60]	; (8010488 <tcp_process+0x7d8>)
 801044c:	701a      	strb	r2, [r3, #0]
      }
      break;
 801044e:	e00d      	b.n	801046c <tcp_process+0x7bc>
    default:
      break;
 8010450:	bf00      	nop
 8010452:	e00c      	b.n	801046e <tcp_process+0x7be>
      break;
 8010454:	bf00      	nop
 8010456:	e00a      	b.n	801046e <tcp_process+0x7be>
      break;
 8010458:	bf00      	nop
 801045a:	e008      	b.n	801046e <tcp_process+0x7be>
      break;
 801045c:	bf00      	nop
 801045e:	e006      	b.n	801046e <tcp_process+0x7be>
      break;
 8010460:	bf00      	nop
 8010462:	e004      	b.n	801046e <tcp_process+0x7be>
      break;
 8010464:	bf00      	nop
 8010466:	e002      	b.n	801046e <tcp_process+0x7be>
      break;
 8010468:	bf00      	nop
 801046a:	e000      	b.n	801046e <tcp_process+0x7be>
      break;
 801046c:	bf00      	nop
  }
  return ERR_OK;
 801046e:	2300      	movs	r3, #0
}
 8010470:	4618      	mov	r0, r3
 8010472:	3724      	adds	r7, #36	; 0x24
 8010474:	46bd      	mov	sp, r7
 8010476:	bd90      	pop	{r4, r7, pc}
 8010478:	20006ec4 	.word	0x20006ec4
 801047c:	20006ed8 	.word	0x20006ed8
 8010480:	200004c4 	.word	0x200004c4
 8010484:	200004bc 	.word	0x200004bc
 8010488:	200004c5 	.word	0x200004c5
 801048c:	20006ec8 	.word	0x20006ec8

08010490 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8010490:	b590      	push	{r4, r7, lr}
 8010492:	b085      	sub	sp, #20
 8010494:	af00      	add	r7, sp, #0
 8010496:	6078      	str	r0, [r7, #4]
 8010498:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	2b00      	cmp	r3, #0
 801049e:	d106      	bne.n	80104ae <tcp_oos_insert_segment+0x1e>
 80104a0:	4b3b      	ldr	r3, [pc, #236]	; (8010590 <tcp_oos_insert_segment+0x100>)
 80104a2:	f240 421f 	movw	r2, #1055	; 0x41f
 80104a6:	493b      	ldr	r1, [pc, #236]	; (8010594 <tcp_oos_insert_segment+0x104>)
 80104a8:	483b      	ldr	r0, [pc, #236]	; (8010598 <tcp_oos_insert_segment+0x108>)
 80104aa:	f008 f885 	bl	80185b8 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	68db      	ldr	r3, [r3, #12]
 80104b2:	899b      	ldrh	r3, [r3, #12]
 80104b4:	b29b      	uxth	r3, r3
 80104b6:	4618      	mov	r0, r3
 80104b8:	f7fb fd64 	bl	800bf84 <lwip_htons>
 80104bc:	4603      	mov	r3, r0
 80104be:	b2db      	uxtb	r3, r3
 80104c0:	f003 0301 	and.w	r3, r3, #1
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d028      	beq.n	801051a <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80104c8:	6838      	ldr	r0, [r7, #0]
 80104ca:	f7fe fa65 	bl	800e998 <tcp_segs_free>
    next = NULL;
 80104ce:	2300      	movs	r3, #0
 80104d0:	603b      	str	r3, [r7, #0]
 80104d2:	e056      	b.n	8010582 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80104d4:	683b      	ldr	r3, [r7, #0]
 80104d6:	68db      	ldr	r3, [r3, #12]
 80104d8:	899b      	ldrh	r3, [r3, #12]
 80104da:	b29b      	uxth	r3, r3
 80104dc:	4618      	mov	r0, r3
 80104de:	f7fb fd51 	bl	800bf84 <lwip_htons>
 80104e2:	4603      	mov	r3, r0
 80104e4:	b2db      	uxtb	r3, r3
 80104e6:	f003 0301 	and.w	r3, r3, #1
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d00d      	beq.n	801050a <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	68db      	ldr	r3, [r3, #12]
 80104f2:	899b      	ldrh	r3, [r3, #12]
 80104f4:	b29c      	uxth	r4, r3
 80104f6:	2001      	movs	r0, #1
 80104f8:	f7fb fd44 	bl	800bf84 <lwip_htons>
 80104fc:	4603      	mov	r3, r0
 80104fe:	461a      	mov	r2, r3
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	68db      	ldr	r3, [r3, #12]
 8010504:	4322      	orrs	r2, r4
 8010506:	b292      	uxth	r2, r2
 8010508:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801050a:	683b      	ldr	r3, [r7, #0]
 801050c:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801050e:	683b      	ldr	r3, [r7, #0]
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8010514:	68f8      	ldr	r0, [r7, #12]
 8010516:	f7fe fa54 	bl	800e9c2 <tcp_seg_free>
    while (next &&
 801051a:	683b      	ldr	r3, [r7, #0]
 801051c:	2b00      	cmp	r3, #0
 801051e:	d00e      	beq.n	801053e <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	891b      	ldrh	r3, [r3, #8]
 8010524:	461a      	mov	r2, r3
 8010526:	4b1d      	ldr	r3, [pc, #116]	; (801059c <tcp_oos_insert_segment+0x10c>)
 8010528:	681b      	ldr	r3, [r3, #0]
 801052a:	441a      	add	r2, r3
 801052c:	683b      	ldr	r3, [r7, #0]
 801052e:	68db      	ldr	r3, [r3, #12]
 8010530:	685b      	ldr	r3, [r3, #4]
 8010532:	6839      	ldr	r1, [r7, #0]
 8010534:	8909      	ldrh	r1, [r1, #8]
 8010536:	440b      	add	r3, r1
 8010538:	1ad3      	subs	r3, r2, r3
    while (next &&
 801053a:	2b00      	cmp	r3, #0
 801053c:	daca      	bge.n	80104d4 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801053e:	683b      	ldr	r3, [r7, #0]
 8010540:	2b00      	cmp	r3, #0
 8010542:	d01e      	beq.n	8010582 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	891b      	ldrh	r3, [r3, #8]
 8010548:	461a      	mov	r2, r3
 801054a:	4b14      	ldr	r3, [pc, #80]	; (801059c <tcp_oos_insert_segment+0x10c>)
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	441a      	add	r2, r3
 8010550:	683b      	ldr	r3, [r7, #0]
 8010552:	68db      	ldr	r3, [r3, #12]
 8010554:	685b      	ldr	r3, [r3, #4]
 8010556:	1ad3      	subs	r3, r2, r3
    if (next &&
 8010558:	2b00      	cmp	r3, #0
 801055a:	dd12      	ble.n	8010582 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801055c:	683b      	ldr	r3, [r7, #0]
 801055e:	68db      	ldr	r3, [r3, #12]
 8010560:	685b      	ldr	r3, [r3, #4]
 8010562:	b29a      	uxth	r2, r3
 8010564:	4b0d      	ldr	r3, [pc, #52]	; (801059c <tcp_oos_insert_segment+0x10c>)
 8010566:	681b      	ldr	r3, [r3, #0]
 8010568:	b29b      	uxth	r3, r3
 801056a:	1ad3      	subs	r3, r2, r3
 801056c:	b29a      	uxth	r2, r3
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	685a      	ldr	r2, [r3, #4]
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	891b      	ldrh	r3, [r3, #8]
 801057a:	4619      	mov	r1, r3
 801057c:	4610      	mov	r0, r2
 801057e:	f7fc fe17 	bl	800d1b0 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	683a      	ldr	r2, [r7, #0]
 8010586:	601a      	str	r2, [r3, #0]
}
 8010588:	bf00      	nop
 801058a:	3714      	adds	r7, #20
 801058c:	46bd      	mov	sp, r7
 801058e:	bd90      	pop	{r4, r7, pc}
 8010590:	0801ecc4 	.word	0x0801ecc4
 8010594:	0801ef84 	.word	0x0801ef84
 8010598:	0801ed10 	.word	0x0801ed10
 801059c:	200004b8 	.word	0x200004b8

080105a0 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80105a0:	b5b0      	push	{r4, r5, r7, lr}
 80105a2:	b086      	sub	sp, #24
 80105a4:	af00      	add	r7, sp, #0
 80105a6:	60f8      	str	r0, [r7, #12]
 80105a8:	60b9      	str	r1, [r7, #8]
 80105aa:	607a      	str	r2, [r7, #4]
 80105ac:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 80105ae:	e03e      	b.n	801062e <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 80105b0:	68bb      	ldr	r3, [r7, #8]
 80105b2:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 80105b4:	68bb      	ldr	r3, [r7, #8]
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 80105ba:	697b      	ldr	r3, [r7, #20]
 80105bc:	685b      	ldr	r3, [r3, #4]
 80105be:	4618      	mov	r0, r3
 80105c0:	f7fd f804 	bl	800d5cc <pbuf_clen>
 80105c4:	4603      	mov	r3, r0
 80105c6:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80105c8:	68fb      	ldr	r3, [r7, #12]
 80105ca:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80105ce:	8a7a      	ldrh	r2, [r7, #18]
 80105d0:	429a      	cmp	r2, r3
 80105d2:	d906      	bls.n	80105e2 <tcp_free_acked_segments+0x42>
 80105d4:	4b2a      	ldr	r3, [pc, #168]	; (8010680 <tcp_free_acked_segments+0xe0>)
 80105d6:	f240 4257 	movw	r2, #1111	; 0x457
 80105da:	492a      	ldr	r1, [pc, #168]	; (8010684 <tcp_free_acked_segments+0xe4>)
 80105dc:	482a      	ldr	r0, [pc, #168]	; (8010688 <tcp_free_acked_segments+0xe8>)
 80105de:	f007 ffeb 	bl	80185b8 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80105e2:	68fb      	ldr	r3, [r7, #12]
 80105e4:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 80105e8:	8a7b      	ldrh	r3, [r7, #18]
 80105ea:	1ad3      	subs	r3, r2, r3
 80105ec:	b29a      	uxth	r2, r3
 80105ee:	68fb      	ldr	r3, [r7, #12]
 80105f0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80105f4:	697b      	ldr	r3, [r7, #20]
 80105f6:	891a      	ldrh	r2, [r3, #8]
 80105f8:	4b24      	ldr	r3, [pc, #144]	; (801068c <tcp_free_acked_segments+0xec>)
 80105fa:	881b      	ldrh	r3, [r3, #0]
 80105fc:	4413      	add	r3, r2
 80105fe:	b29a      	uxth	r2, r3
 8010600:	4b22      	ldr	r3, [pc, #136]	; (801068c <tcp_free_acked_segments+0xec>)
 8010602:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8010604:	6978      	ldr	r0, [r7, #20]
 8010606:	f7fe f9dc 	bl	800e9c2 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010610:	2b00      	cmp	r3, #0
 8010612:	d00c      	beq.n	801062e <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8010614:	68bb      	ldr	r3, [r7, #8]
 8010616:	2b00      	cmp	r3, #0
 8010618:	d109      	bne.n	801062e <tcp_free_acked_segments+0x8e>
 801061a:	683b      	ldr	r3, [r7, #0]
 801061c:	2b00      	cmp	r3, #0
 801061e:	d106      	bne.n	801062e <tcp_free_acked_segments+0x8e>
 8010620:	4b17      	ldr	r3, [pc, #92]	; (8010680 <tcp_free_acked_segments+0xe0>)
 8010622:	f240 4261 	movw	r2, #1121	; 0x461
 8010626:	491a      	ldr	r1, [pc, #104]	; (8010690 <tcp_free_acked_segments+0xf0>)
 8010628:	4817      	ldr	r0, [pc, #92]	; (8010688 <tcp_free_acked_segments+0xe8>)
 801062a:	f007 ffc5 	bl	80185b8 <iprintf>
  while (seg_list != NULL &&
 801062e:	68bb      	ldr	r3, [r7, #8]
 8010630:	2b00      	cmp	r3, #0
 8010632:	d020      	beq.n	8010676 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8010634:	68bb      	ldr	r3, [r7, #8]
 8010636:	68db      	ldr	r3, [r3, #12]
 8010638:	685b      	ldr	r3, [r3, #4]
 801063a:	4618      	mov	r0, r3
 801063c:	f7fb fcb7 	bl	800bfae <lwip_htonl>
 8010640:	4604      	mov	r4, r0
 8010642:	68bb      	ldr	r3, [r7, #8]
 8010644:	891b      	ldrh	r3, [r3, #8]
 8010646:	461d      	mov	r5, r3
 8010648:	68bb      	ldr	r3, [r7, #8]
 801064a:	68db      	ldr	r3, [r3, #12]
 801064c:	899b      	ldrh	r3, [r3, #12]
 801064e:	b29b      	uxth	r3, r3
 8010650:	4618      	mov	r0, r3
 8010652:	f7fb fc97 	bl	800bf84 <lwip_htons>
 8010656:	4603      	mov	r3, r0
 8010658:	b2db      	uxtb	r3, r3
 801065a:	f003 0303 	and.w	r3, r3, #3
 801065e:	2b00      	cmp	r3, #0
 8010660:	d001      	beq.n	8010666 <tcp_free_acked_segments+0xc6>
 8010662:	2301      	movs	r3, #1
 8010664:	e000      	b.n	8010668 <tcp_free_acked_segments+0xc8>
 8010666:	2300      	movs	r3, #0
 8010668:	442b      	add	r3, r5
 801066a:	18e2      	adds	r2, r4, r3
 801066c:	4b09      	ldr	r3, [pc, #36]	; (8010694 <tcp_free_acked_segments+0xf4>)
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8010672:	2b00      	cmp	r3, #0
 8010674:	dd9c      	ble.n	80105b0 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8010676:	68bb      	ldr	r3, [r7, #8]
}
 8010678:	4618      	mov	r0, r3
 801067a:	3718      	adds	r7, #24
 801067c:	46bd      	mov	sp, r7
 801067e:	bdb0      	pop	{r4, r5, r7, pc}
 8010680:	0801ecc4 	.word	0x0801ecc4
 8010684:	0801efac 	.word	0x0801efac
 8010688:	0801ed10 	.word	0x0801ed10
 801068c:	200004c0 	.word	0x200004c0
 8010690:	0801efd4 	.word	0x0801efd4
 8010694:	200004bc 	.word	0x200004bc

08010698 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8010698:	b5b0      	push	{r4, r5, r7, lr}
 801069a:	b094      	sub	sp, #80	; 0x50
 801069c:	af00      	add	r7, sp, #0
 801069e:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80106a0:	2300      	movs	r3, #0
 80106a2:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d106      	bne.n	80106b8 <tcp_receive+0x20>
 80106aa:	4ba6      	ldr	r3, [pc, #664]	; (8010944 <tcp_receive+0x2ac>)
 80106ac:	f240 427b 	movw	r2, #1147	; 0x47b
 80106b0:	49a5      	ldr	r1, [pc, #660]	; (8010948 <tcp_receive+0x2b0>)
 80106b2:	48a6      	ldr	r0, [pc, #664]	; (801094c <tcp_receive+0x2b4>)
 80106b4:	f007 ff80 	bl	80185b8 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	7d1b      	ldrb	r3, [r3, #20]
 80106bc:	2b03      	cmp	r3, #3
 80106be:	d806      	bhi.n	80106ce <tcp_receive+0x36>
 80106c0:	4ba0      	ldr	r3, [pc, #640]	; (8010944 <tcp_receive+0x2ac>)
 80106c2:	f240 427c 	movw	r2, #1148	; 0x47c
 80106c6:	49a2      	ldr	r1, [pc, #648]	; (8010950 <tcp_receive+0x2b8>)
 80106c8:	48a0      	ldr	r0, [pc, #640]	; (801094c <tcp_receive+0x2b4>)
 80106ca:	f007 ff75 	bl	80185b8 <iprintf>

  if (flags & TCP_ACK) {
 80106ce:	4ba1      	ldr	r3, [pc, #644]	; (8010954 <tcp_receive+0x2bc>)
 80106d0:	781b      	ldrb	r3, [r3, #0]
 80106d2:	f003 0310 	and.w	r3, r3, #16
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	f000 8263 	beq.w	8010ba2 <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80106e2:	461a      	mov	r2, r3
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80106e8:	4413      	add	r3, r2
 80106ea:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80106f0:	4b99      	ldr	r3, [pc, #612]	; (8010958 <tcp_receive+0x2c0>)
 80106f2:	681b      	ldr	r3, [r3, #0]
 80106f4:	1ad3      	subs	r3, r2, r3
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	db1b      	blt.n	8010732 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80106fe:	4b96      	ldr	r3, [pc, #600]	; (8010958 <tcp_receive+0x2c0>)
 8010700:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8010702:	429a      	cmp	r2, r3
 8010704:	d106      	bne.n	8010714 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801070a:	4b94      	ldr	r3, [pc, #592]	; (801095c <tcp_receive+0x2c4>)
 801070c:	681b      	ldr	r3, [r3, #0]
 801070e:	1ad3      	subs	r3, r2, r3
 8010710:	2b00      	cmp	r3, #0
 8010712:	db0e      	blt.n	8010732 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8010718:	4b90      	ldr	r3, [pc, #576]	; (801095c <tcp_receive+0x2c4>)
 801071a:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801071c:	429a      	cmp	r2, r3
 801071e:	d125      	bne.n	801076c <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010720:	4b8f      	ldr	r3, [pc, #572]	; (8010960 <tcp_receive+0x2c8>)
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	89db      	ldrh	r3, [r3, #14]
 8010726:	b29a      	uxth	r2, r3
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801072e:	429a      	cmp	r2, r3
 8010730:	d91c      	bls.n	801076c <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8010732:	4b8b      	ldr	r3, [pc, #556]	; (8010960 <tcp_receive+0x2c8>)
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	89db      	ldrh	r3, [r3, #14]
 8010738:	b29a      	uxth	r2, r3
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801074c:	429a      	cmp	r2, r3
 801074e:	d205      	bcs.n	801075c <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 801075c:	4b7e      	ldr	r3, [pc, #504]	; (8010958 <tcp_receive+0x2c0>)
 801075e:	681a      	ldr	r2, [r3, #0]
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8010764:	4b7d      	ldr	r3, [pc, #500]	; (801095c <tcp_receive+0x2c4>)
 8010766:	681a      	ldr	r2, [r3, #0]
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801076c:	4b7b      	ldr	r3, [pc, #492]	; (801095c <tcp_receive+0x2c4>)
 801076e:	681a      	ldr	r2, [r3, #0]
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010774:	1ad3      	subs	r3, r2, r3
 8010776:	2b00      	cmp	r3, #0
 8010778:	dc58      	bgt.n	801082c <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 801077a:	4b7a      	ldr	r3, [pc, #488]	; (8010964 <tcp_receive+0x2cc>)
 801077c:	881b      	ldrh	r3, [r3, #0]
 801077e:	2b00      	cmp	r3, #0
 8010780:	d14b      	bne.n	801081a <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010786:	687a      	ldr	r2, [r7, #4]
 8010788:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 801078c:	4413      	add	r3, r2
 801078e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010790:	429a      	cmp	r2, r3
 8010792:	d142      	bne.n	801081a <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801079a:	2b00      	cmp	r3, #0
 801079c:	db3d      	blt.n	801081a <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80107a2:	4b6e      	ldr	r3, [pc, #440]	; (801095c <tcp_receive+0x2c4>)
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	429a      	cmp	r2, r3
 80107a8:	d137      	bne.n	801081a <tcp_receive+0x182>
              found_dupack = 1;
 80107aa:	2301      	movs	r3, #1
 80107ac:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80107b4:	2bff      	cmp	r3, #255	; 0xff
 80107b6:	d007      	beq.n	80107c8 <tcp_receive+0x130>
                ++pcb->dupacks;
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80107be:	3301      	adds	r3, #1
 80107c0:	b2da      	uxtb	r2, r3
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80107ce:	2b03      	cmp	r3, #3
 80107d0:	d91b      	bls.n	801080a <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80107dc:	4413      	add	r3, r2
 80107de:	b29a      	uxth	r2, r3
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80107e6:	429a      	cmp	r2, r3
 80107e8:	d30a      	bcc.n	8010800 <tcp_receive+0x168>
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80107f4:	4413      	add	r3, r2
 80107f6:	b29a      	uxth	r2, r3
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80107fe:	e004      	b.n	801080a <tcp_receive+0x172>
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010806:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010810:	2b02      	cmp	r3, #2
 8010812:	d902      	bls.n	801081a <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8010814:	6878      	ldr	r0, [r7, #4]
 8010816:	f001 fee9 	bl	80125ec <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 801081a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801081c:	2b00      	cmp	r3, #0
 801081e:	f040 8160 	bne.w	8010ae2 <tcp_receive+0x44a>
        pcb->dupacks = 0;
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	2200      	movs	r2, #0
 8010826:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 801082a:	e15a      	b.n	8010ae2 <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801082c:	4b4b      	ldr	r3, [pc, #300]	; (801095c <tcp_receive+0x2c4>)
 801082e:	681a      	ldr	r2, [r3, #0]
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010834:	1ad3      	subs	r3, r2, r3
 8010836:	3b01      	subs	r3, #1
 8010838:	2b00      	cmp	r3, #0
 801083a:	f2c0 814d 	blt.w	8010ad8 <tcp_receive+0x440>
 801083e:	4b47      	ldr	r3, [pc, #284]	; (801095c <tcp_receive+0x2c4>)
 8010840:	681a      	ldr	r2, [r3, #0]
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010846:	1ad3      	subs	r3, r2, r3
 8010848:	2b00      	cmp	r3, #0
 801084a:	f300 8145 	bgt.w	8010ad8 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	8b5b      	ldrh	r3, [r3, #26]
 8010852:	f003 0304 	and.w	r3, r3, #4
 8010856:	2b00      	cmp	r3, #0
 8010858:	d010      	beq.n	801087c <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	8b5b      	ldrh	r3, [r3, #26]
 801085e:	f023 0304 	bic.w	r3, r3, #4
 8010862:	b29a      	uxth	r2, r3
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	2200      	movs	r2, #0
 8010878:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	2200      	movs	r2, #0
 8010880:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801088a:	10db      	asrs	r3, r3, #3
 801088c:	b21b      	sxth	r3, r3
 801088e:	b29a      	uxth	r2, r3
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8010896:	b29b      	uxth	r3, r3
 8010898:	4413      	add	r3, r2
 801089a:	b29b      	uxth	r3, r3
 801089c:	b21a      	sxth	r2, r3
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 80108a4:	4b2d      	ldr	r3, [pc, #180]	; (801095c <tcp_receive+0x2c4>)
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	b29a      	uxth	r2, r3
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80108ae:	b29b      	uxth	r3, r3
 80108b0:	1ad3      	subs	r3, r2, r3
 80108b2:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	2200      	movs	r2, #0
 80108b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 80108bc:	4b27      	ldr	r3, [pc, #156]	; (801095c <tcp_receive+0x2c4>)
 80108be:	681a      	ldr	r2, [r3, #0]
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	7d1b      	ldrb	r3, [r3, #20]
 80108c8:	2b03      	cmp	r3, #3
 80108ca:	f240 8096 	bls.w	80109fa <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80108da:	429a      	cmp	r2, r3
 80108dc:	d244      	bcs.n	8010968 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	8b5b      	ldrh	r3, [r3, #26]
 80108e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d001      	beq.n	80108ee <tcp_receive+0x256>
 80108ea:	2301      	movs	r3, #1
 80108ec:	e000      	b.n	80108f0 <tcp_receive+0x258>
 80108ee:	2302      	movs	r3, #2
 80108f0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80108f4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80108f8:	b29a      	uxth	r2, r3
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80108fe:	fb12 f303 	smulbb	r3, r2, r3
 8010902:	b29b      	uxth	r3, r3
 8010904:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010906:	4293      	cmp	r3, r2
 8010908:	bf28      	it	cs
 801090a:	4613      	movcs	r3, r2
 801090c:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010914:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010916:	4413      	add	r3, r2
 8010918:	b29a      	uxth	r2, r3
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8010920:	429a      	cmp	r2, r3
 8010922:	d309      	bcc.n	8010938 <tcp_receive+0x2a0>
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801092a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801092c:	4413      	add	r3, r2
 801092e:	b29a      	uxth	r2, r3
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8010936:	e060      	b.n	80109fa <tcp_receive+0x362>
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801093e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8010942:	e05a      	b.n	80109fa <tcp_receive+0x362>
 8010944:	0801ecc4 	.word	0x0801ecc4
 8010948:	0801eff4 	.word	0x0801eff4
 801094c:	0801ed10 	.word	0x0801ed10
 8010950:	0801f010 	.word	0x0801f010
 8010954:	200004c4 	.word	0x200004c4
 8010958:	200004b8 	.word	0x200004b8
 801095c:	200004bc 	.word	0x200004bc
 8010960:	200004a8 	.word	0x200004a8
 8010964:	200004c2 	.word	0x200004c2
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801096e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010970:	4413      	add	r3, r2
 8010972:	b29a      	uxth	r2, r3
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801097a:	429a      	cmp	r2, r3
 801097c:	d309      	bcc.n	8010992 <tcp_receive+0x2fa>
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8010984:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010986:	4413      	add	r3, r2
 8010988:	b29a      	uxth	r2, r3
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8010990:	e004      	b.n	801099c <tcp_receive+0x304>
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010998:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80109a8:	429a      	cmp	r2, r3
 80109aa:	d326      	bcc.n	80109fa <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80109b8:	1ad3      	subs	r3, r2, r3
 80109ba:	b29a      	uxth	r2, r3
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80109cc:	4413      	add	r3, r2
 80109ce:	b29a      	uxth	r2, r3
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80109d6:	429a      	cmp	r2, r3
 80109d8:	d30a      	bcc.n	80109f0 <tcp_receive+0x358>
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80109e4:	4413      	add	r3, r2
 80109e6:	b29a      	uxth	r2, r3
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80109ee:	e004      	b.n	80109fa <tcp_receive+0x362>
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80109f6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010a02:	4a98      	ldr	r2, [pc, #608]	; (8010c64 <tcp_receive+0x5cc>)
 8010a04:	6878      	ldr	r0, [r7, #4]
 8010a06:	f7ff fdcb 	bl	80105a0 <tcp_free_acked_segments>
 8010a0a:	4602      	mov	r2, r0
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010a18:	4a93      	ldr	r2, [pc, #588]	; (8010c68 <tcp_receive+0x5d0>)
 8010a1a:	6878      	ldr	r0, [r7, #4]
 8010a1c:	f7ff fdc0 	bl	80105a0 <tcp_free_acked_segments>
 8010a20:	4602      	mov	r2, r0
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d104      	bne.n	8010a38 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010a34:	861a      	strh	r2, [r3, #48]	; 0x30
 8010a36:	e002      	b.n	8010a3e <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	2200      	movs	r2, #0
 8010a3c:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	2200      	movs	r2, #0
 8010a42:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d103      	bne.n	8010a54 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	2200      	movs	r2, #0
 8010a50:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8010a5a:	4b84      	ldr	r3, [pc, #528]	; (8010c6c <tcp_receive+0x5d4>)
 8010a5c:	881b      	ldrh	r3, [r3, #0]
 8010a5e:	4413      	add	r3, r2
 8010a60:	b29a      	uxth	r2, r3
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	8b5b      	ldrh	r3, [r3, #26]
 8010a6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d035      	beq.n	8010ae0 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d118      	bne.n	8010aae <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d00c      	beq.n	8010a9e <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010a8c:	68db      	ldr	r3, [r3, #12]
 8010a8e:	685b      	ldr	r3, [r3, #4]
 8010a90:	4618      	mov	r0, r3
 8010a92:	f7fb fa8c 	bl	800bfae <lwip_htonl>
 8010a96:	4603      	mov	r3, r0
 8010a98:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	dc20      	bgt.n	8010ae0 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	8b5b      	ldrh	r3, [r3, #26]
 8010aa2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010aa6:	b29a      	uxth	r2, r3
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010aac:	e018      	b.n	8010ae0 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010ab6:	68db      	ldr	r3, [r3, #12]
 8010ab8:	685b      	ldr	r3, [r3, #4]
 8010aba:	4618      	mov	r0, r3
 8010abc:	f7fb fa77 	bl	800bfae <lwip_htonl>
 8010ac0:	4603      	mov	r3, r0
 8010ac2:	1ae3      	subs	r3, r4, r3
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	dc0b      	bgt.n	8010ae0 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	8b5b      	ldrh	r3, [r3, #26]
 8010acc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010ad0:	b29a      	uxth	r2, r3
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010ad6:	e003      	b.n	8010ae0 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8010ad8:	6878      	ldr	r0, [r7, #4]
 8010ada:	f001 ff73 	bl	80129c4 <tcp_send_empty_ack>
 8010ade:	e000      	b.n	8010ae2 <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010ae0:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d05b      	beq.n	8010ba2 <tcp_receive+0x50a>
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010aee:	4b60      	ldr	r3, [pc, #384]	; (8010c70 <tcp_receive+0x5d8>)
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	1ad3      	subs	r3, r2, r3
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	da54      	bge.n	8010ba2 <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8010af8:	4b5e      	ldr	r3, [pc, #376]	; (8010c74 <tcp_receive+0x5dc>)
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	b29a      	uxth	r2, r3
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b02:	b29b      	uxth	r3, r3
 8010b04:	1ad3      	subs	r3, r2, r3
 8010b06:	b29b      	uxth	r3, r3
 8010b08:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8010b0c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8010b16:	10db      	asrs	r3, r3, #3
 8010b18:	b21b      	sxth	r3, r3
 8010b1a:	b29b      	uxth	r3, r3
 8010b1c:	1ad3      	subs	r3, r2, r3
 8010b1e:	b29b      	uxth	r3, r3
 8010b20:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8010b2a:	b29a      	uxth	r2, r3
 8010b2c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8010b30:	4413      	add	r3, r2
 8010b32:	b29b      	uxth	r3, r3
 8010b34:	b21a      	sxth	r2, r3
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8010b3a:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	da05      	bge.n	8010b4e <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8010b42:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8010b46:	425b      	negs	r3, r3
 8010b48:	b29b      	uxth	r3, r3
 8010b4a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8010b4e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8010b58:	109b      	asrs	r3, r3, #2
 8010b5a:	b21b      	sxth	r3, r3
 8010b5c:	b29b      	uxth	r3, r3
 8010b5e:	1ad3      	subs	r3, r2, r3
 8010b60:	b29b      	uxth	r3, r3
 8010b62:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8010b6c:	b29a      	uxth	r2, r3
 8010b6e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8010b72:	4413      	add	r3, r2
 8010b74:	b29b      	uxth	r3, r3
 8010b76:	b21a      	sxth	r2, r3
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8010b82:	10db      	asrs	r3, r3, #3
 8010b84:	b21b      	sxth	r3, r3
 8010b86:	b29a      	uxth	r2, r3
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8010b8e:	b29b      	uxth	r3, r3
 8010b90:	4413      	add	r3, r2
 8010b92:	b29b      	uxth	r3, r3
 8010b94:	b21a      	sxth	r2, r3
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	2200      	movs	r2, #0
 8010ba0:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8010ba2:	4b35      	ldr	r3, [pc, #212]	; (8010c78 <tcp_receive+0x5e0>)
 8010ba4:	881b      	ldrh	r3, [r3, #0]
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	f000 84e1 	beq.w	801156e <tcp_receive+0xed6>
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	7d1b      	ldrb	r3, [r3, #20]
 8010bb0:	2b06      	cmp	r3, #6
 8010bb2:	f200 84dc 	bhi.w	801156e <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010bba:	4b30      	ldr	r3, [pc, #192]	; (8010c7c <tcp_receive+0x5e4>)
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	1ad3      	subs	r3, r2, r3
 8010bc0:	3b01      	subs	r3, #1
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	f2c0 808e 	blt.w	8010ce4 <tcp_receive+0x64c>
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010bcc:	4b2a      	ldr	r3, [pc, #168]	; (8010c78 <tcp_receive+0x5e0>)
 8010bce:	881b      	ldrh	r3, [r3, #0]
 8010bd0:	4619      	mov	r1, r3
 8010bd2:	4b2a      	ldr	r3, [pc, #168]	; (8010c7c <tcp_receive+0x5e4>)
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	440b      	add	r3, r1
 8010bd8:	1ad3      	subs	r3, r2, r3
 8010bda:	3301      	adds	r3, #1
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	f300 8081 	bgt.w	8010ce4 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8010be2:	4b27      	ldr	r3, [pc, #156]	; (8010c80 <tcp_receive+0x5e8>)
 8010be4:	685b      	ldr	r3, [r3, #4]
 8010be6:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010bec:	4b23      	ldr	r3, [pc, #140]	; (8010c7c <tcp_receive+0x5e4>)
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	1ad3      	subs	r3, r2, r3
 8010bf2:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8010bf4:	4b22      	ldr	r3, [pc, #136]	; (8010c80 <tcp_receive+0x5e8>)
 8010bf6:	685b      	ldr	r3, [r3, #4]
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d106      	bne.n	8010c0a <tcp_receive+0x572>
 8010bfc:	4b21      	ldr	r3, [pc, #132]	; (8010c84 <tcp_receive+0x5ec>)
 8010bfe:	f240 5294 	movw	r2, #1428	; 0x594
 8010c02:	4921      	ldr	r1, [pc, #132]	; (8010c88 <tcp_receive+0x5f0>)
 8010c04:	4821      	ldr	r0, [pc, #132]	; (8010c8c <tcp_receive+0x5f4>)
 8010c06:	f007 fcd7 	bl	80185b8 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8010c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c0c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8010c10:	4293      	cmp	r3, r2
 8010c12:	d906      	bls.n	8010c22 <tcp_receive+0x58a>
 8010c14:	4b1b      	ldr	r3, [pc, #108]	; (8010c84 <tcp_receive+0x5ec>)
 8010c16:	f240 5295 	movw	r2, #1429	; 0x595
 8010c1a:	491d      	ldr	r1, [pc, #116]	; (8010c90 <tcp_receive+0x5f8>)
 8010c1c:	481b      	ldr	r0, [pc, #108]	; (8010c8c <tcp_receive+0x5f4>)
 8010c1e:	f007 fccb 	bl	80185b8 <iprintf>
      off = (u16_t)off32;
 8010c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c24:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8010c28:	4b15      	ldr	r3, [pc, #84]	; (8010c80 <tcp_receive+0x5e8>)
 8010c2a:	685b      	ldr	r3, [r3, #4]
 8010c2c:	891b      	ldrh	r3, [r3, #8]
 8010c2e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8010c32:	429a      	cmp	r2, r3
 8010c34:	d906      	bls.n	8010c44 <tcp_receive+0x5ac>
 8010c36:	4b13      	ldr	r3, [pc, #76]	; (8010c84 <tcp_receive+0x5ec>)
 8010c38:	f240 5297 	movw	r2, #1431	; 0x597
 8010c3c:	4915      	ldr	r1, [pc, #84]	; (8010c94 <tcp_receive+0x5fc>)
 8010c3e:	4813      	ldr	r0, [pc, #76]	; (8010c8c <tcp_receive+0x5f4>)
 8010c40:	f007 fcba 	bl	80185b8 <iprintf>
      inseg.len -= off;
 8010c44:	4b0e      	ldr	r3, [pc, #56]	; (8010c80 <tcp_receive+0x5e8>)
 8010c46:	891a      	ldrh	r2, [r3, #8]
 8010c48:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8010c4c:	1ad3      	subs	r3, r2, r3
 8010c4e:	b29a      	uxth	r2, r3
 8010c50:	4b0b      	ldr	r3, [pc, #44]	; (8010c80 <tcp_receive+0x5e8>)
 8010c52:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8010c54:	4b0a      	ldr	r3, [pc, #40]	; (8010c80 <tcp_receive+0x5e8>)
 8010c56:	685b      	ldr	r3, [r3, #4]
 8010c58:	891a      	ldrh	r2, [r3, #8]
 8010c5a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8010c5e:	1ad3      	subs	r3, r2, r3
 8010c60:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8010c62:	e029      	b.n	8010cb8 <tcp_receive+0x620>
 8010c64:	0801f02c 	.word	0x0801f02c
 8010c68:	0801f034 	.word	0x0801f034
 8010c6c:	200004c0 	.word	0x200004c0
 8010c70:	200004bc 	.word	0x200004bc
 8010c74:	20006ecc 	.word	0x20006ecc
 8010c78:	200004c2 	.word	0x200004c2
 8010c7c:	200004b8 	.word	0x200004b8
 8010c80:	20000498 	.word	0x20000498
 8010c84:	0801ecc4 	.word	0x0801ecc4
 8010c88:	0801f03c 	.word	0x0801f03c
 8010c8c:	0801ed10 	.word	0x0801ed10
 8010c90:	0801f04c 	.word	0x0801f04c
 8010c94:	0801f05c 	.word	0x0801f05c
        off -= p->len;
 8010c98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010c9a:	895b      	ldrh	r3, [r3, #10]
 8010c9c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8010ca0:	1ad3      	subs	r3, r2, r3
 8010ca2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8010ca6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010ca8:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010caa:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8010cac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010cae:	2200      	movs	r2, #0
 8010cb0:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8010cb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010cb4:	681b      	ldr	r3, [r3, #0]
 8010cb6:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8010cb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010cba:	895b      	ldrh	r3, [r3, #10]
 8010cbc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8010cc0:	429a      	cmp	r2, r3
 8010cc2:	d8e9      	bhi.n	8010c98 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8010cc4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8010cc8:	4619      	mov	r1, r3
 8010cca:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8010ccc:	f7fc fb70 	bl	800d3b0 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010cd4:	4a91      	ldr	r2, [pc, #580]	; (8010f1c <tcp_receive+0x884>)
 8010cd6:	6013      	str	r3, [r2, #0]
 8010cd8:	4b91      	ldr	r3, [pc, #580]	; (8010f20 <tcp_receive+0x888>)
 8010cda:	68db      	ldr	r3, [r3, #12]
 8010cdc:	4a8f      	ldr	r2, [pc, #572]	; (8010f1c <tcp_receive+0x884>)
 8010cde:	6812      	ldr	r2, [r2, #0]
 8010ce0:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8010ce2:	e00d      	b.n	8010d00 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8010ce4:	4b8d      	ldr	r3, [pc, #564]	; (8010f1c <tcp_receive+0x884>)
 8010ce6:	681a      	ldr	r2, [r3, #0]
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010cec:	1ad3      	subs	r3, r2, r3
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	da06      	bge.n	8010d00 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	8b5b      	ldrh	r3, [r3, #26]
 8010cf6:	f043 0302 	orr.w	r3, r3, #2
 8010cfa:	b29a      	uxth	r2, r3
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010d00:	4b86      	ldr	r3, [pc, #536]	; (8010f1c <tcp_receive+0x884>)
 8010d02:	681a      	ldr	r2, [r3, #0]
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d08:	1ad3      	subs	r3, r2, r3
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	f2c0 842a 	blt.w	8011564 <tcp_receive+0xecc>
 8010d10:	4b82      	ldr	r3, [pc, #520]	; (8010f1c <tcp_receive+0x884>)
 8010d12:	681a      	ldr	r2, [r3, #0]
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d18:	6879      	ldr	r1, [r7, #4]
 8010d1a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010d1c:	440b      	add	r3, r1
 8010d1e:	1ad3      	subs	r3, r2, r3
 8010d20:	3301      	adds	r3, #1
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	f300 841e 	bgt.w	8011564 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010d2c:	4b7b      	ldr	r3, [pc, #492]	; (8010f1c <tcp_receive+0x884>)
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	429a      	cmp	r2, r3
 8010d32:	f040 829a 	bne.w	801126a <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8010d36:	4b7a      	ldr	r3, [pc, #488]	; (8010f20 <tcp_receive+0x888>)
 8010d38:	891c      	ldrh	r4, [r3, #8]
 8010d3a:	4b79      	ldr	r3, [pc, #484]	; (8010f20 <tcp_receive+0x888>)
 8010d3c:	68db      	ldr	r3, [r3, #12]
 8010d3e:	899b      	ldrh	r3, [r3, #12]
 8010d40:	b29b      	uxth	r3, r3
 8010d42:	4618      	mov	r0, r3
 8010d44:	f7fb f91e 	bl	800bf84 <lwip_htons>
 8010d48:	4603      	mov	r3, r0
 8010d4a:	b2db      	uxtb	r3, r3
 8010d4c:	f003 0303 	and.w	r3, r3, #3
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d001      	beq.n	8010d58 <tcp_receive+0x6c0>
 8010d54:	2301      	movs	r3, #1
 8010d56:	e000      	b.n	8010d5a <tcp_receive+0x6c2>
 8010d58:	2300      	movs	r3, #0
 8010d5a:	4423      	add	r3, r4
 8010d5c:	b29a      	uxth	r2, r3
 8010d5e:	4b71      	ldr	r3, [pc, #452]	; (8010f24 <tcp_receive+0x88c>)
 8010d60:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8010d66:	4b6f      	ldr	r3, [pc, #444]	; (8010f24 <tcp_receive+0x88c>)
 8010d68:	881b      	ldrh	r3, [r3, #0]
 8010d6a:	429a      	cmp	r2, r3
 8010d6c:	d275      	bcs.n	8010e5a <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010d6e:	4b6c      	ldr	r3, [pc, #432]	; (8010f20 <tcp_receive+0x888>)
 8010d70:	68db      	ldr	r3, [r3, #12]
 8010d72:	899b      	ldrh	r3, [r3, #12]
 8010d74:	b29b      	uxth	r3, r3
 8010d76:	4618      	mov	r0, r3
 8010d78:	f7fb f904 	bl	800bf84 <lwip_htons>
 8010d7c:	4603      	mov	r3, r0
 8010d7e:	b2db      	uxtb	r3, r3
 8010d80:	f003 0301 	and.w	r3, r3, #1
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d01f      	beq.n	8010dc8 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8010d88:	4b65      	ldr	r3, [pc, #404]	; (8010f20 <tcp_receive+0x888>)
 8010d8a:	68db      	ldr	r3, [r3, #12]
 8010d8c:	899b      	ldrh	r3, [r3, #12]
 8010d8e:	b29b      	uxth	r3, r3
 8010d90:	b21b      	sxth	r3, r3
 8010d92:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8010d96:	b21c      	sxth	r4, r3
 8010d98:	4b61      	ldr	r3, [pc, #388]	; (8010f20 <tcp_receive+0x888>)
 8010d9a:	68db      	ldr	r3, [r3, #12]
 8010d9c:	899b      	ldrh	r3, [r3, #12]
 8010d9e:	b29b      	uxth	r3, r3
 8010da0:	4618      	mov	r0, r3
 8010da2:	f7fb f8ef 	bl	800bf84 <lwip_htons>
 8010da6:	4603      	mov	r3, r0
 8010da8:	b2db      	uxtb	r3, r3
 8010daa:	b29b      	uxth	r3, r3
 8010dac:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8010db0:	b29b      	uxth	r3, r3
 8010db2:	4618      	mov	r0, r3
 8010db4:	f7fb f8e6 	bl	800bf84 <lwip_htons>
 8010db8:	4603      	mov	r3, r0
 8010dba:	b21b      	sxth	r3, r3
 8010dbc:	4323      	orrs	r3, r4
 8010dbe:	b21a      	sxth	r2, r3
 8010dc0:	4b57      	ldr	r3, [pc, #348]	; (8010f20 <tcp_receive+0x888>)
 8010dc2:	68db      	ldr	r3, [r3, #12]
 8010dc4:	b292      	uxth	r2, r2
 8010dc6:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8010dcc:	4b54      	ldr	r3, [pc, #336]	; (8010f20 <tcp_receive+0x888>)
 8010dce:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8010dd0:	4b53      	ldr	r3, [pc, #332]	; (8010f20 <tcp_receive+0x888>)
 8010dd2:	68db      	ldr	r3, [r3, #12]
 8010dd4:	899b      	ldrh	r3, [r3, #12]
 8010dd6:	b29b      	uxth	r3, r3
 8010dd8:	4618      	mov	r0, r3
 8010dda:	f7fb f8d3 	bl	800bf84 <lwip_htons>
 8010dde:	4603      	mov	r3, r0
 8010de0:	b2db      	uxtb	r3, r3
 8010de2:	f003 0302 	and.w	r3, r3, #2
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d005      	beq.n	8010df6 <tcp_receive+0x75e>
            inseg.len -= 1;
 8010dea:	4b4d      	ldr	r3, [pc, #308]	; (8010f20 <tcp_receive+0x888>)
 8010dec:	891b      	ldrh	r3, [r3, #8]
 8010dee:	3b01      	subs	r3, #1
 8010df0:	b29a      	uxth	r2, r3
 8010df2:	4b4b      	ldr	r3, [pc, #300]	; (8010f20 <tcp_receive+0x888>)
 8010df4:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8010df6:	4b4a      	ldr	r3, [pc, #296]	; (8010f20 <tcp_receive+0x888>)
 8010df8:	685b      	ldr	r3, [r3, #4]
 8010dfa:	4a49      	ldr	r2, [pc, #292]	; (8010f20 <tcp_receive+0x888>)
 8010dfc:	8912      	ldrh	r2, [r2, #8]
 8010dfe:	4611      	mov	r1, r2
 8010e00:	4618      	mov	r0, r3
 8010e02:	f7fc f9d5 	bl	800d1b0 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8010e06:	4b46      	ldr	r3, [pc, #280]	; (8010f20 <tcp_receive+0x888>)
 8010e08:	891c      	ldrh	r4, [r3, #8]
 8010e0a:	4b45      	ldr	r3, [pc, #276]	; (8010f20 <tcp_receive+0x888>)
 8010e0c:	68db      	ldr	r3, [r3, #12]
 8010e0e:	899b      	ldrh	r3, [r3, #12]
 8010e10:	b29b      	uxth	r3, r3
 8010e12:	4618      	mov	r0, r3
 8010e14:	f7fb f8b6 	bl	800bf84 <lwip_htons>
 8010e18:	4603      	mov	r3, r0
 8010e1a:	b2db      	uxtb	r3, r3
 8010e1c:	f003 0303 	and.w	r3, r3, #3
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d001      	beq.n	8010e28 <tcp_receive+0x790>
 8010e24:	2301      	movs	r3, #1
 8010e26:	e000      	b.n	8010e2a <tcp_receive+0x792>
 8010e28:	2300      	movs	r3, #0
 8010e2a:	4423      	add	r3, r4
 8010e2c:	b29a      	uxth	r2, r3
 8010e2e:	4b3d      	ldr	r3, [pc, #244]	; (8010f24 <tcp_receive+0x88c>)
 8010e30:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010e32:	4b3c      	ldr	r3, [pc, #240]	; (8010f24 <tcp_receive+0x88c>)
 8010e34:	881b      	ldrh	r3, [r3, #0]
 8010e36:	461a      	mov	r2, r3
 8010e38:	4b38      	ldr	r3, [pc, #224]	; (8010f1c <tcp_receive+0x884>)
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	441a      	add	r2, r3
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010e42:	6879      	ldr	r1, [r7, #4]
 8010e44:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010e46:	440b      	add	r3, r1
 8010e48:	429a      	cmp	r2, r3
 8010e4a:	d006      	beq.n	8010e5a <tcp_receive+0x7c2>
 8010e4c:	4b36      	ldr	r3, [pc, #216]	; (8010f28 <tcp_receive+0x890>)
 8010e4e:	f240 52cb 	movw	r2, #1483	; 0x5cb
 8010e52:	4936      	ldr	r1, [pc, #216]	; (8010f2c <tcp_receive+0x894>)
 8010e54:	4836      	ldr	r0, [pc, #216]	; (8010f30 <tcp_receive+0x898>)
 8010e56:	f007 fbaf 	bl	80185b8 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	f000 80e7 	beq.w	8011032 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010e64:	4b2e      	ldr	r3, [pc, #184]	; (8010f20 <tcp_receive+0x888>)
 8010e66:	68db      	ldr	r3, [r3, #12]
 8010e68:	899b      	ldrh	r3, [r3, #12]
 8010e6a:	b29b      	uxth	r3, r3
 8010e6c:	4618      	mov	r0, r3
 8010e6e:	f7fb f889 	bl	800bf84 <lwip_htons>
 8010e72:	4603      	mov	r3, r0
 8010e74:	b2db      	uxtb	r3, r3
 8010e76:	f003 0301 	and.w	r3, r3, #1
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d010      	beq.n	8010ea0 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8010e7e:	e00a      	b.n	8010e96 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010e84:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010e8a:	681a      	ldr	r2, [r3, #0]
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8010e90:	68f8      	ldr	r0, [r7, #12]
 8010e92:	f7fd fd96 	bl	800e9c2 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d1f0      	bne.n	8010e80 <tcp_receive+0x7e8>
 8010e9e:	e0c8      	b.n	8011032 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010ea4:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8010ea6:	e052      	b.n	8010f4e <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010ea8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010eaa:	68db      	ldr	r3, [r3, #12]
 8010eac:	899b      	ldrh	r3, [r3, #12]
 8010eae:	b29b      	uxth	r3, r3
 8010eb0:	4618      	mov	r0, r3
 8010eb2:	f7fb f867 	bl	800bf84 <lwip_htons>
 8010eb6:	4603      	mov	r3, r0
 8010eb8:	b2db      	uxtb	r3, r3
 8010eba:	f003 0301 	and.w	r3, r3, #1
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d03d      	beq.n	8010f3e <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8010ec2:	4b17      	ldr	r3, [pc, #92]	; (8010f20 <tcp_receive+0x888>)
 8010ec4:	68db      	ldr	r3, [r3, #12]
 8010ec6:	899b      	ldrh	r3, [r3, #12]
 8010ec8:	b29b      	uxth	r3, r3
 8010eca:	4618      	mov	r0, r3
 8010ecc:	f7fb f85a 	bl	800bf84 <lwip_htons>
 8010ed0:	4603      	mov	r3, r0
 8010ed2:	b2db      	uxtb	r3, r3
 8010ed4:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d130      	bne.n	8010f3e <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8010edc:	4b10      	ldr	r3, [pc, #64]	; (8010f20 <tcp_receive+0x888>)
 8010ede:	68db      	ldr	r3, [r3, #12]
 8010ee0:	899b      	ldrh	r3, [r3, #12]
 8010ee2:	b29c      	uxth	r4, r3
 8010ee4:	2001      	movs	r0, #1
 8010ee6:	f7fb f84d 	bl	800bf84 <lwip_htons>
 8010eea:	4603      	mov	r3, r0
 8010eec:	461a      	mov	r2, r3
 8010eee:	4b0c      	ldr	r3, [pc, #48]	; (8010f20 <tcp_receive+0x888>)
 8010ef0:	68db      	ldr	r3, [r3, #12]
 8010ef2:	4322      	orrs	r2, r4
 8010ef4:	b292      	uxth	r2, r2
 8010ef6:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8010ef8:	4b09      	ldr	r3, [pc, #36]	; (8010f20 <tcp_receive+0x888>)
 8010efa:	891c      	ldrh	r4, [r3, #8]
 8010efc:	4b08      	ldr	r3, [pc, #32]	; (8010f20 <tcp_receive+0x888>)
 8010efe:	68db      	ldr	r3, [r3, #12]
 8010f00:	899b      	ldrh	r3, [r3, #12]
 8010f02:	b29b      	uxth	r3, r3
 8010f04:	4618      	mov	r0, r3
 8010f06:	f7fb f83d 	bl	800bf84 <lwip_htons>
 8010f0a:	4603      	mov	r3, r0
 8010f0c:	b2db      	uxtb	r3, r3
 8010f0e:	f003 0303 	and.w	r3, r3, #3
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d00e      	beq.n	8010f34 <tcp_receive+0x89c>
 8010f16:	2301      	movs	r3, #1
 8010f18:	e00d      	b.n	8010f36 <tcp_receive+0x89e>
 8010f1a:	bf00      	nop
 8010f1c:	200004b8 	.word	0x200004b8
 8010f20:	20000498 	.word	0x20000498
 8010f24:	200004c2 	.word	0x200004c2
 8010f28:	0801ecc4 	.word	0x0801ecc4
 8010f2c:	0801f06c 	.word	0x0801f06c
 8010f30:	0801ed10 	.word	0x0801ed10
 8010f34:	2300      	movs	r3, #0
 8010f36:	4423      	add	r3, r4
 8010f38:	b29a      	uxth	r2, r3
 8010f3a:	4b98      	ldr	r3, [pc, #608]	; (801119c <tcp_receive+0xb04>)
 8010f3c:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8010f3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f40:	613b      	str	r3, [r7, #16]
              next = next->next;
 8010f42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f44:	681b      	ldr	r3, [r3, #0]
 8010f46:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8010f48:	6938      	ldr	r0, [r7, #16]
 8010f4a:	f7fd fd3a 	bl	800e9c2 <tcp_seg_free>
            while (next &&
 8010f4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d00e      	beq.n	8010f72 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8010f54:	4b91      	ldr	r3, [pc, #580]	; (801119c <tcp_receive+0xb04>)
 8010f56:	881b      	ldrh	r3, [r3, #0]
 8010f58:	461a      	mov	r2, r3
 8010f5a:	4b91      	ldr	r3, [pc, #580]	; (80111a0 <tcp_receive+0xb08>)
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	441a      	add	r2, r3
 8010f60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f62:	68db      	ldr	r3, [r3, #12]
 8010f64:	685b      	ldr	r3, [r3, #4]
 8010f66:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8010f68:	8909      	ldrh	r1, [r1, #8]
 8010f6a:	440b      	add	r3, r1
 8010f6c:	1ad3      	subs	r3, r2, r3
            while (next &&
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	da9a      	bge.n	8010ea8 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8010f72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d059      	beq.n	801102c <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8010f78:	4b88      	ldr	r3, [pc, #544]	; (801119c <tcp_receive+0xb04>)
 8010f7a:	881b      	ldrh	r3, [r3, #0]
 8010f7c:	461a      	mov	r2, r3
 8010f7e:	4b88      	ldr	r3, [pc, #544]	; (80111a0 <tcp_receive+0xb08>)
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	441a      	add	r2, r3
 8010f84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f86:	68db      	ldr	r3, [r3, #12]
 8010f88:	685b      	ldr	r3, [r3, #4]
 8010f8a:	1ad3      	subs	r3, r2, r3
            if (next &&
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	dd4d      	ble.n	801102c <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8010f90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f92:	68db      	ldr	r3, [r3, #12]
 8010f94:	685b      	ldr	r3, [r3, #4]
 8010f96:	b29a      	uxth	r2, r3
 8010f98:	4b81      	ldr	r3, [pc, #516]	; (80111a0 <tcp_receive+0xb08>)
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	b29b      	uxth	r3, r3
 8010f9e:	1ad3      	subs	r3, r2, r3
 8010fa0:	b29a      	uxth	r2, r3
 8010fa2:	4b80      	ldr	r3, [pc, #512]	; (80111a4 <tcp_receive+0xb0c>)
 8010fa4:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8010fa6:	4b7f      	ldr	r3, [pc, #508]	; (80111a4 <tcp_receive+0xb0c>)
 8010fa8:	68db      	ldr	r3, [r3, #12]
 8010faa:	899b      	ldrh	r3, [r3, #12]
 8010fac:	b29b      	uxth	r3, r3
 8010fae:	4618      	mov	r0, r3
 8010fb0:	f7fa ffe8 	bl	800bf84 <lwip_htons>
 8010fb4:	4603      	mov	r3, r0
 8010fb6:	b2db      	uxtb	r3, r3
 8010fb8:	f003 0302 	and.w	r3, r3, #2
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d005      	beq.n	8010fcc <tcp_receive+0x934>
                inseg.len -= 1;
 8010fc0:	4b78      	ldr	r3, [pc, #480]	; (80111a4 <tcp_receive+0xb0c>)
 8010fc2:	891b      	ldrh	r3, [r3, #8]
 8010fc4:	3b01      	subs	r3, #1
 8010fc6:	b29a      	uxth	r2, r3
 8010fc8:	4b76      	ldr	r3, [pc, #472]	; (80111a4 <tcp_receive+0xb0c>)
 8010fca:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8010fcc:	4b75      	ldr	r3, [pc, #468]	; (80111a4 <tcp_receive+0xb0c>)
 8010fce:	685b      	ldr	r3, [r3, #4]
 8010fd0:	4a74      	ldr	r2, [pc, #464]	; (80111a4 <tcp_receive+0xb0c>)
 8010fd2:	8912      	ldrh	r2, [r2, #8]
 8010fd4:	4611      	mov	r1, r2
 8010fd6:	4618      	mov	r0, r3
 8010fd8:	f7fc f8ea 	bl	800d1b0 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8010fdc:	4b71      	ldr	r3, [pc, #452]	; (80111a4 <tcp_receive+0xb0c>)
 8010fde:	891c      	ldrh	r4, [r3, #8]
 8010fe0:	4b70      	ldr	r3, [pc, #448]	; (80111a4 <tcp_receive+0xb0c>)
 8010fe2:	68db      	ldr	r3, [r3, #12]
 8010fe4:	899b      	ldrh	r3, [r3, #12]
 8010fe6:	b29b      	uxth	r3, r3
 8010fe8:	4618      	mov	r0, r3
 8010fea:	f7fa ffcb 	bl	800bf84 <lwip_htons>
 8010fee:	4603      	mov	r3, r0
 8010ff0:	b2db      	uxtb	r3, r3
 8010ff2:	f003 0303 	and.w	r3, r3, #3
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d001      	beq.n	8010ffe <tcp_receive+0x966>
 8010ffa:	2301      	movs	r3, #1
 8010ffc:	e000      	b.n	8011000 <tcp_receive+0x968>
 8010ffe:	2300      	movs	r3, #0
 8011000:	4423      	add	r3, r4
 8011002:	b29a      	uxth	r2, r3
 8011004:	4b65      	ldr	r3, [pc, #404]	; (801119c <tcp_receive+0xb04>)
 8011006:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8011008:	4b64      	ldr	r3, [pc, #400]	; (801119c <tcp_receive+0xb04>)
 801100a:	881b      	ldrh	r3, [r3, #0]
 801100c:	461a      	mov	r2, r3
 801100e:	4b64      	ldr	r3, [pc, #400]	; (80111a0 <tcp_receive+0xb08>)
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	441a      	add	r2, r3
 8011014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011016:	68db      	ldr	r3, [r3, #12]
 8011018:	685b      	ldr	r3, [r3, #4]
 801101a:	429a      	cmp	r2, r3
 801101c:	d006      	beq.n	801102c <tcp_receive+0x994>
 801101e:	4b62      	ldr	r3, [pc, #392]	; (80111a8 <tcp_receive+0xb10>)
 8011020:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8011024:	4961      	ldr	r1, [pc, #388]	; (80111ac <tcp_receive+0xb14>)
 8011026:	4862      	ldr	r0, [pc, #392]	; (80111b0 <tcp_receive+0xb18>)
 8011028:	f007 fac6 	bl	80185b8 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011030:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8011032:	4b5a      	ldr	r3, [pc, #360]	; (801119c <tcp_receive+0xb04>)
 8011034:	881b      	ldrh	r3, [r3, #0]
 8011036:	461a      	mov	r2, r3
 8011038:	4b59      	ldr	r3, [pc, #356]	; (80111a0 <tcp_receive+0xb08>)
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	441a      	add	r2, r3
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011046:	4b55      	ldr	r3, [pc, #340]	; (801119c <tcp_receive+0xb04>)
 8011048:	881b      	ldrh	r3, [r3, #0]
 801104a:	429a      	cmp	r2, r3
 801104c:	d206      	bcs.n	801105c <tcp_receive+0x9c4>
 801104e:	4b56      	ldr	r3, [pc, #344]	; (80111a8 <tcp_receive+0xb10>)
 8011050:	f240 6207 	movw	r2, #1543	; 0x607
 8011054:	4957      	ldr	r1, [pc, #348]	; (80111b4 <tcp_receive+0xb1c>)
 8011056:	4856      	ldr	r0, [pc, #344]	; (80111b0 <tcp_receive+0xb18>)
 8011058:	f007 faae 	bl	80185b8 <iprintf>
        pcb->rcv_wnd -= tcplen;
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011060:	4b4e      	ldr	r3, [pc, #312]	; (801119c <tcp_receive+0xb04>)
 8011062:	881b      	ldrh	r3, [r3, #0]
 8011064:	1ad3      	subs	r3, r2, r3
 8011066:	b29a      	uxth	r2, r3
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801106c:	6878      	ldr	r0, [r7, #4]
 801106e:	f7fc ffc9 	bl	800e004 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8011072:	4b4c      	ldr	r3, [pc, #304]	; (80111a4 <tcp_receive+0xb0c>)
 8011074:	685b      	ldr	r3, [r3, #4]
 8011076:	891b      	ldrh	r3, [r3, #8]
 8011078:	2b00      	cmp	r3, #0
 801107a:	d006      	beq.n	801108a <tcp_receive+0x9f2>
          recv_data = inseg.p;
 801107c:	4b49      	ldr	r3, [pc, #292]	; (80111a4 <tcp_receive+0xb0c>)
 801107e:	685b      	ldr	r3, [r3, #4]
 8011080:	4a4d      	ldr	r2, [pc, #308]	; (80111b8 <tcp_receive+0xb20>)
 8011082:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8011084:	4b47      	ldr	r3, [pc, #284]	; (80111a4 <tcp_receive+0xb0c>)
 8011086:	2200      	movs	r2, #0
 8011088:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801108a:	4b46      	ldr	r3, [pc, #280]	; (80111a4 <tcp_receive+0xb0c>)
 801108c:	68db      	ldr	r3, [r3, #12]
 801108e:	899b      	ldrh	r3, [r3, #12]
 8011090:	b29b      	uxth	r3, r3
 8011092:	4618      	mov	r0, r3
 8011094:	f7fa ff76 	bl	800bf84 <lwip_htons>
 8011098:	4603      	mov	r3, r0
 801109a:	b2db      	uxtb	r3, r3
 801109c:	f003 0301 	and.w	r3, r3, #1
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	f000 80b8 	beq.w	8011216 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80110a6:	4b45      	ldr	r3, [pc, #276]	; (80111bc <tcp_receive+0xb24>)
 80110a8:	781b      	ldrb	r3, [r3, #0]
 80110aa:	f043 0320 	orr.w	r3, r3, #32
 80110ae:	b2da      	uxtb	r2, r3
 80110b0:	4b42      	ldr	r3, [pc, #264]	; (80111bc <tcp_receive+0xb24>)
 80110b2:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80110b4:	e0af      	b.n	8011216 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80110ba:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80110c0:	68db      	ldr	r3, [r3, #12]
 80110c2:	685b      	ldr	r3, [r3, #4]
 80110c4:	4a36      	ldr	r2, [pc, #216]	; (80111a0 <tcp_receive+0xb08>)
 80110c6:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80110c8:	68bb      	ldr	r3, [r7, #8]
 80110ca:	891b      	ldrh	r3, [r3, #8]
 80110cc:	461c      	mov	r4, r3
 80110ce:	68bb      	ldr	r3, [r7, #8]
 80110d0:	68db      	ldr	r3, [r3, #12]
 80110d2:	899b      	ldrh	r3, [r3, #12]
 80110d4:	b29b      	uxth	r3, r3
 80110d6:	4618      	mov	r0, r3
 80110d8:	f7fa ff54 	bl	800bf84 <lwip_htons>
 80110dc:	4603      	mov	r3, r0
 80110de:	b2db      	uxtb	r3, r3
 80110e0:	f003 0303 	and.w	r3, r3, #3
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	d001      	beq.n	80110ec <tcp_receive+0xa54>
 80110e8:	2301      	movs	r3, #1
 80110ea:	e000      	b.n	80110ee <tcp_receive+0xa56>
 80110ec:	2300      	movs	r3, #0
 80110ee:	191a      	adds	r2, r3, r4
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80110f4:	441a      	add	r2, r3
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80110fe:	461c      	mov	r4, r3
 8011100:	68bb      	ldr	r3, [r7, #8]
 8011102:	891b      	ldrh	r3, [r3, #8]
 8011104:	461d      	mov	r5, r3
 8011106:	68bb      	ldr	r3, [r7, #8]
 8011108:	68db      	ldr	r3, [r3, #12]
 801110a:	899b      	ldrh	r3, [r3, #12]
 801110c:	b29b      	uxth	r3, r3
 801110e:	4618      	mov	r0, r3
 8011110:	f7fa ff38 	bl	800bf84 <lwip_htons>
 8011114:	4603      	mov	r3, r0
 8011116:	b2db      	uxtb	r3, r3
 8011118:	f003 0303 	and.w	r3, r3, #3
 801111c:	2b00      	cmp	r3, #0
 801111e:	d001      	beq.n	8011124 <tcp_receive+0xa8c>
 8011120:	2301      	movs	r3, #1
 8011122:	e000      	b.n	8011126 <tcp_receive+0xa8e>
 8011124:	2300      	movs	r3, #0
 8011126:	442b      	add	r3, r5
 8011128:	429c      	cmp	r4, r3
 801112a:	d206      	bcs.n	801113a <tcp_receive+0xaa2>
 801112c:	4b1e      	ldr	r3, [pc, #120]	; (80111a8 <tcp_receive+0xb10>)
 801112e:	f240 622b 	movw	r2, #1579	; 0x62b
 8011132:	4923      	ldr	r1, [pc, #140]	; (80111c0 <tcp_receive+0xb28>)
 8011134:	481e      	ldr	r0, [pc, #120]	; (80111b0 <tcp_receive+0xb18>)
 8011136:	f007 fa3f 	bl	80185b8 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801113a:	68bb      	ldr	r3, [r7, #8]
 801113c:	891b      	ldrh	r3, [r3, #8]
 801113e:	461c      	mov	r4, r3
 8011140:	68bb      	ldr	r3, [r7, #8]
 8011142:	68db      	ldr	r3, [r3, #12]
 8011144:	899b      	ldrh	r3, [r3, #12]
 8011146:	b29b      	uxth	r3, r3
 8011148:	4618      	mov	r0, r3
 801114a:	f7fa ff1b 	bl	800bf84 <lwip_htons>
 801114e:	4603      	mov	r3, r0
 8011150:	b2db      	uxtb	r3, r3
 8011152:	f003 0303 	and.w	r3, r3, #3
 8011156:	2b00      	cmp	r3, #0
 8011158:	d001      	beq.n	801115e <tcp_receive+0xac6>
 801115a:	2301      	movs	r3, #1
 801115c:	e000      	b.n	8011160 <tcp_receive+0xac8>
 801115e:	2300      	movs	r3, #0
 8011160:	1919      	adds	r1, r3, r4
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011166:	b28b      	uxth	r3, r1
 8011168:	1ad3      	subs	r3, r2, r3
 801116a:	b29a      	uxth	r2, r3
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8011170:	6878      	ldr	r0, [r7, #4]
 8011172:	f7fc ff47 	bl	800e004 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8011176:	68bb      	ldr	r3, [r7, #8]
 8011178:	685b      	ldr	r3, [r3, #4]
 801117a:	891b      	ldrh	r3, [r3, #8]
 801117c:	2b00      	cmp	r3, #0
 801117e:	d028      	beq.n	80111d2 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8011180:	4b0d      	ldr	r3, [pc, #52]	; (80111b8 <tcp_receive+0xb20>)
 8011182:	681b      	ldr	r3, [r3, #0]
 8011184:	2b00      	cmp	r3, #0
 8011186:	d01d      	beq.n	80111c4 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8011188:	4b0b      	ldr	r3, [pc, #44]	; (80111b8 <tcp_receive+0xb20>)
 801118a:	681a      	ldr	r2, [r3, #0]
 801118c:	68bb      	ldr	r3, [r7, #8]
 801118e:	685b      	ldr	r3, [r3, #4]
 8011190:	4619      	mov	r1, r3
 8011192:	4610      	mov	r0, r2
 8011194:	f7fc fa54 	bl	800d640 <pbuf_cat>
 8011198:	e018      	b.n	80111cc <tcp_receive+0xb34>
 801119a:	bf00      	nop
 801119c:	200004c2 	.word	0x200004c2
 80111a0:	200004b8 	.word	0x200004b8
 80111a4:	20000498 	.word	0x20000498
 80111a8:	0801ecc4 	.word	0x0801ecc4
 80111ac:	0801f0a4 	.word	0x0801f0a4
 80111b0:	0801ed10 	.word	0x0801ed10
 80111b4:	0801f0e0 	.word	0x0801f0e0
 80111b8:	200004c8 	.word	0x200004c8
 80111bc:	200004c5 	.word	0x200004c5
 80111c0:	0801f100 	.word	0x0801f100
            } else {
              recv_data = cseg->p;
 80111c4:	68bb      	ldr	r3, [r7, #8]
 80111c6:	685b      	ldr	r3, [r3, #4]
 80111c8:	4a70      	ldr	r2, [pc, #448]	; (801138c <tcp_receive+0xcf4>)
 80111ca:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80111cc:	68bb      	ldr	r3, [r7, #8]
 80111ce:	2200      	movs	r2, #0
 80111d0:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80111d2:	68bb      	ldr	r3, [r7, #8]
 80111d4:	68db      	ldr	r3, [r3, #12]
 80111d6:	899b      	ldrh	r3, [r3, #12]
 80111d8:	b29b      	uxth	r3, r3
 80111da:	4618      	mov	r0, r3
 80111dc:	f7fa fed2 	bl	800bf84 <lwip_htons>
 80111e0:	4603      	mov	r3, r0
 80111e2:	b2db      	uxtb	r3, r3
 80111e4:	f003 0301 	and.w	r3, r3, #1
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d00d      	beq.n	8011208 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80111ec:	4b68      	ldr	r3, [pc, #416]	; (8011390 <tcp_receive+0xcf8>)
 80111ee:	781b      	ldrb	r3, [r3, #0]
 80111f0:	f043 0320 	orr.w	r3, r3, #32
 80111f4:	b2da      	uxtb	r2, r3
 80111f6:	4b66      	ldr	r3, [pc, #408]	; (8011390 <tcp_receive+0xcf8>)
 80111f8:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	7d1b      	ldrb	r3, [r3, #20]
 80111fe:	2b04      	cmp	r3, #4
 8011200:	d102      	bne.n	8011208 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	2207      	movs	r2, #7
 8011206:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8011208:	68bb      	ldr	r3, [r7, #8]
 801120a:	681a      	ldr	r2, [r3, #0]
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8011210:	68b8      	ldr	r0, [r7, #8]
 8011212:	f7fd fbd6 	bl	800e9c2 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801121a:	2b00      	cmp	r3, #0
 801121c:	d008      	beq.n	8011230 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011222:	68db      	ldr	r3, [r3, #12]
 8011224:	685a      	ldr	r2, [r3, #4]
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 801122a:	429a      	cmp	r2, r3
 801122c:	f43f af43 	beq.w	80110b6 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	8b5b      	ldrh	r3, [r3, #26]
 8011234:	f003 0301 	and.w	r3, r3, #1
 8011238:	2b00      	cmp	r3, #0
 801123a:	d00e      	beq.n	801125a <tcp_receive+0xbc2>
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	8b5b      	ldrh	r3, [r3, #26]
 8011240:	f023 0301 	bic.w	r3, r3, #1
 8011244:	b29a      	uxth	r2, r3
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	835a      	strh	r2, [r3, #26]
 801124a:	687b      	ldr	r3, [r7, #4]
 801124c:	8b5b      	ldrh	r3, [r3, #26]
 801124e:	f043 0302 	orr.w	r3, r3, #2
 8011252:	b29a      	uxth	r2, r3
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8011258:	e188      	b.n	801156c <tcp_receive+0xed4>
        tcp_ack(pcb);
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	8b5b      	ldrh	r3, [r3, #26]
 801125e:	f043 0301 	orr.w	r3, r3, #1
 8011262:	b29a      	uxth	r2, r3
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8011268:	e180      	b.n	801156c <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801126e:	2b00      	cmp	r3, #0
 8011270:	d106      	bne.n	8011280 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8011272:	4848      	ldr	r0, [pc, #288]	; (8011394 <tcp_receive+0xcfc>)
 8011274:	f7fd fbbe 	bl	800e9f4 <tcp_seg_copy>
 8011278:	4602      	mov	r2, r0
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	675a      	str	r2, [r3, #116]	; 0x74
 801127e:	e16d      	b.n	801155c <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8011280:	2300      	movs	r3, #0
 8011282:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011288:	63bb      	str	r3, [r7, #56]	; 0x38
 801128a:	e157      	b.n	801153c <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 801128c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801128e:	68db      	ldr	r3, [r3, #12]
 8011290:	685a      	ldr	r2, [r3, #4]
 8011292:	4b41      	ldr	r3, [pc, #260]	; (8011398 <tcp_receive+0xd00>)
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	429a      	cmp	r2, r3
 8011298:	d11d      	bne.n	80112d6 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801129a:	4b3e      	ldr	r3, [pc, #248]	; (8011394 <tcp_receive+0xcfc>)
 801129c:	891a      	ldrh	r2, [r3, #8]
 801129e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112a0:	891b      	ldrh	r3, [r3, #8]
 80112a2:	429a      	cmp	r2, r3
 80112a4:	f240 814f 	bls.w	8011546 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80112a8:	483a      	ldr	r0, [pc, #232]	; (8011394 <tcp_receive+0xcfc>)
 80112aa:	f7fd fba3 	bl	800e9f4 <tcp_seg_copy>
 80112ae:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80112b0:	697b      	ldr	r3, [r7, #20]
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	f000 8149 	beq.w	801154a <tcp_receive+0xeb2>
                  if (prev != NULL) {
 80112b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	d003      	beq.n	80112c6 <tcp_receive+0xc2e>
                    prev->next = cseg;
 80112be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80112c0:	697a      	ldr	r2, [r7, #20]
 80112c2:	601a      	str	r2, [r3, #0]
 80112c4:	e002      	b.n	80112cc <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	697a      	ldr	r2, [r7, #20]
 80112ca:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 80112cc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80112ce:	6978      	ldr	r0, [r7, #20]
 80112d0:	f7ff f8de 	bl	8010490 <tcp_oos_insert_segment>
                }
                break;
 80112d4:	e139      	b.n	801154a <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80112d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d117      	bne.n	801130c <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80112dc:	4b2e      	ldr	r3, [pc, #184]	; (8011398 <tcp_receive+0xd00>)
 80112de:	681a      	ldr	r2, [r3, #0]
 80112e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112e2:	68db      	ldr	r3, [r3, #12]
 80112e4:	685b      	ldr	r3, [r3, #4]
 80112e6:	1ad3      	subs	r3, r2, r3
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	da57      	bge.n	801139c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80112ec:	4829      	ldr	r0, [pc, #164]	; (8011394 <tcp_receive+0xcfc>)
 80112ee:	f7fd fb81 	bl	800e9f4 <tcp_seg_copy>
 80112f2:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80112f4:	69bb      	ldr	r3, [r7, #24]
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	f000 8129 	beq.w	801154e <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	69ba      	ldr	r2, [r7, #24]
 8011300:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8011302:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011304:	69b8      	ldr	r0, [r7, #24]
 8011306:	f7ff f8c3 	bl	8010490 <tcp_oos_insert_segment>
                  }
                  break;
 801130a:	e120      	b.n	801154e <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801130c:	4b22      	ldr	r3, [pc, #136]	; (8011398 <tcp_receive+0xd00>)
 801130e:	681a      	ldr	r2, [r3, #0]
 8011310:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011312:	68db      	ldr	r3, [r3, #12]
 8011314:	685b      	ldr	r3, [r3, #4]
 8011316:	1ad3      	subs	r3, r2, r3
 8011318:	3b01      	subs	r3, #1
 801131a:	2b00      	cmp	r3, #0
 801131c:	db3e      	blt.n	801139c <tcp_receive+0xd04>
 801131e:	4b1e      	ldr	r3, [pc, #120]	; (8011398 <tcp_receive+0xd00>)
 8011320:	681a      	ldr	r2, [r3, #0]
 8011322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011324:	68db      	ldr	r3, [r3, #12]
 8011326:	685b      	ldr	r3, [r3, #4]
 8011328:	1ad3      	subs	r3, r2, r3
 801132a:	3301      	adds	r3, #1
 801132c:	2b00      	cmp	r3, #0
 801132e:	dc35      	bgt.n	801139c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8011330:	4818      	ldr	r0, [pc, #96]	; (8011394 <tcp_receive+0xcfc>)
 8011332:	f7fd fb5f 	bl	800e9f4 <tcp_seg_copy>
 8011336:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8011338:	69fb      	ldr	r3, [r7, #28]
 801133a:	2b00      	cmp	r3, #0
 801133c:	f000 8109 	beq.w	8011552 <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8011340:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011342:	68db      	ldr	r3, [r3, #12]
 8011344:	685b      	ldr	r3, [r3, #4]
 8011346:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011348:	8912      	ldrh	r2, [r2, #8]
 801134a:	441a      	add	r2, r3
 801134c:	4b12      	ldr	r3, [pc, #72]	; (8011398 <tcp_receive+0xd00>)
 801134e:	681b      	ldr	r3, [r3, #0]
 8011350:	1ad3      	subs	r3, r2, r3
 8011352:	2b00      	cmp	r3, #0
 8011354:	dd12      	ble.n	801137c <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8011356:	4b10      	ldr	r3, [pc, #64]	; (8011398 <tcp_receive+0xd00>)
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	b29a      	uxth	r2, r3
 801135c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801135e:	68db      	ldr	r3, [r3, #12]
 8011360:	685b      	ldr	r3, [r3, #4]
 8011362:	b29b      	uxth	r3, r3
 8011364:	1ad3      	subs	r3, r2, r3
 8011366:	b29a      	uxth	r2, r3
 8011368:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801136a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 801136c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801136e:	685a      	ldr	r2, [r3, #4]
 8011370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011372:	891b      	ldrh	r3, [r3, #8]
 8011374:	4619      	mov	r1, r3
 8011376:	4610      	mov	r0, r2
 8011378:	f7fb ff1a 	bl	800d1b0 <pbuf_realloc>
                    }
                    prev->next = cseg;
 801137c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801137e:	69fa      	ldr	r2, [r7, #28]
 8011380:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8011382:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011384:	69f8      	ldr	r0, [r7, #28]
 8011386:	f7ff f883 	bl	8010490 <tcp_oos_insert_segment>
                  }
                  break;
 801138a:	e0e2      	b.n	8011552 <tcp_receive+0xeba>
 801138c:	200004c8 	.word	0x200004c8
 8011390:	200004c5 	.word	0x200004c5
 8011394:	20000498 	.word	0x20000498
 8011398:	200004b8 	.word	0x200004b8
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 801139c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801139e:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80113a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113a2:	681b      	ldr	r3, [r3, #0]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	f040 80c6 	bne.w	8011536 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80113aa:	4b80      	ldr	r3, [pc, #512]	; (80115ac <tcp_receive+0xf14>)
 80113ac:	681a      	ldr	r2, [r3, #0]
 80113ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113b0:	68db      	ldr	r3, [r3, #12]
 80113b2:	685b      	ldr	r3, [r3, #4]
 80113b4:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	f340 80bd 	ble.w	8011536 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80113bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113be:	68db      	ldr	r3, [r3, #12]
 80113c0:	899b      	ldrh	r3, [r3, #12]
 80113c2:	b29b      	uxth	r3, r3
 80113c4:	4618      	mov	r0, r3
 80113c6:	f7fa fddd 	bl	800bf84 <lwip_htons>
 80113ca:	4603      	mov	r3, r0
 80113cc:	b2db      	uxtb	r3, r3
 80113ce:	f003 0301 	and.w	r3, r3, #1
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	f040 80bf 	bne.w	8011556 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80113d8:	4875      	ldr	r0, [pc, #468]	; (80115b0 <tcp_receive+0xf18>)
 80113da:	f7fd fb0b 	bl	800e9f4 <tcp_seg_copy>
 80113de:	4602      	mov	r2, r0
 80113e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113e2:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80113e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113e6:	681b      	ldr	r3, [r3, #0]
 80113e8:	2b00      	cmp	r3, #0
 80113ea:	f000 80b6 	beq.w	801155a <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80113ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113f0:	68db      	ldr	r3, [r3, #12]
 80113f2:	685b      	ldr	r3, [r3, #4]
 80113f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80113f6:	8912      	ldrh	r2, [r2, #8]
 80113f8:	441a      	add	r2, r3
 80113fa:	4b6c      	ldr	r3, [pc, #432]	; (80115ac <tcp_receive+0xf14>)
 80113fc:	681b      	ldr	r3, [r3, #0]
 80113fe:	1ad3      	subs	r3, r2, r3
 8011400:	2b00      	cmp	r3, #0
 8011402:	dd12      	ble.n	801142a <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8011404:	4b69      	ldr	r3, [pc, #420]	; (80115ac <tcp_receive+0xf14>)
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	b29a      	uxth	r2, r3
 801140a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801140c:	68db      	ldr	r3, [r3, #12]
 801140e:	685b      	ldr	r3, [r3, #4]
 8011410:	b29b      	uxth	r3, r3
 8011412:	1ad3      	subs	r3, r2, r3
 8011414:	b29a      	uxth	r2, r3
 8011416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011418:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801141a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801141c:	685a      	ldr	r2, [r3, #4]
 801141e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011420:	891b      	ldrh	r3, [r3, #8]
 8011422:	4619      	mov	r1, r3
 8011424:	4610      	mov	r0, r2
 8011426:	f7fb fec3 	bl	800d1b0 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801142a:	4b62      	ldr	r3, [pc, #392]	; (80115b4 <tcp_receive+0xf1c>)
 801142c:	881b      	ldrh	r3, [r3, #0]
 801142e:	461a      	mov	r2, r3
 8011430:	4b5e      	ldr	r3, [pc, #376]	; (80115ac <tcp_receive+0xf14>)
 8011432:	681b      	ldr	r3, [r3, #0]
 8011434:	441a      	add	r2, r3
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801143a:	6879      	ldr	r1, [r7, #4]
 801143c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801143e:	440b      	add	r3, r1
 8011440:	1ad3      	subs	r3, r2, r3
 8011442:	2b00      	cmp	r3, #0
 8011444:	f340 8089 	ble.w	801155a <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8011448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801144a:	681b      	ldr	r3, [r3, #0]
 801144c:	68db      	ldr	r3, [r3, #12]
 801144e:	899b      	ldrh	r3, [r3, #12]
 8011450:	b29b      	uxth	r3, r3
 8011452:	4618      	mov	r0, r3
 8011454:	f7fa fd96 	bl	800bf84 <lwip_htons>
 8011458:	4603      	mov	r3, r0
 801145a:	b2db      	uxtb	r3, r3
 801145c:	f003 0301 	and.w	r3, r3, #1
 8011460:	2b00      	cmp	r3, #0
 8011462:	d022      	beq.n	80114aa <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8011464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	68db      	ldr	r3, [r3, #12]
 801146a:	899b      	ldrh	r3, [r3, #12]
 801146c:	b29b      	uxth	r3, r3
 801146e:	b21b      	sxth	r3, r3
 8011470:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8011474:	b21c      	sxth	r4, r3
 8011476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011478:	681b      	ldr	r3, [r3, #0]
 801147a:	68db      	ldr	r3, [r3, #12]
 801147c:	899b      	ldrh	r3, [r3, #12]
 801147e:	b29b      	uxth	r3, r3
 8011480:	4618      	mov	r0, r3
 8011482:	f7fa fd7f 	bl	800bf84 <lwip_htons>
 8011486:	4603      	mov	r3, r0
 8011488:	b2db      	uxtb	r3, r3
 801148a:	b29b      	uxth	r3, r3
 801148c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8011490:	b29b      	uxth	r3, r3
 8011492:	4618      	mov	r0, r3
 8011494:	f7fa fd76 	bl	800bf84 <lwip_htons>
 8011498:	4603      	mov	r3, r0
 801149a:	b21b      	sxth	r3, r3
 801149c:	4323      	orrs	r3, r4
 801149e:	b21a      	sxth	r2, r3
 80114a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114a2:	681b      	ldr	r3, [r3, #0]
 80114a4:	68db      	ldr	r3, [r3, #12]
 80114a6:	b292      	uxth	r2, r2
 80114a8:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80114ae:	b29a      	uxth	r2, r3
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80114b4:	4413      	add	r3, r2
 80114b6:	b299      	uxth	r1, r3
 80114b8:	4b3c      	ldr	r3, [pc, #240]	; (80115ac <tcp_receive+0xf14>)
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	b29a      	uxth	r2, r3
 80114be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	1a8a      	subs	r2, r1, r2
 80114c4:	b292      	uxth	r2, r2
 80114c6:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80114c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	685a      	ldr	r2, [r3, #4]
 80114ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	891b      	ldrh	r3, [r3, #8]
 80114d4:	4619      	mov	r1, r3
 80114d6:	4610      	mov	r0, r2
 80114d8:	f7fb fe6a 	bl	800d1b0 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80114dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	891c      	ldrh	r4, [r3, #8]
 80114e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114e4:	681b      	ldr	r3, [r3, #0]
 80114e6:	68db      	ldr	r3, [r3, #12]
 80114e8:	899b      	ldrh	r3, [r3, #12]
 80114ea:	b29b      	uxth	r3, r3
 80114ec:	4618      	mov	r0, r3
 80114ee:	f7fa fd49 	bl	800bf84 <lwip_htons>
 80114f2:	4603      	mov	r3, r0
 80114f4:	b2db      	uxtb	r3, r3
 80114f6:	f003 0303 	and.w	r3, r3, #3
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	d001      	beq.n	8011502 <tcp_receive+0xe6a>
 80114fe:	2301      	movs	r3, #1
 8011500:	e000      	b.n	8011504 <tcp_receive+0xe6c>
 8011502:	2300      	movs	r3, #0
 8011504:	4423      	add	r3, r4
 8011506:	b29a      	uxth	r2, r3
 8011508:	4b2a      	ldr	r3, [pc, #168]	; (80115b4 <tcp_receive+0xf1c>)
 801150a:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801150c:	4b29      	ldr	r3, [pc, #164]	; (80115b4 <tcp_receive+0xf1c>)
 801150e:	881b      	ldrh	r3, [r3, #0]
 8011510:	461a      	mov	r2, r3
 8011512:	4b26      	ldr	r3, [pc, #152]	; (80115ac <tcp_receive+0xf14>)
 8011514:	681b      	ldr	r3, [r3, #0]
 8011516:	441a      	add	r2, r3
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801151c:	6879      	ldr	r1, [r7, #4]
 801151e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8011520:	440b      	add	r3, r1
 8011522:	429a      	cmp	r2, r3
 8011524:	d019      	beq.n	801155a <tcp_receive+0xec2>
 8011526:	4b24      	ldr	r3, [pc, #144]	; (80115b8 <tcp_receive+0xf20>)
 8011528:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 801152c:	4923      	ldr	r1, [pc, #140]	; (80115bc <tcp_receive+0xf24>)
 801152e:	4824      	ldr	r0, [pc, #144]	; (80115c0 <tcp_receive+0xf28>)
 8011530:	f007 f842 	bl	80185b8 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8011534:	e011      	b.n	801155a <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8011536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	63bb      	str	r3, [r7, #56]	; 0x38
 801153c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801153e:	2b00      	cmp	r3, #0
 8011540:	f47f aea4 	bne.w	801128c <tcp_receive+0xbf4>
 8011544:	e00a      	b.n	801155c <tcp_receive+0xec4>
                break;
 8011546:	bf00      	nop
 8011548:	e008      	b.n	801155c <tcp_receive+0xec4>
                break;
 801154a:	bf00      	nop
 801154c:	e006      	b.n	801155c <tcp_receive+0xec4>
                  break;
 801154e:	bf00      	nop
 8011550:	e004      	b.n	801155c <tcp_receive+0xec4>
                  break;
 8011552:	bf00      	nop
 8011554:	e002      	b.n	801155c <tcp_receive+0xec4>
                  break;
 8011556:	bf00      	nop
 8011558:	e000      	b.n	801155c <tcp_receive+0xec4>
                break;
 801155a:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801155c:	6878      	ldr	r0, [r7, #4]
 801155e:	f001 fa31 	bl	80129c4 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8011562:	e003      	b.n	801156c <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8011564:	6878      	ldr	r0, [r7, #4]
 8011566:	f001 fa2d 	bl	80129c4 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801156a:	e01a      	b.n	80115a2 <tcp_receive+0xf0a>
 801156c:	e019      	b.n	80115a2 <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801156e:	4b0f      	ldr	r3, [pc, #60]	; (80115ac <tcp_receive+0xf14>)
 8011570:	681a      	ldr	r2, [r3, #0]
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011576:	1ad3      	subs	r3, r2, r3
 8011578:	2b00      	cmp	r3, #0
 801157a:	db0a      	blt.n	8011592 <tcp_receive+0xefa>
 801157c:	4b0b      	ldr	r3, [pc, #44]	; (80115ac <tcp_receive+0xf14>)
 801157e:	681a      	ldr	r2, [r3, #0]
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011584:	6879      	ldr	r1, [r7, #4]
 8011586:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8011588:	440b      	add	r3, r1
 801158a:	1ad3      	subs	r3, r2, r3
 801158c:	3301      	adds	r3, #1
 801158e:	2b00      	cmp	r3, #0
 8011590:	dd07      	ble.n	80115a2 <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	8b5b      	ldrh	r3, [r3, #26]
 8011596:	f043 0302 	orr.w	r3, r3, #2
 801159a:	b29a      	uxth	r2, r3
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80115a0:	e7ff      	b.n	80115a2 <tcp_receive+0xf0a>
 80115a2:	bf00      	nop
 80115a4:	3750      	adds	r7, #80	; 0x50
 80115a6:	46bd      	mov	sp, r7
 80115a8:	bdb0      	pop	{r4, r5, r7, pc}
 80115aa:	bf00      	nop
 80115ac:	200004b8 	.word	0x200004b8
 80115b0:	20000498 	.word	0x20000498
 80115b4:	200004c2 	.word	0x200004c2
 80115b8:	0801ecc4 	.word	0x0801ecc4
 80115bc:	0801f06c 	.word	0x0801f06c
 80115c0:	0801ed10 	.word	0x0801ed10

080115c4 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80115c4:	b480      	push	{r7}
 80115c6:	b083      	sub	sp, #12
 80115c8:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80115ca:	4b15      	ldr	r3, [pc, #84]	; (8011620 <tcp_get_next_optbyte+0x5c>)
 80115cc:	881b      	ldrh	r3, [r3, #0]
 80115ce:	1c5a      	adds	r2, r3, #1
 80115d0:	b291      	uxth	r1, r2
 80115d2:	4a13      	ldr	r2, [pc, #76]	; (8011620 <tcp_get_next_optbyte+0x5c>)
 80115d4:	8011      	strh	r1, [r2, #0]
 80115d6:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80115d8:	4b12      	ldr	r3, [pc, #72]	; (8011624 <tcp_get_next_optbyte+0x60>)
 80115da:	681b      	ldr	r3, [r3, #0]
 80115dc:	2b00      	cmp	r3, #0
 80115de:	d004      	beq.n	80115ea <tcp_get_next_optbyte+0x26>
 80115e0:	4b11      	ldr	r3, [pc, #68]	; (8011628 <tcp_get_next_optbyte+0x64>)
 80115e2:	881b      	ldrh	r3, [r3, #0]
 80115e4:	88fa      	ldrh	r2, [r7, #6]
 80115e6:	429a      	cmp	r2, r3
 80115e8:	d208      	bcs.n	80115fc <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80115ea:	4b10      	ldr	r3, [pc, #64]	; (801162c <tcp_get_next_optbyte+0x68>)
 80115ec:	681b      	ldr	r3, [r3, #0]
 80115ee:	3314      	adds	r3, #20
 80115f0:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80115f2:	88fb      	ldrh	r3, [r7, #6]
 80115f4:	683a      	ldr	r2, [r7, #0]
 80115f6:	4413      	add	r3, r2
 80115f8:	781b      	ldrb	r3, [r3, #0]
 80115fa:	e00b      	b.n	8011614 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80115fc:	88fb      	ldrh	r3, [r7, #6]
 80115fe:	b2da      	uxtb	r2, r3
 8011600:	4b09      	ldr	r3, [pc, #36]	; (8011628 <tcp_get_next_optbyte+0x64>)
 8011602:	881b      	ldrh	r3, [r3, #0]
 8011604:	b2db      	uxtb	r3, r3
 8011606:	1ad3      	subs	r3, r2, r3
 8011608:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801160a:	4b06      	ldr	r3, [pc, #24]	; (8011624 <tcp_get_next_optbyte+0x60>)
 801160c:	681a      	ldr	r2, [r3, #0]
 801160e:	797b      	ldrb	r3, [r7, #5]
 8011610:	4413      	add	r3, r2
 8011612:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011614:	4618      	mov	r0, r3
 8011616:	370c      	adds	r7, #12
 8011618:	46bd      	mov	sp, r7
 801161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801161e:	4770      	bx	lr
 8011620:	200004b4 	.word	0x200004b4
 8011624:	200004b0 	.word	0x200004b0
 8011628:	200004ae 	.word	0x200004ae
 801162c:	200004a8 	.word	0x200004a8

08011630 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8011630:	b580      	push	{r7, lr}
 8011632:	b084      	sub	sp, #16
 8011634:	af00      	add	r7, sp, #0
 8011636:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	2b00      	cmp	r3, #0
 801163c:	d106      	bne.n	801164c <tcp_parseopt+0x1c>
 801163e:	4b32      	ldr	r3, [pc, #200]	; (8011708 <tcp_parseopt+0xd8>)
 8011640:	f240 727d 	movw	r2, #1917	; 0x77d
 8011644:	4931      	ldr	r1, [pc, #196]	; (801170c <tcp_parseopt+0xdc>)
 8011646:	4832      	ldr	r0, [pc, #200]	; (8011710 <tcp_parseopt+0xe0>)
 8011648:	f006 ffb6 	bl	80185b8 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801164c:	4b31      	ldr	r3, [pc, #196]	; (8011714 <tcp_parseopt+0xe4>)
 801164e:	881b      	ldrh	r3, [r3, #0]
 8011650:	2b00      	cmp	r3, #0
 8011652:	d055      	beq.n	8011700 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8011654:	4b30      	ldr	r3, [pc, #192]	; (8011718 <tcp_parseopt+0xe8>)
 8011656:	2200      	movs	r2, #0
 8011658:	801a      	strh	r2, [r3, #0]
 801165a:	e045      	b.n	80116e8 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 801165c:	f7ff ffb2 	bl	80115c4 <tcp_get_next_optbyte>
 8011660:	4603      	mov	r3, r0
 8011662:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8011664:	7bfb      	ldrb	r3, [r7, #15]
 8011666:	2b02      	cmp	r3, #2
 8011668:	d006      	beq.n	8011678 <tcp_parseopt+0x48>
 801166a:	2b02      	cmp	r3, #2
 801166c:	dc2b      	bgt.n	80116c6 <tcp_parseopt+0x96>
 801166e:	2b00      	cmp	r3, #0
 8011670:	d041      	beq.n	80116f6 <tcp_parseopt+0xc6>
 8011672:	2b01      	cmp	r3, #1
 8011674:	d127      	bne.n	80116c6 <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8011676:	e037      	b.n	80116e8 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8011678:	f7ff ffa4 	bl	80115c4 <tcp_get_next_optbyte>
 801167c:	4603      	mov	r3, r0
 801167e:	2b04      	cmp	r3, #4
 8011680:	d13b      	bne.n	80116fa <tcp_parseopt+0xca>
 8011682:	4b25      	ldr	r3, [pc, #148]	; (8011718 <tcp_parseopt+0xe8>)
 8011684:	881b      	ldrh	r3, [r3, #0]
 8011686:	3301      	adds	r3, #1
 8011688:	4a22      	ldr	r2, [pc, #136]	; (8011714 <tcp_parseopt+0xe4>)
 801168a:	8812      	ldrh	r2, [r2, #0]
 801168c:	4293      	cmp	r3, r2
 801168e:	da34      	bge.n	80116fa <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8011690:	f7ff ff98 	bl	80115c4 <tcp_get_next_optbyte>
 8011694:	4603      	mov	r3, r0
 8011696:	b29b      	uxth	r3, r3
 8011698:	021b      	lsls	r3, r3, #8
 801169a:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801169c:	f7ff ff92 	bl	80115c4 <tcp_get_next_optbyte>
 80116a0:	4603      	mov	r3, r0
 80116a2:	b29a      	uxth	r2, r3
 80116a4:	89bb      	ldrh	r3, [r7, #12]
 80116a6:	4313      	orrs	r3, r2
 80116a8:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80116aa:	89bb      	ldrh	r3, [r7, #12]
 80116ac:	f5b3 7fe6 	cmp.w	r3, #460	; 0x1cc
 80116b0:	d804      	bhi.n	80116bc <tcp_parseopt+0x8c>
 80116b2:	89bb      	ldrh	r3, [r7, #12]
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d001      	beq.n	80116bc <tcp_parseopt+0x8c>
 80116b8:	89ba      	ldrh	r2, [r7, #12]
 80116ba:	e001      	b.n	80116c0 <tcp_parseopt+0x90>
 80116bc:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 80116c4:	e010      	b.n	80116e8 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80116c6:	f7ff ff7d 	bl	80115c4 <tcp_get_next_optbyte>
 80116ca:	4603      	mov	r3, r0
 80116cc:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80116ce:	7afb      	ldrb	r3, [r7, #11]
 80116d0:	2b01      	cmp	r3, #1
 80116d2:	d914      	bls.n	80116fe <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 80116d4:	7afb      	ldrb	r3, [r7, #11]
 80116d6:	b29a      	uxth	r2, r3
 80116d8:	4b0f      	ldr	r3, [pc, #60]	; (8011718 <tcp_parseopt+0xe8>)
 80116da:	881b      	ldrh	r3, [r3, #0]
 80116dc:	4413      	add	r3, r2
 80116de:	b29b      	uxth	r3, r3
 80116e0:	3b02      	subs	r3, #2
 80116e2:	b29a      	uxth	r2, r3
 80116e4:	4b0c      	ldr	r3, [pc, #48]	; (8011718 <tcp_parseopt+0xe8>)
 80116e6:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80116e8:	4b0b      	ldr	r3, [pc, #44]	; (8011718 <tcp_parseopt+0xe8>)
 80116ea:	881a      	ldrh	r2, [r3, #0]
 80116ec:	4b09      	ldr	r3, [pc, #36]	; (8011714 <tcp_parseopt+0xe4>)
 80116ee:	881b      	ldrh	r3, [r3, #0]
 80116f0:	429a      	cmp	r2, r3
 80116f2:	d3b3      	bcc.n	801165c <tcp_parseopt+0x2c>
 80116f4:	e004      	b.n	8011700 <tcp_parseopt+0xd0>
          return;
 80116f6:	bf00      	nop
 80116f8:	e002      	b.n	8011700 <tcp_parseopt+0xd0>
            return;
 80116fa:	bf00      	nop
 80116fc:	e000      	b.n	8011700 <tcp_parseopt+0xd0>
            return;
 80116fe:	bf00      	nop
      }
    }
  }
}
 8011700:	3710      	adds	r7, #16
 8011702:	46bd      	mov	sp, r7
 8011704:	bd80      	pop	{r7, pc}
 8011706:	bf00      	nop
 8011708:	0801ecc4 	.word	0x0801ecc4
 801170c:	0801f128 	.word	0x0801f128
 8011710:	0801ed10 	.word	0x0801ed10
 8011714:	200004ac 	.word	0x200004ac
 8011718:	200004b4 	.word	0x200004b4

0801171c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801171c:	b480      	push	{r7}
 801171e:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8011720:	4b05      	ldr	r3, [pc, #20]	; (8011738 <tcp_trigger_input_pcb_close+0x1c>)
 8011722:	781b      	ldrb	r3, [r3, #0]
 8011724:	f043 0310 	orr.w	r3, r3, #16
 8011728:	b2da      	uxtb	r2, r3
 801172a:	4b03      	ldr	r3, [pc, #12]	; (8011738 <tcp_trigger_input_pcb_close+0x1c>)
 801172c:	701a      	strb	r2, [r3, #0]
}
 801172e:	bf00      	nop
 8011730:	46bd      	mov	sp, r7
 8011732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011736:	4770      	bx	lr
 8011738:	200004c5 	.word	0x200004c5

0801173c <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801173c:	b580      	push	{r7, lr}
 801173e:	b084      	sub	sp, #16
 8011740:	af00      	add	r7, sp, #0
 8011742:	60f8      	str	r0, [r7, #12]
 8011744:	60b9      	str	r1, [r7, #8]
 8011746:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	2b00      	cmp	r3, #0
 801174c:	d00a      	beq.n	8011764 <tcp_route+0x28>
 801174e:	68fb      	ldr	r3, [r7, #12]
 8011750:	7a1b      	ldrb	r3, [r3, #8]
 8011752:	2b00      	cmp	r3, #0
 8011754:	d006      	beq.n	8011764 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8011756:	68fb      	ldr	r3, [r7, #12]
 8011758:	7a1b      	ldrb	r3, [r3, #8]
 801175a:	4618      	mov	r0, r3
 801175c:	f7fb fb6e 	bl	800ce3c <netif_get_by_index>
 8011760:	4603      	mov	r3, r0
 8011762:	e003      	b.n	801176c <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8011764:	6878      	ldr	r0, [r7, #4]
 8011766:	f004 ff95 	bl	8016694 <ip4_route>
 801176a:	4603      	mov	r3, r0
  }
}
 801176c:	4618      	mov	r0, r3
 801176e:	3710      	adds	r7, #16
 8011770:	46bd      	mov	sp, r7
 8011772:	bd80      	pop	{r7, pc}

08011774 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8011774:	b590      	push	{r4, r7, lr}
 8011776:	b087      	sub	sp, #28
 8011778:	af00      	add	r7, sp, #0
 801177a:	60f8      	str	r0, [r7, #12]
 801177c:	60b9      	str	r1, [r7, #8]
 801177e:	603b      	str	r3, [r7, #0]
 8011780:	4613      	mov	r3, r2
 8011782:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8011784:	68fb      	ldr	r3, [r7, #12]
 8011786:	2b00      	cmp	r3, #0
 8011788:	d105      	bne.n	8011796 <tcp_create_segment+0x22>
 801178a:	4b44      	ldr	r3, [pc, #272]	; (801189c <tcp_create_segment+0x128>)
 801178c:	22a3      	movs	r2, #163	; 0xa3
 801178e:	4944      	ldr	r1, [pc, #272]	; (80118a0 <tcp_create_segment+0x12c>)
 8011790:	4844      	ldr	r0, [pc, #272]	; (80118a4 <tcp_create_segment+0x130>)
 8011792:	f006 ff11 	bl	80185b8 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8011796:	68bb      	ldr	r3, [r7, #8]
 8011798:	2b00      	cmp	r3, #0
 801179a:	d105      	bne.n	80117a8 <tcp_create_segment+0x34>
 801179c:	4b3f      	ldr	r3, [pc, #252]	; (801189c <tcp_create_segment+0x128>)
 801179e:	22a4      	movs	r2, #164	; 0xa4
 80117a0:	4941      	ldr	r1, [pc, #260]	; (80118a8 <tcp_create_segment+0x134>)
 80117a2:	4840      	ldr	r0, [pc, #256]	; (80118a4 <tcp_create_segment+0x130>)
 80117a4:	f006 ff08 	bl	80185b8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80117a8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80117ac:	009b      	lsls	r3, r3, #2
 80117ae:	b2db      	uxtb	r3, r3
 80117b0:	f003 0304 	and.w	r3, r3, #4
 80117b4:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80117b6:	2003      	movs	r0, #3
 80117b8:	f7fb f83a 	bl	800c830 <memp_malloc>
 80117bc:	6138      	str	r0, [r7, #16]
 80117be:	693b      	ldr	r3, [r7, #16]
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d104      	bne.n	80117ce <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80117c4:	68b8      	ldr	r0, [r7, #8]
 80117c6:	f7fb fe79 	bl	800d4bc <pbuf_free>
    return NULL;
 80117ca:	2300      	movs	r3, #0
 80117cc:	e061      	b.n	8011892 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 80117ce:	693b      	ldr	r3, [r7, #16]
 80117d0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80117d4:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 80117d6:	693b      	ldr	r3, [r7, #16]
 80117d8:	2200      	movs	r2, #0
 80117da:	601a      	str	r2, [r3, #0]
  seg->p = p;
 80117dc:	693b      	ldr	r3, [r7, #16]
 80117de:	68ba      	ldr	r2, [r7, #8]
 80117e0:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80117e2:	68bb      	ldr	r3, [r7, #8]
 80117e4:	891a      	ldrh	r2, [r3, #8]
 80117e6:	7dfb      	ldrb	r3, [r7, #23]
 80117e8:	b29b      	uxth	r3, r3
 80117ea:	429a      	cmp	r2, r3
 80117ec:	d205      	bcs.n	80117fa <tcp_create_segment+0x86>
 80117ee:	4b2b      	ldr	r3, [pc, #172]	; (801189c <tcp_create_segment+0x128>)
 80117f0:	22b0      	movs	r2, #176	; 0xb0
 80117f2:	492e      	ldr	r1, [pc, #184]	; (80118ac <tcp_create_segment+0x138>)
 80117f4:	482b      	ldr	r0, [pc, #172]	; (80118a4 <tcp_create_segment+0x130>)
 80117f6:	f006 fedf 	bl	80185b8 <iprintf>
  seg->len = p->tot_len - optlen;
 80117fa:	68bb      	ldr	r3, [r7, #8]
 80117fc:	891a      	ldrh	r2, [r3, #8]
 80117fe:	7dfb      	ldrb	r3, [r7, #23]
 8011800:	b29b      	uxth	r3, r3
 8011802:	1ad3      	subs	r3, r2, r3
 8011804:	b29a      	uxth	r2, r3
 8011806:	693b      	ldr	r3, [r7, #16]
 8011808:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801180a:	2114      	movs	r1, #20
 801180c:	68b8      	ldr	r0, [r7, #8]
 801180e:	f7fb fdbf 	bl	800d390 <pbuf_add_header>
 8011812:	4603      	mov	r3, r0
 8011814:	2b00      	cmp	r3, #0
 8011816:	d004      	beq.n	8011822 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8011818:	6938      	ldr	r0, [r7, #16]
 801181a:	f7fd f8d2 	bl	800e9c2 <tcp_seg_free>
    return NULL;
 801181e:	2300      	movs	r3, #0
 8011820:	e037      	b.n	8011892 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8011822:	693b      	ldr	r3, [r7, #16]
 8011824:	685b      	ldr	r3, [r3, #4]
 8011826:	685a      	ldr	r2, [r3, #4]
 8011828:	693b      	ldr	r3, [r7, #16]
 801182a:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801182c:	68fb      	ldr	r3, [r7, #12]
 801182e:	8ada      	ldrh	r2, [r3, #22]
 8011830:	693b      	ldr	r3, [r7, #16]
 8011832:	68dc      	ldr	r4, [r3, #12]
 8011834:	4610      	mov	r0, r2
 8011836:	f7fa fba5 	bl	800bf84 <lwip_htons>
 801183a:	4603      	mov	r3, r0
 801183c:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	8b1a      	ldrh	r2, [r3, #24]
 8011842:	693b      	ldr	r3, [r7, #16]
 8011844:	68dc      	ldr	r4, [r3, #12]
 8011846:	4610      	mov	r0, r2
 8011848:	f7fa fb9c 	bl	800bf84 <lwip_htons>
 801184c:	4603      	mov	r3, r0
 801184e:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8011850:	693b      	ldr	r3, [r7, #16]
 8011852:	68dc      	ldr	r4, [r3, #12]
 8011854:	6838      	ldr	r0, [r7, #0]
 8011856:	f7fa fbaa 	bl	800bfae <lwip_htonl>
 801185a:	4603      	mov	r3, r0
 801185c:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801185e:	7dfb      	ldrb	r3, [r7, #23]
 8011860:	089b      	lsrs	r3, r3, #2
 8011862:	b2db      	uxtb	r3, r3
 8011864:	b29b      	uxth	r3, r3
 8011866:	3305      	adds	r3, #5
 8011868:	b29b      	uxth	r3, r3
 801186a:	031b      	lsls	r3, r3, #12
 801186c:	b29a      	uxth	r2, r3
 801186e:	79fb      	ldrb	r3, [r7, #7]
 8011870:	b29b      	uxth	r3, r3
 8011872:	4313      	orrs	r3, r2
 8011874:	b29a      	uxth	r2, r3
 8011876:	693b      	ldr	r3, [r7, #16]
 8011878:	68dc      	ldr	r4, [r3, #12]
 801187a:	4610      	mov	r0, r2
 801187c:	f7fa fb82 	bl	800bf84 <lwip_htons>
 8011880:	4603      	mov	r3, r0
 8011882:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8011884:	693b      	ldr	r3, [r7, #16]
 8011886:	68db      	ldr	r3, [r3, #12]
 8011888:	2200      	movs	r2, #0
 801188a:	749a      	strb	r2, [r3, #18]
 801188c:	2200      	movs	r2, #0
 801188e:	74da      	strb	r2, [r3, #19]
  return seg;
 8011890:	693b      	ldr	r3, [r7, #16]
}
 8011892:	4618      	mov	r0, r3
 8011894:	371c      	adds	r7, #28
 8011896:	46bd      	mov	sp, r7
 8011898:	bd90      	pop	{r4, r7, pc}
 801189a:	bf00      	nop
 801189c:	0801f144 	.word	0x0801f144
 80118a0:	0801f178 	.word	0x0801f178
 80118a4:	0801f198 	.word	0x0801f198
 80118a8:	0801f1c0 	.word	0x0801f1c0
 80118ac:	0801f1e4 	.word	0x0801f1e4

080118b0 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 80118b0:	b590      	push	{r4, r7, lr}
 80118b2:	b08b      	sub	sp, #44	; 0x2c
 80118b4:	af02      	add	r7, sp, #8
 80118b6:	6078      	str	r0, [r7, #4]
 80118b8:	460b      	mov	r3, r1
 80118ba:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 80118bc:	2300      	movs	r3, #0
 80118be:	61fb      	str	r3, [r7, #28]
 80118c0:	2300      	movs	r3, #0
 80118c2:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 80118c4:	2300      	movs	r3, #0
 80118c6:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	d106      	bne.n	80118dc <tcp_split_unsent_seg+0x2c>
 80118ce:	4b95      	ldr	r3, [pc, #596]	; (8011b24 <tcp_split_unsent_seg+0x274>)
 80118d0:	f240 324b 	movw	r2, #843	; 0x34b
 80118d4:	4994      	ldr	r1, [pc, #592]	; (8011b28 <tcp_split_unsent_seg+0x278>)
 80118d6:	4895      	ldr	r0, [pc, #596]	; (8011b2c <tcp_split_unsent_seg+0x27c>)
 80118d8:	f006 fe6e 	bl	80185b8 <iprintf>

  useg = pcb->unsent;
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80118e0:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 80118e2:	697b      	ldr	r3, [r7, #20]
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	d102      	bne.n	80118ee <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 80118e8:	f04f 33ff 	mov.w	r3, #4294967295
 80118ec:	e116      	b.n	8011b1c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 80118ee:	887b      	ldrh	r3, [r7, #2]
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	d109      	bne.n	8011908 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 80118f4:	4b8b      	ldr	r3, [pc, #556]	; (8011b24 <tcp_split_unsent_seg+0x274>)
 80118f6:	f240 3253 	movw	r2, #851	; 0x353
 80118fa:	498d      	ldr	r1, [pc, #564]	; (8011b30 <tcp_split_unsent_seg+0x280>)
 80118fc:	488b      	ldr	r0, [pc, #556]	; (8011b2c <tcp_split_unsent_seg+0x27c>)
 80118fe:	f006 fe5b 	bl	80185b8 <iprintf>
    return ERR_VAL;
 8011902:	f06f 0305 	mvn.w	r3, #5
 8011906:	e109      	b.n	8011b1c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8011908:	697b      	ldr	r3, [r7, #20]
 801190a:	891b      	ldrh	r3, [r3, #8]
 801190c:	887a      	ldrh	r2, [r7, #2]
 801190e:	429a      	cmp	r2, r3
 8011910:	d301      	bcc.n	8011916 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8011912:	2300      	movs	r3, #0
 8011914:	e102      	b.n	8011b1c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801191a:	887a      	ldrh	r2, [r7, #2]
 801191c:	429a      	cmp	r2, r3
 801191e:	d906      	bls.n	801192e <tcp_split_unsent_seg+0x7e>
 8011920:	4b80      	ldr	r3, [pc, #512]	; (8011b24 <tcp_split_unsent_seg+0x274>)
 8011922:	f240 325b 	movw	r2, #859	; 0x35b
 8011926:	4983      	ldr	r1, [pc, #524]	; (8011b34 <tcp_split_unsent_seg+0x284>)
 8011928:	4880      	ldr	r0, [pc, #512]	; (8011b2c <tcp_split_unsent_seg+0x27c>)
 801192a:	f006 fe45 	bl	80185b8 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801192e:	697b      	ldr	r3, [r7, #20]
 8011930:	891b      	ldrh	r3, [r3, #8]
 8011932:	2b00      	cmp	r3, #0
 8011934:	d106      	bne.n	8011944 <tcp_split_unsent_seg+0x94>
 8011936:	4b7b      	ldr	r3, [pc, #492]	; (8011b24 <tcp_split_unsent_seg+0x274>)
 8011938:	f44f 7257 	mov.w	r2, #860	; 0x35c
 801193c:	497e      	ldr	r1, [pc, #504]	; (8011b38 <tcp_split_unsent_seg+0x288>)
 801193e:	487b      	ldr	r0, [pc, #492]	; (8011b2c <tcp_split_unsent_seg+0x27c>)
 8011940:	f006 fe3a 	bl	80185b8 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8011944:	697b      	ldr	r3, [r7, #20]
 8011946:	7a9b      	ldrb	r3, [r3, #10]
 8011948:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801194a:	7bfb      	ldrb	r3, [r7, #15]
 801194c:	009b      	lsls	r3, r3, #2
 801194e:	b2db      	uxtb	r3, r3
 8011950:	f003 0304 	and.w	r3, r3, #4
 8011954:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8011956:	697b      	ldr	r3, [r7, #20]
 8011958:	891a      	ldrh	r2, [r3, #8]
 801195a:	887b      	ldrh	r3, [r7, #2]
 801195c:	1ad3      	subs	r3, r2, r3
 801195e:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8011960:	7bbb      	ldrb	r3, [r7, #14]
 8011962:	b29a      	uxth	r2, r3
 8011964:	89bb      	ldrh	r3, [r7, #12]
 8011966:	4413      	add	r3, r2
 8011968:	b29b      	uxth	r3, r3
 801196a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801196e:	4619      	mov	r1, r3
 8011970:	2036      	movs	r0, #54	; 0x36
 8011972:	f7fb fabf 	bl	800cef4 <pbuf_alloc>
 8011976:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011978:	693b      	ldr	r3, [r7, #16]
 801197a:	2b00      	cmp	r3, #0
 801197c:	f000 80b7 	beq.w	8011aee <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8011980:	697b      	ldr	r3, [r7, #20]
 8011982:	685b      	ldr	r3, [r3, #4]
 8011984:	891a      	ldrh	r2, [r3, #8]
 8011986:	697b      	ldr	r3, [r7, #20]
 8011988:	891b      	ldrh	r3, [r3, #8]
 801198a:	1ad3      	subs	r3, r2, r3
 801198c:	b29a      	uxth	r2, r3
 801198e:	887b      	ldrh	r3, [r7, #2]
 8011990:	4413      	add	r3, r2
 8011992:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8011994:	697b      	ldr	r3, [r7, #20]
 8011996:	6858      	ldr	r0, [r3, #4]
 8011998:	693b      	ldr	r3, [r7, #16]
 801199a:	685a      	ldr	r2, [r3, #4]
 801199c:	7bbb      	ldrb	r3, [r7, #14]
 801199e:	18d1      	adds	r1, r2, r3
 80119a0:	897b      	ldrh	r3, [r7, #10]
 80119a2:	89ba      	ldrh	r2, [r7, #12]
 80119a4:	f7fb ff84 	bl	800d8b0 <pbuf_copy_partial>
 80119a8:	4603      	mov	r3, r0
 80119aa:	461a      	mov	r2, r3
 80119ac:	89bb      	ldrh	r3, [r7, #12]
 80119ae:	4293      	cmp	r3, r2
 80119b0:	f040 809f 	bne.w	8011af2 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80119b4:	697b      	ldr	r3, [r7, #20]
 80119b6:	68db      	ldr	r3, [r3, #12]
 80119b8:	899b      	ldrh	r3, [r3, #12]
 80119ba:	b29b      	uxth	r3, r3
 80119bc:	4618      	mov	r0, r3
 80119be:	f7fa fae1 	bl	800bf84 <lwip_htons>
 80119c2:	4603      	mov	r3, r0
 80119c4:	b2db      	uxtb	r3, r3
 80119c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80119ca:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 80119cc:	2300      	movs	r3, #0
 80119ce:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 80119d0:	7efb      	ldrb	r3, [r7, #27]
 80119d2:	f003 0308 	and.w	r3, r3, #8
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d007      	beq.n	80119ea <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 80119da:	7efb      	ldrb	r3, [r7, #27]
 80119dc:	f023 0308 	bic.w	r3, r3, #8
 80119e0:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 80119e2:	7ebb      	ldrb	r3, [r7, #26]
 80119e4:	f043 0308 	orr.w	r3, r3, #8
 80119e8:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 80119ea:	7efb      	ldrb	r3, [r7, #27]
 80119ec:	f003 0301 	and.w	r3, r3, #1
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d007      	beq.n	8011a04 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 80119f4:	7efb      	ldrb	r3, [r7, #27]
 80119f6:	f023 0301 	bic.w	r3, r3, #1
 80119fa:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 80119fc:	7ebb      	ldrb	r3, [r7, #26]
 80119fe:	f043 0301 	orr.w	r3, r3, #1
 8011a02:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8011a04:	697b      	ldr	r3, [r7, #20]
 8011a06:	68db      	ldr	r3, [r3, #12]
 8011a08:	685b      	ldr	r3, [r3, #4]
 8011a0a:	4618      	mov	r0, r3
 8011a0c:	f7fa facf 	bl	800bfae <lwip_htonl>
 8011a10:	4602      	mov	r2, r0
 8011a12:	887b      	ldrh	r3, [r7, #2]
 8011a14:	18d1      	adds	r1, r2, r3
 8011a16:	7eba      	ldrb	r2, [r7, #26]
 8011a18:	7bfb      	ldrb	r3, [r7, #15]
 8011a1a:	9300      	str	r3, [sp, #0]
 8011a1c:	460b      	mov	r3, r1
 8011a1e:	6939      	ldr	r1, [r7, #16]
 8011a20:	6878      	ldr	r0, [r7, #4]
 8011a22:	f7ff fea7 	bl	8011774 <tcp_create_segment>
 8011a26:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8011a28:	69fb      	ldr	r3, [r7, #28]
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d063      	beq.n	8011af6 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8011a2e:	697b      	ldr	r3, [r7, #20]
 8011a30:	685b      	ldr	r3, [r3, #4]
 8011a32:	4618      	mov	r0, r3
 8011a34:	f7fb fdca 	bl	800d5cc <pbuf_clen>
 8011a38:	4603      	mov	r3, r0
 8011a3a:	461a      	mov	r2, r3
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011a42:	1a9b      	subs	r3, r3, r2
 8011a44:	b29a      	uxth	r2, r3
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8011a4c:	697b      	ldr	r3, [r7, #20]
 8011a4e:	6858      	ldr	r0, [r3, #4]
 8011a50:	697b      	ldr	r3, [r7, #20]
 8011a52:	685b      	ldr	r3, [r3, #4]
 8011a54:	891a      	ldrh	r2, [r3, #8]
 8011a56:	89bb      	ldrh	r3, [r7, #12]
 8011a58:	1ad3      	subs	r3, r2, r3
 8011a5a:	b29b      	uxth	r3, r3
 8011a5c:	4619      	mov	r1, r3
 8011a5e:	f7fb fba7 	bl	800d1b0 <pbuf_realloc>
  useg->len -= remainder;
 8011a62:	697b      	ldr	r3, [r7, #20]
 8011a64:	891a      	ldrh	r2, [r3, #8]
 8011a66:	89bb      	ldrh	r3, [r7, #12]
 8011a68:	1ad3      	subs	r3, r2, r3
 8011a6a:	b29a      	uxth	r2, r3
 8011a6c:	697b      	ldr	r3, [r7, #20]
 8011a6e:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8011a70:	697b      	ldr	r3, [r7, #20]
 8011a72:	68db      	ldr	r3, [r3, #12]
 8011a74:	899b      	ldrh	r3, [r3, #12]
 8011a76:	b29c      	uxth	r4, r3
 8011a78:	7efb      	ldrb	r3, [r7, #27]
 8011a7a:	b29b      	uxth	r3, r3
 8011a7c:	4618      	mov	r0, r3
 8011a7e:	f7fa fa81 	bl	800bf84 <lwip_htons>
 8011a82:	4603      	mov	r3, r0
 8011a84:	461a      	mov	r2, r3
 8011a86:	697b      	ldr	r3, [r7, #20]
 8011a88:	68db      	ldr	r3, [r3, #12]
 8011a8a:	4322      	orrs	r2, r4
 8011a8c:	b292      	uxth	r2, r2
 8011a8e:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8011a90:	697b      	ldr	r3, [r7, #20]
 8011a92:	685b      	ldr	r3, [r3, #4]
 8011a94:	4618      	mov	r0, r3
 8011a96:	f7fb fd99 	bl	800d5cc <pbuf_clen>
 8011a9a:	4603      	mov	r3, r0
 8011a9c:	461a      	mov	r2, r3
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011aa4:	4413      	add	r3, r2
 8011aa6:	b29a      	uxth	r2, r3
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8011aae:	69fb      	ldr	r3, [r7, #28]
 8011ab0:	685b      	ldr	r3, [r3, #4]
 8011ab2:	4618      	mov	r0, r3
 8011ab4:	f7fb fd8a 	bl	800d5cc <pbuf_clen>
 8011ab8:	4603      	mov	r3, r0
 8011aba:	461a      	mov	r2, r3
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011ac2:	4413      	add	r3, r2
 8011ac4:	b29a      	uxth	r2, r3
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8011acc:	697b      	ldr	r3, [r7, #20]
 8011ace:	681a      	ldr	r2, [r3, #0]
 8011ad0:	69fb      	ldr	r3, [r7, #28]
 8011ad2:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8011ad4:	697b      	ldr	r3, [r7, #20]
 8011ad6:	69fa      	ldr	r2, [r7, #28]
 8011ad8:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8011ada:	69fb      	ldr	r3, [r7, #28]
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d103      	bne.n	8011aea <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	2200      	movs	r2, #0
 8011ae6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8011aea:	2300      	movs	r3, #0
 8011aec:	e016      	b.n	8011b1c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8011aee:	bf00      	nop
 8011af0:	e002      	b.n	8011af8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8011af2:	bf00      	nop
 8011af4:	e000      	b.n	8011af8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8011af6:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8011af8:	69fb      	ldr	r3, [r7, #28]
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	d006      	beq.n	8011b0c <tcp_split_unsent_seg+0x25c>
 8011afe:	4b09      	ldr	r3, [pc, #36]	; (8011b24 <tcp_split_unsent_seg+0x274>)
 8011b00:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8011b04:	490d      	ldr	r1, [pc, #52]	; (8011b3c <tcp_split_unsent_seg+0x28c>)
 8011b06:	4809      	ldr	r0, [pc, #36]	; (8011b2c <tcp_split_unsent_seg+0x27c>)
 8011b08:	f006 fd56 	bl	80185b8 <iprintf>
  if (p != NULL) {
 8011b0c:	693b      	ldr	r3, [r7, #16]
 8011b0e:	2b00      	cmp	r3, #0
 8011b10:	d002      	beq.n	8011b18 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8011b12:	6938      	ldr	r0, [r7, #16]
 8011b14:	f7fb fcd2 	bl	800d4bc <pbuf_free>
  }

  return ERR_MEM;
 8011b18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011b1c:	4618      	mov	r0, r3
 8011b1e:	3724      	adds	r7, #36	; 0x24
 8011b20:	46bd      	mov	sp, r7
 8011b22:	bd90      	pop	{r4, r7, pc}
 8011b24:	0801f144 	.word	0x0801f144
 8011b28:	0801f4d8 	.word	0x0801f4d8
 8011b2c:	0801f198 	.word	0x0801f198
 8011b30:	0801f4fc 	.word	0x0801f4fc
 8011b34:	0801f520 	.word	0x0801f520
 8011b38:	0801f530 	.word	0x0801f530
 8011b3c:	0801f540 	.word	0x0801f540

08011b40 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8011b40:	b590      	push	{r4, r7, lr}
 8011b42:	b085      	sub	sp, #20
 8011b44:	af00      	add	r7, sp, #0
 8011b46:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d106      	bne.n	8011b5c <tcp_send_fin+0x1c>
 8011b4e:	4b21      	ldr	r3, [pc, #132]	; (8011bd4 <tcp_send_fin+0x94>)
 8011b50:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8011b54:	4920      	ldr	r1, [pc, #128]	; (8011bd8 <tcp_send_fin+0x98>)
 8011b56:	4821      	ldr	r0, [pc, #132]	; (8011bdc <tcp_send_fin+0x9c>)
 8011b58:	f006 fd2e 	bl	80185b8 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d02e      	beq.n	8011bc2 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011b68:	60fb      	str	r3, [r7, #12]
 8011b6a:	e002      	b.n	8011b72 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8011b6c:	68fb      	ldr	r3, [r7, #12]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011b72:	68fb      	ldr	r3, [r7, #12]
 8011b74:	681b      	ldr	r3, [r3, #0]
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d1f8      	bne.n	8011b6c <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8011b7a:	68fb      	ldr	r3, [r7, #12]
 8011b7c:	68db      	ldr	r3, [r3, #12]
 8011b7e:	899b      	ldrh	r3, [r3, #12]
 8011b80:	b29b      	uxth	r3, r3
 8011b82:	4618      	mov	r0, r3
 8011b84:	f7fa f9fe 	bl	800bf84 <lwip_htons>
 8011b88:	4603      	mov	r3, r0
 8011b8a:	b2db      	uxtb	r3, r3
 8011b8c:	f003 0307 	and.w	r3, r3, #7
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d116      	bne.n	8011bc2 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8011b94:	68fb      	ldr	r3, [r7, #12]
 8011b96:	68db      	ldr	r3, [r3, #12]
 8011b98:	899b      	ldrh	r3, [r3, #12]
 8011b9a:	b29c      	uxth	r4, r3
 8011b9c:	2001      	movs	r0, #1
 8011b9e:	f7fa f9f1 	bl	800bf84 <lwip_htons>
 8011ba2:	4603      	mov	r3, r0
 8011ba4:	461a      	mov	r2, r3
 8011ba6:	68fb      	ldr	r3, [r7, #12]
 8011ba8:	68db      	ldr	r3, [r3, #12]
 8011baa:	4322      	orrs	r2, r4
 8011bac:	b292      	uxth	r2, r2
 8011bae:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	8b5b      	ldrh	r3, [r3, #26]
 8011bb4:	f043 0320 	orr.w	r3, r3, #32
 8011bb8:	b29a      	uxth	r2, r3
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8011bbe:	2300      	movs	r3, #0
 8011bc0:	e004      	b.n	8011bcc <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8011bc2:	2101      	movs	r1, #1
 8011bc4:	6878      	ldr	r0, [r7, #4]
 8011bc6:	f000 f80b 	bl	8011be0 <tcp_enqueue_flags>
 8011bca:	4603      	mov	r3, r0
}
 8011bcc:	4618      	mov	r0, r3
 8011bce:	3714      	adds	r7, #20
 8011bd0:	46bd      	mov	sp, r7
 8011bd2:	bd90      	pop	{r4, r7, pc}
 8011bd4:	0801f144 	.word	0x0801f144
 8011bd8:	0801f54c 	.word	0x0801f54c
 8011bdc:	0801f198 	.word	0x0801f198

08011be0 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8011be0:	b580      	push	{r7, lr}
 8011be2:	b08a      	sub	sp, #40	; 0x28
 8011be4:	af02      	add	r7, sp, #8
 8011be6:	6078      	str	r0, [r7, #4]
 8011be8:	460b      	mov	r3, r1
 8011bea:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8011bec:	2300      	movs	r3, #0
 8011bee:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8011bf0:	2300      	movs	r3, #0
 8011bf2:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8011bf4:	78fb      	ldrb	r3, [r7, #3]
 8011bf6:	f003 0303 	and.w	r3, r3, #3
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d106      	bne.n	8011c0c <tcp_enqueue_flags+0x2c>
 8011bfe:	4b67      	ldr	r3, [pc, #412]	; (8011d9c <tcp_enqueue_flags+0x1bc>)
 8011c00:	f240 4211 	movw	r2, #1041	; 0x411
 8011c04:	4966      	ldr	r1, [pc, #408]	; (8011da0 <tcp_enqueue_flags+0x1c0>)
 8011c06:	4867      	ldr	r0, [pc, #412]	; (8011da4 <tcp_enqueue_flags+0x1c4>)
 8011c08:	f006 fcd6 	bl	80185b8 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d106      	bne.n	8011c20 <tcp_enqueue_flags+0x40>
 8011c12:	4b62      	ldr	r3, [pc, #392]	; (8011d9c <tcp_enqueue_flags+0x1bc>)
 8011c14:	f240 4213 	movw	r2, #1043	; 0x413
 8011c18:	4963      	ldr	r1, [pc, #396]	; (8011da8 <tcp_enqueue_flags+0x1c8>)
 8011c1a:	4862      	ldr	r0, [pc, #392]	; (8011da4 <tcp_enqueue_flags+0x1c4>)
 8011c1c:	f006 fccc 	bl	80185b8 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8011c20:	78fb      	ldrb	r3, [r7, #3]
 8011c22:	f003 0302 	and.w	r3, r3, #2
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	d001      	beq.n	8011c2e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8011c2a:	2301      	movs	r3, #1
 8011c2c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011c2e:	7ffb      	ldrb	r3, [r7, #31]
 8011c30:	009b      	lsls	r3, r3, #2
 8011c32:	b2db      	uxtb	r3, r3
 8011c34:	f003 0304 	and.w	r3, r3, #4
 8011c38:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8011c3a:	7dfb      	ldrb	r3, [r7, #23]
 8011c3c:	b29b      	uxth	r3, r3
 8011c3e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011c42:	4619      	mov	r1, r3
 8011c44:	2036      	movs	r0, #54	; 0x36
 8011c46:	f7fb f955 	bl	800cef4 <pbuf_alloc>
 8011c4a:	6138      	str	r0, [r7, #16]
 8011c4c:	693b      	ldr	r3, [r7, #16]
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d109      	bne.n	8011c66 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	8b5b      	ldrh	r3, [r3, #26]
 8011c56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011c5a:	b29a      	uxth	r2, r3
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8011c60:	f04f 33ff 	mov.w	r3, #4294967295
 8011c64:	e095      	b.n	8011d92 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8011c66:	693b      	ldr	r3, [r7, #16]
 8011c68:	895a      	ldrh	r2, [r3, #10]
 8011c6a:	7dfb      	ldrb	r3, [r7, #23]
 8011c6c:	b29b      	uxth	r3, r3
 8011c6e:	429a      	cmp	r2, r3
 8011c70:	d206      	bcs.n	8011c80 <tcp_enqueue_flags+0xa0>
 8011c72:	4b4a      	ldr	r3, [pc, #296]	; (8011d9c <tcp_enqueue_flags+0x1bc>)
 8011c74:	f240 4239 	movw	r2, #1081	; 0x439
 8011c78:	494c      	ldr	r1, [pc, #304]	; (8011dac <tcp_enqueue_flags+0x1cc>)
 8011c7a:	484a      	ldr	r0, [pc, #296]	; (8011da4 <tcp_enqueue_flags+0x1c4>)
 8011c7c:	f006 fc9c 	bl	80185b8 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8011c84:	78fa      	ldrb	r2, [r7, #3]
 8011c86:	7ffb      	ldrb	r3, [r7, #31]
 8011c88:	9300      	str	r3, [sp, #0]
 8011c8a:	460b      	mov	r3, r1
 8011c8c:	6939      	ldr	r1, [r7, #16]
 8011c8e:	6878      	ldr	r0, [r7, #4]
 8011c90:	f7ff fd70 	bl	8011774 <tcp_create_segment>
 8011c94:	60f8      	str	r0, [r7, #12]
 8011c96:	68fb      	ldr	r3, [r7, #12]
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d109      	bne.n	8011cb0 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	8b5b      	ldrh	r3, [r3, #26]
 8011ca0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011ca4:	b29a      	uxth	r2, r3
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8011caa:	f04f 33ff 	mov.w	r3, #4294967295
 8011cae:	e070      	b.n	8011d92 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8011cb0:	68fb      	ldr	r3, [r7, #12]
 8011cb2:	68db      	ldr	r3, [r3, #12]
 8011cb4:	f003 0303 	and.w	r3, r3, #3
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	d006      	beq.n	8011cca <tcp_enqueue_flags+0xea>
 8011cbc:	4b37      	ldr	r3, [pc, #220]	; (8011d9c <tcp_enqueue_flags+0x1bc>)
 8011cbe:	f240 4242 	movw	r2, #1090	; 0x442
 8011cc2:	493b      	ldr	r1, [pc, #236]	; (8011db0 <tcp_enqueue_flags+0x1d0>)
 8011cc4:	4837      	ldr	r0, [pc, #220]	; (8011da4 <tcp_enqueue_flags+0x1c4>)
 8011cc6:	f006 fc77 	bl	80185b8 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8011cca:	68fb      	ldr	r3, [r7, #12]
 8011ccc:	891b      	ldrh	r3, [r3, #8]
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d006      	beq.n	8011ce0 <tcp_enqueue_flags+0x100>
 8011cd2:	4b32      	ldr	r3, [pc, #200]	; (8011d9c <tcp_enqueue_flags+0x1bc>)
 8011cd4:	f240 4243 	movw	r2, #1091	; 0x443
 8011cd8:	4936      	ldr	r1, [pc, #216]	; (8011db4 <tcp_enqueue_flags+0x1d4>)
 8011cda:	4832      	ldr	r0, [pc, #200]	; (8011da4 <tcp_enqueue_flags+0x1c4>)
 8011cdc:	f006 fc6c 	bl	80185b8 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	d103      	bne.n	8011cf0 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	68fa      	ldr	r2, [r7, #12]
 8011cec:	66da      	str	r2, [r3, #108]	; 0x6c
 8011cee:	e00d      	b.n	8011d0c <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011cf4:	61bb      	str	r3, [r7, #24]
 8011cf6:	e002      	b.n	8011cfe <tcp_enqueue_flags+0x11e>
 8011cf8:	69bb      	ldr	r3, [r7, #24]
 8011cfa:	681b      	ldr	r3, [r3, #0]
 8011cfc:	61bb      	str	r3, [r7, #24]
 8011cfe:	69bb      	ldr	r3, [r7, #24]
 8011d00:	681b      	ldr	r3, [r3, #0]
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	d1f8      	bne.n	8011cf8 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8011d06:	69bb      	ldr	r3, [r7, #24]
 8011d08:	68fa      	ldr	r2, [r7, #12]
 8011d0a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	2200      	movs	r2, #0
 8011d10:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8011d14:	78fb      	ldrb	r3, [r7, #3]
 8011d16:	f003 0302 	and.w	r3, r3, #2
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d104      	bne.n	8011d28 <tcp_enqueue_flags+0x148>
 8011d1e:	78fb      	ldrb	r3, [r7, #3]
 8011d20:	f003 0301 	and.w	r3, r3, #1
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d004      	beq.n	8011d32 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011d2c:	1c5a      	adds	r2, r3, #1
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8011d32:	78fb      	ldrb	r3, [r7, #3]
 8011d34:	f003 0301 	and.w	r3, r3, #1
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d006      	beq.n	8011d4a <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	8b5b      	ldrh	r3, [r3, #26]
 8011d40:	f043 0320 	orr.w	r3, r3, #32
 8011d44:	b29a      	uxth	r2, r3
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8011d4a:	68fb      	ldr	r3, [r7, #12]
 8011d4c:	685b      	ldr	r3, [r3, #4]
 8011d4e:	4618      	mov	r0, r3
 8011d50:	f7fb fc3c 	bl	800d5cc <pbuf_clen>
 8011d54:	4603      	mov	r3, r0
 8011d56:	461a      	mov	r2, r3
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011d5e:	4413      	add	r3, r2
 8011d60:	b29a      	uxth	r2, r3
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d00e      	beq.n	8011d90 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d10a      	bne.n	8011d90 <tcp_enqueue_flags+0x1b0>
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011d7e:	2b00      	cmp	r3, #0
 8011d80:	d106      	bne.n	8011d90 <tcp_enqueue_flags+0x1b0>
 8011d82:	4b06      	ldr	r3, [pc, #24]	; (8011d9c <tcp_enqueue_flags+0x1bc>)
 8011d84:	f240 4265 	movw	r2, #1125	; 0x465
 8011d88:	490b      	ldr	r1, [pc, #44]	; (8011db8 <tcp_enqueue_flags+0x1d8>)
 8011d8a:	4806      	ldr	r0, [pc, #24]	; (8011da4 <tcp_enqueue_flags+0x1c4>)
 8011d8c:	f006 fc14 	bl	80185b8 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8011d90:	2300      	movs	r3, #0
}
 8011d92:	4618      	mov	r0, r3
 8011d94:	3720      	adds	r7, #32
 8011d96:	46bd      	mov	sp, r7
 8011d98:	bd80      	pop	{r7, pc}
 8011d9a:	bf00      	nop
 8011d9c:	0801f144 	.word	0x0801f144
 8011da0:	0801f568 	.word	0x0801f568
 8011da4:	0801f198 	.word	0x0801f198
 8011da8:	0801f5c0 	.word	0x0801f5c0
 8011dac:	0801f5e0 	.word	0x0801f5e0
 8011db0:	0801f61c 	.word	0x0801f61c
 8011db4:	0801f634 	.word	0x0801f634
 8011db8:	0801f660 	.word	0x0801f660

08011dbc <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8011dbc:	b5b0      	push	{r4, r5, r7, lr}
 8011dbe:	b08a      	sub	sp, #40	; 0x28
 8011dc0:	af00      	add	r7, sp, #0
 8011dc2:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	d106      	bne.n	8011dd8 <tcp_output+0x1c>
 8011dca:	4b9e      	ldr	r3, [pc, #632]	; (8012044 <tcp_output+0x288>)
 8011dcc:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8011dd0:	499d      	ldr	r1, [pc, #628]	; (8012048 <tcp_output+0x28c>)
 8011dd2:	489e      	ldr	r0, [pc, #632]	; (801204c <tcp_output+0x290>)
 8011dd4:	f006 fbf0 	bl	80185b8 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	7d1b      	ldrb	r3, [r3, #20]
 8011ddc:	2b01      	cmp	r3, #1
 8011dde:	d106      	bne.n	8011dee <tcp_output+0x32>
 8011de0:	4b98      	ldr	r3, [pc, #608]	; (8012044 <tcp_output+0x288>)
 8011de2:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8011de6:	499a      	ldr	r1, [pc, #616]	; (8012050 <tcp_output+0x294>)
 8011de8:	4898      	ldr	r0, [pc, #608]	; (801204c <tcp_output+0x290>)
 8011dea:	f006 fbe5 	bl	80185b8 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8011dee:	4b99      	ldr	r3, [pc, #612]	; (8012054 <tcp_output+0x298>)
 8011df0:	681b      	ldr	r3, [r3, #0]
 8011df2:	687a      	ldr	r2, [r7, #4]
 8011df4:	429a      	cmp	r2, r3
 8011df6:	d101      	bne.n	8011dfc <tcp_output+0x40>
    return ERR_OK;
 8011df8:	2300      	movs	r3, #0
 8011dfa:	e1ce      	b.n	801219a <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011e08:	4293      	cmp	r3, r2
 8011e0a:	bf28      	it	cs
 8011e0c:	4613      	movcs	r3, r2
 8011e0e:	b29b      	uxth	r3, r3
 8011e10:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8011e12:	687b      	ldr	r3, [r7, #4]
 8011e14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011e16:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8011e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d10b      	bne.n	8011e36 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	8b5b      	ldrh	r3, [r3, #26]
 8011e22:	f003 0302 	and.w	r3, r3, #2
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	f000 81aa 	beq.w	8012180 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8011e2c:	6878      	ldr	r0, [r7, #4]
 8011e2e:	f000 fdc9 	bl	80129c4 <tcp_send_empty_ack>
 8011e32:	4603      	mov	r3, r0
 8011e34:	e1b1      	b.n	801219a <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8011e36:	6879      	ldr	r1, [r7, #4]
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	3304      	adds	r3, #4
 8011e3c:	461a      	mov	r2, r3
 8011e3e:	6878      	ldr	r0, [r7, #4]
 8011e40:	f7ff fc7c 	bl	801173c <tcp_route>
 8011e44:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8011e46:	697b      	ldr	r3, [r7, #20]
 8011e48:	2b00      	cmp	r3, #0
 8011e4a:	d102      	bne.n	8011e52 <tcp_output+0x96>
    return ERR_RTE;
 8011e4c:	f06f 0303 	mvn.w	r3, #3
 8011e50:	e1a3      	b.n	801219a <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d003      	beq.n	8011e60 <tcp_output+0xa4>
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	d111      	bne.n	8011e84 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8011e60:	697b      	ldr	r3, [r7, #20]
 8011e62:	2b00      	cmp	r3, #0
 8011e64:	d002      	beq.n	8011e6c <tcp_output+0xb0>
 8011e66:	697b      	ldr	r3, [r7, #20]
 8011e68:	3304      	adds	r3, #4
 8011e6a:	e000      	b.n	8011e6e <tcp_output+0xb2>
 8011e6c:	2300      	movs	r3, #0
 8011e6e:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8011e70:	693b      	ldr	r3, [r7, #16]
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d102      	bne.n	8011e7c <tcp_output+0xc0>
      return ERR_RTE;
 8011e76:	f06f 0303 	mvn.w	r3, #3
 8011e7a:	e18e      	b.n	801219a <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8011e7c:	693b      	ldr	r3, [r7, #16]
 8011e7e:	681a      	ldr	r2, [r3, #0]
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8011e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e86:	68db      	ldr	r3, [r3, #12]
 8011e88:	685b      	ldr	r3, [r3, #4]
 8011e8a:	4618      	mov	r0, r3
 8011e8c:	f7fa f88f 	bl	800bfae <lwip_htonl>
 8011e90:	4602      	mov	r2, r0
 8011e92:	687b      	ldr	r3, [r7, #4]
 8011e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011e96:	1ad3      	subs	r3, r2, r3
 8011e98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011e9a:	8912      	ldrh	r2, [r2, #8]
 8011e9c:	4413      	add	r3, r2
 8011e9e:	69ba      	ldr	r2, [r7, #24]
 8011ea0:	429a      	cmp	r2, r3
 8011ea2:	d227      	bcs.n	8011ef4 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011eaa:	461a      	mov	r2, r3
 8011eac:	69bb      	ldr	r3, [r7, #24]
 8011eae:	4293      	cmp	r3, r2
 8011eb0:	d114      	bne.n	8011edc <tcp_output+0x120>
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d110      	bne.n	8011edc <tcp_output+0x120>
 8011eba:	687b      	ldr	r3, [r7, #4]
 8011ebc:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d10b      	bne.n	8011edc <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	2200      	movs	r2, #0
 8011ec8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	2201      	movs	r2, #1
 8011ed0:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	2200      	movs	r2, #0
 8011ed8:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	8b5b      	ldrh	r3, [r3, #26]
 8011ee0:	f003 0302 	and.w	r3, r3, #2
 8011ee4:	2b00      	cmp	r3, #0
 8011ee6:	f000 814d 	beq.w	8012184 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8011eea:	6878      	ldr	r0, [r7, #4]
 8011eec:	f000 fd6a 	bl	80129c4 <tcp_send_empty_ack>
 8011ef0:	4603      	mov	r3, r0
 8011ef2:	e152      	b.n	801219a <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	2200      	movs	r2, #0
 8011ef8:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011f00:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8011f02:	6a3b      	ldr	r3, [r7, #32]
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	f000 811c 	beq.w	8012142 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8011f0a:	e002      	b.n	8011f12 <tcp_output+0x156>
 8011f0c:	6a3b      	ldr	r3, [r7, #32]
 8011f0e:	681b      	ldr	r3, [r3, #0]
 8011f10:	623b      	str	r3, [r7, #32]
 8011f12:	6a3b      	ldr	r3, [r7, #32]
 8011f14:	681b      	ldr	r3, [r3, #0]
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d1f8      	bne.n	8011f0c <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8011f1a:	e112      	b.n	8012142 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8011f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f1e:	68db      	ldr	r3, [r3, #12]
 8011f20:	899b      	ldrh	r3, [r3, #12]
 8011f22:	b29b      	uxth	r3, r3
 8011f24:	4618      	mov	r0, r3
 8011f26:	f7fa f82d 	bl	800bf84 <lwip_htons>
 8011f2a:	4603      	mov	r3, r0
 8011f2c:	b2db      	uxtb	r3, r3
 8011f2e:	f003 0304 	and.w	r3, r3, #4
 8011f32:	2b00      	cmp	r3, #0
 8011f34:	d006      	beq.n	8011f44 <tcp_output+0x188>
 8011f36:	4b43      	ldr	r3, [pc, #268]	; (8012044 <tcp_output+0x288>)
 8011f38:	f240 5236 	movw	r2, #1334	; 0x536
 8011f3c:	4946      	ldr	r1, [pc, #280]	; (8012058 <tcp_output+0x29c>)
 8011f3e:	4843      	ldr	r0, [pc, #268]	; (801204c <tcp_output+0x290>)
 8011f40:	f006 fb3a 	bl	80185b8 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	d01f      	beq.n	8011f8c <tcp_output+0x1d0>
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	8b5b      	ldrh	r3, [r3, #26]
 8011f50:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	d119      	bne.n	8011f8c <tcp_output+0x1d0>
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	d00b      	beq.n	8011f78 <tcp_output+0x1bc>
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011f64:	681b      	ldr	r3, [r3, #0]
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d110      	bne.n	8011f8c <tcp_output+0x1d0>
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011f6e:	891a      	ldrh	r2, [r3, #8]
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011f74:	429a      	cmp	r2, r3
 8011f76:	d209      	bcs.n	8011f8c <tcp_output+0x1d0>
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d004      	beq.n	8011f8c <tcp_output+0x1d0>
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011f88:	2b0f      	cmp	r3, #15
 8011f8a:	d901      	bls.n	8011f90 <tcp_output+0x1d4>
 8011f8c:	2301      	movs	r3, #1
 8011f8e:	e000      	b.n	8011f92 <tcp_output+0x1d6>
 8011f90:	2300      	movs	r3, #0
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	d106      	bne.n	8011fa4 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	8b5b      	ldrh	r3, [r3, #26]
 8011f9a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	f000 80e4 	beq.w	801216c <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	7d1b      	ldrb	r3, [r3, #20]
 8011fa8:	2b02      	cmp	r3, #2
 8011faa:	d00d      	beq.n	8011fc8 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8011fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fae:	68db      	ldr	r3, [r3, #12]
 8011fb0:	899b      	ldrh	r3, [r3, #12]
 8011fb2:	b29c      	uxth	r4, r3
 8011fb4:	2010      	movs	r0, #16
 8011fb6:	f7f9 ffe5 	bl	800bf84 <lwip_htons>
 8011fba:	4603      	mov	r3, r0
 8011fbc:	461a      	mov	r2, r3
 8011fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fc0:	68db      	ldr	r3, [r3, #12]
 8011fc2:	4322      	orrs	r2, r4
 8011fc4:	b292      	uxth	r2, r2
 8011fc6:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8011fc8:	697a      	ldr	r2, [r7, #20]
 8011fca:	6879      	ldr	r1, [r7, #4]
 8011fcc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011fce:	f000 f909 	bl	80121e4 <tcp_output_segment>
 8011fd2:	4603      	mov	r3, r0
 8011fd4:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8011fd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011fda:	2b00      	cmp	r3, #0
 8011fdc:	d009      	beq.n	8011ff2 <tcp_output+0x236>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	8b5b      	ldrh	r3, [r3, #26]
 8011fe2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011fe6:	b29a      	uxth	r2, r3
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	835a      	strh	r2, [r3, #26]
      return err;
 8011fec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011ff0:	e0d3      	b.n	801219a <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8011ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ff4:	681a      	ldr	r2, [r3, #0]
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	7d1b      	ldrb	r3, [r3, #20]
 8011ffe:	2b02      	cmp	r3, #2
 8012000:	d006      	beq.n	8012010 <tcp_output+0x254>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	8b5b      	ldrh	r3, [r3, #26]
 8012006:	f023 0303 	bic.w	r3, r3, #3
 801200a:	b29a      	uxth	r2, r3
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8012010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012012:	68db      	ldr	r3, [r3, #12]
 8012014:	685b      	ldr	r3, [r3, #4]
 8012016:	4618      	mov	r0, r3
 8012018:	f7f9 ffc9 	bl	800bfae <lwip_htonl>
 801201c:	4604      	mov	r4, r0
 801201e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012020:	891b      	ldrh	r3, [r3, #8]
 8012022:	461d      	mov	r5, r3
 8012024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012026:	68db      	ldr	r3, [r3, #12]
 8012028:	899b      	ldrh	r3, [r3, #12]
 801202a:	b29b      	uxth	r3, r3
 801202c:	4618      	mov	r0, r3
 801202e:	f7f9 ffa9 	bl	800bf84 <lwip_htons>
 8012032:	4603      	mov	r3, r0
 8012034:	b2db      	uxtb	r3, r3
 8012036:	f003 0303 	and.w	r3, r3, #3
 801203a:	2b00      	cmp	r3, #0
 801203c:	d00e      	beq.n	801205c <tcp_output+0x2a0>
 801203e:	2301      	movs	r3, #1
 8012040:	e00d      	b.n	801205e <tcp_output+0x2a2>
 8012042:	bf00      	nop
 8012044:	0801f144 	.word	0x0801f144
 8012048:	0801f688 	.word	0x0801f688
 801204c:	0801f198 	.word	0x0801f198
 8012050:	0801f6a0 	.word	0x0801f6a0
 8012054:	20006edc 	.word	0x20006edc
 8012058:	0801f6c8 	.word	0x0801f6c8
 801205c:	2300      	movs	r3, #0
 801205e:	442b      	add	r3, r5
 8012060:	4423      	add	r3, r4
 8012062:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012068:	68bb      	ldr	r3, [r7, #8]
 801206a:	1ad3      	subs	r3, r2, r3
 801206c:	2b00      	cmp	r3, #0
 801206e:	da02      	bge.n	8012076 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	68ba      	ldr	r2, [r7, #8]
 8012074:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8012076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012078:	891b      	ldrh	r3, [r3, #8]
 801207a:	461c      	mov	r4, r3
 801207c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801207e:	68db      	ldr	r3, [r3, #12]
 8012080:	899b      	ldrh	r3, [r3, #12]
 8012082:	b29b      	uxth	r3, r3
 8012084:	4618      	mov	r0, r3
 8012086:	f7f9 ff7d 	bl	800bf84 <lwip_htons>
 801208a:	4603      	mov	r3, r0
 801208c:	b2db      	uxtb	r3, r3
 801208e:	f003 0303 	and.w	r3, r3, #3
 8012092:	2b00      	cmp	r3, #0
 8012094:	d001      	beq.n	801209a <tcp_output+0x2de>
 8012096:	2301      	movs	r3, #1
 8012098:	e000      	b.n	801209c <tcp_output+0x2e0>
 801209a:	2300      	movs	r3, #0
 801209c:	4423      	add	r3, r4
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d049      	beq.n	8012136 <tcp_output+0x37a>
      seg->next = NULL;
 80120a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120a4:	2200      	movs	r2, #0
 80120a6:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80120ac:	2b00      	cmp	r3, #0
 80120ae:	d105      	bne.n	80120bc <tcp_output+0x300>
        pcb->unacked = seg;
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80120b4:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 80120b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120b8:	623b      	str	r3, [r7, #32]
 80120ba:	e03f      	b.n	801213c <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80120bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120be:	68db      	ldr	r3, [r3, #12]
 80120c0:	685b      	ldr	r3, [r3, #4]
 80120c2:	4618      	mov	r0, r3
 80120c4:	f7f9 ff73 	bl	800bfae <lwip_htonl>
 80120c8:	4604      	mov	r4, r0
 80120ca:	6a3b      	ldr	r3, [r7, #32]
 80120cc:	68db      	ldr	r3, [r3, #12]
 80120ce:	685b      	ldr	r3, [r3, #4]
 80120d0:	4618      	mov	r0, r3
 80120d2:	f7f9 ff6c 	bl	800bfae <lwip_htonl>
 80120d6:	4603      	mov	r3, r0
 80120d8:	1ae3      	subs	r3, r4, r3
 80120da:	2b00      	cmp	r3, #0
 80120dc:	da24      	bge.n	8012128 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	3370      	adds	r3, #112	; 0x70
 80120e2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80120e4:	e002      	b.n	80120ec <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80120e6:	69fb      	ldr	r3, [r7, #28]
 80120e8:	681b      	ldr	r3, [r3, #0]
 80120ea:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80120ec:	69fb      	ldr	r3, [r7, #28]
 80120ee:	681b      	ldr	r3, [r3, #0]
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d011      	beq.n	8012118 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80120f4:	69fb      	ldr	r3, [r7, #28]
 80120f6:	681b      	ldr	r3, [r3, #0]
 80120f8:	68db      	ldr	r3, [r3, #12]
 80120fa:	685b      	ldr	r3, [r3, #4]
 80120fc:	4618      	mov	r0, r3
 80120fe:	f7f9 ff56 	bl	800bfae <lwip_htonl>
 8012102:	4604      	mov	r4, r0
 8012104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012106:	68db      	ldr	r3, [r3, #12]
 8012108:	685b      	ldr	r3, [r3, #4]
 801210a:	4618      	mov	r0, r3
 801210c:	f7f9 ff4f 	bl	800bfae <lwip_htonl>
 8012110:	4603      	mov	r3, r0
 8012112:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8012114:	2b00      	cmp	r3, #0
 8012116:	dbe6      	blt.n	80120e6 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8012118:	69fb      	ldr	r3, [r7, #28]
 801211a:	681a      	ldr	r2, [r3, #0]
 801211c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801211e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8012120:	69fb      	ldr	r3, [r7, #28]
 8012122:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012124:	601a      	str	r2, [r3, #0]
 8012126:	e009      	b.n	801213c <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8012128:	6a3b      	ldr	r3, [r7, #32]
 801212a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801212c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801212e:	6a3b      	ldr	r3, [r7, #32]
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	623b      	str	r3, [r7, #32]
 8012134:	e002      	b.n	801213c <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8012136:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012138:	f7fc fc43 	bl	800e9c2 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012140:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8012142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012144:	2b00      	cmp	r3, #0
 8012146:	d012      	beq.n	801216e <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8012148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801214a:	68db      	ldr	r3, [r3, #12]
 801214c:	685b      	ldr	r3, [r3, #4]
 801214e:	4618      	mov	r0, r3
 8012150:	f7f9 ff2d 	bl	800bfae <lwip_htonl>
 8012154:	4602      	mov	r2, r0
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801215a:	1ad3      	subs	r3, r2, r3
 801215c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801215e:	8912      	ldrh	r2, [r2, #8]
 8012160:	4413      	add	r3, r2
  while (seg != NULL &&
 8012162:	69ba      	ldr	r2, [r7, #24]
 8012164:	429a      	cmp	r2, r3
 8012166:	f4bf aed9 	bcs.w	8011f1c <tcp_output+0x160>
 801216a:	e000      	b.n	801216e <tcp_output+0x3b2>
      break;
 801216c:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012172:	2b00      	cmp	r3, #0
 8012174:	d108      	bne.n	8012188 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	2200      	movs	r2, #0
 801217a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801217e:	e004      	b.n	801218a <tcp_output+0x3ce>
    goto output_done;
 8012180:	bf00      	nop
 8012182:	e002      	b.n	801218a <tcp_output+0x3ce>
    goto output_done;
 8012184:	bf00      	nop
 8012186:	e000      	b.n	801218a <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8012188:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	8b5b      	ldrh	r3, [r3, #26]
 801218e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8012192:	b29a      	uxth	r2, r3
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8012198:	2300      	movs	r3, #0
}
 801219a:	4618      	mov	r0, r3
 801219c:	3728      	adds	r7, #40	; 0x28
 801219e:	46bd      	mov	sp, r7
 80121a0:	bdb0      	pop	{r4, r5, r7, pc}
 80121a2:	bf00      	nop

080121a4 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 80121a4:	b580      	push	{r7, lr}
 80121a6:	b082      	sub	sp, #8
 80121a8:	af00      	add	r7, sp, #0
 80121aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	2b00      	cmp	r3, #0
 80121b0:	d106      	bne.n	80121c0 <tcp_output_segment_busy+0x1c>
 80121b2:	4b09      	ldr	r3, [pc, #36]	; (80121d8 <tcp_output_segment_busy+0x34>)
 80121b4:	f240 529a 	movw	r2, #1434	; 0x59a
 80121b8:	4908      	ldr	r1, [pc, #32]	; (80121dc <tcp_output_segment_busy+0x38>)
 80121ba:	4809      	ldr	r0, [pc, #36]	; (80121e0 <tcp_output_segment_busy+0x3c>)
 80121bc:	f006 f9fc 	bl	80185b8 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	685b      	ldr	r3, [r3, #4]
 80121c4:	7b9b      	ldrb	r3, [r3, #14]
 80121c6:	2b01      	cmp	r3, #1
 80121c8:	d001      	beq.n	80121ce <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 80121ca:	2301      	movs	r3, #1
 80121cc:	e000      	b.n	80121d0 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 80121ce:	2300      	movs	r3, #0
}
 80121d0:	4618      	mov	r0, r3
 80121d2:	3708      	adds	r7, #8
 80121d4:	46bd      	mov	sp, r7
 80121d6:	bd80      	pop	{r7, pc}
 80121d8:	0801f144 	.word	0x0801f144
 80121dc:	0801f6e0 	.word	0x0801f6e0
 80121e0:	0801f198 	.word	0x0801f198

080121e4 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80121e4:	b5b0      	push	{r4, r5, r7, lr}
 80121e6:	b08c      	sub	sp, #48	; 0x30
 80121e8:	af04      	add	r7, sp, #16
 80121ea:	60f8      	str	r0, [r7, #12]
 80121ec:	60b9      	str	r1, [r7, #8]
 80121ee:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 80121f0:	68fb      	ldr	r3, [r7, #12]
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d106      	bne.n	8012204 <tcp_output_segment+0x20>
 80121f6:	4b63      	ldr	r3, [pc, #396]	; (8012384 <tcp_output_segment+0x1a0>)
 80121f8:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 80121fc:	4962      	ldr	r1, [pc, #392]	; (8012388 <tcp_output_segment+0x1a4>)
 80121fe:	4863      	ldr	r0, [pc, #396]	; (801238c <tcp_output_segment+0x1a8>)
 8012200:	f006 f9da 	bl	80185b8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8012204:	68bb      	ldr	r3, [r7, #8]
 8012206:	2b00      	cmp	r3, #0
 8012208:	d106      	bne.n	8012218 <tcp_output_segment+0x34>
 801220a:	4b5e      	ldr	r3, [pc, #376]	; (8012384 <tcp_output_segment+0x1a0>)
 801220c:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8012210:	495f      	ldr	r1, [pc, #380]	; (8012390 <tcp_output_segment+0x1ac>)
 8012212:	485e      	ldr	r0, [pc, #376]	; (801238c <tcp_output_segment+0x1a8>)
 8012214:	f006 f9d0 	bl	80185b8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	2b00      	cmp	r3, #0
 801221c:	d106      	bne.n	801222c <tcp_output_segment+0x48>
 801221e:	4b59      	ldr	r3, [pc, #356]	; (8012384 <tcp_output_segment+0x1a0>)
 8012220:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8012224:	495b      	ldr	r1, [pc, #364]	; (8012394 <tcp_output_segment+0x1b0>)
 8012226:	4859      	ldr	r0, [pc, #356]	; (801238c <tcp_output_segment+0x1a8>)
 8012228:	f006 f9c6 	bl	80185b8 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801222c:	68f8      	ldr	r0, [r7, #12]
 801222e:	f7ff ffb9 	bl	80121a4 <tcp_output_segment_busy>
 8012232:	4603      	mov	r3, r0
 8012234:	2b00      	cmp	r3, #0
 8012236:	d001      	beq.n	801223c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8012238:	2300      	movs	r3, #0
 801223a:	e09f      	b.n	801237c <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801223c:	68bb      	ldr	r3, [r7, #8]
 801223e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012240:	68fb      	ldr	r3, [r7, #12]
 8012242:	68dc      	ldr	r4, [r3, #12]
 8012244:	4610      	mov	r0, r2
 8012246:	f7f9 feb2 	bl	800bfae <lwip_htonl>
 801224a:	4603      	mov	r3, r0
 801224c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801224e:	68bb      	ldr	r3, [r7, #8]
 8012250:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8012252:	68fb      	ldr	r3, [r7, #12]
 8012254:	68dc      	ldr	r4, [r3, #12]
 8012256:	4610      	mov	r0, r2
 8012258:	f7f9 fe94 	bl	800bf84 <lwip_htons>
 801225c:	4603      	mov	r3, r0
 801225e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8012260:	68bb      	ldr	r3, [r7, #8]
 8012262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012264:	68ba      	ldr	r2, [r7, #8]
 8012266:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8012268:	441a      	add	r2, r3
 801226a:	68bb      	ldr	r3, [r7, #8]
 801226c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801226e:	68fb      	ldr	r3, [r7, #12]
 8012270:	68db      	ldr	r3, [r3, #12]
 8012272:	3314      	adds	r3, #20
 8012274:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8012276:	68fb      	ldr	r3, [r7, #12]
 8012278:	7a9b      	ldrb	r3, [r3, #10]
 801227a:	f003 0301 	and.w	r3, r3, #1
 801227e:	2b00      	cmp	r3, #0
 8012280:	d015      	beq.n	80122ae <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8012282:	68bb      	ldr	r3, [r7, #8]
 8012284:	3304      	adds	r3, #4
 8012286:	461a      	mov	r2, r3
 8012288:	6879      	ldr	r1, [r7, #4]
 801228a:	f44f 70e6 	mov.w	r0, #460	; 0x1cc
 801228e:	f7fc fe8f 	bl	800efb0 <tcp_eff_send_mss_netif>
 8012292:	4603      	mov	r3, r0
 8012294:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8012296:	8b7b      	ldrh	r3, [r7, #26]
 8012298:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 801229c:	4618      	mov	r0, r3
 801229e:	f7f9 fe86 	bl	800bfae <lwip_htonl>
 80122a2:	4602      	mov	r2, r0
 80122a4:	69fb      	ldr	r3, [r7, #28]
 80122a6:	601a      	str	r2, [r3, #0]
    opts += 1;
 80122a8:	69fb      	ldr	r3, [r7, #28]
 80122aa:	3304      	adds	r3, #4
 80122ac:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 80122ae:	68bb      	ldr	r3, [r7, #8]
 80122b0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	da02      	bge.n	80122be <tcp_output_segment+0xda>
    pcb->rtime = 0;
 80122b8:	68bb      	ldr	r3, [r7, #8]
 80122ba:	2200      	movs	r2, #0
 80122bc:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 80122be:	68bb      	ldr	r3, [r7, #8]
 80122c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d10c      	bne.n	80122e0 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 80122c6:	4b34      	ldr	r3, [pc, #208]	; (8012398 <tcp_output_segment+0x1b4>)
 80122c8:	681a      	ldr	r2, [r3, #0]
 80122ca:	68bb      	ldr	r3, [r7, #8]
 80122cc:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 80122ce:	68fb      	ldr	r3, [r7, #12]
 80122d0:	68db      	ldr	r3, [r3, #12]
 80122d2:	685b      	ldr	r3, [r3, #4]
 80122d4:	4618      	mov	r0, r3
 80122d6:	f7f9 fe6a 	bl	800bfae <lwip_htonl>
 80122da:	4602      	mov	r2, r0
 80122dc:	68bb      	ldr	r3, [r7, #8]
 80122de:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80122e0:	68fb      	ldr	r3, [r7, #12]
 80122e2:	68da      	ldr	r2, [r3, #12]
 80122e4:	68fb      	ldr	r3, [r7, #12]
 80122e6:	685b      	ldr	r3, [r3, #4]
 80122e8:	685b      	ldr	r3, [r3, #4]
 80122ea:	1ad3      	subs	r3, r2, r3
 80122ec:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80122ee:	68fb      	ldr	r3, [r7, #12]
 80122f0:	685b      	ldr	r3, [r3, #4]
 80122f2:	8959      	ldrh	r1, [r3, #10]
 80122f4:	68fb      	ldr	r3, [r7, #12]
 80122f6:	685b      	ldr	r3, [r3, #4]
 80122f8:	8b3a      	ldrh	r2, [r7, #24]
 80122fa:	1a8a      	subs	r2, r1, r2
 80122fc:	b292      	uxth	r2, r2
 80122fe:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8012300:	68fb      	ldr	r3, [r7, #12]
 8012302:	685b      	ldr	r3, [r3, #4]
 8012304:	8919      	ldrh	r1, [r3, #8]
 8012306:	68fb      	ldr	r3, [r7, #12]
 8012308:	685b      	ldr	r3, [r3, #4]
 801230a:	8b3a      	ldrh	r2, [r7, #24]
 801230c:	1a8a      	subs	r2, r1, r2
 801230e:	b292      	uxth	r2, r2
 8012310:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8012312:	68fb      	ldr	r3, [r7, #12]
 8012314:	685b      	ldr	r3, [r3, #4]
 8012316:	68fa      	ldr	r2, [r7, #12]
 8012318:	68d2      	ldr	r2, [r2, #12]
 801231a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801231c:	68fb      	ldr	r3, [r7, #12]
 801231e:	68db      	ldr	r3, [r3, #12]
 8012320:	2200      	movs	r2, #0
 8012322:	741a      	strb	r2, [r3, #16]
 8012324:	2200      	movs	r2, #0
 8012326:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8012328:	68fb      	ldr	r3, [r7, #12]
 801232a:	68db      	ldr	r3, [r3, #12]
 801232c:	f103 0214 	add.w	r2, r3, #20
 8012330:	68fb      	ldr	r3, [r7, #12]
 8012332:	7a9b      	ldrb	r3, [r3, #10]
 8012334:	009b      	lsls	r3, r3, #2
 8012336:	f003 0304 	and.w	r3, r3, #4
 801233a:	4413      	add	r3, r2
 801233c:	69fa      	ldr	r2, [r7, #28]
 801233e:	429a      	cmp	r2, r3
 8012340:	d006      	beq.n	8012350 <tcp_output_segment+0x16c>
 8012342:	4b10      	ldr	r3, [pc, #64]	; (8012384 <tcp_output_segment+0x1a0>)
 8012344:	f240 621c 	movw	r2, #1564	; 0x61c
 8012348:	4914      	ldr	r1, [pc, #80]	; (801239c <tcp_output_segment+0x1b8>)
 801234a:	4810      	ldr	r0, [pc, #64]	; (801238c <tcp_output_segment+0x1a8>)
 801234c:	f006 f934 	bl	80185b8 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8012350:	68fb      	ldr	r3, [r7, #12]
 8012352:	6858      	ldr	r0, [r3, #4]
 8012354:	68b9      	ldr	r1, [r7, #8]
 8012356:	68bb      	ldr	r3, [r7, #8]
 8012358:	1d1c      	adds	r4, r3, #4
 801235a:	68bb      	ldr	r3, [r7, #8]
 801235c:	7add      	ldrb	r5, [r3, #11]
 801235e:	68bb      	ldr	r3, [r7, #8]
 8012360:	7a9b      	ldrb	r3, [r3, #10]
 8012362:	687a      	ldr	r2, [r7, #4]
 8012364:	9202      	str	r2, [sp, #8]
 8012366:	2206      	movs	r2, #6
 8012368:	9201      	str	r2, [sp, #4]
 801236a:	9300      	str	r3, [sp, #0]
 801236c:	462b      	mov	r3, r5
 801236e:	4622      	mov	r2, r4
 8012370:	f004 fb6c 	bl	8016a4c <ip4_output_if>
 8012374:	4603      	mov	r3, r0
 8012376:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8012378:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801237c:	4618      	mov	r0, r3
 801237e:	3720      	adds	r7, #32
 8012380:	46bd      	mov	sp, r7
 8012382:	bdb0      	pop	{r4, r5, r7, pc}
 8012384:	0801f144 	.word	0x0801f144
 8012388:	0801f708 	.word	0x0801f708
 801238c:	0801f198 	.word	0x0801f198
 8012390:	0801f728 	.word	0x0801f728
 8012394:	0801f748 	.word	0x0801f748
 8012398:	20006ecc 	.word	0x20006ecc
 801239c:	0801f76c 	.word	0x0801f76c

080123a0 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 80123a0:	b5b0      	push	{r4, r5, r7, lr}
 80123a2:	b084      	sub	sp, #16
 80123a4:	af00      	add	r7, sp, #0
 80123a6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 80123a8:	687b      	ldr	r3, [r7, #4]
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	d106      	bne.n	80123bc <tcp_rexmit_rto_prepare+0x1c>
 80123ae:	4b31      	ldr	r3, [pc, #196]	; (8012474 <tcp_rexmit_rto_prepare+0xd4>)
 80123b0:	f240 6263 	movw	r2, #1635	; 0x663
 80123b4:	4930      	ldr	r1, [pc, #192]	; (8012478 <tcp_rexmit_rto_prepare+0xd8>)
 80123b6:	4831      	ldr	r0, [pc, #196]	; (801247c <tcp_rexmit_rto_prepare+0xdc>)
 80123b8:	f006 f8fe 	bl	80185b8 <iprintf>

  if (pcb->unacked == NULL) {
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	d102      	bne.n	80123ca <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 80123c4:	f06f 0305 	mvn.w	r3, #5
 80123c8:	e050      	b.n	801246c <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80123ce:	60fb      	str	r3, [r7, #12]
 80123d0:	e00b      	b.n	80123ea <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 80123d2:	68f8      	ldr	r0, [r7, #12]
 80123d4:	f7ff fee6 	bl	80121a4 <tcp_output_segment_busy>
 80123d8:	4603      	mov	r3, r0
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d002      	beq.n	80123e4 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 80123de:	f06f 0305 	mvn.w	r3, #5
 80123e2:	e043      	b.n	801246c <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80123e4:	68fb      	ldr	r3, [r7, #12]
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	60fb      	str	r3, [r7, #12]
 80123ea:	68fb      	ldr	r3, [r7, #12]
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	d1ef      	bne.n	80123d2 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80123f2:	68f8      	ldr	r0, [r7, #12]
 80123f4:	f7ff fed6 	bl	80121a4 <tcp_output_segment_busy>
 80123f8:	4603      	mov	r3, r0
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d002      	beq.n	8012404 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80123fe:	f06f 0305 	mvn.w	r3, #5
 8012402:	e033      	b.n	801246c <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	2200      	movs	r2, #0
 8012418:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	8b5b      	ldrh	r3, [r3, #26]
 801241e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8012422:	b29a      	uxth	r2, r3
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8012428:	68fb      	ldr	r3, [r7, #12]
 801242a:	68db      	ldr	r3, [r3, #12]
 801242c:	685b      	ldr	r3, [r3, #4]
 801242e:	4618      	mov	r0, r3
 8012430:	f7f9 fdbd 	bl	800bfae <lwip_htonl>
 8012434:	4604      	mov	r4, r0
 8012436:	68fb      	ldr	r3, [r7, #12]
 8012438:	891b      	ldrh	r3, [r3, #8]
 801243a:	461d      	mov	r5, r3
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	68db      	ldr	r3, [r3, #12]
 8012440:	899b      	ldrh	r3, [r3, #12]
 8012442:	b29b      	uxth	r3, r3
 8012444:	4618      	mov	r0, r3
 8012446:	f7f9 fd9d 	bl	800bf84 <lwip_htons>
 801244a:	4603      	mov	r3, r0
 801244c:	b2db      	uxtb	r3, r3
 801244e:	f003 0303 	and.w	r3, r3, #3
 8012452:	2b00      	cmp	r3, #0
 8012454:	d001      	beq.n	801245a <tcp_rexmit_rto_prepare+0xba>
 8012456:	2301      	movs	r3, #1
 8012458:	e000      	b.n	801245c <tcp_rexmit_rto_prepare+0xbc>
 801245a:	2300      	movs	r3, #0
 801245c:	442b      	add	r3, r5
 801245e:	18e2      	adds	r2, r4, r3
 8012460:	687b      	ldr	r3, [r7, #4]
 8012462:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	2200      	movs	r2, #0
 8012468:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 801246a:	2300      	movs	r3, #0
}
 801246c:	4618      	mov	r0, r3
 801246e:	3710      	adds	r7, #16
 8012470:	46bd      	mov	sp, r7
 8012472:	bdb0      	pop	{r4, r5, r7, pc}
 8012474:	0801f144 	.word	0x0801f144
 8012478:	0801f780 	.word	0x0801f780
 801247c:	0801f198 	.word	0x0801f198

08012480 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8012480:	b580      	push	{r7, lr}
 8012482:	b082      	sub	sp, #8
 8012484:	af00      	add	r7, sp, #0
 8012486:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	2b00      	cmp	r3, #0
 801248c:	d106      	bne.n	801249c <tcp_rexmit_rto_commit+0x1c>
 801248e:	4b0d      	ldr	r3, [pc, #52]	; (80124c4 <tcp_rexmit_rto_commit+0x44>)
 8012490:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8012494:	490c      	ldr	r1, [pc, #48]	; (80124c8 <tcp_rexmit_rto_commit+0x48>)
 8012496:	480d      	ldr	r0, [pc, #52]	; (80124cc <tcp_rexmit_rto_commit+0x4c>)
 8012498:	f006 f88e 	bl	80185b8 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80124a2:	2bff      	cmp	r3, #255	; 0xff
 80124a4:	d007      	beq.n	80124b6 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80124ac:	3301      	adds	r3, #1
 80124ae:	b2da      	uxtb	r2, r3
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 80124b6:	6878      	ldr	r0, [r7, #4]
 80124b8:	f7ff fc80 	bl	8011dbc <tcp_output>
}
 80124bc:	bf00      	nop
 80124be:	3708      	adds	r7, #8
 80124c0:	46bd      	mov	sp, r7
 80124c2:	bd80      	pop	{r7, pc}
 80124c4:	0801f144 	.word	0x0801f144
 80124c8:	0801f7a4 	.word	0x0801f7a4
 80124cc:	0801f198 	.word	0x0801f198

080124d0 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80124d0:	b580      	push	{r7, lr}
 80124d2:	b082      	sub	sp, #8
 80124d4:	af00      	add	r7, sp, #0
 80124d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	2b00      	cmp	r3, #0
 80124dc:	d106      	bne.n	80124ec <tcp_rexmit_rto+0x1c>
 80124de:	4b0a      	ldr	r3, [pc, #40]	; (8012508 <tcp_rexmit_rto+0x38>)
 80124e0:	f240 62ad 	movw	r2, #1709	; 0x6ad
 80124e4:	4909      	ldr	r1, [pc, #36]	; (801250c <tcp_rexmit_rto+0x3c>)
 80124e6:	480a      	ldr	r0, [pc, #40]	; (8012510 <tcp_rexmit_rto+0x40>)
 80124e8:	f006 f866 	bl	80185b8 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80124ec:	6878      	ldr	r0, [r7, #4]
 80124ee:	f7ff ff57 	bl	80123a0 <tcp_rexmit_rto_prepare>
 80124f2:	4603      	mov	r3, r0
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	d102      	bne.n	80124fe <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80124f8:	6878      	ldr	r0, [r7, #4]
 80124fa:	f7ff ffc1 	bl	8012480 <tcp_rexmit_rto_commit>
  }
}
 80124fe:	bf00      	nop
 8012500:	3708      	adds	r7, #8
 8012502:	46bd      	mov	sp, r7
 8012504:	bd80      	pop	{r7, pc}
 8012506:	bf00      	nop
 8012508:	0801f144 	.word	0x0801f144
 801250c:	0801f7c8 	.word	0x0801f7c8
 8012510:	0801f198 	.word	0x0801f198

08012514 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8012514:	b590      	push	{r4, r7, lr}
 8012516:	b085      	sub	sp, #20
 8012518:	af00      	add	r7, sp, #0
 801251a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	2b00      	cmp	r3, #0
 8012520:	d106      	bne.n	8012530 <tcp_rexmit+0x1c>
 8012522:	4b2f      	ldr	r3, [pc, #188]	; (80125e0 <tcp_rexmit+0xcc>)
 8012524:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8012528:	492e      	ldr	r1, [pc, #184]	; (80125e4 <tcp_rexmit+0xd0>)
 801252a:	482f      	ldr	r0, [pc, #188]	; (80125e8 <tcp_rexmit+0xd4>)
 801252c:	f006 f844 	bl	80185b8 <iprintf>

  if (pcb->unacked == NULL) {
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012534:	2b00      	cmp	r3, #0
 8012536:	d102      	bne.n	801253e <tcp_rexmit+0x2a>
    return ERR_VAL;
 8012538:	f06f 0305 	mvn.w	r3, #5
 801253c:	e04c      	b.n	80125d8 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012542:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8012544:	68b8      	ldr	r0, [r7, #8]
 8012546:	f7ff fe2d 	bl	80121a4 <tcp_output_segment_busy>
 801254a:	4603      	mov	r3, r0
 801254c:	2b00      	cmp	r3, #0
 801254e:	d002      	beq.n	8012556 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8012550:	f06f 0305 	mvn.w	r3, #5
 8012554:	e040      	b.n	80125d8 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8012556:	68bb      	ldr	r3, [r7, #8]
 8012558:	681a      	ldr	r2, [r3, #0]
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	336c      	adds	r3, #108	; 0x6c
 8012562:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8012564:	e002      	b.n	801256c <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8012566:	68fb      	ldr	r3, [r7, #12]
 8012568:	681b      	ldr	r3, [r3, #0]
 801256a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	681b      	ldr	r3, [r3, #0]
 8012570:	2b00      	cmp	r3, #0
 8012572:	d011      	beq.n	8012598 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8012574:	68fb      	ldr	r3, [r7, #12]
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	68db      	ldr	r3, [r3, #12]
 801257a:	685b      	ldr	r3, [r3, #4]
 801257c:	4618      	mov	r0, r3
 801257e:	f7f9 fd16 	bl	800bfae <lwip_htonl>
 8012582:	4604      	mov	r4, r0
 8012584:	68bb      	ldr	r3, [r7, #8]
 8012586:	68db      	ldr	r3, [r3, #12]
 8012588:	685b      	ldr	r3, [r3, #4]
 801258a:	4618      	mov	r0, r3
 801258c:	f7f9 fd0f 	bl	800bfae <lwip_htonl>
 8012590:	4603      	mov	r3, r0
 8012592:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8012594:	2b00      	cmp	r3, #0
 8012596:	dbe6      	blt.n	8012566 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	681a      	ldr	r2, [r3, #0]
 801259c:	68bb      	ldr	r3, [r7, #8]
 801259e:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 80125a0:	68fb      	ldr	r3, [r7, #12]
 80125a2:	68ba      	ldr	r2, [r7, #8]
 80125a4:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 80125a6:	68bb      	ldr	r3, [r7, #8]
 80125a8:	681b      	ldr	r3, [r3, #0]
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d103      	bne.n	80125b6 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	2200      	movs	r2, #0
 80125b2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 80125b6:	687b      	ldr	r3, [r7, #4]
 80125b8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80125bc:	2bff      	cmp	r3, #255	; 0xff
 80125be:	d007      	beq.n	80125d0 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 80125c0:	687b      	ldr	r3, [r7, #4]
 80125c2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80125c6:	3301      	adds	r3, #1
 80125c8:	b2da      	uxtb	r2, r3
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	2200      	movs	r2, #0
 80125d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 80125d6:	2300      	movs	r3, #0
}
 80125d8:	4618      	mov	r0, r3
 80125da:	3714      	adds	r7, #20
 80125dc:	46bd      	mov	sp, r7
 80125de:	bd90      	pop	{r4, r7, pc}
 80125e0:	0801f144 	.word	0x0801f144
 80125e4:	0801f7e4 	.word	0x0801f7e4
 80125e8:	0801f198 	.word	0x0801f198

080125ec <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80125ec:	b580      	push	{r7, lr}
 80125ee:	b082      	sub	sp, #8
 80125f0:	af00      	add	r7, sp, #0
 80125f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d106      	bne.n	8012608 <tcp_rexmit_fast+0x1c>
 80125fa:	4b2a      	ldr	r3, [pc, #168]	; (80126a4 <tcp_rexmit_fast+0xb8>)
 80125fc:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8012600:	4929      	ldr	r1, [pc, #164]	; (80126a8 <tcp_rexmit_fast+0xbc>)
 8012602:	482a      	ldr	r0, [pc, #168]	; (80126ac <tcp_rexmit_fast+0xc0>)
 8012604:	f005 ffd8 	bl	80185b8 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801260c:	2b00      	cmp	r3, #0
 801260e:	d044      	beq.n	801269a <tcp_rexmit_fast+0xae>
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	8b5b      	ldrh	r3, [r3, #26]
 8012614:	f003 0304 	and.w	r3, r3, #4
 8012618:	2b00      	cmp	r3, #0
 801261a:	d13e      	bne.n	801269a <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801261c:	6878      	ldr	r0, [r7, #4]
 801261e:	f7ff ff79 	bl	8012514 <tcp_rexmit>
 8012622:	4603      	mov	r3, r0
 8012624:	2b00      	cmp	r3, #0
 8012626:	d138      	bne.n	801269a <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801262e:	687b      	ldr	r3, [r7, #4]
 8012630:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012634:	4293      	cmp	r3, r2
 8012636:	bf28      	it	cs
 8012638:	4613      	movcs	r3, r2
 801263a:	b29b      	uxth	r3, r3
 801263c:	0fda      	lsrs	r2, r3, #31
 801263e:	4413      	add	r3, r2
 8012640:	105b      	asrs	r3, r3, #1
 8012642:	b29a      	uxth	r2, r3
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8012650:	461a      	mov	r2, r3
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012656:	005b      	lsls	r3, r3, #1
 8012658:	429a      	cmp	r2, r3
 801265a:	d206      	bcs.n	801266a <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012660:	005b      	lsls	r3, r3, #1
 8012662:	b29a      	uxth	r2, r3
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012674:	4619      	mov	r1, r3
 8012676:	0049      	lsls	r1, r1, #1
 8012678:	440b      	add	r3, r1
 801267a:	b29b      	uxth	r3, r3
 801267c:	4413      	add	r3, r2
 801267e:	b29a      	uxth	r2, r3
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	8b5b      	ldrh	r3, [r3, #26]
 801268a:	f043 0304 	orr.w	r3, r3, #4
 801268e:	b29a      	uxth	r2, r3
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	2200      	movs	r2, #0
 8012698:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 801269a:	bf00      	nop
 801269c:	3708      	adds	r7, #8
 801269e:	46bd      	mov	sp, r7
 80126a0:	bd80      	pop	{r7, pc}
 80126a2:	bf00      	nop
 80126a4:	0801f144 	.word	0x0801f144
 80126a8:	0801f7fc 	.word	0x0801f7fc
 80126ac:	0801f198 	.word	0x0801f198

080126b0 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 80126b0:	b580      	push	{r7, lr}
 80126b2:	b086      	sub	sp, #24
 80126b4:	af00      	add	r7, sp, #0
 80126b6:	60f8      	str	r0, [r7, #12]
 80126b8:	607b      	str	r3, [r7, #4]
 80126ba:	460b      	mov	r3, r1
 80126bc:	817b      	strh	r3, [r7, #10]
 80126be:	4613      	mov	r3, r2
 80126c0:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80126c2:	897a      	ldrh	r2, [r7, #10]
 80126c4:	893b      	ldrh	r3, [r7, #8]
 80126c6:	4413      	add	r3, r2
 80126c8:	b29b      	uxth	r3, r3
 80126ca:	3314      	adds	r3, #20
 80126cc:	b29b      	uxth	r3, r3
 80126ce:	f44f 7220 	mov.w	r2, #640	; 0x280
 80126d2:	4619      	mov	r1, r3
 80126d4:	2022      	movs	r0, #34	; 0x22
 80126d6:	f7fa fc0d 	bl	800cef4 <pbuf_alloc>
 80126da:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 80126dc:	697b      	ldr	r3, [r7, #20]
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d04d      	beq.n	801277e <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80126e2:	897b      	ldrh	r3, [r7, #10]
 80126e4:	3313      	adds	r3, #19
 80126e6:	697a      	ldr	r2, [r7, #20]
 80126e8:	8952      	ldrh	r2, [r2, #10]
 80126ea:	4293      	cmp	r3, r2
 80126ec:	db06      	blt.n	80126fc <tcp_output_alloc_header_common+0x4c>
 80126ee:	4b26      	ldr	r3, [pc, #152]	; (8012788 <tcp_output_alloc_header_common+0xd8>)
 80126f0:	f240 7223 	movw	r2, #1827	; 0x723
 80126f4:	4925      	ldr	r1, [pc, #148]	; (801278c <tcp_output_alloc_header_common+0xdc>)
 80126f6:	4826      	ldr	r0, [pc, #152]	; (8012790 <tcp_output_alloc_header_common+0xe0>)
 80126f8:	f005 ff5e 	bl	80185b8 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 80126fc:	697b      	ldr	r3, [r7, #20]
 80126fe:	685b      	ldr	r3, [r3, #4]
 8012700:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8012702:	8c3b      	ldrh	r3, [r7, #32]
 8012704:	4618      	mov	r0, r3
 8012706:	f7f9 fc3d 	bl	800bf84 <lwip_htons>
 801270a:	4603      	mov	r3, r0
 801270c:	461a      	mov	r2, r3
 801270e:	693b      	ldr	r3, [r7, #16]
 8012710:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8012712:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012714:	4618      	mov	r0, r3
 8012716:	f7f9 fc35 	bl	800bf84 <lwip_htons>
 801271a:	4603      	mov	r3, r0
 801271c:	461a      	mov	r2, r3
 801271e:	693b      	ldr	r3, [r7, #16]
 8012720:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8012722:	693b      	ldr	r3, [r7, #16]
 8012724:	687a      	ldr	r2, [r7, #4]
 8012726:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8012728:	68f8      	ldr	r0, [r7, #12]
 801272a:	f7f9 fc40 	bl	800bfae <lwip_htonl>
 801272e:	4602      	mov	r2, r0
 8012730:	693b      	ldr	r3, [r7, #16]
 8012732:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8012734:	897b      	ldrh	r3, [r7, #10]
 8012736:	089b      	lsrs	r3, r3, #2
 8012738:	b29b      	uxth	r3, r3
 801273a:	3305      	adds	r3, #5
 801273c:	b29b      	uxth	r3, r3
 801273e:	031b      	lsls	r3, r3, #12
 8012740:	b29a      	uxth	r2, r3
 8012742:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8012746:	b29b      	uxth	r3, r3
 8012748:	4313      	orrs	r3, r2
 801274a:	b29b      	uxth	r3, r3
 801274c:	4618      	mov	r0, r3
 801274e:	f7f9 fc19 	bl	800bf84 <lwip_htons>
 8012752:	4603      	mov	r3, r0
 8012754:	461a      	mov	r2, r3
 8012756:	693b      	ldr	r3, [r7, #16]
 8012758:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801275a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801275c:	4618      	mov	r0, r3
 801275e:	f7f9 fc11 	bl	800bf84 <lwip_htons>
 8012762:	4603      	mov	r3, r0
 8012764:	461a      	mov	r2, r3
 8012766:	693b      	ldr	r3, [r7, #16]
 8012768:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801276a:	693b      	ldr	r3, [r7, #16]
 801276c:	2200      	movs	r2, #0
 801276e:	741a      	strb	r2, [r3, #16]
 8012770:	2200      	movs	r2, #0
 8012772:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8012774:	693b      	ldr	r3, [r7, #16]
 8012776:	2200      	movs	r2, #0
 8012778:	749a      	strb	r2, [r3, #18]
 801277a:	2200      	movs	r2, #0
 801277c:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801277e:	697b      	ldr	r3, [r7, #20]
}
 8012780:	4618      	mov	r0, r3
 8012782:	3718      	adds	r7, #24
 8012784:	46bd      	mov	sp, r7
 8012786:	bd80      	pop	{r7, pc}
 8012788:	0801f144 	.word	0x0801f144
 801278c:	0801f81c 	.word	0x0801f81c
 8012790:	0801f198 	.word	0x0801f198

08012794 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8012794:	b5b0      	push	{r4, r5, r7, lr}
 8012796:	b08a      	sub	sp, #40	; 0x28
 8012798:	af04      	add	r7, sp, #16
 801279a:	60f8      	str	r0, [r7, #12]
 801279c:	607b      	str	r3, [r7, #4]
 801279e:	460b      	mov	r3, r1
 80127a0:	817b      	strh	r3, [r7, #10]
 80127a2:	4613      	mov	r3, r2
 80127a4:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 80127a6:	68fb      	ldr	r3, [r7, #12]
 80127a8:	2b00      	cmp	r3, #0
 80127aa:	d106      	bne.n	80127ba <tcp_output_alloc_header+0x26>
 80127ac:	4b15      	ldr	r3, [pc, #84]	; (8012804 <tcp_output_alloc_header+0x70>)
 80127ae:	f240 7242 	movw	r2, #1858	; 0x742
 80127b2:	4915      	ldr	r1, [pc, #84]	; (8012808 <tcp_output_alloc_header+0x74>)
 80127b4:	4815      	ldr	r0, [pc, #84]	; (801280c <tcp_output_alloc_header+0x78>)
 80127b6:	f005 feff 	bl	80185b8 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 80127ba:	68fb      	ldr	r3, [r7, #12]
 80127bc:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80127be:	68fb      	ldr	r3, [r7, #12]
 80127c0:	8adb      	ldrh	r3, [r3, #22]
 80127c2:	68fa      	ldr	r2, [r7, #12]
 80127c4:	8b12      	ldrh	r2, [r2, #24]
 80127c6:	68f9      	ldr	r1, [r7, #12]
 80127c8:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 80127ca:	893d      	ldrh	r5, [r7, #8]
 80127cc:	897c      	ldrh	r4, [r7, #10]
 80127ce:	9103      	str	r1, [sp, #12]
 80127d0:	2110      	movs	r1, #16
 80127d2:	9102      	str	r1, [sp, #8]
 80127d4:	9201      	str	r2, [sp, #4]
 80127d6:	9300      	str	r3, [sp, #0]
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	462a      	mov	r2, r5
 80127dc:	4621      	mov	r1, r4
 80127de:	f7ff ff67 	bl	80126b0 <tcp_output_alloc_header_common>
 80127e2:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 80127e4:	697b      	ldr	r3, [r7, #20]
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	d006      	beq.n	80127f8 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80127ea:	68fb      	ldr	r3, [r7, #12]
 80127ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80127ee:	68fa      	ldr	r2, [r7, #12]
 80127f0:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80127f2:	441a      	add	r2, r3
 80127f4:	68fb      	ldr	r3, [r7, #12]
 80127f6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 80127f8:	697b      	ldr	r3, [r7, #20]
}
 80127fa:	4618      	mov	r0, r3
 80127fc:	3718      	adds	r7, #24
 80127fe:	46bd      	mov	sp, r7
 8012800:	bdb0      	pop	{r4, r5, r7, pc}
 8012802:	bf00      	nop
 8012804:	0801f144 	.word	0x0801f144
 8012808:	0801f84c 	.word	0x0801f84c
 801280c:	0801f198 	.word	0x0801f198

08012810 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8012810:	b580      	push	{r7, lr}
 8012812:	b088      	sub	sp, #32
 8012814:	af00      	add	r7, sp, #0
 8012816:	60f8      	str	r0, [r7, #12]
 8012818:	60b9      	str	r1, [r7, #8]
 801281a:	4611      	mov	r1, r2
 801281c:	461a      	mov	r2, r3
 801281e:	460b      	mov	r3, r1
 8012820:	71fb      	strb	r3, [r7, #7]
 8012822:	4613      	mov	r3, r2
 8012824:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8012826:	2300      	movs	r3, #0
 8012828:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801282a:	68bb      	ldr	r3, [r7, #8]
 801282c:	2b00      	cmp	r3, #0
 801282e:	d106      	bne.n	801283e <tcp_output_fill_options+0x2e>
 8012830:	4b13      	ldr	r3, [pc, #76]	; (8012880 <tcp_output_fill_options+0x70>)
 8012832:	f240 7256 	movw	r2, #1878	; 0x756
 8012836:	4913      	ldr	r1, [pc, #76]	; (8012884 <tcp_output_fill_options+0x74>)
 8012838:	4813      	ldr	r0, [pc, #76]	; (8012888 <tcp_output_fill_options+0x78>)
 801283a:	f005 febd 	bl	80185b8 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801283e:	68bb      	ldr	r3, [r7, #8]
 8012840:	685b      	ldr	r3, [r3, #4]
 8012842:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8012844:	69bb      	ldr	r3, [r7, #24]
 8012846:	3314      	adds	r3, #20
 8012848:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801284a:	69bb      	ldr	r3, [r7, #24]
 801284c:	f103 0214 	add.w	r2, r3, #20
 8012850:	8bfb      	ldrh	r3, [r7, #30]
 8012852:	009b      	lsls	r3, r3, #2
 8012854:	4619      	mov	r1, r3
 8012856:	79fb      	ldrb	r3, [r7, #7]
 8012858:	009b      	lsls	r3, r3, #2
 801285a:	f003 0304 	and.w	r3, r3, #4
 801285e:	440b      	add	r3, r1
 8012860:	4413      	add	r3, r2
 8012862:	697a      	ldr	r2, [r7, #20]
 8012864:	429a      	cmp	r2, r3
 8012866:	d006      	beq.n	8012876 <tcp_output_fill_options+0x66>
 8012868:	4b05      	ldr	r3, [pc, #20]	; (8012880 <tcp_output_fill_options+0x70>)
 801286a:	f240 7275 	movw	r2, #1909	; 0x775
 801286e:	4907      	ldr	r1, [pc, #28]	; (801288c <tcp_output_fill_options+0x7c>)
 8012870:	4805      	ldr	r0, [pc, #20]	; (8012888 <tcp_output_fill_options+0x78>)
 8012872:	f005 fea1 	bl	80185b8 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8012876:	bf00      	nop
 8012878:	3720      	adds	r7, #32
 801287a:	46bd      	mov	sp, r7
 801287c:	bd80      	pop	{r7, pc}
 801287e:	bf00      	nop
 8012880:	0801f144 	.word	0x0801f144
 8012884:	0801f874 	.word	0x0801f874
 8012888:	0801f198 	.word	0x0801f198
 801288c:	0801f76c 	.word	0x0801f76c

08012890 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8012890:	b580      	push	{r7, lr}
 8012892:	b08a      	sub	sp, #40	; 0x28
 8012894:	af04      	add	r7, sp, #16
 8012896:	60f8      	str	r0, [r7, #12]
 8012898:	60b9      	str	r1, [r7, #8]
 801289a:	607a      	str	r2, [r7, #4]
 801289c:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801289e:	68bb      	ldr	r3, [r7, #8]
 80128a0:	2b00      	cmp	r3, #0
 80128a2:	d106      	bne.n	80128b2 <tcp_output_control_segment+0x22>
 80128a4:	4b1c      	ldr	r3, [pc, #112]	; (8012918 <tcp_output_control_segment+0x88>)
 80128a6:	f240 7287 	movw	r2, #1927	; 0x787
 80128aa:	491c      	ldr	r1, [pc, #112]	; (801291c <tcp_output_control_segment+0x8c>)
 80128ac:	481c      	ldr	r0, [pc, #112]	; (8012920 <tcp_output_control_segment+0x90>)
 80128ae:	f005 fe83 	bl	80185b8 <iprintf>

  netif = tcp_route(pcb, src, dst);
 80128b2:	683a      	ldr	r2, [r7, #0]
 80128b4:	6879      	ldr	r1, [r7, #4]
 80128b6:	68f8      	ldr	r0, [r7, #12]
 80128b8:	f7fe ff40 	bl	801173c <tcp_route>
 80128bc:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 80128be:	693b      	ldr	r3, [r7, #16]
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	d102      	bne.n	80128ca <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 80128c4:	23fc      	movs	r3, #252	; 0xfc
 80128c6:	75fb      	strb	r3, [r7, #23]
 80128c8:	e01c      	b.n	8012904 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 80128ca:	68fb      	ldr	r3, [r7, #12]
 80128cc:	2b00      	cmp	r3, #0
 80128ce:	d006      	beq.n	80128de <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 80128d0:	68fb      	ldr	r3, [r7, #12]
 80128d2:	7adb      	ldrb	r3, [r3, #11]
 80128d4:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 80128d6:	68fb      	ldr	r3, [r7, #12]
 80128d8:	7a9b      	ldrb	r3, [r3, #10]
 80128da:	757b      	strb	r3, [r7, #21]
 80128dc:	e003      	b.n	80128e6 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 80128de:	23ff      	movs	r3, #255	; 0xff
 80128e0:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 80128e2:	2300      	movs	r3, #0
 80128e4:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 80128e6:	7dba      	ldrb	r2, [r7, #22]
 80128e8:	693b      	ldr	r3, [r7, #16]
 80128ea:	9302      	str	r3, [sp, #8]
 80128ec:	2306      	movs	r3, #6
 80128ee:	9301      	str	r3, [sp, #4]
 80128f0:	7d7b      	ldrb	r3, [r7, #21]
 80128f2:	9300      	str	r3, [sp, #0]
 80128f4:	4613      	mov	r3, r2
 80128f6:	683a      	ldr	r2, [r7, #0]
 80128f8:	6879      	ldr	r1, [r7, #4]
 80128fa:	68b8      	ldr	r0, [r7, #8]
 80128fc:	f004 f8a6 	bl	8016a4c <ip4_output_if>
 8012900:	4603      	mov	r3, r0
 8012902:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8012904:	68b8      	ldr	r0, [r7, #8]
 8012906:	f7fa fdd9 	bl	800d4bc <pbuf_free>
  return err;
 801290a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801290e:	4618      	mov	r0, r3
 8012910:	3718      	adds	r7, #24
 8012912:	46bd      	mov	sp, r7
 8012914:	bd80      	pop	{r7, pc}
 8012916:	bf00      	nop
 8012918:	0801f144 	.word	0x0801f144
 801291c:	0801f89c 	.word	0x0801f89c
 8012920:	0801f198 	.word	0x0801f198

08012924 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8012924:	b590      	push	{r4, r7, lr}
 8012926:	b08b      	sub	sp, #44	; 0x2c
 8012928:	af04      	add	r7, sp, #16
 801292a:	60f8      	str	r0, [r7, #12]
 801292c:	60b9      	str	r1, [r7, #8]
 801292e:	607a      	str	r2, [r7, #4]
 8012930:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8012932:	683b      	ldr	r3, [r7, #0]
 8012934:	2b00      	cmp	r3, #0
 8012936:	d106      	bne.n	8012946 <tcp_rst+0x22>
 8012938:	4b1e      	ldr	r3, [pc, #120]	; (80129b4 <tcp_rst+0x90>)
 801293a:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801293e:	491e      	ldr	r1, [pc, #120]	; (80129b8 <tcp_rst+0x94>)
 8012940:	481e      	ldr	r0, [pc, #120]	; (80129bc <tcp_rst+0x98>)
 8012942:	f005 fe39 	bl	80185b8 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8012946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012948:	2b00      	cmp	r3, #0
 801294a:	d106      	bne.n	801295a <tcp_rst+0x36>
 801294c:	4b19      	ldr	r3, [pc, #100]	; (80129b4 <tcp_rst+0x90>)
 801294e:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8012952:	491b      	ldr	r1, [pc, #108]	; (80129c0 <tcp_rst+0x9c>)
 8012954:	4819      	ldr	r0, [pc, #100]	; (80129bc <tcp_rst+0x98>)
 8012956:	f005 fe2f 	bl	80185b8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801295a:	2300      	movs	r3, #0
 801295c:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801295e:	2308      	movs	r3, #8
 8012960:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8012962:	7dfb      	ldrb	r3, [r7, #23]
 8012964:	b29c      	uxth	r4, r3
 8012966:	68b8      	ldr	r0, [r7, #8]
 8012968:	f7f9 fb21 	bl	800bfae <lwip_htonl>
 801296c:	4602      	mov	r2, r0
 801296e:	8abb      	ldrh	r3, [r7, #20]
 8012970:	9303      	str	r3, [sp, #12]
 8012972:	2314      	movs	r3, #20
 8012974:	9302      	str	r3, [sp, #8]
 8012976:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8012978:	9301      	str	r3, [sp, #4]
 801297a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801297c:	9300      	str	r3, [sp, #0]
 801297e:	4613      	mov	r3, r2
 8012980:	2200      	movs	r2, #0
 8012982:	4621      	mov	r1, r4
 8012984:	6878      	ldr	r0, [r7, #4]
 8012986:	f7ff fe93 	bl	80126b0 <tcp_output_alloc_header_common>
 801298a:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801298c:	693b      	ldr	r3, [r7, #16]
 801298e:	2b00      	cmp	r3, #0
 8012990:	d00c      	beq.n	80129ac <tcp_rst+0x88>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012992:	7dfb      	ldrb	r3, [r7, #23]
 8012994:	2200      	movs	r2, #0
 8012996:	6939      	ldr	r1, [r7, #16]
 8012998:	68f8      	ldr	r0, [r7, #12]
 801299a:	f7ff ff39 	bl	8012810 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801299e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129a0:	683a      	ldr	r2, [r7, #0]
 80129a2:	6939      	ldr	r1, [r7, #16]
 80129a4:	68f8      	ldr	r0, [r7, #12]
 80129a6:	f7ff ff73 	bl	8012890 <tcp_output_control_segment>
 80129aa:	e000      	b.n	80129ae <tcp_rst+0x8a>
    return;
 80129ac:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 80129ae:	371c      	adds	r7, #28
 80129b0:	46bd      	mov	sp, r7
 80129b2:	bd90      	pop	{r4, r7, pc}
 80129b4:	0801f144 	.word	0x0801f144
 80129b8:	0801f8c8 	.word	0x0801f8c8
 80129bc:	0801f198 	.word	0x0801f198
 80129c0:	0801f8e4 	.word	0x0801f8e4

080129c4 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 80129c4:	b590      	push	{r4, r7, lr}
 80129c6:	b087      	sub	sp, #28
 80129c8:	af00      	add	r7, sp, #0
 80129ca:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 80129cc:	2300      	movs	r3, #0
 80129ce:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 80129d0:	2300      	movs	r3, #0
 80129d2:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	2b00      	cmp	r3, #0
 80129d8:	d106      	bne.n	80129e8 <tcp_send_empty_ack+0x24>
 80129da:	4b28      	ldr	r3, [pc, #160]	; (8012a7c <tcp_send_empty_ack+0xb8>)
 80129dc:	f240 72ea 	movw	r2, #2026	; 0x7ea
 80129e0:	4927      	ldr	r1, [pc, #156]	; (8012a80 <tcp_send_empty_ack+0xbc>)
 80129e2:	4828      	ldr	r0, [pc, #160]	; (8012a84 <tcp_send_empty_ack+0xc0>)
 80129e4:	f005 fde8 	bl	80185b8 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80129e8:	7dfb      	ldrb	r3, [r7, #23]
 80129ea:	009b      	lsls	r3, r3, #2
 80129ec:	b2db      	uxtb	r3, r3
 80129ee:	f003 0304 	and.w	r3, r3, #4
 80129f2:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 80129f4:	7d7b      	ldrb	r3, [r7, #21]
 80129f6:	b29c      	uxth	r4, r3
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80129fc:	4618      	mov	r0, r3
 80129fe:	f7f9 fad6 	bl	800bfae <lwip_htonl>
 8012a02:	4603      	mov	r3, r0
 8012a04:	2200      	movs	r2, #0
 8012a06:	4621      	mov	r1, r4
 8012a08:	6878      	ldr	r0, [r7, #4]
 8012a0a:	f7ff fec3 	bl	8012794 <tcp_output_alloc_header>
 8012a0e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012a10:	693b      	ldr	r3, [r7, #16]
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d109      	bne.n	8012a2a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	8b5b      	ldrh	r3, [r3, #26]
 8012a1a:	f043 0303 	orr.w	r3, r3, #3
 8012a1e:	b29a      	uxth	r2, r3
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8012a24:	f06f 0301 	mvn.w	r3, #1
 8012a28:	e023      	b.n	8012a72 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8012a2a:	7dbb      	ldrb	r3, [r7, #22]
 8012a2c:	7dfa      	ldrb	r2, [r7, #23]
 8012a2e:	6939      	ldr	r1, [r7, #16]
 8012a30:	6878      	ldr	r0, [r7, #4]
 8012a32:	f7ff feed 	bl	8012810 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012a36:	687a      	ldr	r2, [r7, #4]
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	3304      	adds	r3, #4
 8012a3c:	6939      	ldr	r1, [r7, #16]
 8012a3e:	6878      	ldr	r0, [r7, #4]
 8012a40:	f7ff ff26 	bl	8012890 <tcp_output_control_segment>
 8012a44:	4603      	mov	r3, r0
 8012a46:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8012a48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012a4c:	2b00      	cmp	r3, #0
 8012a4e:	d007      	beq.n	8012a60 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	8b5b      	ldrh	r3, [r3, #26]
 8012a54:	f043 0303 	orr.w	r3, r3, #3
 8012a58:	b29a      	uxth	r2, r3
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	835a      	strh	r2, [r3, #26]
 8012a5e:	e006      	b.n	8012a6e <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	8b5b      	ldrh	r3, [r3, #26]
 8012a64:	f023 0303 	bic.w	r3, r3, #3
 8012a68:	b29a      	uxth	r2, r3
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8012a6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012a72:	4618      	mov	r0, r3
 8012a74:	371c      	adds	r7, #28
 8012a76:	46bd      	mov	sp, r7
 8012a78:	bd90      	pop	{r4, r7, pc}
 8012a7a:	bf00      	nop
 8012a7c:	0801f144 	.word	0x0801f144
 8012a80:	0801f900 	.word	0x0801f900
 8012a84:	0801f198 	.word	0x0801f198

08012a88 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8012a88:	b590      	push	{r4, r7, lr}
 8012a8a:	b087      	sub	sp, #28
 8012a8c:	af00      	add	r7, sp, #0
 8012a8e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012a90:	2300      	movs	r3, #0
 8012a92:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d106      	bne.n	8012aa8 <tcp_keepalive+0x20>
 8012a9a:	4b18      	ldr	r3, [pc, #96]	; (8012afc <tcp_keepalive+0x74>)
 8012a9c:	f640 0224 	movw	r2, #2084	; 0x824
 8012aa0:	4917      	ldr	r1, [pc, #92]	; (8012b00 <tcp_keepalive+0x78>)
 8012aa2:	4818      	ldr	r0, [pc, #96]	; (8012b04 <tcp_keepalive+0x7c>)
 8012aa4:	f005 fd88 	bl	80185b8 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8012aa8:	7dfb      	ldrb	r3, [r7, #23]
 8012aaa:	b29c      	uxth	r4, r3
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012ab0:	3b01      	subs	r3, #1
 8012ab2:	4618      	mov	r0, r3
 8012ab4:	f7f9 fa7b 	bl	800bfae <lwip_htonl>
 8012ab8:	4603      	mov	r3, r0
 8012aba:	2200      	movs	r2, #0
 8012abc:	4621      	mov	r1, r4
 8012abe:	6878      	ldr	r0, [r7, #4]
 8012ac0:	f7ff fe68 	bl	8012794 <tcp_output_alloc_header>
 8012ac4:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012ac6:	693b      	ldr	r3, [r7, #16]
 8012ac8:	2b00      	cmp	r3, #0
 8012aca:	d102      	bne.n	8012ad2 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8012acc:	f04f 33ff 	mov.w	r3, #4294967295
 8012ad0:	e010      	b.n	8012af4 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012ad2:	7dfb      	ldrb	r3, [r7, #23]
 8012ad4:	2200      	movs	r2, #0
 8012ad6:	6939      	ldr	r1, [r7, #16]
 8012ad8:	6878      	ldr	r0, [r7, #4]
 8012ada:	f7ff fe99 	bl	8012810 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012ade:	687a      	ldr	r2, [r7, #4]
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	3304      	adds	r3, #4
 8012ae4:	6939      	ldr	r1, [r7, #16]
 8012ae6:	6878      	ldr	r0, [r7, #4]
 8012ae8:	f7ff fed2 	bl	8012890 <tcp_output_control_segment>
 8012aec:	4603      	mov	r3, r0
 8012aee:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012af0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012af4:	4618      	mov	r0, r3
 8012af6:	371c      	adds	r7, #28
 8012af8:	46bd      	mov	sp, r7
 8012afa:	bd90      	pop	{r4, r7, pc}
 8012afc:	0801f144 	.word	0x0801f144
 8012b00:	0801f920 	.word	0x0801f920
 8012b04:	0801f198 	.word	0x0801f198

08012b08 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8012b08:	b590      	push	{r4, r7, lr}
 8012b0a:	b08b      	sub	sp, #44	; 0x2c
 8012b0c:	af00      	add	r7, sp, #0
 8012b0e:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012b10:	2300      	movs	r3, #0
 8012b12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d106      	bne.n	8012b2a <tcp_zero_window_probe+0x22>
 8012b1c:	4b4c      	ldr	r3, [pc, #304]	; (8012c50 <tcp_zero_window_probe+0x148>)
 8012b1e:	f640 024f 	movw	r2, #2127	; 0x84f
 8012b22:	494c      	ldr	r1, [pc, #304]	; (8012c54 <tcp_zero_window_probe+0x14c>)
 8012b24:	484c      	ldr	r0, [pc, #304]	; (8012c58 <tcp_zero_window_probe+0x150>)
 8012b26:	f005 fd47 	bl	80185b8 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012b2e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8012b30:	6a3b      	ldr	r3, [r7, #32]
 8012b32:	2b00      	cmp	r3, #0
 8012b34:	d101      	bne.n	8012b3a <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8012b36:	2300      	movs	r3, #0
 8012b38:	e086      	b.n	8012c48 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8012b40:	2bff      	cmp	r3, #255	; 0xff
 8012b42:	d007      	beq.n	8012b54 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8012b4a:	3301      	adds	r3, #1
 8012b4c:	b2da      	uxtb	r2, r3
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8012b54:	6a3b      	ldr	r3, [r7, #32]
 8012b56:	68db      	ldr	r3, [r3, #12]
 8012b58:	899b      	ldrh	r3, [r3, #12]
 8012b5a:	b29b      	uxth	r3, r3
 8012b5c:	4618      	mov	r0, r3
 8012b5e:	f7f9 fa11 	bl	800bf84 <lwip_htons>
 8012b62:	4603      	mov	r3, r0
 8012b64:	b2db      	uxtb	r3, r3
 8012b66:	f003 0301 	and.w	r3, r3, #1
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	d005      	beq.n	8012b7a <tcp_zero_window_probe+0x72>
 8012b6e:	6a3b      	ldr	r3, [r7, #32]
 8012b70:	891b      	ldrh	r3, [r3, #8]
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	d101      	bne.n	8012b7a <tcp_zero_window_probe+0x72>
 8012b76:	2301      	movs	r3, #1
 8012b78:	e000      	b.n	8012b7c <tcp_zero_window_probe+0x74>
 8012b7a:	2300      	movs	r3, #0
 8012b7c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8012b7e:	7ffb      	ldrb	r3, [r7, #31]
 8012b80:	2b00      	cmp	r3, #0
 8012b82:	bf0c      	ite	eq
 8012b84:	2301      	moveq	r3, #1
 8012b86:	2300      	movne	r3, #0
 8012b88:	b2db      	uxtb	r3, r3
 8012b8a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8012b8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012b90:	b299      	uxth	r1, r3
 8012b92:	6a3b      	ldr	r3, [r7, #32]
 8012b94:	68db      	ldr	r3, [r3, #12]
 8012b96:	685b      	ldr	r3, [r3, #4]
 8012b98:	8bba      	ldrh	r2, [r7, #28]
 8012b9a:	6878      	ldr	r0, [r7, #4]
 8012b9c:	f7ff fdfa 	bl	8012794 <tcp_output_alloc_header>
 8012ba0:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8012ba2:	69bb      	ldr	r3, [r7, #24]
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d102      	bne.n	8012bae <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8012ba8:	f04f 33ff 	mov.w	r3, #4294967295
 8012bac:	e04c      	b.n	8012c48 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8012bae:	69bb      	ldr	r3, [r7, #24]
 8012bb0:	685b      	ldr	r3, [r3, #4]
 8012bb2:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8012bb4:	7ffb      	ldrb	r3, [r7, #31]
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	d011      	beq.n	8012bde <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8012bba:	697b      	ldr	r3, [r7, #20]
 8012bbc:	899b      	ldrh	r3, [r3, #12]
 8012bbe:	b29b      	uxth	r3, r3
 8012bc0:	b21b      	sxth	r3, r3
 8012bc2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8012bc6:	b21c      	sxth	r4, r3
 8012bc8:	2011      	movs	r0, #17
 8012bca:	f7f9 f9db 	bl	800bf84 <lwip_htons>
 8012bce:	4603      	mov	r3, r0
 8012bd0:	b21b      	sxth	r3, r3
 8012bd2:	4323      	orrs	r3, r4
 8012bd4:	b21b      	sxth	r3, r3
 8012bd6:	b29a      	uxth	r2, r3
 8012bd8:	697b      	ldr	r3, [r7, #20]
 8012bda:	819a      	strh	r2, [r3, #12]
 8012bdc:	e010      	b.n	8012c00 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8012bde:	69bb      	ldr	r3, [r7, #24]
 8012be0:	685b      	ldr	r3, [r3, #4]
 8012be2:	3314      	adds	r3, #20
 8012be4:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8012be6:	6a3b      	ldr	r3, [r7, #32]
 8012be8:	6858      	ldr	r0, [r3, #4]
 8012bea:	6a3b      	ldr	r3, [r7, #32]
 8012bec:	685b      	ldr	r3, [r3, #4]
 8012bee:	891a      	ldrh	r2, [r3, #8]
 8012bf0:	6a3b      	ldr	r3, [r7, #32]
 8012bf2:	891b      	ldrh	r3, [r3, #8]
 8012bf4:	1ad3      	subs	r3, r2, r3
 8012bf6:	b29b      	uxth	r3, r3
 8012bf8:	2201      	movs	r2, #1
 8012bfa:	6939      	ldr	r1, [r7, #16]
 8012bfc:	f7fa fe58 	bl	800d8b0 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8012c00:	6a3b      	ldr	r3, [r7, #32]
 8012c02:	68db      	ldr	r3, [r3, #12]
 8012c04:	685b      	ldr	r3, [r3, #4]
 8012c06:	4618      	mov	r0, r3
 8012c08:	f7f9 f9d1 	bl	800bfae <lwip_htonl>
 8012c0c:	4603      	mov	r3, r0
 8012c0e:	3301      	adds	r3, #1
 8012c10:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8012c12:	687b      	ldr	r3, [r7, #4]
 8012c14:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012c16:	68fb      	ldr	r3, [r7, #12]
 8012c18:	1ad3      	subs	r3, r2, r3
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	da02      	bge.n	8012c24 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	68fa      	ldr	r2, [r7, #12]
 8012c22:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012c24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012c28:	2200      	movs	r2, #0
 8012c2a:	69b9      	ldr	r1, [r7, #24]
 8012c2c:	6878      	ldr	r0, [r7, #4]
 8012c2e:	f7ff fdef 	bl	8012810 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012c32:	687a      	ldr	r2, [r7, #4]
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	3304      	adds	r3, #4
 8012c38:	69b9      	ldr	r1, [r7, #24]
 8012c3a:	6878      	ldr	r0, [r7, #4]
 8012c3c:	f7ff fe28 	bl	8012890 <tcp_output_control_segment>
 8012c40:	4603      	mov	r3, r0
 8012c42:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012c44:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8012c48:	4618      	mov	r0, r3
 8012c4a:	372c      	adds	r7, #44	; 0x2c
 8012c4c:	46bd      	mov	sp, r7
 8012c4e:	bd90      	pop	{r4, r7, pc}
 8012c50:	0801f144 	.word	0x0801f144
 8012c54:	0801f93c 	.word	0x0801f93c
 8012c58:	0801f198 	.word	0x0801f198

08012c5c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8012c5c:	b580      	push	{r7, lr}
 8012c5e:	b082      	sub	sp, #8
 8012c60:	af00      	add	r7, sp, #0
 8012c62:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8012c64:	f7fa ff12 	bl	800da8c <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8012c68:	4b0a      	ldr	r3, [pc, #40]	; (8012c94 <tcpip_tcp_timer+0x38>)
 8012c6a:	681b      	ldr	r3, [r3, #0]
 8012c6c:	2b00      	cmp	r3, #0
 8012c6e:	d103      	bne.n	8012c78 <tcpip_tcp_timer+0x1c>
 8012c70:	4b09      	ldr	r3, [pc, #36]	; (8012c98 <tcpip_tcp_timer+0x3c>)
 8012c72:	681b      	ldr	r3, [r3, #0]
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d005      	beq.n	8012c84 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8012c78:	2200      	movs	r2, #0
 8012c7a:	4908      	ldr	r1, [pc, #32]	; (8012c9c <tcpip_tcp_timer+0x40>)
 8012c7c:	20fa      	movs	r0, #250	; 0xfa
 8012c7e:	f000 f8f3 	bl	8012e68 <sys_timeout>
 8012c82:	e003      	b.n	8012c8c <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8012c84:	4b06      	ldr	r3, [pc, #24]	; (8012ca0 <tcpip_tcp_timer+0x44>)
 8012c86:	2200      	movs	r2, #0
 8012c88:	601a      	str	r2, [r3, #0]
  }
}
 8012c8a:	bf00      	nop
 8012c8c:	bf00      	nop
 8012c8e:	3708      	adds	r7, #8
 8012c90:	46bd      	mov	sp, r7
 8012c92:	bd80      	pop	{r7, pc}
 8012c94:	20006ec8 	.word	0x20006ec8
 8012c98:	20006ed8 	.word	0x20006ed8
 8012c9c:	08012c5d 	.word	0x08012c5d
 8012ca0:	200004d4 	.word	0x200004d4

08012ca4 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8012ca4:	b580      	push	{r7, lr}
 8012ca6:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8012ca8:	4b0a      	ldr	r3, [pc, #40]	; (8012cd4 <tcp_timer_needed+0x30>)
 8012caa:	681b      	ldr	r3, [r3, #0]
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d10f      	bne.n	8012cd0 <tcp_timer_needed+0x2c>
 8012cb0:	4b09      	ldr	r3, [pc, #36]	; (8012cd8 <tcp_timer_needed+0x34>)
 8012cb2:	681b      	ldr	r3, [r3, #0]
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d103      	bne.n	8012cc0 <tcp_timer_needed+0x1c>
 8012cb8:	4b08      	ldr	r3, [pc, #32]	; (8012cdc <tcp_timer_needed+0x38>)
 8012cba:	681b      	ldr	r3, [r3, #0]
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	d007      	beq.n	8012cd0 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8012cc0:	4b04      	ldr	r3, [pc, #16]	; (8012cd4 <tcp_timer_needed+0x30>)
 8012cc2:	2201      	movs	r2, #1
 8012cc4:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8012cc6:	2200      	movs	r2, #0
 8012cc8:	4905      	ldr	r1, [pc, #20]	; (8012ce0 <tcp_timer_needed+0x3c>)
 8012cca:	20fa      	movs	r0, #250	; 0xfa
 8012ccc:	f000 f8cc 	bl	8012e68 <sys_timeout>
  }
}
 8012cd0:	bf00      	nop
 8012cd2:	bd80      	pop	{r7, pc}
 8012cd4:	200004d4 	.word	0x200004d4
 8012cd8:	20006ec8 	.word	0x20006ec8
 8012cdc:	20006ed8 	.word	0x20006ed8
 8012ce0:	08012c5d 	.word	0x08012c5d

08012ce4 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8012ce4:	b580      	push	{r7, lr}
 8012ce6:	b086      	sub	sp, #24
 8012ce8:	af00      	add	r7, sp, #0
 8012cea:	60f8      	str	r0, [r7, #12]
 8012cec:	60b9      	str	r1, [r7, #8]
 8012cee:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8012cf0:	2006      	movs	r0, #6
 8012cf2:	f7f9 fd9d 	bl	800c830 <memp_malloc>
 8012cf6:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8012cf8:	693b      	ldr	r3, [r7, #16]
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	d109      	bne.n	8012d12 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8012cfe:	693b      	ldr	r3, [r7, #16]
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	d151      	bne.n	8012da8 <sys_timeout_abs+0xc4>
 8012d04:	4b2a      	ldr	r3, [pc, #168]	; (8012db0 <sys_timeout_abs+0xcc>)
 8012d06:	22be      	movs	r2, #190	; 0xbe
 8012d08:	492a      	ldr	r1, [pc, #168]	; (8012db4 <sys_timeout_abs+0xd0>)
 8012d0a:	482b      	ldr	r0, [pc, #172]	; (8012db8 <sys_timeout_abs+0xd4>)
 8012d0c:	f005 fc54 	bl	80185b8 <iprintf>
    return;
 8012d10:	e04a      	b.n	8012da8 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8012d12:	693b      	ldr	r3, [r7, #16]
 8012d14:	2200      	movs	r2, #0
 8012d16:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8012d18:	693b      	ldr	r3, [r7, #16]
 8012d1a:	68ba      	ldr	r2, [r7, #8]
 8012d1c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8012d1e:	693b      	ldr	r3, [r7, #16]
 8012d20:	687a      	ldr	r2, [r7, #4]
 8012d22:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8012d24:	693b      	ldr	r3, [r7, #16]
 8012d26:	68fa      	ldr	r2, [r7, #12]
 8012d28:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8012d2a:	4b24      	ldr	r3, [pc, #144]	; (8012dbc <sys_timeout_abs+0xd8>)
 8012d2c:	681b      	ldr	r3, [r3, #0]
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	d103      	bne.n	8012d3a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8012d32:	4a22      	ldr	r2, [pc, #136]	; (8012dbc <sys_timeout_abs+0xd8>)
 8012d34:	693b      	ldr	r3, [r7, #16]
 8012d36:	6013      	str	r3, [r2, #0]
    return;
 8012d38:	e037      	b.n	8012daa <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8012d3a:	693b      	ldr	r3, [r7, #16]
 8012d3c:	685a      	ldr	r2, [r3, #4]
 8012d3e:	4b1f      	ldr	r3, [pc, #124]	; (8012dbc <sys_timeout_abs+0xd8>)
 8012d40:	681b      	ldr	r3, [r3, #0]
 8012d42:	685b      	ldr	r3, [r3, #4]
 8012d44:	1ad3      	subs	r3, r2, r3
 8012d46:	0fdb      	lsrs	r3, r3, #31
 8012d48:	f003 0301 	and.w	r3, r3, #1
 8012d4c:	b2db      	uxtb	r3, r3
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d007      	beq.n	8012d62 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8012d52:	4b1a      	ldr	r3, [pc, #104]	; (8012dbc <sys_timeout_abs+0xd8>)
 8012d54:	681a      	ldr	r2, [r3, #0]
 8012d56:	693b      	ldr	r3, [r7, #16]
 8012d58:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8012d5a:	4a18      	ldr	r2, [pc, #96]	; (8012dbc <sys_timeout_abs+0xd8>)
 8012d5c:	693b      	ldr	r3, [r7, #16]
 8012d5e:	6013      	str	r3, [r2, #0]
 8012d60:	e023      	b.n	8012daa <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8012d62:	4b16      	ldr	r3, [pc, #88]	; (8012dbc <sys_timeout_abs+0xd8>)
 8012d64:	681b      	ldr	r3, [r3, #0]
 8012d66:	617b      	str	r3, [r7, #20]
 8012d68:	e01a      	b.n	8012da0 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8012d6a:	697b      	ldr	r3, [r7, #20]
 8012d6c:	681b      	ldr	r3, [r3, #0]
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	d00b      	beq.n	8012d8a <sys_timeout_abs+0xa6>
 8012d72:	693b      	ldr	r3, [r7, #16]
 8012d74:	685a      	ldr	r2, [r3, #4]
 8012d76:	697b      	ldr	r3, [r7, #20]
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	685b      	ldr	r3, [r3, #4]
 8012d7c:	1ad3      	subs	r3, r2, r3
 8012d7e:	0fdb      	lsrs	r3, r3, #31
 8012d80:	f003 0301 	and.w	r3, r3, #1
 8012d84:	b2db      	uxtb	r3, r3
 8012d86:	2b00      	cmp	r3, #0
 8012d88:	d007      	beq.n	8012d9a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8012d8a:	697b      	ldr	r3, [r7, #20]
 8012d8c:	681a      	ldr	r2, [r3, #0]
 8012d8e:	693b      	ldr	r3, [r7, #16]
 8012d90:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8012d92:	697b      	ldr	r3, [r7, #20]
 8012d94:	693a      	ldr	r2, [r7, #16]
 8012d96:	601a      	str	r2, [r3, #0]
        break;
 8012d98:	e007      	b.n	8012daa <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8012d9a:	697b      	ldr	r3, [r7, #20]
 8012d9c:	681b      	ldr	r3, [r3, #0]
 8012d9e:	617b      	str	r3, [r7, #20]
 8012da0:	697b      	ldr	r3, [r7, #20]
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	d1e1      	bne.n	8012d6a <sys_timeout_abs+0x86>
 8012da6:	e000      	b.n	8012daa <sys_timeout_abs+0xc6>
    return;
 8012da8:	bf00      	nop
      }
    }
  }
}
 8012daa:	3718      	adds	r7, #24
 8012dac:	46bd      	mov	sp, r7
 8012dae:	bd80      	pop	{r7, pc}
 8012db0:	0801f960 	.word	0x0801f960
 8012db4:	0801f994 	.word	0x0801f994
 8012db8:	0801f9d4 	.word	0x0801f9d4
 8012dbc:	200004cc 	.word	0x200004cc

08012dc0 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8012dc0:	b580      	push	{r7, lr}
 8012dc2:	b086      	sub	sp, #24
 8012dc4:	af00      	add	r7, sp, #0
 8012dc6:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8012dcc:	697b      	ldr	r3, [r7, #20]
 8012dce:	685b      	ldr	r3, [r3, #4]
 8012dd0:	4798      	blx	r3

  now = sys_now();
 8012dd2:	f7f9 f849 	bl	800be68 <sys_now>
 8012dd6:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8012dd8:	697b      	ldr	r3, [r7, #20]
 8012dda:	681a      	ldr	r2, [r3, #0]
 8012ddc:	4b0f      	ldr	r3, [pc, #60]	; (8012e1c <lwip_cyclic_timer+0x5c>)
 8012dde:	681b      	ldr	r3, [r3, #0]
 8012de0:	4413      	add	r3, r2
 8012de2:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8012de4:	68fa      	ldr	r2, [r7, #12]
 8012de6:	693b      	ldr	r3, [r7, #16]
 8012de8:	1ad3      	subs	r3, r2, r3
 8012dea:	0fdb      	lsrs	r3, r3, #31
 8012dec:	f003 0301 	and.w	r3, r3, #1
 8012df0:	b2db      	uxtb	r3, r3
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	d009      	beq.n	8012e0a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8012df6:	697b      	ldr	r3, [r7, #20]
 8012df8:	681a      	ldr	r2, [r3, #0]
 8012dfa:	693b      	ldr	r3, [r7, #16]
 8012dfc:	4413      	add	r3, r2
 8012dfe:	687a      	ldr	r2, [r7, #4]
 8012e00:	4907      	ldr	r1, [pc, #28]	; (8012e20 <lwip_cyclic_timer+0x60>)
 8012e02:	4618      	mov	r0, r3
 8012e04:	f7ff ff6e 	bl	8012ce4 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8012e08:	e004      	b.n	8012e14 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8012e0a:	687a      	ldr	r2, [r7, #4]
 8012e0c:	4904      	ldr	r1, [pc, #16]	; (8012e20 <lwip_cyclic_timer+0x60>)
 8012e0e:	68f8      	ldr	r0, [r7, #12]
 8012e10:	f7ff ff68 	bl	8012ce4 <sys_timeout_abs>
}
 8012e14:	bf00      	nop
 8012e16:	3718      	adds	r7, #24
 8012e18:	46bd      	mov	sp, r7
 8012e1a:	bd80      	pop	{r7, pc}
 8012e1c:	200004d0 	.word	0x200004d0
 8012e20:	08012dc1 	.word	0x08012dc1

08012e24 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8012e24:	b580      	push	{r7, lr}
 8012e26:	b082      	sub	sp, #8
 8012e28:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8012e2a:	2301      	movs	r3, #1
 8012e2c:	607b      	str	r3, [r7, #4]
 8012e2e:	e00e      	b.n	8012e4e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8012e30:	4a0b      	ldr	r2, [pc, #44]	; (8012e60 <sys_timeouts_init+0x3c>)
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	00db      	lsls	r3, r3, #3
 8012e3c:	4a08      	ldr	r2, [pc, #32]	; (8012e60 <sys_timeouts_init+0x3c>)
 8012e3e:	4413      	add	r3, r2
 8012e40:	461a      	mov	r2, r3
 8012e42:	4908      	ldr	r1, [pc, #32]	; (8012e64 <sys_timeouts_init+0x40>)
 8012e44:	f000 f810 	bl	8012e68 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8012e48:	687b      	ldr	r3, [r7, #4]
 8012e4a:	3301      	adds	r3, #1
 8012e4c:	607b      	str	r3, [r7, #4]
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	2b04      	cmp	r3, #4
 8012e52:	d9ed      	bls.n	8012e30 <sys_timeouts_init+0xc>
  }
}
 8012e54:	bf00      	nop
 8012e56:	bf00      	nop
 8012e58:	3708      	adds	r7, #8
 8012e5a:	46bd      	mov	sp, r7
 8012e5c:	bd80      	pop	{r7, pc}
 8012e5e:	bf00      	nop
 8012e60:	080208f0 	.word	0x080208f0
 8012e64:	08012dc1 	.word	0x08012dc1

08012e68 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8012e68:	b580      	push	{r7, lr}
 8012e6a:	b086      	sub	sp, #24
 8012e6c:	af00      	add	r7, sp, #0
 8012e6e:	60f8      	str	r0, [r7, #12]
 8012e70:	60b9      	str	r1, [r7, #8]
 8012e72:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8012e74:	68fb      	ldr	r3, [r7, #12]
 8012e76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012e7a:	d306      	bcc.n	8012e8a <sys_timeout+0x22>
 8012e7c:	4b0a      	ldr	r3, [pc, #40]	; (8012ea8 <sys_timeout+0x40>)
 8012e7e:	f240 1229 	movw	r2, #297	; 0x129
 8012e82:	490a      	ldr	r1, [pc, #40]	; (8012eac <sys_timeout+0x44>)
 8012e84:	480a      	ldr	r0, [pc, #40]	; (8012eb0 <sys_timeout+0x48>)
 8012e86:	f005 fb97 	bl	80185b8 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8012e8a:	f7f8 ffed 	bl	800be68 <sys_now>
 8012e8e:	4602      	mov	r2, r0
 8012e90:	68fb      	ldr	r3, [r7, #12]
 8012e92:	4413      	add	r3, r2
 8012e94:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8012e96:	687a      	ldr	r2, [r7, #4]
 8012e98:	68b9      	ldr	r1, [r7, #8]
 8012e9a:	6978      	ldr	r0, [r7, #20]
 8012e9c:	f7ff ff22 	bl	8012ce4 <sys_timeout_abs>
#endif
}
 8012ea0:	bf00      	nop
 8012ea2:	3718      	adds	r7, #24
 8012ea4:	46bd      	mov	sp, r7
 8012ea6:	bd80      	pop	{r7, pc}
 8012ea8:	0801f960 	.word	0x0801f960
 8012eac:	0801f9fc 	.word	0x0801f9fc
 8012eb0:	0801f9d4 	.word	0x0801f9d4

08012eb4 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8012eb4:	b580      	push	{r7, lr}
 8012eb6:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8012eb8:	f005 fb96 	bl	80185e8 <rand>
 8012ebc:	4603      	mov	r3, r0
 8012ebe:	b29b      	uxth	r3, r3
 8012ec0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8012ec4:	b29b      	uxth	r3, r3
 8012ec6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8012eca:	b29a      	uxth	r2, r3
 8012ecc:	4b01      	ldr	r3, [pc, #4]	; (8012ed4 <udp_init+0x20>)
 8012ece:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8012ed0:	bf00      	nop
 8012ed2:	bd80      	pop	{r7, pc}
 8012ed4:	2000006c 	.word	0x2000006c

08012ed8 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8012ed8:	b480      	push	{r7}
 8012eda:	b083      	sub	sp, #12
 8012edc:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8012ede:	2300      	movs	r3, #0
 8012ee0:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8012ee2:	4b17      	ldr	r3, [pc, #92]	; (8012f40 <udp_new_port+0x68>)
 8012ee4:	881b      	ldrh	r3, [r3, #0]
 8012ee6:	1c5a      	adds	r2, r3, #1
 8012ee8:	b291      	uxth	r1, r2
 8012eea:	4a15      	ldr	r2, [pc, #84]	; (8012f40 <udp_new_port+0x68>)
 8012eec:	8011      	strh	r1, [r2, #0]
 8012eee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012ef2:	4293      	cmp	r3, r2
 8012ef4:	d103      	bne.n	8012efe <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8012ef6:	4b12      	ldr	r3, [pc, #72]	; (8012f40 <udp_new_port+0x68>)
 8012ef8:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8012efc:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012efe:	4b11      	ldr	r3, [pc, #68]	; (8012f44 <udp_new_port+0x6c>)
 8012f00:	681b      	ldr	r3, [r3, #0]
 8012f02:	603b      	str	r3, [r7, #0]
 8012f04:	e011      	b.n	8012f2a <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8012f06:	683b      	ldr	r3, [r7, #0]
 8012f08:	8a5a      	ldrh	r2, [r3, #18]
 8012f0a:	4b0d      	ldr	r3, [pc, #52]	; (8012f40 <udp_new_port+0x68>)
 8012f0c:	881b      	ldrh	r3, [r3, #0]
 8012f0e:	429a      	cmp	r2, r3
 8012f10:	d108      	bne.n	8012f24 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8012f12:	88fb      	ldrh	r3, [r7, #6]
 8012f14:	3301      	adds	r3, #1
 8012f16:	80fb      	strh	r3, [r7, #6]
 8012f18:	88fb      	ldrh	r3, [r7, #6]
 8012f1a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8012f1e:	d3e0      	bcc.n	8012ee2 <udp_new_port+0xa>
        return 0;
 8012f20:	2300      	movs	r3, #0
 8012f22:	e007      	b.n	8012f34 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012f24:	683b      	ldr	r3, [r7, #0]
 8012f26:	68db      	ldr	r3, [r3, #12]
 8012f28:	603b      	str	r3, [r7, #0]
 8012f2a:	683b      	ldr	r3, [r7, #0]
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	d1ea      	bne.n	8012f06 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8012f30:	4b03      	ldr	r3, [pc, #12]	; (8012f40 <udp_new_port+0x68>)
 8012f32:	881b      	ldrh	r3, [r3, #0]
}
 8012f34:	4618      	mov	r0, r3
 8012f36:	370c      	adds	r7, #12
 8012f38:	46bd      	mov	sp, r7
 8012f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f3e:	4770      	bx	lr
 8012f40:	2000006c 	.word	0x2000006c
 8012f44:	20006ee0 	.word	0x20006ee0

08012f48 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8012f48:	b580      	push	{r7, lr}
 8012f4a:	b084      	sub	sp, #16
 8012f4c:	af00      	add	r7, sp, #0
 8012f4e:	60f8      	str	r0, [r7, #12]
 8012f50:	60b9      	str	r1, [r7, #8]
 8012f52:	4613      	mov	r3, r2
 8012f54:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8012f56:	68fb      	ldr	r3, [r7, #12]
 8012f58:	2b00      	cmp	r3, #0
 8012f5a:	d105      	bne.n	8012f68 <udp_input_local_match+0x20>
 8012f5c:	4b27      	ldr	r3, [pc, #156]	; (8012ffc <udp_input_local_match+0xb4>)
 8012f5e:	2287      	movs	r2, #135	; 0x87
 8012f60:	4927      	ldr	r1, [pc, #156]	; (8013000 <udp_input_local_match+0xb8>)
 8012f62:	4828      	ldr	r0, [pc, #160]	; (8013004 <udp_input_local_match+0xbc>)
 8012f64:	f005 fb28 	bl	80185b8 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8012f68:	68bb      	ldr	r3, [r7, #8]
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	d105      	bne.n	8012f7a <udp_input_local_match+0x32>
 8012f6e:	4b23      	ldr	r3, [pc, #140]	; (8012ffc <udp_input_local_match+0xb4>)
 8012f70:	2288      	movs	r2, #136	; 0x88
 8012f72:	4925      	ldr	r1, [pc, #148]	; (8013008 <udp_input_local_match+0xc0>)
 8012f74:	4823      	ldr	r0, [pc, #140]	; (8013004 <udp_input_local_match+0xbc>)
 8012f76:	f005 fb1f 	bl	80185b8 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012f7a:	68fb      	ldr	r3, [r7, #12]
 8012f7c:	7a1b      	ldrb	r3, [r3, #8]
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	d00b      	beq.n	8012f9a <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012f82:	68fb      	ldr	r3, [r7, #12]
 8012f84:	7a1a      	ldrb	r2, [r3, #8]
 8012f86:	4b21      	ldr	r3, [pc, #132]	; (801300c <udp_input_local_match+0xc4>)
 8012f88:	685b      	ldr	r3, [r3, #4]
 8012f8a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8012f8e:	3301      	adds	r3, #1
 8012f90:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012f92:	429a      	cmp	r2, r3
 8012f94:	d001      	beq.n	8012f9a <udp_input_local_match+0x52>
    return 0;
 8012f96:	2300      	movs	r3, #0
 8012f98:	e02b      	b.n	8012ff2 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8012f9a:	79fb      	ldrb	r3, [r7, #7]
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d018      	beq.n	8012fd2 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012fa0:	68fb      	ldr	r3, [r7, #12]
 8012fa2:	2b00      	cmp	r3, #0
 8012fa4:	d013      	beq.n	8012fce <udp_input_local_match+0x86>
 8012fa6:	68fb      	ldr	r3, [r7, #12]
 8012fa8:	681b      	ldr	r3, [r3, #0]
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	d00f      	beq.n	8012fce <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8012fae:	4b17      	ldr	r3, [pc, #92]	; (801300c <udp_input_local_match+0xc4>)
 8012fb0:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012fb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012fb6:	d00a      	beq.n	8012fce <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8012fb8:	68fb      	ldr	r3, [r7, #12]
 8012fba:	681a      	ldr	r2, [r3, #0]
 8012fbc:	4b13      	ldr	r3, [pc, #76]	; (801300c <udp_input_local_match+0xc4>)
 8012fbe:	695b      	ldr	r3, [r3, #20]
 8012fc0:	405a      	eors	r2, r3
 8012fc2:	68bb      	ldr	r3, [r7, #8]
 8012fc4:	3308      	adds	r3, #8
 8012fc6:	681b      	ldr	r3, [r3, #0]
 8012fc8:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8012fca:	2b00      	cmp	r3, #0
 8012fcc:	d110      	bne.n	8012ff0 <udp_input_local_match+0xa8>
          return 1;
 8012fce:	2301      	movs	r3, #1
 8012fd0:	e00f      	b.n	8012ff2 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012fd2:	68fb      	ldr	r3, [r7, #12]
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d009      	beq.n	8012fec <udp_input_local_match+0xa4>
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	681b      	ldr	r3, [r3, #0]
 8012fdc:	2b00      	cmp	r3, #0
 8012fde:	d005      	beq.n	8012fec <udp_input_local_match+0xa4>
 8012fe0:	68fb      	ldr	r3, [r7, #12]
 8012fe2:	681a      	ldr	r2, [r3, #0]
 8012fe4:	4b09      	ldr	r3, [pc, #36]	; (801300c <udp_input_local_match+0xc4>)
 8012fe6:	695b      	ldr	r3, [r3, #20]
 8012fe8:	429a      	cmp	r2, r3
 8012fea:	d101      	bne.n	8012ff0 <udp_input_local_match+0xa8>
        return 1;
 8012fec:	2301      	movs	r3, #1
 8012fee:	e000      	b.n	8012ff2 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8012ff0:	2300      	movs	r3, #0
}
 8012ff2:	4618      	mov	r0, r3
 8012ff4:	3710      	adds	r7, #16
 8012ff6:	46bd      	mov	sp, r7
 8012ff8:	bd80      	pop	{r7, pc}
 8012ffa:	bf00      	nop
 8012ffc:	0801fa48 	.word	0x0801fa48
 8013000:	0801fa78 	.word	0x0801fa78
 8013004:	0801fa9c 	.word	0x0801fa9c
 8013008:	0801fac4 	.word	0x0801fac4
 801300c:	20003da4 	.word	0x20003da4

08013010 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8013010:	b590      	push	{r4, r7, lr}
 8013012:	b08d      	sub	sp, #52	; 0x34
 8013014:	af02      	add	r7, sp, #8
 8013016:	6078      	str	r0, [r7, #4]
 8013018:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801301a:	2300      	movs	r3, #0
 801301c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801301e:	687b      	ldr	r3, [r7, #4]
 8013020:	2b00      	cmp	r3, #0
 8013022:	d105      	bne.n	8013030 <udp_input+0x20>
 8013024:	4b7c      	ldr	r3, [pc, #496]	; (8013218 <udp_input+0x208>)
 8013026:	22cf      	movs	r2, #207	; 0xcf
 8013028:	497c      	ldr	r1, [pc, #496]	; (801321c <udp_input+0x20c>)
 801302a:	487d      	ldr	r0, [pc, #500]	; (8013220 <udp_input+0x210>)
 801302c:	f005 fac4 	bl	80185b8 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8013030:	683b      	ldr	r3, [r7, #0]
 8013032:	2b00      	cmp	r3, #0
 8013034:	d105      	bne.n	8013042 <udp_input+0x32>
 8013036:	4b78      	ldr	r3, [pc, #480]	; (8013218 <udp_input+0x208>)
 8013038:	22d0      	movs	r2, #208	; 0xd0
 801303a:	497a      	ldr	r1, [pc, #488]	; (8013224 <udp_input+0x214>)
 801303c:	4878      	ldr	r0, [pc, #480]	; (8013220 <udp_input+0x210>)
 801303e:	f005 fabb 	bl	80185b8 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	895b      	ldrh	r3, [r3, #10]
 8013046:	2b07      	cmp	r3, #7
 8013048:	d803      	bhi.n	8013052 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801304a:	6878      	ldr	r0, [r7, #4]
 801304c:	f7fa fa36 	bl	800d4bc <pbuf_free>
    goto end;
 8013050:	e0de      	b.n	8013210 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8013052:	687b      	ldr	r3, [r7, #4]
 8013054:	685b      	ldr	r3, [r3, #4]
 8013056:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8013058:	4b73      	ldr	r3, [pc, #460]	; (8013228 <udp_input+0x218>)
 801305a:	695b      	ldr	r3, [r3, #20]
 801305c:	4a72      	ldr	r2, [pc, #456]	; (8013228 <udp_input+0x218>)
 801305e:	6812      	ldr	r2, [r2, #0]
 8013060:	4611      	mov	r1, r2
 8013062:	4618      	mov	r0, r3
 8013064:	f003 fdca 	bl	8016bfc <ip4_addr_isbroadcast_u32>
 8013068:	4603      	mov	r3, r0
 801306a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801306c:	697b      	ldr	r3, [r7, #20]
 801306e:	881b      	ldrh	r3, [r3, #0]
 8013070:	b29b      	uxth	r3, r3
 8013072:	4618      	mov	r0, r3
 8013074:	f7f8 ff86 	bl	800bf84 <lwip_htons>
 8013078:	4603      	mov	r3, r0
 801307a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801307c:	697b      	ldr	r3, [r7, #20]
 801307e:	885b      	ldrh	r3, [r3, #2]
 8013080:	b29b      	uxth	r3, r3
 8013082:	4618      	mov	r0, r3
 8013084:	f7f8 ff7e 	bl	800bf84 <lwip_htons>
 8013088:	4603      	mov	r3, r0
 801308a:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801308c:	2300      	movs	r3, #0
 801308e:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8013090:	2300      	movs	r3, #0
 8013092:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8013094:	2300      	movs	r3, #0
 8013096:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8013098:	4b64      	ldr	r3, [pc, #400]	; (801322c <udp_input+0x21c>)
 801309a:	681b      	ldr	r3, [r3, #0]
 801309c:	627b      	str	r3, [r7, #36]	; 0x24
 801309e:	e054      	b.n	801314a <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80130a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130a2:	8a5b      	ldrh	r3, [r3, #18]
 80130a4:	89fa      	ldrh	r2, [r7, #14]
 80130a6:	429a      	cmp	r2, r3
 80130a8:	d14a      	bne.n	8013140 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80130aa:	7cfb      	ldrb	r3, [r7, #19]
 80130ac:	461a      	mov	r2, r3
 80130ae:	6839      	ldr	r1, [r7, #0]
 80130b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80130b2:	f7ff ff49 	bl	8012f48 <udp_input_local_match>
 80130b6:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	d041      	beq.n	8013140 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80130bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130be:	7c1b      	ldrb	r3, [r3, #16]
 80130c0:	f003 0304 	and.w	r3, r3, #4
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	d11d      	bne.n	8013104 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80130c8:	69fb      	ldr	r3, [r7, #28]
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	d102      	bne.n	80130d4 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80130ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130d0:	61fb      	str	r3, [r7, #28]
 80130d2:	e017      	b.n	8013104 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80130d4:	7cfb      	ldrb	r3, [r7, #19]
 80130d6:	2b00      	cmp	r3, #0
 80130d8:	d014      	beq.n	8013104 <udp_input+0xf4>
 80130da:	4b53      	ldr	r3, [pc, #332]	; (8013228 <udp_input+0x218>)
 80130dc:	695b      	ldr	r3, [r3, #20]
 80130de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130e2:	d10f      	bne.n	8013104 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80130e4:	69fb      	ldr	r3, [r7, #28]
 80130e6:	681a      	ldr	r2, [r3, #0]
 80130e8:	683b      	ldr	r3, [r7, #0]
 80130ea:	3304      	adds	r3, #4
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	429a      	cmp	r2, r3
 80130f0:	d008      	beq.n	8013104 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80130f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130f4:	681a      	ldr	r2, [r3, #0]
 80130f6:	683b      	ldr	r3, [r7, #0]
 80130f8:	3304      	adds	r3, #4
 80130fa:	681b      	ldr	r3, [r3, #0]
 80130fc:	429a      	cmp	r2, r3
 80130fe:	d101      	bne.n	8013104 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8013100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013102:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8013104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013106:	8a9b      	ldrh	r3, [r3, #20]
 8013108:	8a3a      	ldrh	r2, [r7, #16]
 801310a:	429a      	cmp	r2, r3
 801310c:	d118      	bne.n	8013140 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801310e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013110:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8013112:	2b00      	cmp	r3, #0
 8013114:	d005      	beq.n	8013122 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8013116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013118:	685a      	ldr	r2, [r3, #4]
 801311a:	4b43      	ldr	r3, [pc, #268]	; (8013228 <udp_input+0x218>)
 801311c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801311e:	429a      	cmp	r2, r3
 8013120:	d10e      	bne.n	8013140 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8013122:	6a3b      	ldr	r3, [r7, #32]
 8013124:	2b00      	cmp	r3, #0
 8013126:	d014      	beq.n	8013152 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8013128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801312a:	68da      	ldr	r2, [r3, #12]
 801312c:	6a3b      	ldr	r3, [r7, #32]
 801312e:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8013130:	4b3e      	ldr	r3, [pc, #248]	; (801322c <udp_input+0x21c>)
 8013132:	681a      	ldr	r2, [r3, #0]
 8013134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013136:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8013138:	4a3c      	ldr	r2, [pc, #240]	; (801322c <udp_input+0x21c>)
 801313a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801313c:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801313e:	e008      	b.n	8013152 <udp_input+0x142>
      }
    }

    prev = pcb;
 8013140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013142:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8013144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013146:	68db      	ldr	r3, [r3, #12]
 8013148:	627b      	str	r3, [r7, #36]	; 0x24
 801314a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801314c:	2b00      	cmp	r3, #0
 801314e:	d1a7      	bne.n	80130a0 <udp_input+0x90>
 8013150:	e000      	b.n	8013154 <udp_input+0x144>
        break;
 8013152:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8013154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013156:	2b00      	cmp	r3, #0
 8013158:	d101      	bne.n	801315e <udp_input+0x14e>
    pcb = uncon_pcb;
 801315a:	69fb      	ldr	r3, [r7, #28]
 801315c:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801315e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013160:	2b00      	cmp	r3, #0
 8013162:	d002      	beq.n	801316a <udp_input+0x15a>
    for_us = 1;
 8013164:	2301      	movs	r3, #1
 8013166:	76fb      	strb	r3, [r7, #27]
 8013168:	e00a      	b.n	8013180 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801316a:	683b      	ldr	r3, [r7, #0]
 801316c:	3304      	adds	r3, #4
 801316e:	681a      	ldr	r2, [r3, #0]
 8013170:	4b2d      	ldr	r3, [pc, #180]	; (8013228 <udp_input+0x218>)
 8013172:	695b      	ldr	r3, [r3, #20]
 8013174:	429a      	cmp	r2, r3
 8013176:	bf0c      	ite	eq
 8013178:	2301      	moveq	r3, #1
 801317a:	2300      	movne	r3, #0
 801317c:	b2db      	uxtb	r3, r3
 801317e:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8013180:	7efb      	ldrb	r3, [r7, #27]
 8013182:	2b00      	cmp	r3, #0
 8013184:	d041      	beq.n	801320a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8013186:	2108      	movs	r1, #8
 8013188:	6878      	ldr	r0, [r7, #4]
 801318a:	f7fa f911 	bl	800d3b0 <pbuf_remove_header>
 801318e:	4603      	mov	r3, r0
 8013190:	2b00      	cmp	r3, #0
 8013192:	d00a      	beq.n	80131aa <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8013194:	4b20      	ldr	r3, [pc, #128]	; (8013218 <udp_input+0x208>)
 8013196:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801319a:	4925      	ldr	r1, [pc, #148]	; (8013230 <udp_input+0x220>)
 801319c:	4820      	ldr	r0, [pc, #128]	; (8013220 <udp_input+0x210>)
 801319e:	f005 fa0b 	bl	80185b8 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80131a2:	6878      	ldr	r0, [r7, #4]
 80131a4:	f7fa f98a 	bl	800d4bc <pbuf_free>
      goto end;
 80131a8:	e032      	b.n	8013210 <udp_input+0x200>
    }

    if (pcb != NULL) {
 80131aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131ac:	2b00      	cmp	r3, #0
 80131ae:	d012      	beq.n	80131d6 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80131b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131b2:	699b      	ldr	r3, [r3, #24]
 80131b4:	2b00      	cmp	r3, #0
 80131b6:	d00a      	beq.n	80131ce <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80131b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131ba:	699c      	ldr	r4, [r3, #24]
 80131bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131be:	69d8      	ldr	r0, [r3, #28]
 80131c0:	8a3b      	ldrh	r3, [r7, #16]
 80131c2:	9300      	str	r3, [sp, #0]
 80131c4:	4b1b      	ldr	r3, [pc, #108]	; (8013234 <udp_input+0x224>)
 80131c6:	687a      	ldr	r2, [r7, #4]
 80131c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80131ca:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80131cc:	e021      	b.n	8013212 <udp_input+0x202>
        pbuf_free(p);
 80131ce:	6878      	ldr	r0, [r7, #4]
 80131d0:	f7fa f974 	bl	800d4bc <pbuf_free>
        goto end;
 80131d4:	e01c      	b.n	8013210 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80131d6:	7cfb      	ldrb	r3, [r7, #19]
 80131d8:	2b00      	cmp	r3, #0
 80131da:	d112      	bne.n	8013202 <udp_input+0x1f2>
 80131dc:	4b12      	ldr	r3, [pc, #72]	; (8013228 <udp_input+0x218>)
 80131de:	695b      	ldr	r3, [r3, #20]
 80131e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80131e4:	2be0      	cmp	r3, #224	; 0xe0
 80131e6:	d00c      	beq.n	8013202 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80131e8:	4b0f      	ldr	r3, [pc, #60]	; (8013228 <udp_input+0x218>)
 80131ea:	899b      	ldrh	r3, [r3, #12]
 80131ec:	3308      	adds	r3, #8
 80131ee:	b29b      	uxth	r3, r3
 80131f0:	b21b      	sxth	r3, r3
 80131f2:	4619      	mov	r1, r3
 80131f4:	6878      	ldr	r0, [r7, #4]
 80131f6:	f7fa f94e 	bl	800d496 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80131fa:	2103      	movs	r1, #3
 80131fc:	6878      	ldr	r0, [r7, #4]
 80131fe:	f003 f9bf 	bl	8016580 <icmp_dest_unreach>
      pbuf_free(p);
 8013202:	6878      	ldr	r0, [r7, #4]
 8013204:	f7fa f95a 	bl	800d4bc <pbuf_free>
  return;
 8013208:	e003      	b.n	8013212 <udp_input+0x202>
    pbuf_free(p);
 801320a:	6878      	ldr	r0, [r7, #4]
 801320c:	f7fa f956 	bl	800d4bc <pbuf_free>
  return;
 8013210:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8013212:	372c      	adds	r7, #44	; 0x2c
 8013214:	46bd      	mov	sp, r7
 8013216:	bd90      	pop	{r4, r7, pc}
 8013218:	0801fa48 	.word	0x0801fa48
 801321c:	0801faec 	.word	0x0801faec
 8013220:	0801fa9c 	.word	0x0801fa9c
 8013224:	0801fb04 	.word	0x0801fb04
 8013228:	20003da4 	.word	0x20003da4
 801322c:	20006ee0 	.word	0x20006ee0
 8013230:	0801fb20 	.word	0x0801fb20
 8013234:	20003db4 	.word	0x20003db4

08013238 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8013238:	b580      	push	{r7, lr}
 801323a:	b088      	sub	sp, #32
 801323c:	af02      	add	r7, sp, #8
 801323e:	60f8      	str	r0, [r7, #12]
 8013240:	60b9      	str	r1, [r7, #8]
 8013242:	607a      	str	r2, [r7, #4]
 8013244:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8013246:	68fb      	ldr	r3, [r7, #12]
 8013248:	2b00      	cmp	r3, #0
 801324a:	d109      	bne.n	8013260 <udp_sendto_if+0x28>
 801324c:	4b2e      	ldr	r3, [pc, #184]	; (8013308 <udp_sendto_if+0xd0>)
 801324e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8013252:	492e      	ldr	r1, [pc, #184]	; (801330c <udp_sendto_if+0xd4>)
 8013254:	482e      	ldr	r0, [pc, #184]	; (8013310 <udp_sendto_if+0xd8>)
 8013256:	f005 f9af 	bl	80185b8 <iprintf>
 801325a:	f06f 030f 	mvn.w	r3, #15
 801325e:	e04f      	b.n	8013300 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8013260:	68bb      	ldr	r3, [r7, #8]
 8013262:	2b00      	cmp	r3, #0
 8013264:	d109      	bne.n	801327a <udp_sendto_if+0x42>
 8013266:	4b28      	ldr	r3, [pc, #160]	; (8013308 <udp_sendto_if+0xd0>)
 8013268:	f240 2281 	movw	r2, #641	; 0x281
 801326c:	4929      	ldr	r1, [pc, #164]	; (8013314 <udp_sendto_if+0xdc>)
 801326e:	4828      	ldr	r0, [pc, #160]	; (8013310 <udp_sendto_if+0xd8>)
 8013270:	f005 f9a2 	bl	80185b8 <iprintf>
 8013274:	f06f 030f 	mvn.w	r3, #15
 8013278:	e042      	b.n	8013300 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	2b00      	cmp	r3, #0
 801327e:	d109      	bne.n	8013294 <udp_sendto_if+0x5c>
 8013280:	4b21      	ldr	r3, [pc, #132]	; (8013308 <udp_sendto_if+0xd0>)
 8013282:	f240 2282 	movw	r2, #642	; 0x282
 8013286:	4924      	ldr	r1, [pc, #144]	; (8013318 <udp_sendto_if+0xe0>)
 8013288:	4821      	ldr	r0, [pc, #132]	; (8013310 <udp_sendto_if+0xd8>)
 801328a:	f005 f995 	bl	80185b8 <iprintf>
 801328e:	f06f 030f 	mvn.w	r3, #15
 8013292:	e035      	b.n	8013300 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8013294:	6a3b      	ldr	r3, [r7, #32]
 8013296:	2b00      	cmp	r3, #0
 8013298:	d109      	bne.n	80132ae <udp_sendto_if+0x76>
 801329a:	4b1b      	ldr	r3, [pc, #108]	; (8013308 <udp_sendto_if+0xd0>)
 801329c:	f240 2283 	movw	r2, #643	; 0x283
 80132a0:	491e      	ldr	r1, [pc, #120]	; (801331c <udp_sendto_if+0xe4>)
 80132a2:	481b      	ldr	r0, [pc, #108]	; (8013310 <udp_sendto_if+0xd8>)
 80132a4:	f005 f988 	bl	80185b8 <iprintf>
 80132a8:	f06f 030f 	mvn.w	r3, #15
 80132ac:	e028      	b.n	8013300 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	2b00      	cmp	r3, #0
 80132b2:	d009      	beq.n	80132c8 <udp_sendto_if+0x90>
 80132b4:	68fb      	ldr	r3, [r7, #12]
 80132b6:	681b      	ldr	r3, [r3, #0]
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	d005      	beq.n	80132c8 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 80132bc:	68fb      	ldr	r3, [r7, #12]
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80132c4:	2be0      	cmp	r3, #224	; 0xe0
 80132c6:	d103      	bne.n	80132d0 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 80132c8:	6a3b      	ldr	r3, [r7, #32]
 80132ca:	3304      	adds	r3, #4
 80132cc:	617b      	str	r3, [r7, #20]
 80132ce:	e00b      	b.n	80132e8 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 80132d0:	68fb      	ldr	r3, [r7, #12]
 80132d2:	681a      	ldr	r2, [r3, #0]
 80132d4:	6a3b      	ldr	r3, [r7, #32]
 80132d6:	3304      	adds	r3, #4
 80132d8:	681b      	ldr	r3, [r3, #0]
 80132da:	429a      	cmp	r2, r3
 80132dc:	d002      	beq.n	80132e4 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 80132de:	f06f 0303 	mvn.w	r3, #3
 80132e2:	e00d      	b.n	8013300 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 80132e4:	68fb      	ldr	r3, [r7, #12]
 80132e6:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 80132e8:	887a      	ldrh	r2, [r7, #2]
 80132ea:	697b      	ldr	r3, [r7, #20]
 80132ec:	9301      	str	r3, [sp, #4]
 80132ee:	6a3b      	ldr	r3, [r7, #32]
 80132f0:	9300      	str	r3, [sp, #0]
 80132f2:	4613      	mov	r3, r2
 80132f4:	687a      	ldr	r2, [r7, #4]
 80132f6:	68b9      	ldr	r1, [r7, #8]
 80132f8:	68f8      	ldr	r0, [r7, #12]
 80132fa:	f000 f811 	bl	8013320 <udp_sendto_if_src>
 80132fe:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8013300:	4618      	mov	r0, r3
 8013302:	3718      	adds	r7, #24
 8013304:	46bd      	mov	sp, r7
 8013306:	bd80      	pop	{r7, pc}
 8013308:	0801fa48 	.word	0x0801fa48
 801330c:	0801fbbc 	.word	0x0801fbbc
 8013310:	0801fa9c 	.word	0x0801fa9c
 8013314:	0801fbd8 	.word	0x0801fbd8
 8013318:	0801fbf4 	.word	0x0801fbf4
 801331c:	0801fc14 	.word	0x0801fc14

08013320 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8013320:	b580      	push	{r7, lr}
 8013322:	b08c      	sub	sp, #48	; 0x30
 8013324:	af04      	add	r7, sp, #16
 8013326:	60f8      	str	r0, [r7, #12]
 8013328:	60b9      	str	r1, [r7, #8]
 801332a:	607a      	str	r2, [r7, #4]
 801332c:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801332e:	68fb      	ldr	r3, [r7, #12]
 8013330:	2b00      	cmp	r3, #0
 8013332:	d109      	bne.n	8013348 <udp_sendto_if_src+0x28>
 8013334:	4b65      	ldr	r3, [pc, #404]	; (80134cc <udp_sendto_if_src+0x1ac>)
 8013336:	f240 22d1 	movw	r2, #721	; 0x2d1
 801333a:	4965      	ldr	r1, [pc, #404]	; (80134d0 <udp_sendto_if_src+0x1b0>)
 801333c:	4865      	ldr	r0, [pc, #404]	; (80134d4 <udp_sendto_if_src+0x1b4>)
 801333e:	f005 f93b 	bl	80185b8 <iprintf>
 8013342:	f06f 030f 	mvn.w	r3, #15
 8013346:	e0bc      	b.n	80134c2 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8013348:	68bb      	ldr	r3, [r7, #8]
 801334a:	2b00      	cmp	r3, #0
 801334c:	d109      	bne.n	8013362 <udp_sendto_if_src+0x42>
 801334e:	4b5f      	ldr	r3, [pc, #380]	; (80134cc <udp_sendto_if_src+0x1ac>)
 8013350:	f240 22d2 	movw	r2, #722	; 0x2d2
 8013354:	4960      	ldr	r1, [pc, #384]	; (80134d8 <udp_sendto_if_src+0x1b8>)
 8013356:	485f      	ldr	r0, [pc, #380]	; (80134d4 <udp_sendto_if_src+0x1b4>)
 8013358:	f005 f92e 	bl	80185b8 <iprintf>
 801335c:	f06f 030f 	mvn.w	r3, #15
 8013360:	e0af      	b.n	80134c2 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	2b00      	cmp	r3, #0
 8013366:	d109      	bne.n	801337c <udp_sendto_if_src+0x5c>
 8013368:	4b58      	ldr	r3, [pc, #352]	; (80134cc <udp_sendto_if_src+0x1ac>)
 801336a:	f240 22d3 	movw	r2, #723	; 0x2d3
 801336e:	495b      	ldr	r1, [pc, #364]	; (80134dc <udp_sendto_if_src+0x1bc>)
 8013370:	4858      	ldr	r0, [pc, #352]	; (80134d4 <udp_sendto_if_src+0x1b4>)
 8013372:	f005 f921 	bl	80185b8 <iprintf>
 8013376:	f06f 030f 	mvn.w	r3, #15
 801337a:	e0a2      	b.n	80134c2 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801337c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801337e:	2b00      	cmp	r3, #0
 8013380:	d109      	bne.n	8013396 <udp_sendto_if_src+0x76>
 8013382:	4b52      	ldr	r3, [pc, #328]	; (80134cc <udp_sendto_if_src+0x1ac>)
 8013384:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8013388:	4955      	ldr	r1, [pc, #340]	; (80134e0 <udp_sendto_if_src+0x1c0>)
 801338a:	4852      	ldr	r0, [pc, #328]	; (80134d4 <udp_sendto_if_src+0x1b4>)
 801338c:	f005 f914 	bl	80185b8 <iprintf>
 8013390:	f06f 030f 	mvn.w	r3, #15
 8013394:	e095      	b.n	80134c2 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8013396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013398:	2b00      	cmp	r3, #0
 801339a:	d109      	bne.n	80133b0 <udp_sendto_if_src+0x90>
 801339c:	4b4b      	ldr	r3, [pc, #300]	; (80134cc <udp_sendto_if_src+0x1ac>)
 801339e:	f240 22d5 	movw	r2, #725	; 0x2d5
 80133a2:	4950      	ldr	r1, [pc, #320]	; (80134e4 <udp_sendto_if_src+0x1c4>)
 80133a4:	484b      	ldr	r0, [pc, #300]	; (80134d4 <udp_sendto_if_src+0x1b4>)
 80133a6:	f005 f907 	bl	80185b8 <iprintf>
 80133aa:	f06f 030f 	mvn.w	r3, #15
 80133ae:	e088      	b.n	80134c2 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 80133b0:	68fb      	ldr	r3, [r7, #12]
 80133b2:	8a5b      	ldrh	r3, [r3, #18]
 80133b4:	2b00      	cmp	r3, #0
 80133b6:	d10f      	bne.n	80133d8 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80133b8:	68f9      	ldr	r1, [r7, #12]
 80133ba:	68fb      	ldr	r3, [r7, #12]
 80133bc:	8a5b      	ldrh	r3, [r3, #18]
 80133be:	461a      	mov	r2, r3
 80133c0:	68f8      	ldr	r0, [r7, #12]
 80133c2:	f000 f893 	bl	80134ec <udp_bind>
 80133c6:	4603      	mov	r3, r0
 80133c8:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 80133ca:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d002      	beq.n	80133d8 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 80133d2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80133d6:	e074      	b.n	80134c2 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 80133d8:	68bb      	ldr	r3, [r7, #8]
 80133da:	891b      	ldrh	r3, [r3, #8]
 80133dc:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 80133e0:	4293      	cmp	r3, r2
 80133e2:	d902      	bls.n	80133ea <udp_sendto_if_src+0xca>
    return ERR_MEM;
 80133e4:	f04f 33ff 	mov.w	r3, #4294967295
 80133e8:	e06b      	b.n	80134c2 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 80133ea:	2108      	movs	r1, #8
 80133ec:	68b8      	ldr	r0, [r7, #8]
 80133ee:	f7f9 ffcf 	bl	800d390 <pbuf_add_header>
 80133f2:	4603      	mov	r3, r0
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	d015      	beq.n	8013424 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 80133f8:	f44f 7220 	mov.w	r2, #640	; 0x280
 80133fc:	2108      	movs	r1, #8
 80133fe:	2022      	movs	r0, #34	; 0x22
 8013400:	f7f9 fd78 	bl	800cef4 <pbuf_alloc>
 8013404:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8013406:	69fb      	ldr	r3, [r7, #28]
 8013408:	2b00      	cmp	r3, #0
 801340a:	d102      	bne.n	8013412 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801340c:	f04f 33ff 	mov.w	r3, #4294967295
 8013410:	e057      	b.n	80134c2 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 8013412:	68bb      	ldr	r3, [r7, #8]
 8013414:	891b      	ldrh	r3, [r3, #8]
 8013416:	2b00      	cmp	r3, #0
 8013418:	d006      	beq.n	8013428 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801341a:	68b9      	ldr	r1, [r7, #8]
 801341c:	69f8      	ldr	r0, [r7, #28]
 801341e:	f7fa f965 	bl	800d6ec <pbuf_chain>
 8013422:	e001      	b.n	8013428 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8013424:	68bb      	ldr	r3, [r7, #8]
 8013426:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8013428:	69fb      	ldr	r3, [r7, #28]
 801342a:	895b      	ldrh	r3, [r3, #10]
 801342c:	2b07      	cmp	r3, #7
 801342e:	d806      	bhi.n	801343e <udp_sendto_if_src+0x11e>
 8013430:	4b26      	ldr	r3, [pc, #152]	; (80134cc <udp_sendto_if_src+0x1ac>)
 8013432:	f240 320d 	movw	r2, #781	; 0x30d
 8013436:	492c      	ldr	r1, [pc, #176]	; (80134e8 <udp_sendto_if_src+0x1c8>)
 8013438:	4826      	ldr	r0, [pc, #152]	; (80134d4 <udp_sendto_if_src+0x1b4>)
 801343a:	f005 f8bd 	bl	80185b8 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801343e:	69fb      	ldr	r3, [r7, #28]
 8013440:	685b      	ldr	r3, [r3, #4]
 8013442:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8013444:	68fb      	ldr	r3, [r7, #12]
 8013446:	8a5b      	ldrh	r3, [r3, #18]
 8013448:	4618      	mov	r0, r3
 801344a:	f7f8 fd9b 	bl	800bf84 <lwip_htons>
 801344e:	4603      	mov	r3, r0
 8013450:	461a      	mov	r2, r3
 8013452:	697b      	ldr	r3, [r7, #20]
 8013454:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8013456:	887b      	ldrh	r3, [r7, #2]
 8013458:	4618      	mov	r0, r3
 801345a:	f7f8 fd93 	bl	800bf84 <lwip_htons>
 801345e:	4603      	mov	r3, r0
 8013460:	461a      	mov	r2, r3
 8013462:	697b      	ldr	r3, [r7, #20]
 8013464:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8013466:	697b      	ldr	r3, [r7, #20]
 8013468:	2200      	movs	r2, #0
 801346a:	719a      	strb	r2, [r3, #6]
 801346c:	2200      	movs	r2, #0
 801346e:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8013470:	69fb      	ldr	r3, [r7, #28]
 8013472:	891b      	ldrh	r3, [r3, #8]
 8013474:	4618      	mov	r0, r3
 8013476:	f7f8 fd85 	bl	800bf84 <lwip_htons>
 801347a:	4603      	mov	r3, r0
 801347c:	461a      	mov	r2, r3
 801347e:	697b      	ldr	r3, [r7, #20]
 8013480:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8013482:	2311      	movs	r3, #17
 8013484:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	7adb      	ldrb	r3, [r3, #11]
 801348a:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801348c:	68fb      	ldr	r3, [r7, #12]
 801348e:	7a9b      	ldrb	r3, [r3, #10]
 8013490:	7cb9      	ldrb	r1, [r7, #18]
 8013492:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013494:	9202      	str	r2, [sp, #8]
 8013496:	7cfa      	ldrb	r2, [r7, #19]
 8013498:	9201      	str	r2, [sp, #4]
 801349a:	9300      	str	r3, [sp, #0]
 801349c:	460b      	mov	r3, r1
 801349e:	687a      	ldr	r2, [r7, #4]
 80134a0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80134a2:	69f8      	ldr	r0, [r7, #28]
 80134a4:	f003 fafc 	bl	8016aa0 <ip4_output_if_src>
 80134a8:	4603      	mov	r3, r0
 80134aa:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 80134ac:	69fa      	ldr	r2, [r7, #28]
 80134ae:	68bb      	ldr	r3, [r7, #8]
 80134b0:	429a      	cmp	r2, r3
 80134b2:	d004      	beq.n	80134be <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 80134b4:	69f8      	ldr	r0, [r7, #28]
 80134b6:	f7fa f801 	bl	800d4bc <pbuf_free>
    q = NULL;
 80134ba:	2300      	movs	r3, #0
 80134bc:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 80134be:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 80134c2:	4618      	mov	r0, r3
 80134c4:	3720      	adds	r7, #32
 80134c6:	46bd      	mov	sp, r7
 80134c8:	bd80      	pop	{r7, pc}
 80134ca:	bf00      	nop
 80134cc:	0801fa48 	.word	0x0801fa48
 80134d0:	0801fc34 	.word	0x0801fc34
 80134d4:	0801fa9c 	.word	0x0801fa9c
 80134d8:	0801fc54 	.word	0x0801fc54
 80134dc:	0801fc74 	.word	0x0801fc74
 80134e0:	0801fc98 	.word	0x0801fc98
 80134e4:	0801fcbc 	.word	0x0801fcbc
 80134e8:	0801fce0 	.word	0x0801fce0

080134ec <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80134ec:	b580      	push	{r7, lr}
 80134ee:	b086      	sub	sp, #24
 80134f0:	af00      	add	r7, sp, #0
 80134f2:	60f8      	str	r0, [r7, #12]
 80134f4:	60b9      	str	r1, [r7, #8]
 80134f6:	4613      	mov	r3, r2
 80134f8:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80134fa:	68bb      	ldr	r3, [r7, #8]
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d101      	bne.n	8013504 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8013500:	4b39      	ldr	r3, [pc, #228]	; (80135e8 <udp_bind+0xfc>)
 8013502:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8013504:	68fb      	ldr	r3, [r7, #12]
 8013506:	2b00      	cmp	r3, #0
 8013508:	d109      	bne.n	801351e <udp_bind+0x32>
 801350a:	4b38      	ldr	r3, [pc, #224]	; (80135ec <udp_bind+0x100>)
 801350c:	f240 32b7 	movw	r2, #951	; 0x3b7
 8013510:	4937      	ldr	r1, [pc, #220]	; (80135f0 <udp_bind+0x104>)
 8013512:	4838      	ldr	r0, [pc, #224]	; (80135f4 <udp_bind+0x108>)
 8013514:	f005 f850 	bl	80185b8 <iprintf>
 8013518:	f06f 030f 	mvn.w	r3, #15
 801351c:	e060      	b.n	80135e0 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801351e:	2300      	movs	r3, #0
 8013520:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013522:	4b35      	ldr	r3, [pc, #212]	; (80135f8 <udp_bind+0x10c>)
 8013524:	681b      	ldr	r3, [r3, #0]
 8013526:	617b      	str	r3, [r7, #20]
 8013528:	e009      	b.n	801353e <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801352a:	68fa      	ldr	r2, [r7, #12]
 801352c:	697b      	ldr	r3, [r7, #20]
 801352e:	429a      	cmp	r2, r3
 8013530:	d102      	bne.n	8013538 <udp_bind+0x4c>
      rebind = 1;
 8013532:	2301      	movs	r3, #1
 8013534:	74fb      	strb	r3, [r7, #19]
      break;
 8013536:	e005      	b.n	8013544 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013538:	697b      	ldr	r3, [r7, #20]
 801353a:	68db      	ldr	r3, [r3, #12]
 801353c:	617b      	str	r3, [r7, #20]
 801353e:	697b      	ldr	r3, [r7, #20]
 8013540:	2b00      	cmp	r3, #0
 8013542:	d1f2      	bne.n	801352a <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8013544:	88fb      	ldrh	r3, [r7, #6]
 8013546:	2b00      	cmp	r3, #0
 8013548:	d109      	bne.n	801355e <udp_bind+0x72>
    port = udp_new_port();
 801354a:	f7ff fcc5 	bl	8012ed8 <udp_new_port>
 801354e:	4603      	mov	r3, r0
 8013550:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8013552:	88fb      	ldrh	r3, [r7, #6]
 8013554:	2b00      	cmp	r3, #0
 8013556:	d12c      	bne.n	80135b2 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8013558:	f06f 0307 	mvn.w	r3, #7
 801355c:	e040      	b.n	80135e0 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801355e:	4b26      	ldr	r3, [pc, #152]	; (80135f8 <udp_bind+0x10c>)
 8013560:	681b      	ldr	r3, [r3, #0]
 8013562:	617b      	str	r3, [r7, #20]
 8013564:	e022      	b.n	80135ac <udp_bind+0xc0>
      if (pcb != ipcb) {
 8013566:	68fa      	ldr	r2, [r7, #12]
 8013568:	697b      	ldr	r3, [r7, #20]
 801356a:	429a      	cmp	r2, r3
 801356c:	d01b      	beq.n	80135a6 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801356e:	697b      	ldr	r3, [r7, #20]
 8013570:	8a5b      	ldrh	r3, [r3, #18]
 8013572:	88fa      	ldrh	r2, [r7, #6]
 8013574:	429a      	cmp	r2, r3
 8013576:	d116      	bne.n	80135a6 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8013578:	697b      	ldr	r3, [r7, #20]
 801357a:	681a      	ldr	r2, [r3, #0]
 801357c:	68bb      	ldr	r3, [r7, #8]
 801357e:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8013580:	429a      	cmp	r2, r3
 8013582:	d00d      	beq.n	80135a0 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8013584:	68bb      	ldr	r3, [r7, #8]
 8013586:	2b00      	cmp	r3, #0
 8013588:	d00a      	beq.n	80135a0 <udp_bind+0xb4>
 801358a:	68bb      	ldr	r3, [r7, #8]
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	2b00      	cmp	r3, #0
 8013590:	d006      	beq.n	80135a0 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8013592:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8013594:	2b00      	cmp	r3, #0
 8013596:	d003      	beq.n	80135a0 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8013598:	697b      	ldr	r3, [r7, #20]
 801359a:	681b      	ldr	r3, [r3, #0]
 801359c:	2b00      	cmp	r3, #0
 801359e:	d102      	bne.n	80135a6 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 80135a0:	f06f 0307 	mvn.w	r3, #7
 80135a4:	e01c      	b.n	80135e0 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80135a6:	697b      	ldr	r3, [r7, #20]
 80135a8:	68db      	ldr	r3, [r3, #12]
 80135aa:	617b      	str	r3, [r7, #20]
 80135ac:	697b      	ldr	r3, [r7, #20]
 80135ae:	2b00      	cmp	r3, #0
 80135b0:	d1d9      	bne.n	8013566 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 80135b2:	68bb      	ldr	r3, [r7, #8]
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	d002      	beq.n	80135be <udp_bind+0xd2>
 80135b8:	68bb      	ldr	r3, [r7, #8]
 80135ba:	681b      	ldr	r3, [r3, #0]
 80135bc:	e000      	b.n	80135c0 <udp_bind+0xd4>
 80135be:	2300      	movs	r3, #0
 80135c0:	68fa      	ldr	r2, [r7, #12]
 80135c2:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 80135c4:	68fb      	ldr	r3, [r7, #12]
 80135c6:	88fa      	ldrh	r2, [r7, #6]
 80135c8:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 80135ca:	7cfb      	ldrb	r3, [r7, #19]
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	d106      	bne.n	80135de <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 80135d0:	4b09      	ldr	r3, [pc, #36]	; (80135f8 <udp_bind+0x10c>)
 80135d2:	681a      	ldr	r2, [r3, #0]
 80135d4:	68fb      	ldr	r3, [r7, #12]
 80135d6:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 80135d8:	4a07      	ldr	r2, [pc, #28]	; (80135f8 <udp_bind+0x10c>)
 80135da:	68fb      	ldr	r3, [r7, #12]
 80135dc:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 80135de:	2300      	movs	r3, #0
}
 80135e0:	4618      	mov	r0, r3
 80135e2:	3718      	adds	r7, #24
 80135e4:	46bd      	mov	sp, r7
 80135e6:	bd80      	pop	{r7, pc}
 80135e8:	08020918 	.word	0x08020918
 80135ec:	0801fa48 	.word	0x0801fa48
 80135f0:	0801fd10 	.word	0x0801fd10
 80135f4:	0801fa9c 	.word	0x0801fa9c
 80135f8:	20006ee0 	.word	0x20006ee0

080135fc <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80135fc:	b580      	push	{r7, lr}
 80135fe:	b086      	sub	sp, #24
 8013600:	af00      	add	r7, sp, #0
 8013602:	60f8      	str	r0, [r7, #12]
 8013604:	60b9      	str	r1, [r7, #8]
 8013606:	4613      	mov	r3, r2
 8013608:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801360a:	68fb      	ldr	r3, [r7, #12]
 801360c:	2b00      	cmp	r3, #0
 801360e:	d109      	bne.n	8013624 <udp_connect+0x28>
 8013610:	4b2c      	ldr	r3, [pc, #176]	; (80136c4 <udp_connect+0xc8>)
 8013612:	f240 4235 	movw	r2, #1077	; 0x435
 8013616:	492c      	ldr	r1, [pc, #176]	; (80136c8 <udp_connect+0xcc>)
 8013618:	482c      	ldr	r0, [pc, #176]	; (80136cc <udp_connect+0xd0>)
 801361a:	f004 ffcd 	bl	80185b8 <iprintf>
 801361e:	f06f 030f 	mvn.w	r3, #15
 8013622:	e04b      	b.n	80136bc <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8013624:	68bb      	ldr	r3, [r7, #8]
 8013626:	2b00      	cmp	r3, #0
 8013628:	d109      	bne.n	801363e <udp_connect+0x42>
 801362a:	4b26      	ldr	r3, [pc, #152]	; (80136c4 <udp_connect+0xc8>)
 801362c:	f240 4236 	movw	r2, #1078	; 0x436
 8013630:	4927      	ldr	r1, [pc, #156]	; (80136d0 <udp_connect+0xd4>)
 8013632:	4826      	ldr	r0, [pc, #152]	; (80136cc <udp_connect+0xd0>)
 8013634:	f004 ffc0 	bl	80185b8 <iprintf>
 8013638:	f06f 030f 	mvn.w	r3, #15
 801363c:	e03e      	b.n	80136bc <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 801363e:	68fb      	ldr	r3, [r7, #12]
 8013640:	8a5b      	ldrh	r3, [r3, #18]
 8013642:	2b00      	cmp	r3, #0
 8013644:	d10f      	bne.n	8013666 <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8013646:	68f9      	ldr	r1, [r7, #12]
 8013648:	68fb      	ldr	r3, [r7, #12]
 801364a:	8a5b      	ldrh	r3, [r3, #18]
 801364c:	461a      	mov	r2, r3
 801364e:	68f8      	ldr	r0, [r7, #12]
 8013650:	f7ff ff4c 	bl	80134ec <udp_bind>
 8013654:	4603      	mov	r3, r0
 8013656:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8013658:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801365c:	2b00      	cmp	r3, #0
 801365e:	d002      	beq.n	8013666 <udp_connect+0x6a>
      return err;
 8013660:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013664:	e02a      	b.n	80136bc <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8013666:	68bb      	ldr	r3, [r7, #8]
 8013668:	2b00      	cmp	r3, #0
 801366a:	d002      	beq.n	8013672 <udp_connect+0x76>
 801366c:	68bb      	ldr	r3, [r7, #8]
 801366e:	681b      	ldr	r3, [r3, #0]
 8013670:	e000      	b.n	8013674 <udp_connect+0x78>
 8013672:	2300      	movs	r3, #0
 8013674:	68fa      	ldr	r2, [r7, #12]
 8013676:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 8013678:	68fb      	ldr	r3, [r7, #12]
 801367a:	88fa      	ldrh	r2, [r7, #6]
 801367c:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801367e:	68fb      	ldr	r3, [r7, #12]
 8013680:	7c1b      	ldrb	r3, [r3, #16]
 8013682:	f043 0304 	orr.w	r3, r3, #4
 8013686:	b2da      	uxtb	r2, r3
 8013688:	68fb      	ldr	r3, [r7, #12]
 801368a:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801368c:	4b11      	ldr	r3, [pc, #68]	; (80136d4 <udp_connect+0xd8>)
 801368e:	681b      	ldr	r3, [r3, #0]
 8013690:	617b      	str	r3, [r7, #20]
 8013692:	e008      	b.n	80136a6 <udp_connect+0xaa>
    if (pcb == ipcb) {
 8013694:	68fa      	ldr	r2, [r7, #12]
 8013696:	697b      	ldr	r3, [r7, #20]
 8013698:	429a      	cmp	r2, r3
 801369a:	d101      	bne.n	80136a0 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 801369c:	2300      	movs	r3, #0
 801369e:	e00d      	b.n	80136bc <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80136a0:	697b      	ldr	r3, [r7, #20]
 80136a2:	68db      	ldr	r3, [r3, #12]
 80136a4:	617b      	str	r3, [r7, #20]
 80136a6:	697b      	ldr	r3, [r7, #20]
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d1f3      	bne.n	8013694 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 80136ac:	4b09      	ldr	r3, [pc, #36]	; (80136d4 <udp_connect+0xd8>)
 80136ae:	681a      	ldr	r2, [r3, #0]
 80136b0:	68fb      	ldr	r3, [r7, #12]
 80136b2:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 80136b4:	4a07      	ldr	r2, [pc, #28]	; (80136d4 <udp_connect+0xd8>)
 80136b6:	68fb      	ldr	r3, [r7, #12]
 80136b8:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 80136ba:	2300      	movs	r3, #0
}
 80136bc:	4618      	mov	r0, r3
 80136be:	3718      	adds	r7, #24
 80136c0:	46bd      	mov	sp, r7
 80136c2:	bd80      	pop	{r7, pc}
 80136c4:	0801fa48 	.word	0x0801fa48
 80136c8:	0801fd28 	.word	0x0801fd28
 80136cc:	0801fa9c 	.word	0x0801fa9c
 80136d0:	0801fd44 	.word	0x0801fd44
 80136d4:	20006ee0 	.word	0x20006ee0

080136d8 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 80136d8:	b580      	push	{r7, lr}
 80136da:	b084      	sub	sp, #16
 80136dc:	af00      	add	r7, sp, #0
 80136de:	60f8      	str	r0, [r7, #12]
 80136e0:	60b9      	str	r1, [r7, #8]
 80136e2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 80136e4:	68fb      	ldr	r3, [r7, #12]
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	d107      	bne.n	80136fa <udp_recv+0x22>
 80136ea:	4b08      	ldr	r3, [pc, #32]	; (801370c <udp_recv+0x34>)
 80136ec:	f240 428a 	movw	r2, #1162	; 0x48a
 80136f0:	4907      	ldr	r1, [pc, #28]	; (8013710 <udp_recv+0x38>)
 80136f2:	4808      	ldr	r0, [pc, #32]	; (8013714 <udp_recv+0x3c>)
 80136f4:	f004 ff60 	bl	80185b8 <iprintf>
 80136f8:	e005      	b.n	8013706 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 80136fa:	68fb      	ldr	r3, [r7, #12]
 80136fc:	68ba      	ldr	r2, [r7, #8]
 80136fe:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8013700:	68fb      	ldr	r3, [r7, #12]
 8013702:	687a      	ldr	r2, [r7, #4]
 8013704:	61da      	str	r2, [r3, #28]
}
 8013706:	3710      	adds	r7, #16
 8013708:	46bd      	mov	sp, r7
 801370a:	bd80      	pop	{r7, pc}
 801370c:	0801fa48 	.word	0x0801fa48
 8013710:	0801fd7c 	.word	0x0801fd7c
 8013714:	0801fa9c 	.word	0x0801fa9c

08013718 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8013718:	b580      	push	{r7, lr}
 801371a:	b084      	sub	sp, #16
 801371c:	af00      	add	r7, sp, #0
 801371e:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	2b00      	cmp	r3, #0
 8013724:	d107      	bne.n	8013736 <udp_remove+0x1e>
 8013726:	4b19      	ldr	r3, [pc, #100]	; (801378c <udp_remove+0x74>)
 8013728:	f240 42a1 	movw	r2, #1185	; 0x4a1
 801372c:	4918      	ldr	r1, [pc, #96]	; (8013790 <udp_remove+0x78>)
 801372e:	4819      	ldr	r0, [pc, #100]	; (8013794 <udp_remove+0x7c>)
 8013730:	f004 ff42 	bl	80185b8 <iprintf>
 8013734:	e026      	b.n	8013784 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8013736:	4b18      	ldr	r3, [pc, #96]	; (8013798 <udp_remove+0x80>)
 8013738:	681b      	ldr	r3, [r3, #0]
 801373a:	687a      	ldr	r2, [r7, #4]
 801373c:	429a      	cmp	r2, r3
 801373e:	d105      	bne.n	801374c <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8013740:	4b15      	ldr	r3, [pc, #84]	; (8013798 <udp_remove+0x80>)
 8013742:	681b      	ldr	r3, [r3, #0]
 8013744:	68db      	ldr	r3, [r3, #12]
 8013746:	4a14      	ldr	r2, [pc, #80]	; (8013798 <udp_remove+0x80>)
 8013748:	6013      	str	r3, [r2, #0]
 801374a:	e017      	b.n	801377c <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801374c:	4b12      	ldr	r3, [pc, #72]	; (8013798 <udp_remove+0x80>)
 801374e:	681b      	ldr	r3, [r3, #0]
 8013750:	60fb      	str	r3, [r7, #12]
 8013752:	e010      	b.n	8013776 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8013754:	68fb      	ldr	r3, [r7, #12]
 8013756:	68db      	ldr	r3, [r3, #12]
 8013758:	2b00      	cmp	r3, #0
 801375a:	d009      	beq.n	8013770 <udp_remove+0x58>
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	68db      	ldr	r3, [r3, #12]
 8013760:	687a      	ldr	r2, [r7, #4]
 8013762:	429a      	cmp	r2, r3
 8013764:	d104      	bne.n	8013770 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	68da      	ldr	r2, [r3, #12]
 801376a:	68fb      	ldr	r3, [r7, #12]
 801376c:	60da      	str	r2, [r3, #12]
        break;
 801376e:	e005      	b.n	801377c <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8013770:	68fb      	ldr	r3, [r7, #12]
 8013772:	68db      	ldr	r3, [r3, #12]
 8013774:	60fb      	str	r3, [r7, #12]
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	2b00      	cmp	r3, #0
 801377a:	d1eb      	bne.n	8013754 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801377c:	6879      	ldr	r1, [r7, #4]
 801377e:	2000      	movs	r0, #0
 8013780:	f7f9 f8a2 	bl	800c8c8 <memp_free>
}
 8013784:	3710      	adds	r7, #16
 8013786:	46bd      	mov	sp, r7
 8013788:	bd80      	pop	{r7, pc}
 801378a:	bf00      	nop
 801378c:	0801fa48 	.word	0x0801fa48
 8013790:	0801fd94 	.word	0x0801fd94
 8013794:	0801fa9c 	.word	0x0801fa9c
 8013798:	20006ee0 	.word	0x20006ee0

0801379c <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801379c:	b580      	push	{r7, lr}
 801379e:	b082      	sub	sp, #8
 80137a0:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80137a2:	2000      	movs	r0, #0
 80137a4:	f7f9 f844 	bl	800c830 <memp_malloc>
 80137a8:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 80137aa:	687b      	ldr	r3, [r7, #4]
 80137ac:	2b00      	cmp	r3, #0
 80137ae:	d007      	beq.n	80137c0 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 80137b0:	2220      	movs	r2, #32
 80137b2:	2100      	movs	r1, #0
 80137b4:	6878      	ldr	r0, [r7, #4]
 80137b6:	f004 f9e3 	bl	8017b80 <memset>
    pcb->ttl = UDP_TTL;
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	22ff      	movs	r2, #255	; 0xff
 80137be:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 80137c0:	687b      	ldr	r3, [r7, #4]
}
 80137c2:	4618      	mov	r0, r3
 80137c4:	3708      	adds	r7, #8
 80137c6:	46bd      	mov	sp, r7
 80137c8:	bd80      	pop	{r7, pc}
	...

080137cc <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80137cc:	b480      	push	{r7}
 80137ce:	b085      	sub	sp, #20
 80137d0:	af00      	add	r7, sp, #0
 80137d2:	6078      	str	r0, [r7, #4]
 80137d4:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d01e      	beq.n	801381a <udp_netif_ip_addr_changed+0x4e>
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	681b      	ldr	r3, [r3, #0]
 80137e0:	2b00      	cmp	r3, #0
 80137e2:	d01a      	beq.n	801381a <udp_netif_ip_addr_changed+0x4e>
 80137e4:	683b      	ldr	r3, [r7, #0]
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d017      	beq.n	801381a <udp_netif_ip_addr_changed+0x4e>
 80137ea:	683b      	ldr	r3, [r7, #0]
 80137ec:	681b      	ldr	r3, [r3, #0]
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	d013      	beq.n	801381a <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80137f2:	4b0d      	ldr	r3, [pc, #52]	; (8013828 <udp_netif_ip_addr_changed+0x5c>)
 80137f4:	681b      	ldr	r3, [r3, #0]
 80137f6:	60fb      	str	r3, [r7, #12]
 80137f8:	e00c      	b.n	8013814 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	681a      	ldr	r2, [r3, #0]
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	681b      	ldr	r3, [r3, #0]
 8013802:	429a      	cmp	r2, r3
 8013804:	d103      	bne.n	801380e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8013806:	683b      	ldr	r3, [r7, #0]
 8013808:	681a      	ldr	r2, [r3, #0]
 801380a:	68fb      	ldr	r3, [r7, #12]
 801380c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801380e:	68fb      	ldr	r3, [r7, #12]
 8013810:	68db      	ldr	r3, [r3, #12]
 8013812:	60fb      	str	r3, [r7, #12]
 8013814:	68fb      	ldr	r3, [r7, #12]
 8013816:	2b00      	cmp	r3, #0
 8013818:	d1ef      	bne.n	80137fa <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801381a:	bf00      	nop
 801381c:	3714      	adds	r7, #20
 801381e:	46bd      	mov	sp, r7
 8013820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013824:	4770      	bx	lr
 8013826:	bf00      	nop
 8013828:	20006ee0 	.word	0x20006ee0

0801382c <dhcp_inc_pcb_refcount>:
static void dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out);

/** Ensure DHCP PCB is allocated and bound */
static err_t
dhcp_inc_pcb_refcount(void)
{
 801382c:	b580      	push	{r7, lr}
 801382e:	af00      	add	r7, sp, #0
  if (dhcp_pcb_refcount == 0) {
 8013830:	4b20      	ldr	r3, [pc, #128]	; (80138b4 <dhcp_inc_pcb_refcount+0x88>)
 8013832:	781b      	ldrb	r3, [r3, #0]
 8013834:	2b00      	cmp	r3, #0
 8013836:	d133      	bne.n	80138a0 <dhcp_inc_pcb_refcount+0x74>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 8013838:	4b1f      	ldr	r3, [pc, #124]	; (80138b8 <dhcp_inc_pcb_refcount+0x8c>)
 801383a:	681b      	ldr	r3, [r3, #0]
 801383c:	2b00      	cmp	r3, #0
 801383e:	d005      	beq.n	801384c <dhcp_inc_pcb_refcount+0x20>
 8013840:	4b1e      	ldr	r3, [pc, #120]	; (80138bc <dhcp_inc_pcb_refcount+0x90>)
 8013842:	22e5      	movs	r2, #229	; 0xe5
 8013844:	491e      	ldr	r1, [pc, #120]	; (80138c0 <dhcp_inc_pcb_refcount+0x94>)
 8013846:	481f      	ldr	r0, [pc, #124]	; (80138c4 <dhcp_inc_pcb_refcount+0x98>)
 8013848:	f004 feb6 	bl	80185b8 <iprintf>

    /* allocate UDP PCB */
    dhcp_pcb = udp_new();
 801384c:	f7ff ffa6 	bl	801379c <udp_new>
 8013850:	4603      	mov	r3, r0
 8013852:	4a19      	ldr	r2, [pc, #100]	; (80138b8 <dhcp_inc_pcb_refcount+0x8c>)
 8013854:	6013      	str	r3, [r2, #0]

    if (dhcp_pcb == NULL) {
 8013856:	4b18      	ldr	r3, [pc, #96]	; (80138b8 <dhcp_inc_pcb_refcount+0x8c>)
 8013858:	681b      	ldr	r3, [r3, #0]
 801385a:	2b00      	cmp	r3, #0
 801385c:	d102      	bne.n	8013864 <dhcp_inc_pcb_refcount+0x38>
      return ERR_MEM;
 801385e:	f04f 33ff 	mov.w	r3, #4294967295
 8013862:	e024      	b.n	80138ae <dhcp_inc_pcb_refcount+0x82>
    }

    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 8013864:	4b14      	ldr	r3, [pc, #80]	; (80138b8 <dhcp_inc_pcb_refcount+0x8c>)
 8013866:	681b      	ldr	r3, [r3, #0]
 8013868:	7a5a      	ldrb	r2, [r3, #9]
 801386a:	4b13      	ldr	r3, [pc, #76]	; (80138b8 <dhcp_inc_pcb_refcount+0x8c>)
 801386c:	681b      	ldr	r3, [r3, #0]
 801386e:	f042 0220 	orr.w	r2, r2, #32
 8013872:	b2d2      	uxtb	r2, r2
 8013874:	725a      	strb	r2, [r3, #9]

    /* set up local and remote port for the pcb -> listen on all interfaces on all src/dest IPs */
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 8013876:	4b10      	ldr	r3, [pc, #64]	; (80138b8 <dhcp_inc_pcb_refcount+0x8c>)
 8013878:	681b      	ldr	r3, [r3, #0]
 801387a:	2244      	movs	r2, #68	; 0x44
 801387c:	4912      	ldr	r1, [pc, #72]	; (80138c8 <dhcp_inc_pcb_refcount+0x9c>)
 801387e:	4618      	mov	r0, r3
 8013880:	f7ff fe34 	bl	80134ec <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 8013884:	4b0c      	ldr	r3, [pc, #48]	; (80138b8 <dhcp_inc_pcb_refcount+0x8c>)
 8013886:	681b      	ldr	r3, [r3, #0]
 8013888:	2243      	movs	r2, #67	; 0x43
 801388a:	490f      	ldr	r1, [pc, #60]	; (80138c8 <dhcp_inc_pcb_refcount+0x9c>)
 801388c:	4618      	mov	r0, r3
 801388e:	f7ff feb5 	bl	80135fc <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 8013892:	4b09      	ldr	r3, [pc, #36]	; (80138b8 <dhcp_inc_pcb_refcount+0x8c>)
 8013894:	681b      	ldr	r3, [r3, #0]
 8013896:	2200      	movs	r2, #0
 8013898:	490c      	ldr	r1, [pc, #48]	; (80138cc <dhcp_inc_pcb_refcount+0xa0>)
 801389a:	4618      	mov	r0, r3
 801389c:	f7ff ff1c 	bl	80136d8 <udp_recv>
  }

  dhcp_pcb_refcount++;
 80138a0:	4b04      	ldr	r3, [pc, #16]	; (80138b4 <dhcp_inc_pcb_refcount+0x88>)
 80138a2:	781b      	ldrb	r3, [r3, #0]
 80138a4:	3301      	adds	r3, #1
 80138a6:	b2da      	uxtb	r2, r3
 80138a8:	4b02      	ldr	r3, [pc, #8]	; (80138b4 <dhcp_inc_pcb_refcount+0x88>)
 80138aa:	701a      	strb	r2, [r3, #0]

  return ERR_OK;
 80138ac:	2300      	movs	r3, #0
}
 80138ae:	4618      	mov	r0, r3
 80138b0:	bd80      	pop	{r7, pc}
 80138b2:	bf00      	nop
 80138b4:	200004dc 	.word	0x200004dc
 80138b8:	200004d8 	.word	0x200004d8
 80138bc:	0801fdac 	.word	0x0801fdac
 80138c0:	0801fde4 	.word	0x0801fde4
 80138c4:	0801fe0c 	.word	0x0801fe0c
 80138c8:	08020918 	.word	0x08020918
 80138cc:	080150e9 	.word	0x080150e9

080138d0 <dhcp_dec_pcb_refcount>:

/** Free DHCP PCB if the last netif stops using it */
static void
dhcp_dec_pcb_refcount(void)
{
 80138d0:	b580      	push	{r7, lr}
 80138d2:	af00      	add	r7, sp, #0
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 80138d4:	4b0e      	ldr	r3, [pc, #56]	; (8013910 <dhcp_dec_pcb_refcount+0x40>)
 80138d6:	781b      	ldrb	r3, [r3, #0]
 80138d8:	2b00      	cmp	r3, #0
 80138da:	d105      	bne.n	80138e8 <dhcp_dec_pcb_refcount+0x18>
 80138dc:	4b0d      	ldr	r3, [pc, #52]	; (8013914 <dhcp_dec_pcb_refcount+0x44>)
 80138de:	22ff      	movs	r2, #255	; 0xff
 80138e0:	490d      	ldr	r1, [pc, #52]	; (8013918 <dhcp_dec_pcb_refcount+0x48>)
 80138e2:	480e      	ldr	r0, [pc, #56]	; (801391c <dhcp_dec_pcb_refcount+0x4c>)
 80138e4:	f004 fe68 	bl	80185b8 <iprintf>
  dhcp_pcb_refcount--;
 80138e8:	4b09      	ldr	r3, [pc, #36]	; (8013910 <dhcp_dec_pcb_refcount+0x40>)
 80138ea:	781b      	ldrb	r3, [r3, #0]
 80138ec:	3b01      	subs	r3, #1
 80138ee:	b2da      	uxtb	r2, r3
 80138f0:	4b07      	ldr	r3, [pc, #28]	; (8013910 <dhcp_dec_pcb_refcount+0x40>)
 80138f2:	701a      	strb	r2, [r3, #0]

  if (dhcp_pcb_refcount == 0) {
 80138f4:	4b06      	ldr	r3, [pc, #24]	; (8013910 <dhcp_dec_pcb_refcount+0x40>)
 80138f6:	781b      	ldrb	r3, [r3, #0]
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d107      	bne.n	801390c <dhcp_dec_pcb_refcount+0x3c>
    udp_remove(dhcp_pcb);
 80138fc:	4b08      	ldr	r3, [pc, #32]	; (8013920 <dhcp_dec_pcb_refcount+0x50>)
 80138fe:	681b      	ldr	r3, [r3, #0]
 8013900:	4618      	mov	r0, r3
 8013902:	f7ff ff09 	bl	8013718 <udp_remove>
    dhcp_pcb = NULL;
 8013906:	4b06      	ldr	r3, [pc, #24]	; (8013920 <dhcp_dec_pcb_refcount+0x50>)
 8013908:	2200      	movs	r2, #0
 801390a:	601a      	str	r2, [r3, #0]
  }
}
 801390c:	bf00      	nop
 801390e:	bd80      	pop	{r7, pc}
 8013910:	200004dc 	.word	0x200004dc
 8013914:	0801fdac 	.word	0x0801fdac
 8013918:	0801fe34 	.word	0x0801fe34
 801391c:	0801fe0c 	.word	0x0801fe0c
 8013920:	200004d8 	.word	0x200004d8

08013924 <dhcp_handle_nak>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_nak(struct netif *netif)
{
 8013924:	b580      	push	{r7, lr}
 8013926:	b084      	sub	sp, #16
 8013928:	af00      	add	r7, sp, #0
 801392a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013930:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_nak(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* Change to a defined state - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 8013932:	210c      	movs	r1, #12
 8013934:	68f8      	ldr	r0, [r7, #12]
 8013936:	f001 f819 	bl	801496c <dhcp_set_state>
  /* remove IP address from interface (must no longer be used, as per RFC2131) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801393a:	4b06      	ldr	r3, [pc, #24]	; (8013954 <dhcp_handle_nak+0x30>)
 801393c:	4a05      	ldr	r2, [pc, #20]	; (8013954 <dhcp_handle_nak+0x30>)
 801393e:	4905      	ldr	r1, [pc, #20]	; (8013954 <dhcp_handle_nak+0x30>)
 8013940:	6878      	ldr	r0, [r7, #4]
 8013942:	f7f9 f963 	bl	800cc0c <netif_set_addr>
  /* We can immediately restart discovery */
  dhcp_discover(netif);
 8013946:	6878      	ldr	r0, [r7, #4]
 8013948:	f000 fc0c 	bl	8014164 <dhcp_discover>
}
 801394c:	bf00      	nop
 801394e:	3710      	adds	r7, #16
 8013950:	46bd      	mov	sp, r7
 8013952:	bd80      	pop	{r7, pc}
 8013954:	08020918 	.word	0x08020918

08013958 <dhcp_check>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_check(struct netif *netif)
{
 8013958:	b580      	push	{r7, lr}
 801395a:	b084      	sub	sp, #16
 801395c:	af00      	add	r7, sp, #0
 801395e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8013960:	687b      	ldr	r3, [r7, #4]
 8013962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013964:	60fb      	str	r3, [r7, #12]
  err_t result;
  u16_t msecs;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_check(netif=%p) %c%c\n", (void *)netif, (s16_t)netif->name[0],
              (s16_t)netif->name[1]));
  dhcp_set_state(dhcp, DHCP_STATE_CHECKING);
 8013966:	2108      	movs	r1, #8
 8013968:	68f8      	ldr	r0, [r7, #12]
 801396a:	f000 ffff 	bl	801496c <dhcp_set_state>
  /* create an ARP query for the offered IP address, expecting that no host
     responds, as the IP address should not be in use. */
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 801396e:	68fb      	ldr	r3, [r7, #12]
 8013970:	331c      	adds	r3, #28
 8013972:	2200      	movs	r2, #0
 8013974:	4619      	mov	r1, r3
 8013976:	6878      	ldr	r0, [r7, #4]
 8013978:	f002 fb00 	bl	8015f7c <etharp_query>
 801397c:	4603      	mov	r3, r0
 801397e:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_check: could not perform ARP query\n"));
  }
  if (dhcp->tries < 255) {
 8013980:	68fb      	ldr	r3, [r7, #12]
 8013982:	799b      	ldrb	r3, [r3, #6]
 8013984:	2bff      	cmp	r3, #255	; 0xff
 8013986:	d005      	beq.n	8013994 <dhcp_check+0x3c>
    dhcp->tries++;
 8013988:	68fb      	ldr	r3, [r7, #12]
 801398a:	799b      	ldrb	r3, [r3, #6]
 801398c:	3301      	adds	r3, #1
 801398e:	b2da      	uxtb	r2, r3
 8013990:	68fb      	ldr	r3, [r7, #12]
 8013992:	719a      	strb	r2, [r3, #6]
  }
  msecs = 500;
 8013994:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8013998:	813b      	strh	r3, [r7, #8]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801399a:	893b      	ldrh	r3, [r7, #8]
 801399c:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 80139a0:	4a06      	ldr	r2, [pc, #24]	; (80139bc <dhcp_check+0x64>)
 80139a2:	fb82 1203 	smull	r1, r2, r2, r3
 80139a6:	1152      	asrs	r2, r2, #5
 80139a8:	17db      	asrs	r3, r3, #31
 80139aa:	1ad3      	subs	r3, r2, r3
 80139ac:	b29a      	uxth	r2, r3
 80139ae:	68fb      	ldr	r3, [r7, #12]
 80139b0:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_check(): set request timeout %"U16_F" msecs\n", msecs));
}
 80139b2:	bf00      	nop
 80139b4:	3710      	adds	r7, #16
 80139b6:	46bd      	mov	sp, r7
 80139b8:	bd80      	pop	{r7, pc}
 80139ba:	bf00      	nop
 80139bc:	10624dd3 	.word	0x10624dd3

080139c0 <dhcp_handle_offer>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_offer(struct netif *netif, struct dhcp_msg *msg_in)
{
 80139c0:	b580      	push	{r7, lr}
 80139c2:	b084      	sub	sp, #16
 80139c4:	af00      	add	r7, sp, #0
 80139c6:	6078      	str	r0, [r7, #4]
 80139c8:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80139ce:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_offer(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* obtain the server address */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 80139d0:	4b0c      	ldr	r3, [pc, #48]	; (8013a04 <dhcp_handle_offer+0x44>)
 80139d2:	789b      	ldrb	r3, [r3, #2]
 80139d4:	2b00      	cmp	r3, #0
 80139d6:	d011      	beq.n	80139fc <dhcp_handle_offer+0x3c>
    dhcp->request_timeout = 0; /* stop timer */
 80139d8:	68fb      	ldr	r3, [r7, #12]
 80139da:	2200      	movs	r2, #0
 80139dc:	811a      	strh	r2, [r3, #8]

    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 80139de:	4b0a      	ldr	r3, [pc, #40]	; (8013a08 <dhcp_handle_offer+0x48>)
 80139e0:	689b      	ldr	r3, [r3, #8]
 80139e2:	4618      	mov	r0, r3
 80139e4:	f7f8 fae3 	bl	800bfae <lwip_htonl>
 80139e8:	4602      	mov	r2, r0
 80139ea:	68fb      	ldr	r3, [r7, #12]
 80139ec:	619a      	str	r2, [r3, #24]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): server 0x%08"X32_F"\n",
                ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
    /* remember offered address */
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 80139ee:	683b      	ldr	r3, [r7, #0]
 80139f0:	691a      	ldr	r2, [r3, #16]
 80139f2:	68fb      	ldr	r3, [r7, #12]
 80139f4:	61da      	str	r2, [r3, #28]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): offer for 0x%08"X32_F"\n",
                ip4_addr_get_u32(&dhcp->offered_ip_addr)));

    dhcp_select(netif);
 80139f6:	6878      	ldr	r0, [r7, #4]
 80139f8:	f000 f808 	bl	8013a0c <dhcp_select>
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_handle_offer(netif=%p) did not get server ID!\n", (void *)netif));
  }
}
 80139fc:	bf00      	nop
 80139fe:	3710      	adds	r7, #16
 8013a00:	46bd      	mov	sp, r7
 8013a02:	bd80      	pop	{r7, pc}
 8013a04:	20006ee4 	.word	0x20006ee4
 8013a08:	20006eec 	.word	0x20006eec

08013a0c <dhcp_select>:
 * @param netif the netif under DHCP control
 * @return lwIP specific error (see error.h)
 */
static err_t
dhcp_select(struct netif *netif)
{
 8013a0c:	b5b0      	push	{r4, r5, r7, lr}
 8013a0e:	b08a      	sub	sp, #40	; 0x28
 8013a10:	af02      	add	r7, sp, #8
 8013a12:	6078      	str	r0, [r7, #4]
  u16_t msecs;
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	2b00      	cmp	r3, #0
 8013a18:	d109      	bne.n	8013a2e <dhcp_select+0x22>
 8013a1a:	4b71      	ldr	r3, [pc, #452]	; (8013be0 <dhcp_select+0x1d4>)
 8013a1c:	f240 1277 	movw	r2, #375	; 0x177
 8013a20:	4970      	ldr	r1, [pc, #448]	; (8013be4 <dhcp_select+0x1d8>)
 8013a22:	4871      	ldr	r0, [pc, #452]	; (8013be8 <dhcp_select+0x1dc>)
 8013a24:	f004 fdc8 	bl	80185b8 <iprintf>
 8013a28:	f06f 030f 	mvn.w	r3, #15
 8013a2c:	e0d3      	b.n	8013bd6 <dhcp_select+0x1ca>
  dhcp = netif_dhcp_data(netif);
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013a32:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 8013a34:	69bb      	ldr	r3, [r7, #24]
 8013a36:	2b00      	cmp	r3, #0
 8013a38:	d109      	bne.n	8013a4e <dhcp_select+0x42>
 8013a3a:	4b69      	ldr	r3, [pc, #420]	; (8013be0 <dhcp_select+0x1d4>)
 8013a3c:	f240 1279 	movw	r2, #377	; 0x179
 8013a40:	496a      	ldr	r1, [pc, #424]	; (8013bec <dhcp_select+0x1e0>)
 8013a42:	4869      	ldr	r0, [pc, #420]	; (8013be8 <dhcp_select+0x1dc>)
 8013a44:	f004 fdb8 	bl	80185b8 <iprintf>
 8013a48:	f06f 0305 	mvn.w	r3, #5
 8013a4c:	e0c3      	b.n	8013bd6 <dhcp_select+0x1ca>

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_select(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  dhcp_set_state(dhcp, DHCP_STATE_REQUESTING);
 8013a4e:	2101      	movs	r1, #1
 8013a50:	69b8      	ldr	r0, [r7, #24]
 8013a52:	f000 ff8b 	bl	801496c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8013a56:	f107 030c 	add.w	r3, r7, #12
 8013a5a:	2203      	movs	r2, #3
 8013a5c:	69b9      	ldr	r1, [r7, #24]
 8013a5e:	6878      	ldr	r0, [r7, #4]
 8013a60:	f001 fc10 	bl	8015284 <dhcp_create_msg>
 8013a64:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8013a66:	697b      	ldr	r3, [r7, #20]
 8013a68:	2b00      	cmp	r3, #0
 8013a6a:	f000 8085 	beq.w	8013b78 <dhcp_select+0x16c>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8013a6e:	697b      	ldr	r3, [r7, #20]
 8013a70:	685b      	ldr	r3, [r3, #4]
 8013a72:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8013a74:	89b8      	ldrh	r0, [r7, #12]
 8013a76:	693b      	ldr	r3, [r7, #16]
 8013a78:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013a7c:	2302      	movs	r3, #2
 8013a7e:	2239      	movs	r2, #57	; 0x39
 8013a80:	f000 ff8e 	bl	80149a0 <dhcp_option>
 8013a84:	4603      	mov	r3, r0
 8013a86:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8013a88:	89b8      	ldrh	r0, [r7, #12]
 8013a8a:	693b      	ldr	r3, [r7, #16]
 8013a8c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013a94:	461a      	mov	r2, r3
 8013a96:	f000 ffdd 	bl	8014a54 <dhcp_option_short>
 8013a9a:	4603      	mov	r3, r0
 8013a9c:	81bb      	strh	r3, [r7, #12]

    /* MUST request the offered IP address */
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8013a9e:	89b8      	ldrh	r0, [r7, #12]
 8013aa0:	693b      	ldr	r3, [r7, #16]
 8013aa2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013aa6:	2304      	movs	r3, #4
 8013aa8:	2232      	movs	r2, #50	; 0x32
 8013aaa:	f000 ff79 	bl	80149a0 <dhcp_option>
 8013aae:	4603      	mov	r3, r0
 8013ab0:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8013ab2:	89bc      	ldrh	r4, [r7, #12]
 8013ab4:	693b      	ldr	r3, [r7, #16]
 8013ab6:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8013aba:	69bb      	ldr	r3, [r7, #24]
 8013abc:	69db      	ldr	r3, [r3, #28]
 8013abe:	4618      	mov	r0, r3
 8013ac0:	f7f8 fa75 	bl	800bfae <lwip_htonl>
 8013ac4:	4603      	mov	r3, r0
 8013ac6:	461a      	mov	r2, r3
 8013ac8:	4629      	mov	r1, r5
 8013aca:	4620      	mov	r0, r4
 8013acc:	f000 fff4 	bl	8014ab8 <dhcp_option_long>
 8013ad0:	4603      	mov	r3, r0
 8013ad2:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8013ad4:	89b8      	ldrh	r0, [r7, #12]
 8013ad6:	693b      	ldr	r3, [r7, #16]
 8013ad8:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013adc:	2304      	movs	r3, #4
 8013ade:	2236      	movs	r2, #54	; 0x36
 8013ae0:	f000 ff5e 	bl	80149a0 <dhcp_option>
 8013ae4:	4603      	mov	r3, r0
 8013ae6:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 8013ae8:	89bc      	ldrh	r4, [r7, #12]
 8013aea:	693b      	ldr	r3, [r7, #16]
 8013aec:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8013af0:	69bb      	ldr	r3, [r7, #24]
 8013af2:	699b      	ldr	r3, [r3, #24]
 8013af4:	4618      	mov	r0, r3
 8013af6:	f7f8 fa5a 	bl	800bfae <lwip_htonl>
 8013afa:	4603      	mov	r3, r0
 8013afc:	461a      	mov	r2, r3
 8013afe:	4629      	mov	r1, r5
 8013b00:	4620      	mov	r0, r4
 8013b02:	f000 ffd9 	bl	8014ab8 <dhcp_option_long>
 8013b06:	4603      	mov	r3, r0
 8013b08:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8013b0a:	89b8      	ldrh	r0, [r7, #12]
 8013b0c:	693b      	ldr	r3, [r7, #16]
 8013b0e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013b12:	2303      	movs	r3, #3
 8013b14:	2237      	movs	r2, #55	; 0x37
 8013b16:	f000 ff43 	bl	80149a0 <dhcp_option>
 8013b1a:	4603      	mov	r3, r0
 8013b1c:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8013b1e:	2300      	movs	r3, #0
 8013b20:	77bb      	strb	r3, [r7, #30]
 8013b22:	e00e      	b.n	8013b42 <dhcp_select+0x136>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8013b24:	89b8      	ldrh	r0, [r7, #12]
 8013b26:	693b      	ldr	r3, [r7, #16]
 8013b28:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013b2c:	7fbb      	ldrb	r3, [r7, #30]
 8013b2e:	4a30      	ldr	r2, [pc, #192]	; (8013bf0 <dhcp_select+0x1e4>)
 8013b30:	5cd3      	ldrb	r3, [r2, r3]
 8013b32:	461a      	mov	r2, r3
 8013b34:	f000 ff68 	bl	8014a08 <dhcp_option_byte>
 8013b38:	4603      	mov	r3, r0
 8013b3a:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8013b3c:	7fbb      	ldrb	r3, [r7, #30]
 8013b3e:	3301      	adds	r3, #1
 8013b40:	77bb      	strb	r3, [r7, #30]
 8013b42:	7fbb      	ldrb	r3, [r7, #30]
 8013b44:	2b02      	cmp	r3, #2
 8013b46:	d9ed      	bls.n	8013b24 <dhcp_select+0x118>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REQUESTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8013b48:	89b8      	ldrh	r0, [r7, #12]
 8013b4a:	693b      	ldr	r3, [r7, #16]
 8013b4c:	33f0      	adds	r3, #240	; 0xf0
 8013b4e:	697a      	ldr	r2, [r7, #20]
 8013b50:	4619      	mov	r1, r3
 8013b52:	f001 fc6d 	bl	8015430 <dhcp_option_trailer>

    /* send broadcast to any DHCP server */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8013b56:	4b27      	ldr	r3, [pc, #156]	; (8013bf4 <dhcp_select+0x1e8>)
 8013b58:	6818      	ldr	r0, [r3, #0]
 8013b5a:	4b27      	ldr	r3, [pc, #156]	; (8013bf8 <dhcp_select+0x1ec>)
 8013b5c:	9301      	str	r3, [sp, #4]
 8013b5e:	687b      	ldr	r3, [r7, #4]
 8013b60:	9300      	str	r3, [sp, #0]
 8013b62:	2343      	movs	r3, #67	; 0x43
 8013b64:	4a25      	ldr	r2, [pc, #148]	; (8013bfc <dhcp_select+0x1f0>)
 8013b66:	6979      	ldr	r1, [r7, #20]
 8013b68:	f7ff fbda 	bl	8013320 <udp_sendto_if_src>
 8013b6c:	4603      	mov	r3, r0
 8013b6e:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8013b70:	6978      	ldr	r0, [r7, #20]
 8013b72:	f7f9 fca3 	bl	800d4bc <pbuf_free>
 8013b76:	e001      	b.n	8013b7c <dhcp_select+0x170>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_select: REQUESTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_select: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8013b78:	23ff      	movs	r3, #255	; 0xff
 8013b7a:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8013b7c:	69bb      	ldr	r3, [r7, #24]
 8013b7e:	799b      	ldrb	r3, [r3, #6]
 8013b80:	2bff      	cmp	r3, #255	; 0xff
 8013b82:	d005      	beq.n	8013b90 <dhcp_select+0x184>
    dhcp->tries++;
 8013b84:	69bb      	ldr	r3, [r7, #24]
 8013b86:	799b      	ldrb	r3, [r3, #6]
 8013b88:	3301      	adds	r3, #1
 8013b8a:	b2da      	uxtb	r2, r3
 8013b8c:	69bb      	ldr	r3, [r7, #24]
 8013b8e:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8013b90:	69bb      	ldr	r3, [r7, #24]
 8013b92:	799b      	ldrb	r3, [r3, #6]
 8013b94:	2b05      	cmp	r3, #5
 8013b96:	d80d      	bhi.n	8013bb4 <dhcp_select+0x1a8>
 8013b98:	69bb      	ldr	r3, [r7, #24]
 8013b9a:	799b      	ldrb	r3, [r3, #6]
 8013b9c:	461a      	mov	r2, r3
 8013b9e:	2301      	movs	r3, #1
 8013ba0:	4093      	lsls	r3, r2
 8013ba2:	b29b      	uxth	r3, r3
 8013ba4:	461a      	mov	r2, r3
 8013ba6:	0152      	lsls	r2, r2, #5
 8013ba8:	1ad2      	subs	r2, r2, r3
 8013baa:	0092      	lsls	r2, r2, #2
 8013bac:	4413      	add	r3, r2
 8013bae:	00db      	lsls	r3, r3, #3
 8013bb0:	b29b      	uxth	r3, r3
 8013bb2:	e001      	b.n	8013bb8 <dhcp_select+0x1ac>
 8013bb4:	f64e 2360 	movw	r3, #60000	; 0xea60
 8013bb8:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8013bba:	89fb      	ldrh	r3, [r7, #14]
 8013bbc:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8013bc0:	4a0f      	ldr	r2, [pc, #60]	; (8013c00 <dhcp_select+0x1f4>)
 8013bc2:	fb82 1203 	smull	r1, r2, r2, r3
 8013bc6:	1152      	asrs	r2, r2, #5
 8013bc8:	17db      	asrs	r3, r3, #31
 8013bca:	1ad3      	subs	r3, r2, r3
 8013bcc:	b29a      	uxth	r2, r3
 8013bce:	69bb      	ldr	r3, [r7, #24]
 8013bd0:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_select(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8013bd2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8013bd6:	4618      	mov	r0, r3
 8013bd8:	3720      	adds	r7, #32
 8013bda:	46bd      	mov	sp, r7
 8013bdc:	bdb0      	pop	{r4, r5, r7, pc}
 8013bde:	bf00      	nop
 8013be0:	0801fdac 	.word	0x0801fdac
 8013be4:	0801fe58 	.word	0x0801fe58
 8013be8:	0801fe0c 	.word	0x0801fe0c
 8013bec:	0801fe74 	.word	0x0801fe74
 8013bf0:	20000070 	.word	0x20000070
 8013bf4:	200004d8 	.word	0x200004d8
 8013bf8:	08020918 	.word	0x08020918
 8013bfc:	0802091c 	.word	0x0802091c
 8013c00:	10624dd3 	.word	0x10624dd3

08013c04 <dhcp_coarse_tmr>:
 * The DHCP timer that checks for lease renewal/rebind timeouts.
 * Must be called once a minute (see @ref DHCP_COARSE_TIMER_SECS).
 */
void
dhcp_coarse_tmr(void)
{
 8013c04:	b580      	push	{r7, lr}
 8013c06:	b082      	sub	sp, #8
 8013c08:	af00      	add	r7, sp, #0
  struct netif *netif;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_coarse_tmr()\n"));
  /* iterate through all network interfaces */
  NETIF_FOREACH(netif) {
 8013c0a:	4b27      	ldr	r3, [pc, #156]	; (8013ca8 <dhcp_coarse_tmr+0xa4>)
 8013c0c:	681b      	ldr	r3, [r3, #0]
 8013c0e:	607b      	str	r3, [r7, #4]
 8013c10:	e042      	b.n	8013c98 <dhcp_coarse_tmr+0x94>
    /* only act on DHCP configured interfaces */
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8013c12:	687b      	ldr	r3, [r7, #4]
 8013c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013c16:	603b      	str	r3, [r7, #0]
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 8013c18:	683b      	ldr	r3, [r7, #0]
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	d039      	beq.n	8013c92 <dhcp_coarse_tmr+0x8e>
 8013c1e:	683b      	ldr	r3, [r7, #0]
 8013c20:	795b      	ldrb	r3, [r3, #5]
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	d035      	beq.n	8013c92 <dhcp_coarse_tmr+0x8e>
      /* compare lease time to expire timeout */
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 8013c26:	683b      	ldr	r3, [r7, #0]
 8013c28:	8a9b      	ldrh	r3, [r3, #20]
 8013c2a:	2b00      	cmp	r3, #0
 8013c2c:	d012      	beq.n	8013c54 <dhcp_coarse_tmr+0x50>
 8013c2e:	683b      	ldr	r3, [r7, #0]
 8013c30:	8a5b      	ldrh	r3, [r3, #18]
 8013c32:	3301      	adds	r3, #1
 8013c34:	b29a      	uxth	r2, r3
 8013c36:	683b      	ldr	r3, [r7, #0]
 8013c38:	825a      	strh	r2, [r3, #18]
 8013c3a:	683b      	ldr	r3, [r7, #0]
 8013c3c:	8a5a      	ldrh	r2, [r3, #18]
 8013c3e:	683b      	ldr	r3, [r7, #0]
 8013c40:	8a9b      	ldrh	r3, [r3, #20]
 8013c42:	429a      	cmp	r2, r3
 8013c44:	d106      	bne.n	8013c54 <dhcp_coarse_tmr+0x50>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t0 timeout\n"));
        /* this clients' lease time has expired */
        dhcp_release_and_stop(netif);
 8013c46:	6878      	ldr	r0, [r7, #4]
 8013c48:	f000 fdf6 	bl	8014838 <dhcp_release_and_stop>
        dhcp_start(netif);
 8013c4c:	6878      	ldr	r0, [r7, #4]
 8013c4e:	f000 f969 	bl	8013f24 <dhcp_start>
 8013c52:	e01e      	b.n	8013c92 <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now? */
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 8013c54:	683b      	ldr	r3, [r7, #0]
 8013c56:	8a1b      	ldrh	r3, [r3, #16]
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	d00b      	beq.n	8013c74 <dhcp_coarse_tmr+0x70>
 8013c5c:	683b      	ldr	r3, [r7, #0]
 8013c5e:	8a1b      	ldrh	r3, [r3, #16]
 8013c60:	1e5a      	subs	r2, r3, #1
 8013c62:	b291      	uxth	r1, r2
 8013c64:	683a      	ldr	r2, [r7, #0]
 8013c66:	8211      	strh	r1, [r2, #16]
 8013c68:	2b01      	cmp	r3, #1
 8013c6a:	d103      	bne.n	8013c74 <dhcp_coarse_tmr+0x70>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t2 timeout\n"));
        /* this clients' rebind timeout triggered */
        dhcp_t2_timeout(netif);
 8013c6c:	6878      	ldr	r0, [r7, #4]
 8013c6e:	f000 f8c6 	bl	8013dfe <dhcp_t2_timeout>
 8013c72:	e00e      	b.n	8013c92 <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now */
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 8013c74:	683b      	ldr	r3, [r7, #0]
 8013c76:	89db      	ldrh	r3, [r3, #14]
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	d00a      	beq.n	8013c92 <dhcp_coarse_tmr+0x8e>
 8013c7c:	683b      	ldr	r3, [r7, #0]
 8013c7e:	89db      	ldrh	r3, [r3, #14]
 8013c80:	1e5a      	subs	r2, r3, #1
 8013c82:	b291      	uxth	r1, r2
 8013c84:	683a      	ldr	r2, [r7, #0]
 8013c86:	81d1      	strh	r1, [r2, #14]
 8013c88:	2b01      	cmp	r3, #1
 8013c8a:	d102      	bne.n	8013c92 <dhcp_coarse_tmr+0x8e>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t1 timeout\n"));
        /* this clients' renewal timeout triggered */
        dhcp_t1_timeout(netif);
 8013c8c:	6878      	ldr	r0, [r7, #4]
 8013c8e:	f000 f888 	bl	8013da2 <dhcp_t1_timeout>
  NETIF_FOREACH(netif) {
 8013c92:	687b      	ldr	r3, [r7, #4]
 8013c94:	681b      	ldr	r3, [r3, #0]
 8013c96:	607b      	str	r3, [r7, #4]
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	2b00      	cmp	r3, #0
 8013c9c:	d1b9      	bne.n	8013c12 <dhcp_coarse_tmr+0xe>
      }
    }
  }
}
 8013c9e:	bf00      	nop
 8013ca0:	bf00      	nop
 8013ca2:	3708      	adds	r7, #8
 8013ca4:	46bd      	mov	sp, r7
 8013ca6:	bd80      	pop	{r7, pc}
 8013ca8:	20006eb8 	.word	0x20006eb8

08013cac <dhcp_fine_tmr>:
 * A DHCP server is expected to respond within a short period of time.
 * This timer checks whether an outstanding DHCP request is timed out.
 */
void
dhcp_fine_tmr(void)
{
 8013cac:	b580      	push	{r7, lr}
 8013cae:	b082      	sub	sp, #8
 8013cb0:	af00      	add	r7, sp, #0
  struct netif *netif;
  /* loop through netif's */
  NETIF_FOREACH(netif) {
 8013cb2:	4b16      	ldr	r3, [pc, #88]	; (8013d0c <dhcp_fine_tmr+0x60>)
 8013cb4:	681b      	ldr	r3, [r3, #0]
 8013cb6:	607b      	str	r3, [r7, #4]
 8013cb8:	e020      	b.n	8013cfc <dhcp_fine_tmr+0x50>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013cbe:	603b      	str	r3, [r7, #0]
    /* only act on DHCP configured interfaces */
    if (dhcp != NULL) {
 8013cc0:	683b      	ldr	r3, [r7, #0]
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d017      	beq.n	8013cf6 <dhcp_fine_tmr+0x4a>
      /* timer is active (non zero), and is about to trigger now */
      if (dhcp->request_timeout > 1) {
 8013cc6:	683b      	ldr	r3, [r7, #0]
 8013cc8:	891b      	ldrh	r3, [r3, #8]
 8013cca:	2b01      	cmp	r3, #1
 8013ccc:	d906      	bls.n	8013cdc <dhcp_fine_tmr+0x30>
        dhcp->request_timeout--;
 8013cce:	683b      	ldr	r3, [r7, #0]
 8013cd0:	891b      	ldrh	r3, [r3, #8]
 8013cd2:	3b01      	subs	r3, #1
 8013cd4:	b29a      	uxth	r2, r3
 8013cd6:	683b      	ldr	r3, [r7, #0]
 8013cd8:	811a      	strh	r2, [r3, #8]
 8013cda:	e00c      	b.n	8013cf6 <dhcp_fine_tmr+0x4a>
      } else if (dhcp->request_timeout == 1) {
 8013cdc:	683b      	ldr	r3, [r7, #0]
 8013cde:	891b      	ldrh	r3, [r3, #8]
 8013ce0:	2b01      	cmp	r3, #1
 8013ce2:	d108      	bne.n	8013cf6 <dhcp_fine_tmr+0x4a>
        dhcp->request_timeout--;
 8013ce4:	683b      	ldr	r3, [r7, #0]
 8013ce6:	891b      	ldrh	r3, [r3, #8]
 8013ce8:	3b01      	subs	r3, #1
 8013cea:	b29a      	uxth	r2, r3
 8013cec:	683b      	ldr	r3, [r7, #0]
 8013cee:	811a      	strh	r2, [r3, #8]
        /* { dhcp->request_timeout == 0 } */
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_fine_tmr(): request timeout\n"));
        /* this client's request timeout triggered */
        dhcp_timeout(netif);
 8013cf0:	6878      	ldr	r0, [r7, #4]
 8013cf2:	f000 f80d 	bl	8013d10 <dhcp_timeout>
  NETIF_FOREACH(netif) {
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	681b      	ldr	r3, [r3, #0]
 8013cfa:	607b      	str	r3, [r7, #4]
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	d1db      	bne.n	8013cba <dhcp_fine_tmr+0xe>
      }
    }
  }
}
 8013d02:	bf00      	nop
 8013d04:	bf00      	nop
 8013d06:	3708      	adds	r7, #8
 8013d08:	46bd      	mov	sp, r7
 8013d0a:	bd80      	pop	{r7, pc}
 8013d0c:	20006eb8 	.word	0x20006eb8

08013d10 <dhcp_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_timeout(struct netif *netif)
{
 8013d10:	b580      	push	{r7, lr}
 8013d12:	b084      	sub	sp, #16
 8013d14:	af00      	add	r7, sp, #0
 8013d16:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013d1c:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout()\n"));
  /* back-off period has passed, or server selection timed out */
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 8013d1e:	68fb      	ldr	r3, [r7, #12]
 8013d20:	795b      	ldrb	r3, [r3, #5]
 8013d22:	2b0c      	cmp	r3, #12
 8013d24:	d003      	beq.n	8013d2e <dhcp_timeout+0x1e>
 8013d26:	68fb      	ldr	r3, [r7, #12]
 8013d28:	795b      	ldrb	r3, [r3, #5]
 8013d2a:	2b06      	cmp	r3, #6
 8013d2c:	d103      	bne.n	8013d36 <dhcp_timeout+0x26>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout(): restarting discovery\n"));
    dhcp_discover(netif);
 8013d2e:	6878      	ldr	r0, [r7, #4]
 8013d30:	f000 fa18 	bl	8014164 <dhcp_discover>
      dhcp_reboot(netif);
    } else {
      dhcp_discover(netif);
    }
  }
}
 8013d34:	e031      	b.n	8013d9a <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 8013d36:	68fb      	ldr	r3, [r7, #12]
 8013d38:	795b      	ldrb	r3, [r3, #5]
 8013d3a:	2b01      	cmp	r3, #1
 8013d3c:	d10e      	bne.n	8013d5c <dhcp_timeout+0x4c>
    if (dhcp->tries <= 5) {
 8013d3e:	68fb      	ldr	r3, [r7, #12]
 8013d40:	799b      	ldrb	r3, [r3, #6]
 8013d42:	2b05      	cmp	r3, #5
 8013d44:	d803      	bhi.n	8013d4e <dhcp_timeout+0x3e>
      dhcp_select(netif);
 8013d46:	6878      	ldr	r0, [r7, #4]
 8013d48:	f7ff fe60 	bl	8013a0c <dhcp_select>
}
 8013d4c:	e025      	b.n	8013d9a <dhcp_timeout+0x8a>
      dhcp_release_and_stop(netif);
 8013d4e:	6878      	ldr	r0, [r7, #4]
 8013d50:	f000 fd72 	bl	8014838 <dhcp_release_and_stop>
      dhcp_start(netif);
 8013d54:	6878      	ldr	r0, [r7, #4]
 8013d56:	f000 f8e5 	bl	8013f24 <dhcp_start>
}
 8013d5a:	e01e      	b.n	8013d9a <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 8013d5c:	68fb      	ldr	r3, [r7, #12]
 8013d5e:	795b      	ldrb	r3, [r3, #5]
 8013d60:	2b08      	cmp	r3, #8
 8013d62:	d10b      	bne.n	8013d7c <dhcp_timeout+0x6c>
    if (dhcp->tries <= 1) {
 8013d64:	68fb      	ldr	r3, [r7, #12]
 8013d66:	799b      	ldrb	r3, [r3, #6]
 8013d68:	2b01      	cmp	r3, #1
 8013d6a:	d803      	bhi.n	8013d74 <dhcp_timeout+0x64>
      dhcp_check(netif);
 8013d6c:	6878      	ldr	r0, [r7, #4]
 8013d6e:	f7ff fdf3 	bl	8013958 <dhcp_check>
}
 8013d72:	e012      	b.n	8013d9a <dhcp_timeout+0x8a>
      dhcp_bind(netif);
 8013d74:	6878      	ldr	r0, [r7, #4]
 8013d76:	f000 fa97 	bl	80142a8 <dhcp_bind>
}
 8013d7a:	e00e      	b.n	8013d9a <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 8013d7c:	68fb      	ldr	r3, [r7, #12]
 8013d7e:	795b      	ldrb	r3, [r3, #5]
 8013d80:	2b03      	cmp	r3, #3
 8013d82:	d10a      	bne.n	8013d9a <dhcp_timeout+0x8a>
    if (dhcp->tries < REBOOT_TRIES) {
 8013d84:	68fb      	ldr	r3, [r7, #12]
 8013d86:	799b      	ldrb	r3, [r3, #6]
 8013d88:	2b01      	cmp	r3, #1
 8013d8a:	d803      	bhi.n	8013d94 <dhcp_timeout+0x84>
      dhcp_reboot(netif);
 8013d8c:	6878      	ldr	r0, [r7, #4]
 8013d8e:	f000 fc9d 	bl	80146cc <dhcp_reboot>
}
 8013d92:	e002      	b.n	8013d9a <dhcp_timeout+0x8a>
      dhcp_discover(netif);
 8013d94:	6878      	ldr	r0, [r7, #4]
 8013d96:	f000 f9e5 	bl	8014164 <dhcp_discover>
}
 8013d9a:	bf00      	nop
 8013d9c:	3710      	adds	r7, #16
 8013d9e:	46bd      	mov	sp, r7
 8013da0:	bd80      	pop	{r7, pc}

08013da2 <dhcp_t1_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t1_timeout(struct netif *netif)
{
 8013da2:	b580      	push	{r7, lr}
 8013da4:	b084      	sub	sp, #16
 8013da6:	af00      	add	r7, sp, #0
 8013da8:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013dae:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_t1_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8013db0:	68fb      	ldr	r3, [r7, #12]
 8013db2:	795b      	ldrb	r3, [r3, #5]
 8013db4:	2b01      	cmp	r3, #1
 8013db6:	d007      	beq.n	8013dc8 <dhcp_t1_timeout+0x26>
 8013db8:	68fb      	ldr	r3, [r7, #12]
 8013dba:	795b      	ldrb	r3, [r3, #5]
 8013dbc:	2b0a      	cmp	r3, #10
 8013dbe:	d003      	beq.n	8013dc8 <dhcp_t1_timeout+0x26>
      (dhcp->state == DHCP_STATE_RENEWING)) {
 8013dc0:	68fb      	ldr	r3, [r7, #12]
 8013dc2:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8013dc4:	2b05      	cmp	r3, #5
 8013dc6:	d116      	bne.n	8013df6 <dhcp_t1_timeout+0x54>
     * eventually time-out if renew tries fail. */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t1_timeout(): must renew\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_RENEWING, not DHCP_STATE_BOUND */
    dhcp_renew(netif);
 8013dc8:	6878      	ldr	r0, [r7, #4]
 8013dca:	f000 fb47 	bl	801445c <dhcp_renew>
    /* Calculate next timeout */
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8013dce:	68fb      	ldr	r3, [r7, #12]
 8013dd0:	899b      	ldrh	r3, [r3, #12]
 8013dd2:	461a      	mov	r2, r3
 8013dd4:	68fb      	ldr	r3, [r7, #12]
 8013dd6:	8a5b      	ldrh	r3, [r3, #18]
 8013dd8:	1ad3      	subs	r3, r2, r3
 8013dda:	2b01      	cmp	r3, #1
 8013ddc:	dd0b      	ble.n	8013df6 <dhcp_t1_timeout+0x54>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 8013dde:	68fb      	ldr	r3, [r7, #12]
 8013de0:	899b      	ldrh	r3, [r3, #12]
 8013de2:	461a      	mov	r2, r3
 8013de4:	68fb      	ldr	r3, [r7, #12]
 8013de6:	8a5b      	ldrh	r3, [r3, #18]
 8013de8:	1ad3      	subs	r3, r2, r3
 8013dea:	0fda      	lsrs	r2, r3, #31
 8013dec:	4413      	add	r3, r2
 8013dee:	105b      	asrs	r3, r3, #1
 8013df0:	b29a      	uxth	r2, r3
 8013df2:	68fb      	ldr	r3, [r7, #12]
 8013df4:	81da      	strh	r2, [r3, #14]
    }
  }
}
 8013df6:	bf00      	nop
 8013df8:	3710      	adds	r7, #16
 8013dfa:	46bd      	mov	sp, r7
 8013dfc:	bd80      	pop	{r7, pc}

08013dfe <dhcp_t2_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t2_timeout(struct netif *netif)
{
 8013dfe:	b580      	push	{r7, lr}
 8013e00:	b084      	sub	sp, #16
 8013e02:	af00      	add	r7, sp, #0
 8013e04:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e0a:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_t2_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8013e0c:	68fb      	ldr	r3, [r7, #12]
 8013e0e:	795b      	ldrb	r3, [r3, #5]
 8013e10:	2b01      	cmp	r3, #1
 8013e12:	d00b      	beq.n	8013e2c <dhcp_t2_timeout+0x2e>
 8013e14:	68fb      	ldr	r3, [r7, #12]
 8013e16:	795b      	ldrb	r3, [r3, #5]
 8013e18:	2b0a      	cmp	r3, #10
 8013e1a:	d007      	beq.n	8013e2c <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8013e1c:	68fb      	ldr	r3, [r7, #12]
 8013e1e:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8013e20:	2b05      	cmp	r3, #5
 8013e22:	d003      	beq.n	8013e2c <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8013e24:	68fb      	ldr	r3, [r7, #12]
 8013e26:	795b      	ldrb	r3, [r3, #5]
 8013e28:	2b04      	cmp	r3, #4
 8013e2a:	d116      	bne.n	8013e5a <dhcp_t2_timeout+0x5c>
    /* just retry to rebind */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t2_timeout(): must rebind\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_REBINDING, not DHCP_STATE_BOUND */
    dhcp_rebind(netif);
 8013e2c:	6878      	ldr	r0, [r7, #4]
 8013e2e:	f000 fbb1 	bl	8014594 <dhcp_rebind>
    /* Calculate next timeout */
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8013e32:	68fb      	ldr	r3, [r7, #12]
 8013e34:	8a9b      	ldrh	r3, [r3, #20]
 8013e36:	461a      	mov	r2, r3
 8013e38:	68fb      	ldr	r3, [r7, #12]
 8013e3a:	8a5b      	ldrh	r3, [r3, #18]
 8013e3c:	1ad3      	subs	r3, r2, r3
 8013e3e:	2b01      	cmp	r3, #1
 8013e40:	dd0b      	ble.n	8013e5a <dhcp_t2_timeout+0x5c>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 8013e42:	68fb      	ldr	r3, [r7, #12]
 8013e44:	8a9b      	ldrh	r3, [r3, #20]
 8013e46:	461a      	mov	r2, r3
 8013e48:	68fb      	ldr	r3, [r7, #12]
 8013e4a:	8a5b      	ldrh	r3, [r3, #18]
 8013e4c:	1ad3      	subs	r3, r2, r3
 8013e4e:	0fda      	lsrs	r2, r3, #31
 8013e50:	4413      	add	r3, r2
 8013e52:	105b      	asrs	r3, r3, #1
 8013e54:	b29a      	uxth	r2, r3
 8013e56:	68fb      	ldr	r3, [r7, #12]
 8013e58:	821a      	strh	r2, [r3, #16]
    }
  }
}
 8013e5a:	bf00      	nop
 8013e5c:	3710      	adds	r7, #16
 8013e5e:	46bd      	mov	sp, r7
 8013e60:	bd80      	pop	{r7, pc}
	...

08013e64 <dhcp_handle_ack>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
{
 8013e64:	b580      	push	{r7, lr}
 8013e66:	b084      	sub	sp, #16
 8013e68:	af00      	add	r7, sp, #0
 8013e6a:	6078      	str	r0, [r7, #4]
 8013e6c:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e72:	60fb      	str	r3, [r7, #12]
#if LWIP_DHCP_GET_NTP_SRV
  ip4_addr_t ntp_server_addrs[LWIP_DHCP_MAX_NTP_SERVERS];
#endif

  /* clear options we might not get from the ACK */
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 8013e74:	68fb      	ldr	r3, [r7, #12]
 8013e76:	2200      	movs	r2, #0
 8013e78:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 8013e7a:	68fb      	ldr	r3, [r7, #12]
 8013e7c:	2200      	movs	r2, #0
 8013e7e:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* lease time given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 8013e80:	4b26      	ldr	r3, [pc, #152]	; (8013f1c <dhcp_handle_ack+0xb8>)
 8013e82:	78db      	ldrb	r3, [r3, #3]
 8013e84:	2b00      	cmp	r3, #0
 8013e86:	d003      	beq.n	8013e90 <dhcp_handle_ack+0x2c>
    /* remember offered lease time */
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 8013e88:	4b25      	ldr	r3, [pc, #148]	; (8013f20 <dhcp_handle_ack+0xbc>)
 8013e8a:	68da      	ldr	r2, [r3, #12]
 8013e8c:	68fb      	ldr	r3, [r7, #12]
 8013e8e:	629a      	str	r2, [r3, #40]	; 0x28
  }
  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 8013e90:	4b22      	ldr	r3, [pc, #136]	; (8013f1c <dhcp_handle_ack+0xb8>)
 8013e92:	791b      	ldrb	r3, [r3, #4]
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	d004      	beq.n	8013ea2 <dhcp_handle_ack+0x3e>
    /* remember given renewal period */
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 8013e98:	4b21      	ldr	r3, [pc, #132]	; (8013f20 <dhcp_handle_ack+0xbc>)
 8013e9a:	691a      	ldr	r2, [r3, #16]
 8013e9c:	68fb      	ldr	r3, [r7, #12]
 8013e9e:	62da      	str	r2, [r3, #44]	; 0x2c
 8013ea0:	e004      	b.n	8013eac <dhcp_handle_ack+0x48>
  } else {
    /* calculate safe periods for renewal */
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 8013ea2:	68fb      	ldr	r3, [r7, #12]
 8013ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013ea6:	085a      	lsrs	r2, r3, #1
 8013ea8:	68fb      	ldr	r3, [r7, #12]
 8013eaa:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 8013eac:	4b1b      	ldr	r3, [pc, #108]	; (8013f1c <dhcp_handle_ack+0xb8>)
 8013eae:	795b      	ldrb	r3, [r3, #5]
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d004      	beq.n	8013ebe <dhcp_handle_ack+0x5a>
    /* remember given rebind period */
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 8013eb4:	4b1a      	ldr	r3, [pc, #104]	; (8013f20 <dhcp_handle_ack+0xbc>)
 8013eb6:	695a      	ldr	r2, [r3, #20]
 8013eb8:	68fb      	ldr	r3, [r7, #12]
 8013eba:	631a      	str	r2, [r3, #48]	; 0x30
 8013ebc:	e007      	b.n	8013ece <dhcp_handle_ack+0x6a>
  } else {
    /* calculate safe periods for rebinding (offered_t0_lease * 0.875 -> 87.5%)*/
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 8013ebe:	68fb      	ldr	r3, [r7, #12]
 8013ec0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013ec2:	4613      	mov	r3, r2
 8013ec4:	00db      	lsls	r3, r3, #3
 8013ec6:	1a9b      	subs	r3, r3, r2
 8013ec8:	08da      	lsrs	r2, r3, #3
 8013eca:	68fb      	ldr	r3, [r7, #12]
 8013ecc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* (y)our internet address */
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8013ece:	683b      	ldr	r3, [r7, #0]
 8013ed0:	691a      	ldr	r2, [r3, #16]
 8013ed2:	68fb      	ldr	r3, [r7, #12]
 8013ed4:	61da      	str	r2, [r3, #28]
     boot file name copied in dhcp_parse_reply if not overloaded */
  ip4_addr_copy(dhcp->offered_si_addr, msg_in->siaddr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* subnet mask given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 8013ed6:	4b11      	ldr	r3, [pc, #68]	; (8013f1c <dhcp_handle_ack+0xb8>)
 8013ed8:	799b      	ldrb	r3, [r3, #6]
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	d00b      	beq.n	8013ef6 <dhcp_handle_ack+0x92>
    /* remember given subnet mask */
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 8013ede:	4b10      	ldr	r3, [pc, #64]	; (8013f20 <dhcp_handle_ack+0xbc>)
 8013ee0:	699b      	ldr	r3, [r3, #24]
 8013ee2:	4618      	mov	r0, r3
 8013ee4:	f7f8 f863 	bl	800bfae <lwip_htonl>
 8013ee8:	4602      	mov	r2, r0
 8013eea:	68fb      	ldr	r3, [r7, #12]
 8013eec:	621a      	str	r2, [r3, #32]
    dhcp->subnet_mask_given = 1;
 8013eee:	68fb      	ldr	r3, [r7, #12]
 8013ef0:	2201      	movs	r2, #1
 8013ef2:	71da      	strb	r2, [r3, #7]
 8013ef4:	e002      	b.n	8013efc <dhcp_handle_ack+0x98>
  } else {
    dhcp->subnet_mask_given = 0;
 8013ef6:	68fb      	ldr	r3, [r7, #12]
 8013ef8:	2200      	movs	r2, #0
 8013efa:	71da      	strb	r2, [r3, #7]
  }

  /* gateway router */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 8013efc:	4b07      	ldr	r3, [pc, #28]	; (8013f1c <dhcp_handle_ack+0xb8>)
 8013efe:	79db      	ldrb	r3, [r3, #7]
 8013f00:	2b00      	cmp	r3, #0
 8013f02:	d007      	beq.n	8013f14 <dhcp_handle_ack+0xb0>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 8013f04:	4b06      	ldr	r3, [pc, #24]	; (8013f20 <dhcp_handle_ack+0xbc>)
 8013f06:	69db      	ldr	r3, [r3, #28]
 8013f08:	4618      	mov	r0, r3
 8013f0a:	f7f8 f850 	bl	800bfae <lwip_htonl>
 8013f0e:	4602      	mov	r2, r0
 8013f10:	68fb      	ldr	r3, [r7, #12]
 8013f12:	625a      	str	r2, [r3, #36]	; 0x24
    ip_addr_t dns_addr;
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
    dns_setserver(n, &dns_addr);
  }
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
}
 8013f14:	bf00      	nop
 8013f16:	3710      	adds	r7, #16
 8013f18:	46bd      	mov	sp, r7
 8013f1a:	bd80      	pop	{r7, pc}
 8013f1c:	20006ee4 	.word	0x20006ee4
 8013f20:	20006eec 	.word	0x20006eec

08013f24 <dhcp_start>:
 * - ERR_OK - No error
 * - ERR_MEM - Out of memory
 */
err_t
dhcp_start(struct netif *netif)
{
 8013f24:	b580      	push	{r7, lr}
 8013f26:	b084      	sub	sp, #16
 8013f28:	af00      	add	r7, sp, #0
 8013f2a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  err_t result;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	2b00      	cmp	r3, #0
 8013f30:	d109      	bne.n	8013f46 <dhcp_start+0x22>
 8013f32:	4b37      	ldr	r3, [pc, #220]	; (8014010 <dhcp_start+0xec>)
 8013f34:	f240 22e7 	movw	r2, #743	; 0x2e7
 8013f38:	4936      	ldr	r1, [pc, #216]	; (8014014 <dhcp_start+0xf0>)
 8013f3a:	4837      	ldr	r0, [pc, #220]	; (8014018 <dhcp_start+0xf4>)
 8013f3c:	f004 fb3c 	bl	80185b8 <iprintf>
 8013f40:	f06f 030f 	mvn.w	r3, #15
 8013f44:	e060      	b.n	8014008 <dhcp_start+0xe4>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8013f4c:	f003 0301 	and.w	r3, r3, #1
 8013f50:	2b00      	cmp	r3, #0
 8013f52:	d109      	bne.n	8013f68 <dhcp_start+0x44>
 8013f54:	4b2e      	ldr	r3, [pc, #184]	; (8014010 <dhcp_start+0xec>)
 8013f56:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 8013f5a:	4930      	ldr	r1, [pc, #192]	; (801401c <dhcp_start+0xf8>)
 8013f5c:	482e      	ldr	r0, [pc, #184]	; (8014018 <dhcp_start+0xf4>)
 8013f5e:	f004 fb2b 	bl	80185b8 <iprintf>
 8013f62:	f06f 030f 	mvn.w	r3, #15
 8013f66:	e04f      	b.n	8014008 <dhcp_start+0xe4>
  dhcp = netif_dhcp_data(netif);
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013f6c:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* check MTU of the netif */
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013f72:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 8013f76:	d202      	bcs.n	8013f7e <dhcp_start+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): Cannot use this netif with DHCP: MTU is too small\n"));
    return ERR_MEM;
 8013f78:	f04f 33ff 	mov.w	r3, #4294967295
 8013f7c:	e044      	b.n	8014008 <dhcp_start+0xe4>
  }

  /* no DHCP client attached yet? */
  if (dhcp == NULL) {
 8013f7e:	68fb      	ldr	r3, [r7, #12]
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	d10d      	bne.n	8013fa0 <dhcp_start+0x7c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): mallocing new DHCP client\n"));
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 8013f84:	2034      	movs	r0, #52	; 0x34
 8013f86:	f7f8 fae5 	bl	800c554 <mem_malloc>
 8013f8a:	60f8      	str	r0, [r7, #12]
    if (dhcp == NULL) {
 8013f8c:	68fb      	ldr	r3, [r7, #12]
 8013f8e:	2b00      	cmp	r3, #0
 8013f90:	d102      	bne.n	8013f98 <dhcp_start+0x74>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): could not allocate dhcp\n"));
      return ERR_MEM;
 8013f92:	f04f 33ff 	mov.w	r3, #4294967295
 8013f96:	e037      	b.n	8014008 <dhcp_start+0xe4>
    }

    /* store this dhcp client in the netif */
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 8013f98:	687b      	ldr	r3, [r7, #4]
 8013f9a:	68fa      	ldr	r2, [r7, #12]
 8013f9c:	625a      	str	r2, [r3, #36]	; 0x24
 8013f9e:	e005      	b.n	8013fac <dhcp_start+0x88>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
    /* already has DHCP client attached */
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(): restarting DHCP configuration\n"));

    if (dhcp->pcb_allocated != 0) {
 8013fa0:	68fb      	ldr	r3, [r7, #12]
 8013fa2:	791b      	ldrb	r3, [r3, #4]
 8013fa4:	2b00      	cmp	r3, #0
 8013fa6:	d001      	beq.n	8013fac <dhcp_start+0x88>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8013fa8:	f7ff fc92 	bl	80138d0 <dhcp_dec_pcb_refcount>
    }
    /* dhcp is cleared below, no need to reset flag*/
  }

  /* clear data structure */
  memset(dhcp, 0, sizeof(struct dhcp));
 8013fac:	2234      	movs	r2, #52	; 0x34
 8013fae:	2100      	movs	r1, #0
 8013fb0:	68f8      	ldr	r0, [r7, #12]
 8013fb2:	f003 fde5 	bl	8017b80 <memset>
  /* dhcp_set_state(&dhcp, DHCP_STATE_OFF); */

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): starting DHCP configuration\n"));

  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 8013fb6:	f7ff fc39 	bl	801382c <dhcp_inc_pcb_refcount>
 8013fba:	4603      	mov	r3, r0
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	d002      	beq.n	8013fc6 <dhcp_start+0xa2>
    return ERR_MEM;
 8013fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8013fc4:	e020      	b.n	8014008 <dhcp_start+0xe4>
  }
  dhcp->pcb_allocated = 1;
 8013fc6:	68fb      	ldr	r3, [r7, #12]
 8013fc8:	2201      	movs	r2, #1
 8013fca:	711a      	strb	r2, [r3, #4]

  if (!netif_is_link_up(netif)) {
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8013fd2:	f003 0304 	and.w	r3, r3, #4
 8013fd6:	2b00      	cmp	r3, #0
 8013fd8:	d105      	bne.n	8013fe6 <dhcp_start+0xc2>
    /* set state INIT and wait for dhcp_network_changed() to call dhcp_discover() */
    dhcp_set_state(dhcp, DHCP_STATE_INIT);
 8013fda:	2102      	movs	r1, #2
 8013fdc:	68f8      	ldr	r0, [r7, #12]
 8013fde:	f000 fcc5 	bl	801496c <dhcp_set_state>
    return ERR_OK;
 8013fe2:	2300      	movs	r3, #0
 8013fe4:	e010      	b.n	8014008 <dhcp_start+0xe4>
  }

  /* (re)start the DHCP negotiation */
  result = dhcp_discover(netif);
 8013fe6:	6878      	ldr	r0, [r7, #4]
 8013fe8:	f000 f8bc 	bl	8014164 <dhcp_discover>
 8013fec:	4603      	mov	r3, r0
 8013fee:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
 8013ff0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8013ff4:	2b00      	cmp	r3, #0
 8013ff6:	d005      	beq.n	8014004 <dhcp_start+0xe0>
    /* free resources allocated above */
    dhcp_release_and_stop(netif);
 8013ff8:	6878      	ldr	r0, [r7, #4]
 8013ffa:	f000 fc1d 	bl	8014838 <dhcp_release_and_stop>
    return ERR_MEM;
 8013ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8014002:	e001      	b.n	8014008 <dhcp_start+0xe4>
  }
  return result;
 8014004:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8014008:	4618      	mov	r0, r3
 801400a:	3710      	adds	r7, #16
 801400c:	46bd      	mov	sp, r7
 801400e:	bd80      	pop	{r7, pc}
 8014010:	0801fdac 	.word	0x0801fdac
 8014014:	0801fe90 	.word	0x0801fe90
 8014018:	0801fe0c 	.word	0x0801fe0c
 801401c:	0801fed4 	.word	0x0801fed4

08014020 <dhcp_arp_reply>:
 * @param netif the network interface on which the reply was received
 * @param addr The IP address we received a reply from
 */
void
dhcp_arp_reply(struct netif *netif, const ip4_addr_t *addr)
{
 8014020:	b580      	push	{r7, lr}
 8014022:	b084      	sub	sp, #16
 8014024:	af00      	add	r7, sp, #0
 8014026:	6078      	str	r0, [r7, #4]
 8014028:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801402a:	687b      	ldr	r3, [r7, #4]
 801402c:	2b00      	cmp	r3, #0
 801402e:	d107      	bne.n	8014040 <dhcp_arp_reply+0x20>
 8014030:	4b0e      	ldr	r3, [pc, #56]	; (801406c <dhcp_arp_reply+0x4c>)
 8014032:	f240 328b 	movw	r2, #907	; 0x38b
 8014036:	490e      	ldr	r1, [pc, #56]	; (8014070 <dhcp_arp_reply+0x50>)
 8014038:	480e      	ldr	r0, [pc, #56]	; (8014074 <dhcp_arp_reply+0x54>)
 801403a:	f004 fabd 	bl	80185b8 <iprintf>
 801403e:	e012      	b.n	8014066 <dhcp_arp_reply+0x46>
  dhcp = netif_dhcp_data(netif);
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014044:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_arp_reply()\n"));
  /* is a DHCP client doing an ARP check? */
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 8014046:	68fb      	ldr	r3, [r7, #12]
 8014048:	2b00      	cmp	r3, #0
 801404a:	d00c      	beq.n	8014066 <dhcp_arp_reply+0x46>
 801404c:	68fb      	ldr	r3, [r7, #12]
 801404e:	795b      	ldrb	r3, [r3, #5]
 8014050:	2b08      	cmp	r3, #8
 8014052:	d108      	bne.n	8014066 <dhcp_arp_reply+0x46>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_arp_reply(): CHECKING, arp reply for 0x%08"X32_F"\n",
                ip4_addr_get_u32(addr)));
    /* did a host respond with the address we
       were offered by the DHCP server? */
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 8014054:	683b      	ldr	r3, [r7, #0]
 8014056:	681a      	ldr	r2, [r3, #0]
 8014058:	68fb      	ldr	r3, [r7, #12]
 801405a:	69db      	ldr	r3, [r3, #28]
 801405c:	429a      	cmp	r2, r3
 801405e:	d102      	bne.n	8014066 <dhcp_arp_reply+0x46>
      /* we will not accept the offered address */
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
                  ("dhcp_arp_reply(): arp reply matched with offered address, declining\n"));
      dhcp_decline(netif);
 8014060:	6878      	ldr	r0, [r7, #4]
 8014062:	f000 f809 	bl	8014078 <dhcp_decline>
    }
  }
}
 8014066:	3710      	adds	r7, #16
 8014068:	46bd      	mov	sp, r7
 801406a:	bd80      	pop	{r7, pc}
 801406c:	0801fdac 	.word	0x0801fdac
 8014070:	0801fe90 	.word	0x0801fe90
 8014074:	0801fe0c 	.word	0x0801fe0c

08014078 <dhcp_decline>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_decline(struct netif *netif)
{
 8014078:	b5b0      	push	{r4, r5, r7, lr}
 801407a:	b08a      	sub	sp, #40	; 0x28
 801407c:	af02      	add	r7, sp, #8
 801407e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014084:	61bb      	str	r3, [r7, #24]
  u16_t msecs;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 8014086:	210c      	movs	r1, #12
 8014088:	69b8      	ldr	r0, [r7, #24]
 801408a:	f000 fc6f 	bl	801496c <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801408e:	f107 030c 	add.w	r3, r7, #12
 8014092:	2204      	movs	r2, #4
 8014094:	69b9      	ldr	r1, [r7, #24]
 8014096:	6878      	ldr	r0, [r7, #4]
 8014098:	f001 f8f4 	bl	8015284 <dhcp_create_msg>
 801409c:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801409e:	697b      	ldr	r3, [r7, #20]
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	d035      	beq.n	8014110 <dhcp_decline+0x98>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80140a4:	697b      	ldr	r3, [r7, #20]
 80140a6:	685b      	ldr	r3, [r3, #4]
 80140a8:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 80140aa:	89b8      	ldrh	r0, [r7, #12]
 80140ac:	693b      	ldr	r3, [r7, #16]
 80140ae:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80140b2:	2304      	movs	r3, #4
 80140b4:	2232      	movs	r2, #50	; 0x32
 80140b6:	f000 fc73 	bl	80149a0 <dhcp_option>
 80140ba:	4603      	mov	r3, r0
 80140bc:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 80140be:	89bc      	ldrh	r4, [r7, #12]
 80140c0:	693b      	ldr	r3, [r7, #16]
 80140c2:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 80140c6:	69bb      	ldr	r3, [r7, #24]
 80140c8:	69db      	ldr	r3, [r3, #28]
 80140ca:	4618      	mov	r0, r3
 80140cc:	f7f7 ff6f 	bl	800bfae <lwip_htonl>
 80140d0:	4603      	mov	r3, r0
 80140d2:	461a      	mov	r2, r3
 80140d4:	4629      	mov	r1, r5
 80140d6:	4620      	mov	r0, r4
 80140d8:	f000 fcee 	bl	8014ab8 <dhcp_option_long>
 80140dc:	4603      	mov	r3, r0
 80140de:	81bb      	strh	r3, [r7, #12]

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_BACKING_OFF, msg_out, DHCP_DECLINE, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80140e0:	89b8      	ldrh	r0, [r7, #12]
 80140e2:	693b      	ldr	r3, [r7, #16]
 80140e4:	33f0      	adds	r3, #240	; 0xf0
 80140e6:	697a      	ldr	r2, [r7, #20]
 80140e8:	4619      	mov	r1, r3
 80140ea:	f001 f9a1 	bl	8015430 <dhcp_option_trailer>

    /* per section 4.4.4, broadcast DECLINE messages */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 80140ee:	4b19      	ldr	r3, [pc, #100]	; (8014154 <dhcp_decline+0xdc>)
 80140f0:	6818      	ldr	r0, [r3, #0]
 80140f2:	4b19      	ldr	r3, [pc, #100]	; (8014158 <dhcp_decline+0xe0>)
 80140f4:	9301      	str	r3, [sp, #4]
 80140f6:	687b      	ldr	r3, [r7, #4]
 80140f8:	9300      	str	r3, [sp, #0]
 80140fa:	2343      	movs	r3, #67	; 0x43
 80140fc:	4a17      	ldr	r2, [pc, #92]	; (801415c <dhcp_decline+0xe4>)
 80140fe:	6979      	ldr	r1, [r7, #20]
 8014100:	f7ff f90e 	bl	8013320 <udp_sendto_if_src>
 8014104:	4603      	mov	r3, r0
 8014106:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8014108:	6978      	ldr	r0, [r7, #20]
 801410a:	f7f9 f9d7 	bl	800d4bc <pbuf_free>
 801410e:	e001      	b.n	8014114 <dhcp_decline+0x9c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_decline: BACKING OFF\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_decline: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8014110:	23ff      	movs	r3, #255	; 0xff
 8014112:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8014114:	69bb      	ldr	r3, [r7, #24]
 8014116:	799b      	ldrb	r3, [r3, #6]
 8014118:	2bff      	cmp	r3, #255	; 0xff
 801411a:	d005      	beq.n	8014128 <dhcp_decline+0xb0>
    dhcp->tries++;
 801411c:	69bb      	ldr	r3, [r7, #24]
 801411e:	799b      	ldrb	r3, [r3, #6]
 8014120:	3301      	adds	r3, #1
 8014122:	b2da      	uxtb	r2, r3
 8014124:	69bb      	ldr	r3, [r7, #24]
 8014126:	719a      	strb	r2, [r3, #6]
  }
  msecs = 10 * 1000;
 8014128:	f242 7310 	movw	r3, #10000	; 0x2710
 801412c:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801412e:	89fb      	ldrh	r3, [r7, #14]
 8014130:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8014134:	4a0a      	ldr	r2, [pc, #40]	; (8014160 <dhcp_decline+0xe8>)
 8014136:	fb82 1203 	smull	r1, r2, r2, r3
 801413a:	1152      	asrs	r2, r2, #5
 801413c:	17db      	asrs	r3, r3, #31
 801413e:	1ad3      	subs	r3, r2, r3
 8014140:	b29a      	uxth	r2, r3
 8014142:	69bb      	ldr	r3, [r7, #24]
 8014144:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8014146:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801414a:	4618      	mov	r0, r3
 801414c:	3720      	adds	r7, #32
 801414e:	46bd      	mov	sp, r7
 8014150:	bdb0      	pop	{r4, r5, r7, pc}
 8014152:	bf00      	nop
 8014154:	200004d8 	.word	0x200004d8
 8014158:	08020918 	.word	0x08020918
 801415c:	0802091c 	.word	0x0802091c
 8014160:	10624dd3 	.word	0x10624dd3

08014164 <dhcp_discover>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_discover(struct netif *netif)
{
 8014164:	b580      	push	{r7, lr}
 8014166:	b08a      	sub	sp, #40	; 0x28
 8014168:	af02      	add	r7, sp, #8
 801416a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014170:	61bb      	str	r3, [r7, #24]
  err_t result = ERR_OK;
 8014172:	2300      	movs	r3, #0
 8014174:	75fb      	strb	r3, [r7, #23]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover()\n"));

  ip4_addr_set_any(&dhcp->offered_ip_addr);
 8014176:	69bb      	ldr	r3, [r7, #24]
 8014178:	2200      	movs	r2, #0
 801417a:	61da      	str	r2, [r3, #28]
  dhcp_set_state(dhcp, DHCP_STATE_SELECTING);
 801417c:	2106      	movs	r1, #6
 801417e:	69b8      	ldr	r0, [r7, #24]
 8014180:	f000 fbf4 	bl	801496c <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 8014184:	f107 0308 	add.w	r3, r7, #8
 8014188:	2201      	movs	r2, #1
 801418a:	69b9      	ldr	r1, [r7, #24]
 801418c:	6878      	ldr	r0, [r7, #4]
 801418e:	f001 f879 	bl	8015284 <dhcp_create_msg>
 8014192:	6138      	str	r0, [r7, #16]
  if (p_out != NULL) {
 8014194:	693b      	ldr	r3, [r7, #16]
 8014196:	2b00      	cmp	r3, #0
 8014198:	d04b      	beq.n	8014232 <dhcp_discover+0xce>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801419a:	693b      	ldr	r3, [r7, #16]
 801419c:	685b      	ldr	r3, [r3, #4]
 801419e:	60fb      	str	r3, [r7, #12]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: making request\n"));

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 80141a0:	8938      	ldrh	r0, [r7, #8]
 80141a2:	68fb      	ldr	r3, [r7, #12]
 80141a4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80141a8:	2302      	movs	r3, #2
 80141aa:	2239      	movs	r2, #57	; 0x39
 80141ac:	f000 fbf8 	bl	80149a0 <dhcp_option>
 80141b0:	4603      	mov	r3, r0
 80141b2:	813b      	strh	r3, [r7, #8]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 80141b4:	8938      	ldrh	r0, [r7, #8]
 80141b6:	68fb      	ldr	r3, [r7, #12]
 80141b8:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80141bc:	687b      	ldr	r3, [r7, #4]
 80141be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80141c0:	461a      	mov	r2, r3
 80141c2:	f000 fc47 	bl	8014a54 <dhcp_option_short>
 80141c6:	4603      	mov	r3, r0
 80141c8:	813b      	strh	r3, [r7, #8]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80141ca:	8938      	ldrh	r0, [r7, #8]
 80141cc:	68fb      	ldr	r3, [r7, #12]
 80141ce:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80141d2:	2303      	movs	r3, #3
 80141d4:	2237      	movs	r2, #55	; 0x37
 80141d6:	f000 fbe3 	bl	80149a0 <dhcp_option>
 80141da:	4603      	mov	r3, r0
 80141dc:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80141de:	2300      	movs	r3, #0
 80141e0:	77fb      	strb	r3, [r7, #31]
 80141e2:	e00e      	b.n	8014202 <dhcp_discover+0x9e>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 80141e4:	8938      	ldrh	r0, [r7, #8]
 80141e6:	68fb      	ldr	r3, [r7, #12]
 80141e8:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80141ec:	7ffb      	ldrb	r3, [r7, #31]
 80141ee:	4a29      	ldr	r2, [pc, #164]	; (8014294 <dhcp_discover+0x130>)
 80141f0:	5cd3      	ldrb	r3, [r2, r3]
 80141f2:	461a      	mov	r2, r3
 80141f4:	f000 fc08 	bl	8014a08 <dhcp_option_byte>
 80141f8:	4603      	mov	r3, r0
 80141fa:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80141fc:	7ffb      	ldrb	r3, [r7, #31]
 80141fe:	3301      	adds	r3, #1
 8014200:	77fb      	strb	r3, [r7, #31]
 8014202:	7ffb      	ldrb	r3, [r7, #31]
 8014204:	2b02      	cmp	r3, #2
 8014206:	d9ed      	bls.n	80141e4 <dhcp_discover+0x80>
    }
    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_SELECTING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8014208:	8938      	ldrh	r0, [r7, #8]
 801420a:	68fb      	ldr	r3, [r7, #12]
 801420c:	33f0      	adds	r3, #240	; 0xf0
 801420e:	693a      	ldr	r2, [r7, #16]
 8014210:	4619      	mov	r1, r3
 8014212:	f001 f90d 	bl	8015430 <dhcp_option_trailer>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: sendto(DISCOVER, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER)\n"));
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8014216:	4b20      	ldr	r3, [pc, #128]	; (8014298 <dhcp_discover+0x134>)
 8014218:	6818      	ldr	r0, [r3, #0]
 801421a:	4b20      	ldr	r3, [pc, #128]	; (801429c <dhcp_discover+0x138>)
 801421c:	9301      	str	r3, [sp, #4]
 801421e:	687b      	ldr	r3, [r7, #4]
 8014220:	9300      	str	r3, [sp, #0]
 8014222:	2343      	movs	r3, #67	; 0x43
 8014224:	4a1e      	ldr	r2, [pc, #120]	; (80142a0 <dhcp_discover+0x13c>)
 8014226:	6939      	ldr	r1, [r7, #16]
 8014228:	f7ff f87a 	bl	8013320 <udp_sendto_if_src>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: deleting()ing\n"));
    pbuf_free(p_out);
 801422c:	6938      	ldr	r0, [r7, #16]
 801422e:	f7f9 f945 	bl	800d4bc <pbuf_free>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover: SELECTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_discover: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 8014232:	69bb      	ldr	r3, [r7, #24]
 8014234:	799b      	ldrb	r3, [r3, #6]
 8014236:	2bff      	cmp	r3, #255	; 0xff
 8014238:	d005      	beq.n	8014246 <dhcp_discover+0xe2>
    dhcp->tries++;
 801423a:	69bb      	ldr	r3, [r7, #24]
 801423c:	799b      	ldrb	r3, [r3, #6]
 801423e:	3301      	adds	r3, #1
 8014240:	b2da      	uxtb	r2, r3
 8014242:	69bb      	ldr	r3, [r7, #24]
 8014244:	719a      	strb	r2, [r3, #6]
  if (dhcp->tries >= LWIP_DHCP_AUTOIP_COOP_TRIES && dhcp->autoip_coop_state == DHCP_AUTOIP_COOP_STATE_OFF) {
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_ON;
    autoip_start(netif);
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8014246:	69bb      	ldr	r3, [r7, #24]
 8014248:	799b      	ldrb	r3, [r3, #6]
 801424a:	2b05      	cmp	r3, #5
 801424c:	d80d      	bhi.n	801426a <dhcp_discover+0x106>
 801424e:	69bb      	ldr	r3, [r7, #24]
 8014250:	799b      	ldrb	r3, [r3, #6]
 8014252:	461a      	mov	r2, r3
 8014254:	2301      	movs	r3, #1
 8014256:	4093      	lsls	r3, r2
 8014258:	b29b      	uxth	r3, r3
 801425a:	461a      	mov	r2, r3
 801425c:	0152      	lsls	r2, r2, #5
 801425e:	1ad2      	subs	r2, r2, r3
 8014260:	0092      	lsls	r2, r2, #2
 8014262:	4413      	add	r3, r2
 8014264:	00db      	lsls	r3, r3, #3
 8014266:	b29b      	uxth	r3, r3
 8014268:	e001      	b.n	801426e <dhcp_discover+0x10a>
 801426a:	f64e 2360 	movw	r3, #60000	; 0xea60
 801426e:	817b      	strh	r3, [r7, #10]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8014270:	897b      	ldrh	r3, [r7, #10]
 8014272:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8014276:	4a0b      	ldr	r2, [pc, #44]	; (80142a4 <dhcp_discover+0x140>)
 8014278:	fb82 1203 	smull	r1, r2, r2, r3
 801427c:	1152      	asrs	r2, r2, #5
 801427e:	17db      	asrs	r3, r3, #31
 8014280:	1ad3      	subs	r3, r2, r3
 8014282:	b29a      	uxth	r2, r3
 8014284:	69bb      	ldr	r3, [r7, #24]
 8014286:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8014288:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801428c:	4618      	mov	r0, r3
 801428e:	3720      	adds	r7, #32
 8014290:	46bd      	mov	sp, r7
 8014292:	bd80      	pop	{r7, pc}
 8014294:	20000070 	.word	0x20000070
 8014298:	200004d8 	.word	0x200004d8
 801429c:	08020918 	.word	0x08020918
 80142a0:	0802091c 	.word	0x0802091c
 80142a4:	10624dd3 	.word	0x10624dd3

080142a8 <dhcp_bind>:
 *
 * @param netif network interface to bind to the offered address
 */
static void
dhcp_bind(struct netif *netif)
{
 80142a8:	b580      	push	{r7, lr}
 80142aa:	b088      	sub	sp, #32
 80142ac:	af00      	add	r7, sp, #0
 80142ae:	6078      	str	r0, [r7, #4]
  u32_t timeout;
  struct dhcp *dhcp;
  ip4_addr_t sn_mask, gw_addr;
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	2b00      	cmp	r3, #0
 80142b4:	d107      	bne.n	80142c6 <dhcp_bind+0x1e>
 80142b6:	4b64      	ldr	r3, [pc, #400]	; (8014448 <dhcp_bind+0x1a0>)
 80142b8:	f240 4215 	movw	r2, #1045	; 0x415
 80142bc:	4963      	ldr	r1, [pc, #396]	; (801444c <dhcp_bind+0x1a4>)
 80142be:	4864      	ldr	r0, [pc, #400]	; (8014450 <dhcp_bind+0x1a8>)
 80142c0:	f004 f97a 	bl	80185b8 <iprintf>
 80142c4:	e0bc      	b.n	8014440 <dhcp_bind+0x198>
  dhcp = netif_dhcp_data(netif);
 80142c6:	687b      	ldr	r3, [r7, #4]
 80142c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80142ca:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 80142cc:	69bb      	ldr	r3, [r7, #24]
 80142ce:	2b00      	cmp	r3, #0
 80142d0:	d107      	bne.n	80142e2 <dhcp_bind+0x3a>
 80142d2:	4b5d      	ldr	r3, [pc, #372]	; (8014448 <dhcp_bind+0x1a0>)
 80142d4:	f240 4217 	movw	r2, #1047	; 0x417
 80142d8:	495e      	ldr	r1, [pc, #376]	; (8014454 <dhcp_bind+0x1ac>)
 80142da:	485d      	ldr	r0, [pc, #372]	; (8014450 <dhcp_bind+0x1a8>)
 80142dc:	f004 f96c 	bl	80185b8 <iprintf>
 80142e0:	e0ae      	b.n	8014440 <dhcp_bind+0x198>
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* reset time used of lease */
  dhcp->lease_used = 0;
 80142e2:	69bb      	ldr	r3, [r7, #24]
 80142e4:	2200      	movs	r2, #0
 80142e6:	825a      	strh	r2, [r3, #18]

  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 80142e8:	69bb      	ldr	r3, [r7, #24]
 80142ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80142ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80142f0:	d019      	beq.n	8014326 <dhcp_bind+0x7e>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t0 renewal timer %"U32_F" secs\n", dhcp->offered_t0_lease));
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 80142f2:	69bb      	ldr	r3, [r7, #24]
 80142f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80142f6:	331e      	adds	r3, #30
 80142f8:	4a57      	ldr	r2, [pc, #348]	; (8014458 <dhcp_bind+0x1b0>)
 80142fa:	fba2 2303 	umull	r2, r3, r2, r3
 80142fe:	095b      	lsrs	r3, r3, #5
 8014300:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 8014302:	69fb      	ldr	r3, [r7, #28]
 8014304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014308:	d302      	bcc.n	8014310 <dhcp_bind+0x68>
      timeout = 0xffff;
 801430a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801430e:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t0_timeout = (u16_t)timeout;
 8014310:	69fb      	ldr	r3, [r7, #28]
 8014312:	b29a      	uxth	r2, r3
 8014314:	69bb      	ldr	r3, [r7, #24]
 8014316:	829a      	strh	r2, [r3, #20]
    if (dhcp->t0_timeout == 0) {
 8014318:	69bb      	ldr	r3, [r7, #24]
 801431a:	8a9b      	ldrh	r3, [r3, #20]
 801431c:	2b00      	cmp	r3, #0
 801431e:	d102      	bne.n	8014326 <dhcp_bind+0x7e>
      dhcp->t0_timeout = 1;
 8014320:	69bb      	ldr	r3, [r7, #24]
 8014322:	2201      	movs	r2, #1
 8014324:	829a      	strh	r2, [r3, #20]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t0_lease * 1000));
  }

  /* temporary DHCP lease? */
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 8014326:	69bb      	ldr	r3, [r7, #24]
 8014328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801432a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801432e:	d01d      	beq.n	801436c <dhcp_bind+0xc4>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t1 renewal timer %"U32_F" secs\n", dhcp->offered_t1_renew));
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8014330:	69bb      	ldr	r3, [r7, #24]
 8014332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014334:	331e      	adds	r3, #30
 8014336:	4a48      	ldr	r2, [pc, #288]	; (8014458 <dhcp_bind+0x1b0>)
 8014338:	fba2 2303 	umull	r2, r3, r2, r3
 801433c:	095b      	lsrs	r3, r3, #5
 801433e:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 8014340:	69fb      	ldr	r3, [r7, #28]
 8014342:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014346:	d302      	bcc.n	801434e <dhcp_bind+0xa6>
      timeout = 0xffff;
 8014348:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801434c:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t1_timeout = (u16_t)timeout;
 801434e:	69fb      	ldr	r3, [r7, #28]
 8014350:	b29a      	uxth	r2, r3
 8014352:	69bb      	ldr	r3, [r7, #24]
 8014354:	815a      	strh	r2, [r3, #10]
    if (dhcp->t1_timeout == 0) {
 8014356:	69bb      	ldr	r3, [r7, #24]
 8014358:	895b      	ldrh	r3, [r3, #10]
 801435a:	2b00      	cmp	r3, #0
 801435c:	d102      	bne.n	8014364 <dhcp_bind+0xbc>
      dhcp->t1_timeout = 1;
 801435e:	69bb      	ldr	r3, [r7, #24]
 8014360:	2201      	movs	r2, #1
 8014362:	815a      	strh	r2, [r3, #10]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t1_renew * 1000));
    dhcp->t1_renew_time = dhcp->t1_timeout;
 8014364:	69bb      	ldr	r3, [r7, #24]
 8014366:	895a      	ldrh	r2, [r3, #10]
 8014368:	69bb      	ldr	r3, [r7, #24]
 801436a:	81da      	strh	r2, [r3, #14]
  }
  /* set renewal period timer */
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801436c:	69bb      	ldr	r3, [r7, #24]
 801436e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014374:	d01d      	beq.n	80143b2 <dhcp_bind+0x10a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t2 rebind timer %"U32_F" secs\n", dhcp->offered_t2_rebind));
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8014376:	69bb      	ldr	r3, [r7, #24]
 8014378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801437a:	331e      	adds	r3, #30
 801437c:	4a36      	ldr	r2, [pc, #216]	; (8014458 <dhcp_bind+0x1b0>)
 801437e:	fba2 2303 	umull	r2, r3, r2, r3
 8014382:	095b      	lsrs	r3, r3, #5
 8014384:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 8014386:	69fb      	ldr	r3, [r7, #28]
 8014388:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801438c:	d302      	bcc.n	8014394 <dhcp_bind+0xec>
      timeout = 0xffff;
 801438e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014392:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t2_timeout = (u16_t)timeout;
 8014394:	69fb      	ldr	r3, [r7, #28]
 8014396:	b29a      	uxth	r2, r3
 8014398:	69bb      	ldr	r3, [r7, #24]
 801439a:	819a      	strh	r2, [r3, #12]
    if (dhcp->t2_timeout == 0) {
 801439c:	69bb      	ldr	r3, [r7, #24]
 801439e:	899b      	ldrh	r3, [r3, #12]
 80143a0:	2b00      	cmp	r3, #0
 80143a2:	d102      	bne.n	80143aa <dhcp_bind+0x102>
      dhcp->t2_timeout = 1;
 80143a4:	69bb      	ldr	r3, [r7, #24]
 80143a6:	2201      	movs	r2, #1
 80143a8:	819a      	strh	r2, [r3, #12]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t2_rebind * 1000));
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 80143aa:	69bb      	ldr	r3, [r7, #24]
 80143ac:	899a      	ldrh	r2, [r3, #12]
 80143ae:	69bb      	ldr	r3, [r7, #24]
 80143b0:	821a      	strh	r2, [r3, #16]
  }

  /* If we have sub 1 minute lease, t2 and t1 will kick in at the same time. */
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 80143b2:	69bb      	ldr	r3, [r7, #24]
 80143b4:	895a      	ldrh	r2, [r3, #10]
 80143b6:	69bb      	ldr	r3, [r7, #24]
 80143b8:	899b      	ldrh	r3, [r3, #12]
 80143ba:	429a      	cmp	r2, r3
 80143bc:	d306      	bcc.n	80143cc <dhcp_bind+0x124>
 80143be:	69bb      	ldr	r3, [r7, #24]
 80143c0:	899b      	ldrh	r3, [r3, #12]
 80143c2:	2b00      	cmp	r3, #0
 80143c4:	d002      	beq.n	80143cc <dhcp_bind+0x124>
    dhcp->t1_timeout = 0;
 80143c6:	69bb      	ldr	r3, [r7, #24]
 80143c8:	2200      	movs	r2, #0
 80143ca:	815a      	strh	r2, [r3, #10]
  }

  if (dhcp->subnet_mask_given) {
 80143cc:	69bb      	ldr	r3, [r7, #24]
 80143ce:	79db      	ldrb	r3, [r3, #7]
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	d003      	beq.n	80143dc <dhcp_bind+0x134>
    /* copy offered network mask */
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 80143d4:	69bb      	ldr	r3, [r7, #24]
 80143d6:	6a1b      	ldr	r3, [r3, #32]
 80143d8:	613b      	str	r3, [r7, #16]
 80143da:	e014      	b.n	8014406 <dhcp_bind+0x15e>
  } else {
    /* subnet mask not given, choose a safe subnet mask given the network class */
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 80143dc:	69bb      	ldr	r3, [r7, #24]
 80143de:	331c      	adds	r3, #28
 80143e0:	781b      	ldrb	r3, [r3, #0]
 80143e2:	75fb      	strb	r3, [r7, #23]
    if (first_octet <= 127) {
 80143e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	db02      	blt.n	80143f2 <dhcp_bind+0x14a>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 80143ec:	23ff      	movs	r3, #255	; 0xff
 80143ee:	613b      	str	r3, [r7, #16]
 80143f0:	e009      	b.n	8014406 <dhcp_bind+0x15e>
    } else if (first_octet >= 192) {
 80143f2:	7dfb      	ldrb	r3, [r7, #23]
 80143f4:	2bbf      	cmp	r3, #191	; 0xbf
 80143f6:	d903      	bls.n	8014400 <dhcp_bind+0x158>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 80143f8:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80143fc:	613b      	str	r3, [r7, #16]
 80143fe:	e002      	b.n	8014406 <dhcp_bind+0x15e>
    } else {
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 8014400:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014404:	613b      	str	r3, [r7, #16]
    }
  }

  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 8014406:	69bb      	ldr	r3, [r7, #24]
 8014408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801440a:	60fb      	str	r3, [r7, #12]
  /* gateway address not given? */
  if (ip4_addr_isany_val(gw_addr)) {
 801440c:	68fb      	ldr	r3, [r7, #12]
 801440e:	2b00      	cmp	r3, #0
 8014410:	d108      	bne.n	8014424 <dhcp_bind+0x17c>
    /* copy network address */
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 8014412:	69bb      	ldr	r3, [r7, #24]
 8014414:	69da      	ldr	r2, [r3, #28]
 8014416:	693b      	ldr	r3, [r7, #16]
 8014418:	4013      	ands	r3, r2
 801441a:	60fb      	str	r3, [r7, #12]
    /* use first host address on network as gateway */
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 801441c:	68fb      	ldr	r3, [r7, #12]
 801441e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8014422:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_bind(): IP: 0x%08"X32_F" SN: 0x%08"X32_F" GW: 0x%08"X32_F"\n",
              ip4_addr_get_u32(&dhcp->offered_ip_addr), ip4_addr_get_u32(&sn_mask), ip4_addr_get_u32(&gw_addr)));
  /* netif is now bound to DHCP leased address - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BOUND);
 8014424:	210a      	movs	r1, #10
 8014426:	69b8      	ldr	r0, [r7, #24]
 8014428:	f000 faa0 	bl	801496c <dhcp_set_state>

  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 801442c:	69bb      	ldr	r3, [r7, #24]
 801442e:	f103 011c 	add.w	r1, r3, #28
 8014432:	f107 030c 	add.w	r3, r7, #12
 8014436:	f107 0210 	add.w	r2, r7, #16
 801443a:	6878      	ldr	r0, [r7, #4]
 801443c:	f7f8 fbe6 	bl	800cc0c <netif_set_addr>
  /* interface is used by routing now that an address is set */
}
 8014440:	3720      	adds	r7, #32
 8014442:	46bd      	mov	sp, r7
 8014444:	bd80      	pop	{r7, pc}
 8014446:	bf00      	nop
 8014448:	0801fdac 	.word	0x0801fdac
 801444c:	0801ff0c 	.word	0x0801ff0c
 8014450:	0801fe0c 	.word	0x0801fe0c
 8014454:	0801ff28 	.word	0x0801ff28
 8014458:	88888889 	.word	0x88888889

0801445c <dhcp_renew>:
 *
 * @param netif network interface which must renew its lease
 */
err_t
dhcp_renew(struct netif *netif)
{
 801445c:	b580      	push	{r7, lr}
 801445e:	b08a      	sub	sp, #40	; 0x28
 8014460:	af02      	add	r7, sp, #8
 8014462:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014468:	61bb      	str	r3, [r7, #24]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_renew()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_RENEWING);
 801446a:	2105      	movs	r1, #5
 801446c:	69b8      	ldr	r0, [r7, #24]
 801446e:	f000 fa7d 	bl	801496c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8014472:	f107 030c 	add.w	r3, r7, #12
 8014476:	2203      	movs	r2, #3
 8014478:	69b9      	ldr	r1, [r7, #24]
 801447a:	6878      	ldr	r0, [r7, #4]
 801447c:	f000 ff02 	bl	8015284 <dhcp_create_msg>
 8014480:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8014482:	697b      	ldr	r3, [r7, #20]
 8014484:	2b00      	cmp	r3, #0
 8014486:	d04e      	beq.n	8014526 <dhcp_renew+0xca>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8014488:	697b      	ldr	r3, [r7, #20]
 801448a:	685b      	ldr	r3, [r3, #4]
 801448c:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801448e:	89b8      	ldrh	r0, [r7, #12]
 8014490:	693b      	ldr	r3, [r7, #16]
 8014492:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014496:	2302      	movs	r3, #2
 8014498:	2239      	movs	r2, #57	; 0x39
 801449a:	f000 fa81 	bl	80149a0 <dhcp_option>
 801449e:	4603      	mov	r3, r0
 80144a0:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 80144a2:	89b8      	ldrh	r0, [r7, #12]
 80144a4:	693b      	ldr	r3, [r7, #16]
 80144a6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80144aa:	687b      	ldr	r3, [r7, #4]
 80144ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80144ae:	461a      	mov	r2, r3
 80144b0:	f000 fad0 	bl	8014a54 <dhcp_option_short>
 80144b4:	4603      	mov	r3, r0
 80144b6:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80144b8:	89b8      	ldrh	r0, [r7, #12]
 80144ba:	693b      	ldr	r3, [r7, #16]
 80144bc:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80144c0:	2303      	movs	r3, #3
 80144c2:	2237      	movs	r2, #55	; 0x37
 80144c4:	f000 fa6c 	bl	80149a0 <dhcp_option>
 80144c8:	4603      	mov	r3, r0
 80144ca:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80144cc:	2300      	movs	r3, #0
 80144ce:	77bb      	strb	r3, [r7, #30]
 80144d0:	e00e      	b.n	80144f0 <dhcp_renew+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 80144d2:	89b8      	ldrh	r0, [r7, #12]
 80144d4:	693b      	ldr	r3, [r7, #16]
 80144d6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80144da:	7fbb      	ldrb	r3, [r7, #30]
 80144dc:	4a2a      	ldr	r2, [pc, #168]	; (8014588 <dhcp_renew+0x12c>)
 80144de:	5cd3      	ldrb	r3, [r2, r3]
 80144e0:	461a      	mov	r2, r3
 80144e2:	f000 fa91 	bl	8014a08 <dhcp_option_byte>
 80144e6:	4603      	mov	r3, r0
 80144e8:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80144ea:	7fbb      	ldrb	r3, [r7, #30]
 80144ec:	3301      	adds	r3, #1
 80144ee:	77bb      	strb	r3, [r7, #30]
 80144f0:	7fbb      	ldrb	r3, [r7, #30]
 80144f2:	2b02      	cmp	r3, #2
 80144f4:	d9ed      	bls.n	80144d2 <dhcp_renew+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_RENEWING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80144f6:	89b8      	ldrh	r0, [r7, #12]
 80144f8:	693b      	ldr	r3, [r7, #16]
 80144fa:	33f0      	adds	r3, #240	; 0xf0
 80144fc:	697a      	ldr	r2, [r7, #20]
 80144fe:	4619      	mov	r1, r3
 8014500:	f000 ff96 	bl	8015430 <dhcp_option_trailer>

    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8014504:	4b21      	ldr	r3, [pc, #132]	; (801458c <dhcp_renew+0x130>)
 8014506:	6818      	ldr	r0, [r3, #0]
 8014508:	69bb      	ldr	r3, [r7, #24]
 801450a:	f103 0218 	add.w	r2, r3, #24
 801450e:	687b      	ldr	r3, [r7, #4]
 8014510:	9300      	str	r3, [sp, #0]
 8014512:	2343      	movs	r3, #67	; 0x43
 8014514:	6979      	ldr	r1, [r7, #20]
 8014516:	f7fe fe8f 	bl	8013238 <udp_sendto_if>
 801451a:	4603      	mov	r3, r0
 801451c:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801451e:	6978      	ldr	r0, [r7, #20]
 8014520:	f7f8 ffcc 	bl	800d4bc <pbuf_free>
 8014524:	e001      	b.n	801452a <dhcp_renew+0xce>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew: RENEWING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_renew: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8014526:	23ff      	movs	r3, #255	; 0xff
 8014528:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801452a:	69bb      	ldr	r3, [r7, #24]
 801452c:	799b      	ldrb	r3, [r3, #6]
 801452e:	2bff      	cmp	r3, #255	; 0xff
 8014530:	d005      	beq.n	801453e <dhcp_renew+0xe2>
    dhcp->tries++;
 8014532:	69bb      	ldr	r3, [r7, #24]
 8014534:	799b      	ldrb	r3, [r3, #6]
 8014536:	3301      	adds	r3, #1
 8014538:	b2da      	uxtb	r2, r3
 801453a:	69bb      	ldr	r3, [r7, #24]
 801453c:	719a      	strb	r2, [r3, #6]
  }
  /* back-off on retries, but to a maximum of 20 seconds */
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801453e:	69bb      	ldr	r3, [r7, #24]
 8014540:	799b      	ldrb	r3, [r3, #6]
 8014542:	2b09      	cmp	r3, #9
 8014544:	d80a      	bhi.n	801455c <dhcp_renew+0x100>
 8014546:	69bb      	ldr	r3, [r7, #24]
 8014548:	799b      	ldrb	r3, [r3, #6]
 801454a:	b29b      	uxth	r3, r3
 801454c:	461a      	mov	r2, r3
 801454e:	0152      	lsls	r2, r2, #5
 8014550:	1ad2      	subs	r2, r2, r3
 8014552:	0092      	lsls	r2, r2, #2
 8014554:	4413      	add	r3, r2
 8014556:	011b      	lsls	r3, r3, #4
 8014558:	b29b      	uxth	r3, r3
 801455a:	e001      	b.n	8014560 <dhcp_renew+0x104>
 801455c:	f644 6320 	movw	r3, #20000	; 0x4e20
 8014560:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8014562:	89fb      	ldrh	r3, [r7, #14]
 8014564:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8014568:	4a09      	ldr	r2, [pc, #36]	; (8014590 <dhcp_renew+0x134>)
 801456a:	fb82 1203 	smull	r1, r2, r2, r3
 801456e:	1152      	asrs	r2, r2, #5
 8014570:	17db      	asrs	r3, r3, #31
 8014572:	1ad3      	subs	r3, r2, r3
 8014574:	b29a      	uxth	r2, r3
 8014576:	69bb      	ldr	r3, [r7, #24]
 8014578:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801457a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801457e:	4618      	mov	r0, r3
 8014580:	3720      	adds	r7, #32
 8014582:	46bd      	mov	sp, r7
 8014584:	bd80      	pop	{r7, pc}
 8014586:	bf00      	nop
 8014588:	20000070 	.word	0x20000070
 801458c:	200004d8 	.word	0x200004d8
 8014590:	10624dd3 	.word	0x10624dd3

08014594 <dhcp_rebind>:
 *
 * @param netif network interface which must rebind with a DHCP server
 */
static err_t
dhcp_rebind(struct netif *netif)
{
 8014594:	b580      	push	{r7, lr}
 8014596:	b08a      	sub	sp, #40	; 0x28
 8014598:	af02      	add	r7, sp, #8
 801459a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80145a0:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBINDING);
 80145a2:	2104      	movs	r1, #4
 80145a4:	69b8      	ldr	r0, [r7, #24]
 80145a6:	f000 f9e1 	bl	801496c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 80145aa:	f107 030c 	add.w	r3, r7, #12
 80145ae:	2203      	movs	r2, #3
 80145b0:	69b9      	ldr	r1, [r7, #24]
 80145b2:	6878      	ldr	r0, [r7, #4]
 80145b4:	f000 fe66 	bl	8015284 <dhcp_create_msg>
 80145b8:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 80145ba:	697b      	ldr	r3, [r7, #20]
 80145bc:	2b00      	cmp	r3, #0
 80145be:	d04c      	beq.n	801465a <dhcp_rebind+0xc6>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80145c0:	697b      	ldr	r3, [r7, #20]
 80145c2:	685b      	ldr	r3, [r3, #4]
 80145c4:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 80145c6:	89b8      	ldrh	r0, [r7, #12]
 80145c8:	693b      	ldr	r3, [r7, #16]
 80145ca:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80145ce:	2302      	movs	r3, #2
 80145d0:	2239      	movs	r2, #57	; 0x39
 80145d2:	f000 f9e5 	bl	80149a0 <dhcp_option>
 80145d6:	4603      	mov	r3, r0
 80145d8:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 80145da:	89b8      	ldrh	r0, [r7, #12]
 80145dc:	693b      	ldr	r3, [r7, #16]
 80145de:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80145e6:	461a      	mov	r2, r3
 80145e8:	f000 fa34 	bl	8014a54 <dhcp_option_short>
 80145ec:	4603      	mov	r3, r0
 80145ee:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80145f0:	89b8      	ldrh	r0, [r7, #12]
 80145f2:	693b      	ldr	r3, [r7, #16]
 80145f4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80145f8:	2303      	movs	r3, #3
 80145fa:	2237      	movs	r2, #55	; 0x37
 80145fc:	f000 f9d0 	bl	80149a0 <dhcp_option>
 8014600:	4603      	mov	r3, r0
 8014602:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8014604:	2300      	movs	r3, #0
 8014606:	77bb      	strb	r3, [r7, #30]
 8014608:	e00e      	b.n	8014628 <dhcp_rebind+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801460a:	89b8      	ldrh	r0, [r7, #12]
 801460c:	693b      	ldr	r3, [r7, #16]
 801460e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014612:	7fbb      	ldrb	r3, [r7, #30]
 8014614:	4a29      	ldr	r2, [pc, #164]	; (80146bc <dhcp_rebind+0x128>)
 8014616:	5cd3      	ldrb	r3, [r2, r3]
 8014618:	461a      	mov	r2, r3
 801461a:	f000 f9f5 	bl	8014a08 <dhcp_option_byte>
 801461e:	4603      	mov	r3, r0
 8014620:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8014622:	7fbb      	ldrb	r3, [r7, #30]
 8014624:	3301      	adds	r3, #1
 8014626:	77bb      	strb	r3, [r7, #30]
 8014628:	7fbb      	ldrb	r3, [r7, #30]
 801462a:	2b02      	cmp	r3, #2
 801462c:	d9ed      	bls.n	801460a <dhcp_rebind+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBINDING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801462e:	89b8      	ldrh	r0, [r7, #12]
 8014630:	693b      	ldr	r3, [r7, #16]
 8014632:	33f0      	adds	r3, #240	; 0xf0
 8014634:	697a      	ldr	r2, [r7, #20]
 8014636:	4619      	mov	r1, r3
 8014638:	f000 fefa 	bl	8015430 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801463c:	4b20      	ldr	r3, [pc, #128]	; (80146c0 <dhcp_rebind+0x12c>)
 801463e:	6818      	ldr	r0, [r3, #0]
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	9300      	str	r3, [sp, #0]
 8014644:	2343      	movs	r3, #67	; 0x43
 8014646:	4a1f      	ldr	r2, [pc, #124]	; (80146c4 <dhcp_rebind+0x130>)
 8014648:	6979      	ldr	r1, [r7, #20]
 801464a:	f7fe fdf5 	bl	8013238 <udp_sendto_if>
 801464e:	4603      	mov	r3, r0
 8014650:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8014652:	6978      	ldr	r0, [r7, #20]
 8014654:	f7f8 ff32 	bl	800d4bc <pbuf_free>
 8014658:	e001      	b.n	801465e <dhcp_rebind+0xca>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind: REBINDING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_rebind: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801465a:	23ff      	movs	r3, #255	; 0xff
 801465c:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801465e:	69bb      	ldr	r3, [r7, #24]
 8014660:	799b      	ldrb	r3, [r3, #6]
 8014662:	2bff      	cmp	r3, #255	; 0xff
 8014664:	d005      	beq.n	8014672 <dhcp_rebind+0xde>
    dhcp->tries++;
 8014666:	69bb      	ldr	r3, [r7, #24]
 8014668:	799b      	ldrb	r3, [r3, #6]
 801466a:	3301      	adds	r3, #1
 801466c:	b2da      	uxtb	r2, r3
 801466e:	69bb      	ldr	r3, [r7, #24]
 8014670:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8014672:	69bb      	ldr	r3, [r7, #24]
 8014674:	799b      	ldrb	r3, [r3, #6]
 8014676:	2b09      	cmp	r3, #9
 8014678:	d80a      	bhi.n	8014690 <dhcp_rebind+0xfc>
 801467a:	69bb      	ldr	r3, [r7, #24]
 801467c:	799b      	ldrb	r3, [r3, #6]
 801467e:	b29b      	uxth	r3, r3
 8014680:	461a      	mov	r2, r3
 8014682:	0152      	lsls	r2, r2, #5
 8014684:	1ad2      	subs	r2, r2, r3
 8014686:	0092      	lsls	r2, r2, #2
 8014688:	4413      	add	r3, r2
 801468a:	00db      	lsls	r3, r3, #3
 801468c:	b29b      	uxth	r3, r3
 801468e:	e001      	b.n	8014694 <dhcp_rebind+0x100>
 8014690:	f242 7310 	movw	r3, #10000	; 0x2710
 8014694:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8014696:	89fb      	ldrh	r3, [r7, #14]
 8014698:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801469c:	4a0a      	ldr	r2, [pc, #40]	; (80146c8 <dhcp_rebind+0x134>)
 801469e:	fb82 1203 	smull	r1, r2, r2, r3
 80146a2:	1152      	asrs	r2, r2, #5
 80146a4:	17db      	asrs	r3, r3, #31
 80146a6:	1ad3      	subs	r3, r2, r3
 80146a8:	b29a      	uxth	r2, r3
 80146aa:	69bb      	ldr	r3, [r7, #24]
 80146ac:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80146ae:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80146b2:	4618      	mov	r0, r3
 80146b4:	3720      	adds	r7, #32
 80146b6:	46bd      	mov	sp, r7
 80146b8:	bd80      	pop	{r7, pc}
 80146ba:	bf00      	nop
 80146bc:	20000070 	.word	0x20000070
 80146c0:	200004d8 	.word	0x200004d8
 80146c4:	0802091c 	.word	0x0802091c
 80146c8:	10624dd3 	.word	0x10624dd3

080146cc <dhcp_reboot>:
 *
 * @param netif network interface which must reboot
 */
static err_t
dhcp_reboot(struct netif *netif)
{
 80146cc:	b5b0      	push	{r4, r5, r7, lr}
 80146ce:	b08a      	sub	sp, #40	; 0x28
 80146d0:	af02      	add	r7, sp, #8
 80146d2:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80146d8:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBOOTING);
 80146da:	2103      	movs	r1, #3
 80146dc:	69b8      	ldr	r0, [r7, #24]
 80146de:	f000 f945 	bl	801496c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 80146e2:	f107 030c 	add.w	r3, r7, #12
 80146e6:	2203      	movs	r2, #3
 80146e8:	69b9      	ldr	r1, [r7, #24]
 80146ea:	6878      	ldr	r0, [r7, #4]
 80146ec:	f000 fdca 	bl	8015284 <dhcp_create_msg>
 80146f0:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 80146f2:	697b      	ldr	r3, [r7, #20]
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d066      	beq.n	80147c6 <dhcp_reboot+0xfa>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80146f8:	697b      	ldr	r3, [r7, #20]
 80146fa:	685b      	ldr	r3, [r3, #4]
 80146fc:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 80146fe:	89b8      	ldrh	r0, [r7, #12]
 8014700:	693b      	ldr	r3, [r7, #16]
 8014702:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014706:	2302      	movs	r3, #2
 8014708:	2239      	movs	r2, #57	; 0x39
 801470a:	f000 f949 	bl	80149a0 <dhcp_option>
 801470e:	4603      	mov	r3, r0
 8014710:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 8014712:	89b8      	ldrh	r0, [r7, #12]
 8014714:	693b      	ldr	r3, [r7, #16]
 8014716:	33f0      	adds	r3, #240	; 0xf0
 8014718:	f44f 7210 	mov.w	r2, #576	; 0x240
 801471c:	4619      	mov	r1, r3
 801471e:	f000 f999 	bl	8014a54 <dhcp_option_short>
 8014722:	4603      	mov	r3, r0
 8014724:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8014726:	89b8      	ldrh	r0, [r7, #12]
 8014728:	693b      	ldr	r3, [r7, #16]
 801472a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801472e:	2304      	movs	r3, #4
 8014730:	2232      	movs	r2, #50	; 0x32
 8014732:	f000 f935 	bl	80149a0 <dhcp_option>
 8014736:	4603      	mov	r3, r0
 8014738:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801473a:	89bc      	ldrh	r4, [r7, #12]
 801473c:	693b      	ldr	r3, [r7, #16]
 801473e:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8014742:	69bb      	ldr	r3, [r7, #24]
 8014744:	69db      	ldr	r3, [r3, #28]
 8014746:	4618      	mov	r0, r3
 8014748:	f7f7 fc31 	bl	800bfae <lwip_htonl>
 801474c:	4603      	mov	r3, r0
 801474e:	461a      	mov	r2, r3
 8014750:	4629      	mov	r1, r5
 8014752:	4620      	mov	r0, r4
 8014754:	f000 f9b0 	bl	8014ab8 <dhcp_option_long>
 8014758:	4603      	mov	r3, r0
 801475a:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801475c:	89b8      	ldrh	r0, [r7, #12]
 801475e:	693b      	ldr	r3, [r7, #16]
 8014760:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014764:	2303      	movs	r3, #3
 8014766:	2237      	movs	r2, #55	; 0x37
 8014768:	f000 f91a 	bl	80149a0 <dhcp_option>
 801476c:	4603      	mov	r3, r0
 801476e:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8014770:	2300      	movs	r3, #0
 8014772:	77bb      	strb	r3, [r7, #30]
 8014774:	e00e      	b.n	8014794 <dhcp_reboot+0xc8>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8014776:	89b8      	ldrh	r0, [r7, #12]
 8014778:	693b      	ldr	r3, [r7, #16]
 801477a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801477e:	7fbb      	ldrb	r3, [r7, #30]
 8014780:	4a29      	ldr	r2, [pc, #164]	; (8014828 <dhcp_reboot+0x15c>)
 8014782:	5cd3      	ldrb	r3, [r2, r3]
 8014784:	461a      	mov	r2, r3
 8014786:	f000 f93f 	bl	8014a08 <dhcp_option_byte>
 801478a:	4603      	mov	r3, r0
 801478c:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801478e:	7fbb      	ldrb	r3, [r7, #30]
 8014790:	3301      	adds	r3, #1
 8014792:	77bb      	strb	r3, [r7, #30]
 8014794:	7fbb      	ldrb	r3, [r7, #30]
 8014796:	2b02      	cmp	r3, #2
 8014798:	d9ed      	bls.n	8014776 <dhcp_reboot+0xaa>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBOOTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801479a:	89b8      	ldrh	r0, [r7, #12]
 801479c:	693b      	ldr	r3, [r7, #16]
 801479e:	33f0      	adds	r3, #240	; 0xf0
 80147a0:	697a      	ldr	r2, [r7, #20]
 80147a2:	4619      	mov	r1, r3
 80147a4:	f000 fe44 	bl	8015430 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 80147a8:	4b20      	ldr	r3, [pc, #128]	; (801482c <dhcp_reboot+0x160>)
 80147aa:	6818      	ldr	r0, [r3, #0]
 80147ac:	687b      	ldr	r3, [r7, #4]
 80147ae:	9300      	str	r3, [sp, #0]
 80147b0:	2343      	movs	r3, #67	; 0x43
 80147b2:	4a1f      	ldr	r2, [pc, #124]	; (8014830 <dhcp_reboot+0x164>)
 80147b4:	6979      	ldr	r1, [r7, #20]
 80147b6:	f7fe fd3f 	bl	8013238 <udp_sendto_if>
 80147ba:	4603      	mov	r3, r0
 80147bc:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 80147be:	6978      	ldr	r0, [r7, #20]
 80147c0:	f7f8 fe7c 	bl	800d4bc <pbuf_free>
 80147c4:	e001      	b.n	80147ca <dhcp_reboot+0xfe>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot: REBOOTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_reboot: could not allocate DHCP request\n"));
    result = ERR_MEM;
 80147c6:	23ff      	movs	r3, #255	; 0xff
 80147c8:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 80147ca:	69bb      	ldr	r3, [r7, #24]
 80147cc:	799b      	ldrb	r3, [r3, #6]
 80147ce:	2bff      	cmp	r3, #255	; 0xff
 80147d0:	d005      	beq.n	80147de <dhcp_reboot+0x112>
    dhcp->tries++;
 80147d2:	69bb      	ldr	r3, [r7, #24]
 80147d4:	799b      	ldrb	r3, [r3, #6]
 80147d6:	3301      	adds	r3, #1
 80147d8:	b2da      	uxtb	r2, r3
 80147da:	69bb      	ldr	r3, [r7, #24]
 80147dc:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 80147de:	69bb      	ldr	r3, [r7, #24]
 80147e0:	799b      	ldrb	r3, [r3, #6]
 80147e2:	2b09      	cmp	r3, #9
 80147e4:	d80a      	bhi.n	80147fc <dhcp_reboot+0x130>
 80147e6:	69bb      	ldr	r3, [r7, #24]
 80147e8:	799b      	ldrb	r3, [r3, #6]
 80147ea:	b29b      	uxth	r3, r3
 80147ec:	461a      	mov	r2, r3
 80147ee:	0152      	lsls	r2, r2, #5
 80147f0:	1ad2      	subs	r2, r2, r3
 80147f2:	0092      	lsls	r2, r2, #2
 80147f4:	4413      	add	r3, r2
 80147f6:	00db      	lsls	r3, r3, #3
 80147f8:	b29b      	uxth	r3, r3
 80147fa:	e001      	b.n	8014800 <dhcp_reboot+0x134>
 80147fc:	f242 7310 	movw	r3, #10000	; 0x2710
 8014800:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8014802:	89fb      	ldrh	r3, [r7, #14]
 8014804:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8014808:	4a0a      	ldr	r2, [pc, #40]	; (8014834 <dhcp_reboot+0x168>)
 801480a:	fb82 1203 	smull	r1, r2, r2, r3
 801480e:	1152      	asrs	r2, r2, #5
 8014810:	17db      	asrs	r3, r3, #31
 8014812:	1ad3      	subs	r3, r2, r3
 8014814:	b29a      	uxth	r2, r3
 8014816:	69bb      	ldr	r3, [r7, #24]
 8014818:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801481a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801481e:	4618      	mov	r0, r3
 8014820:	3720      	adds	r7, #32
 8014822:	46bd      	mov	sp, r7
 8014824:	bdb0      	pop	{r4, r5, r7, pc}
 8014826:	bf00      	nop
 8014828:	20000070 	.word	0x20000070
 801482c:	200004d8 	.word	0x200004d8
 8014830:	0802091c 	.word	0x0802091c
 8014834:	10624dd3 	.word	0x10624dd3

08014838 <dhcp_release_and_stop>:
 *
 * @param netif network interface
 */
void
dhcp_release_and_stop(struct netif *netif)
{
 8014838:	b5b0      	push	{r4, r5, r7, lr}
 801483a:	b08a      	sub	sp, #40	; 0x28
 801483c:	af02      	add	r7, sp, #8
 801483e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014844:	61fb      	str	r3, [r7, #28]
  ip_addr_t server_ip_addr;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_release_and_stop()\n"));
  if (dhcp == NULL) {
 8014846:	69fb      	ldr	r3, [r7, #28]
 8014848:	2b00      	cmp	r3, #0
 801484a:	f000 8084 	beq.w	8014956 <dhcp_release_and_stop+0x11e>
    return;
  }

  /* already off? -> nothing to do */
  if (dhcp->state == DHCP_STATE_OFF) {
 801484e:	69fb      	ldr	r3, [r7, #28]
 8014850:	795b      	ldrb	r3, [r3, #5]
 8014852:	2b00      	cmp	r3, #0
 8014854:	f000 8081 	beq.w	801495a <dhcp_release_and_stop+0x122>
    return;
  }

  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 8014858:	69fb      	ldr	r3, [r7, #28]
 801485a:	699b      	ldr	r3, [r3, #24]
 801485c:	613b      	str	r3, [r7, #16]

  /* clean old DHCP offer */
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 801485e:	69fb      	ldr	r3, [r7, #28]
 8014860:	2200      	movs	r2, #0
 8014862:	619a      	str	r2, [r3, #24]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 8014864:	69fb      	ldr	r3, [r7, #28]
 8014866:	2200      	movs	r2, #0
 8014868:	61da      	str	r2, [r3, #28]
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 801486a:	69fb      	ldr	r3, [r7, #28]
 801486c:	2200      	movs	r2, #0
 801486e:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 8014870:	69fb      	ldr	r3, [r7, #28]
 8014872:	2200      	movs	r2, #0
 8014874:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 8014876:	69fb      	ldr	r3, [r7, #28]
 8014878:	2200      	movs	r2, #0
 801487a:	631a      	str	r2, [r3, #48]	; 0x30
 801487c:	69fb      	ldr	r3, [r7, #28]
 801487e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014880:	69fb      	ldr	r3, [r7, #28]
 8014882:	62da      	str	r2, [r3, #44]	; 0x2c
 8014884:	69fb      	ldr	r3, [r7, #28]
 8014886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014888:	69fb      	ldr	r3, [r7, #28]
 801488a:	629a      	str	r2, [r3, #40]	; 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 801488c:	69fb      	ldr	r3, [r7, #28]
 801488e:	2200      	movs	r2, #0
 8014890:	829a      	strh	r2, [r3, #20]
 8014892:	69fb      	ldr	r3, [r7, #28]
 8014894:	8a9a      	ldrh	r2, [r3, #20]
 8014896:	69fb      	ldr	r3, [r7, #28]
 8014898:	825a      	strh	r2, [r3, #18]
 801489a:	69fb      	ldr	r3, [r7, #28]
 801489c:	8a5a      	ldrh	r2, [r3, #18]
 801489e:	69fb      	ldr	r3, [r7, #28]
 80148a0:	821a      	strh	r2, [r3, #16]
 80148a2:	69fb      	ldr	r3, [r7, #28]
 80148a4:	8a1a      	ldrh	r2, [r3, #16]
 80148a6:	69fb      	ldr	r3, [r7, #28]
 80148a8:	81da      	strh	r2, [r3, #14]

  /* send release message when current IP was assigned via DHCP */
  if (dhcp_supplied_address(netif)) {
 80148aa:	6878      	ldr	r0, [r7, #4]
 80148ac:	f000 fdee 	bl	801548c <dhcp_supplied_address>
 80148b0:	4603      	mov	r3, r0
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	d03b      	beq.n	801492e <dhcp_release_and_stop+0xf6>
    /* create and initialize the DHCP message header */
    struct pbuf *p_out;
    u16_t options_out_len;
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 80148b6:	f107 030e 	add.w	r3, r7, #14
 80148ba:	2207      	movs	r2, #7
 80148bc:	69f9      	ldr	r1, [r7, #28]
 80148be:	6878      	ldr	r0, [r7, #4]
 80148c0:	f000 fce0 	bl	8015284 <dhcp_create_msg>
 80148c4:	61b8      	str	r0, [r7, #24]
    if (p_out != NULL) {
 80148c6:	69bb      	ldr	r3, [r7, #24]
 80148c8:	2b00      	cmp	r3, #0
 80148ca:	d030      	beq.n	801492e <dhcp_release_and_stop+0xf6>
      struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80148cc:	69bb      	ldr	r3, [r7, #24]
 80148ce:	685b      	ldr	r3, [r3, #4]
 80148d0:	617b      	str	r3, [r7, #20]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 80148d2:	89f8      	ldrh	r0, [r7, #14]
 80148d4:	697b      	ldr	r3, [r7, #20]
 80148d6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80148da:	2304      	movs	r3, #4
 80148dc:	2236      	movs	r2, #54	; 0x36
 80148de:	f000 f85f 	bl	80149a0 <dhcp_option>
 80148e2:	4603      	mov	r3, r0
 80148e4:	81fb      	strh	r3, [r7, #14]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 80148e6:	89fc      	ldrh	r4, [r7, #14]
 80148e8:	697b      	ldr	r3, [r7, #20]
 80148ea:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 80148ee:	693b      	ldr	r3, [r7, #16]
 80148f0:	4618      	mov	r0, r3
 80148f2:	f7f7 fb5c 	bl	800bfae <lwip_htonl>
 80148f6:	4603      	mov	r3, r0
 80148f8:	461a      	mov	r2, r3
 80148fa:	4629      	mov	r1, r5
 80148fc:	4620      	mov	r0, r4
 80148fe:	f000 f8db 	bl	8014ab8 <dhcp_option_long>
 8014902:	4603      	mov	r3, r0
 8014904:	81fb      	strh	r3, [r7, #14]

      LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, dhcp->state, msg_out, DHCP_RELEASE, &options_out_len);
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8014906:	89f8      	ldrh	r0, [r7, #14]
 8014908:	697b      	ldr	r3, [r7, #20]
 801490a:	33f0      	adds	r3, #240	; 0xf0
 801490c:	69ba      	ldr	r2, [r7, #24]
 801490e:	4619      	mov	r1, r3
 8014910:	f000 fd8e 	bl	8015430 <dhcp_option_trailer>

      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8014914:	4b13      	ldr	r3, [pc, #76]	; (8014964 <dhcp_release_and_stop+0x12c>)
 8014916:	6818      	ldr	r0, [r3, #0]
 8014918:	f107 0210 	add.w	r2, r7, #16
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	9300      	str	r3, [sp, #0]
 8014920:	2343      	movs	r3, #67	; 0x43
 8014922:	69b9      	ldr	r1, [r7, #24]
 8014924:	f7fe fc88 	bl	8013238 <udp_sendto_if>
      pbuf_free(p_out);
 8014928:	69b8      	ldr	r0, [r7, #24]
 801492a:	f7f8 fdc7 	bl	800d4bc <pbuf_free>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_release: could not allocate DHCP request\n"));
    }
  }

  /* remove IP address from interface (prevents routing from selecting this interface) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801492e:	4b0e      	ldr	r3, [pc, #56]	; (8014968 <dhcp_release_and_stop+0x130>)
 8014930:	4a0d      	ldr	r2, [pc, #52]	; (8014968 <dhcp_release_and_stop+0x130>)
 8014932:	490d      	ldr	r1, [pc, #52]	; (8014968 <dhcp_release_and_stop+0x130>)
 8014934:	6878      	ldr	r0, [r7, #4]
 8014936:	f7f8 f969 	bl	800cc0c <netif_set_addr>
    autoip_stop(netif);
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */

  dhcp_set_state(dhcp, DHCP_STATE_OFF);
 801493a:	2100      	movs	r1, #0
 801493c:	69f8      	ldr	r0, [r7, #28]
 801493e:	f000 f815 	bl	801496c <dhcp_set_state>

  if (dhcp->pcb_allocated != 0) {
 8014942:	69fb      	ldr	r3, [r7, #28]
 8014944:	791b      	ldrb	r3, [r3, #4]
 8014946:	2b00      	cmp	r3, #0
 8014948:	d008      	beq.n	801495c <dhcp_release_and_stop+0x124>
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801494a:	f7fe ffc1 	bl	80138d0 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 801494e:	69fb      	ldr	r3, [r7, #28]
 8014950:	2200      	movs	r2, #0
 8014952:	711a      	strb	r2, [r3, #4]
 8014954:	e002      	b.n	801495c <dhcp_release_and_stop+0x124>
    return;
 8014956:	bf00      	nop
 8014958:	e000      	b.n	801495c <dhcp_release_and_stop+0x124>
    return;
 801495a:	bf00      	nop
  }
}
 801495c:	3720      	adds	r7, #32
 801495e:	46bd      	mov	sp, r7
 8014960:	bdb0      	pop	{r4, r5, r7, pc}
 8014962:	bf00      	nop
 8014964:	200004d8 	.word	0x200004d8
 8014968:	08020918 	.word	0x08020918

0801496c <dhcp_set_state>:
 *
 * If the state changed, reset the number of tries.
 */
static void
dhcp_set_state(struct dhcp *dhcp, u8_t new_state)
{
 801496c:	b480      	push	{r7}
 801496e:	b083      	sub	sp, #12
 8014970:	af00      	add	r7, sp, #0
 8014972:	6078      	str	r0, [r7, #4]
 8014974:	460b      	mov	r3, r1
 8014976:	70fb      	strb	r3, [r7, #3]
  if (new_state != dhcp->state) {
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	795b      	ldrb	r3, [r3, #5]
 801497c:	78fa      	ldrb	r2, [r7, #3]
 801497e:	429a      	cmp	r2, r3
 8014980:	d008      	beq.n	8014994 <dhcp_set_state+0x28>
    dhcp->state = new_state;
 8014982:	687b      	ldr	r3, [r7, #4]
 8014984:	78fa      	ldrb	r2, [r7, #3]
 8014986:	715a      	strb	r2, [r3, #5]
    dhcp->tries = 0;
 8014988:	687b      	ldr	r3, [r7, #4]
 801498a:	2200      	movs	r2, #0
 801498c:	719a      	strb	r2, [r3, #6]
    dhcp->request_timeout = 0;
 801498e:	687b      	ldr	r3, [r7, #4]
 8014990:	2200      	movs	r2, #0
 8014992:	811a      	strh	r2, [r3, #8]
  }
}
 8014994:	bf00      	nop
 8014996:	370c      	adds	r7, #12
 8014998:	46bd      	mov	sp, r7
 801499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801499e:	4770      	bx	lr

080149a0 <dhcp_option>:
 * DHCP message.
 *
 */
static u16_t
dhcp_option(u16_t options_out_len, u8_t *options, u8_t option_type, u8_t option_len)
{
 80149a0:	b580      	push	{r7, lr}
 80149a2:	b082      	sub	sp, #8
 80149a4:	af00      	add	r7, sp, #0
 80149a6:	6039      	str	r1, [r7, #0]
 80149a8:	4611      	mov	r1, r2
 80149aa:	461a      	mov	r2, r3
 80149ac:	4603      	mov	r3, r0
 80149ae:	80fb      	strh	r3, [r7, #6]
 80149b0:	460b      	mov	r3, r1
 80149b2:	717b      	strb	r3, [r7, #5]
 80149b4:	4613      	mov	r3, r2
 80149b6:	713b      	strb	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 80149b8:	88fa      	ldrh	r2, [r7, #6]
 80149ba:	793b      	ldrb	r3, [r7, #4]
 80149bc:	4413      	add	r3, r2
 80149be:	3302      	adds	r3, #2
 80149c0:	2b44      	cmp	r3, #68	; 0x44
 80149c2:	d906      	bls.n	80149d2 <dhcp_option+0x32>
 80149c4:	4b0d      	ldr	r3, [pc, #52]	; (80149fc <dhcp_option+0x5c>)
 80149c6:	f240 529a 	movw	r2, #1434	; 0x59a
 80149ca:	490d      	ldr	r1, [pc, #52]	; (8014a00 <dhcp_option+0x60>)
 80149cc:	480d      	ldr	r0, [pc, #52]	; (8014a04 <dhcp_option+0x64>)
 80149ce:	f003 fdf3 	bl	80185b8 <iprintf>
  options[options_out_len++] = option_type;
 80149d2:	88fb      	ldrh	r3, [r7, #6]
 80149d4:	1c5a      	adds	r2, r3, #1
 80149d6:	80fa      	strh	r2, [r7, #6]
 80149d8:	461a      	mov	r2, r3
 80149da:	683b      	ldr	r3, [r7, #0]
 80149dc:	4413      	add	r3, r2
 80149de:	797a      	ldrb	r2, [r7, #5]
 80149e0:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = option_len;
 80149e2:	88fb      	ldrh	r3, [r7, #6]
 80149e4:	1c5a      	adds	r2, r3, #1
 80149e6:	80fa      	strh	r2, [r7, #6]
 80149e8:	461a      	mov	r2, r3
 80149ea:	683b      	ldr	r3, [r7, #0]
 80149ec:	4413      	add	r3, r2
 80149ee:	793a      	ldrb	r2, [r7, #4]
 80149f0:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 80149f2:	88fb      	ldrh	r3, [r7, #6]
}
 80149f4:	4618      	mov	r0, r3
 80149f6:	3708      	adds	r7, #8
 80149f8:	46bd      	mov	sp, r7
 80149fa:	bd80      	pop	{r7, pc}
 80149fc:	0801fdac 	.word	0x0801fdac
 8014a00:	0801ff40 	.word	0x0801ff40
 8014a04:	0801fe0c 	.word	0x0801fe0c

08014a08 <dhcp_option_byte>:
 * Concatenate a single byte to the outgoing DHCP message.
 *
 */
static u16_t
dhcp_option_byte(u16_t options_out_len, u8_t *options, u8_t value)
{
 8014a08:	b580      	push	{r7, lr}
 8014a0a:	b082      	sub	sp, #8
 8014a0c:	af00      	add	r7, sp, #0
 8014a0e:	4603      	mov	r3, r0
 8014a10:	6039      	str	r1, [r7, #0]
 8014a12:	80fb      	strh	r3, [r7, #6]
 8014a14:	4613      	mov	r3, r2
 8014a16:	717b      	strb	r3, [r7, #5]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8014a18:	88fb      	ldrh	r3, [r7, #6]
 8014a1a:	2b43      	cmp	r3, #67	; 0x43
 8014a1c:	d906      	bls.n	8014a2c <dhcp_option_byte+0x24>
 8014a1e:	4b0a      	ldr	r3, [pc, #40]	; (8014a48 <dhcp_option_byte+0x40>)
 8014a20:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8014a24:	4909      	ldr	r1, [pc, #36]	; (8014a4c <dhcp_option_byte+0x44>)
 8014a26:	480a      	ldr	r0, [pc, #40]	; (8014a50 <dhcp_option_byte+0x48>)
 8014a28:	f003 fdc6 	bl	80185b8 <iprintf>
  options[options_out_len++] = value;
 8014a2c:	88fb      	ldrh	r3, [r7, #6]
 8014a2e:	1c5a      	adds	r2, r3, #1
 8014a30:	80fa      	strh	r2, [r7, #6]
 8014a32:	461a      	mov	r2, r3
 8014a34:	683b      	ldr	r3, [r7, #0]
 8014a36:	4413      	add	r3, r2
 8014a38:	797a      	ldrb	r2, [r7, #5]
 8014a3a:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8014a3c:	88fb      	ldrh	r3, [r7, #6]
}
 8014a3e:	4618      	mov	r0, r3
 8014a40:	3708      	adds	r7, #8
 8014a42:	46bd      	mov	sp, r7
 8014a44:	bd80      	pop	{r7, pc}
 8014a46:	bf00      	nop
 8014a48:	0801fdac 	.word	0x0801fdac
 8014a4c:	0801ff84 	.word	0x0801ff84
 8014a50:	0801fe0c 	.word	0x0801fe0c

08014a54 <dhcp_option_short>:

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 8014a54:	b580      	push	{r7, lr}
 8014a56:	b082      	sub	sp, #8
 8014a58:	af00      	add	r7, sp, #0
 8014a5a:	4603      	mov	r3, r0
 8014a5c:	6039      	str	r1, [r7, #0]
 8014a5e:	80fb      	strh	r3, [r7, #6]
 8014a60:	4613      	mov	r3, r2
 8014a62:	80bb      	strh	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8014a64:	88fb      	ldrh	r3, [r7, #6]
 8014a66:	3302      	adds	r3, #2
 8014a68:	2b44      	cmp	r3, #68	; 0x44
 8014a6a:	d906      	bls.n	8014a7a <dhcp_option_short+0x26>
 8014a6c:	4b0f      	ldr	r3, [pc, #60]	; (8014aac <dhcp_option_short+0x58>)
 8014a6e:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8014a72:	490f      	ldr	r1, [pc, #60]	; (8014ab0 <dhcp_option_short+0x5c>)
 8014a74:	480f      	ldr	r0, [pc, #60]	; (8014ab4 <dhcp_option_short+0x60>)
 8014a76:	f003 fd9f 	bl	80185b8 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8014a7a:	88bb      	ldrh	r3, [r7, #4]
 8014a7c:	0a1b      	lsrs	r3, r3, #8
 8014a7e:	b29a      	uxth	r2, r3
 8014a80:	88fb      	ldrh	r3, [r7, #6]
 8014a82:	1c59      	adds	r1, r3, #1
 8014a84:	80f9      	strh	r1, [r7, #6]
 8014a86:	4619      	mov	r1, r3
 8014a88:	683b      	ldr	r3, [r7, #0]
 8014a8a:	440b      	add	r3, r1
 8014a8c:	b2d2      	uxtb	r2, r2
 8014a8e:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8014a90:	88fb      	ldrh	r3, [r7, #6]
 8014a92:	1c5a      	adds	r2, r3, #1
 8014a94:	80fa      	strh	r2, [r7, #6]
 8014a96:	461a      	mov	r2, r3
 8014a98:	683b      	ldr	r3, [r7, #0]
 8014a9a:	4413      	add	r3, r2
 8014a9c:	88ba      	ldrh	r2, [r7, #4]
 8014a9e:	b2d2      	uxtb	r2, r2
 8014aa0:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8014aa2:	88fb      	ldrh	r3, [r7, #6]
}
 8014aa4:	4618      	mov	r0, r3
 8014aa6:	3708      	adds	r7, #8
 8014aa8:	46bd      	mov	sp, r7
 8014aaa:	bd80      	pop	{r7, pc}
 8014aac:	0801fdac 	.word	0x0801fdac
 8014ab0:	0801ffbc 	.word	0x0801ffbc
 8014ab4:	0801fe0c 	.word	0x0801fe0c

08014ab8 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 8014ab8:	b580      	push	{r7, lr}
 8014aba:	b084      	sub	sp, #16
 8014abc:	af00      	add	r7, sp, #0
 8014abe:	4603      	mov	r3, r0
 8014ac0:	60b9      	str	r1, [r7, #8]
 8014ac2:	607a      	str	r2, [r7, #4]
 8014ac4:	81fb      	strh	r3, [r7, #14]
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 8014ac6:	89fb      	ldrh	r3, [r7, #14]
 8014ac8:	3304      	adds	r3, #4
 8014aca:	2b44      	cmp	r3, #68	; 0x44
 8014acc:	d906      	bls.n	8014adc <dhcp_option_long+0x24>
 8014ace:	4b19      	ldr	r3, [pc, #100]	; (8014b34 <dhcp_option_long+0x7c>)
 8014ad0:	f240 52b7 	movw	r2, #1463	; 0x5b7
 8014ad4:	4918      	ldr	r1, [pc, #96]	; (8014b38 <dhcp_option_long+0x80>)
 8014ad6:	4819      	ldr	r0, [pc, #100]	; (8014b3c <dhcp_option_long+0x84>)
 8014ad8:	f003 fd6e 	bl	80185b8 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	0e1a      	lsrs	r2, r3, #24
 8014ae0:	89fb      	ldrh	r3, [r7, #14]
 8014ae2:	1c59      	adds	r1, r3, #1
 8014ae4:	81f9      	strh	r1, [r7, #14]
 8014ae6:	4619      	mov	r1, r3
 8014ae8:	68bb      	ldr	r3, [r7, #8]
 8014aea:	440b      	add	r3, r1
 8014aec:	b2d2      	uxtb	r2, r2
 8014aee:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	0c1a      	lsrs	r2, r3, #16
 8014af4:	89fb      	ldrh	r3, [r7, #14]
 8014af6:	1c59      	adds	r1, r3, #1
 8014af8:	81f9      	strh	r1, [r7, #14]
 8014afa:	4619      	mov	r1, r3
 8014afc:	68bb      	ldr	r3, [r7, #8]
 8014afe:	440b      	add	r3, r1
 8014b00:	b2d2      	uxtb	r2, r2
 8014b02:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	0a1a      	lsrs	r2, r3, #8
 8014b08:	89fb      	ldrh	r3, [r7, #14]
 8014b0a:	1c59      	adds	r1, r3, #1
 8014b0c:	81f9      	strh	r1, [r7, #14]
 8014b0e:	4619      	mov	r1, r3
 8014b10:	68bb      	ldr	r3, [r7, #8]
 8014b12:	440b      	add	r3, r1
 8014b14:	b2d2      	uxtb	r2, r2
 8014b16:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 8014b18:	89fb      	ldrh	r3, [r7, #14]
 8014b1a:	1c5a      	adds	r2, r3, #1
 8014b1c:	81fa      	strh	r2, [r7, #14]
 8014b1e:	461a      	mov	r2, r3
 8014b20:	68bb      	ldr	r3, [r7, #8]
 8014b22:	4413      	add	r3, r2
 8014b24:	687a      	ldr	r2, [r7, #4]
 8014b26:	b2d2      	uxtb	r2, r2
 8014b28:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8014b2a:	89fb      	ldrh	r3, [r7, #14]
}
 8014b2c:	4618      	mov	r0, r3
 8014b2e:	3710      	adds	r7, #16
 8014b30:	46bd      	mov	sp, r7
 8014b32:	bd80      	pop	{r7, pc}
 8014b34:	0801fdac 	.word	0x0801fdac
 8014b38:	0801fff8 	.word	0x0801fff8
 8014b3c:	0801fe0c 	.word	0x0801fe0c

08014b40 <dhcp_parse_reply>:
 * use that further on.
 *
 */
static err_t
dhcp_parse_reply(struct pbuf *p, struct dhcp *dhcp)
{
 8014b40:	b580      	push	{r7, lr}
 8014b42:	b090      	sub	sp, #64	; 0x40
 8014b44:	af00      	add	r7, sp, #0
 8014b46:	6078      	str	r0, [r7, #4]
 8014b48:	6039      	str	r1, [r7, #0]
  u16_t offset;
  u16_t offset_max;
  u16_t options_idx;
  u16_t options_idx_max;
  struct pbuf *q;
  int parse_file_as_options = 0;
 8014b4a:	2300      	movs	r3, #0
 8014b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  int parse_sname_as_options = 0;
 8014b4e:	2300      	movs	r3, #0
 8014b50:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

  LWIP_UNUSED_ARG(dhcp);

  /* clear received options */
  dhcp_clear_all_options(dhcp);
 8014b52:	2208      	movs	r2, #8
 8014b54:	2100      	movs	r1, #0
 8014b56:	48be      	ldr	r0, [pc, #760]	; (8014e50 <dhcp_parse_reply+0x310>)
 8014b58:	f003 f812 	bl	8017b80 <memset>
  /* check that beginning of dhcp_msg (up to and including chaddr) is in first pbuf */
  if (p->len < DHCP_SNAME_OFS) {
 8014b5c:	687b      	ldr	r3, [r7, #4]
 8014b5e:	895b      	ldrh	r3, [r3, #10]
 8014b60:	2b2b      	cmp	r3, #43	; 0x2b
 8014b62:	d802      	bhi.n	8014b6a <dhcp_parse_reply+0x2a>
    return ERR_BUF;
 8014b64:	f06f 0301 	mvn.w	r3, #1
 8014b68:	e2a8      	b.n	80150bc <dhcp_parse_reply+0x57c>
  }
  msg_in = (struct dhcp_msg *)p->payload;
 8014b6a:	687b      	ldr	r3, [r7, #4]
 8014b6c:	685b      	ldr	r3, [r3, #4]
 8014b6e:	61bb      	str	r3, [r7, #24]
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* parse options */

  /* start with options field */
  options_idx = DHCP_OPTIONS_OFS;
 8014b70:	23f0      	movs	r3, #240	; 0xf0
 8014b72:	86fb      	strh	r3, [r7, #54]	; 0x36
  /* parse options to the end of the received packet */
  options_idx_max = p->tot_len;
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	891b      	ldrh	r3, [r3, #8]
 8014b78:	86bb      	strh	r3, [r7, #52]	; 0x34
again:
  q = p;
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 8014b7e:	e00c      	b.n	8014b9a <dhcp_parse_reply+0x5a>
    options_idx = (u16_t)(options_idx - q->len);
 8014b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b82:	895b      	ldrh	r3, [r3, #10]
 8014b84:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8014b86:	1ad3      	subs	r3, r2, r3
 8014b88:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = (u16_t)(options_idx_max - q->len);
 8014b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b8c:	895b      	ldrh	r3, [r3, #10]
 8014b8e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8014b90:	1ad3      	subs	r3, r2, r3
 8014b92:	86bb      	strh	r3, [r7, #52]	; 0x34
    q = q->next;
 8014b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b96:	681b      	ldr	r3, [r3, #0]
 8014b98:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 8014b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b9c:	2b00      	cmp	r3, #0
 8014b9e:	d004      	beq.n	8014baa <dhcp_parse_reply+0x6a>
 8014ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ba2:	895b      	ldrh	r3, [r3, #10]
 8014ba4:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8014ba6:	429a      	cmp	r2, r3
 8014ba8:	d2ea      	bcs.n	8014b80 <dhcp_parse_reply+0x40>
  }
  if (q == NULL) {
 8014baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014bac:	2b00      	cmp	r3, #0
 8014bae:	d102      	bne.n	8014bb6 <dhcp_parse_reply+0x76>
    return ERR_BUF;
 8014bb0:	f06f 0301 	mvn.w	r3, #1
 8014bb4:	e282      	b.n	80150bc <dhcp_parse_reply+0x57c>
  }
  offset = options_idx;
 8014bb6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8014bb8:	877b      	strh	r3, [r7, #58]	; 0x3a
  offset_max = options_idx_max;
 8014bba:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8014bbc:	873b      	strh	r3, [r7, #56]	; 0x38
  options = (u8_t *)q->payload;
 8014bbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014bc0:	685b      	ldr	r3, [r3, #4]
 8014bc2:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* at least 1 byte to read and no end marker, then at least 3 bytes to read? */
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8014bc4:	e23a      	b.n	801503c <dhcp_parse_reply+0x4fc>
    u8_t op = options[offset];
 8014bc6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014bc8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014bca:	4413      	add	r3, r2
 8014bcc:	781b      	ldrb	r3, [r3, #0]
 8014bce:	75fb      	strb	r3, [r7, #23]
    u8_t len;
    u8_t decode_len = 0;
 8014bd0:	2300      	movs	r3, #0
 8014bd2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int decode_idx = -1;
 8014bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8014bda:	623b      	str	r3, [r7, #32]
    u16_t val_offset = (u16_t)(offset + 2);
 8014bdc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014bde:	3302      	adds	r3, #2
 8014be0:	83fb      	strh	r3, [r7, #30]
    if (val_offset < offset) {
 8014be2:	8bfa      	ldrh	r2, [r7, #30]
 8014be4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014be6:	429a      	cmp	r2, r3
 8014be8:	d202      	bcs.n	8014bf0 <dhcp_parse_reply+0xb0>
      /* overflow */
      return ERR_BUF;
 8014bea:	f06f 0301 	mvn.w	r3, #1
 8014bee:	e265      	b.n	80150bc <dhcp_parse_reply+0x57c>
    }
    /* len byte might be in the next pbuf */
    if ((offset + 1) < q->len) {
 8014bf0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014bf2:	3301      	adds	r3, #1
 8014bf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014bf6:	8952      	ldrh	r2, [r2, #10]
 8014bf8:	4293      	cmp	r3, r2
 8014bfa:	da07      	bge.n	8014c0c <dhcp_parse_reply+0xcc>
      len = options[offset + 1];
 8014bfc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014bfe:	3301      	adds	r3, #1
 8014c00:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014c02:	4413      	add	r3, r2
 8014c04:	781b      	ldrb	r3, [r3, #0]
 8014c06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014c0a:	e00b      	b.n	8014c24 <dhcp_parse_reply+0xe4>
    } else {
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 8014c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c0e:	681b      	ldr	r3, [r3, #0]
 8014c10:	2b00      	cmp	r3, #0
 8014c12:	d004      	beq.n	8014c1e <dhcp_parse_reply+0xde>
 8014c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c16:	681b      	ldr	r3, [r3, #0]
 8014c18:	685b      	ldr	r3, [r3, #4]
 8014c1a:	781b      	ldrb	r3, [r3, #0]
 8014c1c:	e000      	b.n	8014c20 <dhcp_parse_reply+0xe0>
 8014c1e:	2300      	movs	r3, #0
 8014c20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    /* LWIP_DEBUGF(DHCP_DEBUG, ("msg_offset=%"U16_F", q->len=%"U16_F, msg_offset, q->len)); */
    decode_len = len;
 8014c24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014c28:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    switch (op) {
 8014c2c:	7dfb      	ldrb	r3, [r7, #23]
 8014c2e:	2b3b      	cmp	r3, #59	; 0x3b
 8014c30:	f200 812d 	bhi.w	8014e8e <dhcp_parse_reply+0x34e>
 8014c34:	a201      	add	r2, pc, #4	; (adr r2, 8014c3c <dhcp_parse_reply+0xfc>)
 8014c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014c3a:	bf00      	nop
 8014c3c:	08014d2d 	.word	0x08014d2d
 8014c40:	08014d3d 	.word	0x08014d3d
 8014c44:	08014e8f 	.word	0x08014e8f
 8014c48:	08014d5f 	.word	0x08014d5f
 8014c4c:	08014e8f 	.word	0x08014e8f
 8014c50:	08014e8f 	.word	0x08014e8f
 8014c54:	08014e8f 	.word	0x08014e8f
 8014c58:	08014e8f 	.word	0x08014e8f
 8014c5c:	08014e8f 	.word	0x08014e8f
 8014c60:	08014e8f 	.word	0x08014e8f
 8014c64:	08014e8f 	.word	0x08014e8f
 8014c68:	08014e8f 	.word	0x08014e8f
 8014c6c:	08014e8f 	.word	0x08014e8f
 8014c70:	08014e8f 	.word	0x08014e8f
 8014c74:	08014e8f 	.word	0x08014e8f
 8014c78:	08014e8f 	.word	0x08014e8f
 8014c7c:	08014e8f 	.word	0x08014e8f
 8014c80:	08014e8f 	.word	0x08014e8f
 8014c84:	08014e8f 	.word	0x08014e8f
 8014c88:	08014e8f 	.word	0x08014e8f
 8014c8c:	08014e8f 	.word	0x08014e8f
 8014c90:	08014e8f 	.word	0x08014e8f
 8014c94:	08014e8f 	.word	0x08014e8f
 8014c98:	08014e8f 	.word	0x08014e8f
 8014c9c:	08014e8f 	.word	0x08014e8f
 8014ca0:	08014e8f 	.word	0x08014e8f
 8014ca4:	08014e8f 	.word	0x08014e8f
 8014ca8:	08014e8f 	.word	0x08014e8f
 8014cac:	08014e8f 	.word	0x08014e8f
 8014cb0:	08014e8f 	.word	0x08014e8f
 8014cb4:	08014e8f 	.word	0x08014e8f
 8014cb8:	08014e8f 	.word	0x08014e8f
 8014cbc:	08014e8f 	.word	0x08014e8f
 8014cc0:	08014e8f 	.word	0x08014e8f
 8014cc4:	08014e8f 	.word	0x08014e8f
 8014cc8:	08014e8f 	.word	0x08014e8f
 8014ccc:	08014e8f 	.word	0x08014e8f
 8014cd0:	08014e8f 	.word	0x08014e8f
 8014cd4:	08014e8f 	.word	0x08014e8f
 8014cd8:	08014e8f 	.word	0x08014e8f
 8014cdc:	08014e8f 	.word	0x08014e8f
 8014ce0:	08014e8f 	.word	0x08014e8f
 8014ce4:	08014e8f 	.word	0x08014e8f
 8014ce8:	08014e8f 	.word	0x08014e8f
 8014cec:	08014e8f 	.word	0x08014e8f
 8014cf0:	08014e8f 	.word	0x08014e8f
 8014cf4:	08014e8f 	.word	0x08014e8f
 8014cf8:	08014e8f 	.word	0x08014e8f
 8014cfc:	08014e8f 	.word	0x08014e8f
 8014d00:	08014e8f 	.word	0x08014e8f
 8014d04:	08014e8f 	.word	0x08014e8f
 8014d08:	08014d8b 	.word	0x08014d8b
 8014d0c:	08014dad 	.word	0x08014dad
 8014d10:	08014de9 	.word	0x08014de9
 8014d14:	08014e0b 	.word	0x08014e0b
 8014d18:	08014e8f 	.word	0x08014e8f
 8014d1c:	08014e8f 	.word	0x08014e8f
 8014d20:	08014e8f 	.word	0x08014e8f
 8014d24:	08014e2d 	.word	0x08014e2d
 8014d28:	08014e6d 	.word	0x08014e6d
      /* case(DHCP_OPTION_END): handled above */
      case (DHCP_OPTION_PAD):
        /* special option: no len encoded */
        decode_len = len = 0;
 8014d2c:	2300      	movs	r3, #0
 8014d2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014d32:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014d36:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        /* will be increased below */
        break;
 8014d3a:	e0ac      	b.n	8014e96 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SUBNET_MASK):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8014d3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014d40:	2b04      	cmp	r3, #4
 8014d42:	d009      	beq.n	8014d58 <dhcp_parse_reply+0x218>
 8014d44:	4b43      	ldr	r3, [pc, #268]	; (8014e54 <dhcp_parse_reply+0x314>)
 8014d46:	f240 622e 	movw	r2, #1582	; 0x62e
 8014d4a:	4943      	ldr	r1, [pc, #268]	; (8014e58 <dhcp_parse_reply+0x318>)
 8014d4c:	4843      	ldr	r0, [pc, #268]	; (8014e5c <dhcp_parse_reply+0x31c>)
 8014d4e:	f003 fc33 	bl	80185b8 <iprintf>
 8014d52:	f06f 0305 	mvn.w	r3, #5
 8014d56:	e1b1      	b.n	80150bc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 8014d58:	2306      	movs	r3, #6
 8014d5a:	623b      	str	r3, [r7, #32]
        break;
 8014d5c:	e09b      	b.n	8014e96 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_ROUTER):
        decode_len = 4; /* only copy the first given router */
 8014d5e:	2304      	movs	r3, #4
 8014d60:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 8014d64:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8014d68:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014d6c:	429a      	cmp	r2, r3
 8014d6e:	d209      	bcs.n	8014d84 <dhcp_parse_reply+0x244>
 8014d70:	4b38      	ldr	r3, [pc, #224]	; (8014e54 <dhcp_parse_reply+0x314>)
 8014d72:	f240 6233 	movw	r2, #1587	; 0x633
 8014d76:	493a      	ldr	r1, [pc, #232]	; (8014e60 <dhcp_parse_reply+0x320>)
 8014d78:	4838      	ldr	r0, [pc, #224]	; (8014e5c <dhcp_parse_reply+0x31c>)
 8014d7a:	f003 fc1d 	bl	80185b8 <iprintf>
 8014d7e:	f06f 0305 	mvn.w	r3, #5
 8014d82:	e19b      	b.n	80150bc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 8014d84:	2307      	movs	r3, #7
 8014d86:	623b      	str	r3, [r7, #32]
        break;
 8014d88:	e085      	b.n	8014e96 <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
        break;
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
      case (DHCP_OPTION_LEASE_TIME):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8014d8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014d8e:	2b04      	cmp	r3, #4
 8014d90:	d009      	beq.n	8014da6 <dhcp_parse_reply+0x266>
 8014d92:	4b30      	ldr	r3, [pc, #192]	; (8014e54 <dhcp_parse_reply+0x314>)
 8014d94:	f240 6241 	movw	r2, #1601	; 0x641
 8014d98:	492f      	ldr	r1, [pc, #188]	; (8014e58 <dhcp_parse_reply+0x318>)
 8014d9a:	4830      	ldr	r0, [pc, #192]	; (8014e5c <dhcp_parse_reply+0x31c>)
 8014d9c:	f003 fc0c 	bl	80185b8 <iprintf>
 8014da0:	f06f 0305 	mvn.w	r3, #5
 8014da4:	e18a      	b.n	80150bc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 8014da6:	2303      	movs	r3, #3
 8014da8:	623b      	str	r3, [r7, #32]
        break;
 8014daa:	e074      	b.n	8014e96 <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_NTP_SERVER;
        break;
#endif /* LWIP_DHCP_GET_NTP_SRV*/
      case (DHCP_OPTION_OVERLOAD):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8014dac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014db0:	2b01      	cmp	r3, #1
 8014db2:	d009      	beq.n	8014dc8 <dhcp_parse_reply+0x288>
 8014db4:	4b27      	ldr	r3, [pc, #156]	; (8014e54 <dhcp_parse_reply+0x314>)
 8014db6:	f240 624f 	movw	r2, #1615	; 0x64f
 8014dba:	492a      	ldr	r1, [pc, #168]	; (8014e64 <dhcp_parse_reply+0x324>)
 8014dbc:	4827      	ldr	r0, [pc, #156]	; (8014e5c <dhcp_parse_reply+0x31c>)
 8014dbe:	f003 fbfb 	bl	80185b8 <iprintf>
 8014dc2:	f06f 0305 	mvn.w	r3, #5
 8014dc6:	e179      	b.n	80150bc <dhcp_parse_reply+0x57c>
        /* decode overload only in options, not in file/sname: invalid packet */
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 8014dc8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8014dca:	2bf0      	cmp	r3, #240	; 0xf0
 8014dcc:	d009      	beq.n	8014de2 <dhcp_parse_reply+0x2a2>
 8014dce:	4b21      	ldr	r3, [pc, #132]	; (8014e54 <dhcp_parse_reply+0x314>)
 8014dd0:	f240 6251 	movw	r2, #1617	; 0x651
 8014dd4:	4924      	ldr	r1, [pc, #144]	; (8014e68 <dhcp_parse_reply+0x328>)
 8014dd6:	4821      	ldr	r0, [pc, #132]	; (8014e5c <dhcp_parse_reply+0x31c>)
 8014dd8:	f003 fbee 	bl	80185b8 <iprintf>
 8014ddc:	f06f 0305 	mvn.w	r3, #5
 8014de0:	e16c      	b.n	80150bc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 8014de2:	2300      	movs	r3, #0
 8014de4:	623b      	str	r3, [r7, #32]
        break;
 8014de6:	e056      	b.n	8014e96 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_MESSAGE_TYPE):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8014de8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014dec:	2b01      	cmp	r3, #1
 8014dee:	d009      	beq.n	8014e04 <dhcp_parse_reply+0x2c4>
 8014df0:	4b18      	ldr	r3, [pc, #96]	; (8014e54 <dhcp_parse_reply+0x314>)
 8014df2:	f240 6255 	movw	r2, #1621	; 0x655
 8014df6:	491b      	ldr	r1, [pc, #108]	; (8014e64 <dhcp_parse_reply+0x324>)
 8014df8:	4818      	ldr	r0, [pc, #96]	; (8014e5c <dhcp_parse_reply+0x31c>)
 8014dfa:	f003 fbdd 	bl	80185b8 <iprintf>
 8014dfe:	f06f 0305 	mvn.w	r3, #5
 8014e02:	e15b      	b.n	80150bc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 8014e04:	2301      	movs	r3, #1
 8014e06:	623b      	str	r3, [r7, #32]
        break;
 8014e08:	e045      	b.n	8014e96 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SERVER_ID):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8014e0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014e0e:	2b04      	cmp	r3, #4
 8014e10:	d009      	beq.n	8014e26 <dhcp_parse_reply+0x2e6>
 8014e12:	4b10      	ldr	r3, [pc, #64]	; (8014e54 <dhcp_parse_reply+0x314>)
 8014e14:	f240 6259 	movw	r2, #1625	; 0x659
 8014e18:	490f      	ldr	r1, [pc, #60]	; (8014e58 <dhcp_parse_reply+0x318>)
 8014e1a:	4810      	ldr	r0, [pc, #64]	; (8014e5c <dhcp_parse_reply+0x31c>)
 8014e1c:	f003 fbcc 	bl	80185b8 <iprintf>
 8014e20:	f06f 0305 	mvn.w	r3, #5
 8014e24:	e14a      	b.n	80150bc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 8014e26:	2302      	movs	r3, #2
 8014e28:	623b      	str	r3, [r7, #32]
        break;
 8014e2a:	e034      	b.n	8014e96 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_T1):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8014e2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014e30:	2b04      	cmp	r3, #4
 8014e32:	d009      	beq.n	8014e48 <dhcp_parse_reply+0x308>
 8014e34:	4b07      	ldr	r3, [pc, #28]	; (8014e54 <dhcp_parse_reply+0x314>)
 8014e36:	f240 625d 	movw	r2, #1629	; 0x65d
 8014e3a:	4907      	ldr	r1, [pc, #28]	; (8014e58 <dhcp_parse_reply+0x318>)
 8014e3c:	4807      	ldr	r0, [pc, #28]	; (8014e5c <dhcp_parse_reply+0x31c>)
 8014e3e:	f003 fbbb 	bl	80185b8 <iprintf>
 8014e42:	f06f 0305 	mvn.w	r3, #5
 8014e46:	e139      	b.n	80150bc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T1;
 8014e48:	2304      	movs	r3, #4
 8014e4a:	623b      	str	r3, [r7, #32]
        break;
 8014e4c:	e023      	b.n	8014e96 <dhcp_parse_reply+0x356>
 8014e4e:	bf00      	nop
 8014e50:	20006ee4 	.word	0x20006ee4
 8014e54:	0801fdac 	.word	0x0801fdac
 8014e58:	08020034 	.word	0x08020034
 8014e5c:	0801fe0c 	.word	0x0801fe0c
 8014e60:	08020040 	.word	0x08020040
 8014e64:	08020054 	.word	0x08020054
 8014e68:	08020060 	.word	0x08020060
      case (DHCP_OPTION_T2):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8014e6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014e70:	2b04      	cmp	r3, #4
 8014e72:	d009      	beq.n	8014e88 <dhcp_parse_reply+0x348>
 8014e74:	4b93      	ldr	r3, [pc, #588]	; (80150c4 <dhcp_parse_reply+0x584>)
 8014e76:	f240 6261 	movw	r2, #1633	; 0x661
 8014e7a:	4993      	ldr	r1, [pc, #588]	; (80150c8 <dhcp_parse_reply+0x588>)
 8014e7c:	4893      	ldr	r0, [pc, #588]	; (80150cc <dhcp_parse_reply+0x58c>)
 8014e7e:	f003 fb9b 	bl	80185b8 <iprintf>
 8014e82:	f06f 0305 	mvn.w	r3, #5
 8014e86:	e119      	b.n	80150bc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T2;
 8014e88:	2305      	movs	r3, #5
 8014e8a:	623b      	str	r3, [r7, #32]
        break;
 8014e8c:	e003      	b.n	8014e96 <dhcp_parse_reply+0x356>
      default:
        decode_len = 0;
 8014e8e:	2300      	movs	r3, #0
 8014e90:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_DEBUGF(DHCP_DEBUG, ("skipping option %"U16_F" in options\n", (u16_t)op));
        LWIP_HOOK_DHCP_PARSE_OPTION(ip_current_netif(), dhcp, dhcp->state, msg_in,
                                    dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE) ? (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE) : 0,
                                    op, len, q, val_offset);
        break;
 8014e94:	bf00      	nop
    }
    if (op == DHCP_OPTION_PAD) {
 8014e96:	7dfb      	ldrb	r3, [r7, #23]
 8014e98:	2b00      	cmp	r3, #0
 8014e9a:	d103      	bne.n	8014ea4 <dhcp_parse_reply+0x364>
      offset++;
 8014e9c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014e9e:	3301      	adds	r3, #1
 8014ea0:	877b      	strh	r3, [r7, #58]	; 0x3a
 8014ea2:	e0a1      	b.n	8014fe8 <dhcp_parse_reply+0x4a8>
    } else {
      if (offset + len + 2 > 0xFFFF) {
 8014ea4:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014ea6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014eaa:	4413      	add	r3, r2
 8014eac:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 8014eb0:	4293      	cmp	r3, r2
 8014eb2:	dd02      	ble.n	8014eba <dhcp_parse_reply+0x37a>
        /* overflow */
        return ERR_BUF;
 8014eb4:	f06f 0301 	mvn.w	r3, #1
 8014eb8:	e100      	b.n	80150bc <dhcp_parse_reply+0x57c>
      }
      offset = (u16_t)(offset + len + 2);
 8014eba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014ebe:	b29a      	uxth	r2, r3
 8014ec0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014ec2:	4413      	add	r3, r2
 8014ec4:	b29b      	uxth	r3, r3
 8014ec6:	3302      	adds	r3, #2
 8014ec8:	877b      	strh	r3, [r7, #58]	; 0x3a
      if (decode_len > 0) {
 8014eca:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	f000 808a 	beq.w	8014fe8 <dhcp_parse_reply+0x4a8>
        u32_t value = 0;
 8014ed4:	2300      	movs	r3, #0
 8014ed6:	60bb      	str	r3, [r7, #8]
        u16_t copy_len;
decode_next:
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 8014ed8:	6a3b      	ldr	r3, [r7, #32]
 8014eda:	2b00      	cmp	r3, #0
 8014edc:	db02      	blt.n	8014ee4 <dhcp_parse_reply+0x3a4>
 8014ede:	6a3b      	ldr	r3, [r7, #32]
 8014ee0:	2b07      	cmp	r3, #7
 8014ee2:	dd06      	ble.n	8014ef2 <dhcp_parse_reply+0x3b2>
 8014ee4:	4b77      	ldr	r3, [pc, #476]	; (80150c4 <dhcp_parse_reply+0x584>)
 8014ee6:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 8014eea:	4979      	ldr	r1, [pc, #484]	; (80150d0 <dhcp_parse_reply+0x590>)
 8014eec:	4877      	ldr	r0, [pc, #476]	; (80150cc <dhcp_parse_reply+0x58c>)
 8014eee:	f003 fb63 	bl	80185b8 <iprintf>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 8014ef2:	4a78      	ldr	r2, [pc, #480]	; (80150d4 <dhcp_parse_reply+0x594>)
 8014ef4:	6a3b      	ldr	r3, [r7, #32]
 8014ef6:	4413      	add	r3, r2
 8014ef8:	781b      	ldrb	r3, [r3, #0]
 8014efa:	2b00      	cmp	r3, #0
 8014efc:	d174      	bne.n	8014fe8 <dhcp_parse_reply+0x4a8>
          copy_len = LWIP_MIN(decode_len, 4);
 8014efe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014f02:	2b04      	cmp	r3, #4
 8014f04:	bf28      	it	cs
 8014f06:	2304      	movcs	r3, #4
 8014f08:	b2db      	uxtb	r3, r3
 8014f0a:	82bb      	strh	r3, [r7, #20]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 8014f0c:	8bfb      	ldrh	r3, [r7, #30]
 8014f0e:	8aba      	ldrh	r2, [r7, #20]
 8014f10:	f107 0108 	add.w	r1, r7, #8
 8014f14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014f16:	f7f8 fccb 	bl	800d8b0 <pbuf_copy_partial>
 8014f1a:	4603      	mov	r3, r0
 8014f1c:	461a      	mov	r2, r3
 8014f1e:	8abb      	ldrh	r3, [r7, #20]
 8014f20:	4293      	cmp	r3, r2
 8014f22:	d002      	beq.n	8014f2a <dhcp_parse_reply+0x3ea>
            return ERR_BUF;
 8014f24:	f06f 0301 	mvn.w	r3, #1
 8014f28:	e0c8      	b.n	80150bc <dhcp_parse_reply+0x57c>
          }
          if (decode_len > 4) {
 8014f2a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014f2e:	2b04      	cmp	r3, #4
 8014f30:	d933      	bls.n	8014f9a <dhcp_parse_reply+0x45a>
            /* decode more than one u32_t */
            u16_t next_val_offset;
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 8014f32:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014f36:	f003 0303 	and.w	r3, r3, #3
 8014f3a:	b2db      	uxtb	r3, r3
 8014f3c:	2b00      	cmp	r3, #0
 8014f3e:	d009      	beq.n	8014f54 <dhcp_parse_reply+0x414>
 8014f40:	4b60      	ldr	r3, [pc, #384]	; (80150c4 <dhcp_parse_reply+0x584>)
 8014f42:	f240 6281 	movw	r2, #1665	; 0x681
 8014f46:	4964      	ldr	r1, [pc, #400]	; (80150d8 <dhcp_parse_reply+0x598>)
 8014f48:	4860      	ldr	r0, [pc, #384]	; (80150cc <dhcp_parse_reply+0x58c>)
 8014f4a:	f003 fb35 	bl	80185b8 <iprintf>
 8014f4e:	f06f 0305 	mvn.w	r3, #5
 8014f52:	e0b3      	b.n	80150bc <dhcp_parse_reply+0x57c>
            dhcp_got_option(dhcp, decode_idx);
 8014f54:	4a5f      	ldr	r2, [pc, #380]	; (80150d4 <dhcp_parse_reply+0x594>)
 8014f56:	6a3b      	ldr	r3, [r7, #32]
 8014f58:	4413      	add	r3, r2
 8014f5a:	2201      	movs	r2, #1
 8014f5c:	701a      	strb	r2, [r3, #0]
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 8014f5e:	68bb      	ldr	r3, [r7, #8]
 8014f60:	4618      	mov	r0, r3
 8014f62:	f7f7 f824 	bl	800bfae <lwip_htonl>
 8014f66:	4602      	mov	r2, r0
 8014f68:	495c      	ldr	r1, [pc, #368]	; (80150dc <dhcp_parse_reply+0x59c>)
 8014f6a:	6a3b      	ldr	r3, [r7, #32]
 8014f6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            decode_len = (u8_t)(decode_len - 4);
 8014f70:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014f74:	3b04      	subs	r3, #4
 8014f76:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            next_val_offset = (u16_t)(val_offset + 4);
 8014f7a:	8bfb      	ldrh	r3, [r7, #30]
 8014f7c:	3304      	adds	r3, #4
 8014f7e:	827b      	strh	r3, [r7, #18]
            if (next_val_offset < val_offset) {
 8014f80:	8a7a      	ldrh	r2, [r7, #18]
 8014f82:	8bfb      	ldrh	r3, [r7, #30]
 8014f84:	429a      	cmp	r2, r3
 8014f86:	d202      	bcs.n	8014f8e <dhcp_parse_reply+0x44e>
              /* overflow */
              return ERR_BUF;
 8014f88:	f06f 0301 	mvn.w	r3, #1
 8014f8c:	e096      	b.n	80150bc <dhcp_parse_reply+0x57c>
            }
            val_offset = next_val_offset;
 8014f8e:	8a7b      	ldrh	r3, [r7, #18]
 8014f90:	83fb      	strh	r3, [r7, #30]
            decode_idx++;
 8014f92:	6a3b      	ldr	r3, [r7, #32]
 8014f94:	3301      	adds	r3, #1
 8014f96:	623b      	str	r3, [r7, #32]
            goto decode_next;
 8014f98:	e79e      	b.n	8014ed8 <dhcp_parse_reply+0x398>
          } else if (decode_len == 4) {
 8014f9a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014f9e:	2b04      	cmp	r3, #4
 8014fa0:	d106      	bne.n	8014fb0 <dhcp_parse_reply+0x470>
            value = lwip_ntohl(value);
 8014fa2:	68bb      	ldr	r3, [r7, #8]
 8014fa4:	4618      	mov	r0, r3
 8014fa6:	f7f7 f802 	bl	800bfae <lwip_htonl>
 8014faa:	4603      	mov	r3, r0
 8014fac:	60bb      	str	r3, [r7, #8]
 8014fae:	e011      	b.n	8014fd4 <dhcp_parse_reply+0x494>
          } else {
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 8014fb0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014fb4:	2b01      	cmp	r3, #1
 8014fb6:	d009      	beq.n	8014fcc <dhcp_parse_reply+0x48c>
 8014fb8:	4b42      	ldr	r3, [pc, #264]	; (80150c4 <dhcp_parse_reply+0x584>)
 8014fba:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 8014fbe:	4948      	ldr	r1, [pc, #288]	; (80150e0 <dhcp_parse_reply+0x5a0>)
 8014fc0:	4842      	ldr	r0, [pc, #264]	; (80150cc <dhcp_parse_reply+0x58c>)
 8014fc2:	f003 faf9 	bl	80185b8 <iprintf>
 8014fc6:	f06f 0305 	mvn.w	r3, #5
 8014fca:	e077      	b.n	80150bc <dhcp_parse_reply+0x57c>
            value = ((u8_t *)&value)[0];
 8014fcc:	f107 0308 	add.w	r3, r7, #8
 8014fd0:	781b      	ldrb	r3, [r3, #0]
 8014fd2:	60bb      	str	r3, [r7, #8]
          }
          dhcp_got_option(dhcp, decode_idx);
 8014fd4:	4a3f      	ldr	r2, [pc, #252]	; (80150d4 <dhcp_parse_reply+0x594>)
 8014fd6:	6a3b      	ldr	r3, [r7, #32]
 8014fd8:	4413      	add	r3, r2
 8014fda:	2201      	movs	r2, #1
 8014fdc:	701a      	strb	r2, [r3, #0]
          dhcp_set_option_value(dhcp, decode_idx, value);
 8014fde:	68ba      	ldr	r2, [r7, #8]
 8014fe0:	493e      	ldr	r1, [pc, #248]	; (80150dc <dhcp_parse_reply+0x59c>)
 8014fe2:	6a3b      	ldr	r3, [r7, #32]
 8014fe4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
      }
    }
    if (offset >= q->len) {
 8014fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014fea:	895b      	ldrh	r3, [r3, #10]
 8014fec:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014fee:	429a      	cmp	r2, r3
 8014ff0:	d324      	bcc.n	801503c <dhcp_parse_reply+0x4fc>
      offset = (u16_t)(offset - q->len);
 8014ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ff4:	895b      	ldrh	r3, [r3, #10]
 8014ff6:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014ff8:	1ad3      	subs	r3, r2, r3
 8014ffa:	877b      	strh	r3, [r7, #58]	; 0x3a
      offset_max = (u16_t)(offset_max - q->len);
 8014ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ffe:	895b      	ldrh	r3, [r3, #10]
 8015000:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8015002:	1ad3      	subs	r3, r2, r3
 8015004:	873b      	strh	r3, [r7, #56]	; 0x38
      if (offset < offset_max) {
 8015006:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015008:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801500a:	429a      	cmp	r2, r3
 801500c:	d213      	bcs.n	8015036 <dhcp_parse_reply+0x4f6>
        q = q->next;
 801500e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015010:	681b      	ldr	r3, [r3, #0]
 8015012:	633b      	str	r3, [r7, #48]	; 0x30
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 8015014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015016:	2b00      	cmp	r3, #0
 8015018:	d109      	bne.n	801502e <dhcp_parse_reply+0x4ee>
 801501a:	4b2a      	ldr	r3, [pc, #168]	; (80150c4 <dhcp_parse_reply+0x584>)
 801501c:	f240 629d 	movw	r2, #1693	; 0x69d
 8015020:	4930      	ldr	r1, [pc, #192]	; (80150e4 <dhcp_parse_reply+0x5a4>)
 8015022:	482a      	ldr	r0, [pc, #168]	; (80150cc <dhcp_parse_reply+0x58c>)
 8015024:	f003 fac8 	bl	80185b8 <iprintf>
 8015028:	f06f 0305 	mvn.w	r3, #5
 801502c:	e046      	b.n	80150bc <dhcp_parse_reply+0x57c>
        options = (u8_t *)q->payload;
 801502e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015030:	685b      	ldr	r3, [r3, #4]
 8015032:	63fb      	str	r3, [r7, #60]	; 0x3c
 8015034:	e002      	b.n	801503c <dhcp_parse_reply+0x4fc>
      } else {
        /* We've run out of bytes, probably no end marker. Don't proceed. */
        return ERR_BUF;
 8015036:	f06f 0301 	mvn.w	r3, #1
 801503a:	e03f      	b.n	80150bc <dhcp_parse_reply+0x57c>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801503c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801503e:	2b00      	cmp	r3, #0
 8015040:	d00a      	beq.n	8015058 <dhcp_parse_reply+0x518>
 8015042:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015044:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8015046:	429a      	cmp	r2, r3
 8015048:	d206      	bcs.n	8015058 <dhcp_parse_reply+0x518>
 801504a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801504c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801504e:	4413      	add	r3, r2
 8015050:	781b      	ldrb	r3, [r3, #0]
 8015052:	2bff      	cmp	r3, #255	; 0xff
 8015054:	f47f adb7 	bne.w	8014bc6 <dhcp_parse_reply+0x86>
      }
    }
  }
  /* is this an overloaded message? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 8015058:	4b1e      	ldr	r3, [pc, #120]	; (80150d4 <dhcp_parse_reply+0x594>)
 801505a:	781b      	ldrb	r3, [r3, #0]
 801505c:	2b00      	cmp	r3, #0
 801505e:	d018      	beq.n	8015092 <dhcp_parse_reply+0x552>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8015060:	4b1e      	ldr	r3, [pc, #120]	; (80150dc <dhcp_parse_reply+0x59c>)
 8015062:	681b      	ldr	r3, [r3, #0]
 8015064:	60fb      	str	r3, [r7, #12]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8015066:	4b1b      	ldr	r3, [pc, #108]	; (80150d4 <dhcp_parse_reply+0x594>)
 8015068:	2200      	movs	r2, #0
 801506a:	701a      	strb	r2, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 801506c:	68fb      	ldr	r3, [r7, #12]
 801506e:	2b01      	cmp	r3, #1
 8015070:	d102      	bne.n	8015078 <dhcp_parse_reply+0x538>
      parse_file_as_options = 1;
 8015072:	2301      	movs	r3, #1
 8015074:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015076:	e00c      	b.n	8015092 <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded file field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 8015078:	68fb      	ldr	r3, [r7, #12]
 801507a:	2b02      	cmp	r3, #2
 801507c:	d102      	bne.n	8015084 <dhcp_parse_reply+0x544>
      parse_sname_as_options = 1;
 801507e:	2301      	movs	r3, #1
 8015080:	62bb      	str	r3, [r7, #40]	; 0x28
 8015082:	e006      	b.n	8015092 <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 8015084:	68fb      	ldr	r3, [r7, #12]
 8015086:	2b03      	cmp	r3, #3
 8015088:	d103      	bne.n	8015092 <dhcp_parse_reply+0x552>
      parse_sname_as_options = 1;
 801508a:	2301      	movs	r3, #1
 801508c:	62bb      	str	r3, [r7, #40]	; 0x28
      parse_file_as_options = 1;
 801508e:	2301      	movs	r3, #1
 8015090:	62fb      	str	r3, [r7, #44]	; 0x2c
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname and file field\n"));
    } else {
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("invalid overload option: %d\n", (int)overload));
    }
  }
  if (parse_file_as_options) {
 8015092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015094:	2b00      	cmp	r3, #0
 8015096:	d006      	beq.n	80150a6 <dhcp_parse_reply+0x566>
    /* if both are overloaded, parse file first and then sname (RFC 2131 ch. 4.1) */
    parse_file_as_options = 0;
 8015098:	2300      	movs	r3, #0
 801509a:	62fb      	str	r3, [r7, #44]	; 0x2c
    options_idx = DHCP_FILE_OFS;
 801509c:	236c      	movs	r3, #108	; 0x6c
 801509e:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 80150a0:	23ec      	movs	r3, #236	; 0xec
 80150a2:	86bb      	strh	r3, [r7, #52]	; 0x34
#if LWIP_DHCP_BOOTP_FILE
    file_overloaded = 1;
#endif
    goto again;
 80150a4:	e569      	b.n	8014b7a <dhcp_parse_reply+0x3a>
  } else if (parse_sname_as_options) {
 80150a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150a8:	2b00      	cmp	r3, #0
 80150aa:	d006      	beq.n	80150ba <dhcp_parse_reply+0x57a>
    parse_sname_as_options = 0;
 80150ac:	2300      	movs	r3, #0
 80150ae:	62bb      	str	r3, [r7, #40]	; 0x28
    options_idx = DHCP_SNAME_OFS;
 80150b0:	232c      	movs	r3, #44	; 0x2c
 80150b2:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 80150b4:	236c      	movs	r3, #108	; 0x6c
 80150b6:	86bb      	strh	r3, [r7, #52]	; 0x34
    goto again;
 80150b8:	e55f      	b.n	8014b7a <dhcp_parse_reply+0x3a>
    }
    /* make sure the string is really NULL-terminated */
    dhcp->boot_file_name[DHCP_FILE_LEN-1] = 0;
  }
#endif /* LWIP_DHCP_BOOTP_FILE */ 
  return ERR_OK;
 80150ba:	2300      	movs	r3, #0
}
 80150bc:	4618      	mov	r0, r3
 80150be:	3740      	adds	r7, #64	; 0x40
 80150c0:	46bd      	mov	sp, r7
 80150c2:	bd80      	pop	{r7, pc}
 80150c4:	0801fdac 	.word	0x0801fdac
 80150c8:	08020034 	.word	0x08020034
 80150cc:	0801fe0c 	.word	0x0801fe0c
 80150d0:	08020078 	.word	0x08020078
 80150d4:	20006ee4 	.word	0x20006ee4
 80150d8:	0802008c 	.word	0x0802008c
 80150dc:	20006eec 	.word	0x20006eec
 80150e0:	080200a4 	.word	0x080200a4
 80150e4:	080200b8 	.word	0x080200b8

080150e8 <dhcp_recv>:
/**
 * If an incoming DHCP message is in response to us, then trigger the state machine
 */
static void
dhcp_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 80150e8:	b580      	push	{r7, lr}
 80150ea:	b08a      	sub	sp, #40	; 0x28
 80150ec:	af00      	add	r7, sp, #0
 80150ee:	60f8      	str	r0, [r7, #12]
 80150f0:	60b9      	str	r1, [r7, #8]
 80150f2:	607a      	str	r2, [r7, #4]
 80150f4:	603b      	str	r3, [r7, #0]
  struct netif *netif = ip_current_input_netif();
 80150f6:	4b60      	ldr	r3, [pc, #384]	; (8015278 <dhcp_recv+0x190>)
 80150f8:	685b      	ldr	r3, [r3, #4]
 80150fa:	623b      	str	r3, [r7, #32]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80150fc:	6a3b      	ldr	r3, [r7, #32]
 80150fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015100:	61fb      	str	r3, [r7, #28]
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 8015102:	687b      	ldr	r3, [r7, #4]
 8015104:	685b      	ldr	r3, [r3, #4]
 8015106:	61bb      	str	r3, [r7, #24]
  struct dhcp_msg *msg_in;

  LWIP_UNUSED_ARG(arg);

  /* Caught DHCP message from netif that does not have DHCP enabled? -> not interested */
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 8015108:	69fb      	ldr	r3, [r7, #28]
 801510a:	2b00      	cmp	r3, #0
 801510c:	f000 809d 	beq.w	801524a <dhcp_recv+0x162>
 8015110:	69fb      	ldr	r3, [r7, #28]
 8015112:	791b      	ldrb	r3, [r3, #4]
 8015114:	2b00      	cmp	r3, #0
 8015116:	f000 8098 	beq.w	801524a <dhcp_recv+0x162>
  /* prevent warnings about unused arguments */
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(addr);
  LWIP_UNUSED_ARG(port);

  if (p->len < DHCP_MIN_REPLY_LEN) {
 801511a:	687b      	ldr	r3, [r7, #4]
 801511c:	895b      	ldrh	r3, [r3, #10]
 801511e:	2b2b      	cmp	r3, #43	; 0x2b
 8015120:	f240 8095 	bls.w	801524e <dhcp_recv+0x166>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP reply message or pbuf too short\n"));
    goto free_pbuf_and_return;
  }

  if (reply_msg->op != DHCP_BOOTREPLY) {
 8015124:	69bb      	ldr	r3, [r7, #24]
 8015126:	781b      	ldrb	r3, [r3, #0]
 8015128:	2b02      	cmp	r3, #2
 801512a:	f040 8092 	bne.w	8015252 <dhcp_recv+0x16a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("not a DHCP reply message, but type %"U16_F"\n", (u16_t)reply_msg->op));
    goto free_pbuf_and_return;
  }
  /* iterate through hardware address and match against DHCP message */
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801512e:	2300      	movs	r3, #0
 8015130:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015134:	e012      	b.n	801515c <dhcp_recv+0x74>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 8015136:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801513a:	6a3a      	ldr	r2, [r7, #32]
 801513c:	4413      	add	r3, r2
 801513e:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8015142:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015146:	69b9      	ldr	r1, [r7, #24]
 8015148:	440b      	add	r3, r1
 801514a:	7f1b      	ldrb	r3, [r3, #28]
 801514c:	429a      	cmp	r2, r3
 801514e:	f040 8082 	bne.w	8015256 <dhcp_recv+0x16e>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8015152:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015156:	3301      	adds	r3, #1
 8015158:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801515c:	6a3b      	ldr	r3, [r7, #32]
 801515e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015162:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8015166:	429a      	cmp	r2, r3
 8015168:	d203      	bcs.n	8015172 <dhcp_recv+0x8a>
 801516a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801516e:	2b05      	cmp	r3, #5
 8015170:	d9e1      	bls.n	8015136 <dhcp_recv+0x4e>
                   (u16_t)i, (u16_t)netif->hwaddr[i], (u16_t)i, (u16_t)reply_msg->chaddr[i]));
      goto free_pbuf_and_return;
    }
  }
  /* match transaction ID against what we expected */
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 8015172:	69bb      	ldr	r3, [r7, #24]
 8015174:	685b      	ldr	r3, [r3, #4]
 8015176:	4618      	mov	r0, r3
 8015178:	f7f6 ff19 	bl	800bfae <lwip_htonl>
 801517c:	4602      	mov	r2, r0
 801517e:	69fb      	ldr	r3, [r7, #28]
 8015180:	681b      	ldr	r3, [r3, #0]
 8015182:	429a      	cmp	r2, r3
 8015184:	d169      	bne.n	801525a <dhcp_recv+0x172>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("transaction id mismatch reply_msg->xid(%"X32_F")!=dhcp->xid(%"X32_F")\n", lwip_ntohl(reply_msg->xid), dhcp->xid));
    goto free_pbuf_and_return;
  }
  /* option fields could be unfold? */
  if (dhcp_parse_reply(p, dhcp) != ERR_OK) {
 8015186:	69f9      	ldr	r1, [r7, #28]
 8015188:	6878      	ldr	r0, [r7, #4]
 801518a:	f7ff fcd9 	bl	8014b40 <dhcp_parse_reply>
 801518e:	4603      	mov	r3, r0
 8015190:	2b00      	cmp	r3, #0
 8015192:	d164      	bne.n	801525e <dhcp_recv+0x176>
    goto free_pbuf_and_return;
  }

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("searching DHCP_OPTION_MESSAGE_TYPE\n"));
  /* obtain pointer to DHCP message type */
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 8015194:	4b39      	ldr	r3, [pc, #228]	; (801527c <dhcp_recv+0x194>)
 8015196:	785b      	ldrb	r3, [r3, #1]
 8015198:	2b00      	cmp	r3, #0
 801519a:	d062      	beq.n	8015262 <dhcp_recv+0x17a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP_OPTION_MESSAGE_TYPE option not found\n"));
    goto free_pbuf_and_return;
  }

  msg_in = (struct dhcp_msg *)p->payload;
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	685b      	ldr	r3, [r3, #4]
 80151a0:	617b      	str	r3, [r7, #20]
  /* read DHCP message type */
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 80151a2:	4b37      	ldr	r3, [pc, #220]	; (8015280 <dhcp_recv+0x198>)
 80151a4:	685b      	ldr	r3, [r3, #4]
 80151a6:	74fb      	strb	r3, [r7, #19]
  /* message type is DHCP ACK? */
  if (msg_type == DHCP_ACK) {
 80151a8:	7cfb      	ldrb	r3, [r7, #19]
 80151aa:	2b05      	cmp	r3, #5
 80151ac:	d12a      	bne.n	8015204 <dhcp_recv+0x11c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_ACK received\n"));
    /* in requesting state? */
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 80151ae:	69fb      	ldr	r3, [r7, #28]
 80151b0:	795b      	ldrb	r3, [r3, #5]
 80151b2:	2b01      	cmp	r3, #1
 80151b4:	d112      	bne.n	80151dc <dhcp_recv+0xf4>
      dhcp_handle_ack(netif, msg_in);
 80151b6:	6979      	ldr	r1, [r7, #20]
 80151b8:	6a38      	ldr	r0, [r7, #32]
 80151ba:	f7fe fe53 	bl	8013e64 <dhcp_handle_ack>
#if DHCP_DOES_ARP_CHECK
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 80151be:	6a3b      	ldr	r3, [r7, #32]
 80151c0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80151c4:	f003 0308 	and.w	r3, r3, #8
 80151c8:	2b00      	cmp	r3, #0
 80151ca:	d003      	beq.n	80151d4 <dhcp_recv+0xec>
        /* check if the acknowledged lease address is already in use */
        dhcp_check(netif);
 80151cc:	6a38      	ldr	r0, [r7, #32]
 80151ce:	f7fe fbc3 	bl	8013958 <dhcp_check>
 80151d2:	e049      	b.n	8015268 <dhcp_recv+0x180>
      } else {
        /* bind interface to the acknowledged lease address */
        dhcp_bind(netif);
 80151d4:	6a38      	ldr	r0, [r7, #32]
 80151d6:	f7ff f867 	bl	80142a8 <dhcp_bind>
 80151da:	e045      	b.n	8015268 <dhcp_recv+0x180>
      /* bind interface to the acknowledged lease address */
      dhcp_bind(netif);
#endif
    }
    /* already bound to the given lease address? */
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 80151dc:	69fb      	ldr	r3, [r7, #28]
 80151de:	795b      	ldrb	r3, [r3, #5]
 80151e0:	2b03      	cmp	r3, #3
 80151e2:	d007      	beq.n	80151f4 <dhcp_recv+0x10c>
 80151e4:	69fb      	ldr	r3, [r7, #28]
 80151e6:	795b      	ldrb	r3, [r3, #5]
 80151e8:	2b04      	cmp	r3, #4
 80151ea:	d003      	beq.n	80151f4 <dhcp_recv+0x10c>
             (dhcp->state == DHCP_STATE_RENEWING)) {
 80151ec:	69fb      	ldr	r3, [r7, #28]
 80151ee:	795b      	ldrb	r3, [r3, #5]
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 80151f0:	2b05      	cmp	r3, #5
 80151f2:	d139      	bne.n	8015268 <dhcp_recv+0x180>
      dhcp_handle_ack(netif, msg_in);
 80151f4:	6979      	ldr	r1, [r7, #20]
 80151f6:	6a38      	ldr	r0, [r7, #32]
 80151f8:	f7fe fe34 	bl	8013e64 <dhcp_handle_ack>
      dhcp_bind(netif);
 80151fc:	6a38      	ldr	r0, [r7, #32]
 80151fe:	f7ff f853 	bl	80142a8 <dhcp_bind>
 8015202:	e031      	b.n	8015268 <dhcp_recv+0x180>
    }
  }
  /* received a DHCP_NAK in appropriate state? */
  else if ((msg_type == DHCP_NAK) &&
 8015204:	7cfb      	ldrb	r3, [r7, #19]
 8015206:	2b06      	cmp	r3, #6
 8015208:	d113      	bne.n	8015232 <dhcp_recv+0x14a>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801520a:	69fb      	ldr	r3, [r7, #28]
 801520c:	795b      	ldrb	r3, [r3, #5]
  else if ((msg_type == DHCP_NAK) &&
 801520e:	2b03      	cmp	r3, #3
 8015210:	d00b      	beq.n	801522a <dhcp_recv+0x142>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 8015212:	69fb      	ldr	r3, [r7, #28]
 8015214:	795b      	ldrb	r3, [r3, #5]
 8015216:	2b01      	cmp	r3, #1
 8015218:	d007      	beq.n	801522a <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801521a:	69fb      	ldr	r3, [r7, #28]
 801521c:	795b      	ldrb	r3, [r3, #5]
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801521e:	2b04      	cmp	r3, #4
 8015220:	d003      	beq.n	801522a <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 8015222:	69fb      	ldr	r3, [r7, #28]
 8015224:	795b      	ldrb	r3, [r3, #5]
 8015226:	2b05      	cmp	r3, #5
 8015228:	d103      	bne.n	8015232 <dhcp_recv+0x14a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_NAK received\n"));
    dhcp_handle_nak(netif);
 801522a:	6a38      	ldr	r0, [r7, #32]
 801522c:	f7fe fb7a 	bl	8013924 <dhcp_handle_nak>
 8015230:	e01a      	b.n	8015268 <dhcp_recv+0x180>
  }
  /* received a DHCP_OFFER in DHCP_STATE_SELECTING state? */
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 8015232:	7cfb      	ldrb	r3, [r7, #19]
 8015234:	2b02      	cmp	r3, #2
 8015236:	d116      	bne.n	8015266 <dhcp_recv+0x17e>
 8015238:	69fb      	ldr	r3, [r7, #28]
 801523a:	795b      	ldrb	r3, [r3, #5]
 801523c:	2b06      	cmp	r3, #6
 801523e:	d112      	bne.n	8015266 <dhcp_recv+0x17e>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_OFFER received in DHCP_STATE_SELECTING state\n"));
    /* remember offered lease */
    dhcp_handle_offer(netif, msg_in);
 8015240:	6979      	ldr	r1, [r7, #20]
 8015242:	6a38      	ldr	r0, [r7, #32]
 8015244:	f7fe fbbc 	bl	80139c0 <dhcp_handle_offer>
 8015248:	e00e      	b.n	8015268 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801524a:	bf00      	nop
 801524c:	e00c      	b.n	8015268 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801524e:	bf00      	nop
 8015250:	e00a      	b.n	8015268 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8015252:	bf00      	nop
 8015254:	e008      	b.n	8015268 <dhcp_recv+0x180>
      goto free_pbuf_and_return;
 8015256:	bf00      	nop
 8015258:	e006      	b.n	8015268 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801525a:	bf00      	nop
 801525c:	e004      	b.n	8015268 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801525e:	bf00      	nop
 8015260:	e002      	b.n	8015268 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8015262:	bf00      	nop
 8015264:	e000      	b.n	8015268 <dhcp_recv+0x180>
  }

free_pbuf_and_return:
 8015266:	bf00      	nop
  pbuf_free(p);
 8015268:	6878      	ldr	r0, [r7, #4]
 801526a:	f7f8 f927 	bl	800d4bc <pbuf_free>
}
 801526e:	bf00      	nop
 8015270:	3728      	adds	r7, #40	; 0x28
 8015272:	46bd      	mov	sp, r7
 8015274:	bd80      	pop	{r7, pc}
 8015276:	bf00      	nop
 8015278:	20003da4 	.word	0x20003da4
 801527c:	20006ee4 	.word	0x20006ee4
 8015280:	20006eec 	.word	0x20006eec

08015284 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 8015284:	b580      	push	{r7, lr}
 8015286:	b088      	sub	sp, #32
 8015288:	af00      	add	r7, sp, #0
 801528a:	60f8      	str	r0, [r7, #12]
 801528c:	60b9      	str	r1, [r7, #8]
 801528e:	603b      	str	r3, [r7, #0]
 8015290:	4613      	mov	r3, r2
 8015292:	71fb      	strb	r3, [r7, #7]
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 8015294:	68fb      	ldr	r3, [r7, #12]
 8015296:	2b00      	cmp	r3, #0
 8015298:	d108      	bne.n	80152ac <dhcp_create_msg+0x28>
 801529a:	4b5f      	ldr	r3, [pc, #380]	; (8015418 <dhcp_create_msg+0x194>)
 801529c:	f240 7269 	movw	r2, #1897	; 0x769
 80152a0:	495e      	ldr	r1, [pc, #376]	; (801541c <dhcp_create_msg+0x198>)
 80152a2:	485f      	ldr	r0, [pc, #380]	; (8015420 <dhcp_create_msg+0x19c>)
 80152a4:	f003 f988 	bl	80185b8 <iprintf>
 80152a8:	2300      	movs	r3, #0
 80152aa:	e0b1      	b.n	8015410 <dhcp_create_msg+0x18c>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 80152ac:	68bb      	ldr	r3, [r7, #8]
 80152ae:	2b00      	cmp	r3, #0
 80152b0:	d108      	bne.n	80152c4 <dhcp_create_msg+0x40>
 80152b2:	4b59      	ldr	r3, [pc, #356]	; (8015418 <dhcp_create_msg+0x194>)
 80152b4:	f240 726a 	movw	r2, #1898	; 0x76a
 80152b8:	495a      	ldr	r1, [pc, #360]	; (8015424 <dhcp_create_msg+0x1a0>)
 80152ba:	4859      	ldr	r0, [pc, #356]	; (8015420 <dhcp_create_msg+0x19c>)
 80152bc:	f003 f97c 	bl	80185b8 <iprintf>
 80152c0:	2300      	movs	r3, #0
 80152c2:	e0a5      	b.n	8015410 <dhcp_create_msg+0x18c>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 80152c4:	f44f 7220 	mov.w	r2, #640	; 0x280
 80152c8:	f44f 719a 	mov.w	r1, #308	; 0x134
 80152cc:	2036      	movs	r0, #54	; 0x36
 80152ce:	f7f7 fe11 	bl	800cef4 <pbuf_alloc>
 80152d2:	61b8      	str	r0, [r7, #24]
  if (p_out == NULL) {
 80152d4:	69bb      	ldr	r3, [r7, #24]
 80152d6:	2b00      	cmp	r3, #0
 80152d8:	d101      	bne.n	80152de <dhcp_create_msg+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
 80152da:	2300      	movs	r3, #0
 80152dc:	e098      	b.n	8015410 <dhcp_create_msg+0x18c>
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 80152de:	69bb      	ldr	r3, [r7, #24]
 80152e0:	895b      	ldrh	r3, [r3, #10]
 80152e2:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 80152e6:	d206      	bcs.n	80152f6 <dhcp_create_msg+0x72>
 80152e8:	4b4b      	ldr	r3, [pc, #300]	; (8015418 <dhcp_create_msg+0x194>)
 80152ea:	f240 7271 	movw	r2, #1905	; 0x771
 80152ee:	494e      	ldr	r1, [pc, #312]	; (8015428 <dhcp_create_msg+0x1a4>)
 80152f0:	484b      	ldr	r0, [pc, #300]	; (8015420 <dhcp_create_msg+0x19c>)
 80152f2:	f003 f961 	bl	80185b8 <iprintf>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 80152f6:	79fb      	ldrb	r3, [r7, #7]
 80152f8:	2b03      	cmp	r3, #3
 80152fa:	d103      	bne.n	8015304 <dhcp_create_msg+0x80>
 80152fc:	68bb      	ldr	r3, [r7, #8]
 80152fe:	795b      	ldrb	r3, [r3, #5]
 8015300:	2b03      	cmp	r3, #3
 8015302:	d10d      	bne.n	8015320 <dhcp_create_msg+0x9c>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 8015304:	68bb      	ldr	r3, [r7, #8]
 8015306:	799b      	ldrb	r3, [r3, #6]
 8015308:	2b00      	cmp	r3, #0
 801530a:	d105      	bne.n	8015318 <dhcp_create_msg+0x94>
#if DHCP_CREATE_RAND_XID && defined(LWIP_RAND)
      xid = LWIP_RAND();
 801530c:	f003 f96c 	bl	80185e8 <rand>
 8015310:	4603      	mov	r3, r0
 8015312:	461a      	mov	r2, r3
 8015314:	4b45      	ldr	r3, [pc, #276]	; (801542c <dhcp_create_msg+0x1a8>)
 8015316:	601a      	str	r2, [r3, #0]
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 8015318:	4b44      	ldr	r3, [pc, #272]	; (801542c <dhcp_create_msg+0x1a8>)
 801531a:	681a      	ldr	r2, [r3, #0]
 801531c:	68bb      	ldr	r3, [r7, #8]
 801531e:	601a      	str	r2, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 8015320:	69bb      	ldr	r3, [r7, #24]
 8015322:	685b      	ldr	r3, [r3, #4]
 8015324:	617b      	str	r3, [r7, #20]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 8015326:	f44f 729a 	mov.w	r2, #308	; 0x134
 801532a:	2100      	movs	r1, #0
 801532c:	6978      	ldr	r0, [r7, #20]
 801532e:	f002 fc27 	bl	8017b80 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 8015332:	697b      	ldr	r3, [r7, #20]
 8015334:	2201      	movs	r2, #1
 8015336:	701a      	strb	r2, [r3, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 8015338:	697b      	ldr	r3, [r7, #20]
 801533a:	2201      	movs	r2, #1
 801533c:	705a      	strb	r2, [r3, #1]
  msg_out->hlen = netif->hwaddr_len;
 801533e:	68fb      	ldr	r3, [r7, #12]
 8015340:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8015344:	697b      	ldr	r3, [r7, #20]
 8015346:	709a      	strb	r2, [r3, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 8015348:	68bb      	ldr	r3, [r7, #8]
 801534a:	681b      	ldr	r3, [r3, #0]
 801534c:	4618      	mov	r0, r3
 801534e:	f7f6 fe2e 	bl	800bfae <lwip_htonl>
 8015352:	4602      	mov	r2, r0
 8015354:	697b      	ldr	r3, [r7, #20]
 8015356:	605a      	str	r2, [r3, #4]
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 8015358:	79fb      	ldrb	r3, [r7, #7]
 801535a:	2b08      	cmp	r3, #8
 801535c:	d010      	beq.n	8015380 <dhcp_create_msg+0xfc>
 801535e:	79fb      	ldrb	r3, [r7, #7]
 8015360:	2b04      	cmp	r3, #4
 8015362:	d00d      	beq.n	8015380 <dhcp_create_msg+0xfc>
 8015364:	79fb      	ldrb	r3, [r7, #7]
 8015366:	2b07      	cmp	r3, #7
 8015368:	d00a      	beq.n	8015380 <dhcp_create_msg+0xfc>
 801536a:	79fb      	ldrb	r3, [r7, #7]
 801536c:	2b03      	cmp	r3, #3
 801536e:	d10c      	bne.n	801538a <dhcp_create_msg+0x106>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 8015370:	68bb      	ldr	r3, [r7, #8]
 8015372:	795b      	ldrb	r3, [r3, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 8015374:	2b05      	cmp	r3, #5
 8015376:	d003      	beq.n	8015380 <dhcp_create_msg+0xfc>
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 8015378:	68bb      	ldr	r3, [r7, #8]
 801537a:	795b      	ldrb	r3, [r3, #5]
 801537c:	2b04      	cmp	r3, #4
 801537e:	d104      	bne.n	801538a <dhcp_create_msg+0x106>
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 8015380:	68fb      	ldr	r3, [r7, #12]
 8015382:	3304      	adds	r3, #4
 8015384:	681a      	ldr	r2, [r3, #0]
 8015386:	697b      	ldr	r3, [r7, #20]
 8015388:	60da      	str	r2, [r3, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801538a:	2300      	movs	r3, #0
 801538c:	83fb      	strh	r3, [r7, #30]
 801538e:	e00c      	b.n	80153aa <dhcp_create_msg+0x126>
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 8015390:	8bfa      	ldrh	r2, [r7, #30]
 8015392:	8bfb      	ldrh	r3, [r7, #30]
 8015394:	68f9      	ldr	r1, [r7, #12]
 8015396:	440a      	add	r2, r1
 8015398:	f892 102a 	ldrb.w	r1, [r2, #42]	; 0x2a
 801539c:	697a      	ldr	r2, [r7, #20]
 801539e:	4413      	add	r3, r2
 80153a0:	460a      	mov	r2, r1
 80153a2:	771a      	strb	r2, [r3, #28]
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 80153a4:	8bfb      	ldrh	r3, [r7, #30]
 80153a6:	3301      	adds	r3, #1
 80153a8:	83fb      	strh	r3, [r7, #30]
 80153aa:	8bfb      	ldrh	r3, [r7, #30]
 80153ac:	2b05      	cmp	r3, #5
 80153ae:	d9ef      	bls.n	8015390 <dhcp_create_msg+0x10c>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 80153b0:	697b      	ldr	r3, [r7, #20]
 80153b2:	2200      	movs	r2, #0
 80153b4:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 80153b8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 80153bc:	2200      	movs	r2, #0
 80153be:	f062 027d 	orn	r2, r2, #125	; 0x7d
 80153c2:	f883 20ed 	strb.w	r2, [r3, #237]	; 0xed
 80153c6:	2200      	movs	r2, #0
 80153c8:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 80153cc:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 80153d0:	2200      	movs	r2, #0
 80153d2:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 80153d6:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
 80153da:	697b      	ldr	r3, [r7, #20]
 80153dc:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80153e0:	2301      	movs	r3, #1
 80153e2:	2235      	movs	r2, #53	; 0x35
 80153e4:	2000      	movs	r0, #0
 80153e6:	f7ff fadb 	bl	80149a0 <dhcp_option>
 80153ea:	4603      	mov	r3, r0
 80153ec:	827b      	strh	r3, [r7, #18]
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
 80153ee:	697b      	ldr	r3, [r7, #20]
 80153f0:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80153f4:	79fa      	ldrb	r2, [r7, #7]
 80153f6:	8a7b      	ldrh	r3, [r7, #18]
 80153f8:	4618      	mov	r0, r3
 80153fa:	f7ff fb05 	bl	8014a08 <dhcp_option_byte>
 80153fe:	4603      	mov	r3, r0
 8015400:	827b      	strh	r3, [r7, #18]
  if (options_out_len) {
 8015402:	683b      	ldr	r3, [r7, #0]
 8015404:	2b00      	cmp	r3, #0
 8015406:	d002      	beq.n	801540e <dhcp_create_msg+0x18a>
    *options_out_len = options_out_len_loc;
 8015408:	683b      	ldr	r3, [r7, #0]
 801540a:	8a7a      	ldrh	r2, [r7, #18]
 801540c:	801a      	strh	r2, [r3, #0]
  }
  return p_out;
 801540e:	69bb      	ldr	r3, [r7, #24]
}
 8015410:	4618      	mov	r0, r3
 8015412:	3720      	adds	r7, #32
 8015414:	46bd      	mov	sp, r7
 8015416:	bd80      	pop	{r7, pc}
 8015418:	0801fdac 	.word	0x0801fdac
 801541c:	080200cc 	.word	0x080200cc
 8015420:	0801fe0c 	.word	0x0801fe0c
 8015424:	080200ec 	.word	0x080200ec
 8015428:	0802010c 	.word	0x0802010c
 801542c:	200004e0 	.word	0x200004e0

08015430 <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 8015430:	b580      	push	{r7, lr}
 8015432:	b084      	sub	sp, #16
 8015434:	af00      	add	r7, sp, #0
 8015436:	4603      	mov	r3, r0
 8015438:	60b9      	str	r1, [r7, #8]
 801543a:	607a      	str	r2, [r7, #4]
 801543c:	81fb      	strh	r3, [r7, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 801543e:	89fb      	ldrh	r3, [r7, #14]
 8015440:	1c5a      	adds	r2, r3, #1
 8015442:	81fa      	strh	r2, [r7, #14]
 8015444:	461a      	mov	r2, r3
 8015446:	68bb      	ldr	r3, [r7, #8]
 8015448:	4413      	add	r3, r2
 801544a:	22ff      	movs	r2, #255	; 0xff
 801544c:	701a      	strb	r2, [r3, #0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801544e:	e007      	b.n	8015460 <dhcp_option_trailer+0x30>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 8015450:	89fb      	ldrh	r3, [r7, #14]
 8015452:	1c5a      	adds	r2, r3, #1
 8015454:	81fa      	strh	r2, [r7, #14]
 8015456:	461a      	mov	r2, r3
 8015458:	68bb      	ldr	r3, [r7, #8]
 801545a:	4413      	add	r3, r2
 801545c:	2200      	movs	r2, #0
 801545e:	701a      	strb	r2, [r3, #0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8015460:	89fb      	ldrh	r3, [r7, #14]
 8015462:	2b43      	cmp	r3, #67	; 0x43
 8015464:	d904      	bls.n	8015470 <dhcp_option_trailer+0x40>
 8015466:	89fb      	ldrh	r3, [r7, #14]
 8015468:	f003 0303 	and.w	r3, r3, #3
 801546c:	2b00      	cmp	r3, #0
 801546e:	d002      	beq.n	8015476 <dhcp_option_trailer+0x46>
 8015470:	89fb      	ldrh	r3, [r7, #14]
 8015472:	2b43      	cmp	r3, #67	; 0x43
 8015474:	d9ec      	bls.n	8015450 <dhcp_option_trailer+0x20>
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8015476:	89fb      	ldrh	r3, [r7, #14]
 8015478:	33f0      	adds	r3, #240	; 0xf0
 801547a:	b29b      	uxth	r3, r3
 801547c:	4619      	mov	r1, r3
 801547e:	6878      	ldr	r0, [r7, #4]
 8015480:	f7f7 fe96 	bl	800d1b0 <pbuf_realloc>
}
 8015484:	bf00      	nop
 8015486:	3710      	adds	r7, #16
 8015488:	46bd      	mov	sp, r7
 801548a:	bd80      	pop	{r7, pc}

0801548c <dhcp_supplied_address>:
 * @return 1 if DHCP supplied netif->ip_addr (states BOUND or RENEWING),
 *         0 otherwise
 */
u8_t
dhcp_supplied_address(const struct netif *netif)
{
 801548c:	b480      	push	{r7}
 801548e:	b085      	sub	sp, #20
 8015490:	af00      	add	r7, sp, #0
 8015492:	6078      	str	r0, [r7, #4]
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
 8015494:	687b      	ldr	r3, [r7, #4]
 8015496:	2b00      	cmp	r3, #0
 8015498:	d017      	beq.n	80154ca <dhcp_supplied_address+0x3e>
 801549a:	687b      	ldr	r3, [r7, #4]
 801549c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801549e:	2b00      	cmp	r3, #0
 80154a0:	d013      	beq.n	80154ca <dhcp_supplied_address+0x3e>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 80154a2:	687b      	ldr	r3, [r7, #4]
 80154a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80154a6:	60fb      	str	r3, [r7, #12]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 80154a8:	68fb      	ldr	r3, [r7, #12]
 80154aa:	795b      	ldrb	r3, [r3, #5]
 80154ac:	2b0a      	cmp	r3, #10
 80154ae:	d007      	beq.n	80154c0 <dhcp_supplied_address+0x34>
 80154b0:	68fb      	ldr	r3, [r7, #12]
 80154b2:	795b      	ldrb	r3, [r3, #5]
 80154b4:	2b05      	cmp	r3, #5
 80154b6:	d003      	beq.n	80154c0 <dhcp_supplied_address+0x34>
           (dhcp->state == DHCP_STATE_REBINDING);
 80154b8:	68fb      	ldr	r3, [r7, #12]
 80154ba:	795b      	ldrb	r3, [r3, #5]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 80154bc:	2b04      	cmp	r3, #4
 80154be:	d101      	bne.n	80154c4 <dhcp_supplied_address+0x38>
 80154c0:	2301      	movs	r3, #1
 80154c2:	e000      	b.n	80154c6 <dhcp_supplied_address+0x3a>
 80154c4:	2300      	movs	r3, #0
 80154c6:	b2db      	uxtb	r3, r3
 80154c8:	e000      	b.n	80154cc <dhcp_supplied_address+0x40>
  }
  return 0;
 80154ca:	2300      	movs	r3, #0
}
 80154cc:	4618      	mov	r0, r3
 80154ce:	3714      	adds	r7, #20
 80154d0:	46bd      	mov	sp, r7
 80154d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154d6:	4770      	bx	lr

080154d8 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80154d8:	b580      	push	{r7, lr}
 80154da:	b082      	sub	sp, #8
 80154dc:	af00      	add	r7, sp, #0
 80154de:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80154e0:	4915      	ldr	r1, [pc, #84]	; (8015538 <etharp_free_entry+0x60>)
 80154e2:	687a      	ldr	r2, [r7, #4]
 80154e4:	4613      	mov	r3, r2
 80154e6:	005b      	lsls	r3, r3, #1
 80154e8:	4413      	add	r3, r2
 80154ea:	00db      	lsls	r3, r3, #3
 80154ec:	440b      	add	r3, r1
 80154ee:	681b      	ldr	r3, [r3, #0]
 80154f0:	2b00      	cmp	r3, #0
 80154f2:	d013      	beq.n	801551c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80154f4:	4910      	ldr	r1, [pc, #64]	; (8015538 <etharp_free_entry+0x60>)
 80154f6:	687a      	ldr	r2, [r7, #4]
 80154f8:	4613      	mov	r3, r2
 80154fa:	005b      	lsls	r3, r3, #1
 80154fc:	4413      	add	r3, r2
 80154fe:	00db      	lsls	r3, r3, #3
 8015500:	440b      	add	r3, r1
 8015502:	681b      	ldr	r3, [r3, #0]
 8015504:	4618      	mov	r0, r3
 8015506:	f7f7 ffd9 	bl	800d4bc <pbuf_free>
    arp_table[i].q = NULL;
 801550a:	490b      	ldr	r1, [pc, #44]	; (8015538 <etharp_free_entry+0x60>)
 801550c:	687a      	ldr	r2, [r7, #4]
 801550e:	4613      	mov	r3, r2
 8015510:	005b      	lsls	r3, r3, #1
 8015512:	4413      	add	r3, r2
 8015514:	00db      	lsls	r3, r3, #3
 8015516:	440b      	add	r3, r1
 8015518:	2200      	movs	r2, #0
 801551a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801551c:	4906      	ldr	r1, [pc, #24]	; (8015538 <etharp_free_entry+0x60>)
 801551e:	687a      	ldr	r2, [r7, #4]
 8015520:	4613      	mov	r3, r2
 8015522:	005b      	lsls	r3, r3, #1
 8015524:	4413      	add	r3, r2
 8015526:	00db      	lsls	r3, r3, #3
 8015528:	440b      	add	r3, r1
 801552a:	3314      	adds	r3, #20
 801552c:	2200      	movs	r2, #0
 801552e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8015530:	bf00      	nop
 8015532:	3708      	adds	r7, #8
 8015534:	46bd      	mov	sp, r7
 8015536:	bd80      	pop	{r7, pc}
 8015538:	200004e4 	.word	0x200004e4

0801553c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801553c:	b580      	push	{r7, lr}
 801553e:	b082      	sub	sp, #8
 8015540:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015542:	2300      	movs	r3, #0
 8015544:	607b      	str	r3, [r7, #4]
 8015546:	e096      	b.n	8015676 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8015548:	494f      	ldr	r1, [pc, #316]	; (8015688 <etharp_tmr+0x14c>)
 801554a:	687a      	ldr	r2, [r7, #4]
 801554c:	4613      	mov	r3, r2
 801554e:	005b      	lsls	r3, r3, #1
 8015550:	4413      	add	r3, r2
 8015552:	00db      	lsls	r3, r3, #3
 8015554:	440b      	add	r3, r1
 8015556:	3314      	adds	r3, #20
 8015558:	781b      	ldrb	r3, [r3, #0]
 801555a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801555c:	78fb      	ldrb	r3, [r7, #3]
 801555e:	2b00      	cmp	r3, #0
 8015560:	f000 8086 	beq.w	8015670 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8015564:	4948      	ldr	r1, [pc, #288]	; (8015688 <etharp_tmr+0x14c>)
 8015566:	687a      	ldr	r2, [r7, #4]
 8015568:	4613      	mov	r3, r2
 801556a:	005b      	lsls	r3, r3, #1
 801556c:	4413      	add	r3, r2
 801556e:	00db      	lsls	r3, r3, #3
 8015570:	440b      	add	r3, r1
 8015572:	3312      	adds	r3, #18
 8015574:	881b      	ldrh	r3, [r3, #0]
 8015576:	3301      	adds	r3, #1
 8015578:	b298      	uxth	r0, r3
 801557a:	4943      	ldr	r1, [pc, #268]	; (8015688 <etharp_tmr+0x14c>)
 801557c:	687a      	ldr	r2, [r7, #4]
 801557e:	4613      	mov	r3, r2
 8015580:	005b      	lsls	r3, r3, #1
 8015582:	4413      	add	r3, r2
 8015584:	00db      	lsls	r3, r3, #3
 8015586:	440b      	add	r3, r1
 8015588:	3312      	adds	r3, #18
 801558a:	4602      	mov	r2, r0
 801558c:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801558e:	493e      	ldr	r1, [pc, #248]	; (8015688 <etharp_tmr+0x14c>)
 8015590:	687a      	ldr	r2, [r7, #4]
 8015592:	4613      	mov	r3, r2
 8015594:	005b      	lsls	r3, r3, #1
 8015596:	4413      	add	r3, r2
 8015598:	00db      	lsls	r3, r3, #3
 801559a:	440b      	add	r3, r1
 801559c:	3312      	adds	r3, #18
 801559e:	881b      	ldrh	r3, [r3, #0]
 80155a0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80155a4:	d215      	bcs.n	80155d2 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80155a6:	4938      	ldr	r1, [pc, #224]	; (8015688 <etharp_tmr+0x14c>)
 80155a8:	687a      	ldr	r2, [r7, #4]
 80155aa:	4613      	mov	r3, r2
 80155ac:	005b      	lsls	r3, r3, #1
 80155ae:	4413      	add	r3, r2
 80155b0:	00db      	lsls	r3, r3, #3
 80155b2:	440b      	add	r3, r1
 80155b4:	3314      	adds	r3, #20
 80155b6:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80155b8:	2b01      	cmp	r3, #1
 80155ba:	d10e      	bne.n	80155da <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80155bc:	4932      	ldr	r1, [pc, #200]	; (8015688 <etharp_tmr+0x14c>)
 80155be:	687a      	ldr	r2, [r7, #4]
 80155c0:	4613      	mov	r3, r2
 80155c2:	005b      	lsls	r3, r3, #1
 80155c4:	4413      	add	r3, r2
 80155c6:	00db      	lsls	r3, r3, #3
 80155c8:	440b      	add	r3, r1
 80155ca:	3312      	adds	r3, #18
 80155cc:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80155ce:	2b04      	cmp	r3, #4
 80155d0:	d903      	bls.n	80155da <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80155d2:	6878      	ldr	r0, [r7, #4]
 80155d4:	f7ff ff80 	bl	80154d8 <etharp_free_entry>
 80155d8:	e04a      	b.n	8015670 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80155da:	492b      	ldr	r1, [pc, #172]	; (8015688 <etharp_tmr+0x14c>)
 80155dc:	687a      	ldr	r2, [r7, #4]
 80155de:	4613      	mov	r3, r2
 80155e0:	005b      	lsls	r3, r3, #1
 80155e2:	4413      	add	r3, r2
 80155e4:	00db      	lsls	r3, r3, #3
 80155e6:	440b      	add	r3, r1
 80155e8:	3314      	adds	r3, #20
 80155ea:	781b      	ldrb	r3, [r3, #0]
 80155ec:	2b03      	cmp	r3, #3
 80155ee:	d10a      	bne.n	8015606 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80155f0:	4925      	ldr	r1, [pc, #148]	; (8015688 <etharp_tmr+0x14c>)
 80155f2:	687a      	ldr	r2, [r7, #4]
 80155f4:	4613      	mov	r3, r2
 80155f6:	005b      	lsls	r3, r3, #1
 80155f8:	4413      	add	r3, r2
 80155fa:	00db      	lsls	r3, r3, #3
 80155fc:	440b      	add	r3, r1
 80155fe:	3314      	adds	r3, #20
 8015600:	2204      	movs	r2, #4
 8015602:	701a      	strb	r2, [r3, #0]
 8015604:	e034      	b.n	8015670 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8015606:	4920      	ldr	r1, [pc, #128]	; (8015688 <etharp_tmr+0x14c>)
 8015608:	687a      	ldr	r2, [r7, #4]
 801560a:	4613      	mov	r3, r2
 801560c:	005b      	lsls	r3, r3, #1
 801560e:	4413      	add	r3, r2
 8015610:	00db      	lsls	r3, r3, #3
 8015612:	440b      	add	r3, r1
 8015614:	3314      	adds	r3, #20
 8015616:	781b      	ldrb	r3, [r3, #0]
 8015618:	2b04      	cmp	r3, #4
 801561a:	d10a      	bne.n	8015632 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801561c:	491a      	ldr	r1, [pc, #104]	; (8015688 <etharp_tmr+0x14c>)
 801561e:	687a      	ldr	r2, [r7, #4]
 8015620:	4613      	mov	r3, r2
 8015622:	005b      	lsls	r3, r3, #1
 8015624:	4413      	add	r3, r2
 8015626:	00db      	lsls	r3, r3, #3
 8015628:	440b      	add	r3, r1
 801562a:	3314      	adds	r3, #20
 801562c:	2202      	movs	r2, #2
 801562e:	701a      	strb	r2, [r3, #0]
 8015630:	e01e      	b.n	8015670 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8015632:	4915      	ldr	r1, [pc, #84]	; (8015688 <etharp_tmr+0x14c>)
 8015634:	687a      	ldr	r2, [r7, #4]
 8015636:	4613      	mov	r3, r2
 8015638:	005b      	lsls	r3, r3, #1
 801563a:	4413      	add	r3, r2
 801563c:	00db      	lsls	r3, r3, #3
 801563e:	440b      	add	r3, r1
 8015640:	3314      	adds	r3, #20
 8015642:	781b      	ldrb	r3, [r3, #0]
 8015644:	2b01      	cmp	r3, #1
 8015646:	d113      	bne.n	8015670 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8015648:	490f      	ldr	r1, [pc, #60]	; (8015688 <etharp_tmr+0x14c>)
 801564a:	687a      	ldr	r2, [r7, #4]
 801564c:	4613      	mov	r3, r2
 801564e:	005b      	lsls	r3, r3, #1
 8015650:	4413      	add	r3, r2
 8015652:	00db      	lsls	r3, r3, #3
 8015654:	440b      	add	r3, r1
 8015656:	3308      	adds	r3, #8
 8015658:	6818      	ldr	r0, [r3, #0]
 801565a:	687a      	ldr	r2, [r7, #4]
 801565c:	4613      	mov	r3, r2
 801565e:	005b      	lsls	r3, r3, #1
 8015660:	4413      	add	r3, r2
 8015662:	00db      	lsls	r3, r3, #3
 8015664:	4a08      	ldr	r2, [pc, #32]	; (8015688 <etharp_tmr+0x14c>)
 8015666:	4413      	add	r3, r2
 8015668:	3304      	adds	r3, #4
 801566a:	4619      	mov	r1, r3
 801566c:	f000 fe72 	bl	8016354 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015670:	687b      	ldr	r3, [r7, #4]
 8015672:	3301      	adds	r3, #1
 8015674:	607b      	str	r3, [r7, #4]
 8015676:	687b      	ldr	r3, [r7, #4]
 8015678:	2b09      	cmp	r3, #9
 801567a:	f77f af65 	ble.w	8015548 <etharp_tmr+0xc>
      }
    }
  }
}
 801567e:	bf00      	nop
 8015680:	bf00      	nop
 8015682:	3708      	adds	r7, #8
 8015684:	46bd      	mov	sp, r7
 8015686:	bd80      	pop	{r7, pc}
 8015688:	200004e4 	.word	0x200004e4

0801568c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801568c:	b580      	push	{r7, lr}
 801568e:	b08a      	sub	sp, #40	; 0x28
 8015690:	af00      	add	r7, sp, #0
 8015692:	60f8      	str	r0, [r7, #12]
 8015694:	460b      	mov	r3, r1
 8015696:	607a      	str	r2, [r7, #4]
 8015698:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801569a:	230a      	movs	r3, #10
 801569c:	84fb      	strh	r3, [r7, #38]	; 0x26
 801569e:	230a      	movs	r3, #10
 80156a0:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 80156a2:	230a      	movs	r3, #10
 80156a4:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 80156a6:	2300      	movs	r3, #0
 80156a8:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 80156aa:	230a      	movs	r3, #10
 80156ac:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80156ae:	2300      	movs	r3, #0
 80156b0:	83bb      	strh	r3, [r7, #28]
 80156b2:	2300      	movs	r3, #0
 80156b4:	837b      	strh	r3, [r7, #26]
 80156b6:	2300      	movs	r3, #0
 80156b8:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80156ba:	2300      	movs	r3, #0
 80156bc:	843b      	strh	r3, [r7, #32]
 80156be:	e0ae      	b.n	801581e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 80156c0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80156c4:	49a6      	ldr	r1, [pc, #664]	; (8015960 <etharp_find_entry+0x2d4>)
 80156c6:	4613      	mov	r3, r2
 80156c8:	005b      	lsls	r3, r3, #1
 80156ca:	4413      	add	r3, r2
 80156cc:	00db      	lsls	r3, r3, #3
 80156ce:	440b      	add	r3, r1
 80156d0:	3314      	adds	r3, #20
 80156d2:	781b      	ldrb	r3, [r3, #0]
 80156d4:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80156d6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80156da:	2b0a      	cmp	r3, #10
 80156dc:	d105      	bne.n	80156ea <etharp_find_entry+0x5e>
 80156de:	7dfb      	ldrb	r3, [r7, #23]
 80156e0:	2b00      	cmp	r3, #0
 80156e2:	d102      	bne.n	80156ea <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 80156e4:	8c3b      	ldrh	r3, [r7, #32]
 80156e6:	847b      	strh	r3, [r7, #34]	; 0x22
 80156e8:	e095      	b.n	8015816 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 80156ea:	7dfb      	ldrb	r3, [r7, #23]
 80156ec:	2b00      	cmp	r3, #0
 80156ee:	f000 8092 	beq.w	8015816 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80156f2:	7dfb      	ldrb	r3, [r7, #23]
 80156f4:	2b01      	cmp	r3, #1
 80156f6:	d009      	beq.n	801570c <etharp_find_entry+0x80>
 80156f8:	7dfb      	ldrb	r3, [r7, #23]
 80156fa:	2b01      	cmp	r3, #1
 80156fc:	d806      	bhi.n	801570c <etharp_find_entry+0x80>
 80156fe:	4b99      	ldr	r3, [pc, #612]	; (8015964 <etharp_find_entry+0x2d8>)
 8015700:	f240 1223 	movw	r2, #291	; 0x123
 8015704:	4998      	ldr	r1, [pc, #608]	; (8015968 <etharp_find_entry+0x2dc>)
 8015706:	4899      	ldr	r0, [pc, #612]	; (801596c <etharp_find_entry+0x2e0>)
 8015708:	f002 ff56 	bl	80185b8 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801570c:	68fb      	ldr	r3, [r7, #12]
 801570e:	2b00      	cmp	r3, #0
 8015710:	d020      	beq.n	8015754 <etharp_find_entry+0xc8>
 8015712:	68fb      	ldr	r3, [r7, #12]
 8015714:	6819      	ldr	r1, [r3, #0]
 8015716:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801571a:	4891      	ldr	r0, [pc, #580]	; (8015960 <etharp_find_entry+0x2d4>)
 801571c:	4613      	mov	r3, r2
 801571e:	005b      	lsls	r3, r3, #1
 8015720:	4413      	add	r3, r2
 8015722:	00db      	lsls	r3, r3, #3
 8015724:	4403      	add	r3, r0
 8015726:	3304      	adds	r3, #4
 8015728:	681b      	ldr	r3, [r3, #0]
 801572a:	4299      	cmp	r1, r3
 801572c:	d112      	bne.n	8015754 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801572e:	687b      	ldr	r3, [r7, #4]
 8015730:	2b00      	cmp	r3, #0
 8015732:	d00c      	beq.n	801574e <etharp_find_entry+0xc2>
 8015734:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015738:	4989      	ldr	r1, [pc, #548]	; (8015960 <etharp_find_entry+0x2d4>)
 801573a:	4613      	mov	r3, r2
 801573c:	005b      	lsls	r3, r3, #1
 801573e:	4413      	add	r3, r2
 8015740:	00db      	lsls	r3, r3, #3
 8015742:	440b      	add	r3, r1
 8015744:	3308      	adds	r3, #8
 8015746:	681b      	ldr	r3, [r3, #0]
 8015748:	687a      	ldr	r2, [r7, #4]
 801574a:	429a      	cmp	r2, r3
 801574c:	d102      	bne.n	8015754 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801574e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015752:	e100      	b.n	8015956 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8015754:	7dfb      	ldrb	r3, [r7, #23]
 8015756:	2b01      	cmp	r3, #1
 8015758:	d140      	bne.n	80157dc <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801575a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801575e:	4980      	ldr	r1, [pc, #512]	; (8015960 <etharp_find_entry+0x2d4>)
 8015760:	4613      	mov	r3, r2
 8015762:	005b      	lsls	r3, r3, #1
 8015764:	4413      	add	r3, r2
 8015766:	00db      	lsls	r3, r3, #3
 8015768:	440b      	add	r3, r1
 801576a:	681b      	ldr	r3, [r3, #0]
 801576c:	2b00      	cmp	r3, #0
 801576e:	d01a      	beq.n	80157a6 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8015770:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015774:	497a      	ldr	r1, [pc, #488]	; (8015960 <etharp_find_entry+0x2d4>)
 8015776:	4613      	mov	r3, r2
 8015778:	005b      	lsls	r3, r3, #1
 801577a:	4413      	add	r3, r2
 801577c:	00db      	lsls	r3, r3, #3
 801577e:	440b      	add	r3, r1
 8015780:	3312      	adds	r3, #18
 8015782:	881b      	ldrh	r3, [r3, #0]
 8015784:	8bba      	ldrh	r2, [r7, #28]
 8015786:	429a      	cmp	r2, r3
 8015788:	d845      	bhi.n	8015816 <etharp_find_entry+0x18a>
            old_queue = i;
 801578a:	8c3b      	ldrh	r3, [r7, #32]
 801578c:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801578e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015792:	4973      	ldr	r1, [pc, #460]	; (8015960 <etharp_find_entry+0x2d4>)
 8015794:	4613      	mov	r3, r2
 8015796:	005b      	lsls	r3, r3, #1
 8015798:	4413      	add	r3, r2
 801579a:	00db      	lsls	r3, r3, #3
 801579c:	440b      	add	r3, r1
 801579e:	3312      	adds	r3, #18
 80157a0:	881b      	ldrh	r3, [r3, #0]
 80157a2:	83bb      	strh	r3, [r7, #28]
 80157a4:	e037      	b.n	8015816 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 80157a6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80157aa:	496d      	ldr	r1, [pc, #436]	; (8015960 <etharp_find_entry+0x2d4>)
 80157ac:	4613      	mov	r3, r2
 80157ae:	005b      	lsls	r3, r3, #1
 80157b0:	4413      	add	r3, r2
 80157b2:	00db      	lsls	r3, r3, #3
 80157b4:	440b      	add	r3, r1
 80157b6:	3312      	adds	r3, #18
 80157b8:	881b      	ldrh	r3, [r3, #0]
 80157ba:	8b7a      	ldrh	r2, [r7, #26]
 80157bc:	429a      	cmp	r2, r3
 80157be:	d82a      	bhi.n	8015816 <etharp_find_entry+0x18a>
            old_pending = i;
 80157c0:	8c3b      	ldrh	r3, [r7, #32]
 80157c2:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 80157c4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80157c8:	4965      	ldr	r1, [pc, #404]	; (8015960 <etharp_find_entry+0x2d4>)
 80157ca:	4613      	mov	r3, r2
 80157cc:	005b      	lsls	r3, r3, #1
 80157ce:	4413      	add	r3, r2
 80157d0:	00db      	lsls	r3, r3, #3
 80157d2:	440b      	add	r3, r1
 80157d4:	3312      	adds	r3, #18
 80157d6:	881b      	ldrh	r3, [r3, #0]
 80157d8:	837b      	strh	r3, [r7, #26]
 80157da:	e01c      	b.n	8015816 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 80157dc:	7dfb      	ldrb	r3, [r7, #23]
 80157de:	2b01      	cmp	r3, #1
 80157e0:	d919      	bls.n	8015816 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 80157e2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80157e6:	495e      	ldr	r1, [pc, #376]	; (8015960 <etharp_find_entry+0x2d4>)
 80157e8:	4613      	mov	r3, r2
 80157ea:	005b      	lsls	r3, r3, #1
 80157ec:	4413      	add	r3, r2
 80157ee:	00db      	lsls	r3, r3, #3
 80157f0:	440b      	add	r3, r1
 80157f2:	3312      	adds	r3, #18
 80157f4:	881b      	ldrh	r3, [r3, #0]
 80157f6:	8b3a      	ldrh	r2, [r7, #24]
 80157f8:	429a      	cmp	r2, r3
 80157fa:	d80c      	bhi.n	8015816 <etharp_find_entry+0x18a>
            old_stable = i;
 80157fc:	8c3b      	ldrh	r3, [r7, #32]
 80157fe:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8015800:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015804:	4956      	ldr	r1, [pc, #344]	; (8015960 <etharp_find_entry+0x2d4>)
 8015806:	4613      	mov	r3, r2
 8015808:	005b      	lsls	r3, r3, #1
 801580a:	4413      	add	r3, r2
 801580c:	00db      	lsls	r3, r3, #3
 801580e:	440b      	add	r3, r1
 8015810:	3312      	adds	r3, #18
 8015812:	881b      	ldrh	r3, [r3, #0]
 8015814:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015816:	8c3b      	ldrh	r3, [r7, #32]
 8015818:	3301      	adds	r3, #1
 801581a:	b29b      	uxth	r3, r3
 801581c:	843b      	strh	r3, [r7, #32]
 801581e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015822:	2b09      	cmp	r3, #9
 8015824:	f77f af4c 	ble.w	80156c0 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8015828:	7afb      	ldrb	r3, [r7, #11]
 801582a:	f003 0302 	and.w	r3, r3, #2
 801582e:	2b00      	cmp	r3, #0
 8015830:	d108      	bne.n	8015844 <etharp_find_entry+0x1b8>
 8015832:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8015836:	2b0a      	cmp	r3, #10
 8015838:	d107      	bne.n	801584a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801583a:	7afb      	ldrb	r3, [r7, #11]
 801583c:	f003 0301 	and.w	r3, r3, #1
 8015840:	2b00      	cmp	r3, #0
 8015842:	d102      	bne.n	801584a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8015844:	f04f 33ff 	mov.w	r3, #4294967295
 8015848:	e085      	b.n	8015956 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801584a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801584e:	2b09      	cmp	r3, #9
 8015850:	dc02      	bgt.n	8015858 <etharp_find_entry+0x1cc>
    i = empty;
 8015852:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015854:	843b      	strh	r3, [r7, #32]
 8015856:	e039      	b.n	80158cc <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8015858:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801585c:	2b09      	cmp	r3, #9
 801585e:	dc14      	bgt.n	801588a <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8015860:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015862:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8015864:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015868:	493d      	ldr	r1, [pc, #244]	; (8015960 <etharp_find_entry+0x2d4>)
 801586a:	4613      	mov	r3, r2
 801586c:	005b      	lsls	r3, r3, #1
 801586e:	4413      	add	r3, r2
 8015870:	00db      	lsls	r3, r3, #3
 8015872:	440b      	add	r3, r1
 8015874:	681b      	ldr	r3, [r3, #0]
 8015876:	2b00      	cmp	r3, #0
 8015878:	d018      	beq.n	80158ac <etharp_find_entry+0x220>
 801587a:	4b3a      	ldr	r3, [pc, #232]	; (8015964 <etharp_find_entry+0x2d8>)
 801587c:	f240 126d 	movw	r2, #365	; 0x16d
 8015880:	493b      	ldr	r1, [pc, #236]	; (8015970 <etharp_find_entry+0x2e4>)
 8015882:	483a      	ldr	r0, [pc, #232]	; (801596c <etharp_find_entry+0x2e0>)
 8015884:	f002 fe98 	bl	80185b8 <iprintf>
 8015888:	e010      	b.n	80158ac <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801588a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801588e:	2b09      	cmp	r3, #9
 8015890:	dc02      	bgt.n	8015898 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8015892:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8015894:	843b      	strh	r3, [r7, #32]
 8015896:	e009      	b.n	80158ac <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8015898:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801589c:	2b09      	cmp	r3, #9
 801589e:	dc02      	bgt.n	80158a6 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 80158a0:	8bfb      	ldrh	r3, [r7, #30]
 80158a2:	843b      	strh	r3, [r7, #32]
 80158a4:	e002      	b.n	80158ac <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 80158a6:	f04f 33ff 	mov.w	r3, #4294967295
 80158aa:	e054      	b.n	8015956 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80158ac:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80158b0:	2b09      	cmp	r3, #9
 80158b2:	dd06      	ble.n	80158c2 <etharp_find_entry+0x236>
 80158b4:	4b2b      	ldr	r3, [pc, #172]	; (8015964 <etharp_find_entry+0x2d8>)
 80158b6:	f240 127f 	movw	r2, #383	; 0x17f
 80158ba:	492e      	ldr	r1, [pc, #184]	; (8015974 <etharp_find_entry+0x2e8>)
 80158bc:	482b      	ldr	r0, [pc, #172]	; (801596c <etharp_find_entry+0x2e0>)
 80158be:	f002 fe7b 	bl	80185b8 <iprintf>
    etharp_free_entry(i);
 80158c2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80158c6:	4618      	mov	r0, r3
 80158c8:	f7ff fe06 	bl	80154d8 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80158cc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80158d0:	2b09      	cmp	r3, #9
 80158d2:	dd06      	ble.n	80158e2 <etharp_find_entry+0x256>
 80158d4:	4b23      	ldr	r3, [pc, #140]	; (8015964 <etharp_find_entry+0x2d8>)
 80158d6:	f240 1283 	movw	r2, #387	; 0x183
 80158da:	4926      	ldr	r1, [pc, #152]	; (8015974 <etharp_find_entry+0x2e8>)
 80158dc:	4823      	ldr	r0, [pc, #140]	; (801596c <etharp_find_entry+0x2e0>)
 80158de:	f002 fe6b 	bl	80185b8 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80158e2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80158e6:	491e      	ldr	r1, [pc, #120]	; (8015960 <etharp_find_entry+0x2d4>)
 80158e8:	4613      	mov	r3, r2
 80158ea:	005b      	lsls	r3, r3, #1
 80158ec:	4413      	add	r3, r2
 80158ee:	00db      	lsls	r3, r3, #3
 80158f0:	440b      	add	r3, r1
 80158f2:	3314      	adds	r3, #20
 80158f4:	781b      	ldrb	r3, [r3, #0]
 80158f6:	2b00      	cmp	r3, #0
 80158f8:	d006      	beq.n	8015908 <etharp_find_entry+0x27c>
 80158fa:	4b1a      	ldr	r3, [pc, #104]	; (8015964 <etharp_find_entry+0x2d8>)
 80158fc:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8015900:	491d      	ldr	r1, [pc, #116]	; (8015978 <etharp_find_entry+0x2ec>)
 8015902:	481a      	ldr	r0, [pc, #104]	; (801596c <etharp_find_entry+0x2e0>)
 8015904:	f002 fe58 	bl	80185b8 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8015908:	68fb      	ldr	r3, [r7, #12]
 801590a:	2b00      	cmp	r3, #0
 801590c:	d00b      	beq.n	8015926 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801590e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015912:	68fb      	ldr	r3, [r7, #12]
 8015914:	6819      	ldr	r1, [r3, #0]
 8015916:	4812      	ldr	r0, [pc, #72]	; (8015960 <etharp_find_entry+0x2d4>)
 8015918:	4613      	mov	r3, r2
 801591a:	005b      	lsls	r3, r3, #1
 801591c:	4413      	add	r3, r2
 801591e:	00db      	lsls	r3, r3, #3
 8015920:	4403      	add	r3, r0
 8015922:	3304      	adds	r3, #4
 8015924:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8015926:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801592a:	490d      	ldr	r1, [pc, #52]	; (8015960 <etharp_find_entry+0x2d4>)
 801592c:	4613      	mov	r3, r2
 801592e:	005b      	lsls	r3, r3, #1
 8015930:	4413      	add	r3, r2
 8015932:	00db      	lsls	r3, r3, #3
 8015934:	440b      	add	r3, r1
 8015936:	3312      	adds	r3, #18
 8015938:	2200      	movs	r2, #0
 801593a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801593c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015940:	4907      	ldr	r1, [pc, #28]	; (8015960 <etharp_find_entry+0x2d4>)
 8015942:	4613      	mov	r3, r2
 8015944:	005b      	lsls	r3, r3, #1
 8015946:	4413      	add	r3, r2
 8015948:	00db      	lsls	r3, r3, #3
 801594a:	440b      	add	r3, r1
 801594c:	3308      	adds	r3, #8
 801594e:	687a      	ldr	r2, [r7, #4]
 8015950:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8015952:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8015956:	4618      	mov	r0, r3
 8015958:	3728      	adds	r7, #40	; 0x28
 801595a:	46bd      	mov	sp, r7
 801595c:	bd80      	pop	{r7, pc}
 801595e:	bf00      	nop
 8015960:	200004e4 	.word	0x200004e4
 8015964:	0802014c 	.word	0x0802014c
 8015968:	08020184 	.word	0x08020184
 801596c:	080201c4 	.word	0x080201c4
 8015970:	080201ec 	.word	0x080201ec
 8015974:	08020204 	.word	0x08020204
 8015978:	08020218 	.word	0x08020218

0801597c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801597c:	b580      	push	{r7, lr}
 801597e:	b088      	sub	sp, #32
 8015980:	af02      	add	r7, sp, #8
 8015982:	60f8      	str	r0, [r7, #12]
 8015984:	60b9      	str	r1, [r7, #8]
 8015986:	607a      	str	r2, [r7, #4]
 8015988:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801598a:	68fb      	ldr	r3, [r7, #12]
 801598c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015990:	2b06      	cmp	r3, #6
 8015992:	d006      	beq.n	80159a2 <etharp_update_arp_entry+0x26>
 8015994:	4b48      	ldr	r3, [pc, #288]	; (8015ab8 <etharp_update_arp_entry+0x13c>)
 8015996:	f240 12a9 	movw	r2, #425	; 0x1a9
 801599a:	4948      	ldr	r1, [pc, #288]	; (8015abc <etharp_update_arp_entry+0x140>)
 801599c:	4848      	ldr	r0, [pc, #288]	; (8015ac0 <etharp_update_arp_entry+0x144>)
 801599e:	f002 fe0b 	bl	80185b8 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 80159a2:	68bb      	ldr	r3, [r7, #8]
 80159a4:	2b00      	cmp	r3, #0
 80159a6:	d012      	beq.n	80159ce <etharp_update_arp_entry+0x52>
 80159a8:	68bb      	ldr	r3, [r7, #8]
 80159aa:	681b      	ldr	r3, [r3, #0]
 80159ac:	2b00      	cmp	r3, #0
 80159ae:	d00e      	beq.n	80159ce <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80159b0:	68bb      	ldr	r3, [r7, #8]
 80159b2:	681b      	ldr	r3, [r3, #0]
 80159b4:	68f9      	ldr	r1, [r7, #12]
 80159b6:	4618      	mov	r0, r3
 80159b8:	f001 f920 	bl	8016bfc <ip4_addr_isbroadcast_u32>
 80159bc:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80159be:	2b00      	cmp	r3, #0
 80159c0:	d105      	bne.n	80159ce <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80159c2:	68bb      	ldr	r3, [r7, #8]
 80159c4:	681b      	ldr	r3, [r3, #0]
 80159c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80159ca:	2be0      	cmp	r3, #224	; 0xe0
 80159cc:	d102      	bne.n	80159d4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80159ce:	f06f 030f 	mvn.w	r3, #15
 80159d2:	e06c      	b.n	8015aae <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 80159d4:	78fb      	ldrb	r3, [r7, #3]
 80159d6:	68fa      	ldr	r2, [r7, #12]
 80159d8:	4619      	mov	r1, r3
 80159da:	68b8      	ldr	r0, [r7, #8]
 80159dc:	f7ff fe56 	bl	801568c <etharp_find_entry>
 80159e0:	4603      	mov	r3, r0
 80159e2:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 80159e4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80159e8:	2b00      	cmp	r3, #0
 80159ea:	da02      	bge.n	80159f2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80159ec:	8afb      	ldrh	r3, [r7, #22]
 80159ee:	b25b      	sxtb	r3, r3
 80159f0:	e05d      	b.n	8015aae <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80159f2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80159f6:	4933      	ldr	r1, [pc, #204]	; (8015ac4 <etharp_update_arp_entry+0x148>)
 80159f8:	4613      	mov	r3, r2
 80159fa:	005b      	lsls	r3, r3, #1
 80159fc:	4413      	add	r3, r2
 80159fe:	00db      	lsls	r3, r3, #3
 8015a00:	440b      	add	r3, r1
 8015a02:	3314      	adds	r3, #20
 8015a04:	2202      	movs	r2, #2
 8015a06:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8015a08:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015a0c:	492d      	ldr	r1, [pc, #180]	; (8015ac4 <etharp_update_arp_entry+0x148>)
 8015a0e:	4613      	mov	r3, r2
 8015a10:	005b      	lsls	r3, r3, #1
 8015a12:	4413      	add	r3, r2
 8015a14:	00db      	lsls	r3, r3, #3
 8015a16:	440b      	add	r3, r1
 8015a18:	3308      	adds	r3, #8
 8015a1a:	68fa      	ldr	r2, [r7, #12]
 8015a1c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8015a1e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015a22:	4613      	mov	r3, r2
 8015a24:	005b      	lsls	r3, r3, #1
 8015a26:	4413      	add	r3, r2
 8015a28:	00db      	lsls	r3, r3, #3
 8015a2a:	3308      	adds	r3, #8
 8015a2c:	4a25      	ldr	r2, [pc, #148]	; (8015ac4 <etharp_update_arp_entry+0x148>)
 8015a2e:	4413      	add	r3, r2
 8015a30:	3304      	adds	r3, #4
 8015a32:	2206      	movs	r2, #6
 8015a34:	6879      	ldr	r1, [r7, #4]
 8015a36:	4618      	mov	r0, r3
 8015a38:	f002 f87a 	bl	8017b30 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8015a3c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015a40:	4920      	ldr	r1, [pc, #128]	; (8015ac4 <etharp_update_arp_entry+0x148>)
 8015a42:	4613      	mov	r3, r2
 8015a44:	005b      	lsls	r3, r3, #1
 8015a46:	4413      	add	r3, r2
 8015a48:	00db      	lsls	r3, r3, #3
 8015a4a:	440b      	add	r3, r1
 8015a4c:	3312      	adds	r3, #18
 8015a4e:	2200      	movs	r2, #0
 8015a50:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8015a52:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015a56:	491b      	ldr	r1, [pc, #108]	; (8015ac4 <etharp_update_arp_entry+0x148>)
 8015a58:	4613      	mov	r3, r2
 8015a5a:	005b      	lsls	r3, r3, #1
 8015a5c:	4413      	add	r3, r2
 8015a5e:	00db      	lsls	r3, r3, #3
 8015a60:	440b      	add	r3, r1
 8015a62:	681b      	ldr	r3, [r3, #0]
 8015a64:	2b00      	cmp	r3, #0
 8015a66:	d021      	beq.n	8015aac <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8015a68:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015a6c:	4915      	ldr	r1, [pc, #84]	; (8015ac4 <etharp_update_arp_entry+0x148>)
 8015a6e:	4613      	mov	r3, r2
 8015a70:	005b      	lsls	r3, r3, #1
 8015a72:	4413      	add	r3, r2
 8015a74:	00db      	lsls	r3, r3, #3
 8015a76:	440b      	add	r3, r1
 8015a78:	681b      	ldr	r3, [r3, #0]
 8015a7a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8015a7c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015a80:	4910      	ldr	r1, [pc, #64]	; (8015ac4 <etharp_update_arp_entry+0x148>)
 8015a82:	4613      	mov	r3, r2
 8015a84:	005b      	lsls	r3, r3, #1
 8015a86:	4413      	add	r3, r2
 8015a88:	00db      	lsls	r3, r3, #3
 8015a8a:	440b      	add	r3, r1
 8015a8c:	2200      	movs	r2, #0
 8015a8e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8015a90:	68fb      	ldr	r3, [r7, #12]
 8015a92:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 8015a96:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8015a9a:	9300      	str	r3, [sp, #0]
 8015a9c:	687b      	ldr	r3, [r7, #4]
 8015a9e:	6939      	ldr	r1, [r7, #16]
 8015aa0:	68f8      	ldr	r0, [r7, #12]
 8015aa2:	f001 ffb3 	bl	8017a0c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8015aa6:	6938      	ldr	r0, [r7, #16]
 8015aa8:	f7f7 fd08 	bl	800d4bc <pbuf_free>
  }
  return ERR_OK;
 8015aac:	2300      	movs	r3, #0
}
 8015aae:	4618      	mov	r0, r3
 8015ab0:	3718      	adds	r7, #24
 8015ab2:	46bd      	mov	sp, r7
 8015ab4:	bd80      	pop	{r7, pc}
 8015ab6:	bf00      	nop
 8015ab8:	0802014c 	.word	0x0802014c
 8015abc:	08020244 	.word	0x08020244
 8015ac0:	080201c4 	.word	0x080201c4
 8015ac4:	200004e4 	.word	0x200004e4

08015ac8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8015ac8:	b580      	push	{r7, lr}
 8015aca:	b084      	sub	sp, #16
 8015acc:	af00      	add	r7, sp, #0
 8015ace:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015ad0:	2300      	movs	r3, #0
 8015ad2:	60fb      	str	r3, [r7, #12]
 8015ad4:	e01e      	b.n	8015b14 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8015ad6:	4913      	ldr	r1, [pc, #76]	; (8015b24 <etharp_cleanup_netif+0x5c>)
 8015ad8:	68fa      	ldr	r2, [r7, #12]
 8015ada:	4613      	mov	r3, r2
 8015adc:	005b      	lsls	r3, r3, #1
 8015ade:	4413      	add	r3, r2
 8015ae0:	00db      	lsls	r3, r3, #3
 8015ae2:	440b      	add	r3, r1
 8015ae4:	3314      	adds	r3, #20
 8015ae6:	781b      	ldrb	r3, [r3, #0]
 8015ae8:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8015aea:	7afb      	ldrb	r3, [r7, #11]
 8015aec:	2b00      	cmp	r3, #0
 8015aee:	d00e      	beq.n	8015b0e <etharp_cleanup_netif+0x46>
 8015af0:	490c      	ldr	r1, [pc, #48]	; (8015b24 <etharp_cleanup_netif+0x5c>)
 8015af2:	68fa      	ldr	r2, [r7, #12]
 8015af4:	4613      	mov	r3, r2
 8015af6:	005b      	lsls	r3, r3, #1
 8015af8:	4413      	add	r3, r2
 8015afa:	00db      	lsls	r3, r3, #3
 8015afc:	440b      	add	r3, r1
 8015afe:	3308      	adds	r3, #8
 8015b00:	681b      	ldr	r3, [r3, #0]
 8015b02:	687a      	ldr	r2, [r7, #4]
 8015b04:	429a      	cmp	r2, r3
 8015b06:	d102      	bne.n	8015b0e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8015b08:	68f8      	ldr	r0, [r7, #12]
 8015b0a:	f7ff fce5 	bl	80154d8 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015b0e:	68fb      	ldr	r3, [r7, #12]
 8015b10:	3301      	adds	r3, #1
 8015b12:	60fb      	str	r3, [r7, #12]
 8015b14:	68fb      	ldr	r3, [r7, #12]
 8015b16:	2b09      	cmp	r3, #9
 8015b18:	dddd      	ble.n	8015ad6 <etharp_cleanup_netif+0xe>
    }
  }
}
 8015b1a:	bf00      	nop
 8015b1c:	bf00      	nop
 8015b1e:	3710      	adds	r7, #16
 8015b20:	46bd      	mov	sp, r7
 8015b22:	bd80      	pop	{r7, pc}
 8015b24:	200004e4 	.word	0x200004e4

08015b28 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8015b28:	b5b0      	push	{r4, r5, r7, lr}
 8015b2a:	b08a      	sub	sp, #40	; 0x28
 8015b2c:	af04      	add	r7, sp, #16
 8015b2e:	6078      	str	r0, [r7, #4]
 8015b30:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8015b32:	683b      	ldr	r3, [r7, #0]
 8015b34:	2b00      	cmp	r3, #0
 8015b36:	d107      	bne.n	8015b48 <etharp_input+0x20>
 8015b38:	4b3f      	ldr	r3, [pc, #252]	; (8015c38 <etharp_input+0x110>)
 8015b3a:	f240 228a 	movw	r2, #650	; 0x28a
 8015b3e:	493f      	ldr	r1, [pc, #252]	; (8015c3c <etharp_input+0x114>)
 8015b40:	483f      	ldr	r0, [pc, #252]	; (8015c40 <etharp_input+0x118>)
 8015b42:	f002 fd39 	bl	80185b8 <iprintf>
 8015b46:	e074      	b.n	8015c32 <etharp_input+0x10a>

  hdr = (struct etharp_hdr *)p->payload;
 8015b48:	687b      	ldr	r3, [r7, #4]
 8015b4a:	685b      	ldr	r3, [r3, #4]
 8015b4c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8015b4e:	693b      	ldr	r3, [r7, #16]
 8015b50:	881b      	ldrh	r3, [r3, #0]
 8015b52:	b29b      	uxth	r3, r3
 8015b54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015b58:	d10c      	bne.n	8015b74 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8015b5a:	693b      	ldr	r3, [r7, #16]
 8015b5c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8015b5e:	2b06      	cmp	r3, #6
 8015b60:	d108      	bne.n	8015b74 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8015b62:	693b      	ldr	r3, [r7, #16]
 8015b64:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8015b66:	2b04      	cmp	r3, #4
 8015b68:	d104      	bne.n	8015b74 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8015b6a:	693b      	ldr	r3, [r7, #16]
 8015b6c:	885b      	ldrh	r3, [r3, #2]
 8015b6e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8015b70:	2b08      	cmp	r3, #8
 8015b72:	d003      	beq.n	8015b7c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8015b74:	6878      	ldr	r0, [r7, #4]
 8015b76:	f7f7 fca1 	bl	800d4bc <pbuf_free>
    return;
 8015b7a:	e05a      	b.n	8015c32 <etharp_input+0x10a>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8015b7c:	693b      	ldr	r3, [r7, #16]
 8015b7e:	330e      	adds	r3, #14
 8015b80:	681b      	ldr	r3, [r3, #0]
 8015b82:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8015b84:	693b      	ldr	r3, [r7, #16]
 8015b86:	3318      	adds	r3, #24
 8015b88:	681b      	ldr	r3, [r3, #0]
 8015b8a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8015b8c:	683b      	ldr	r3, [r7, #0]
 8015b8e:	3304      	adds	r3, #4
 8015b90:	681b      	ldr	r3, [r3, #0]
 8015b92:	2b00      	cmp	r3, #0
 8015b94:	d102      	bne.n	8015b9c <etharp_input+0x74>
    for_us = 0;
 8015b96:	2300      	movs	r3, #0
 8015b98:	75fb      	strb	r3, [r7, #23]
 8015b9a:	e009      	b.n	8015bb0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8015b9c:	68ba      	ldr	r2, [r7, #8]
 8015b9e:	683b      	ldr	r3, [r7, #0]
 8015ba0:	3304      	adds	r3, #4
 8015ba2:	681b      	ldr	r3, [r3, #0]
 8015ba4:	429a      	cmp	r2, r3
 8015ba6:	bf0c      	ite	eq
 8015ba8:	2301      	moveq	r3, #1
 8015baa:	2300      	movne	r3, #0
 8015bac:	b2db      	uxtb	r3, r3
 8015bae:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8015bb0:	693b      	ldr	r3, [r7, #16]
 8015bb2:	f103 0208 	add.w	r2, r3, #8
 8015bb6:	7dfb      	ldrb	r3, [r7, #23]
 8015bb8:	2b00      	cmp	r3, #0
 8015bba:	d001      	beq.n	8015bc0 <etharp_input+0x98>
 8015bbc:	2301      	movs	r3, #1
 8015bbe:	e000      	b.n	8015bc2 <etharp_input+0x9a>
 8015bc0:	2302      	movs	r3, #2
 8015bc2:	f107 010c 	add.w	r1, r7, #12
 8015bc6:	6838      	ldr	r0, [r7, #0]
 8015bc8:	f7ff fed8 	bl	801597c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8015bcc:	693b      	ldr	r3, [r7, #16]
 8015bce:	88db      	ldrh	r3, [r3, #6]
 8015bd0:	b29b      	uxth	r3, r3
 8015bd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015bd6:	d003      	beq.n	8015be0 <etharp_input+0xb8>
 8015bd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015bdc:	d01e      	beq.n	8015c1c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8015bde:	e025      	b.n	8015c2c <etharp_input+0x104>
      if (for_us) {
 8015be0:	7dfb      	ldrb	r3, [r7, #23]
 8015be2:	2b00      	cmp	r3, #0
 8015be4:	d021      	beq.n	8015c2a <etharp_input+0x102>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8015be6:	683b      	ldr	r3, [r7, #0]
 8015be8:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 8015bec:	693b      	ldr	r3, [r7, #16]
 8015bee:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8015bf2:	683b      	ldr	r3, [r7, #0]
 8015bf4:	f103 052a 	add.w	r5, r3, #42	; 0x2a
 8015bf8:	683b      	ldr	r3, [r7, #0]
 8015bfa:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8015bfc:	693a      	ldr	r2, [r7, #16]
 8015bfe:	3208      	adds	r2, #8
        etharp_raw(netif,
 8015c00:	2102      	movs	r1, #2
 8015c02:	9103      	str	r1, [sp, #12]
 8015c04:	f107 010c 	add.w	r1, r7, #12
 8015c08:	9102      	str	r1, [sp, #8]
 8015c0a:	9201      	str	r2, [sp, #4]
 8015c0c:	9300      	str	r3, [sp, #0]
 8015c0e:	462b      	mov	r3, r5
 8015c10:	4622      	mov	r2, r4
 8015c12:	4601      	mov	r1, r0
 8015c14:	6838      	ldr	r0, [r7, #0]
 8015c16:	f000 faef 	bl	80161f8 <etharp_raw>
      break;
 8015c1a:	e006      	b.n	8015c2a <etharp_input+0x102>
      dhcp_arp_reply(netif, &sipaddr);
 8015c1c:	f107 030c 	add.w	r3, r7, #12
 8015c20:	4619      	mov	r1, r3
 8015c22:	6838      	ldr	r0, [r7, #0]
 8015c24:	f7fe f9fc 	bl	8014020 <dhcp_arp_reply>
      break;
 8015c28:	e000      	b.n	8015c2c <etharp_input+0x104>
      break;
 8015c2a:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8015c2c:	6878      	ldr	r0, [r7, #4]
 8015c2e:	f7f7 fc45 	bl	800d4bc <pbuf_free>
}
 8015c32:	3718      	adds	r7, #24
 8015c34:	46bd      	mov	sp, r7
 8015c36:	bdb0      	pop	{r4, r5, r7, pc}
 8015c38:	0802014c 	.word	0x0802014c
 8015c3c:	0802029c 	.word	0x0802029c
 8015c40:	080201c4 	.word	0x080201c4

08015c44 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8015c44:	b580      	push	{r7, lr}
 8015c46:	b086      	sub	sp, #24
 8015c48:	af02      	add	r7, sp, #8
 8015c4a:	60f8      	str	r0, [r7, #12]
 8015c4c:	60b9      	str	r1, [r7, #8]
 8015c4e:	4613      	mov	r3, r2
 8015c50:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8015c52:	79fa      	ldrb	r2, [r7, #7]
 8015c54:	4944      	ldr	r1, [pc, #272]	; (8015d68 <etharp_output_to_arp_index+0x124>)
 8015c56:	4613      	mov	r3, r2
 8015c58:	005b      	lsls	r3, r3, #1
 8015c5a:	4413      	add	r3, r2
 8015c5c:	00db      	lsls	r3, r3, #3
 8015c5e:	440b      	add	r3, r1
 8015c60:	3314      	adds	r3, #20
 8015c62:	781b      	ldrb	r3, [r3, #0]
 8015c64:	2b01      	cmp	r3, #1
 8015c66:	d806      	bhi.n	8015c76 <etharp_output_to_arp_index+0x32>
 8015c68:	4b40      	ldr	r3, [pc, #256]	; (8015d6c <etharp_output_to_arp_index+0x128>)
 8015c6a:	f240 22ee 	movw	r2, #750	; 0x2ee
 8015c6e:	4940      	ldr	r1, [pc, #256]	; (8015d70 <etharp_output_to_arp_index+0x12c>)
 8015c70:	4840      	ldr	r0, [pc, #256]	; (8015d74 <etharp_output_to_arp_index+0x130>)
 8015c72:	f002 fca1 	bl	80185b8 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8015c76:	79fa      	ldrb	r2, [r7, #7]
 8015c78:	493b      	ldr	r1, [pc, #236]	; (8015d68 <etharp_output_to_arp_index+0x124>)
 8015c7a:	4613      	mov	r3, r2
 8015c7c:	005b      	lsls	r3, r3, #1
 8015c7e:	4413      	add	r3, r2
 8015c80:	00db      	lsls	r3, r3, #3
 8015c82:	440b      	add	r3, r1
 8015c84:	3314      	adds	r3, #20
 8015c86:	781b      	ldrb	r3, [r3, #0]
 8015c88:	2b02      	cmp	r3, #2
 8015c8a:	d153      	bne.n	8015d34 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8015c8c:	79fa      	ldrb	r2, [r7, #7]
 8015c8e:	4936      	ldr	r1, [pc, #216]	; (8015d68 <etharp_output_to_arp_index+0x124>)
 8015c90:	4613      	mov	r3, r2
 8015c92:	005b      	lsls	r3, r3, #1
 8015c94:	4413      	add	r3, r2
 8015c96:	00db      	lsls	r3, r3, #3
 8015c98:	440b      	add	r3, r1
 8015c9a:	3312      	adds	r3, #18
 8015c9c:	881b      	ldrh	r3, [r3, #0]
 8015c9e:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8015ca2:	d919      	bls.n	8015cd8 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8015ca4:	79fa      	ldrb	r2, [r7, #7]
 8015ca6:	4613      	mov	r3, r2
 8015ca8:	005b      	lsls	r3, r3, #1
 8015caa:	4413      	add	r3, r2
 8015cac:	00db      	lsls	r3, r3, #3
 8015cae:	4a2e      	ldr	r2, [pc, #184]	; (8015d68 <etharp_output_to_arp_index+0x124>)
 8015cb0:	4413      	add	r3, r2
 8015cb2:	3304      	adds	r3, #4
 8015cb4:	4619      	mov	r1, r3
 8015cb6:	68f8      	ldr	r0, [r7, #12]
 8015cb8:	f000 fb4c 	bl	8016354 <etharp_request>
 8015cbc:	4603      	mov	r3, r0
 8015cbe:	2b00      	cmp	r3, #0
 8015cc0:	d138      	bne.n	8015d34 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8015cc2:	79fa      	ldrb	r2, [r7, #7]
 8015cc4:	4928      	ldr	r1, [pc, #160]	; (8015d68 <etharp_output_to_arp_index+0x124>)
 8015cc6:	4613      	mov	r3, r2
 8015cc8:	005b      	lsls	r3, r3, #1
 8015cca:	4413      	add	r3, r2
 8015ccc:	00db      	lsls	r3, r3, #3
 8015cce:	440b      	add	r3, r1
 8015cd0:	3314      	adds	r3, #20
 8015cd2:	2203      	movs	r2, #3
 8015cd4:	701a      	strb	r2, [r3, #0]
 8015cd6:	e02d      	b.n	8015d34 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8015cd8:	79fa      	ldrb	r2, [r7, #7]
 8015cda:	4923      	ldr	r1, [pc, #140]	; (8015d68 <etharp_output_to_arp_index+0x124>)
 8015cdc:	4613      	mov	r3, r2
 8015cde:	005b      	lsls	r3, r3, #1
 8015ce0:	4413      	add	r3, r2
 8015ce2:	00db      	lsls	r3, r3, #3
 8015ce4:	440b      	add	r3, r1
 8015ce6:	3312      	adds	r3, #18
 8015ce8:	881b      	ldrh	r3, [r3, #0]
 8015cea:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8015cee:	d321      	bcc.n	8015d34 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8015cf0:	79fa      	ldrb	r2, [r7, #7]
 8015cf2:	4613      	mov	r3, r2
 8015cf4:	005b      	lsls	r3, r3, #1
 8015cf6:	4413      	add	r3, r2
 8015cf8:	00db      	lsls	r3, r3, #3
 8015cfa:	4a1b      	ldr	r2, [pc, #108]	; (8015d68 <etharp_output_to_arp_index+0x124>)
 8015cfc:	4413      	add	r3, r2
 8015cfe:	1d19      	adds	r1, r3, #4
 8015d00:	79fa      	ldrb	r2, [r7, #7]
 8015d02:	4613      	mov	r3, r2
 8015d04:	005b      	lsls	r3, r3, #1
 8015d06:	4413      	add	r3, r2
 8015d08:	00db      	lsls	r3, r3, #3
 8015d0a:	3308      	adds	r3, #8
 8015d0c:	4a16      	ldr	r2, [pc, #88]	; (8015d68 <etharp_output_to_arp_index+0x124>)
 8015d0e:	4413      	add	r3, r2
 8015d10:	3304      	adds	r3, #4
 8015d12:	461a      	mov	r2, r3
 8015d14:	68f8      	ldr	r0, [r7, #12]
 8015d16:	f000 fafb 	bl	8016310 <etharp_request_dst>
 8015d1a:	4603      	mov	r3, r0
 8015d1c:	2b00      	cmp	r3, #0
 8015d1e:	d109      	bne.n	8015d34 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8015d20:	79fa      	ldrb	r2, [r7, #7]
 8015d22:	4911      	ldr	r1, [pc, #68]	; (8015d68 <etharp_output_to_arp_index+0x124>)
 8015d24:	4613      	mov	r3, r2
 8015d26:	005b      	lsls	r3, r3, #1
 8015d28:	4413      	add	r3, r2
 8015d2a:	00db      	lsls	r3, r3, #3
 8015d2c:	440b      	add	r3, r1
 8015d2e:	3314      	adds	r3, #20
 8015d30:	2203      	movs	r2, #3
 8015d32:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8015d34:	68fb      	ldr	r3, [r7, #12]
 8015d36:	f103 012a 	add.w	r1, r3, #42	; 0x2a
 8015d3a:	79fa      	ldrb	r2, [r7, #7]
 8015d3c:	4613      	mov	r3, r2
 8015d3e:	005b      	lsls	r3, r3, #1
 8015d40:	4413      	add	r3, r2
 8015d42:	00db      	lsls	r3, r3, #3
 8015d44:	3308      	adds	r3, #8
 8015d46:	4a08      	ldr	r2, [pc, #32]	; (8015d68 <etharp_output_to_arp_index+0x124>)
 8015d48:	4413      	add	r3, r2
 8015d4a:	3304      	adds	r3, #4
 8015d4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8015d50:	9200      	str	r2, [sp, #0]
 8015d52:	460a      	mov	r2, r1
 8015d54:	68b9      	ldr	r1, [r7, #8]
 8015d56:	68f8      	ldr	r0, [r7, #12]
 8015d58:	f001 fe58 	bl	8017a0c <ethernet_output>
 8015d5c:	4603      	mov	r3, r0
}
 8015d5e:	4618      	mov	r0, r3
 8015d60:	3710      	adds	r7, #16
 8015d62:	46bd      	mov	sp, r7
 8015d64:	bd80      	pop	{r7, pc}
 8015d66:	bf00      	nop
 8015d68:	200004e4 	.word	0x200004e4
 8015d6c:	0802014c 	.word	0x0802014c
 8015d70:	080202bc 	.word	0x080202bc
 8015d74:	080201c4 	.word	0x080201c4

08015d78 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8015d78:	b580      	push	{r7, lr}
 8015d7a:	b08a      	sub	sp, #40	; 0x28
 8015d7c:	af02      	add	r7, sp, #8
 8015d7e:	60f8      	str	r0, [r7, #12]
 8015d80:	60b9      	str	r1, [r7, #8]
 8015d82:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8015d84:	687b      	ldr	r3, [r7, #4]
 8015d86:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8015d88:	68fb      	ldr	r3, [r7, #12]
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	d106      	bne.n	8015d9c <etharp_output+0x24>
 8015d8e:	4b73      	ldr	r3, [pc, #460]	; (8015f5c <etharp_output+0x1e4>)
 8015d90:	f240 321e 	movw	r2, #798	; 0x31e
 8015d94:	4972      	ldr	r1, [pc, #456]	; (8015f60 <etharp_output+0x1e8>)
 8015d96:	4873      	ldr	r0, [pc, #460]	; (8015f64 <etharp_output+0x1ec>)
 8015d98:	f002 fc0e 	bl	80185b8 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8015d9c:	68bb      	ldr	r3, [r7, #8]
 8015d9e:	2b00      	cmp	r3, #0
 8015da0:	d106      	bne.n	8015db0 <etharp_output+0x38>
 8015da2:	4b6e      	ldr	r3, [pc, #440]	; (8015f5c <etharp_output+0x1e4>)
 8015da4:	f240 321f 	movw	r2, #799	; 0x31f
 8015da8:	496f      	ldr	r1, [pc, #444]	; (8015f68 <etharp_output+0x1f0>)
 8015daa:	486e      	ldr	r0, [pc, #440]	; (8015f64 <etharp_output+0x1ec>)
 8015dac:	f002 fc04 	bl	80185b8 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	2b00      	cmp	r3, #0
 8015db4:	d106      	bne.n	8015dc4 <etharp_output+0x4c>
 8015db6:	4b69      	ldr	r3, [pc, #420]	; (8015f5c <etharp_output+0x1e4>)
 8015db8:	f44f 7248 	mov.w	r2, #800	; 0x320
 8015dbc:	496b      	ldr	r1, [pc, #428]	; (8015f6c <etharp_output+0x1f4>)
 8015dbe:	4869      	ldr	r0, [pc, #420]	; (8015f64 <etharp_output+0x1ec>)
 8015dc0:	f002 fbfa 	bl	80185b8 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8015dc4:	687b      	ldr	r3, [r7, #4]
 8015dc6:	681b      	ldr	r3, [r3, #0]
 8015dc8:	68f9      	ldr	r1, [r7, #12]
 8015dca:	4618      	mov	r0, r3
 8015dcc:	f000 ff16 	bl	8016bfc <ip4_addr_isbroadcast_u32>
 8015dd0:	4603      	mov	r3, r0
 8015dd2:	2b00      	cmp	r3, #0
 8015dd4:	d002      	beq.n	8015ddc <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8015dd6:	4b66      	ldr	r3, [pc, #408]	; (8015f70 <etharp_output+0x1f8>)
 8015dd8:	61fb      	str	r3, [r7, #28]
 8015dda:	e0af      	b.n	8015f3c <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	681b      	ldr	r3, [r3, #0]
 8015de0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8015de4:	2be0      	cmp	r3, #224	; 0xe0
 8015de6:	d118      	bne.n	8015e1a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8015de8:	2301      	movs	r3, #1
 8015dea:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8015dec:	2300      	movs	r3, #0
 8015dee:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8015df0:	235e      	movs	r3, #94	; 0x5e
 8015df2:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8015df4:	687b      	ldr	r3, [r7, #4]
 8015df6:	3301      	adds	r3, #1
 8015df8:	781b      	ldrb	r3, [r3, #0]
 8015dfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015dfe:	b2db      	uxtb	r3, r3
 8015e00:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8015e02:	687b      	ldr	r3, [r7, #4]
 8015e04:	3302      	adds	r3, #2
 8015e06:	781b      	ldrb	r3, [r3, #0]
 8015e08:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8015e0a:	687b      	ldr	r3, [r7, #4]
 8015e0c:	3303      	adds	r3, #3
 8015e0e:	781b      	ldrb	r3, [r3, #0]
 8015e10:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8015e12:	f107 0310 	add.w	r3, r7, #16
 8015e16:	61fb      	str	r3, [r7, #28]
 8015e18:	e090      	b.n	8015f3c <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8015e1a:	687b      	ldr	r3, [r7, #4]
 8015e1c:	681a      	ldr	r2, [r3, #0]
 8015e1e:	68fb      	ldr	r3, [r7, #12]
 8015e20:	3304      	adds	r3, #4
 8015e22:	681b      	ldr	r3, [r3, #0]
 8015e24:	405a      	eors	r2, r3
 8015e26:	68fb      	ldr	r3, [r7, #12]
 8015e28:	3308      	adds	r3, #8
 8015e2a:	681b      	ldr	r3, [r3, #0]
 8015e2c:	4013      	ands	r3, r2
 8015e2e:	2b00      	cmp	r3, #0
 8015e30:	d012      	beq.n	8015e58 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8015e32:	687b      	ldr	r3, [r7, #4]
 8015e34:	681b      	ldr	r3, [r3, #0]
 8015e36:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8015e38:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8015e3c:	4293      	cmp	r3, r2
 8015e3e:	d00b      	beq.n	8015e58 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8015e40:	68fb      	ldr	r3, [r7, #12]
 8015e42:	330c      	adds	r3, #12
 8015e44:	681b      	ldr	r3, [r3, #0]
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d003      	beq.n	8015e52 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8015e4a:	68fb      	ldr	r3, [r7, #12]
 8015e4c:	330c      	adds	r3, #12
 8015e4e:	61bb      	str	r3, [r7, #24]
 8015e50:	e002      	b.n	8015e58 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8015e52:	f06f 0303 	mvn.w	r3, #3
 8015e56:	e07d      	b.n	8015f54 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8015e58:	4b46      	ldr	r3, [pc, #280]	; (8015f74 <etharp_output+0x1fc>)
 8015e5a:	781b      	ldrb	r3, [r3, #0]
 8015e5c:	4619      	mov	r1, r3
 8015e5e:	4a46      	ldr	r2, [pc, #280]	; (8015f78 <etharp_output+0x200>)
 8015e60:	460b      	mov	r3, r1
 8015e62:	005b      	lsls	r3, r3, #1
 8015e64:	440b      	add	r3, r1
 8015e66:	00db      	lsls	r3, r3, #3
 8015e68:	4413      	add	r3, r2
 8015e6a:	3314      	adds	r3, #20
 8015e6c:	781b      	ldrb	r3, [r3, #0]
 8015e6e:	2b01      	cmp	r3, #1
 8015e70:	d925      	bls.n	8015ebe <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8015e72:	4b40      	ldr	r3, [pc, #256]	; (8015f74 <etharp_output+0x1fc>)
 8015e74:	781b      	ldrb	r3, [r3, #0]
 8015e76:	4619      	mov	r1, r3
 8015e78:	4a3f      	ldr	r2, [pc, #252]	; (8015f78 <etharp_output+0x200>)
 8015e7a:	460b      	mov	r3, r1
 8015e7c:	005b      	lsls	r3, r3, #1
 8015e7e:	440b      	add	r3, r1
 8015e80:	00db      	lsls	r3, r3, #3
 8015e82:	4413      	add	r3, r2
 8015e84:	3308      	adds	r3, #8
 8015e86:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8015e88:	68fa      	ldr	r2, [r7, #12]
 8015e8a:	429a      	cmp	r2, r3
 8015e8c:	d117      	bne.n	8015ebe <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8015e8e:	69bb      	ldr	r3, [r7, #24]
 8015e90:	681a      	ldr	r2, [r3, #0]
 8015e92:	4b38      	ldr	r3, [pc, #224]	; (8015f74 <etharp_output+0x1fc>)
 8015e94:	781b      	ldrb	r3, [r3, #0]
 8015e96:	4618      	mov	r0, r3
 8015e98:	4937      	ldr	r1, [pc, #220]	; (8015f78 <etharp_output+0x200>)
 8015e9a:	4603      	mov	r3, r0
 8015e9c:	005b      	lsls	r3, r3, #1
 8015e9e:	4403      	add	r3, r0
 8015ea0:	00db      	lsls	r3, r3, #3
 8015ea2:	440b      	add	r3, r1
 8015ea4:	3304      	adds	r3, #4
 8015ea6:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8015ea8:	429a      	cmp	r2, r3
 8015eaa:	d108      	bne.n	8015ebe <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8015eac:	4b31      	ldr	r3, [pc, #196]	; (8015f74 <etharp_output+0x1fc>)
 8015eae:	781b      	ldrb	r3, [r3, #0]
 8015eb0:	461a      	mov	r2, r3
 8015eb2:	68b9      	ldr	r1, [r7, #8]
 8015eb4:	68f8      	ldr	r0, [r7, #12]
 8015eb6:	f7ff fec5 	bl	8015c44 <etharp_output_to_arp_index>
 8015eba:	4603      	mov	r3, r0
 8015ebc:	e04a      	b.n	8015f54 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8015ebe:	2300      	movs	r3, #0
 8015ec0:	75fb      	strb	r3, [r7, #23]
 8015ec2:	e031      	b.n	8015f28 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8015ec4:	7dfa      	ldrb	r2, [r7, #23]
 8015ec6:	492c      	ldr	r1, [pc, #176]	; (8015f78 <etharp_output+0x200>)
 8015ec8:	4613      	mov	r3, r2
 8015eca:	005b      	lsls	r3, r3, #1
 8015ecc:	4413      	add	r3, r2
 8015ece:	00db      	lsls	r3, r3, #3
 8015ed0:	440b      	add	r3, r1
 8015ed2:	3314      	adds	r3, #20
 8015ed4:	781b      	ldrb	r3, [r3, #0]
 8015ed6:	2b01      	cmp	r3, #1
 8015ed8:	d923      	bls.n	8015f22 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8015eda:	7dfa      	ldrb	r2, [r7, #23]
 8015edc:	4926      	ldr	r1, [pc, #152]	; (8015f78 <etharp_output+0x200>)
 8015ede:	4613      	mov	r3, r2
 8015ee0:	005b      	lsls	r3, r3, #1
 8015ee2:	4413      	add	r3, r2
 8015ee4:	00db      	lsls	r3, r3, #3
 8015ee6:	440b      	add	r3, r1
 8015ee8:	3308      	adds	r3, #8
 8015eea:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8015eec:	68fa      	ldr	r2, [r7, #12]
 8015eee:	429a      	cmp	r2, r3
 8015ef0:	d117      	bne.n	8015f22 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8015ef2:	69bb      	ldr	r3, [r7, #24]
 8015ef4:	6819      	ldr	r1, [r3, #0]
 8015ef6:	7dfa      	ldrb	r2, [r7, #23]
 8015ef8:	481f      	ldr	r0, [pc, #124]	; (8015f78 <etharp_output+0x200>)
 8015efa:	4613      	mov	r3, r2
 8015efc:	005b      	lsls	r3, r3, #1
 8015efe:	4413      	add	r3, r2
 8015f00:	00db      	lsls	r3, r3, #3
 8015f02:	4403      	add	r3, r0
 8015f04:	3304      	adds	r3, #4
 8015f06:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8015f08:	4299      	cmp	r1, r3
 8015f0a:	d10a      	bne.n	8015f22 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8015f0c:	4a19      	ldr	r2, [pc, #100]	; (8015f74 <etharp_output+0x1fc>)
 8015f0e:	7dfb      	ldrb	r3, [r7, #23]
 8015f10:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8015f12:	7dfb      	ldrb	r3, [r7, #23]
 8015f14:	461a      	mov	r2, r3
 8015f16:	68b9      	ldr	r1, [r7, #8]
 8015f18:	68f8      	ldr	r0, [r7, #12]
 8015f1a:	f7ff fe93 	bl	8015c44 <etharp_output_to_arp_index>
 8015f1e:	4603      	mov	r3, r0
 8015f20:	e018      	b.n	8015f54 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8015f22:	7dfb      	ldrb	r3, [r7, #23]
 8015f24:	3301      	adds	r3, #1
 8015f26:	75fb      	strb	r3, [r7, #23]
 8015f28:	7dfb      	ldrb	r3, [r7, #23]
 8015f2a:	2b09      	cmp	r3, #9
 8015f2c:	d9ca      	bls.n	8015ec4 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8015f2e:	68ba      	ldr	r2, [r7, #8]
 8015f30:	69b9      	ldr	r1, [r7, #24]
 8015f32:	68f8      	ldr	r0, [r7, #12]
 8015f34:	f000 f822 	bl	8015f7c <etharp_query>
 8015f38:	4603      	mov	r3, r0
 8015f3a:	e00b      	b.n	8015f54 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8015f3c:	68fb      	ldr	r3, [r7, #12]
 8015f3e:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 8015f42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8015f46:	9300      	str	r3, [sp, #0]
 8015f48:	69fb      	ldr	r3, [r7, #28]
 8015f4a:	68b9      	ldr	r1, [r7, #8]
 8015f4c:	68f8      	ldr	r0, [r7, #12]
 8015f4e:	f001 fd5d 	bl	8017a0c <ethernet_output>
 8015f52:	4603      	mov	r3, r0
}
 8015f54:	4618      	mov	r0, r3
 8015f56:	3720      	adds	r7, #32
 8015f58:	46bd      	mov	sp, r7
 8015f5a:	bd80      	pop	{r7, pc}
 8015f5c:	0802014c 	.word	0x0802014c
 8015f60:	0802029c 	.word	0x0802029c
 8015f64:	080201c4 	.word	0x080201c4
 8015f68:	080202ec 	.word	0x080202ec
 8015f6c:	0802028c 	.word	0x0802028c
 8015f70:	08020920 	.word	0x08020920
 8015f74:	200005d4 	.word	0x200005d4
 8015f78:	200004e4 	.word	0x200004e4

08015f7c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8015f7c:	b580      	push	{r7, lr}
 8015f7e:	b08c      	sub	sp, #48	; 0x30
 8015f80:	af02      	add	r7, sp, #8
 8015f82:	60f8      	str	r0, [r7, #12]
 8015f84:	60b9      	str	r1, [r7, #8]
 8015f86:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8015f88:	68fb      	ldr	r3, [r7, #12]
 8015f8a:	332a      	adds	r3, #42	; 0x2a
 8015f8c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8015f8e:	23ff      	movs	r3, #255	; 0xff
 8015f90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8015f94:	2300      	movs	r3, #0
 8015f96:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8015f98:	68bb      	ldr	r3, [r7, #8]
 8015f9a:	681b      	ldr	r3, [r3, #0]
 8015f9c:	68f9      	ldr	r1, [r7, #12]
 8015f9e:	4618      	mov	r0, r3
 8015fa0:	f000 fe2c 	bl	8016bfc <ip4_addr_isbroadcast_u32>
 8015fa4:	4603      	mov	r3, r0
 8015fa6:	2b00      	cmp	r3, #0
 8015fa8:	d10c      	bne.n	8015fc4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8015faa:	68bb      	ldr	r3, [r7, #8]
 8015fac:	681b      	ldr	r3, [r3, #0]
 8015fae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8015fb2:	2be0      	cmp	r3, #224	; 0xe0
 8015fb4:	d006      	beq.n	8015fc4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8015fb6:	68bb      	ldr	r3, [r7, #8]
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d003      	beq.n	8015fc4 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8015fbc:	68bb      	ldr	r3, [r7, #8]
 8015fbe:	681b      	ldr	r3, [r3, #0]
 8015fc0:	2b00      	cmp	r3, #0
 8015fc2:	d102      	bne.n	8015fca <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8015fc4:	f06f 030f 	mvn.w	r3, #15
 8015fc8:	e101      	b.n	80161ce <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8015fca:	68fa      	ldr	r2, [r7, #12]
 8015fcc:	2101      	movs	r1, #1
 8015fce:	68b8      	ldr	r0, [r7, #8]
 8015fd0:	f7ff fb5c 	bl	801568c <etharp_find_entry>
 8015fd4:	4603      	mov	r3, r0
 8015fd6:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8015fd8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8015fdc:	2b00      	cmp	r3, #0
 8015fde:	da02      	bge.n	8015fe6 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8015fe0:	8a7b      	ldrh	r3, [r7, #18]
 8015fe2:	b25b      	sxtb	r3, r3
 8015fe4:	e0f3      	b.n	80161ce <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8015fe6:	8a7b      	ldrh	r3, [r7, #18]
 8015fe8:	2b7e      	cmp	r3, #126	; 0x7e
 8015fea:	d906      	bls.n	8015ffa <etharp_query+0x7e>
 8015fec:	4b7a      	ldr	r3, [pc, #488]	; (80161d8 <etharp_query+0x25c>)
 8015fee:	f240 32c1 	movw	r2, #961	; 0x3c1
 8015ff2:	497a      	ldr	r1, [pc, #488]	; (80161dc <etharp_query+0x260>)
 8015ff4:	487a      	ldr	r0, [pc, #488]	; (80161e0 <etharp_query+0x264>)
 8015ff6:	f002 fadf 	bl	80185b8 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8015ffa:	8a7b      	ldrh	r3, [r7, #18]
 8015ffc:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8015ffe:	7c7a      	ldrb	r2, [r7, #17]
 8016000:	4978      	ldr	r1, [pc, #480]	; (80161e4 <etharp_query+0x268>)
 8016002:	4613      	mov	r3, r2
 8016004:	005b      	lsls	r3, r3, #1
 8016006:	4413      	add	r3, r2
 8016008:	00db      	lsls	r3, r3, #3
 801600a:	440b      	add	r3, r1
 801600c:	3314      	adds	r3, #20
 801600e:	781b      	ldrb	r3, [r3, #0]
 8016010:	2b00      	cmp	r3, #0
 8016012:	d115      	bne.n	8016040 <etharp_query+0xc4>
    is_new_entry = 1;
 8016014:	2301      	movs	r3, #1
 8016016:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8016018:	7c7a      	ldrb	r2, [r7, #17]
 801601a:	4972      	ldr	r1, [pc, #456]	; (80161e4 <etharp_query+0x268>)
 801601c:	4613      	mov	r3, r2
 801601e:	005b      	lsls	r3, r3, #1
 8016020:	4413      	add	r3, r2
 8016022:	00db      	lsls	r3, r3, #3
 8016024:	440b      	add	r3, r1
 8016026:	3314      	adds	r3, #20
 8016028:	2201      	movs	r2, #1
 801602a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801602c:	7c7a      	ldrb	r2, [r7, #17]
 801602e:	496d      	ldr	r1, [pc, #436]	; (80161e4 <etharp_query+0x268>)
 8016030:	4613      	mov	r3, r2
 8016032:	005b      	lsls	r3, r3, #1
 8016034:	4413      	add	r3, r2
 8016036:	00db      	lsls	r3, r3, #3
 8016038:	440b      	add	r3, r1
 801603a:	3308      	adds	r3, #8
 801603c:	68fa      	ldr	r2, [r7, #12]
 801603e:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8016040:	7c7a      	ldrb	r2, [r7, #17]
 8016042:	4968      	ldr	r1, [pc, #416]	; (80161e4 <etharp_query+0x268>)
 8016044:	4613      	mov	r3, r2
 8016046:	005b      	lsls	r3, r3, #1
 8016048:	4413      	add	r3, r2
 801604a:	00db      	lsls	r3, r3, #3
 801604c:	440b      	add	r3, r1
 801604e:	3314      	adds	r3, #20
 8016050:	781b      	ldrb	r3, [r3, #0]
 8016052:	2b01      	cmp	r3, #1
 8016054:	d011      	beq.n	801607a <etharp_query+0xfe>
 8016056:	7c7a      	ldrb	r2, [r7, #17]
 8016058:	4962      	ldr	r1, [pc, #392]	; (80161e4 <etharp_query+0x268>)
 801605a:	4613      	mov	r3, r2
 801605c:	005b      	lsls	r3, r3, #1
 801605e:	4413      	add	r3, r2
 8016060:	00db      	lsls	r3, r3, #3
 8016062:	440b      	add	r3, r1
 8016064:	3314      	adds	r3, #20
 8016066:	781b      	ldrb	r3, [r3, #0]
 8016068:	2b01      	cmp	r3, #1
 801606a:	d806      	bhi.n	801607a <etharp_query+0xfe>
 801606c:	4b5a      	ldr	r3, [pc, #360]	; (80161d8 <etharp_query+0x25c>)
 801606e:	f240 32cd 	movw	r2, #973	; 0x3cd
 8016072:	495d      	ldr	r1, [pc, #372]	; (80161e8 <etharp_query+0x26c>)
 8016074:	485a      	ldr	r0, [pc, #360]	; (80161e0 <etharp_query+0x264>)
 8016076:	f002 fa9f 	bl	80185b8 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801607a:	6a3b      	ldr	r3, [r7, #32]
 801607c:	2b00      	cmp	r3, #0
 801607e:	d102      	bne.n	8016086 <etharp_query+0x10a>
 8016080:	687b      	ldr	r3, [r7, #4]
 8016082:	2b00      	cmp	r3, #0
 8016084:	d10c      	bne.n	80160a0 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8016086:	68b9      	ldr	r1, [r7, #8]
 8016088:	68f8      	ldr	r0, [r7, #12]
 801608a:	f000 f963 	bl	8016354 <etharp_request>
 801608e:	4603      	mov	r3, r0
 8016090:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8016094:	687b      	ldr	r3, [r7, #4]
 8016096:	2b00      	cmp	r3, #0
 8016098:	d102      	bne.n	80160a0 <etharp_query+0x124>
      return result;
 801609a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801609e:	e096      	b.n	80161ce <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 80160a0:	687b      	ldr	r3, [r7, #4]
 80160a2:	2b00      	cmp	r3, #0
 80160a4:	d106      	bne.n	80160b4 <etharp_query+0x138>
 80160a6:	4b4c      	ldr	r3, [pc, #304]	; (80161d8 <etharp_query+0x25c>)
 80160a8:	f240 32e1 	movw	r2, #993	; 0x3e1
 80160ac:	494f      	ldr	r1, [pc, #316]	; (80161ec <etharp_query+0x270>)
 80160ae:	484c      	ldr	r0, [pc, #304]	; (80161e0 <etharp_query+0x264>)
 80160b0:	f002 fa82 	bl	80185b8 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80160b4:	7c7a      	ldrb	r2, [r7, #17]
 80160b6:	494b      	ldr	r1, [pc, #300]	; (80161e4 <etharp_query+0x268>)
 80160b8:	4613      	mov	r3, r2
 80160ba:	005b      	lsls	r3, r3, #1
 80160bc:	4413      	add	r3, r2
 80160be:	00db      	lsls	r3, r3, #3
 80160c0:	440b      	add	r3, r1
 80160c2:	3314      	adds	r3, #20
 80160c4:	781b      	ldrb	r3, [r3, #0]
 80160c6:	2b01      	cmp	r3, #1
 80160c8:	d917      	bls.n	80160fa <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80160ca:	4a49      	ldr	r2, [pc, #292]	; (80161f0 <etharp_query+0x274>)
 80160cc:	7c7b      	ldrb	r3, [r7, #17]
 80160ce:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80160d0:	7c7a      	ldrb	r2, [r7, #17]
 80160d2:	4613      	mov	r3, r2
 80160d4:	005b      	lsls	r3, r3, #1
 80160d6:	4413      	add	r3, r2
 80160d8:	00db      	lsls	r3, r3, #3
 80160da:	3308      	adds	r3, #8
 80160dc:	4a41      	ldr	r2, [pc, #260]	; (80161e4 <etharp_query+0x268>)
 80160de:	4413      	add	r3, r2
 80160e0:	3304      	adds	r3, #4
 80160e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80160e6:	9200      	str	r2, [sp, #0]
 80160e8:	697a      	ldr	r2, [r7, #20]
 80160ea:	6879      	ldr	r1, [r7, #4]
 80160ec:	68f8      	ldr	r0, [r7, #12]
 80160ee:	f001 fc8d 	bl	8017a0c <ethernet_output>
 80160f2:	4603      	mov	r3, r0
 80160f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80160f8:	e067      	b.n	80161ca <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80160fa:	7c7a      	ldrb	r2, [r7, #17]
 80160fc:	4939      	ldr	r1, [pc, #228]	; (80161e4 <etharp_query+0x268>)
 80160fe:	4613      	mov	r3, r2
 8016100:	005b      	lsls	r3, r3, #1
 8016102:	4413      	add	r3, r2
 8016104:	00db      	lsls	r3, r3, #3
 8016106:	440b      	add	r3, r1
 8016108:	3314      	adds	r3, #20
 801610a:	781b      	ldrb	r3, [r3, #0]
 801610c:	2b01      	cmp	r3, #1
 801610e:	d15c      	bne.n	80161ca <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8016110:	2300      	movs	r3, #0
 8016112:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8016114:	687b      	ldr	r3, [r7, #4]
 8016116:	61fb      	str	r3, [r7, #28]
    while (p) {
 8016118:	e01c      	b.n	8016154 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801611a:	69fb      	ldr	r3, [r7, #28]
 801611c:	895a      	ldrh	r2, [r3, #10]
 801611e:	69fb      	ldr	r3, [r7, #28]
 8016120:	891b      	ldrh	r3, [r3, #8]
 8016122:	429a      	cmp	r2, r3
 8016124:	d10a      	bne.n	801613c <etharp_query+0x1c0>
 8016126:	69fb      	ldr	r3, [r7, #28]
 8016128:	681b      	ldr	r3, [r3, #0]
 801612a:	2b00      	cmp	r3, #0
 801612c:	d006      	beq.n	801613c <etharp_query+0x1c0>
 801612e:	4b2a      	ldr	r3, [pc, #168]	; (80161d8 <etharp_query+0x25c>)
 8016130:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8016134:	492f      	ldr	r1, [pc, #188]	; (80161f4 <etharp_query+0x278>)
 8016136:	482a      	ldr	r0, [pc, #168]	; (80161e0 <etharp_query+0x264>)
 8016138:	f002 fa3e 	bl	80185b8 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801613c:	69fb      	ldr	r3, [r7, #28]
 801613e:	7b1b      	ldrb	r3, [r3, #12]
 8016140:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016144:	2b00      	cmp	r3, #0
 8016146:	d002      	beq.n	801614e <etharp_query+0x1d2>
        copy_needed = 1;
 8016148:	2301      	movs	r3, #1
 801614a:	61bb      	str	r3, [r7, #24]
        break;
 801614c:	e005      	b.n	801615a <etharp_query+0x1de>
      }
      p = p->next;
 801614e:	69fb      	ldr	r3, [r7, #28]
 8016150:	681b      	ldr	r3, [r3, #0]
 8016152:	61fb      	str	r3, [r7, #28]
    while (p) {
 8016154:	69fb      	ldr	r3, [r7, #28]
 8016156:	2b00      	cmp	r3, #0
 8016158:	d1df      	bne.n	801611a <etharp_query+0x19e>
    }
    if (copy_needed) {
 801615a:	69bb      	ldr	r3, [r7, #24]
 801615c:	2b00      	cmp	r3, #0
 801615e:	d007      	beq.n	8016170 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8016160:	687a      	ldr	r2, [r7, #4]
 8016162:	f44f 7120 	mov.w	r1, #640	; 0x280
 8016166:	200e      	movs	r0, #14
 8016168:	f7f7 fc14 	bl	800d994 <pbuf_clone>
 801616c:	61f8      	str	r0, [r7, #28]
 801616e:	e004      	b.n	801617a <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8016170:	687b      	ldr	r3, [r7, #4]
 8016172:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8016174:	69f8      	ldr	r0, [r7, #28]
 8016176:	f7f7 fa41 	bl	800d5fc <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801617a:	69fb      	ldr	r3, [r7, #28]
 801617c:	2b00      	cmp	r3, #0
 801617e:	d021      	beq.n	80161c4 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8016180:	7c7a      	ldrb	r2, [r7, #17]
 8016182:	4918      	ldr	r1, [pc, #96]	; (80161e4 <etharp_query+0x268>)
 8016184:	4613      	mov	r3, r2
 8016186:	005b      	lsls	r3, r3, #1
 8016188:	4413      	add	r3, r2
 801618a:	00db      	lsls	r3, r3, #3
 801618c:	440b      	add	r3, r1
 801618e:	681b      	ldr	r3, [r3, #0]
 8016190:	2b00      	cmp	r3, #0
 8016192:	d00a      	beq.n	80161aa <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8016194:	7c7a      	ldrb	r2, [r7, #17]
 8016196:	4913      	ldr	r1, [pc, #76]	; (80161e4 <etharp_query+0x268>)
 8016198:	4613      	mov	r3, r2
 801619a:	005b      	lsls	r3, r3, #1
 801619c:	4413      	add	r3, r2
 801619e:	00db      	lsls	r3, r3, #3
 80161a0:	440b      	add	r3, r1
 80161a2:	681b      	ldr	r3, [r3, #0]
 80161a4:	4618      	mov	r0, r3
 80161a6:	f7f7 f989 	bl	800d4bc <pbuf_free>
      }
      arp_table[i].q = p;
 80161aa:	7c7a      	ldrb	r2, [r7, #17]
 80161ac:	490d      	ldr	r1, [pc, #52]	; (80161e4 <etharp_query+0x268>)
 80161ae:	4613      	mov	r3, r2
 80161b0:	005b      	lsls	r3, r3, #1
 80161b2:	4413      	add	r3, r2
 80161b4:	00db      	lsls	r3, r3, #3
 80161b6:	440b      	add	r3, r1
 80161b8:	69fa      	ldr	r2, [r7, #28]
 80161ba:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80161bc:	2300      	movs	r3, #0
 80161be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80161c2:	e002      	b.n	80161ca <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80161c4:	23ff      	movs	r3, #255	; 0xff
 80161c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 80161ca:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80161ce:	4618      	mov	r0, r3
 80161d0:	3728      	adds	r7, #40	; 0x28
 80161d2:	46bd      	mov	sp, r7
 80161d4:	bd80      	pop	{r7, pc}
 80161d6:	bf00      	nop
 80161d8:	0802014c 	.word	0x0802014c
 80161dc:	080202f8 	.word	0x080202f8
 80161e0:	080201c4 	.word	0x080201c4
 80161e4:	200004e4 	.word	0x200004e4
 80161e8:	08020308 	.word	0x08020308
 80161ec:	080202ec 	.word	0x080202ec
 80161f0:	200005d4 	.word	0x200005d4
 80161f4:	08020330 	.word	0x08020330

080161f8 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80161f8:	b580      	push	{r7, lr}
 80161fa:	b08a      	sub	sp, #40	; 0x28
 80161fc:	af02      	add	r7, sp, #8
 80161fe:	60f8      	str	r0, [r7, #12]
 8016200:	60b9      	str	r1, [r7, #8]
 8016202:	607a      	str	r2, [r7, #4]
 8016204:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8016206:	2300      	movs	r3, #0
 8016208:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801620a:	68fb      	ldr	r3, [r7, #12]
 801620c:	2b00      	cmp	r3, #0
 801620e:	d106      	bne.n	801621e <etharp_raw+0x26>
 8016210:	4b3a      	ldr	r3, [pc, #232]	; (80162fc <etharp_raw+0x104>)
 8016212:	f240 4257 	movw	r2, #1111	; 0x457
 8016216:	493a      	ldr	r1, [pc, #232]	; (8016300 <etharp_raw+0x108>)
 8016218:	483a      	ldr	r0, [pc, #232]	; (8016304 <etharp_raw+0x10c>)
 801621a:	f002 f9cd 	bl	80185b8 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801621e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016222:	211c      	movs	r1, #28
 8016224:	200e      	movs	r0, #14
 8016226:	f7f6 fe65 	bl	800cef4 <pbuf_alloc>
 801622a:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801622c:	69bb      	ldr	r3, [r7, #24]
 801622e:	2b00      	cmp	r3, #0
 8016230:	d102      	bne.n	8016238 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8016232:	f04f 33ff 	mov.w	r3, #4294967295
 8016236:	e05d      	b.n	80162f4 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8016238:	69bb      	ldr	r3, [r7, #24]
 801623a:	895b      	ldrh	r3, [r3, #10]
 801623c:	2b1b      	cmp	r3, #27
 801623e:	d806      	bhi.n	801624e <etharp_raw+0x56>
 8016240:	4b2e      	ldr	r3, [pc, #184]	; (80162fc <etharp_raw+0x104>)
 8016242:	f240 4262 	movw	r2, #1122	; 0x462
 8016246:	4930      	ldr	r1, [pc, #192]	; (8016308 <etharp_raw+0x110>)
 8016248:	482e      	ldr	r0, [pc, #184]	; (8016304 <etharp_raw+0x10c>)
 801624a:	f002 f9b5 	bl	80185b8 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801624e:	69bb      	ldr	r3, [r7, #24]
 8016250:	685b      	ldr	r3, [r3, #4]
 8016252:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8016254:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016256:	4618      	mov	r0, r3
 8016258:	f7f5 fe94 	bl	800bf84 <lwip_htons>
 801625c:	4603      	mov	r3, r0
 801625e:	461a      	mov	r2, r3
 8016260:	697b      	ldr	r3, [r7, #20]
 8016262:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8016264:	68fb      	ldr	r3, [r7, #12]
 8016266:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801626a:	2b06      	cmp	r3, #6
 801626c:	d006      	beq.n	801627c <etharp_raw+0x84>
 801626e:	4b23      	ldr	r3, [pc, #140]	; (80162fc <etharp_raw+0x104>)
 8016270:	f240 4269 	movw	r2, #1129	; 0x469
 8016274:	4925      	ldr	r1, [pc, #148]	; (801630c <etharp_raw+0x114>)
 8016276:	4823      	ldr	r0, [pc, #140]	; (8016304 <etharp_raw+0x10c>)
 8016278:	f002 f99e 	bl	80185b8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801627c:	697b      	ldr	r3, [r7, #20]
 801627e:	3308      	adds	r3, #8
 8016280:	2206      	movs	r2, #6
 8016282:	6839      	ldr	r1, [r7, #0]
 8016284:	4618      	mov	r0, r3
 8016286:	f001 fc53 	bl	8017b30 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801628a:	697b      	ldr	r3, [r7, #20]
 801628c:	3312      	adds	r3, #18
 801628e:	2206      	movs	r2, #6
 8016290:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8016292:	4618      	mov	r0, r3
 8016294:	f001 fc4c 	bl	8017b30 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8016298:	697b      	ldr	r3, [r7, #20]
 801629a:	330e      	adds	r3, #14
 801629c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801629e:	6812      	ldr	r2, [r2, #0]
 80162a0:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 80162a2:	697b      	ldr	r3, [r7, #20]
 80162a4:	3318      	adds	r3, #24
 80162a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80162a8:	6812      	ldr	r2, [r2, #0]
 80162aa:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80162ac:	697b      	ldr	r3, [r7, #20]
 80162ae:	2200      	movs	r2, #0
 80162b0:	701a      	strb	r2, [r3, #0]
 80162b2:	2200      	movs	r2, #0
 80162b4:	f042 0201 	orr.w	r2, r2, #1
 80162b8:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80162ba:	697b      	ldr	r3, [r7, #20]
 80162bc:	2200      	movs	r2, #0
 80162be:	f042 0208 	orr.w	r2, r2, #8
 80162c2:	709a      	strb	r2, [r3, #2]
 80162c4:	2200      	movs	r2, #0
 80162c6:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80162c8:	697b      	ldr	r3, [r7, #20]
 80162ca:	2206      	movs	r2, #6
 80162cc:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80162ce:	697b      	ldr	r3, [r7, #20]
 80162d0:	2204      	movs	r2, #4
 80162d2:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80162d4:	f640 0306 	movw	r3, #2054	; 0x806
 80162d8:	9300      	str	r3, [sp, #0]
 80162da:	687b      	ldr	r3, [r7, #4]
 80162dc:	68ba      	ldr	r2, [r7, #8]
 80162de:	69b9      	ldr	r1, [r7, #24]
 80162e0:	68f8      	ldr	r0, [r7, #12]
 80162e2:	f001 fb93 	bl	8017a0c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80162e6:	69b8      	ldr	r0, [r7, #24]
 80162e8:	f7f7 f8e8 	bl	800d4bc <pbuf_free>
  p = NULL;
 80162ec:	2300      	movs	r3, #0
 80162ee:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80162f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80162f4:	4618      	mov	r0, r3
 80162f6:	3720      	adds	r7, #32
 80162f8:	46bd      	mov	sp, r7
 80162fa:	bd80      	pop	{r7, pc}
 80162fc:	0802014c 	.word	0x0802014c
 8016300:	0802029c 	.word	0x0802029c
 8016304:	080201c4 	.word	0x080201c4
 8016308:	0802034c 	.word	0x0802034c
 801630c:	08020380 	.word	0x08020380

08016310 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8016310:	b580      	push	{r7, lr}
 8016312:	b088      	sub	sp, #32
 8016314:	af04      	add	r7, sp, #16
 8016316:	60f8      	str	r0, [r7, #12]
 8016318:	60b9      	str	r1, [r7, #8]
 801631a:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801631c:	68fb      	ldr	r3, [r7, #12]
 801631e:	f103 012a 	add.w	r1, r3, #42	; 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8016322:	68fb      	ldr	r3, [r7, #12]
 8016324:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 8016328:	68fb      	ldr	r3, [r7, #12]
 801632a:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801632c:	2201      	movs	r2, #1
 801632e:	9203      	str	r2, [sp, #12]
 8016330:	68ba      	ldr	r2, [r7, #8]
 8016332:	9202      	str	r2, [sp, #8]
 8016334:	4a06      	ldr	r2, [pc, #24]	; (8016350 <etharp_request_dst+0x40>)
 8016336:	9201      	str	r2, [sp, #4]
 8016338:	9300      	str	r3, [sp, #0]
 801633a:	4603      	mov	r3, r0
 801633c:	687a      	ldr	r2, [r7, #4]
 801633e:	68f8      	ldr	r0, [r7, #12]
 8016340:	f7ff ff5a 	bl	80161f8 <etharp_raw>
 8016344:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8016346:	4618      	mov	r0, r3
 8016348:	3710      	adds	r7, #16
 801634a:	46bd      	mov	sp, r7
 801634c:	bd80      	pop	{r7, pc}
 801634e:	bf00      	nop
 8016350:	08020928 	.word	0x08020928

08016354 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8016354:	b580      	push	{r7, lr}
 8016356:	b082      	sub	sp, #8
 8016358:	af00      	add	r7, sp, #0
 801635a:	6078      	str	r0, [r7, #4]
 801635c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801635e:	4a05      	ldr	r2, [pc, #20]	; (8016374 <etharp_request+0x20>)
 8016360:	6839      	ldr	r1, [r7, #0]
 8016362:	6878      	ldr	r0, [r7, #4]
 8016364:	f7ff ffd4 	bl	8016310 <etharp_request_dst>
 8016368:	4603      	mov	r3, r0
}
 801636a:	4618      	mov	r0, r3
 801636c:	3708      	adds	r7, #8
 801636e:	46bd      	mov	sp, r7
 8016370:	bd80      	pop	{r7, pc}
 8016372:	bf00      	nop
 8016374:	08020920 	.word	0x08020920

08016378 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8016378:	b580      	push	{r7, lr}
 801637a:	b08e      	sub	sp, #56	; 0x38
 801637c:	af04      	add	r7, sp, #16
 801637e:	6078      	str	r0, [r7, #4]
 8016380:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8016382:	4b79      	ldr	r3, [pc, #484]	; (8016568 <icmp_input+0x1f0>)
 8016384:	689b      	ldr	r3, [r3, #8]
 8016386:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8016388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801638a:	781b      	ldrb	r3, [r3, #0]
 801638c:	f003 030f 	and.w	r3, r3, #15
 8016390:	b2db      	uxtb	r3, r3
 8016392:	009b      	lsls	r3, r3, #2
 8016394:	b2db      	uxtb	r3, r3
 8016396:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8016398:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801639a:	2b13      	cmp	r3, #19
 801639c:	f240 80cd 	bls.w	801653a <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 80163a0:	687b      	ldr	r3, [r7, #4]
 80163a2:	895b      	ldrh	r3, [r3, #10]
 80163a4:	2b03      	cmp	r3, #3
 80163a6:	f240 80ca 	bls.w	801653e <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80163aa:	687b      	ldr	r3, [r7, #4]
 80163ac:	685b      	ldr	r3, [r3, #4]
 80163ae:	781b      	ldrb	r3, [r3, #0]
 80163b0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80163b4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80163b8:	2b00      	cmp	r3, #0
 80163ba:	f000 80b7 	beq.w	801652c <icmp_input+0x1b4>
 80163be:	2b08      	cmp	r3, #8
 80163c0:	f040 80b7 	bne.w	8016532 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 80163c4:	4b69      	ldr	r3, [pc, #420]	; (801656c <icmp_input+0x1f4>)
 80163c6:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80163c8:	4b67      	ldr	r3, [pc, #412]	; (8016568 <icmp_input+0x1f0>)
 80163ca:	695b      	ldr	r3, [r3, #20]
 80163cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80163d0:	2be0      	cmp	r3, #224	; 0xe0
 80163d2:	f000 80bb 	beq.w	801654c <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80163d6:	4b64      	ldr	r3, [pc, #400]	; (8016568 <icmp_input+0x1f0>)
 80163d8:	695b      	ldr	r3, [r3, #20]
 80163da:	4a63      	ldr	r2, [pc, #396]	; (8016568 <icmp_input+0x1f0>)
 80163dc:	6812      	ldr	r2, [r2, #0]
 80163de:	4611      	mov	r1, r2
 80163e0:	4618      	mov	r0, r3
 80163e2:	f000 fc0b 	bl	8016bfc <ip4_addr_isbroadcast_u32>
 80163e6:	4603      	mov	r3, r0
 80163e8:	2b00      	cmp	r3, #0
 80163ea:	f040 80b1 	bne.w	8016550 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80163ee:	687b      	ldr	r3, [r7, #4]
 80163f0:	891b      	ldrh	r3, [r3, #8]
 80163f2:	2b07      	cmp	r3, #7
 80163f4:	f240 80a5 	bls.w	8016542 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80163f8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80163fa:	330e      	adds	r3, #14
 80163fc:	4619      	mov	r1, r3
 80163fe:	6878      	ldr	r0, [r7, #4]
 8016400:	f7f6 ffc6 	bl	800d390 <pbuf_add_header>
 8016404:	4603      	mov	r3, r0
 8016406:	2b00      	cmp	r3, #0
 8016408:	d04b      	beq.n	80164a2 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	891a      	ldrh	r2, [r3, #8]
 801640e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016410:	4413      	add	r3, r2
 8016412:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8016414:	687b      	ldr	r3, [r7, #4]
 8016416:	891b      	ldrh	r3, [r3, #8]
 8016418:	8b7a      	ldrh	r2, [r7, #26]
 801641a:	429a      	cmp	r2, r3
 801641c:	f0c0 809a 	bcc.w	8016554 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8016420:	8b7b      	ldrh	r3, [r7, #26]
 8016422:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016426:	4619      	mov	r1, r3
 8016428:	200e      	movs	r0, #14
 801642a:	f7f6 fd63 	bl	800cef4 <pbuf_alloc>
 801642e:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8016430:	697b      	ldr	r3, [r7, #20]
 8016432:	2b00      	cmp	r3, #0
 8016434:	f000 8090 	beq.w	8016558 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8016438:	697b      	ldr	r3, [r7, #20]
 801643a:	895b      	ldrh	r3, [r3, #10]
 801643c:	461a      	mov	r2, r3
 801643e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016440:	3308      	adds	r3, #8
 8016442:	429a      	cmp	r2, r3
 8016444:	d203      	bcs.n	801644e <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8016446:	6978      	ldr	r0, [r7, #20]
 8016448:	f7f7 f838 	bl	800d4bc <pbuf_free>
          goto icmperr;
 801644c:	e085      	b.n	801655a <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801644e:	697b      	ldr	r3, [r7, #20]
 8016450:	685b      	ldr	r3, [r3, #4]
 8016452:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8016454:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016456:	4618      	mov	r0, r3
 8016458:	f001 fb6a 	bl	8017b30 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801645c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801645e:	4619      	mov	r1, r3
 8016460:	6978      	ldr	r0, [r7, #20]
 8016462:	f7f6 ffa5 	bl	800d3b0 <pbuf_remove_header>
 8016466:	4603      	mov	r3, r0
 8016468:	2b00      	cmp	r3, #0
 801646a:	d009      	beq.n	8016480 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801646c:	4b40      	ldr	r3, [pc, #256]	; (8016570 <icmp_input+0x1f8>)
 801646e:	22b6      	movs	r2, #182	; 0xb6
 8016470:	4940      	ldr	r1, [pc, #256]	; (8016574 <icmp_input+0x1fc>)
 8016472:	4841      	ldr	r0, [pc, #260]	; (8016578 <icmp_input+0x200>)
 8016474:	f002 f8a0 	bl	80185b8 <iprintf>
          pbuf_free(r);
 8016478:	6978      	ldr	r0, [r7, #20]
 801647a:	f7f7 f81f 	bl	800d4bc <pbuf_free>
          goto icmperr;
 801647e:	e06c      	b.n	801655a <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8016480:	6879      	ldr	r1, [r7, #4]
 8016482:	6978      	ldr	r0, [r7, #20]
 8016484:	f7f7 f942 	bl	800d70c <pbuf_copy>
 8016488:	4603      	mov	r3, r0
 801648a:	2b00      	cmp	r3, #0
 801648c:	d003      	beq.n	8016496 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801648e:	6978      	ldr	r0, [r7, #20]
 8016490:	f7f7 f814 	bl	800d4bc <pbuf_free>
          goto icmperr;
 8016494:	e061      	b.n	801655a <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8016496:	6878      	ldr	r0, [r7, #4]
 8016498:	f7f7 f810 	bl	800d4bc <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801649c:	697b      	ldr	r3, [r7, #20]
 801649e:	607b      	str	r3, [r7, #4]
 80164a0:	e00f      	b.n	80164c2 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80164a2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80164a4:	330e      	adds	r3, #14
 80164a6:	4619      	mov	r1, r3
 80164a8:	6878      	ldr	r0, [r7, #4]
 80164aa:	f7f6 ff81 	bl	800d3b0 <pbuf_remove_header>
 80164ae:	4603      	mov	r3, r0
 80164b0:	2b00      	cmp	r3, #0
 80164b2:	d006      	beq.n	80164c2 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80164b4:	4b2e      	ldr	r3, [pc, #184]	; (8016570 <icmp_input+0x1f8>)
 80164b6:	22c7      	movs	r2, #199	; 0xc7
 80164b8:	4930      	ldr	r1, [pc, #192]	; (801657c <icmp_input+0x204>)
 80164ba:	482f      	ldr	r0, [pc, #188]	; (8016578 <icmp_input+0x200>)
 80164bc:	f002 f87c 	bl	80185b8 <iprintf>
          goto icmperr;
 80164c0:	e04b      	b.n	801655a <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 80164c2:	687b      	ldr	r3, [r7, #4]
 80164c4:	685b      	ldr	r3, [r3, #4]
 80164c6:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 80164c8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80164ca:	4619      	mov	r1, r3
 80164cc:	6878      	ldr	r0, [r7, #4]
 80164ce:	f7f6 ff5f 	bl	800d390 <pbuf_add_header>
 80164d2:	4603      	mov	r3, r0
 80164d4:	2b00      	cmp	r3, #0
 80164d6:	d12b      	bne.n	8016530 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80164d8:	687b      	ldr	r3, [r7, #4]
 80164da:	685b      	ldr	r3, [r3, #4]
 80164dc:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 80164de:	69fb      	ldr	r3, [r7, #28]
 80164e0:	681a      	ldr	r2, [r3, #0]
 80164e2:	68fb      	ldr	r3, [r7, #12]
 80164e4:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80164e6:	4b20      	ldr	r3, [pc, #128]	; (8016568 <icmp_input+0x1f0>)
 80164e8:	691a      	ldr	r2, [r3, #16]
 80164ea:	68fb      	ldr	r3, [r7, #12]
 80164ec:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80164ee:	693b      	ldr	r3, [r7, #16]
 80164f0:	2200      	movs	r2, #0
 80164f2:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 80164f4:	693b      	ldr	r3, [r7, #16]
 80164f6:	2200      	movs	r2, #0
 80164f8:	709a      	strb	r2, [r3, #2]
 80164fa:	2200      	movs	r2, #0
 80164fc:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80164fe:	68fb      	ldr	r3, [r7, #12]
 8016500:	22ff      	movs	r2, #255	; 0xff
 8016502:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8016504:	68fb      	ldr	r3, [r7, #12]
 8016506:	2200      	movs	r2, #0
 8016508:	729a      	strb	r2, [r3, #10]
 801650a:	2200      	movs	r2, #0
 801650c:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801650e:	683b      	ldr	r3, [r7, #0]
 8016510:	9302      	str	r3, [sp, #8]
 8016512:	2301      	movs	r3, #1
 8016514:	9301      	str	r3, [sp, #4]
 8016516:	2300      	movs	r3, #0
 8016518:	9300      	str	r3, [sp, #0]
 801651a:	23ff      	movs	r3, #255	; 0xff
 801651c:	2200      	movs	r2, #0
 801651e:	69f9      	ldr	r1, [r7, #28]
 8016520:	6878      	ldr	r0, [r7, #4]
 8016522:	f000 fa93 	bl	8016a4c <ip4_output_if>
 8016526:	4603      	mov	r3, r0
 8016528:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801652a:	e001      	b.n	8016530 <icmp_input+0x1b8>
      break;
 801652c:	bf00      	nop
 801652e:	e000      	b.n	8016532 <icmp_input+0x1ba>
      break;
 8016530:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8016532:	6878      	ldr	r0, [r7, #4]
 8016534:	f7f6 ffc2 	bl	800d4bc <pbuf_free>
  return;
 8016538:	e013      	b.n	8016562 <icmp_input+0x1ea>
    goto lenerr;
 801653a:	bf00      	nop
 801653c:	e002      	b.n	8016544 <icmp_input+0x1cc>
    goto lenerr;
 801653e:	bf00      	nop
 8016540:	e000      	b.n	8016544 <icmp_input+0x1cc>
        goto lenerr;
 8016542:	bf00      	nop
lenerr:
  pbuf_free(p);
 8016544:	6878      	ldr	r0, [r7, #4]
 8016546:	f7f6 ffb9 	bl	800d4bc <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801654a:	e00a      	b.n	8016562 <icmp_input+0x1ea>
        goto icmperr;
 801654c:	bf00      	nop
 801654e:	e004      	b.n	801655a <icmp_input+0x1e2>
        goto icmperr;
 8016550:	bf00      	nop
 8016552:	e002      	b.n	801655a <icmp_input+0x1e2>
          goto icmperr;
 8016554:	bf00      	nop
 8016556:	e000      	b.n	801655a <icmp_input+0x1e2>
          goto icmperr;
 8016558:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801655a:	6878      	ldr	r0, [r7, #4]
 801655c:	f7f6 ffae 	bl	800d4bc <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8016560:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8016562:	3728      	adds	r7, #40	; 0x28
 8016564:	46bd      	mov	sp, r7
 8016566:	bd80      	pop	{r7, pc}
 8016568:	20003da4 	.word	0x20003da4
 801656c:	20003db8 	.word	0x20003db8
 8016570:	080203c4 	.word	0x080203c4
 8016574:	080203fc 	.word	0x080203fc
 8016578:	08020434 	.word	0x08020434
 801657c:	0802045c 	.word	0x0802045c

08016580 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8016580:	b580      	push	{r7, lr}
 8016582:	b082      	sub	sp, #8
 8016584:	af00      	add	r7, sp, #0
 8016586:	6078      	str	r0, [r7, #4]
 8016588:	460b      	mov	r3, r1
 801658a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801658c:	78fb      	ldrb	r3, [r7, #3]
 801658e:	461a      	mov	r2, r3
 8016590:	2103      	movs	r1, #3
 8016592:	6878      	ldr	r0, [r7, #4]
 8016594:	f000 f814 	bl	80165c0 <icmp_send_response>
}
 8016598:	bf00      	nop
 801659a:	3708      	adds	r7, #8
 801659c:	46bd      	mov	sp, r7
 801659e:	bd80      	pop	{r7, pc}

080165a0 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 80165a0:	b580      	push	{r7, lr}
 80165a2:	b082      	sub	sp, #8
 80165a4:	af00      	add	r7, sp, #0
 80165a6:	6078      	str	r0, [r7, #4]
 80165a8:	460b      	mov	r3, r1
 80165aa:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 80165ac:	78fb      	ldrb	r3, [r7, #3]
 80165ae:	461a      	mov	r2, r3
 80165b0:	210b      	movs	r1, #11
 80165b2:	6878      	ldr	r0, [r7, #4]
 80165b4:	f000 f804 	bl	80165c0 <icmp_send_response>
}
 80165b8:	bf00      	nop
 80165ba:	3708      	adds	r7, #8
 80165bc:	46bd      	mov	sp, r7
 80165be:	bd80      	pop	{r7, pc}

080165c0 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80165c0:	b580      	push	{r7, lr}
 80165c2:	b08c      	sub	sp, #48	; 0x30
 80165c4:	af04      	add	r7, sp, #16
 80165c6:	6078      	str	r0, [r7, #4]
 80165c8:	460b      	mov	r3, r1
 80165ca:	70fb      	strb	r3, [r7, #3]
 80165cc:	4613      	mov	r3, r2
 80165ce:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80165d0:	f44f 7220 	mov.w	r2, #640	; 0x280
 80165d4:	2124      	movs	r1, #36	; 0x24
 80165d6:	2022      	movs	r0, #34	; 0x22
 80165d8:	f7f6 fc8c 	bl	800cef4 <pbuf_alloc>
 80165dc:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80165de:	69fb      	ldr	r3, [r7, #28]
 80165e0:	2b00      	cmp	r3, #0
 80165e2:	d04c      	beq.n	801667e <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80165e4:	69fb      	ldr	r3, [r7, #28]
 80165e6:	895b      	ldrh	r3, [r3, #10]
 80165e8:	2b23      	cmp	r3, #35	; 0x23
 80165ea:	d806      	bhi.n	80165fa <icmp_send_response+0x3a>
 80165ec:	4b26      	ldr	r3, [pc, #152]	; (8016688 <icmp_send_response+0xc8>)
 80165ee:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80165f2:	4926      	ldr	r1, [pc, #152]	; (801668c <icmp_send_response+0xcc>)
 80165f4:	4826      	ldr	r0, [pc, #152]	; (8016690 <icmp_send_response+0xd0>)
 80165f6:	f001 ffdf 	bl	80185b8 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80165fa:	687b      	ldr	r3, [r7, #4]
 80165fc:	685b      	ldr	r3, [r3, #4]
 80165fe:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8016600:	69fb      	ldr	r3, [r7, #28]
 8016602:	685b      	ldr	r3, [r3, #4]
 8016604:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8016606:	697b      	ldr	r3, [r7, #20]
 8016608:	78fa      	ldrb	r2, [r7, #3]
 801660a:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801660c:	697b      	ldr	r3, [r7, #20]
 801660e:	78ba      	ldrb	r2, [r7, #2]
 8016610:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8016612:	697b      	ldr	r3, [r7, #20]
 8016614:	2200      	movs	r2, #0
 8016616:	711a      	strb	r2, [r3, #4]
 8016618:	2200      	movs	r2, #0
 801661a:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801661c:	697b      	ldr	r3, [r7, #20]
 801661e:	2200      	movs	r2, #0
 8016620:	719a      	strb	r2, [r3, #6]
 8016622:	2200      	movs	r2, #0
 8016624:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8016626:	69fb      	ldr	r3, [r7, #28]
 8016628:	685b      	ldr	r3, [r3, #4]
 801662a:	f103 0008 	add.w	r0, r3, #8
 801662e:	687b      	ldr	r3, [r7, #4]
 8016630:	685b      	ldr	r3, [r3, #4]
 8016632:	221c      	movs	r2, #28
 8016634:	4619      	mov	r1, r3
 8016636:	f001 fa7b 	bl	8017b30 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801663a:	69bb      	ldr	r3, [r7, #24]
 801663c:	68db      	ldr	r3, [r3, #12]
 801663e:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8016640:	f107 030c 	add.w	r3, r7, #12
 8016644:	4618      	mov	r0, r3
 8016646:	f000 f825 	bl	8016694 <ip4_route>
 801664a:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801664c:	693b      	ldr	r3, [r7, #16]
 801664e:	2b00      	cmp	r3, #0
 8016650:	d011      	beq.n	8016676 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8016652:	697b      	ldr	r3, [r7, #20]
 8016654:	2200      	movs	r2, #0
 8016656:	709a      	strb	r2, [r3, #2]
 8016658:	2200      	movs	r2, #0
 801665a:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801665c:	f107 020c 	add.w	r2, r7, #12
 8016660:	693b      	ldr	r3, [r7, #16]
 8016662:	9302      	str	r3, [sp, #8]
 8016664:	2301      	movs	r3, #1
 8016666:	9301      	str	r3, [sp, #4]
 8016668:	2300      	movs	r3, #0
 801666a:	9300      	str	r3, [sp, #0]
 801666c:	23ff      	movs	r3, #255	; 0xff
 801666e:	2100      	movs	r1, #0
 8016670:	69f8      	ldr	r0, [r7, #28]
 8016672:	f000 f9eb 	bl	8016a4c <ip4_output_if>
  }
  pbuf_free(q);
 8016676:	69f8      	ldr	r0, [r7, #28]
 8016678:	f7f6 ff20 	bl	800d4bc <pbuf_free>
 801667c:	e000      	b.n	8016680 <icmp_send_response+0xc0>
    return;
 801667e:	bf00      	nop
}
 8016680:	3720      	adds	r7, #32
 8016682:	46bd      	mov	sp, r7
 8016684:	bd80      	pop	{r7, pc}
 8016686:	bf00      	nop
 8016688:	080203c4 	.word	0x080203c4
 801668c:	08020490 	.word	0x08020490
 8016690:	08020434 	.word	0x08020434

08016694 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8016694:	b480      	push	{r7}
 8016696:	b085      	sub	sp, #20
 8016698:	af00      	add	r7, sp, #0
 801669a:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801669c:	4b33      	ldr	r3, [pc, #204]	; (801676c <ip4_route+0xd8>)
 801669e:	681b      	ldr	r3, [r3, #0]
 80166a0:	60fb      	str	r3, [r7, #12]
 80166a2:	e036      	b.n	8016712 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80166a4:	68fb      	ldr	r3, [r7, #12]
 80166a6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80166aa:	f003 0301 	and.w	r3, r3, #1
 80166ae:	b2db      	uxtb	r3, r3
 80166b0:	2b00      	cmp	r3, #0
 80166b2:	d02b      	beq.n	801670c <ip4_route+0x78>
 80166b4:	68fb      	ldr	r3, [r7, #12]
 80166b6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80166ba:	089b      	lsrs	r3, r3, #2
 80166bc:	f003 0301 	and.w	r3, r3, #1
 80166c0:	b2db      	uxtb	r3, r3
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	d022      	beq.n	801670c <ip4_route+0x78>
 80166c6:	68fb      	ldr	r3, [r7, #12]
 80166c8:	3304      	adds	r3, #4
 80166ca:	681b      	ldr	r3, [r3, #0]
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	d01d      	beq.n	801670c <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80166d0:	687b      	ldr	r3, [r7, #4]
 80166d2:	681a      	ldr	r2, [r3, #0]
 80166d4:	68fb      	ldr	r3, [r7, #12]
 80166d6:	3304      	adds	r3, #4
 80166d8:	681b      	ldr	r3, [r3, #0]
 80166da:	405a      	eors	r2, r3
 80166dc:	68fb      	ldr	r3, [r7, #12]
 80166de:	3308      	adds	r3, #8
 80166e0:	681b      	ldr	r3, [r3, #0]
 80166e2:	4013      	ands	r3, r2
 80166e4:	2b00      	cmp	r3, #0
 80166e6:	d101      	bne.n	80166ec <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80166e8:	68fb      	ldr	r3, [r7, #12]
 80166ea:	e038      	b.n	801675e <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80166ec:	68fb      	ldr	r3, [r7, #12]
 80166ee:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80166f2:	f003 0302 	and.w	r3, r3, #2
 80166f6:	2b00      	cmp	r3, #0
 80166f8:	d108      	bne.n	801670c <ip4_route+0x78>
 80166fa:	687b      	ldr	r3, [r7, #4]
 80166fc:	681a      	ldr	r2, [r3, #0]
 80166fe:	68fb      	ldr	r3, [r7, #12]
 8016700:	330c      	adds	r3, #12
 8016702:	681b      	ldr	r3, [r3, #0]
 8016704:	429a      	cmp	r2, r3
 8016706:	d101      	bne.n	801670c <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8016708:	68fb      	ldr	r3, [r7, #12]
 801670a:	e028      	b.n	801675e <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801670c:	68fb      	ldr	r3, [r7, #12]
 801670e:	681b      	ldr	r3, [r3, #0]
 8016710:	60fb      	str	r3, [r7, #12]
 8016712:	68fb      	ldr	r3, [r7, #12]
 8016714:	2b00      	cmp	r3, #0
 8016716:	d1c5      	bne.n	80166a4 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8016718:	4b15      	ldr	r3, [pc, #84]	; (8016770 <ip4_route+0xdc>)
 801671a:	681b      	ldr	r3, [r3, #0]
 801671c:	2b00      	cmp	r3, #0
 801671e:	d01a      	beq.n	8016756 <ip4_route+0xc2>
 8016720:	4b13      	ldr	r3, [pc, #76]	; (8016770 <ip4_route+0xdc>)
 8016722:	681b      	ldr	r3, [r3, #0]
 8016724:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016728:	f003 0301 	and.w	r3, r3, #1
 801672c:	2b00      	cmp	r3, #0
 801672e:	d012      	beq.n	8016756 <ip4_route+0xc2>
 8016730:	4b0f      	ldr	r3, [pc, #60]	; (8016770 <ip4_route+0xdc>)
 8016732:	681b      	ldr	r3, [r3, #0]
 8016734:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016738:	f003 0304 	and.w	r3, r3, #4
 801673c:	2b00      	cmp	r3, #0
 801673e:	d00a      	beq.n	8016756 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8016740:	4b0b      	ldr	r3, [pc, #44]	; (8016770 <ip4_route+0xdc>)
 8016742:	681b      	ldr	r3, [r3, #0]
 8016744:	3304      	adds	r3, #4
 8016746:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8016748:	2b00      	cmp	r3, #0
 801674a:	d004      	beq.n	8016756 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801674c:	687b      	ldr	r3, [r7, #4]
 801674e:	681b      	ldr	r3, [r3, #0]
 8016750:	b2db      	uxtb	r3, r3
 8016752:	2b7f      	cmp	r3, #127	; 0x7f
 8016754:	d101      	bne.n	801675a <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8016756:	2300      	movs	r3, #0
 8016758:	e001      	b.n	801675e <ip4_route+0xca>
  }

  return netif_default;
 801675a:	4b05      	ldr	r3, [pc, #20]	; (8016770 <ip4_route+0xdc>)
 801675c:	681b      	ldr	r3, [r3, #0]
}
 801675e:	4618      	mov	r0, r3
 8016760:	3714      	adds	r7, #20
 8016762:	46bd      	mov	sp, r7
 8016764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016768:	4770      	bx	lr
 801676a:	bf00      	nop
 801676c:	20006eb8 	.word	0x20006eb8
 8016770:	20006ebc 	.word	0x20006ebc

08016774 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8016774:	b580      	push	{r7, lr}
 8016776:	b082      	sub	sp, #8
 8016778:	af00      	add	r7, sp, #0
 801677a:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801677c:	687b      	ldr	r3, [r7, #4]
 801677e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016782:	f003 0301 	and.w	r3, r3, #1
 8016786:	b2db      	uxtb	r3, r3
 8016788:	2b00      	cmp	r3, #0
 801678a:	d016      	beq.n	80167ba <ip4_input_accept+0x46>
 801678c:	687b      	ldr	r3, [r7, #4]
 801678e:	3304      	adds	r3, #4
 8016790:	681b      	ldr	r3, [r3, #0]
 8016792:	2b00      	cmp	r3, #0
 8016794:	d011      	beq.n	80167ba <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8016796:	4b0b      	ldr	r3, [pc, #44]	; (80167c4 <ip4_input_accept+0x50>)
 8016798:	695a      	ldr	r2, [r3, #20]
 801679a:	687b      	ldr	r3, [r7, #4]
 801679c:	3304      	adds	r3, #4
 801679e:	681b      	ldr	r3, [r3, #0]
 80167a0:	429a      	cmp	r2, r3
 80167a2:	d008      	beq.n	80167b6 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80167a4:	4b07      	ldr	r3, [pc, #28]	; (80167c4 <ip4_input_accept+0x50>)
 80167a6:	695b      	ldr	r3, [r3, #20]
 80167a8:	6879      	ldr	r1, [r7, #4]
 80167aa:	4618      	mov	r0, r3
 80167ac:	f000 fa26 	bl	8016bfc <ip4_addr_isbroadcast_u32>
 80167b0:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80167b2:	2b00      	cmp	r3, #0
 80167b4:	d001      	beq.n	80167ba <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 80167b6:	2301      	movs	r3, #1
 80167b8:	e000      	b.n	80167bc <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 80167ba:	2300      	movs	r3, #0
}
 80167bc:	4618      	mov	r0, r3
 80167be:	3708      	adds	r7, #8
 80167c0:	46bd      	mov	sp, r7
 80167c2:	bd80      	pop	{r7, pc}
 80167c4:	20003da4 	.word	0x20003da4

080167c8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80167c8:	b580      	push	{r7, lr}
 80167ca:	b088      	sub	sp, #32
 80167cc:	af00      	add	r7, sp, #0
 80167ce:	6078      	str	r0, [r7, #4]
 80167d0:	6039      	str	r1, [r7, #0]
  const struct ip_hdr *iphdr;
  struct netif *netif;
  u16_t iphdr_hlen;
  u16_t iphdr_len;
#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP
  int check_ip_src = 1;
 80167d2:	2301      	movs	r3, #1
 80167d4:	617b      	str	r3, [r7, #20]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80167d6:	687b      	ldr	r3, [r7, #4]
 80167d8:	685b      	ldr	r3, [r3, #4]
 80167da:	61fb      	str	r3, [r7, #28]
  if (IPH_V(iphdr) != 4) {
 80167dc:	69fb      	ldr	r3, [r7, #28]
 80167de:	781b      	ldrb	r3, [r3, #0]
 80167e0:	091b      	lsrs	r3, r3, #4
 80167e2:	b2db      	uxtb	r3, r3
 80167e4:	2b04      	cmp	r3, #4
 80167e6:	d004      	beq.n	80167f2 <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 80167e8:	6878      	ldr	r0, [r7, #4]
 80167ea:	f7f6 fe67 	bl	800d4bc <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 80167ee:	2300      	movs	r3, #0
 80167f0:	e123      	b.n	8016a3a <ip4_input+0x272>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80167f2:	69fb      	ldr	r3, [r7, #28]
 80167f4:	781b      	ldrb	r3, [r3, #0]
 80167f6:	f003 030f 	and.w	r3, r3, #15
 80167fa:	b2db      	uxtb	r3, r3
 80167fc:	009b      	lsls	r3, r3, #2
 80167fe:	b2db      	uxtb	r3, r3
 8016800:	827b      	strh	r3, [r7, #18]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8016802:	69fb      	ldr	r3, [r7, #28]
 8016804:	885b      	ldrh	r3, [r3, #2]
 8016806:	b29b      	uxth	r3, r3
 8016808:	4618      	mov	r0, r3
 801680a:	f7f5 fbbb 	bl	800bf84 <lwip_htons>
 801680e:	4603      	mov	r3, r0
 8016810:	823b      	strh	r3, [r7, #16]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8016812:	687b      	ldr	r3, [r7, #4]
 8016814:	891b      	ldrh	r3, [r3, #8]
 8016816:	8a3a      	ldrh	r2, [r7, #16]
 8016818:	429a      	cmp	r2, r3
 801681a:	d204      	bcs.n	8016826 <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 801681c:	8a3b      	ldrh	r3, [r7, #16]
 801681e:	4619      	mov	r1, r3
 8016820:	6878      	ldr	r0, [r7, #4]
 8016822:	f7f6 fcc5 	bl	800d1b0 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8016826:	687b      	ldr	r3, [r7, #4]
 8016828:	895b      	ldrh	r3, [r3, #10]
 801682a:	8a7a      	ldrh	r2, [r7, #18]
 801682c:	429a      	cmp	r2, r3
 801682e:	d807      	bhi.n	8016840 <ip4_input+0x78>
 8016830:	687b      	ldr	r3, [r7, #4]
 8016832:	891b      	ldrh	r3, [r3, #8]
 8016834:	8a3a      	ldrh	r2, [r7, #16]
 8016836:	429a      	cmp	r2, r3
 8016838:	d802      	bhi.n	8016840 <ip4_input+0x78>
 801683a:	8a7b      	ldrh	r3, [r7, #18]
 801683c:	2b13      	cmp	r3, #19
 801683e:	d804      	bhi.n	801684a <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8016840:	6878      	ldr	r0, [r7, #4]
 8016842:	f7f6 fe3b 	bl	800d4bc <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8016846:	2300      	movs	r3, #0
 8016848:	e0f7      	b.n	8016a3a <ip4_input+0x272>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801684a:	69fb      	ldr	r3, [r7, #28]
 801684c:	691b      	ldr	r3, [r3, #16]
 801684e:	4a7d      	ldr	r2, [pc, #500]	; (8016a44 <ip4_input+0x27c>)
 8016850:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8016852:	69fb      	ldr	r3, [r7, #28]
 8016854:	68db      	ldr	r3, [r3, #12]
 8016856:	4a7b      	ldr	r2, [pc, #492]	; (8016a44 <ip4_input+0x27c>)
 8016858:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801685a:	4b7a      	ldr	r3, [pc, #488]	; (8016a44 <ip4_input+0x27c>)
 801685c:	695b      	ldr	r3, [r3, #20]
 801685e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016862:	2be0      	cmp	r3, #224	; 0xe0
 8016864:	d112      	bne.n	801688c <ip4_input+0xc4>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8016866:	683b      	ldr	r3, [r7, #0]
 8016868:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801686c:	f003 0301 	and.w	r3, r3, #1
 8016870:	b2db      	uxtb	r3, r3
 8016872:	2b00      	cmp	r3, #0
 8016874:	d007      	beq.n	8016886 <ip4_input+0xbe>
 8016876:	683b      	ldr	r3, [r7, #0]
 8016878:	3304      	adds	r3, #4
 801687a:	681b      	ldr	r3, [r3, #0]
 801687c:	2b00      	cmp	r3, #0
 801687e:	d002      	beq.n	8016886 <ip4_input+0xbe>
      netif = inp;
 8016880:	683b      	ldr	r3, [r7, #0]
 8016882:	61bb      	str	r3, [r7, #24]
 8016884:	e02a      	b.n	80168dc <ip4_input+0x114>
    } else {
      netif = NULL;
 8016886:	2300      	movs	r3, #0
 8016888:	61bb      	str	r3, [r7, #24]
 801688a:	e027      	b.n	80168dc <ip4_input+0x114>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801688c:	6838      	ldr	r0, [r7, #0]
 801688e:	f7ff ff71 	bl	8016774 <ip4_input_accept>
 8016892:	4603      	mov	r3, r0
 8016894:	2b00      	cmp	r3, #0
 8016896:	d002      	beq.n	801689e <ip4_input+0xd6>
      netif = inp;
 8016898:	683b      	ldr	r3, [r7, #0]
 801689a:	61bb      	str	r3, [r7, #24]
 801689c:	e01e      	b.n	80168dc <ip4_input+0x114>
    } else {
      netif = NULL;
 801689e:	2300      	movs	r3, #0
 80168a0:	61bb      	str	r3, [r7, #24]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 80168a2:	4b68      	ldr	r3, [pc, #416]	; (8016a44 <ip4_input+0x27c>)
 80168a4:	695b      	ldr	r3, [r3, #20]
 80168a6:	b2db      	uxtb	r3, r3
 80168a8:	2b7f      	cmp	r3, #127	; 0x7f
 80168aa:	d017      	beq.n	80168dc <ip4_input+0x114>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 80168ac:	4b66      	ldr	r3, [pc, #408]	; (8016a48 <ip4_input+0x280>)
 80168ae:	681b      	ldr	r3, [r3, #0]
 80168b0:	61bb      	str	r3, [r7, #24]
 80168b2:	e00e      	b.n	80168d2 <ip4_input+0x10a>
          if (netif == inp) {
 80168b4:	69ba      	ldr	r2, [r7, #24]
 80168b6:	683b      	ldr	r3, [r7, #0]
 80168b8:	429a      	cmp	r2, r3
 80168ba:	d006      	beq.n	80168ca <ip4_input+0x102>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 80168bc:	69b8      	ldr	r0, [r7, #24]
 80168be:	f7ff ff59 	bl	8016774 <ip4_input_accept>
 80168c2:	4603      	mov	r3, r0
 80168c4:	2b00      	cmp	r3, #0
 80168c6:	d108      	bne.n	80168da <ip4_input+0x112>
 80168c8:	e000      	b.n	80168cc <ip4_input+0x104>
            continue;
 80168ca:	bf00      	nop
        NETIF_FOREACH(netif) {
 80168cc:	69bb      	ldr	r3, [r7, #24]
 80168ce:	681b      	ldr	r3, [r3, #0]
 80168d0:	61bb      	str	r3, [r7, #24]
 80168d2:	69bb      	ldr	r3, [r7, #24]
 80168d4:	2b00      	cmp	r3, #0
 80168d6:	d1ed      	bne.n	80168b4 <ip4_input+0xec>
 80168d8:	e000      	b.n	80168dc <ip4_input+0x114>
            break;
 80168da:	bf00      	nop
   * If you want to accept private broadcast communication while a netif is down,
   * define LWIP_IP_ACCEPT_UDP_PORT(dst_port), e.g.:
   *
   * #define LWIP_IP_ACCEPT_UDP_PORT(dst_port) ((dst_port) == PP_NTOHS(12345))
   */
  if (netif == NULL) {
 80168dc:	69bb      	ldr	r3, [r7, #24]
 80168de:	2b00      	cmp	r3, #0
 80168e0:	d111      	bne.n	8016906 <ip4_input+0x13e>
    /* remote port is DHCP server? */
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 80168e2:	69fb      	ldr	r3, [r7, #28]
 80168e4:	7a5b      	ldrb	r3, [r3, #9]
 80168e6:	2b11      	cmp	r3, #17
 80168e8:	d10d      	bne.n	8016906 <ip4_input+0x13e>
      const struct udp_hdr *udphdr = (const struct udp_hdr *)((const u8_t *)iphdr + iphdr_hlen);
 80168ea:	8a7b      	ldrh	r3, [r7, #18]
 80168ec:	69fa      	ldr	r2, [r7, #28]
 80168ee:	4413      	add	r3, r2
 80168f0:	60fb      	str	r3, [r7, #12]
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: UDP packet to DHCP client port %"U16_F"\n",
                                              lwip_ntohs(udphdr->dest)));
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 80168f2:	68fb      	ldr	r3, [r7, #12]
 80168f4:	885b      	ldrh	r3, [r3, #2]
 80168f6:	b29b      	uxth	r3, r3
 80168f8:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 80168fc:	d103      	bne.n	8016906 <ip4_input+0x13e>
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: DHCP packet accepted.\n"));
        netif = inp;
 80168fe:	683b      	ldr	r3, [r7, #0]
 8016900:	61bb      	str	r3, [r7, #24]
        check_ip_src = 0;
 8016902:	2300      	movs	r3, #0
 8016904:	617b      	str	r3, [r7, #20]
  }
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */

  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
 8016906:	697b      	ldr	r3, [r7, #20]
 8016908:	2b00      	cmp	r3, #0
 801690a:	d017      	beq.n	801693c <ip4_input+0x174>
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801690c:	4b4d      	ldr	r3, [pc, #308]	; (8016a44 <ip4_input+0x27c>)
 801690e:	691b      	ldr	r3, [r3, #16]
 8016910:	2b00      	cmp	r3, #0
 8016912:	d013      	beq.n	801693c <ip4_input+0x174>
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8016914:	4b4b      	ldr	r3, [pc, #300]	; (8016a44 <ip4_input+0x27c>)
 8016916:	691b      	ldr	r3, [r3, #16]
 8016918:	6839      	ldr	r1, [r7, #0]
 801691a:	4618      	mov	r0, r3
 801691c:	f000 f96e 	bl	8016bfc <ip4_addr_isbroadcast_u32>
 8016920:	4603      	mov	r3, r0
 8016922:	2b00      	cmp	r3, #0
 8016924:	d105      	bne.n	8016932 <ip4_input+0x16a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8016926:	4b47      	ldr	r3, [pc, #284]	; (8016a44 <ip4_input+0x27c>)
 8016928:	691b      	ldr	r3, [r3, #16]
 801692a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801692e:	2be0      	cmp	r3, #224	; 0xe0
 8016930:	d104      	bne.n	801693c <ip4_input+0x174>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8016932:	6878      	ldr	r0, [r7, #4]
 8016934:	f7f6 fdc2 	bl	800d4bc <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8016938:	2300      	movs	r3, #0
 801693a:	e07e      	b.n	8016a3a <ip4_input+0x272>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801693c:	69bb      	ldr	r3, [r7, #24]
 801693e:	2b00      	cmp	r3, #0
 8016940:	d104      	bne.n	801694c <ip4_input+0x184>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8016942:	6878      	ldr	r0, [r7, #4]
 8016944:	f7f6 fdba 	bl	800d4bc <pbuf_free>
    return ERR_OK;
 8016948:	2300      	movs	r3, #0
 801694a:	e076      	b.n	8016a3a <ip4_input+0x272>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801694c:	69fb      	ldr	r3, [r7, #28]
 801694e:	88db      	ldrh	r3, [r3, #6]
 8016950:	b29b      	uxth	r3, r3
 8016952:	461a      	mov	r2, r3
 8016954:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8016958:	4013      	ands	r3, r2
 801695a:	2b00      	cmp	r3, #0
 801695c:	d00b      	beq.n	8016976 <ip4_input+0x1ae>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801695e:	6878      	ldr	r0, [r7, #4]
 8016960:	f000 fc92 	bl	8017288 <ip4_reass>
 8016964:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8016966:	687b      	ldr	r3, [r7, #4]
 8016968:	2b00      	cmp	r3, #0
 801696a:	d101      	bne.n	8016970 <ip4_input+0x1a8>
      return ERR_OK;
 801696c:	2300      	movs	r3, #0
 801696e:	e064      	b.n	8016a3a <ip4_input+0x272>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8016970:	687b      	ldr	r3, [r7, #4]
 8016972:	685b      	ldr	r3, [r3, #4]
 8016974:	61fb      	str	r3, [r7, #28]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8016976:	4a33      	ldr	r2, [pc, #204]	; (8016a44 <ip4_input+0x27c>)
 8016978:	69bb      	ldr	r3, [r7, #24]
 801697a:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801697c:	4a31      	ldr	r2, [pc, #196]	; (8016a44 <ip4_input+0x27c>)
 801697e:	683b      	ldr	r3, [r7, #0]
 8016980:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8016982:	4a30      	ldr	r2, [pc, #192]	; (8016a44 <ip4_input+0x27c>)
 8016984:	69fb      	ldr	r3, [r7, #28]
 8016986:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8016988:	69fb      	ldr	r3, [r7, #28]
 801698a:	781b      	ldrb	r3, [r3, #0]
 801698c:	f003 030f 	and.w	r3, r3, #15
 8016990:	b2db      	uxtb	r3, r3
 8016992:	009b      	lsls	r3, r3, #2
 8016994:	b2db      	uxtb	r3, r3
 8016996:	b29a      	uxth	r2, r3
 8016998:	4b2a      	ldr	r3, [pc, #168]	; (8016a44 <ip4_input+0x27c>)
 801699a:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801699c:	8a7b      	ldrh	r3, [r7, #18]
 801699e:	4619      	mov	r1, r3
 80169a0:	6878      	ldr	r0, [r7, #4]
 80169a2:	f7f6 fd05 	bl	800d3b0 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 80169a6:	69fb      	ldr	r3, [r7, #28]
 80169a8:	7a5b      	ldrb	r3, [r3, #9]
 80169aa:	2b11      	cmp	r3, #17
 80169ac:	d006      	beq.n	80169bc <ip4_input+0x1f4>
 80169ae:	2b11      	cmp	r3, #17
 80169b0:	dc13      	bgt.n	80169da <ip4_input+0x212>
 80169b2:	2b01      	cmp	r3, #1
 80169b4:	d00c      	beq.n	80169d0 <ip4_input+0x208>
 80169b6:	2b06      	cmp	r3, #6
 80169b8:	d005      	beq.n	80169c6 <ip4_input+0x1fe>
 80169ba:	e00e      	b.n	80169da <ip4_input+0x212>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 80169bc:	6839      	ldr	r1, [r7, #0]
 80169be:	6878      	ldr	r0, [r7, #4]
 80169c0:	f7fc fb26 	bl	8013010 <udp_input>
        break;
 80169c4:	e026      	b.n	8016a14 <ip4_input+0x24c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 80169c6:	6839      	ldr	r1, [r7, #0]
 80169c8:	6878      	ldr	r0, [r7, #4]
 80169ca:	f7f8 fbaf 	bl	800f12c <tcp_input>
        break;
 80169ce:	e021      	b.n	8016a14 <ip4_input+0x24c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 80169d0:	6839      	ldr	r1, [r7, #0]
 80169d2:	6878      	ldr	r0, [r7, #4]
 80169d4:	f7ff fcd0 	bl	8016378 <icmp_input>
        break;
 80169d8:	e01c      	b.n	8016a14 <ip4_input+0x24c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80169da:	4b1a      	ldr	r3, [pc, #104]	; (8016a44 <ip4_input+0x27c>)
 80169dc:	695b      	ldr	r3, [r3, #20]
 80169de:	69b9      	ldr	r1, [r7, #24]
 80169e0:	4618      	mov	r0, r3
 80169e2:	f000 f90b 	bl	8016bfc <ip4_addr_isbroadcast_u32>
 80169e6:	4603      	mov	r3, r0
 80169e8:	2b00      	cmp	r3, #0
 80169ea:	d10f      	bne.n	8016a0c <ip4_input+0x244>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80169ec:	4b15      	ldr	r3, [pc, #84]	; (8016a44 <ip4_input+0x27c>)
 80169ee:	695b      	ldr	r3, [r3, #20]
 80169f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80169f4:	2be0      	cmp	r3, #224	; 0xe0
 80169f6:	d009      	beq.n	8016a0c <ip4_input+0x244>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 80169f8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80169fc:	4619      	mov	r1, r3
 80169fe:	6878      	ldr	r0, [r7, #4]
 8016a00:	f7f6 fd49 	bl	800d496 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8016a04:	2102      	movs	r1, #2
 8016a06:	6878      	ldr	r0, [r7, #4]
 8016a08:	f7ff fdba 	bl	8016580 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8016a0c:	6878      	ldr	r0, [r7, #4]
 8016a0e:	f7f6 fd55 	bl	800d4bc <pbuf_free>
        break;
 8016a12:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8016a14:	4b0b      	ldr	r3, [pc, #44]	; (8016a44 <ip4_input+0x27c>)
 8016a16:	2200      	movs	r2, #0
 8016a18:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8016a1a:	4b0a      	ldr	r3, [pc, #40]	; (8016a44 <ip4_input+0x27c>)
 8016a1c:	2200      	movs	r2, #0
 8016a1e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8016a20:	4b08      	ldr	r3, [pc, #32]	; (8016a44 <ip4_input+0x27c>)
 8016a22:	2200      	movs	r2, #0
 8016a24:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8016a26:	4b07      	ldr	r3, [pc, #28]	; (8016a44 <ip4_input+0x27c>)
 8016a28:	2200      	movs	r2, #0
 8016a2a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8016a2c:	4b05      	ldr	r3, [pc, #20]	; (8016a44 <ip4_input+0x27c>)
 8016a2e:	2200      	movs	r2, #0
 8016a30:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8016a32:	4b04      	ldr	r3, [pc, #16]	; (8016a44 <ip4_input+0x27c>)
 8016a34:	2200      	movs	r2, #0
 8016a36:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8016a38:	2300      	movs	r3, #0
}
 8016a3a:	4618      	mov	r0, r3
 8016a3c:	3720      	adds	r7, #32
 8016a3e:	46bd      	mov	sp, r7
 8016a40:	bd80      	pop	{r7, pc}
 8016a42:	bf00      	nop
 8016a44:	20003da4 	.word	0x20003da4
 8016a48:	20006eb8 	.word	0x20006eb8

08016a4c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8016a4c:	b580      	push	{r7, lr}
 8016a4e:	b08a      	sub	sp, #40	; 0x28
 8016a50:	af04      	add	r7, sp, #16
 8016a52:	60f8      	str	r0, [r7, #12]
 8016a54:	60b9      	str	r1, [r7, #8]
 8016a56:	607a      	str	r2, [r7, #4]
 8016a58:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8016a5a:	68bb      	ldr	r3, [r7, #8]
 8016a5c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8016a5e:	687b      	ldr	r3, [r7, #4]
 8016a60:	2b00      	cmp	r3, #0
 8016a62:	d009      	beq.n	8016a78 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8016a64:	68bb      	ldr	r3, [r7, #8]
 8016a66:	2b00      	cmp	r3, #0
 8016a68:	d003      	beq.n	8016a72 <ip4_output_if+0x26>
 8016a6a:	68bb      	ldr	r3, [r7, #8]
 8016a6c:	681b      	ldr	r3, [r3, #0]
 8016a6e:	2b00      	cmp	r3, #0
 8016a70:	d102      	bne.n	8016a78 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8016a72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016a74:	3304      	adds	r3, #4
 8016a76:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8016a78:	78fa      	ldrb	r2, [r7, #3]
 8016a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016a7c:	9302      	str	r3, [sp, #8]
 8016a7e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8016a82:	9301      	str	r3, [sp, #4]
 8016a84:	f897 3020 	ldrb.w	r3, [r7, #32]
 8016a88:	9300      	str	r3, [sp, #0]
 8016a8a:	4613      	mov	r3, r2
 8016a8c:	687a      	ldr	r2, [r7, #4]
 8016a8e:	6979      	ldr	r1, [r7, #20]
 8016a90:	68f8      	ldr	r0, [r7, #12]
 8016a92:	f000 f805 	bl	8016aa0 <ip4_output_if_src>
 8016a96:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8016a98:	4618      	mov	r0, r3
 8016a9a:	3718      	adds	r7, #24
 8016a9c:	46bd      	mov	sp, r7
 8016a9e:	bd80      	pop	{r7, pc}

08016aa0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8016aa0:	b580      	push	{r7, lr}
 8016aa2:	b088      	sub	sp, #32
 8016aa4:	af00      	add	r7, sp, #0
 8016aa6:	60f8      	str	r0, [r7, #12]
 8016aa8:	60b9      	str	r1, [r7, #8]
 8016aaa:	607a      	str	r2, [r7, #4]
 8016aac:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8016aae:	68fb      	ldr	r3, [r7, #12]
 8016ab0:	7b9b      	ldrb	r3, [r3, #14]
 8016ab2:	2b01      	cmp	r3, #1
 8016ab4:	d006      	beq.n	8016ac4 <ip4_output_if_src+0x24>
 8016ab6:	4b4b      	ldr	r3, [pc, #300]	; (8016be4 <ip4_output_if_src+0x144>)
 8016ab8:	f44f 7255 	mov.w	r2, #852	; 0x354
 8016abc:	494a      	ldr	r1, [pc, #296]	; (8016be8 <ip4_output_if_src+0x148>)
 8016abe:	484b      	ldr	r0, [pc, #300]	; (8016bec <ip4_output_if_src+0x14c>)
 8016ac0:	f001 fd7a 	bl	80185b8 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8016ac4:	687b      	ldr	r3, [r7, #4]
 8016ac6:	2b00      	cmp	r3, #0
 8016ac8:	d060      	beq.n	8016b8c <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8016aca:	2314      	movs	r3, #20
 8016acc:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8016ace:	2114      	movs	r1, #20
 8016ad0:	68f8      	ldr	r0, [r7, #12]
 8016ad2:	f7f6 fc5d 	bl	800d390 <pbuf_add_header>
 8016ad6:	4603      	mov	r3, r0
 8016ad8:	2b00      	cmp	r3, #0
 8016ada:	d002      	beq.n	8016ae2 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8016adc:	f06f 0301 	mvn.w	r3, #1
 8016ae0:	e07c      	b.n	8016bdc <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8016ae2:	68fb      	ldr	r3, [r7, #12]
 8016ae4:	685b      	ldr	r3, [r3, #4]
 8016ae6:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8016ae8:	68fb      	ldr	r3, [r7, #12]
 8016aea:	895b      	ldrh	r3, [r3, #10]
 8016aec:	2b13      	cmp	r3, #19
 8016aee:	d806      	bhi.n	8016afe <ip4_output_if_src+0x5e>
 8016af0:	4b3c      	ldr	r3, [pc, #240]	; (8016be4 <ip4_output_if_src+0x144>)
 8016af2:	f44f 7262 	mov.w	r2, #904	; 0x388
 8016af6:	493e      	ldr	r1, [pc, #248]	; (8016bf0 <ip4_output_if_src+0x150>)
 8016af8:	483c      	ldr	r0, [pc, #240]	; (8016bec <ip4_output_if_src+0x14c>)
 8016afa:	f001 fd5d 	bl	80185b8 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8016afe:	69fb      	ldr	r3, [r7, #28]
 8016b00:	78fa      	ldrb	r2, [r7, #3]
 8016b02:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8016b04:	69fb      	ldr	r3, [r7, #28]
 8016b06:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8016b0a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8016b0c:	687b      	ldr	r3, [r7, #4]
 8016b0e:	681a      	ldr	r2, [r3, #0]
 8016b10:	69fb      	ldr	r3, [r7, #28]
 8016b12:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8016b14:	8b7b      	ldrh	r3, [r7, #26]
 8016b16:	089b      	lsrs	r3, r3, #2
 8016b18:	b29b      	uxth	r3, r3
 8016b1a:	b2db      	uxtb	r3, r3
 8016b1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016b20:	b2da      	uxtb	r2, r3
 8016b22:	69fb      	ldr	r3, [r7, #28]
 8016b24:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8016b26:	69fb      	ldr	r3, [r7, #28]
 8016b28:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8016b2c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8016b2e:	68fb      	ldr	r3, [r7, #12]
 8016b30:	891b      	ldrh	r3, [r3, #8]
 8016b32:	4618      	mov	r0, r3
 8016b34:	f7f5 fa26 	bl	800bf84 <lwip_htons>
 8016b38:	4603      	mov	r3, r0
 8016b3a:	461a      	mov	r2, r3
 8016b3c:	69fb      	ldr	r3, [r7, #28]
 8016b3e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8016b40:	69fb      	ldr	r3, [r7, #28]
 8016b42:	2200      	movs	r2, #0
 8016b44:	719a      	strb	r2, [r3, #6]
 8016b46:	2200      	movs	r2, #0
 8016b48:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8016b4a:	4b2a      	ldr	r3, [pc, #168]	; (8016bf4 <ip4_output_if_src+0x154>)
 8016b4c:	881b      	ldrh	r3, [r3, #0]
 8016b4e:	4618      	mov	r0, r3
 8016b50:	f7f5 fa18 	bl	800bf84 <lwip_htons>
 8016b54:	4603      	mov	r3, r0
 8016b56:	461a      	mov	r2, r3
 8016b58:	69fb      	ldr	r3, [r7, #28]
 8016b5a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8016b5c:	4b25      	ldr	r3, [pc, #148]	; (8016bf4 <ip4_output_if_src+0x154>)
 8016b5e:	881b      	ldrh	r3, [r3, #0]
 8016b60:	3301      	adds	r3, #1
 8016b62:	b29a      	uxth	r2, r3
 8016b64:	4b23      	ldr	r3, [pc, #140]	; (8016bf4 <ip4_output_if_src+0x154>)
 8016b66:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8016b68:	68bb      	ldr	r3, [r7, #8]
 8016b6a:	2b00      	cmp	r3, #0
 8016b6c:	d104      	bne.n	8016b78 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8016b6e:	4b22      	ldr	r3, [pc, #136]	; (8016bf8 <ip4_output_if_src+0x158>)
 8016b70:	681a      	ldr	r2, [r3, #0]
 8016b72:	69fb      	ldr	r3, [r7, #28]
 8016b74:	60da      	str	r2, [r3, #12]
 8016b76:	e003      	b.n	8016b80 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8016b78:	68bb      	ldr	r3, [r7, #8]
 8016b7a:	681a      	ldr	r2, [r3, #0]
 8016b7c:	69fb      	ldr	r3, [r7, #28]
 8016b7e:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8016b80:	69fb      	ldr	r3, [r7, #28]
 8016b82:	2200      	movs	r2, #0
 8016b84:	729a      	strb	r2, [r3, #10]
 8016b86:	2200      	movs	r2, #0
 8016b88:	72da      	strb	r2, [r3, #11]
 8016b8a:	e00f      	b.n	8016bac <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8016b8c:	68fb      	ldr	r3, [r7, #12]
 8016b8e:	895b      	ldrh	r3, [r3, #10]
 8016b90:	2b13      	cmp	r3, #19
 8016b92:	d802      	bhi.n	8016b9a <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8016b94:	f06f 0301 	mvn.w	r3, #1
 8016b98:	e020      	b.n	8016bdc <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8016b9a:	68fb      	ldr	r3, [r7, #12]
 8016b9c:	685b      	ldr	r3, [r3, #4]
 8016b9e:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8016ba0:	69fb      	ldr	r3, [r7, #28]
 8016ba2:	691b      	ldr	r3, [r3, #16]
 8016ba4:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8016ba6:	f107 0314 	add.w	r3, r7, #20
 8016baa:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8016bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016bb0:	2b00      	cmp	r3, #0
 8016bb2:	d00c      	beq.n	8016bce <ip4_output_if_src+0x12e>
 8016bb4:	68fb      	ldr	r3, [r7, #12]
 8016bb6:	891a      	ldrh	r2, [r3, #8]
 8016bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016bbc:	429a      	cmp	r2, r3
 8016bbe:	d906      	bls.n	8016bce <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8016bc0:	687a      	ldr	r2, [r7, #4]
 8016bc2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016bc4:	68f8      	ldr	r0, [r7, #12]
 8016bc6:	f000 fd4d 	bl	8017664 <ip4_frag>
 8016bca:	4603      	mov	r3, r0
 8016bcc:	e006      	b.n	8016bdc <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8016bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bd0:	695b      	ldr	r3, [r3, #20]
 8016bd2:	687a      	ldr	r2, [r7, #4]
 8016bd4:	68f9      	ldr	r1, [r7, #12]
 8016bd6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016bd8:	4798      	blx	r3
 8016bda:	4603      	mov	r3, r0
}
 8016bdc:	4618      	mov	r0, r3
 8016bde:	3720      	adds	r7, #32
 8016be0:	46bd      	mov	sp, r7
 8016be2:	bd80      	pop	{r7, pc}
 8016be4:	080204bc 	.word	0x080204bc
 8016be8:	080204f0 	.word	0x080204f0
 8016bec:	080204fc 	.word	0x080204fc
 8016bf0:	08020524 	.word	0x08020524
 8016bf4:	200005d6 	.word	0x200005d6
 8016bf8:	08020918 	.word	0x08020918

08016bfc <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8016bfc:	b480      	push	{r7}
 8016bfe:	b085      	sub	sp, #20
 8016c00:	af00      	add	r7, sp, #0
 8016c02:	6078      	str	r0, [r7, #4]
 8016c04:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8016c06:	687b      	ldr	r3, [r7, #4]
 8016c08:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8016c0a:	687b      	ldr	r3, [r7, #4]
 8016c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016c10:	d002      	beq.n	8016c18 <ip4_addr_isbroadcast_u32+0x1c>
 8016c12:	687b      	ldr	r3, [r7, #4]
 8016c14:	2b00      	cmp	r3, #0
 8016c16:	d101      	bne.n	8016c1c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8016c18:	2301      	movs	r3, #1
 8016c1a:	e02a      	b.n	8016c72 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8016c1c:	683b      	ldr	r3, [r7, #0]
 8016c1e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016c22:	f003 0302 	and.w	r3, r3, #2
 8016c26:	2b00      	cmp	r3, #0
 8016c28:	d101      	bne.n	8016c2e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8016c2a:	2300      	movs	r3, #0
 8016c2c:	e021      	b.n	8016c72 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8016c2e:	683b      	ldr	r3, [r7, #0]
 8016c30:	3304      	adds	r3, #4
 8016c32:	681b      	ldr	r3, [r3, #0]
 8016c34:	687a      	ldr	r2, [r7, #4]
 8016c36:	429a      	cmp	r2, r3
 8016c38:	d101      	bne.n	8016c3e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8016c3a:	2300      	movs	r3, #0
 8016c3c:	e019      	b.n	8016c72 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8016c3e:	68fa      	ldr	r2, [r7, #12]
 8016c40:	683b      	ldr	r3, [r7, #0]
 8016c42:	3304      	adds	r3, #4
 8016c44:	681b      	ldr	r3, [r3, #0]
 8016c46:	405a      	eors	r2, r3
 8016c48:	683b      	ldr	r3, [r7, #0]
 8016c4a:	3308      	adds	r3, #8
 8016c4c:	681b      	ldr	r3, [r3, #0]
 8016c4e:	4013      	ands	r3, r2
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	d10d      	bne.n	8016c70 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8016c54:	683b      	ldr	r3, [r7, #0]
 8016c56:	3308      	adds	r3, #8
 8016c58:	681b      	ldr	r3, [r3, #0]
 8016c5a:	43da      	mvns	r2, r3
 8016c5c:	687b      	ldr	r3, [r7, #4]
 8016c5e:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8016c60:	683b      	ldr	r3, [r7, #0]
 8016c62:	3308      	adds	r3, #8
 8016c64:	681b      	ldr	r3, [r3, #0]
 8016c66:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8016c68:	429a      	cmp	r2, r3
 8016c6a:	d101      	bne.n	8016c70 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8016c6c:	2301      	movs	r3, #1
 8016c6e:	e000      	b.n	8016c72 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8016c70:	2300      	movs	r3, #0
  }
}
 8016c72:	4618      	mov	r0, r3
 8016c74:	3714      	adds	r7, #20
 8016c76:	46bd      	mov	sp, r7
 8016c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c7c:	4770      	bx	lr
	...

08016c80 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8016c80:	b580      	push	{r7, lr}
 8016c82:	b084      	sub	sp, #16
 8016c84:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8016c86:	2300      	movs	r3, #0
 8016c88:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8016c8a:	4b12      	ldr	r3, [pc, #72]	; (8016cd4 <ip_reass_tmr+0x54>)
 8016c8c:	681b      	ldr	r3, [r3, #0]
 8016c8e:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8016c90:	e018      	b.n	8016cc4 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8016c92:	68fb      	ldr	r3, [r7, #12]
 8016c94:	7fdb      	ldrb	r3, [r3, #31]
 8016c96:	2b00      	cmp	r3, #0
 8016c98:	d00b      	beq.n	8016cb2 <ip_reass_tmr+0x32>
      r->timer--;
 8016c9a:	68fb      	ldr	r3, [r7, #12]
 8016c9c:	7fdb      	ldrb	r3, [r3, #31]
 8016c9e:	3b01      	subs	r3, #1
 8016ca0:	b2da      	uxtb	r2, r3
 8016ca2:	68fb      	ldr	r3, [r7, #12]
 8016ca4:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8016ca6:	68fb      	ldr	r3, [r7, #12]
 8016ca8:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8016caa:	68fb      	ldr	r3, [r7, #12]
 8016cac:	681b      	ldr	r3, [r3, #0]
 8016cae:	60fb      	str	r3, [r7, #12]
 8016cb0:	e008      	b.n	8016cc4 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8016cb2:	68fb      	ldr	r3, [r7, #12]
 8016cb4:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8016cb6:	68fb      	ldr	r3, [r7, #12]
 8016cb8:	681b      	ldr	r3, [r3, #0]
 8016cba:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8016cbc:	68b9      	ldr	r1, [r7, #8]
 8016cbe:	6878      	ldr	r0, [r7, #4]
 8016cc0:	f000 f80a 	bl	8016cd8 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8016cc4:	68fb      	ldr	r3, [r7, #12]
 8016cc6:	2b00      	cmp	r3, #0
 8016cc8:	d1e3      	bne.n	8016c92 <ip_reass_tmr+0x12>
    }
  }
}
 8016cca:	bf00      	nop
 8016ccc:	bf00      	nop
 8016cce:	3710      	adds	r7, #16
 8016cd0:	46bd      	mov	sp, r7
 8016cd2:	bd80      	pop	{r7, pc}
 8016cd4:	200005d8 	.word	0x200005d8

08016cd8 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8016cd8:	b580      	push	{r7, lr}
 8016cda:	b088      	sub	sp, #32
 8016cdc:	af00      	add	r7, sp, #0
 8016cde:	6078      	str	r0, [r7, #4]
 8016ce0:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8016ce2:	2300      	movs	r3, #0
 8016ce4:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8016ce6:	683a      	ldr	r2, [r7, #0]
 8016ce8:	687b      	ldr	r3, [r7, #4]
 8016cea:	429a      	cmp	r2, r3
 8016cec:	d105      	bne.n	8016cfa <ip_reass_free_complete_datagram+0x22>
 8016cee:	4b45      	ldr	r3, [pc, #276]	; (8016e04 <ip_reass_free_complete_datagram+0x12c>)
 8016cf0:	22ab      	movs	r2, #171	; 0xab
 8016cf2:	4945      	ldr	r1, [pc, #276]	; (8016e08 <ip_reass_free_complete_datagram+0x130>)
 8016cf4:	4845      	ldr	r0, [pc, #276]	; (8016e0c <ip_reass_free_complete_datagram+0x134>)
 8016cf6:	f001 fc5f 	bl	80185b8 <iprintf>
  if (prev != NULL) {
 8016cfa:	683b      	ldr	r3, [r7, #0]
 8016cfc:	2b00      	cmp	r3, #0
 8016cfe:	d00a      	beq.n	8016d16 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8016d00:	683b      	ldr	r3, [r7, #0]
 8016d02:	681b      	ldr	r3, [r3, #0]
 8016d04:	687a      	ldr	r2, [r7, #4]
 8016d06:	429a      	cmp	r2, r3
 8016d08:	d005      	beq.n	8016d16 <ip_reass_free_complete_datagram+0x3e>
 8016d0a:	4b3e      	ldr	r3, [pc, #248]	; (8016e04 <ip_reass_free_complete_datagram+0x12c>)
 8016d0c:	22ad      	movs	r2, #173	; 0xad
 8016d0e:	4940      	ldr	r1, [pc, #256]	; (8016e10 <ip_reass_free_complete_datagram+0x138>)
 8016d10:	483e      	ldr	r0, [pc, #248]	; (8016e0c <ip_reass_free_complete_datagram+0x134>)
 8016d12:	f001 fc51 	bl	80185b8 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8016d16:	687b      	ldr	r3, [r7, #4]
 8016d18:	685b      	ldr	r3, [r3, #4]
 8016d1a:	685b      	ldr	r3, [r3, #4]
 8016d1c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8016d1e:	697b      	ldr	r3, [r7, #20]
 8016d20:	889b      	ldrh	r3, [r3, #4]
 8016d22:	b29b      	uxth	r3, r3
 8016d24:	2b00      	cmp	r3, #0
 8016d26:	d12a      	bne.n	8016d7e <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8016d28:	687b      	ldr	r3, [r7, #4]
 8016d2a:	685b      	ldr	r3, [r3, #4]
 8016d2c:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8016d2e:	697b      	ldr	r3, [r7, #20]
 8016d30:	681a      	ldr	r2, [r3, #0]
 8016d32:	687b      	ldr	r3, [r7, #4]
 8016d34:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8016d36:	69bb      	ldr	r3, [r7, #24]
 8016d38:	6858      	ldr	r0, [r3, #4]
 8016d3a:	687b      	ldr	r3, [r7, #4]
 8016d3c:	3308      	adds	r3, #8
 8016d3e:	2214      	movs	r2, #20
 8016d40:	4619      	mov	r1, r3
 8016d42:	f000 fef5 	bl	8017b30 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8016d46:	2101      	movs	r1, #1
 8016d48:	69b8      	ldr	r0, [r7, #24]
 8016d4a:	f7ff fc29 	bl	80165a0 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8016d4e:	69b8      	ldr	r0, [r7, #24]
 8016d50:	f7f6 fc3c 	bl	800d5cc <pbuf_clen>
 8016d54:	4603      	mov	r3, r0
 8016d56:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8016d58:	8bfa      	ldrh	r2, [r7, #30]
 8016d5a:	8a7b      	ldrh	r3, [r7, #18]
 8016d5c:	4413      	add	r3, r2
 8016d5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8016d62:	db05      	blt.n	8016d70 <ip_reass_free_complete_datagram+0x98>
 8016d64:	4b27      	ldr	r3, [pc, #156]	; (8016e04 <ip_reass_free_complete_datagram+0x12c>)
 8016d66:	22bc      	movs	r2, #188	; 0xbc
 8016d68:	492a      	ldr	r1, [pc, #168]	; (8016e14 <ip_reass_free_complete_datagram+0x13c>)
 8016d6a:	4828      	ldr	r0, [pc, #160]	; (8016e0c <ip_reass_free_complete_datagram+0x134>)
 8016d6c:	f001 fc24 	bl	80185b8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8016d70:	8bfa      	ldrh	r2, [r7, #30]
 8016d72:	8a7b      	ldrh	r3, [r7, #18]
 8016d74:	4413      	add	r3, r2
 8016d76:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8016d78:	69b8      	ldr	r0, [r7, #24]
 8016d7a:	f7f6 fb9f 	bl	800d4bc <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8016d7e:	687b      	ldr	r3, [r7, #4]
 8016d80:	685b      	ldr	r3, [r3, #4]
 8016d82:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8016d84:	e01f      	b.n	8016dc6 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8016d86:	69bb      	ldr	r3, [r7, #24]
 8016d88:	685b      	ldr	r3, [r3, #4]
 8016d8a:	617b      	str	r3, [r7, #20]
    pcur = p;
 8016d8c:	69bb      	ldr	r3, [r7, #24]
 8016d8e:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8016d90:	697b      	ldr	r3, [r7, #20]
 8016d92:	681b      	ldr	r3, [r3, #0]
 8016d94:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8016d96:	68f8      	ldr	r0, [r7, #12]
 8016d98:	f7f6 fc18 	bl	800d5cc <pbuf_clen>
 8016d9c:	4603      	mov	r3, r0
 8016d9e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8016da0:	8bfa      	ldrh	r2, [r7, #30]
 8016da2:	8a7b      	ldrh	r3, [r7, #18]
 8016da4:	4413      	add	r3, r2
 8016da6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8016daa:	db05      	blt.n	8016db8 <ip_reass_free_complete_datagram+0xe0>
 8016dac:	4b15      	ldr	r3, [pc, #84]	; (8016e04 <ip_reass_free_complete_datagram+0x12c>)
 8016dae:	22cc      	movs	r2, #204	; 0xcc
 8016db0:	4918      	ldr	r1, [pc, #96]	; (8016e14 <ip_reass_free_complete_datagram+0x13c>)
 8016db2:	4816      	ldr	r0, [pc, #88]	; (8016e0c <ip_reass_free_complete_datagram+0x134>)
 8016db4:	f001 fc00 	bl	80185b8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8016db8:	8bfa      	ldrh	r2, [r7, #30]
 8016dba:	8a7b      	ldrh	r3, [r7, #18]
 8016dbc:	4413      	add	r3, r2
 8016dbe:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8016dc0:	68f8      	ldr	r0, [r7, #12]
 8016dc2:	f7f6 fb7b 	bl	800d4bc <pbuf_free>
  while (p != NULL) {
 8016dc6:	69bb      	ldr	r3, [r7, #24]
 8016dc8:	2b00      	cmp	r3, #0
 8016dca:	d1dc      	bne.n	8016d86 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8016dcc:	6839      	ldr	r1, [r7, #0]
 8016dce:	6878      	ldr	r0, [r7, #4]
 8016dd0:	f000 f8c2 	bl	8016f58 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8016dd4:	4b10      	ldr	r3, [pc, #64]	; (8016e18 <ip_reass_free_complete_datagram+0x140>)
 8016dd6:	881b      	ldrh	r3, [r3, #0]
 8016dd8:	8bfa      	ldrh	r2, [r7, #30]
 8016dda:	429a      	cmp	r2, r3
 8016ddc:	d905      	bls.n	8016dea <ip_reass_free_complete_datagram+0x112>
 8016dde:	4b09      	ldr	r3, [pc, #36]	; (8016e04 <ip_reass_free_complete_datagram+0x12c>)
 8016de0:	22d2      	movs	r2, #210	; 0xd2
 8016de2:	490e      	ldr	r1, [pc, #56]	; (8016e1c <ip_reass_free_complete_datagram+0x144>)
 8016de4:	4809      	ldr	r0, [pc, #36]	; (8016e0c <ip_reass_free_complete_datagram+0x134>)
 8016de6:	f001 fbe7 	bl	80185b8 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8016dea:	4b0b      	ldr	r3, [pc, #44]	; (8016e18 <ip_reass_free_complete_datagram+0x140>)
 8016dec:	881a      	ldrh	r2, [r3, #0]
 8016dee:	8bfb      	ldrh	r3, [r7, #30]
 8016df0:	1ad3      	subs	r3, r2, r3
 8016df2:	b29a      	uxth	r2, r3
 8016df4:	4b08      	ldr	r3, [pc, #32]	; (8016e18 <ip_reass_free_complete_datagram+0x140>)
 8016df6:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8016df8:	8bfb      	ldrh	r3, [r7, #30]
}
 8016dfa:	4618      	mov	r0, r3
 8016dfc:	3720      	adds	r7, #32
 8016dfe:	46bd      	mov	sp, r7
 8016e00:	bd80      	pop	{r7, pc}
 8016e02:	bf00      	nop
 8016e04:	08020554 	.word	0x08020554
 8016e08:	08020590 	.word	0x08020590
 8016e0c:	0802059c 	.word	0x0802059c
 8016e10:	080205c4 	.word	0x080205c4
 8016e14:	080205d8 	.word	0x080205d8
 8016e18:	200005dc 	.word	0x200005dc
 8016e1c:	080205f8 	.word	0x080205f8

08016e20 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8016e20:	b580      	push	{r7, lr}
 8016e22:	b08a      	sub	sp, #40	; 0x28
 8016e24:	af00      	add	r7, sp, #0
 8016e26:	6078      	str	r0, [r7, #4]
 8016e28:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8016e2a:	2300      	movs	r3, #0
 8016e2c:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8016e2e:	2300      	movs	r3, #0
 8016e30:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8016e32:	2300      	movs	r3, #0
 8016e34:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8016e36:	2300      	movs	r3, #0
 8016e38:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8016e3a:	2300      	movs	r3, #0
 8016e3c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8016e3e:	4b28      	ldr	r3, [pc, #160]	; (8016ee0 <ip_reass_remove_oldest_datagram+0xc0>)
 8016e40:	681b      	ldr	r3, [r3, #0]
 8016e42:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8016e44:	e030      	b.n	8016ea8 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8016e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e48:	695a      	ldr	r2, [r3, #20]
 8016e4a:	687b      	ldr	r3, [r7, #4]
 8016e4c:	68db      	ldr	r3, [r3, #12]
 8016e4e:	429a      	cmp	r2, r3
 8016e50:	d10c      	bne.n	8016e6c <ip_reass_remove_oldest_datagram+0x4c>
 8016e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e54:	699a      	ldr	r2, [r3, #24]
 8016e56:	687b      	ldr	r3, [r7, #4]
 8016e58:	691b      	ldr	r3, [r3, #16]
 8016e5a:	429a      	cmp	r2, r3
 8016e5c:	d106      	bne.n	8016e6c <ip_reass_remove_oldest_datagram+0x4c>
 8016e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e60:	899a      	ldrh	r2, [r3, #12]
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	889b      	ldrh	r3, [r3, #4]
 8016e66:	b29b      	uxth	r3, r3
 8016e68:	429a      	cmp	r2, r3
 8016e6a:	d014      	beq.n	8016e96 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8016e6c:	693b      	ldr	r3, [r7, #16]
 8016e6e:	3301      	adds	r3, #1
 8016e70:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8016e72:	6a3b      	ldr	r3, [r7, #32]
 8016e74:	2b00      	cmp	r3, #0
 8016e76:	d104      	bne.n	8016e82 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8016e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e7a:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8016e7c:	69fb      	ldr	r3, [r7, #28]
 8016e7e:	61bb      	str	r3, [r7, #24]
 8016e80:	e009      	b.n	8016e96 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8016e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e84:	7fda      	ldrb	r2, [r3, #31]
 8016e86:	6a3b      	ldr	r3, [r7, #32]
 8016e88:	7fdb      	ldrb	r3, [r3, #31]
 8016e8a:	429a      	cmp	r2, r3
 8016e8c:	d803      	bhi.n	8016e96 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8016e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e90:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8016e92:	69fb      	ldr	r3, [r7, #28]
 8016e94:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8016e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e98:	681b      	ldr	r3, [r3, #0]
 8016e9a:	2b00      	cmp	r3, #0
 8016e9c:	d001      	beq.n	8016ea2 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8016e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ea0:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8016ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ea4:	681b      	ldr	r3, [r3, #0]
 8016ea6:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8016ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016eaa:	2b00      	cmp	r3, #0
 8016eac:	d1cb      	bne.n	8016e46 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8016eae:	6a3b      	ldr	r3, [r7, #32]
 8016eb0:	2b00      	cmp	r3, #0
 8016eb2:	d008      	beq.n	8016ec6 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8016eb4:	69b9      	ldr	r1, [r7, #24]
 8016eb6:	6a38      	ldr	r0, [r7, #32]
 8016eb8:	f7ff ff0e 	bl	8016cd8 <ip_reass_free_complete_datagram>
 8016ebc:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8016ebe:	697a      	ldr	r2, [r7, #20]
 8016ec0:	68fb      	ldr	r3, [r7, #12]
 8016ec2:	4413      	add	r3, r2
 8016ec4:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8016ec6:	697a      	ldr	r2, [r7, #20]
 8016ec8:	683b      	ldr	r3, [r7, #0]
 8016eca:	429a      	cmp	r2, r3
 8016ecc:	da02      	bge.n	8016ed4 <ip_reass_remove_oldest_datagram+0xb4>
 8016ece:	693b      	ldr	r3, [r7, #16]
 8016ed0:	2b01      	cmp	r3, #1
 8016ed2:	dcac      	bgt.n	8016e2e <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8016ed4:	697b      	ldr	r3, [r7, #20]
}
 8016ed6:	4618      	mov	r0, r3
 8016ed8:	3728      	adds	r7, #40	; 0x28
 8016eda:	46bd      	mov	sp, r7
 8016edc:	bd80      	pop	{r7, pc}
 8016ede:	bf00      	nop
 8016ee0:	200005d8 	.word	0x200005d8

08016ee4 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8016ee4:	b580      	push	{r7, lr}
 8016ee6:	b084      	sub	sp, #16
 8016ee8:	af00      	add	r7, sp, #0
 8016eea:	6078      	str	r0, [r7, #4]
 8016eec:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8016eee:	2004      	movs	r0, #4
 8016ef0:	f7f5 fc9e 	bl	800c830 <memp_malloc>
 8016ef4:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8016ef6:	68fb      	ldr	r3, [r7, #12]
 8016ef8:	2b00      	cmp	r3, #0
 8016efa:	d110      	bne.n	8016f1e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8016efc:	6839      	ldr	r1, [r7, #0]
 8016efe:	6878      	ldr	r0, [r7, #4]
 8016f00:	f7ff ff8e 	bl	8016e20 <ip_reass_remove_oldest_datagram>
 8016f04:	4602      	mov	r2, r0
 8016f06:	683b      	ldr	r3, [r7, #0]
 8016f08:	4293      	cmp	r3, r2
 8016f0a:	dc03      	bgt.n	8016f14 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8016f0c:	2004      	movs	r0, #4
 8016f0e:	f7f5 fc8f 	bl	800c830 <memp_malloc>
 8016f12:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8016f14:	68fb      	ldr	r3, [r7, #12]
 8016f16:	2b00      	cmp	r3, #0
 8016f18:	d101      	bne.n	8016f1e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8016f1a:	2300      	movs	r3, #0
 8016f1c:	e016      	b.n	8016f4c <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8016f1e:	2220      	movs	r2, #32
 8016f20:	2100      	movs	r1, #0
 8016f22:	68f8      	ldr	r0, [r7, #12]
 8016f24:	f000 fe2c 	bl	8017b80 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8016f28:	68fb      	ldr	r3, [r7, #12]
 8016f2a:	220f      	movs	r2, #15
 8016f2c:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8016f2e:	4b09      	ldr	r3, [pc, #36]	; (8016f54 <ip_reass_enqueue_new_datagram+0x70>)
 8016f30:	681a      	ldr	r2, [r3, #0]
 8016f32:	68fb      	ldr	r3, [r7, #12]
 8016f34:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8016f36:	4a07      	ldr	r2, [pc, #28]	; (8016f54 <ip_reass_enqueue_new_datagram+0x70>)
 8016f38:	68fb      	ldr	r3, [r7, #12]
 8016f3a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8016f3c:	68fb      	ldr	r3, [r7, #12]
 8016f3e:	3308      	adds	r3, #8
 8016f40:	2214      	movs	r2, #20
 8016f42:	6879      	ldr	r1, [r7, #4]
 8016f44:	4618      	mov	r0, r3
 8016f46:	f000 fdf3 	bl	8017b30 <memcpy>
  return ipr;
 8016f4a:	68fb      	ldr	r3, [r7, #12]
}
 8016f4c:	4618      	mov	r0, r3
 8016f4e:	3710      	adds	r7, #16
 8016f50:	46bd      	mov	sp, r7
 8016f52:	bd80      	pop	{r7, pc}
 8016f54:	200005d8 	.word	0x200005d8

08016f58 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8016f58:	b580      	push	{r7, lr}
 8016f5a:	b082      	sub	sp, #8
 8016f5c:	af00      	add	r7, sp, #0
 8016f5e:	6078      	str	r0, [r7, #4]
 8016f60:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8016f62:	4b10      	ldr	r3, [pc, #64]	; (8016fa4 <ip_reass_dequeue_datagram+0x4c>)
 8016f64:	681b      	ldr	r3, [r3, #0]
 8016f66:	687a      	ldr	r2, [r7, #4]
 8016f68:	429a      	cmp	r2, r3
 8016f6a:	d104      	bne.n	8016f76 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8016f6c:	687b      	ldr	r3, [r7, #4]
 8016f6e:	681b      	ldr	r3, [r3, #0]
 8016f70:	4a0c      	ldr	r2, [pc, #48]	; (8016fa4 <ip_reass_dequeue_datagram+0x4c>)
 8016f72:	6013      	str	r3, [r2, #0]
 8016f74:	e00d      	b.n	8016f92 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8016f76:	683b      	ldr	r3, [r7, #0]
 8016f78:	2b00      	cmp	r3, #0
 8016f7a:	d106      	bne.n	8016f8a <ip_reass_dequeue_datagram+0x32>
 8016f7c:	4b0a      	ldr	r3, [pc, #40]	; (8016fa8 <ip_reass_dequeue_datagram+0x50>)
 8016f7e:	f240 1245 	movw	r2, #325	; 0x145
 8016f82:	490a      	ldr	r1, [pc, #40]	; (8016fac <ip_reass_dequeue_datagram+0x54>)
 8016f84:	480a      	ldr	r0, [pc, #40]	; (8016fb0 <ip_reass_dequeue_datagram+0x58>)
 8016f86:	f001 fb17 	bl	80185b8 <iprintf>
    prev->next = ipr->next;
 8016f8a:	687b      	ldr	r3, [r7, #4]
 8016f8c:	681a      	ldr	r2, [r3, #0]
 8016f8e:	683b      	ldr	r3, [r7, #0]
 8016f90:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8016f92:	6879      	ldr	r1, [r7, #4]
 8016f94:	2004      	movs	r0, #4
 8016f96:	f7f5 fc97 	bl	800c8c8 <memp_free>
}
 8016f9a:	bf00      	nop
 8016f9c:	3708      	adds	r7, #8
 8016f9e:	46bd      	mov	sp, r7
 8016fa0:	bd80      	pop	{r7, pc}
 8016fa2:	bf00      	nop
 8016fa4:	200005d8 	.word	0x200005d8
 8016fa8:	08020554 	.word	0x08020554
 8016fac:	0802061c 	.word	0x0802061c
 8016fb0:	0802059c 	.word	0x0802059c

08016fb4 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8016fb4:	b580      	push	{r7, lr}
 8016fb6:	b08c      	sub	sp, #48	; 0x30
 8016fb8:	af00      	add	r7, sp, #0
 8016fba:	60f8      	str	r0, [r7, #12]
 8016fbc:	60b9      	str	r1, [r7, #8]
 8016fbe:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8016fc0:	2300      	movs	r3, #0
 8016fc2:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8016fc4:	2301      	movs	r3, #1
 8016fc6:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8016fc8:	68bb      	ldr	r3, [r7, #8]
 8016fca:	685b      	ldr	r3, [r3, #4]
 8016fcc:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8016fce:	69fb      	ldr	r3, [r7, #28]
 8016fd0:	885b      	ldrh	r3, [r3, #2]
 8016fd2:	b29b      	uxth	r3, r3
 8016fd4:	4618      	mov	r0, r3
 8016fd6:	f7f4 ffd5 	bl	800bf84 <lwip_htons>
 8016fda:	4603      	mov	r3, r0
 8016fdc:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8016fde:	69fb      	ldr	r3, [r7, #28]
 8016fe0:	781b      	ldrb	r3, [r3, #0]
 8016fe2:	f003 030f 	and.w	r3, r3, #15
 8016fe6:	b2db      	uxtb	r3, r3
 8016fe8:	009b      	lsls	r3, r3, #2
 8016fea:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8016fec:	7e7b      	ldrb	r3, [r7, #25]
 8016fee:	b29b      	uxth	r3, r3
 8016ff0:	8b7a      	ldrh	r2, [r7, #26]
 8016ff2:	429a      	cmp	r2, r3
 8016ff4:	d202      	bcs.n	8016ffc <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8016ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8016ffa:	e135      	b.n	8017268 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8016ffc:	7e7b      	ldrb	r3, [r7, #25]
 8016ffe:	b29b      	uxth	r3, r3
 8017000:	8b7a      	ldrh	r2, [r7, #26]
 8017002:	1ad3      	subs	r3, r2, r3
 8017004:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8017006:	69fb      	ldr	r3, [r7, #28]
 8017008:	88db      	ldrh	r3, [r3, #6]
 801700a:	b29b      	uxth	r3, r3
 801700c:	4618      	mov	r0, r3
 801700e:	f7f4 ffb9 	bl	800bf84 <lwip_htons>
 8017012:	4603      	mov	r3, r0
 8017014:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8017018:	b29b      	uxth	r3, r3
 801701a:	00db      	lsls	r3, r3, #3
 801701c:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801701e:	68bb      	ldr	r3, [r7, #8]
 8017020:	685b      	ldr	r3, [r3, #4]
 8017022:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8017024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017026:	2200      	movs	r2, #0
 8017028:	701a      	strb	r2, [r3, #0]
 801702a:	2200      	movs	r2, #0
 801702c:	705a      	strb	r2, [r3, #1]
 801702e:	2200      	movs	r2, #0
 8017030:	709a      	strb	r2, [r3, #2]
 8017032:	2200      	movs	r2, #0
 8017034:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8017036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017038:	8afa      	ldrh	r2, [r7, #22]
 801703a:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801703c:	8afa      	ldrh	r2, [r7, #22]
 801703e:	8b7b      	ldrh	r3, [r7, #26]
 8017040:	4413      	add	r3, r2
 8017042:	b29a      	uxth	r2, r3
 8017044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017046:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8017048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801704a:	88db      	ldrh	r3, [r3, #6]
 801704c:	b29b      	uxth	r3, r3
 801704e:	8afa      	ldrh	r2, [r7, #22]
 8017050:	429a      	cmp	r2, r3
 8017052:	d902      	bls.n	801705a <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8017054:	f04f 33ff 	mov.w	r3, #4294967295
 8017058:	e106      	b.n	8017268 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801705a:	68fb      	ldr	r3, [r7, #12]
 801705c:	685b      	ldr	r3, [r3, #4]
 801705e:	627b      	str	r3, [r7, #36]	; 0x24
 8017060:	e068      	b.n	8017134 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8017062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017064:	685b      	ldr	r3, [r3, #4]
 8017066:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8017068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801706a:	889b      	ldrh	r3, [r3, #4]
 801706c:	b29a      	uxth	r2, r3
 801706e:	693b      	ldr	r3, [r7, #16]
 8017070:	889b      	ldrh	r3, [r3, #4]
 8017072:	b29b      	uxth	r3, r3
 8017074:	429a      	cmp	r2, r3
 8017076:	d235      	bcs.n	80170e4 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8017078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801707a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801707c:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801707e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017080:	2b00      	cmp	r3, #0
 8017082:	d020      	beq.n	80170c6 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8017084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017086:	889b      	ldrh	r3, [r3, #4]
 8017088:	b29a      	uxth	r2, r3
 801708a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801708c:	88db      	ldrh	r3, [r3, #6]
 801708e:	b29b      	uxth	r3, r3
 8017090:	429a      	cmp	r2, r3
 8017092:	d307      	bcc.n	80170a4 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8017094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017096:	88db      	ldrh	r3, [r3, #6]
 8017098:	b29a      	uxth	r2, r3
 801709a:	693b      	ldr	r3, [r7, #16]
 801709c:	889b      	ldrh	r3, [r3, #4]
 801709e:	b29b      	uxth	r3, r3
 80170a0:	429a      	cmp	r2, r3
 80170a2:	d902      	bls.n	80170aa <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80170a4:	f04f 33ff 	mov.w	r3, #4294967295
 80170a8:	e0de      	b.n	8017268 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80170aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80170ac:	68ba      	ldr	r2, [r7, #8]
 80170ae:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80170b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80170b2:	88db      	ldrh	r3, [r3, #6]
 80170b4:	b29a      	uxth	r2, r3
 80170b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80170b8:	889b      	ldrh	r3, [r3, #4]
 80170ba:	b29b      	uxth	r3, r3
 80170bc:	429a      	cmp	r2, r3
 80170be:	d03d      	beq.n	801713c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80170c0:	2300      	movs	r3, #0
 80170c2:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80170c4:	e03a      	b.n	801713c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 80170c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80170c8:	88db      	ldrh	r3, [r3, #6]
 80170ca:	b29a      	uxth	r2, r3
 80170cc:	693b      	ldr	r3, [r7, #16]
 80170ce:	889b      	ldrh	r3, [r3, #4]
 80170d0:	b29b      	uxth	r3, r3
 80170d2:	429a      	cmp	r2, r3
 80170d4:	d902      	bls.n	80170dc <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80170d6:	f04f 33ff 	mov.w	r3, #4294967295
 80170da:	e0c5      	b.n	8017268 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 80170dc:	68fb      	ldr	r3, [r7, #12]
 80170de:	68ba      	ldr	r2, [r7, #8]
 80170e0:	605a      	str	r2, [r3, #4]
      break;
 80170e2:	e02b      	b.n	801713c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 80170e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80170e6:	889b      	ldrh	r3, [r3, #4]
 80170e8:	b29a      	uxth	r2, r3
 80170ea:	693b      	ldr	r3, [r7, #16]
 80170ec:	889b      	ldrh	r3, [r3, #4]
 80170ee:	b29b      	uxth	r3, r3
 80170f0:	429a      	cmp	r2, r3
 80170f2:	d102      	bne.n	80170fa <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80170f4:	f04f 33ff 	mov.w	r3, #4294967295
 80170f8:	e0b6      	b.n	8017268 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80170fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80170fc:	889b      	ldrh	r3, [r3, #4]
 80170fe:	b29a      	uxth	r2, r3
 8017100:	693b      	ldr	r3, [r7, #16]
 8017102:	88db      	ldrh	r3, [r3, #6]
 8017104:	b29b      	uxth	r3, r3
 8017106:	429a      	cmp	r2, r3
 8017108:	d202      	bcs.n	8017110 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801710a:	f04f 33ff 	mov.w	r3, #4294967295
 801710e:	e0ab      	b.n	8017268 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8017110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017112:	2b00      	cmp	r3, #0
 8017114:	d009      	beq.n	801712a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8017116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017118:	88db      	ldrh	r3, [r3, #6]
 801711a:	b29a      	uxth	r2, r3
 801711c:	693b      	ldr	r3, [r7, #16]
 801711e:	889b      	ldrh	r3, [r3, #4]
 8017120:	b29b      	uxth	r3, r3
 8017122:	429a      	cmp	r2, r3
 8017124:	d001      	beq.n	801712a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8017126:	2300      	movs	r3, #0
 8017128:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801712a:	693b      	ldr	r3, [r7, #16]
 801712c:	681b      	ldr	r3, [r3, #0]
 801712e:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8017130:	693b      	ldr	r3, [r7, #16]
 8017132:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8017134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017136:	2b00      	cmp	r3, #0
 8017138:	d193      	bne.n	8017062 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801713a:	e000      	b.n	801713e <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801713c:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801713e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017140:	2b00      	cmp	r3, #0
 8017142:	d12d      	bne.n	80171a0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8017144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017146:	2b00      	cmp	r3, #0
 8017148:	d01c      	beq.n	8017184 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801714a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801714c:	88db      	ldrh	r3, [r3, #6]
 801714e:	b29a      	uxth	r2, r3
 8017150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017152:	889b      	ldrh	r3, [r3, #4]
 8017154:	b29b      	uxth	r3, r3
 8017156:	429a      	cmp	r2, r3
 8017158:	d906      	bls.n	8017168 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801715a:	4b45      	ldr	r3, [pc, #276]	; (8017270 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801715c:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8017160:	4944      	ldr	r1, [pc, #272]	; (8017274 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8017162:	4845      	ldr	r0, [pc, #276]	; (8017278 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017164:	f001 fa28 	bl	80185b8 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8017168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801716a:	68ba      	ldr	r2, [r7, #8]
 801716c:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801716e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017170:	88db      	ldrh	r3, [r3, #6]
 8017172:	b29a      	uxth	r2, r3
 8017174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017176:	889b      	ldrh	r3, [r3, #4]
 8017178:	b29b      	uxth	r3, r3
 801717a:	429a      	cmp	r2, r3
 801717c:	d010      	beq.n	80171a0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801717e:	2300      	movs	r3, #0
 8017180:	623b      	str	r3, [r7, #32]
 8017182:	e00d      	b.n	80171a0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8017184:	68fb      	ldr	r3, [r7, #12]
 8017186:	685b      	ldr	r3, [r3, #4]
 8017188:	2b00      	cmp	r3, #0
 801718a:	d006      	beq.n	801719a <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801718c:	4b38      	ldr	r3, [pc, #224]	; (8017270 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801718e:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8017192:	493a      	ldr	r1, [pc, #232]	; (801727c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8017194:	4838      	ldr	r0, [pc, #224]	; (8017278 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017196:	f001 fa0f 	bl	80185b8 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801719a:	68fb      	ldr	r3, [r7, #12]
 801719c:	68ba      	ldr	r2, [r7, #8]
 801719e:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80171a0:	687b      	ldr	r3, [r7, #4]
 80171a2:	2b00      	cmp	r3, #0
 80171a4:	d105      	bne.n	80171b2 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 80171a6:	68fb      	ldr	r3, [r7, #12]
 80171a8:	7f9b      	ldrb	r3, [r3, #30]
 80171aa:	f003 0301 	and.w	r3, r3, #1
 80171ae:	2b00      	cmp	r3, #0
 80171b0:	d059      	beq.n	8017266 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 80171b2:	6a3b      	ldr	r3, [r7, #32]
 80171b4:	2b00      	cmp	r3, #0
 80171b6:	d04f      	beq.n	8017258 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80171b8:	68fb      	ldr	r3, [r7, #12]
 80171ba:	685b      	ldr	r3, [r3, #4]
 80171bc:	2b00      	cmp	r3, #0
 80171be:	d006      	beq.n	80171ce <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 80171c0:	68fb      	ldr	r3, [r7, #12]
 80171c2:	685b      	ldr	r3, [r3, #4]
 80171c4:	685b      	ldr	r3, [r3, #4]
 80171c6:	889b      	ldrh	r3, [r3, #4]
 80171c8:	b29b      	uxth	r3, r3
 80171ca:	2b00      	cmp	r3, #0
 80171cc:	d002      	beq.n	80171d4 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 80171ce:	2300      	movs	r3, #0
 80171d0:	623b      	str	r3, [r7, #32]
 80171d2:	e041      	b.n	8017258 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80171d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80171d6:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 80171d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80171da:	681b      	ldr	r3, [r3, #0]
 80171dc:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80171de:	e012      	b.n	8017206 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 80171e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171e2:	685b      	ldr	r3, [r3, #4]
 80171e4:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 80171e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80171e8:	88db      	ldrh	r3, [r3, #6]
 80171ea:	b29a      	uxth	r2, r3
 80171ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80171ee:	889b      	ldrh	r3, [r3, #4]
 80171f0:	b29b      	uxth	r3, r3
 80171f2:	429a      	cmp	r2, r3
 80171f4:	d002      	beq.n	80171fc <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80171f6:	2300      	movs	r3, #0
 80171f8:	623b      	str	r3, [r7, #32]
            break;
 80171fa:	e007      	b.n	801720c <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 80171fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80171fe:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8017200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017202:	681b      	ldr	r3, [r3, #0]
 8017204:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8017206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017208:	2b00      	cmp	r3, #0
 801720a:	d1e9      	bne.n	80171e0 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801720c:	6a3b      	ldr	r3, [r7, #32]
 801720e:	2b00      	cmp	r3, #0
 8017210:	d022      	beq.n	8017258 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8017212:	68fb      	ldr	r3, [r7, #12]
 8017214:	685b      	ldr	r3, [r3, #4]
 8017216:	2b00      	cmp	r3, #0
 8017218:	d106      	bne.n	8017228 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801721a:	4b15      	ldr	r3, [pc, #84]	; (8017270 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801721c:	f240 12df 	movw	r2, #479	; 0x1df
 8017220:	4917      	ldr	r1, [pc, #92]	; (8017280 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8017222:	4815      	ldr	r0, [pc, #84]	; (8017278 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017224:	f001 f9c8 	bl	80185b8 <iprintf>
          LWIP_ASSERT("sanity check",
 8017228:	68fb      	ldr	r3, [r7, #12]
 801722a:	685b      	ldr	r3, [r3, #4]
 801722c:	685b      	ldr	r3, [r3, #4]
 801722e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017230:	429a      	cmp	r2, r3
 8017232:	d106      	bne.n	8017242 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8017234:	4b0e      	ldr	r3, [pc, #56]	; (8017270 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8017236:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801723a:	4911      	ldr	r1, [pc, #68]	; (8017280 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801723c:	480e      	ldr	r0, [pc, #56]	; (8017278 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801723e:	f001 f9bb 	bl	80185b8 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8017242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017244:	681b      	ldr	r3, [r3, #0]
 8017246:	2b00      	cmp	r3, #0
 8017248:	d006      	beq.n	8017258 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801724a:	4b09      	ldr	r3, [pc, #36]	; (8017270 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801724c:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8017250:	490c      	ldr	r1, [pc, #48]	; (8017284 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8017252:	4809      	ldr	r0, [pc, #36]	; (8017278 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017254:	f001 f9b0 	bl	80185b8 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8017258:	6a3b      	ldr	r3, [r7, #32]
 801725a:	2b00      	cmp	r3, #0
 801725c:	bf14      	ite	ne
 801725e:	2301      	movne	r3, #1
 8017260:	2300      	moveq	r3, #0
 8017262:	b2db      	uxtb	r3, r3
 8017264:	e000      	b.n	8017268 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8017266:	2300      	movs	r3, #0
}
 8017268:	4618      	mov	r0, r3
 801726a:	3730      	adds	r7, #48	; 0x30
 801726c:	46bd      	mov	sp, r7
 801726e:	bd80      	pop	{r7, pc}
 8017270:	08020554 	.word	0x08020554
 8017274:	08020638 	.word	0x08020638
 8017278:	0802059c 	.word	0x0802059c
 801727c:	08020658 	.word	0x08020658
 8017280:	08020690 	.word	0x08020690
 8017284:	080206a0 	.word	0x080206a0

08017288 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8017288:	b580      	push	{r7, lr}
 801728a:	b08e      	sub	sp, #56	; 0x38
 801728c:	af00      	add	r7, sp, #0
 801728e:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8017290:	687b      	ldr	r3, [r7, #4]
 8017292:	685b      	ldr	r3, [r3, #4]
 8017294:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8017296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017298:	781b      	ldrb	r3, [r3, #0]
 801729a:	f003 030f 	and.w	r3, r3, #15
 801729e:	b2db      	uxtb	r3, r3
 80172a0:	009b      	lsls	r3, r3, #2
 80172a2:	b2db      	uxtb	r3, r3
 80172a4:	2b14      	cmp	r3, #20
 80172a6:	f040 8167 	bne.w	8017578 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80172aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80172ac:	88db      	ldrh	r3, [r3, #6]
 80172ae:	b29b      	uxth	r3, r3
 80172b0:	4618      	mov	r0, r3
 80172b2:	f7f4 fe67 	bl	800bf84 <lwip_htons>
 80172b6:	4603      	mov	r3, r0
 80172b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80172bc:	b29b      	uxth	r3, r3
 80172be:	00db      	lsls	r3, r3, #3
 80172c0:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80172c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80172c4:	885b      	ldrh	r3, [r3, #2]
 80172c6:	b29b      	uxth	r3, r3
 80172c8:	4618      	mov	r0, r3
 80172ca:	f7f4 fe5b 	bl	800bf84 <lwip_htons>
 80172ce:	4603      	mov	r3, r0
 80172d0:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 80172d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80172d4:	781b      	ldrb	r3, [r3, #0]
 80172d6:	f003 030f 	and.w	r3, r3, #15
 80172da:	b2db      	uxtb	r3, r3
 80172dc:	009b      	lsls	r3, r3, #2
 80172de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 80172e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80172e6:	b29b      	uxth	r3, r3
 80172e8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80172ea:	429a      	cmp	r2, r3
 80172ec:	f0c0 8146 	bcc.w	801757c <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 80172f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80172f4:	b29b      	uxth	r3, r3
 80172f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80172f8:	1ad3      	subs	r3, r2, r3
 80172fa:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80172fc:	6878      	ldr	r0, [r7, #4]
 80172fe:	f7f6 f965 	bl	800d5cc <pbuf_clen>
 8017302:	4603      	mov	r3, r0
 8017304:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8017306:	4b9f      	ldr	r3, [pc, #636]	; (8017584 <ip4_reass+0x2fc>)
 8017308:	881b      	ldrh	r3, [r3, #0]
 801730a:	461a      	mov	r2, r3
 801730c:	8c3b      	ldrh	r3, [r7, #32]
 801730e:	4413      	add	r3, r2
 8017310:	2b0a      	cmp	r3, #10
 8017312:	dd10      	ble.n	8017336 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8017314:	8c3b      	ldrh	r3, [r7, #32]
 8017316:	4619      	mov	r1, r3
 8017318:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801731a:	f7ff fd81 	bl	8016e20 <ip_reass_remove_oldest_datagram>
 801731e:	4603      	mov	r3, r0
 8017320:	2b00      	cmp	r3, #0
 8017322:	f000 812d 	beq.w	8017580 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8017326:	4b97      	ldr	r3, [pc, #604]	; (8017584 <ip4_reass+0x2fc>)
 8017328:	881b      	ldrh	r3, [r3, #0]
 801732a:	461a      	mov	r2, r3
 801732c:	8c3b      	ldrh	r3, [r7, #32]
 801732e:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8017330:	2b0a      	cmp	r3, #10
 8017332:	f300 8125 	bgt.w	8017580 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8017336:	4b94      	ldr	r3, [pc, #592]	; (8017588 <ip4_reass+0x300>)
 8017338:	681b      	ldr	r3, [r3, #0]
 801733a:	633b      	str	r3, [r7, #48]	; 0x30
 801733c:	e015      	b.n	801736a <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801733e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017340:	695a      	ldr	r2, [r3, #20]
 8017342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017344:	68db      	ldr	r3, [r3, #12]
 8017346:	429a      	cmp	r2, r3
 8017348:	d10c      	bne.n	8017364 <ip4_reass+0xdc>
 801734a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801734c:	699a      	ldr	r2, [r3, #24]
 801734e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017350:	691b      	ldr	r3, [r3, #16]
 8017352:	429a      	cmp	r2, r3
 8017354:	d106      	bne.n	8017364 <ip4_reass+0xdc>
 8017356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017358:	899a      	ldrh	r2, [r3, #12]
 801735a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801735c:	889b      	ldrh	r3, [r3, #4]
 801735e:	b29b      	uxth	r3, r3
 8017360:	429a      	cmp	r2, r3
 8017362:	d006      	beq.n	8017372 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8017364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017366:	681b      	ldr	r3, [r3, #0]
 8017368:	633b      	str	r3, [r7, #48]	; 0x30
 801736a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801736c:	2b00      	cmp	r3, #0
 801736e:	d1e6      	bne.n	801733e <ip4_reass+0xb6>
 8017370:	e000      	b.n	8017374 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8017372:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8017374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017376:	2b00      	cmp	r3, #0
 8017378:	d109      	bne.n	801738e <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801737a:	8c3b      	ldrh	r3, [r7, #32]
 801737c:	4619      	mov	r1, r3
 801737e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8017380:	f7ff fdb0 	bl	8016ee4 <ip_reass_enqueue_new_datagram>
 8017384:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8017386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017388:	2b00      	cmp	r3, #0
 801738a:	d11c      	bne.n	80173c6 <ip4_reass+0x13e>
      goto nullreturn;
 801738c:	e109      	b.n	80175a2 <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801738e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017390:	88db      	ldrh	r3, [r3, #6]
 8017392:	b29b      	uxth	r3, r3
 8017394:	4618      	mov	r0, r3
 8017396:	f7f4 fdf5 	bl	800bf84 <lwip_htons>
 801739a:	4603      	mov	r3, r0
 801739c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80173a0:	2b00      	cmp	r3, #0
 80173a2:	d110      	bne.n	80173c6 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80173a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173a6:	89db      	ldrh	r3, [r3, #14]
 80173a8:	4618      	mov	r0, r3
 80173aa:	f7f4 fdeb 	bl	800bf84 <lwip_htons>
 80173ae:	4603      	mov	r3, r0
 80173b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80173b4:	2b00      	cmp	r3, #0
 80173b6:	d006      	beq.n	80173c6 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80173b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173ba:	3308      	adds	r3, #8
 80173bc:	2214      	movs	r2, #20
 80173be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80173c0:	4618      	mov	r0, r3
 80173c2:	f000 fbb5 	bl	8017b30 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80173c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80173c8:	88db      	ldrh	r3, [r3, #6]
 80173ca:	b29b      	uxth	r3, r3
 80173cc:	f003 0320 	and.w	r3, r3, #32
 80173d0:	2b00      	cmp	r3, #0
 80173d2:	bf0c      	ite	eq
 80173d4:	2301      	moveq	r3, #1
 80173d6:	2300      	movne	r3, #0
 80173d8:	b2db      	uxtb	r3, r3
 80173da:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80173dc:	69fb      	ldr	r3, [r7, #28]
 80173de:	2b00      	cmp	r3, #0
 80173e0:	d00e      	beq.n	8017400 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80173e2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80173e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80173e6:	4413      	add	r3, r2
 80173e8:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80173ea:	8b7a      	ldrh	r2, [r7, #26]
 80173ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80173ee:	429a      	cmp	r2, r3
 80173f0:	f0c0 80a0 	bcc.w	8017534 <ip4_reass+0x2ac>
 80173f4:	8b7b      	ldrh	r3, [r7, #26]
 80173f6:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80173fa:	4293      	cmp	r3, r2
 80173fc:	f200 809a 	bhi.w	8017534 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8017400:	69fa      	ldr	r2, [r7, #28]
 8017402:	6879      	ldr	r1, [r7, #4]
 8017404:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017406:	f7ff fdd5 	bl	8016fb4 <ip_reass_chain_frag_into_datagram_and_validate>
 801740a:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801740c:	697b      	ldr	r3, [r7, #20]
 801740e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017412:	f000 8091 	beq.w	8017538 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8017416:	4b5b      	ldr	r3, [pc, #364]	; (8017584 <ip4_reass+0x2fc>)
 8017418:	881a      	ldrh	r2, [r3, #0]
 801741a:	8c3b      	ldrh	r3, [r7, #32]
 801741c:	4413      	add	r3, r2
 801741e:	b29a      	uxth	r2, r3
 8017420:	4b58      	ldr	r3, [pc, #352]	; (8017584 <ip4_reass+0x2fc>)
 8017422:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8017424:	69fb      	ldr	r3, [r7, #28]
 8017426:	2b00      	cmp	r3, #0
 8017428:	d00d      	beq.n	8017446 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801742a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801742c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801742e:	4413      	add	r3, r2
 8017430:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8017432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017434:	8a7a      	ldrh	r2, [r7, #18]
 8017436:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8017438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801743a:	7f9b      	ldrb	r3, [r3, #30]
 801743c:	f043 0301 	orr.w	r3, r3, #1
 8017440:	b2da      	uxtb	r2, r3
 8017442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017444:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8017446:	697b      	ldr	r3, [r7, #20]
 8017448:	2b01      	cmp	r3, #1
 801744a:	d171      	bne.n	8017530 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801744c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801744e:	8b9b      	ldrh	r3, [r3, #28]
 8017450:	3314      	adds	r3, #20
 8017452:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8017454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017456:	685b      	ldr	r3, [r3, #4]
 8017458:	685b      	ldr	r3, [r3, #4]
 801745a:	681b      	ldr	r3, [r3, #0]
 801745c:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801745e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017460:	685b      	ldr	r3, [r3, #4]
 8017462:	685b      	ldr	r3, [r3, #4]
 8017464:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8017466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017468:	3308      	adds	r3, #8
 801746a:	2214      	movs	r2, #20
 801746c:	4619      	mov	r1, r3
 801746e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8017470:	f000 fb5e 	bl	8017b30 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8017474:	8a3b      	ldrh	r3, [r7, #16]
 8017476:	4618      	mov	r0, r3
 8017478:	f7f4 fd84 	bl	800bf84 <lwip_htons>
 801747c:	4603      	mov	r3, r0
 801747e:	461a      	mov	r2, r3
 8017480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017482:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8017484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017486:	2200      	movs	r2, #0
 8017488:	719a      	strb	r2, [r3, #6]
 801748a:	2200      	movs	r2, #0
 801748c:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801748e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017490:	2200      	movs	r2, #0
 8017492:	729a      	strb	r2, [r3, #10]
 8017494:	2200      	movs	r2, #0
 8017496:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8017498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801749a:	685b      	ldr	r3, [r3, #4]
 801749c:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801749e:	e00d      	b.n	80174bc <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80174a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80174a2:	685b      	ldr	r3, [r3, #4]
 80174a4:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80174a6:	2114      	movs	r1, #20
 80174a8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80174aa:	f7f5 ff81 	bl	800d3b0 <pbuf_remove_header>
      pbuf_cat(p, r);
 80174ae:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80174b0:	6878      	ldr	r0, [r7, #4]
 80174b2:	f7f6 f8c5 	bl	800d640 <pbuf_cat>
      r = iprh->next_pbuf;
 80174b6:	68fb      	ldr	r3, [r7, #12]
 80174b8:	681b      	ldr	r3, [r3, #0]
 80174ba:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80174bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80174be:	2b00      	cmp	r3, #0
 80174c0:	d1ee      	bne.n	80174a0 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80174c2:	4b31      	ldr	r3, [pc, #196]	; (8017588 <ip4_reass+0x300>)
 80174c4:	681b      	ldr	r3, [r3, #0]
 80174c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80174c8:	429a      	cmp	r2, r3
 80174ca:	d102      	bne.n	80174d2 <ip4_reass+0x24a>
      ipr_prev = NULL;
 80174cc:	2300      	movs	r3, #0
 80174ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80174d0:	e010      	b.n	80174f4 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80174d2:	4b2d      	ldr	r3, [pc, #180]	; (8017588 <ip4_reass+0x300>)
 80174d4:	681b      	ldr	r3, [r3, #0]
 80174d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80174d8:	e007      	b.n	80174ea <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 80174da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80174dc:	681b      	ldr	r3, [r3, #0]
 80174de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80174e0:	429a      	cmp	r2, r3
 80174e2:	d006      	beq.n	80174f2 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80174e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80174e6:	681b      	ldr	r3, [r3, #0]
 80174e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80174ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80174ec:	2b00      	cmp	r3, #0
 80174ee:	d1f4      	bne.n	80174da <ip4_reass+0x252>
 80174f0:	e000      	b.n	80174f4 <ip4_reass+0x26c>
          break;
 80174f2:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80174f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80174f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80174f8:	f7ff fd2e 	bl	8016f58 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 80174fc:	6878      	ldr	r0, [r7, #4]
 80174fe:	f7f6 f865 	bl	800d5cc <pbuf_clen>
 8017502:	4603      	mov	r3, r0
 8017504:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8017506:	4b1f      	ldr	r3, [pc, #124]	; (8017584 <ip4_reass+0x2fc>)
 8017508:	881b      	ldrh	r3, [r3, #0]
 801750a:	8c3a      	ldrh	r2, [r7, #32]
 801750c:	429a      	cmp	r2, r3
 801750e:	d906      	bls.n	801751e <ip4_reass+0x296>
 8017510:	4b1e      	ldr	r3, [pc, #120]	; (801758c <ip4_reass+0x304>)
 8017512:	f240 229b 	movw	r2, #667	; 0x29b
 8017516:	491e      	ldr	r1, [pc, #120]	; (8017590 <ip4_reass+0x308>)
 8017518:	481e      	ldr	r0, [pc, #120]	; (8017594 <ip4_reass+0x30c>)
 801751a:	f001 f84d 	bl	80185b8 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801751e:	4b19      	ldr	r3, [pc, #100]	; (8017584 <ip4_reass+0x2fc>)
 8017520:	881a      	ldrh	r2, [r3, #0]
 8017522:	8c3b      	ldrh	r3, [r7, #32]
 8017524:	1ad3      	subs	r3, r2, r3
 8017526:	b29a      	uxth	r2, r3
 8017528:	4b16      	ldr	r3, [pc, #88]	; (8017584 <ip4_reass+0x2fc>)
 801752a:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801752c:	687b      	ldr	r3, [r7, #4]
 801752e:	e03c      	b.n	80175aa <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8017530:	2300      	movs	r3, #0
 8017532:	e03a      	b.n	80175aa <ip4_reass+0x322>
      goto nullreturn_ipr;
 8017534:	bf00      	nop
 8017536:	e000      	b.n	801753a <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 8017538:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801753a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801753c:	2b00      	cmp	r3, #0
 801753e:	d106      	bne.n	801754e <ip4_reass+0x2c6>
 8017540:	4b12      	ldr	r3, [pc, #72]	; (801758c <ip4_reass+0x304>)
 8017542:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8017546:	4914      	ldr	r1, [pc, #80]	; (8017598 <ip4_reass+0x310>)
 8017548:	4812      	ldr	r0, [pc, #72]	; (8017594 <ip4_reass+0x30c>)
 801754a:	f001 f835 	bl	80185b8 <iprintf>
  if (ipr->p == NULL) {
 801754e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017550:	685b      	ldr	r3, [r3, #4]
 8017552:	2b00      	cmp	r3, #0
 8017554:	d124      	bne.n	80175a0 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8017556:	4b0c      	ldr	r3, [pc, #48]	; (8017588 <ip4_reass+0x300>)
 8017558:	681b      	ldr	r3, [r3, #0]
 801755a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801755c:	429a      	cmp	r2, r3
 801755e:	d006      	beq.n	801756e <ip4_reass+0x2e6>
 8017560:	4b0a      	ldr	r3, [pc, #40]	; (801758c <ip4_reass+0x304>)
 8017562:	f240 22ab 	movw	r2, #683	; 0x2ab
 8017566:	490d      	ldr	r1, [pc, #52]	; (801759c <ip4_reass+0x314>)
 8017568:	480a      	ldr	r0, [pc, #40]	; (8017594 <ip4_reass+0x30c>)
 801756a:	f001 f825 	bl	80185b8 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801756e:	2100      	movs	r1, #0
 8017570:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017572:	f7ff fcf1 	bl	8016f58 <ip_reass_dequeue_datagram>
 8017576:	e014      	b.n	80175a2 <ip4_reass+0x31a>
    goto nullreturn;
 8017578:	bf00      	nop
 801757a:	e012      	b.n	80175a2 <ip4_reass+0x31a>
    goto nullreturn;
 801757c:	bf00      	nop
 801757e:	e010      	b.n	80175a2 <ip4_reass+0x31a>
      goto nullreturn;
 8017580:	bf00      	nop
 8017582:	e00e      	b.n	80175a2 <ip4_reass+0x31a>
 8017584:	200005dc 	.word	0x200005dc
 8017588:	200005d8 	.word	0x200005d8
 801758c:	08020554 	.word	0x08020554
 8017590:	080206c4 	.word	0x080206c4
 8017594:	0802059c 	.word	0x0802059c
 8017598:	080206e0 	.word	0x080206e0
 801759c:	080206ec 	.word	0x080206ec
  }

nullreturn:
 80175a0:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80175a2:	6878      	ldr	r0, [r7, #4]
 80175a4:	f7f5 ff8a 	bl	800d4bc <pbuf_free>
  return NULL;
 80175a8:	2300      	movs	r3, #0
}
 80175aa:	4618      	mov	r0, r3
 80175ac:	3738      	adds	r7, #56	; 0x38
 80175ae:	46bd      	mov	sp, r7
 80175b0:	bd80      	pop	{r7, pc}
 80175b2:	bf00      	nop

080175b4 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 80175b4:	b580      	push	{r7, lr}
 80175b6:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 80175b8:	2005      	movs	r0, #5
 80175ba:	f7f5 f939 	bl	800c830 <memp_malloc>
 80175be:	4603      	mov	r3, r0
}
 80175c0:	4618      	mov	r0, r3
 80175c2:	bd80      	pop	{r7, pc}

080175c4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 80175c4:	b580      	push	{r7, lr}
 80175c6:	b082      	sub	sp, #8
 80175c8:	af00      	add	r7, sp, #0
 80175ca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 80175cc:	687b      	ldr	r3, [r7, #4]
 80175ce:	2b00      	cmp	r3, #0
 80175d0:	d106      	bne.n	80175e0 <ip_frag_free_pbuf_custom_ref+0x1c>
 80175d2:	4b07      	ldr	r3, [pc, #28]	; (80175f0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 80175d4:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 80175d8:	4906      	ldr	r1, [pc, #24]	; (80175f4 <ip_frag_free_pbuf_custom_ref+0x30>)
 80175da:	4807      	ldr	r0, [pc, #28]	; (80175f8 <ip_frag_free_pbuf_custom_ref+0x34>)
 80175dc:	f000 ffec 	bl	80185b8 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80175e0:	6879      	ldr	r1, [r7, #4]
 80175e2:	2005      	movs	r0, #5
 80175e4:	f7f5 f970 	bl	800c8c8 <memp_free>
}
 80175e8:	bf00      	nop
 80175ea:	3708      	adds	r7, #8
 80175ec:	46bd      	mov	sp, r7
 80175ee:	bd80      	pop	{r7, pc}
 80175f0:	08020554 	.word	0x08020554
 80175f4:	0802070c 	.word	0x0802070c
 80175f8:	0802059c 	.word	0x0802059c

080175fc <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80175fc:	b580      	push	{r7, lr}
 80175fe:	b084      	sub	sp, #16
 8017600:	af00      	add	r7, sp, #0
 8017602:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8017604:	687b      	ldr	r3, [r7, #4]
 8017606:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8017608:	68fb      	ldr	r3, [r7, #12]
 801760a:	2b00      	cmp	r3, #0
 801760c:	d106      	bne.n	801761c <ipfrag_free_pbuf_custom+0x20>
 801760e:	4b11      	ldr	r3, [pc, #68]	; (8017654 <ipfrag_free_pbuf_custom+0x58>)
 8017610:	f240 22ce 	movw	r2, #718	; 0x2ce
 8017614:	4910      	ldr	r1, [pc, #64]	; (8017658 <ipfrag_free_pbuf_custom+0x5c>)
 8017616:	4811      	ldr	r0, [pc, #68]	; (801765c <ipfrag_free_pbuf_custom+0x60>)
 8017618:	f000 ffce 	bl	80185b8 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801761c:	68fa      	ldr	r2, [r7, #12]
 801761e:	687b      	ldr	r3, [r7, #4]
 8017620:	429a      	cmp	r2, r3
 8017622:	d006      	beq.n	8017632 <ipfrag_free_pbuf_custom+0x36>
 8017624:	4b0b      	ldr	r3, [pc, #44]	; (8017654 <ipfrag_free_pbuf_custom+0x58>)
 8017626:	f240 22cf 	movw	r2, #719	; 0x2cf
 801762a:	490d      	ldr	r1, [pc, #52]	; (8017660 <ipfrag_free_pbuf_custom+0x64>)
 801762c:	480b      	ldr	r0, [pc, #44]	; (801765c <ipfrag_free_pbuf_custom+0x60>)
 801762e:	f000 ffc3 	bl	80185b8 <iprintf>
  if (pcr->original != NULL) {
 8017632:	68fb      	ldr	r3, [r7, #12]
 8017634:	695b      	ldr	r3, [r3, #20]
 8017636:	2b00      	cmp	r3, #0
 8017638:	d004      	beq.n	8017644 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801763a:	68fb      	ldr	r3, [r7, #12]
 801763c:	695b      	ldr	r3, [r3, #20]
 801763e:	4618      	mov	r0, r3
 8017640:	f7f5 ff3c 	bl	800d4bc <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8017644:	68f8      	ldr	r0, [r7, #12]
 8017646:	f7ff ffbd 	bl	80175c4 <ip_frag_free_pbuf_custom_ref>
}
 801764a:	bf00      	nop
 801764c:	3710      	adds	r7, #16
 801764e:	46bd      	mov	sp, r7
 8017650:	bd80      	pop	{r7, pc}
 8017652:	bf00      	nop
 8017654:	08020554 	.word	0x08020554
 8017658:	08020718 	.word	0x08020718
 801765c:	0802059c 	.word	0x0802059c
 8017660:	08020724 	.word	0x08020724

08017664 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8017664:	b580      	push	{r7, lr}
 8017666:	b094      	sub	sp, #80	; 0x50
 8017668:	af02      	add	r7, sp, #8
 801766a:	60f8      	str	r0, [r7, #12]
 801766c:	60b9      	str	r1, [r7, #8]
 801766e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8017670:	2300      	movs	r3, #0
 8017672:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8017676:	68bb      	ldr	r3, [r7, #8]
 8017678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801767a:	3b14      	subs	r3, #20
 801767c:	2b00      	cmp	r3, #0
 801767e:	da00      	bge.n	8017682 <ip4_frag+0x1e>
 8017680:	3307      	adds	r3, #7
 8017682:	10db      	asrs	r3, r3, #3
 8017684:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8017686:	2314      	movs	r3, #20
 8017688:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801768a:	68fb      	ldr	r3, [r7, #12]
 801768c:	685b      	ldr	r3, [r3, #4]
 801768e:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8017690:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017692:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8017694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017696:	781b      	ldrb	r3, [r3, #0]
 8017698:	f003 030f 	and.w	r3, r3, #15
 801769c:	b2db      	uxtb	r3, r3
 801769e:	009b      	lsls	r3, r3, #2
 80176a0:	b2db      	uxtb	r3, r3
 80176a2:	2b14      	cmp	r3, #20
 80176a4:	d002      	beq.n	80176ac <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 80176a6:	f06f 0305 	mvn.w	r3, #5
 80176aa:	e110      	b.n	80178ce <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80176ac:	68fb      	ldr	r3, [r7, #12]
 80176ae:	895b      	ldrh	r3, [r3, #10]
 80176b0:	2b13      	cmp	r3, #19
 80176b2:	d809      	bhi.n	80176c8 <ip4_frag+0x64>
 80176b4:	4b88      	ldr	r3, [pc, #544]	; (80178d8 <ip4_frag+0x274>)
 80176b6:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 80176ba:	4988      	ldr	r1, [pc, #544]	; (80178dc <ip4_frag+0x278>)
 80176bc:	4888      	ldr	r0, [pc, #544]	; (80178e0 <ip4_frag+0x27c>)
 80176be:	f000 ff7b 	bl	80185b8 <iprintf>
 80176c2:	f06f 0305 	mvn.w	r3, #5
 80176c6:	e102      	b.n	80178ce <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80176c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80176ca:	88db      	ldrh	r3, [r3, #6]
 80176cc:	b29b      	uxth	r3, r3
 80176ce:	4618      	mov	r0, r3
 80176d0:	f7f4 fc58 	bl	800bf84 <lwip_htons>
 80176d4:	4603      	mov	r3, r0
 80176d6:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 80176d8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80176da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80176de:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 80176e2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80176e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80176e8:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 80176ea:	68fb      	ldr	r3, [r7, #12]
 80176ec:	891b      	ldrh	r3, [r3, #8]
 80176ee:	3b14      	subs	r3, #20
 80176f0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 80176f4:	e0e1      	b.n	80178ba <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80176f6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80176f8:	00db      	lsls	r3, r3, #3
 80176fa:	b29b      	uxth	r3, r3
 80176fc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8017700:	4293      	cmp	r3, r2
 8017702:	bf28      	it	cs
 8017704:	4613      	movcs	r3, r2
 8017706:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8017708:	f44f 7220 	mov.w	r2, #640	; 0x280
 801770c:	2114      	movs	r1, #20
 801770e:	200e      	movs	r0, #14
 8017710:	f7f5 fbf0 	bl	800cef4 <pbuf_alloc>
 8017714:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 8017716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017718:	2b00      	cmp	r3, #0
 801771a:	f000 80d5 	beq.w	80178c8 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801771e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017720:	895b      	ldrh	r3, [r3, #10]
 8017722:	2b13      	cmp	r3, #19
 8017724:	d806      	bhi.n	8017734 <ip4_frag+0xd0>
 8017726:	4b6c      	ldr	r3, [pc, #432]	; (80178d8 <ip4_frag+0x274>)
 8017728:	f44f 7249 	mov.w	r2, #804	; 0x324
 801772c:	496d      	ldr	r1, [pc, #436]	; (80178e4 <ip4_frag+0x280>)
 801772e:	486c      	ldr	r0, [pc, #432]	; (80178e0 <ip4_frag+0x27c>)
 8017730:	f000 ff42 	bl	80185b8 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8017734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017736:	685b      	ldr	r3, [r3, #4]
 8017738:	2214      	movs	r2, #20
 801773a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801773c:	4618      	mov	r0, r3
 801773e:	f000 f9f7 	bl	8017b30 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8017742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017744:	685b      	ldr	r3, [r3, #4]
 8017746:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8017748:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801774a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801774e:	e064      	b.n	801781a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8017750:	68fb      	ldr	r3, [r7, #12]
 8017752:	895a      	ldrh	r2, [r3, #10]
 8017754:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8017756:	1ad3      	subs	r3, r2, r3
 8017758:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801775a:	68fb      	ldr	r3, [r7, #12]
 801775c:	895b      	ldrh	r3, [r3, #10]
 801775e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8017760:	429a      	cmp	r2, r3
 8017762:	d906      	bls.n	8017772 <ip4_frag+0x10e>
 8017764:	4b5c      	ldr	r3, [pc, #368]	; (80178d8 <ip4_frag+0x274>)
 8017766:	f240 322d 	movw	r2, #813	; 0x32d
 801776a:	495f      	ldr	r1, [pc, #380]	; (80178e8 <ip4_frag+0x284>)
 801776c:	485c      	ldr	r0, [pc, #368]	; (80178e0 <ip4_frag+0x27c>)
 801776e:	f000 ff23 	bl	80185b8 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8017772:	8bfa      	ldrh	r2, [r7, #30]
 8017774:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8017778:	4293      	cmp	r3, r2
 801777a:	bf28      	it	cs
 801777c:	4613      	movcs	r3, r2
 801777e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8017782:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8017786:	2b00      	cmp	r3, #0
 8017788:	d105      	bne.n	8017796 <ip4_frag+0x132>
        poff = 0;
 801778a:	2300      	movs	r3, #0
 801778c:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801778e:	68fb      	ldr	r3, [r7, #12]
 8017790:	681b      	ldr	r3, [r3, #0]
 8017792:	60fb      	str	r3, [r7, #12]
        continue;
 8017794:	e041      	b.n	801781a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8017796:	f7ff ff0d 	bl	80175b4 <ip_frag_alloc_pbuf_custom_ref>
 801779a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801779c:	69bb      	ldr	r3, [r7, #24]
 801779e:	2b00      	cmp	r3, #0
 80177a0:	d103      	bne.n	80177aa <ip4_frag+0x146>
        pbuf_free(rambuf);
 80177a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80177a4:	f7f5 fe8a 	bl	800d4bc <pbuf_free>
        goto memerr;
 80177a8:	e08f      	b.n	80178ca <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80177aa:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 80177ac:	68fb      	ldr	r3, [r7, #12]
 80177ae:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80177b0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80177b2:	4413      	add	r3, r2
 80177b4:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 80177b8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80177bc:	9201      	str	r2, [sp, #4]
 80177be:	9300      	str	r3, [sp, #0]
 80177c0:	4603      	mov	r3, r0
 80177c2:	2241      	movs	r2, #65	; 0x41
 80177c4:	2000      	movs	r0, #0
 80177c6:	f7f5 fcbf 	bl	800d148 <pbuf_alloced_custom>
 80177ca:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 80177cc:	697b      	ldr	r3, [r7, #20]
 80177ce:	2b00      	cmp	r3, #0
 80177d0:	d106      	bne.n	80177e0 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 80177d2:	69b8      	ldr	r0, [r7, #24]
 80177d4:	f7ff fef6 	bl	80175c4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80177d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80177da:	f7f5 fe6f 	bl	800d4bc <pbuf_free>
        goto memerr;
 80177de:	e074      	b.n	80178ca <ip4_frag+0x266>
      }
      pbuf_ref(p);
 80177e0:	68f8      	ldr	r0, [r7, #12]
 80177e2:	f7f5 ff0b 	bl	800d5fc <pbuf_ref>
      pcr->original = p;
 80177e6:	69bb      	ldr	r3, [r7, #24]
 80177e8:	68fa      	ldr	r2, [r7, #12]
 80177ea:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80177ec:	69bb      	ldr	r3, [r7, #24]
 80177ee:	4a3f      	ldr	r2, [pc, #252]	; (80178ec <ip4_frag+0x288>)
 80177f0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 80177f2:	6979      	ldr	r1, [r7, #20]
 80177f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80177f6:	f7f5 ff23 	bl	800d640 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 80177fa:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 80177fe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8017802:	1ad3      	subs	r3, r2, r3
 8017804:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8017808:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801780c:	2b00      	cmp	r3, #0
 801780e:	d004      	beq.n	801781a <ip4_frag+0x1b6>
        poff = 0;
 8017810:	2300      	movs	r3, #0
 8017812:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8017814:	68fb      	ldr	r3, [r7, #12]
 8017816:	681b      	ldr	r3, [r3, #0]
 8017818:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801781a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801781e:	2b00      	cmp	r3, #0
 8017820:	d196      	bne.n	8017750 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8017822:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8017824:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8017828:	4413      	add	r3, r2
 801782a:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801782c:	68bb      	ldr	r3, [r7, #8]
 801782e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017830:	f1a3 0213 	sub.w	r2, r3, #19
 8017834:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017838:	429a      	cmp	r2, r3
 801783a:	bfcc      	ite	gt
 801783c:	2301      	movgt	r3, #1
 801783e:	2300      	movle	r3, #0
 8017840:	b2db      	uxtb	r3, r3
 8017842:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8017844:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8017848:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801784c:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801784e:	6a3b      	ldr	r3, [r7, #32]
 8017850:	2b00      	cmp	r3, #0
 8017852:	d002      	beq.n	801785a <ip4_frag+0x1f6>
 8017854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017856:	2b00      	cmp	r3, #0
 8017858:	d003      	beq.n	8017862 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801785a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801785c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8017860:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8017862:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8017864:	4618      	mov	r0, r3
 8017866:	f7f4 fb8d 	bl	800bf84 <lwip_htons>
 801786a:	4603      	mov	r3, r0
 801786c:	461a      	mov	r2, r3
 801786e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017870:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8017872:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017874:	3314      	adds	r3, #20
 8017876:	b29b      	uxth	r3, r3
 8017878:	4618      	mov	r0, r3
 801787a:	f7f4 fb83 	bl	800bf84 <lwip_htons>
 801787e:	4603      	mov	r3, r0
 8017880:	461a      	mov	r2, r3
 8017882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017884:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8017886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017888:	2200      	movs	r2, #0
 801788a:	729a      	strb	r2, [r3, #10]
 801788c:	2200      	movs	r2, #0
 801788e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8017890:	68bb      	ldr	r3, [r7, #8]
 8017892:	695b      	ldr	r3, [r3, #20]
 8017894:	687a      	ldr	r2, [r7, #4]
 8017896:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017898:	68b8      	ldr	r0, [r7, #8]
 801789a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801789c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801789e:	f7f5 fe0d 	bl	800d4bc <pbuf_free>
    left = (u16_t)(left - fragsize);
 80178a2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80178a6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80178a8:	1ad3      	subs	r3, r2, r3
 80178aa:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 80178ae:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80178b2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80178b4:	4413      	add	r3, r2
 80178b6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 80178ba:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80178be:	2b00      	cmp	r3, #0
 80178c0:	f47f af19 	bne.w	80176f6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80178c4:	2300      	movs	r3, #0
 80178c6:	e002      	b.n	80178ce <ip4_frag+0x26a>
      goto memerr;
 80178c8:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 80178ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80178ce:	4618      	mov	r0, r3
 80178d0:	3748      	adds	r7, #72	; 0x48
 80178d2:	46bd      	mov	sp, r7
 80178d4:	bd80      	pop	{r7, pc}
 80178d6:	bf00      	nop
 80178d8:	08020554 	.word	0x08020554
 80178dc:	08020730 	.word	0x08020730
 80178e0:	0802059c 	.word	0x0802059c
 80178e4:	0802074c 	.word	0x0802074c
 80178e8:	0802076c 	.word	0x0802076c
 80178ec:	080175fd 	.word	0x080175fd

080178f0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 80178f0:	b580      	push	{r7, lr}
 80178f2:	b086      	sub	sp, #24
 80178f4:	af00      	add	r7, sp, #0
 80178f6:	6078      	str	r0, [r7, #4]
 80178f8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 80178fa:	230e      	movs	r3, #14
 80178fc:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 80178fe:	687b      	ldr	r3, [r7, #4]
 8017900:	895b      	ldrh	r3, [r3, #10]
 8017902:	2b0e      	cmp	r3, #14
 8017904:	d96e      	bls.n	80179e4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8017906:	687b      	ldr	r3, [r7, #4]
 8017908:	7bdb      	ldrb	r3, [r3, #15]
 801790a:	2b00      	cmp	r3, #0
 801790c:	d106      	bne.n	801791c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801790e:	683b      	ldr	r3, [r7, #0]
 8017910:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8017914:	3301      	adds	r3, #1
 8017916:	b2da      	uxtb	r2, r3
 8017918:	687b      	ldr	r3, [r7, #4]
 801791a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801791c:	687b      	ldr	r3, [r7, #4]
 801791e:	685b      	ldr	r3, [r3, #4]
 8017920:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8017922:	693b      	ldr	r3, [r7, #16]
 8017924:	7b1a      	ldrb	r2, [r3, #12]
 8017926:	7b5b      	ldrb	r3, [r3, #13]
 8017928:	021b      	lsls	r3, r3, #8
 801792a:	4313      	orrs	r3, r2
 801792c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801792e:	693b      	ldr	r3, [r7, #16]
 8017930:	781b      	ldrb	r3, [r3, #0]
 8017932:	f003 0301 	and.w	r3, r3, #1
 8017936:	2b00      	cmp	r3, #0
 8017938:	d023      	beq.n	8017982 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801793a:	693b      	ldr	r3, [r7, #16]
 801793c:	781b      	ldrb	r3, [r3, #0]
 801793e:	2b01      	cmp	r3, #1
 8017940:	d10f      	bne.n	8017962 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8017942:	693b      	ldr	r3, [r7, #16]
 8017944:	785b      	ldrb	r3, [r3, #1]
 8017946:	2b00      	cmp	r3, #0
 8017948:	d11b      	bne.n	8017982 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801794a:	693b      	ldr	r3, [r7, #16]
 801794c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801794e:	2b5e      	cmp	r3, #94	; 0x5e
 8017950:	d117      	bne.n	8017982 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8017952:	687b      	ldr	r3, [r7, #4]
 8017954:	7b5b      	ldrb	r3, [r3, #13]
 8017956:	f043 0310 	orr.w	r3, r3, #16
 801795a:	b2da      	uxtb	r2, r3
 801795c:	687b      	ldr	r3, [r7, #4]
 801795e:	735a      	strb	r2, [r3, #13]
 8017960:	e00f      	b.n	8017982 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8017962:	693b      	ldr	r3, [r7, #16]
 8017964:	2206      	movs	r2, #6
 8017966:	4928      	ldr	r1, [pc, #160]	; (8017a08 <ethernet_input+0x118>)
 8017968:	4618      	mov	r0, r3
 801796a:	f000 f8d3 	bl	8017b14 <memcmp>
 801796e:	4603      	mov	r3, r0
 8017970:	2b00      	cmp	r3, #0
 8017972:	d106      	bne.n	8017982 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8017974:	687b      	ldr	r3, [r7, #4]
 8017976:	7b5b      	ldrb	r3, [r3, #13]
 8017978:	f043 0308 	orr.w	r3, r3, #8
 801797c:	b2da      	uxtb	r2, r3
 801797e:	687b      	ldr	r3, [r7, #4]
 8017980:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8017982:	89fb      	ldrh	r3, [r7, #14]
 8017984:	2b08      	cmp	r3, #8
 8017986:	d003      	beq.n	8017990 <ethernet_input+0xa0>
 8017988:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801798c:	d014      	beq.n	80179b8 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801798e:	e032      	b.n	80179f6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8017990:	683b      	ldr	r3, [r7, #0]
 8017992:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8017996:	f003 0308 	and.w	r3, r3, #8
 801799a:	2b00      	cmp	r3, #0
 801799c:	d024      	beq.n	80179e8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801799e:	8afb      	ldrh	r3, [r7, #22]
 80179a0:	4619      	mov	r1, r3
 80179a2:	6878      	ldr	r0, [r7, #4]
 80179a4:	f7f5 fd04 	bl	800d3b0 <pbuf_remove_header>
 80179a8:	4603      	mov	r3, r0
 80179aa:	2b00      	cmp	r3, #0
 80179ac:	d11e      	bne.n	80179ec <ethernet_input+0xfc>
        ip4_input(p, netif);
 80179ae:	6839      	ldr	r1, [r7, #0]
 80179b0:	6878      	ldr	r0, [r7, #4]
 80179b2:	f7fe ff09 	bl	80167c8 <ip4_input>
      break;
 80179b6:	e013      	b.n	80179e0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80179b8:	683b      	ldr	r3, [r7, #0]
 80179ba:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80179be:	f003 0308 	and.w	r3, r3, #8
 80179c2:	2b00      	cmp	r3, #0
 80179c4:	d014      	beq.n	80179f0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80179c6:	8afb      	ldrh	r3, [r7, #22]
 80179c8:	4619      	mov	r1, r3
 80179ca:	6878      	ldr	r0, [r7, #4]
 80179cc:	f7f5 fcf0 	bl	800d3b0 <pbuf_remove_header>
 80179d0:	4603      	mov	r3, r0
 80179d2:	2b00      	cmp	r3, #0
 80179d4:	d10e      	bne.n	80179f4 <ethernet_input+0x104>
        etharp_input(p, netif);
 80179d6:	6839      	ldr	r1, [r7, #0]
 80179d8:	6878      	ldr	r0, [r7, #4]
 80179da:	f7fe f8a5 	bl	8015b28 <etharp_input>
      break;
 80179de:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 80179e0:	2300      	movs	r3, #0
 80179e2:	e00c      	b.n	80179fe <ethernet_input+0x10e>
    goto free_and_return;
 80179e4:	bf00      	nop
 80179e6:	e006      	b.n	80179f6 <ethernet_input+0x106>
        goto free_and_return;
 80179e8:	bf00      	nop
 80179ea:	e004      	b.n	80179f6 <ethernet_input+0x106>
        goto free_and_return;
 80179ec:	bf00      	nop
 80179ee:	e002      	b.n	80179f6 <ethernet_input+0x106>
        goto free_and_return;
 80179f0:	bf00      	nop
 80179f2:	e000      	b.n	80179f6 <ethernet_input+0x106>
        goto free_and_return;
 80179f4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 80179f6:	6878      	ldr	r0, [r7, #4]
 80179f8:	f7f5 fd60 	bl	800d4bc <pbuf_free>
  return ERR_OK;
 80179fc:	2300      	movs	r3, #0
}
 80179fe:	4618      	mov	r0, r3
 8017a00:	3718      	adds	r7, #24
 8017a02:	46bd      	mov	sp, r7
 8017a04:	bd80      	pop	{r7, pc}
 8017a06:	bf00      	nop
 8017a08:	08020920 	.word	0x08020920

08017a0c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8017a0c:	b580      	push	{r7, lr}
 8017a0e:	b086      	sub	sp, #24
 8017a10:	af00      	add	r7, sp, #0
 8017a12:	60f8      	str	r0, [r7, #12]
 8017a14:	60b9      	str	r1, [r7, #8]
 8017a16:	607a      	str	r2, [r7, #4]
 8017a18:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8017a1a:	8c3b      	ldrh	r3, [r7, #32]
 8017a1c:	4618      	mov	r0, r3
 8017a1e:	f7f4 fab1 	bl	800bf84 <lwip_htons>
 8017a22:	4603      	mov	r3, r0
 8017a24:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8017a26:	210e      	movs	r1, #14
 8017a28:	68b8      	ldr	r0, [r7, #8]
 8017a2a:	f7f5 fcb1 	bl	800d390 <pbuf_add_header>
 8017a2e:	4603      	mov	r3, r0
 8017a30:	2b00      	cmp	r3, #0
 8017a32:	d125      	bne.n	8017a80 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8017a34:	68bb      	ldr	r3, [r7, #8]
 8017a36:	685b      	ldr	r3, [r3, #4]
 8017a38:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8017a3a:	693b      	ldr	r3, [r7, #16]
 8017a3c:	8afa      	ldrh	r2, [r7, #22]
 8017a3e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8017a40:	693b      	ldr	r3, [r7, #16]
 8017a42:	2206      	movs	r2, #6
 8017a44:	6839      	ldr	r1, [r7, #0]
 8017a46:	4618      	mov	r0, r3
 8017a48:	f000 f872 	bl	8017b30 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8017a4c:	693b      	ldr	r3, [r7, #16]
 8017a4e:	3306      	adds	r3, #6
 8017a50:	2206      	movs	r2, #6
 8017a52:	6879      	ldr	r1, [r7, #4]
 8017a54:	4618      	mov	r0, r3
 8017a56:	f000 f86b 	bl	8017b30 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8017a5a:	68fb      	ldr	r3, [r7, #12]
 8017a5c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017a60:	2b06      	cmp	r3, #6
 8017a62:	d006      	beq.n	8017a72 <ethernet_output+0x66>
 8017a64:	4b0a      	ldr	r3, [pc, #40]	; (8017a90 <ethernet_output+0x84>)
 8017a66:	f44f 7299 	mov.w	r2, #306	; 0x132
 8017a6a:	490a      	ldr	r1, [pc, #40]	; (8017a94 <ethernet_output+0x88>)
 8017a6c:	480a      	ldr	r0, [pc, #40]	; (8017a98 <ethernet_output+0x8c>)
 8017a6e:	f000 fda3 	bl	80185b8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8017a72:	68fb      	ldr	r3, [r7, #12]
 8017a74:	699b      	ldr	r3, [r3, #24]
 8017a76:	68b9      	ldr	r1, [r7, #8]
 8017a78:	68f8      	ldr	r0, [r7, #12]
 8017a7a:	4798      	blx	r3
 8017a7c:	4603      	mov	r3, r0
 8017a7e:	e002      	b.n	8017a86 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8017a80:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8017a82:	f06f 0301 	mvn.w	r3, #1
}
 8017a86:	4618      	mov	r0, r3
 8017a88:	3718      	adds	r7, #24
 8017a8a:	46bd      	mov	sp, r7
 8017a8c:	bd80      	pop	{r7, pc}
 8017a8e:	bf00      	nop
 8017a90:	0802077c 	.word	0x0802077c
 8017a94:	080207b4 	.word	0x080207b4
 8017a98:	080207e8 	.word	0x080207e8

08017a9c <atof>:
 8017a9c:	2100      	movs	r1, #0
 8017a9e:	f001 bc99 	b.w	80193d4 <strtod>

08017aa2 <atoi>:
 8017aa2:	220a      	movs	r2, #10
 8017aa4:	2100      	movs	r1, #0
 8017aa6:	f001 bd25 	b.w	80194f4 <strtol>
	...

08017aac <__libc_init_array>:
 8017aac:	b570      	push	{r4, r5, r6, lr}
 8017aae:	4d0d      	ldr	r5, [pc, #52]	; (8017ae4 <__libc_init_array+0x38>)
 8017ab0:	4c0d      	ldr	r4, [pc, #52]	; (8017ae8 <__libc_init_array+0x3c>)
 8017ab2:	1b64      	subs	r4, r4, r5
 8017ab4:	10a4      	asrs	r4, r4, #2
 8017ab6:	2600      	movs	r6, #0
 8017ab8:	42a6      	cmp	r6, r4
 8017aba:	d109      	bne.n	8017ad0 <__libc_init_array+0x24>
 8017abc:	4d0b      	ldr	r5, [pc, #44]	; (8017aec <__libc_init_array+0x40>)
 8017abe:	4c0c      	ldr	r4, [pc, #48]	; (8017af0 <__libc_init_array+0x44>)
 8017ac0:	f005 faa8 	bl	801d014 <_init>
 8017ac4:	1b64      	subs	r4, r4, r5
 8017ac6:	10a4      	asrs	r4, r4, #2
 8017ac8:	2600      	movs	r6, #0
 8017aca:	42a6      	cmp	r6, r4
 8017acc:	d105      	bne.n	8017ada <__libc_init_array+0x2e>
 8017ace:	bd70      	pop	{r4, r5, r6, pc}
 8017ad0:	f855 3b04 	ldr.w	r3, [r5], #4
 8017ad4:	4798      	blx	r3
 8017ad6:	3601      	adds	r6, #1
 8017ad8:	e7ee      	b.n	8017ab8 <__libc_init_array+0xc>
 8017ada:	f855 3b04 	ldr.w	r3, [r5], #4
 8017ade:	4798      	blx	r3
 8017ae0:	3601      	adds	r6, #1
 8017ae2:	e7f2      	b.n	8017aca <__libc_init_array+0x1e>
 8017ae4:	08020e88 	.word	0x08020e88
 8017ae8:	08020e88 	.word	0x08020e88
 8017aec:	08020e88 	.word	0x08020e88
 8017af0:	08020e8c 	.word	0x08020e8c

08017af4 <malloc>:
 8017af4:	4b02      	ldr	r3, [pc, #8]	; (8017b00 <malloc+0xc>)
 8017af6:	4601      	mov	r1, r0
 8017af8:	6818      	ldr	r0, [r3, #0]
 8017afa:	f000 b899 	b.w	8017c30 <_malloc_r>
 8017afe:	bf00      	nop
 8017b00:	20000074 	.word	0x20000074

08017b04 <free>:
 8017b04:	4b02      	ldr	r3, [pc, #8]	; (8017b10 <free+0xc>)
 8017b06:	4601      	mov	r1, r0
 8017b08:	6818      	ldr	r0, [r3, #0]
 8017b0a:	f000 b841 	b.w	8017b90 <_free_r>
 8017b0e:	bf00      	nop
 8017b10:	20000074 	.word	0x20000074

08017b14 <memcmp>:
 8017b14:	b530      	push	{r4, r5, lr}
 8017b16:	3901      	subs	r1, #1
 8017b18:	2400      	movs	r4, #0
 8017b1a:	42a2      	cmp	r2, r4
 8017b1c:	d101      	bne.n	8017b22 <memcmp+0xe>
 8017b1e:	2000      	movs	r0, #0
 8017b20:	e005      	b.n	8017b2e <memcmp+0x1a>
 8017b22:	5d03      	ldrb	r3, [r0, r4]
 8017b24:	3401      	adds	r4, #1
 8017b26:	5d0d      	ldrb	r5, [r1, r4]
 8017b28:	42ab      	cmp	r3, r5
 8017b2a:	d0f6      	beq.n	8017b1a <memcmp+0x6>
 8017b2c:	1b58      	subs	r0, r3, r5
 8017b2e:	bd30      	pop	{r4, r5, pc}

08017b30 <memcpy>:
 8017b30:	440a      	add	r2, r1
 8017b32:	4291      	cmp	r1, r2
 8017b34:	f100 33ff 	add.w	r3, r0, #4294967295
 8017b38:	d100      	bne.n	8017b3c <memcpy+0xc>
 8017b3a:	4770      	bx	lr
 8017b3c:	b510      	push	{r4, lr}
 8017b3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017b42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017b46:	4291      	cmp	r1, r2
 8017b48:	d1f9      	bne.n	8017b3e <memcpy+0xe>
 8017b4a:	bd10      	pop	{r4, pc}

08017b4c <memmove>:
 8017b4c:	4288      	cmp	r0, r1
 8017b4e:	b510      	push	{r4, lr}
 8017b50:	eb01 0402 	add.w	r4, r1, r2
 8017b54:	d902      	bls.n	8017b5c <memmove+0x10>
 8017b56:	4284      	cmp	r4, r0
 8017b58:	4623      	mov	r3, r4
 8017b5a:	d807      	bhi.n	8017b6c <memmove+0x20>
 8017b5c:	1e43      	subs	r3, r0, #1
 8017b5e:	42a1      	cmp	r1, r4
 8017b60:	d008      	beq.n	8017b74 <memmove+0x28>
 8017b62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017b66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017b6a:	e7f8      	b.n	8017b5e <memmove+0x12>
 8017b6c:	4402      	add	r2, r0
 8017b6e:	4601      	mov	r1, r0
 8017b70:	428a      	cmp	r2, r1
 8017b72:	d100      	bne.n	8017b76 <memmove+0x2a>
 8017b74:	bd10      	pop	{r4, pc}
 8017b76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017b7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017b7e:	e7f7      	b.n	8017b70 <memmove+0x24>

08017b80 <memset>:
 8017b80:	4402      	add	r2, r0
 8017b82:	4603      	mov	r3, r0
 8017b84:	4293      	cmp	r3, r2
 8017b86:	d100      	bne.n	8017b8a <memset+0xa>
 8017b88:	4770      	bx	lr
 8017b8a:	f803 1b01 	strb.w	r1, [r3], #1
 8017b8e:	e7f9      	b.n	8017b84 <memset+0x4>

08017b90 <_free_r>:
 8017b90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017b92:	2900      	cmp	r1, #0
 8017b94:	d048      	beq.n	8017c28 <_free_r+0x98>
 8017b96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017b9a:	9001      	str	r0, [sp, #4]
 8017b9c:	2b00      	cmp	r3, #0
 8017b9e:	f1a1 0404 	sub.w	r4, r1, #4
 8017ba2:	bfb8      	it	lt
 8017ba4:	18e4      	addlt	r4, r4, r3
 8017ba6:	f002 ffdd 	bl	801ab64 <__malloc_lock>
 8017baa:	4a20      	ldr	r2, [pc, #128]	; (8017c2c <_free_r+0x9c>)
 8017bac:	9801      	ldr	r0, [sp, #4]
 8017bae:	6813      	ldr	r3, [r2, #0]
 8017bb0:	4615      	mov	r5, r2
 8017bb2:	b933      	cbnz	r3, 8017bc2 <_free_r+0x32>
 8017bb4:	6063      	str	r3, [r4, #4]
 8017bb6:	6014      	str	r4, [r2, #0]
 8017bb8:	b003      	add	sp, #12
 8017bba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017bbe:	f002 bfd7 	b.w	801ab70 <__malloc_unlock>
 8017bc2:	42a3      	cmp	r3, r4
 8017bc4:	d90b      	bls.n	8017bde <_free_r+0x4e>
 8017bc6:	6821      	ldr	r1, [r4, #0]
 8017bc8:	1862      	adds	r2, r4, r1
 8017bca:	4293      	cmp	r3, r2
 8017bcc:	bf04      	itt	eq
 8017bce:	681a      	ldreq	r2, [r3, #0]
 8017bd0:	685b      	ldreq	r3, [r3, #4]
 8017bd2:	6063      	str	r3, [r4, #4]
 8017bd4:	bf04      	itt	eq
 8017bd6:	1852      	addeq	r2, r2, r1
 8017bd8:	6022      	streq	r2, [r4, #0]
 8017bda:	602c      	str	r4, [r5, #0]
 8017bdc:	e7ec      	b.n	8017bb8 <_free_r+0x28>
 8017bde:	461a      	mov	r2, r3
 8017be0:	685b      	ldr	r3, [r3, #4]
 8017be2:	b10b      	cbz	r3, 8017be8 <_free_r+0x58>
 8017be4:	42a3      	cmp	r3, r4
 8017be6:	d9fa      	bls.n	8017bde <_free_r+0x4e>
 8017be8:	6811      	ldr	r1, [r2, #0]
 8017bea:	1855      	adds	r5, r2, r1
 8017bec:	42a5      	cmp	r5, r4
 8017bee:	d10b      	bne.n	8017c08 <_free_r+0x78>
 8017bf0:	6824      	ldr	r4, [r4, #0]
 8017bf2:	4421      	add	r1, r4
 8017bf4:	1854      	adds	r4, r2, r1
 8017bf6:	42a3      	cmp	r3, r4
 8017bf8:	6011      	str	r1, [r2, #0]
 8017bfa:	d1dd      	bne.n	8017bb8 <_free_r+0x28>
 8017bfc:	681c      	ldr	r4, [r3, #0]
 8017bfe:	685b      	ldr	r3, [r3, #4]
 8017c00:	6053      	str	r3, [r2, #4]
 8017c02:	4421      	add	r1, r4
 8017c04:	6011      	str	r1, [r2, #0]
 8017c06:	e7d7      	b.n	8017bb8 <_free_r+0x28>
 8017c08:	d902      	bls.n	8017c10 <_free_r+0x80>
 8017c0a:	230c      	movs	r3, #12
 8017c0c:	6003      	str	r3, [r0, #0]
 8017c0e:	e7d3      	b.n	8017bb8 <_free_r+0x28>
 8017c10:	6825      	ldr	r5, [r4, #0]
 8017c12:	1961      	adds	r1, r4, r5
 8017c14:	428b      	cmp	r3, r1
 8017c16:	bf04      	itt	eq
 8017c18:	6819      	ldreq	r1, [r3, #0]
 8017c1a:	685b      	ldreq	r3, [r3, #4]
 8017c1c:	6063      	str	r3, [r4, #4]
 8017c1e:	bf04      	itt	eq
 8017c20:	1949      	addeq	r1, r1, r5
 8017c22:	6021      	streq	r1, [r4, #0]
 8017c24:	6054      	str	r4, [r2, #4]
 8017c26:	e7c7      	b.n	8017bb8 <_free_r+0x28>
 8017c28:	b003      	add	sp, #12
 8017c2a:	bd30      	pop	{r4, r5, pc}
 8017c2c:	200005e0 	.word	0x200005e0

08017c30 <_malloc_r>:
 8017c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017c32:	1ccd      	adds	r5, r1, #3
 8017c34:	f025 0503 	bic.w	r5, r5, #3
 8017c38:	3508      	adds	r5, #8
 8017c3a:	2d0c      	cmp	r5, #12
 8017c3c:	bf38      	it	cc
 8017c3e:	250c      	movcc	r5, #12
 8017c40:	2d00      	cmp	r5, #0
 8017c42:	4606      	mov	r6, r0
 8017c44:	db01      	blt.n	8017c4a <_malloc_r+0x1a>
 8017c46:	42a9      	cmp	r1, r5
 8017c48:	d903      	bls.n	8017c52 <_malloc_r+0x22>
 8017c4a:	230c      	movs	r3, #12
 8017c4c:	6033      	str	r3, [r6, #0]
 8017c4e:	2000      	movs	r0, #0
 8017c50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017c52:	f002 ff87 	bl	801ab64 <__malloc_lock>
 8017c56:	4921      	ldr	r1, [pc, #132]	; (8017cdc <_malloc_r+0xac>)
 8017c58:	680a      	ldr	r2, [r1, #0]
 8017c5a:	4614      	mov	r4, r2
 8017c5c:	b99c      	cbnz	r4, 8017c86 <_malloc_r+0x56>
 8017c5e:	4f20      	ldr	r7, [pc, #128]	; (8017ce0 <_malloc_r+0xb0>)
 8017c60:	683b      	ldr	r3, [r7, #0]
 8017c62:	b923      	cbnz	r3, 8017c6e <_malloc_r+0x3e>
 8017c64:	4621      	mov	r1, r4
 8017c66:	4630      	mov	r0, r6
 8017c68:	f000 fcfe 	bl	8018668 <_sbrk_r>
 8017c6c:	6038      	str	r0, [r7, #0]
 8017c6e:	4629      	mov	r1, r5
 8017c70:	4630      	mov	r0, r6
 8017c72:	f000 fcf9 	bl	8018668 <_sbrk_r>
 8017c76:	1c43      	adds	r3, r0, #1
 8017c78:	d123      	bne.n	8017cc2 <_malloc_r+0x92>
 8017c7a:	230c      	movs	r3, #12
 8017c7c:	6033      	str	r3, [r6, #0]
 8017c7e:	4630      	mov	r0, r6
 8017c80:	f002 ff76 	bl	801ab70 <__malloc_unlock>
 8017c84:	e7e3      	b.n	8017c4e <_malloc_r+0x1e>
 8017c86:	6823      	ldr	r3, [r4, #0]
 8017c88:	1b5b      	subs	r3, r3, r5
 8017c8a:	d417      	bmi.n	8017cbc <_malloc_r+0x8c>
 8017c8c:	2b0b      	cmp	r3, #11
 8017c8e:	d903      	bls.n	8017c98 <_malloc_r+0x68>
 8017c90:	6023      	str	r3, [r4, #0]
 8017c92:	441c      	add	r4, r3
 8017c94:	6025      	str	r5, [r4, #0]
 8017c96:	e004      	b.n	8017ca2 <_malloc_r+0x72>
 8017c98:	6863      	ldr	r3, [r4, #4]
 8017c9a:	42a2      	cmp	r2, r4
 8017c9c:	bf0c      	ite	eq
 8017c9e:	600b      	streq	r3, [r1, #0]
 8017ca0:	6053      	strne	r3, [r2, #4]
 8017ca2:	4630      	mov	r0, r6
 8017ca4:	f002 ff64 	bl	801ab70 <__malloc_unlock>
 8017ca8:	f104 000b 	add.w	r0, r4, #11
 8017cac:	1d23      	adds	r3, r4, #4
 8017cae:	f020 0007 	bic.w	r0, r0, #7
 8017cb2:	1ac2      	subs	r2, r0, r3
 8017cb4:	d0cc      	beq.n	8017c50 <_malloc_r+0x20>
 8017cb6:	1a1b      	subs	r3, r3, r0
 8017cb8:	50a3      	str	r3, [r4, r2]
 8017cba:	e7c9      	b.n	8017c50 <_malloc_r+0x20>
 8017cbc:	4622      	mov	r2, r4
 8017cbe:	6864      	ldr	r4, [r4, #4]
 8017cc0:	e7cc      	b.n	8017c5c <_malloc_r+0x2c>
 8017cc2:	1cc4      	adds	r4, r0, #3
 8017cc4:	f024 0403 	bic.w	r4, r4, #3
 8017cc8:	42a0      	cmp	r0, r4
 8017cca:	d0e3      	beq.n	8017c94 <_malloc_r+0x64>
 8017ccc:	1a21      	subs	r1, r4, r0
 8017cce:	4630      	mov	r0, r6
 8017cd0:	f000 fcca 	bl	8018668 <_sbrk_r>
 8017cd4:	3001      	adds	r0, #1
 8017cd6:	d1dd      	bne.n	8017c94 <_malloc_r+0x64>
 8017cd8:	e7cf      	b.n	8017c7a <_malloc_r+0x4a>
 8017cda:	bf00      	nop
 8017cdc:	200005e0 	.word	0x200005e0
 8017ce0:	200005e4 	.word	0x200005e4

08017ce4 <__cvt>:
 8017ce4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017ce8:	ec55 4b10 	vmov	r4, r5, d0
 8017cec:	2d00      	cmp	r5, #0
 8017cee:	460e      	mov	r6, r1
 8017cf0:	4619      	mov	r1, r3
 8017cf2:	462b      	mov	r3, r5
 8017cf4:	bfbb      	ittet	lt
 8017cf6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8017cfa:	461d      	movlt	r5, r3
 8017cfc:	2300      	movge	r3, #0
 8017cfe:	232d      	movlt	r3, #45	; 0x2d
 8017d00:	700b      	strb	r3, [r1, #0]
 8017d02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017d04:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8017d08:	4691      	mov	r9, r2
 8017d0a:	f023 0820 	bic.w	r8, r3, #32
 8017d0e:	bfbc      	itt	lt
 8017d10:	4622      	movlt	r2, r4
 8017d12:	4614      	movlt	r4, r2
 8017d14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8017d18:	d005      	beq.n	8017d26 <__cvt+0x42>
 8017d1a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8017d1e:	d100      	bne.n	8017d22 <__cvt+0x3e>
 8017d20:	3601      	adds	r6, #1
 8017d22:	2102      	movs	r1, #2
 8017d24:	e000      	b.n	8017d28 <__cvt+0x44>
 8017d26:	2103      	movs	r1, #3
 8017d28:	ab03      	add	r3, sp, #12
 8017d2a:	9301      	str	r3, [sp, #4]
 8017d2c:	ab02      	add	r3, sp, #8
 8017d2e:	9300      	str	r3, [sp, #0]
 8017d30:	ec45 4b10 	vmov	d0, r4, r5
 8017d34:	4653      	mov	r3, sl
 8017d36:	4632      	mov	r2, r6
 8017d38:	f001 fc92 	bl	8019660 <_dtoa_r>
 8017d3c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8017d40:	4607      	mov	r7, r0
 8017d42:	d102      	bne.n	8017d4a <__cvt+0x66>
 8017d44:	f019 0f01 	tst.w	r9, #1
 8017d48:	d022      	beq.n	8017d90 <__cvt+0xac>
 8017d4a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8017d4e:	eb07 0906 	add.w	r9, r7, r6
 8017d52:	d110      	bne.n	8017d76 <__cvt+0x92>
 8017d54:	783b      	ldrb	r3, [r7, #0]
 8017d56:	2b30      	cmp	r3, #48	; 0x30
 8017d58:	d10a      	bne.n	8017d70 <__cvt+0x8c>
 8017d5a:	2200      	movs	r2, #0
 8017d5c:	2300      	movs	r3, #0
 8017d5e:	4620      	mov	r0, r4
 8017d60:	4629      	mov	r1, r5
 8017d62:	f7e8 fec1 	bl	8000ae8 <__aeabi_dcmpeq>
 8017d66:	b918      	cbnz	r0, 8017d70 <__cvt+0x8c>
 8017d68:	f1c6 0601 	rsb	r6, r6, #1
 8017d6c:	f8ca 6000 	str.w	r6, [sl]
 8017d70:	f8da 3000 	ldr.w	r3, [sl]
 8017d74:	4499      	add	r9, r3
 8017d76:	2200      	movs	r2, #0
 8017d78:	2300      	movs	r3, #0
 8017d7a:	4620      	mov	r0, r4
 8017d7c:	4629      	mov	r1, r5
 8017d7e:	f7e8 feb3 	bl	8000ae8 <__aeabi_dcmpeq>
 8017d82:	b108      	cbz	r0, 8017d88 <__cvt+0xa4>
 8017d84:	f8cd 900c 	str.w	r9, [sp, #12]
 8017d88:	2230      	movs	r2, #48	; 0x30
 8017d8a:	9b03      	ldr	r3, [sp, #12]
 8017d8c:	454b      	cmp	r3, r9
 8017d8e:	d307      	bcc.n	8017da0 <__cvt+0xbc>
 8017d90:	9b03      	ldr	r3, [sp, #12]
 8017d92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017d94:	1bdb      	subs	r3, r3, r7
 8017d96:	4638      	mov	r0, r7
 8017d98:	6013      	str	r3, [r2, #0]
 8017d9a:	b004      	add	sp, #16
 8017d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017da0:	1c59      	adds	r1, r3, #1
 8017da2:	9103      	str	r1, [sp, #12]
 8017da4:	701a      	strb	r2, [r3, #0]
 8017da6:	e7f0      	b.n	8017d8a <__cvt+0xa6>

08017da8 <__exponent>:
 8017da8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017daa:	4603      	mov	r3, r0
 8017dac:	2900      	cmp	r1, #0
 8017dae:	bfb8      	it	lt
 8017db0:	4249      	neglt	r1, r1
 8017db2:	f803 2b02 	strb.w	r2, [r3], #2
 8017db6:	bfb4      	ite	lt
 8017db8:	222d      	movlt	r2, #45	; 0x2d
 8017dba:	222b      	movge	r2, #43	; 0x2b
 8017dbc:	2909      	cmp	r1, #9
 8017dbe:	7042      	strb	r2, [r0, #1]
 8017dc0:	dd2a      	ble.n	8017e18 <__exponent+0x70>
 8017dc2:	f10d 0407 	add.w	r4, sp, #7
 8017dc6:	46a4      	mov	ip, r4
 8017dc8:	270a      	movs	r7, #10
 8017dca:	46a6      	mov	lr, r4
 8017dcc:	460a      	mov	r2, r1
 8017dce:	fb91 f6f7 	sdiv	r6, r1, r7
 8017dd2:	fb07 1516 	mls	r5, r7, r6, r1
 8017dd6:	3530      	adds	r5, #48	; 0x30
 8017dd8:	2a63      	cmp	r2, #99	; 0x63
 8017dda:	f104 34ff 	add.w	r4, r4, #4294967295
 8017dde:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8017de2:	4631      	mov	r1, r6
 8017de4:	dcf1      	bgt.n	8017dca <__exponent+0x22>
 8017de6:	3130      	adds	r1, #48	; 0x30
 8017de8:	f1ae 0502 	sub.w	r5, lr, #2
 8017dec:	f804 1c01 	strb.w	r1, [r4, #-1]
 8017df0:	1c44      	adds	r4, r0, #1
 8017df2:	4629      	mov	r1, r5
 8017df4:	4561      	cmp	r1, ip
 8017df6:	d30a      	bcc.n	8017e0e <__exponent+0x66>
 8017df8:	f10d 0209 	add.w	r2, sp, #9
 8017dfc:	eba2 020e 	sub.w	r2, r2, lr
 8017e00:	4565      	cmp	r5, ip
 8017e02:	bf88      	it	hi
 8017e04:	2200      	movhi	r2, #0
 8017e06:	4413      	add	r3, r2
 8017e08:	1a18      	subs	r0, r3, r0
 8017e0a:	b003      	add	sp, #12
 8017e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017e0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017e12:	f804 2f01 	strb.w	r2, [r4, #1]!
 8017e16:	e7ed      	b.n	8017df4 <__exponent+0x4c>
 8017e18:	2330      	movs	r3, #48	; 0x30
 8017e1a:	3130      	adds	r1, #48	; 0x30
 8017e1c:	7083      	strb	r3, [r0, #2]
 8017e1e:	70c1      	strb	r1, [r0, #3]
 8017e20:	1d03      	adds	r3, r0, #4
 8017e22:	e7f1      	b.n	8017e08 <__exponent+0x60>

08017e24 <_printf_float>:
 8017e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e28:	ed2d 8b02 	vpush	{d8}
 8017e2c:	b08d      	sub	sp, #52	; 0x34
 8017e2e:	460c      	mov	r4, r1
 8017e30:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8017e34:	4616      	mov	r6, r2
 8017e36:	461f      	mov	r7, r3
 8017e38:	4605      	mov	r5, r0
 8017e3a:	f002 fe79 	bl	801ab30 <_localeconv_r>
 8017e3e:	f8d0 a000 	ldr.w	sl, [r0]
 8017e42:	4650      	mov	r0, sl
 8017e44:	f7e8 f9ce 	bl	80001e4 <strlen>
 8017e48:	2300      	movs	r3, #0
 8017e4a:	930a      	str	r3, [sp, #40]	; 0x28
 8017e4c:	6823      	ldr	r3, [r4, #0]
 8017e4e:	9305      	str	r3, [sp, #20]
 8017e50:	f8d8 3000 	ldr.w	r3, [r8]
 8017e54:	f894 b018 	ldrb.w	fp, [r4, #24]
 8017e58:	3307      	adds	r3, #7
 8017e5a:	f023 0307 	bic.w	r3, r3, #7
 8017e5e:	f103 0208 	add.w	r2, r3, #8
 8017e62:	f8c8 2000 	str.w	r2, [r8]
 8017e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e6a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8017e6e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8017e72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8017e76:	9307      	str	r3, [sp, #28]
 8017e78:	f8cd 8018 	str.w	r8, [sp, #24]
 8017e7c:	ee08 0a10 	vmov	s16, r0
 8017e80:	4b9f      	ldr	r3, [pc, #636]	; (8018100 <_printf_float+0x2dc>)
 8017e82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017e86:	f04f 32ff 	mov.w	r2, #4294967295
 8017e8a:	f7e8 fe5f 	bl	8000b4c <__aeabi_dcmpun>
 8017e8e:	bb88      	cbnz	r0, 8017ef4 <_printf_float+0xd0>
 8017e90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017e94:	4b9a      	ldr	r3, [pc, #616]	; (8018100 <_printf_float+0x2dc>)
 8017e96:	f04f 32ff 	mov.w	r2, #4294967295
 8017e9a:	f7e8 fe39 	bl	8000b10 <__aeabi_dcmple>
 8017e9e:	bb48      	cbnz	r0, 8017ef4 <_printf_float+0xd0>
 8017ea0:	2200      	movs	r2, #0
 8017ea2:	2300      	movs	r3, #0
 8017ea4:	4640      	mov	r0, r8
 8017ea6:	4649      	mov	r1, r9
 8017ea8:	f7e8 fe28 	bl	8000afc <__aeabi_dcmplt>
 8017eac:	b110      	cbz	r0, 8017eb4 <_printf_float+0x90>
 8017eae:	232d      	movs	r3, #45	; 0x2d
 8017eb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017eb4:	4b93      	ldr	r3, [pc, #588]	; (8018104 <_printf_float+0x2e0>)
 8017eb6:	4894      	ldr	r0, [pc, #592]	; (8018108 <_printf_float+0x2e4>)
 8017eb8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8017ebc:	bf94      	ite	ls
 8017ebe:	4698      	movls	r8, r3
 8017ec0:	4680      	movhi	r8, r0
 8017ec2:	2303      	movs	r3, #3
 8017ec4:	6123      	str	r3, [r4, #16]
 8017ec6:	9b05      	ldr	r3, [sp, #20]
 8017ec8:	f023 0204 	bic.w	r2, r3, #4
 8017ecc:	6022      	str	r2, [r4, #0]
 8017ece:	f04f 0900 	mov.w	r9, #0
 8017ed2:	9700      	str	r7, [sp, #0]
 8017ed4:	4633      	mov	r3, r6
 8017ed6:	aa0b      	add	r2, sp, #44	; 0x2c
 8017ed8:	4621      	mov	r1, r4
 8017eda:	4628      	mov	r0, r5
 8017edc:	f000 f9d8 	bl	8018290 <_printf_common>
 8017ee0:	3001      	adds	r0, #1
 8017ee2:	f040 8090 	bne.w	8018006 <_printf_float+0x1e2>
 8017ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8017eea:	b00d      	add	sp, #52	; 0x34
 8017eec:	ecbd 8b02 	vpop	{d8}
 8017ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017ef4:	4642      	mov	r2, r8
 8017ef6:	464b      	mov	r3, r9
 8017ef8:	4640      	mov	r0, r8
 8017efa:	4649      	mov	r1, r9
 8017efc:	f7e8 fe26 	bl	8000b4c <__aeabi_dcmpun>
 8017f00:	b140      	cbz	r0, 8017f14 <_printf_float+0xf0>
 8017f02:	464b      	mov	r3, r9
 8017f04:	2b00      	cmp	r3, #0
 8017f06:	bfbc      	itt	lt
 8017f08:	232d      	movlt	r3, #45	; 0x2d
 8017f0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8017f0e:	487f      	ldr	r0, [pc, #508]	; (801810c <_printf_float+0x2e8>)
 8017f10:	4b7f      	ldr	r3, [pc, #508]	; (8018110 <_printf_float+0x2ec>)
 8017f12:	e7d1      	b.n	8017eb8 <_printf_float+0x94>
 8017f14:	6863      	ldr	r3, [r4, #4]
 8017f16:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8017f1a:	9206      	str	r2, [sp, #24]
 8017f1c:	1c5a      	adds	r2, r3, #1
 8017f1e:	d13f      	bne.n	8017fa0 <_printf_float+0x17c>
 8017f20:	2306      	movs	r3, #6
 8017f22:	6063      	str	r3, [r4, #4]
 8017f24:	9b05      	ldr	r3, [sp, #20]
 8017f26:	6861      	ldr	r1, [r4, #4]
 8017f28:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8017f2c:	2300      	movs	r3, #0
 8017f2e:	9303      	str	r3, [sp, #12]
 8017f30:	ab0a      	add	r3, sp, #40	; 0x28
 8017f32:	e9cd b301 	strd	fp, r3, [sp, #4]
 8017f36:	ab09      	add	r3, sp, #36	; 0x24
 8017f38:	ec49 8b10 	vmov	d0, r8, r9
 8017f3c:	9300      	str	r3, [sp, #0]
 8017f3e:	6022      	str	r2, [r4, #0]
 8017f40:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8017f44:	4628      	mov	r0, r5
 8017f46:	f7ff fecd 	bl	8017ce4 <__cvt>
 8017f4a:	9b06      	ldr	r3, [sp, #24]
 8017f4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8017f4e:	2b47      	cmp	r3, #71	; 0x47
 8017f50:	4680      	mov	r8, r0
 8017f52:	d108      	bne.n	8017f66 <_printf_float+0x142>
 8017f54:	1cc8      	adds	r0, r1, #3
 8017f56:	db02      	blt.n	8017f5e <_printf_float+0x13a>
 8017f58:	6863      	ldr	r3, [r4, #4]
 8017f5a:	4299      	cmp	r1, r3
 8017f5c:	dd41      	ble.n	8017fe2 <_printf_float+0x1be>
 8017f5e:	f1ab 0b02 	sub.w	fp, fp, #2
 8017f62:	fa5f fb8b 	uxtb.w	fp, fp
 8017f66:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8017f6a:	d820      	bhi.n	8017fae <_printf_float+0x18a>
 8017f6c:	3901      	subs	r1, #1
 8017f6e:	465a      	mov	r2, fp
 8017f70:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8017f74:	9109      	str	r1, [sp, #36]	; 0x24
 8017f76:	f7ff ff17 	bl	8017da8 <__exponent>
 8017f7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017f7c:	1813      	adds	r3, r2, r0
 8017f7e:	2a01      	cmp	r2, #1
 8017f80:	4681      	mov	r9, r0
 8017f82:	6123      	str	r3, [r4, #16]
 8017f84:	dc02      	bgt.n	8017f8c <_printf_float+0x168>
 8017f86:	6822      	ldr	r2, [r4, #0]
 8017f88:	07d2      	lsls	r2, r2, #31
 8017f8a:	d501      	bpl.n	8017f90 <_printf_float+0x16c>
 8017f8c:	3301      	adds	r3, #1
 8017f8e:	6123      	str	r3, [r4, #16]
 8017f90:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8017f94:	2b00      	cmp	r3, #0
 8017f96:	d09c      	beq.n	8017ed2 <_printf_float+0xae>
 8017f98:	232d      	movs	r3, #45	; 0x2d
 8017f9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017f9e:	e798      	b.n	8017ed2 <_printf_float+0xae>
 8017fa0:	9a06      	ldr	r2, [sp, #24]
 8017fa2:	2a47      	cmp	r2, #71	; 0x47
 8017fa4:	d1be      	bne.n	8017f24 <_printf_float+0x100>
 8017fa6:	2b00      	cmp	r3, #0
 8017fa8:	d1bc      	bne.n	8017f24 <_printf_float+0x100>
 8017faa:	2301      	movs	r3, #1
 8017fac:	e7b9      	b.n	8017f22 <_printf_float+0xfe>
 8017fae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8017fb2:	d118      	bne.n	8017fe6 <_printf_float+0x1c2>
 8017fb4:	2900      	cmp	r1, #0
 8017fb6:	6863      	ldr	r3, [r4, #4]
 8017fb8:	dd0b      	ble.n	8017fd2 <_printf_float+0x1ae>
 8017fba:	6121      	str	r1, [r4, #16]
 8017fbc:	b913      	cbnz	r3, 8017fc4 <_printf_float+0x1a0>
 8017fbe:	6822      	ldr	r2, [r4, #0]
 8017fc0:	07d0      	lsls	r0, r2, #31
 8017fc2:	d502      	bpl.n	8017fca <_printf_float+0x1a6>
 8017fc4:	3301      	adds	r3, #1
 8017fc6:	440b      	add	r3, r1
 8017fc8:	6123      	str	r3, [r4, #16]
 8017fca:	65a1      	str	r1, [r4, #88]	; 0x58
 8017fcc:	f04f 0900 	mov.w	r9, #0
 8017fd0:	e7de      	b.n	8017f90 <_printf_float+0x16c>
 8017fd2:	b913      	cbnz	r3, 8017fda <_printf_float+0x1b6>
 8017fd4:	6822      	ldr	r2, [r4, #0]
 8017fd6:	07d2      	lsls	r2, r2, #31
 8017fd8:	d501      	bpl.n	8017fde <_printf_float+0x1ba>
 8017fda:	3302      	adds	r3, #2
 8017fdc:	e7f4      	b.n	8017fc8 <_printf_float+0x1a4>
 8017fde:	2301      	movs	r3, #1
 8017fe0:	e7f2      	b.n	8017fc8 <_printf_float+0x1a4>
 8017fe2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8017fe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017fe8:	4299      	cmp	r1, r3
 8017fea:	db05      	blt.n	8017ff8 <_printf_float+0x1d4>
 8017fec:	6823      	ldr	r3, [r4, #0]
 8017fee:	6121      	str	r1, [r4, #16]
 8017ff0:	07d8      	lsls	r0, r3, #31
 8017ff2:	d5ea      	bpl.n	8017fca <_printf_float+0x1a6>
 8017ff4:	1c4b      	adds	r3, r1, #1
 8017ff6:	e7e7      	b.n	8017fc8 <_printf_float+0x1a4>
 8017ff8:	2900      	cmp	r1, #0
 8017ffa:	bfd4      	ite	le
 8017ffc:	f1c1 0202 	rsble	r2, r1, #2
 8018000:	2201      	movgt	r2, #1
 8018002:	4413      	add	r3, r2
 8018004:	e7e0      	b.n	8017fc8 <_printf_float+0x1a4>
 8018006:	6823      	ldr	r3, [r4, #0]
 8018008:	055a      	lsls	r2, r3, #21
 801800a:	d407      	bmi.n	801801c <_printf_float+0x1f8>
 801800c:	6923      	ldr	r3, [r4, #16]
 801800e:	4642      	mov	r2, r8
 8018010:	4631      	mov	r1, r6
 8018012:	4628      	mov	r0, r5
 8018014:	47b8      	blx	r7
 8018016:	3001      	adds	r0, #1
 8018018:	d12c      	bne.n	8018074 <_printf_float+0x250>
 801801a:	e764      	b.n	8017ee6 <_printf_float+0xc2>
 801801c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8018020:	f240 80e0 	bls.w	80181e4 <_printf_float+0x3c0>
 8018024:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8018028:	2200      	movs	r2, #0
 801802a:	2300      	movs	r3, #0
 801802c:	f7e8 fd5c 	bl	8000ae8 <__aeabi_dcmpeq>
 8018030:	2800      	cmp	r0, #0
 8018032:	d034      	beq.n	801809e <_printf_float+0x27a>
 8018034:	4a37      	ldr	r2, [pc, #220]	; (8018114 <_printf_float+0x2f0>)
 8018036:	2301      	movs	r3, #1
 8018038:	4631      	mov	r1, r6
 801803a:	4628      	mov	r0, r5
 801803c:	47b8      	blx	r7
 801803e:	3001      	adds	r0, #1
 8018040:	f43f af51 	beq.w	8017ee6 <_printf_float+0xc2>
 8018044:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8018048:	429a      	cmp	r2, r3
 801804a:	db02      	blt.n	8018052 <_printf_float+0x22e>
 801804c:	6823      	ldr	r3, [r4, #0]
 801804e:	07d8      	lsls	r0, r3, #31
 8018050:	d510      	bpl.n	8018074 <_printf_float+0x250>
 8018052:	ee18 3a10 	vmov	r3, s16
 8018056:	4652      	mov	r2, sl
 8018058:	4631      	mov	r1, r6
 801805a:	4628      	mov	r0, r5
 801805c:	47b8      	blx	r7
 801805e:	3001      	adds	r0, #1
 8018060:	f43f af41 	beq.w	8017ee6 <_printf_float+0xc2>
 8018064:	f04f 0800 	mov.w	r8, #0
 8018068:	f104 091a 	add.w	r9, r4, #26
 801806c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801806e:	3b01      	subs	r3, #1
 8018070:	4543      	cmp	r3, r8
 8018072:	dc09      	bgt.n	8018088 <_printf_float+0x264>
 8018074:	6823      	ldr	r3, [r4, #0]
 8018076:	079b      	lsls	r3, r3, #30
 8018078:	f100 8105 	bmi.w	8018286 <_printf_float+0x462>
 801807c:	68e0      	ldr	r0, [r4, #12]
 801807e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018080:	4298      	cmp	r0, r3
 8018082:	bfb8      	it	lt
 8018084:	4618      	movlt	r0, r3
 8018086:	e730      	b.n	8017eea <_printf_float+0xc6>
 8018088:	2301      	movs	r3, #1
 801808a:	464a      	mov	r2, r9
 801808c:	4631      	mov	r1, r6
 801808e:	4628      	mov	r0, r5
 8018090:	47b8      	blx	r7
 8018092:	3001      	adds	r0, #1
 8018094:	f43f af27 	beq.w	8017ee6 <_printf_float+0xc2>
 8018098:	f108 0801 	add.w	r8, r8, #1
 801809c:	e7e6      	b.n	801806c <_printf_float+0x248>
 801809e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80180a0:	2b00      	cmp	r3, #0
 80180a2:	dc39      	bgt.n	8018118 <_printf_float+0x2f4>
 80180a4:	4a1b      	ldr	r2, [pc, #108]	; (8018114 <_printf_float+0x2f0>)
 80180a6:	2301      	movs	r3, #1
 80180a8:	4631      	mov	r1, r6
 80180aa:	4628      	mov	r0, r5
 80180ac:	47b8      	blx	r7
 80180ae:	3001      	adds	r0, #1
 80180b0:	f43f af19 	beq.w	8017ee6 <_printf_float+0xc2>
 80180b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80180b8:	4313      	orrs	r3, r2
 80180ba:	d102      	bne.n	80180c2 <_printf_float+0x29e>
 80180bc:	6823      	ldr	r3, [r4, #0]
 80180be:	07d9      	lsls	r1, r3, #31
 80180c0:	d5d8      	bpl.n	8018074 <_printf_float+0x250>
 80180c2:	ee18 3a10 	vmov	r3, s16
 80180c6:	4652      	mov	r2, sl
 80180c8:	4631      	mov	r1, r6
 80180ca:	4628      	mov	r0, r5
 80180cc:	47b8      	blx	r7
 80180ce:	3001      	adds	r0, #1
 80180d0:	f43f af09 	beq.w	8017ee6 <_printf_float+0xc2>
 80180d4:	f04f 0900 	mov.w	r9, #0
 80180d8:	f104 0a1a 	add.w	sl, r4, #26
 80180dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80180de:	425b      	negs	r3, r3
 80180e0:	454b      	cmp	r3, r9
 80180e2:	dc01      	bgt.n	80180e8 <_printf_float+0x2c4>
 80180e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80180e6:	e792      	b.n	801800e <_printf_float+0x1ea>
 80180e8:	2301      	movs	r3, #1
 80180ea:	4652      	mov	r2, sl
 80180ec:	4631      	mov	r1, r6
 80180ee:	4628      	mov	r0, r5
 80180f0:	47b8      	blx	r7
 80180f2:	3001      	adds	r0, #1
 80180f4:	f43f aef7 	beq.w	8017ee6 <_printf_float+0xc2>
 80180f8:	f109 0901 	add.w	r9, r9, #1
 80180fc:	e7ee      	b.n	80180dc <_printf_float+0x2b8>
 80180fe:	bf00      	nop
 8018100:	7fefffff 	.word	0x7fefffff
 8018104:	08020a34 	.word	0x08020a34
 8018108:	08020a38 	.word	0x08020a38
 801810c:	08020a40 	.word	0x08020a40
 8018110:	08020a3c 	.word	0x08020a3c
 8018114:	08020a44 	.word	0x08020a44
 8018118:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801811a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801811c:	429a      	cmp	r2, r3
 801811e:	bfa8      	it	ge
 8018120:	461a      	movge	r2, r3
 8018122:	2a00      	cmp	r2, #0
 8018124:	4691      	mov	r9, r2
 8018126:	dc37      	bgt.n	8018198 <_printf_float+0x374>
 8018128:	f04f 0b00 	mov.w	fp, #0
 801812c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018130:	f104 021a 	add.w	r2, r4, #26
 8018134:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8018136:	9305      	str	r3, [sp, #20]
 8018138:	eba3 0309 	sub.w	r3, r3, r9
 801813c:	455b      	cmp	r3, fp
 801813e:	dc33      	bgt.n	80181a8 <_printf_float+0x384>
 8018140:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8018144:	429a      	cmp	r2, r3
 8018146:	db3b      	blt.n	80181c0 <_printf_float+0x39c>
 8018148:	6823      	ldr	r3, [r4, #0]
 801814a:	07da      	lsls	r2, r3, #31
 801814c:	d438      	bmi.n	80181c0 <_printf_float+0x39c>
 801814e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8018150:	9b05      	ldr	r3, [sp, #20]
 8018152:	9909      	ldr	r1, [sp, #36]	; 0x24
 8018154:	1ad3      	subs	r3, r2, r3
 8018156:	eba2 0901 	sub.w	r9, r2, r1
 801815a:	4599      	cmp	r9, r3
 801815c:	bfa8      	it	ge
 801815e:	4699      	movge	r9, r3
 8018160:	f1b9 0f00 	cmp.w	r9, #0
 8018164:	dc35      	bgt.n	80181d2 <_printf_float+0x3ae>
 8018166:	f04f 0800 	mov.w	r8, #0
 801816a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801816e:	f104 0a1a 	add.w	sl, r4, #26
 8018172:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8018176:	1a9b      	subs	r3, r3, r2
 8018178:	eba3 0309 	sub.w	r3, r3, r9
 801817c:	4543      	cmp	r3, r8
 801817e:	f77f af79 	ble.w	8018074 <_printf_float+0x250>
 8018182:	2301      	movs	r3, #1
 8018184:	4652      	mov	r2, sl
 8018186:	4631      	mov	r1, r6
 8018188:	4628      	mov	r0, r5
 801818a:	47b8      	blx	r7
 801818c:	3001      	adds	r0, #1
 801818e:	f43f aeaa 	beq.w	8017ee6 <_printf_float+0xc2>
 8018192:	f108 0801 	add.w	r8, r8, #1
 8018196:	e7ec      	b.n	8018172 <_printf_float+0x34e>
 8018198:	4613      	mov	r3, r2
 801819a:	4631      	mov	r1, r6
 801819c:	4642      	mov	r2, r8
 801819e:	4628      	mov	r0, r5
 80181a0:	47b8      	blx	r7
 80181a2:	3001      	adds	r0, #1
 80181a4:	d1c0      	bne.n	8018128 <_printf_float+0x304>
 80181a6:	e69e      	b.n	8017ee6 <_printf_float+0xc2>
 80181a8:	2301      	movs	r3, #1
 80181aa:	4631      	mov	r1, r6
 80181ac:	4628      	mov	r0, r5
 80181ae:	9205      	str	r2, [sp, #20]
 80181b0:	47b8      	blx	r7
 80181b2:	3001      	adds	r0, #1
 80181b4:	f43f ae97 	beq.w	8017ee6 <_printf_float+0xc2>
 80181b8:	9a05      	ldr	r2, [sp, #20]
 80181ba:	f10b 0b01 	add.w	fp, fp, #1
 80181be:	e7b9      	b.n	8018134 <_printf_float+0x310>
 80181c0:	ee18 3a10 	vmov	r3, s16
 80181c4:	4652      	mov	r2, sl
 80181c6:	4631      	mov	r1, r6
 80181c8:	4628      	mov	r0, r5
 80181ca:	47b8      	blx	r7
 80181cc:	3001      	adds	r0, #1
 80181ce:	d1be      	bne.n	801814e <_printf_float+0x32a>
 80181d0:	e689      	b.n	8017ee6 <_printf_float+0xc2>
 80181d2:	9a05      	ldr	r2, [sp, #20]
 80181d4:	464b      	mov	r3, r9
 80181d6:	4442      	add	r2, r8
 80181d8:	4631      	mov	r1, r6
 80181da:	4628      	mov	r0, r5
 80181dc:	47b8      	blx	r7
 80181de:	3001      	adds	r0, #1
 80181e0:	d1c1      	bne.n	8018166 <_printf_float+0x342>
 80181e2:	e680      	b.n	8017ee6 <_printf_float+0xc2>
 80181e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80181e6:	2a01      	cmp	r2, #1
 80181e8:	dc01      	bgt.n	80181ee <_printf_float+0x3ca>
 80181ea:	07db      	lsls	r3, r3, #31
 80181ec:	d538      	bpl.n	8018260 <_printf_float+0x43c>
 80181ee:	2301      	movs	r3, #1
 80181f0:	4642      	mov	r2, r8
 80181f2:	4631      	mov	r1, r6
 80181f4:	4628      	mov	r0, r5
 80181f6:	47b8      	blx	r7
 80181f8:	3001      	adds	r0, #1
 80181fa:	f43f ae74 	beq.w	8017ee6 <_printf_float+0xc2>
 80181fe:	ee18 3a10 	vmov	r3, s16
 8018202:	4652      	mov	r2, sl
 8018204:	4631      	mov	r1, r6
 8018206:	4628      	mov	r0, r5
 8018208:	47b8      	blx	r7
 801820a:	3001      	adds	r0, #1
 801820c:	f43f ae6b 	beq.w	8017ee6 <_printf_float+0xc2>
 8018210:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8018214:	2200      	movs	r2, #0
 8018216:	2300      	movs	r3, #0
 8018218:	f7e8 fc66 	bl	8000ae8 <__aeabi_dcmpeq>
 801821c:	b9d8      	cbnz	r0, 8018256 <_printf_float+0x432>
 801821e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018220:	f108 0201 	add.w	r2, r8, #1
 8018224:	3b01      	subs	r3, #1
 8018226:	4631      	mov	r1, r6
 8018228:	4628      	mov	r0, r5
 801822a:	47b8      	blx	r7
 801822c:	3001      	adds	r0, #1
 801822e:	d10e      	bne.n	801824e <_printf_float+0x42a>
 8018230:	e659      	b.n	8017ee6 <_printf_float+0xc2>
 8018232:	2301      	movs	r3, #1
 8018234:	4652      	mov	r2, sl
 8018236:	4631      	mov	r1, r6
 8018238:	4628      	mov	r0, r5
 801823a:	47b8      	blx	r7
 801823c:	3001      	adds	r0, #1
 801823e:	f43f ae52 	beq.w	8017ee6 <_printf_float+0xc2>
 8018242:	f108 0801 	add.w	r8, r8, #1
 8018246:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018248:	3b01      	subs	r3, #1
 801824a:	4543      	cmp	r3, r8
 801824c:	dcf1      	bgt.n	8018232 <_printf_float+0x40e>
 801824e:	464b      	mov	r3, r9
 8018250:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8018254:	e6dc      	b.n	8018010 <_printf_float+0x1ec>
 8018256:	f04f 0800 	mov.w	r8, #0
 801825a:	f104 0a1a 	add.w	sl, r4, #26
 801825e:	e7f2      	b.n	8018246 <_printf_float+0x422>
 8018260:	2301      	movs	r3, #1
 8018262:	4642      	mov	r2, r8
 8018264:	e7df      	b.n	8018226 <_printf_float+0x402>
 8018266:	2301      	movs	r3, #1
 8018268:	464a      	mov	r2, r9
 801826a:	4631      	mov	r1, r6
 801826c:	4628      	mov	r0, r5
 801826e:	47b8      	blx	r7
 8018270:	3001      	adds	r0, #1
 8018272:	f43f ae38 	beq.w	8017ee6 <_printf_float+0xc2>
 8018276:	f108 0801 	add.w	r8, r8, #1
 801827a:	68e3      	ldr	r3, [r4, #12]
 801827c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801827e:	1a5b      	subs	r3, r3, r1
 8018280:	4543      	cmp	r3, r8
 8018282:	dcf0      	bgt.n	8018266 <_printf_float+0x442>
 8018284:	e6fa      	b.n	801807c <_printf_float+0x258>
 8018286:	f04f 0800 	mov.w	r8, #0
 801828a:	f104 0919 	add.w	r9, r4, #25
 801828e:	e7f4      	b.n	801827a <_printf_float+0x456>

08018290 <_printf_common>:
 8018290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018294:	4616      	mov	r6, r2
 8018296:	4699      	mov	r9, r3
 8018298:	688a      	ldr	r2, [r1, #8]
 801829a:	690b      	ldr	r3, [r1, #16]
 801829c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80182a0:	4293      	cmp	r3, r2
 80182a2:	bfb8      	it	lt
 80182a4:	4613      	movlt	r3, r2
 80182a6:	6033      	str	r3, [r6, #0]
 80182a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80182ac:	4607      	mov	r7, r0
 80182ae:	460c      	mov	r4, r1
 80182b0:	b10a      	cbz	r2, 80182b6 <_printf_common+0x26>
 80182b2:	3301      	adds	r3, #1
 80182b4:	6033      	str	r3, [r6, #0]
 80182b6:	6823      	ldr	r3, [r4, #0]
 80182b8:	0699      	lsls	r1, r3, #26
 80182ba:	bf42      	ittt	mi
 80182bc:	6833      	ldrmi	r3, [r6, #0]
 80182be:	3302      	addmi	r3, #2
 80182c0:	6033      	strmi	r3, [r6, #0]
 80182c2:	6825      	ldr	r5, [r4, #0]
 80182c4:	f015 0506 	ands.w	r5, r5, #6
 80182c8:	d106      	bne.n	80182d8 <_printf_common+0x48>
 80182ca:	f104 0a19 	add.w	sl, r4, #25
 80182ce:	68e3      	ldr	r3, [r4, #12]
 80182d0:	6832      	ldr	r2, [r6, #0]
 80182d2:	1a9b      	subs	r3, r3, r2
 80182d4:	42ab      	cmp	r3, r5
 80182d6:	dc26      	bgt.n	8018326 <_printf_common+0x96>
 80182d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80182dc:	1e13      	subs	r3, r2, #0
 80182de:	6822      	ldr	r2, [r4, #0]
 80182e0:	bf18      	it	ne
 80182e2:	2301      	movne	r3, #1
 80182e4:	0692      	lsls	r2, r2, #26
 80182e6:	d42b      	bmi.n	8018340 <_printf_common+0xb0>
 80182e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80182ec:	4649      	mov	r1, r9
 80182ee:	4638      	mov	r0, r7
 80182f0:	47c0      	blx	r8
 80182f2:	3001      	adds	r0, #1
 80182f4:	d01e      	beq.n	8018334 <_printf_common+0xa4>
 80182f6:	6823      	ldr	r3, [r4, #0]
 80182f8:	68e5      	ldr	r5, [r4, #12]
 80182fa:	6832      	ldr	r2, [r6, #0]
 80182fc:	f003 0306 	and.w	r3, r3, #6
 8018300:	2b04      	cmp	r3, #4
 8018302:	bf08      	it	eq
 8018304:	1aad      	subeq	r5, r5, r2
 8018306:	68a3      	ldr	r3, [r4, #8]
 8018308:	6922      	ldr	r2, [r4, #16]
 801830a:	bf0c      	ite	eq
 801830c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018310:	2500      	movne	r5, #0
 8018312:	4293      	cmp	r3, r2
 8018314:	bfc4      	itt	gt
 8018316:	1a9b      	subgt	r3, r3, r2
 8018318:	18ed      	addgt	r5, r5, r3
 801831a:	2600      	movs	r6, #0
 801831c:	341a      	adds	r4, #26
 801831e:	42b5      	cmp	r5, r6
 8018320:	d11a      	bne.n	8018358 <_printf_common+0xc8>
 8018322:	2000      	movs	r0, #0
 8018324:	e008      	b.n	8018338 <_printf_common+0xa8>
 8018326:	2301      	movs	r3, #1
 8018328:	4652      	mov	r2, sl
 801832a:	4649      	mov	r1, r9
 801832c:	4638      	mov	r0, r7
 801832e:	47c0      	blx	r8
 8018330:	3001      	adds	r0, #1
 8018332:	d103      	bne.n	801833c <_printf_common+0xac>
 8018334:	f04f 30ff 	mov.w	r0, #4294967295
 8018338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801833c:	3501      	adds	r5, #1
 801833e:	e7c6      	b.n	80182ce <_printf_common+0x3e>
 8018340:	18e1      	adds	r1, r4, r3
 8018342:	1c5a      	adds	r2, r3, #1
 8018344:	2030      	movs	r0, #48	; 0x30
 8018346:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801834a:	4422      	add	r2, r4
 801834c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8018350:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8018354:	3302      	adds	r3, #2
 8018356:	e7c7      	b.n	80182e8 <_printf_common+0x58>
 8018358:	2301      	movs	r3, #1
 801835a:	4622      	mov	r2, r4
 801835c:	4649      	mov	r1, r9
 801835e:	4638      	mov	r0, r7
 8018360:	47c0      	blx	r8
 8018362:	3001      	adds	r0, #1
 8018364:	d0e6      	beq.n	8018334 <_printf_common+0xa4>
 8018366:	3601      	adds	r6, #1
 8018368:	e7d9      	b.n	801831e <_printf_common+0x8e>
	...

0801836c <_printf_i>:
 801836c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018370:	460c      	mov	r4, r1
 8018372:	4691      	mov	r9, r2
 8018374:	7e27      	ldrb	r7, [r4, #24]
 8018376:	990c      	ldr	r1, [sp, #48]	; 0x30
 8018378:	2f78      	cmp	r7, #120	; 0x78
 801837a:	4680      	mov	r8, r0
 801837c:	469a      	mov	sl, r3
 801837e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8018382:	d807      	bhi.n	8018394 <_printf_i+0x28>
 8018384:	2f62      	cmp	r7, #98	; 0x62
 8018386:	d80a      	bhi.n	801839e <_printf_i+0x32>
 8018388:	2f00      	cmp	r7, #0
 801838a:	f000 80d8 	beq.w	801853e <_printf_i+0x1d2>
 801838e:	2f58      	cmp	r7, #88	; 0x58
 8018390:	f000 80a3 	beq.w	80184da <_printf_i+0x16e>
 8018394:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8018398:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801839c:	e03a      	b.n	8018414 <_printf_i+0xa8>
 801839e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80183a2:	2b15      	cmp	r3, #21
 80183a4:	d8f6      	bhi.n	8018394 <_printf_i+0x28>
 80183a6:	a001      	add	r0, pc, #4	; (adr r0, 80183ac <_printf_i+0x40>)
 80183a8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80183ac:	08018405 	.word	0x08018405
 80183b0:	08018419 	.word	0x08018419
 80183b4:	08018395 	.word	0x08018395
 80183b8:	08018395 	.word	0x08018395
 80183bc:	08018395 	.word	0x08018395
 80183c0:	08018395 	.word	0x08018395
 80183c4:	08018419 	.word	0x08018419
 80183c8:	08018395 	.word	0x08018395
 80183cc:	08018395 	.word	0x08018395
 80183d0:	08018395 	.word	0x08018395
 80183d4:	08018395 	.word	0x08018395
 80183d8:	08018525 	.word	0x08018525
 80183dc:	08018449 	.word	0x08018449
 80183e0:	08018507 	.word	0x08018507
 80183e4:	08018395 	.word	0x08018395
 80183e8:	08018395 	.word	0x08018395
 80183ec:	08018547 	.word	0x08018547
 80183f0:	08018395 	.word	0x08018395
 80183f4:	08018449 	.word	0x08018449
 80183f8:	08018395 	.word	0x08018395
 80183fc:	08018395 	.word	0x08018395
 8018400:	0801850f 	.word	0x0801850f
 8018404:	680b      	ldr	r3, [r1, #0]
 8018406:	1d1a      	adds	r2, r3, #4
 8018408:	681b      	ldr	r3, [r3, #0]
 801840a:	600a      	str	r2, [r1, #0]
 801840c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8018410:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8018414:	2301      	movs	r3, #1
 8018416:	e0a3      	b.n	8018560 <_printf_i+0x1f4>
 8018418:	6825      	ldr	r5, [r4, #0]
 801841a:	6808      	ldr	r0, [r1, #0]
 801841c:	062e      	lsls	r6, r5, #24
 801841e:	f100 0304 	add.w	r3, r0, #4
 8018422:	d50a      	bpl.n	801843a <_printf_i+0xce>
 8018424:	6805      	ldr	r5, [r0, #0]
 8018426:	600b      	str	r3, [r1, #0]
 8018428:	2d00      	cmp	r5, #0
 801842a:	da03      	bge.n	8018434 <_printf_i+0xc8>
 801842c:	232d      	movs	r3, #45	; 0x2d
 801842e:	426d      	negs	r5, r5
 8018430:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018434:	485e      	ldr	r0, [pc, #376]	; (80185b0 <_printf_i+0x244>)
 8018436:	230a      	movs	r3, #10
 8018438:	e019      	b.n	801846e <_printf_i+0x102>
 801843a:	f015 0f40 	tst.w	r5, #64	; 0x40
 801843e:	6805      	ldr	r5, [r0, #0]
 8018440:	600b      	str	r3, [r1, #0]
 8018442:	bf18      	it	ne
 8018444:	b22d      	sxthne	r5, r5
 8018446:	e7ef      	b.n	8018428 <_printf_i+0xbc>
 8018448:	680b      	ldr	r3, [r1, #0]
 801844a:	6825      	ldr	r5, [r4, #0]
 801844c:	1d18      	adds	r0, r3, #4
 801844e:	6008      	str	r0, [r1, #0]
 8018450:	0628      	lsls	r0, r5, #24
 8018452:	d501      	bpl.n	8018458 <_printf_i+0xec>
 8018454:	681d      	ldr	r5, [r3, #0]
 8018456:	e002      	b.n	801845e <_printf_i+0xf2>
 8018458:	0669      	lsls	r1, r5, #25
 801845a:	d5fb      	bpl.n	8018454 <_printf_i+0xe8>
 801845c:	881d      	ldrh	r5, [r3, #0]
 801845e:	4854      	ldr	r0, [pc, #336]	; (80185b0 <_printf_i+0x244>)
 8018460:	2f6f      	cmp	r7, #111	; 0x6f
 8018462:	bf0c      	ite	eq
 8018464:	2308      	moveq	r3, #8
 8018466:	230a      	movne	r3, #10
 8018468:	2100      	movs	r1, #0
 801846a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801846e:	6866      	ldr	r6, [r4, #4]
 8018470:	60a6      	str	r6, [r4, #8]
 8018472:	2e00      	cmp	r6, #0
 8018474:	bfa2      	ittt	ge
 8018476:	6821      	ldrge	r1, [r4, #0]
 8018478:	f021 0104 	bicge.w	r1, r1, #4
 801847c:	6021      	strge	r1, [r4, #0]
 801847e:	b90d      	cbnz	r5, 8018484 <_printf_i+0x118>
 8018480:	2e00      	cmp	r6, #0
 8018482:	d04d      	beq.n	8018520 <_printf_i+0x1b4>
 8018484:	4616      	mov	r6, r2
 8018486:	fbb5 f1f3 	udiv	r1, r5, r3
 801848a:	fb03 5711 	mls	r7, r3, r1, r5
 801848e:	5dc7      	ldrb	r7, [r0, r7]
 8018490:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018494:	462f      	mov	r7, r5
 8018496:	42bb      	cmp	r3, r7
 8018498:	460d      	mov	r5, r1
 801849a:	d9f4      	bls.n	8018486 <_printf_i+0x11a>
 801849c:	2b08      	cmp	r3, #8
 801849e:	d10b      	bne.n	80184b8 <_printf_i+0x14c>
 80184a0:	6823      	ldr	r3, [r4, #0]
 80184a2:	07df      	lsls	r7, r3, #31
 80184a4:	d508      	bpl.n	80184b8 <_printf_i+0x14c>
 80184a6:	6923      	ldr	r3, [r4, #16]
 80184a8:	6861      	ldr	r1, [r4, #4]
 80184aa:	4299      	cmp	r1, r3
 80184ac:	bfde      	ittt	le
 80184ae:	2330      	movle	r3, #48	; 0x30
 80184b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80184b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80184b8:	1b92      	subs	r2, r2, r6
 80184ba:	6122      	str	r2, [r4, #16]
 80184bc:	f8cd a000 	str.w	sl, [sp]
 80184c0:	464b      	mov	r3, r9
 80184c2:	aa03      	add	r2, sp, #12
 80184c4:	4621      	mov	r1, r4
 80184c6:	4640      	mov	r0, r8
 80184c8:	f7ff fee2 	bl	8018290 <_printf_common>
 80184cc:	3001      	adds	r0, #1
 80184ce:	d14c      	bne.n	801856a <_printf_i+0x1fe>
 80184d0:	f04f 30ff 	mov.w	r0, #4294967295
 80184d4:	b004      	add	sp, #16
 80184d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80184da:	4835      	ldr	r0, [pc, #212]	; (80185b0 <_printf_i+0x244>)
 80184dc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80184e0:	6823      	ldr	r3, [r4, #0]
 80184e2:	680e      	ldr	r6, [r1, #0]
 80184e4:	061f      	lsls	r7, r3, #24
 80184e6:	f856 5b04 	ldr.w	r5, [r6], #4
 80184ea:	600e      	str	r6, [r1, #0]
 80184ec:	d514      	bpl.n	8018518 <_printf_i+0x1ac>
 80184ee:	07d9      	lsls	r1, r3, #31
 80184f0:	bf44      	itt	mi
 80184f2:	f043 0320 	orrmi.w	r3, r3, #32
 80184f6:	6023      	strmi	r3, [r4, #0]
 80184f8:	b91d      	cbnz	r5, 8018502 <_printf_i+0x196>
 80184fa:	6823      	ldr	r3, [r4, #0]
 80184fc:	f023 0320 	bic.w	r3, r3, #32
 8018500:	6023      	str	r3, [r4, #0]
 8018502:	2310      	movs	r3, #16
 8018504:	e7b0      	b.n	8018468 <_printf_i+0xfc>
 8018506:	6823      	ldr	r3, [r4, #0]
 8018508:	f043 0320 	orr.w	r3, r3, #32
 801850c:	6023      	str	r3, [r4, #0]
 801850e:	2378      	movs	r3, #120	; 0x78
 8018510:	4828      	ldr	r0, [pc, #160]	; (80185b4 <_printf_i+0x248>)
 8018512:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8018516:	e7e3      	b.n	80184e0 <_printf_i+0x174>
 8018518:	065e      	lsls	r6, r3, #25
 801851a:	bf48      	it	mi
 801851c:	b2ad      	uxthmi	r5, r5
 801851e:	e7e6      	b.n	80184ee <_printf_i+0x182>
 8018520:	4616      	mov	r6, r2
 8018522:	e7bb      	b.n	801849c <_printf_i+0x130>
 8018524:	680b      	ldr	r3, [r1, #0]
 8018526:	6826      	ldr	r6, [r4, #0]
 8018528:	6960      	ldr	r0, [r4, #20]
 801852a:	1d1d      	adds	r5, r3, #4
 801852c:	600d      	str	r5, [r1, #0]
 801852e:	0635      	lsls	r5, r6, #24
 8018530:	681b      	ldr	r3, [r3, #0]
 8018532:	d501      	bpl.n	8018538 <_printf_i+0x1cc>
 8018534:	6018      	str	r0, [r3, #0]
 8018536:	e002      	b.n	801853e <_printf_i+0x1d2>
 8018538:	0671      	lsls	r1, r6, #25
 801853a:	d5fb      	bpl.n	8018534 <_printf_i+0x1c8>
 801853c:	8018      	strh	r0, [r3, #0]
 801853e:	2300      	movs	r3, #0
 8018540:	6123      	str	r3, [r4, #16]
 8018542:	4616      	mov	r6, r2
 8018544:	e7ba      	b.n	80184bc <_printf_i+0x150>
 8018546:	680b      	ldr	r3, [r1, #0]
 8018548:	1d1a      	adds	r2, r3, #4
 801854a:	600a      	str	r2, [r1, #0]
 801854c:	681e      	ldr	r6, [r3, #0]
 801854e:	6862      	ldr	r2, [r4, #4]
 8018550:	2100      	movs	r1, #0
 8018552:	4630      	mov	r0, r6
 8018554:	f7e7 fe54 	bl	8000200 <memchr>
 8018558:	b108      	cbz	r0, 801855e <_printf_i+0x1f2>
 801855a:	1b80      	subs	r0, r0, r6
 801855c:	6060      	str	r0, [r4, #4]
 801855e:	6863      	ldr	r3, [r4, #4]
 8018560:	6123      	str	r3, [r4, #16]
 8018562:	2300      	movs	r3, #0
 8018564:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018568:	e7a8      	b.n	80184bc <_printf_i+0x150>
 801856a:	6923      	ldr	r3, [r4, #16]
 801856c:	4632      	mov	r2, r6
 801856e:	4649      	mov	r1, r9
 8018570:	4640      	mov	r0, r8
 8018572:	47d0      	blx	sl
 8018574:	3001      	adds	r0, #1
 8018576:	d0ab      	beq.n	80184d0 <_printf_i+0x164>
 8018578:	6823      	ldr	r3, [r4, #0]
 801857a:	079b      	lsls	r3, r3, #30
 801857c:	d413      	bmi.n	80185a6 <_printf_i+0x23a>
 801857e:	68e0      	ldr	r0, [r4, #12]
 8018580:	9b03      	ldr	r3, [sp, #12]
 8018582:	4298      	cmp	r0, r3
 8018584:	bfb8      	it	lt
 8018586:	4618      	movlt	r0, r3
 8018588:	e7a4      	b.n	80184d4 <_printf_i+0x168>
 801858a:	2301      	movs	r3, #1
 801858c:	4632      	mov	r2, r6
 801858e:	4649      	mov	r1, r9
 8018590:	4640      	mov	r0, r8
 8018592:	47d0      	blx	sl
 8018594:	3001      	adds	r0, #1
 8018596:	d09b      	beq.n	80184d0 <_printf_i+0x164>
 8018598:	3501      	adds	r5, #1
 801859a:	68e3      	ldr	r3, [r4, #12]
 801859c:	9903      	ldr	r1, [sp, #12]
 801859e:	1a5b      	subs	r3, r3, r1
 80185a0:	42ab      	cmp	r3, r5
 80185a2:	dcf2      	bgt.n	801858a <_printf_i+0x21e>
 80185a4:	e7eb      	b.n	801857e <_printf_i+0x212>
 80185a6:	2500      	movs	r5, #0
 80185a8:	f104 0619 	add.w	r6, r4, #25
 80185ac:	e7f5      	b.n	801859a <_printf_i+0x22e>
 80185ae:	bf00      	nop
 80185b0:	08020a46 	.word	0x08020a46
 80185b4:	08020a57 	.word	0x08020a57

080185b8 <iprintf>:
 80185b8:	b40f      	push	{r0, r1, r2, r3}
 80185ba:	4b0a      	ldr	r3, [pc, #40]	; (80185e4 <iprintf+0x2c>)
 80185bc:	b513      	push	{r0, r1, r4, lr}
 80185be:	681c      	ldr	r4, [r3, #0]
 80185c0:	b124      	cbz	r4, 80185cc <iprintf+0x14>
 80185c2:	69a3      	ldr	r3, [r4, #24]
 80185c4:	b913      	cbnz	r3, 80185cc <iprintf+0x14>
 80185c6:	4620      	mov	r0, r4
 80185c8:	f001 fe94 	bl	801a2f4 <__sinit>
 80185cc:	ab05      	add	r3, sp, #20
 80185ce:	9a04      	ldr	r2, [sp, #16]
 80185d0:	68a1      	ldr	r1, [r4, #8]
 80185d2:	9301      	str	r3, [sp, #4]
 80185d4:	4620      	mov	r0, r4
 80185d6:	f003 f921 	bl	801b81c <_vfiprintf_r>
 80185da:	b002      	add	sp, #8
 80185dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80185e0:	b004      	add	sp, #16
 80185e2:	4770      	bx	lr
 80185e4:	20000074 	.word	0x20000074

080185e8 <rand>:
 80185e8:	4b17      	ldr	r3, [pc, #92]	; (8018648 <rand+0x60>)
 80185ea:	b510      	push	{r4, lr}
 80185ec:	681c      	ldr	r4, [r3, #0]
 80185ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80185f0:	b9b3      	cbnz	r3, 8018620 <rand+0x38>
 80185f2:	2018      	movs	r0, #24
 80185f4:	f7ff fa7e 	bl	8017af4 <malloc>
 80185f8:	63a0      	str	r0, [r4, #56]	; 0x38
 80185fa:	b928      	cbnz	r0, 8018608 <rand+0x20>
 80185fc:	4602      	mov	r2, r0
 80185fe:	4b13      	ldr	r3, [pc, #76]	; (801864c <rand+0x64>)
 8018600:	4813      	ldr	r0, [pc, #76]	; (8018650 <rand+0x68>)
 8018602:	214e      	movs	r1, #78	; 0x4e
 8018604:	f000 ff80 	bl	8019508 <__assert_func>
 8018608:	4a12      	ldr	r2, [pc, #72]	; (8018654 <rand+0x6c>)
 801860a:	4b13      	ldr	r3, [pc, #76]	; (8018658 <rand+0x70>)
 801860c:	e9c0 2300 	strd	r2, r3, [r0]
 8018610:	4b12      	ldr	r3, [pc, #72]	; (801865c <rand+0x74>)
 8018612:	6083      	str	r3, [r0, #8]
 8018614:	230b      	movs	r3, #11
 8018616:	8183      	strh	r3, [r0, #12]
 8018618:	2201      	movs	r2, #1
 801861a:	2300      	movs	r3, #0
 801861c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8018620:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8018622:	480f      	ldr	r0, [pc, #60]	; (8018660 <rand+0x78>)
 8018624:	690a      	ldr	r2, [r1, #16]
 8018626:	694b      	ldr	r3, [r1, #20]
 8018628:	4c0e      	ldr	r4, [pc, #56]	; (8018664 <rand+0x7c>)
 801862a:	4350      	muls	r0, r2
 801862c:	fb04 0003 	mla	r0, r4, r3, r0
 8018630:	fba2 3404 	umull	r3, r4, r2, r4
 8018634:	1c5a      	adds	r2, r3, #1
 8018636:	4404      	add	r4, r0
 8018638:	f144 0000 	adc.w	r0, r4, #0
 801863c:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8018640:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8018644:	bd10      	pop	{r4, pc}
 8018646:	bf00      	nop
 8018648:	20000074 	.word	0x20000074
 801864c:	08020a68 	.word	0x08020a68
 8018650:	08020a7f 	.word	0x08020a7f
 8018654:	abcd330e 	.word	0xabcd330e
 8018658:	e66d1234 	.word	0xe66d1234
 801865c:	0005deec 	.word	0x0005deec
 8018660:	5851f42d 	.word	0x5851f42d
 8018664:	4c957f2d 	.word	0x4c957f2d

08018668 <_sbrk_r>:
 8018668:	b538      	push	{r3, r4, r5, lr}
 801866a:	4d06      	ldr	r5, [pc, #24]	; (8018684 <_sbrk_r+0x1c>)
 801866c:	2300      	movs	r3, #0
 801866e:	4604      	mov	r4, r0
 8018670:	4608      	mov	r0, r1
 8018672:	602b      	str	r3, [r5, #0]
 8018674:	f7ed f83e 	bl	80056f4 <_sbrk>
 8018678:	1c43      	adds	r3, r0, #1
 801867a:	d102      	bne.n	8018682 <_sbrk_r+0x1a>
 801867c:	682b      	ldr	r3, [r5, #0]
 801867e:	b103      	cbz	r3, 8018682 <_sbrk_r+0x1a>
 8018680:	6023      	str	r3, [r4, #0]
 8018682:	bd38      	pop	{r3, r4, r5, pc}
 8018684:	20006f0c 	.word	0x20006f0c

08018688 <sniprintf>:
 8018688:	b40c      	push	{r2, r3}
 801868a:	b530      	push	{r4, r5, lr}
 801868c:	4b17      	ldr	r3, [pc, #92]	; (80186ec <sniprintf+0x64>)
 801868e:	1e0c      	subs	r4, r1, #0
 8018690:	681d      	ldr	r5, [r3, #0]
 8018692:	b09d      	sub	sp, #116	; 0x74
 8018694:	da08      	bge.n	80186a8 <sniprintf+0x20>
 8018696:	238b      	movs	r3, #139	; 0x8b
 8018698:	602b      	str	r3, [r5, #0]
 801869a:	f04f 30ff 	mov.w	r0, #4294967295
 801869e:	b01d      	add	sp, #116	; 0x74
 80186a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80186a4:	b002      	add	sp, #8
 80186a6:	4770      	bx	lr
 80186a8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80186ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 80186b0:	bf14      	ite	ne
 80186b2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80186b6:	4623      	moveq	r3, r4
 80186b8:	9304      	str	r3, [sp, #16]
 80186ba:	9307      	str	r3, [sp, #28]
 80186bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80186c0:	9002      	str	r0, [sp, #8]
 80186c2:	9006      	str	r0, [sp, #24]
 80186c4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80186c8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80186ca:	ab21      	add	r3, sp, #132	; 0x84
 80186cc:	a902      	add	r1, sp, #8
 80186ce:	4628      	mov	r0, r5
 80186d0:	9301      	str	r3, [sp, #4]
 80186d2:	f002 ff79 	bl	801b5c8 <_svfiprintf_r>
 80186d6:	1c43      	adds	r3, r0, #1
 80186d8:	bfbc      	itt	lt
 80186da:	238b      	movlt	r3, #139	; 0x8b
 80186dc:	602b      	strlt	r3, [r5, #0]
 80186de:	2c00      	cmp	r4, #0
 80186e0:	d0dd      	beq.n	801869e <sniprintf+0x16>
 80186e2:	9b02      	ldr	r3, [sp, #8]
 80186e4:	2200      	movs	r2, #0
 80186e6:	701a      	strb	r2, [r3, #0]
 80186e8:	e7d9      	b.n	801869e <sniprintf+0x16>
 80186ea:	bf00      	nop
 80186ec:	20000074 	.word	0x20000074

080186f0 <siprintf>:
 80186f0:	b40e      	push	{r1, r2, r3}
 80186f2:	b500      	push	{lr}
 80186f4:	b09c      	sub	sp, #112	; 0x70
 80186f6:	ab1d      	add	r3, sp, #116	; 0x74
 80186f8:	9002      	str	r0, [sp, #8]
 80186fa:	9006      	str	r0, [sp, #24]
 80186fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8018700:	4809      	ldr	r0, [pc, #36]	; (8018728 <siprintf+0x38>)
 8018702:	9107      	str	r1, [sp, #28]
 8018704:	9104      	str	r1, [sp, #16]
 8018706:	4909      	ldr	r1, [pc, #36]	; (801872c <siprintf+0x3c>)
 8018708:	f853 2b04 	ldr.w	r2, [r3], #4
 801870c:	9105      	str	r1, [sp, #20]
 801870e:	6800      	ldr	r0, [r0, #0]
 8018710:	9301      	str	r3, [sp, #4]
 8018712:	a902      	add	r1, sp, #8
 8018714:	f002 ff58 	bl	801b5c8 <_svfiprintf_r>
 8018718:	9b02      	ldr	r3, [sp, #8]
 801871a:	2200      	movs	r2, #0
 801871c:	701a      	strb	r2, [r3, #0]
 801871e:	b01c      	add	sp, #112	; 0x70
 8018720:	f85d eb04 	ldr.w	lr, [sp], #4
 8018724:	b003      	add	sp, #12
 8018726:	4770      	bx	lr
 8018728:	20000074 	.word	0x20000074
 801872c:	ffff0208 	.word	0xffff0208

08018730 <strncmp>:
 8018730:	b510      	push	{r4, lr}
 8018732:	b16a      	cbz	r2, 8018750 <strncmp+0x20>
 8018734:	3901      	subs	r1, #1
 8018736:	1884      	adds	r4, r0, r2
 8018738:	f810 3b01 	ldrb.w	r3, [r0], #1
 801873c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8018740:	4293      	cmp	r3, r2
 8018742:	d103      	bne.n	801874c <strncmp+0x1c>
 8018744:	42a0      	cmp	r0, r4
 8018746:	d001      	beq.n	801874c <strncmp+0x1c>
 8018748:	2b00      	cmp	r3, #0
 801874a:	d1f5      	bne.n	8018738 <strncmp+0x8>
 801874c:	1a98      	subs	r0, r3, r2
 801874e:	bd10      	pop	{r4, pc}
 8018750:	4610      	mov	r0, r2
 8018752:	e7fc      	b.n	801874e <strncmp+0x1e>

08018754 <strstr>:
 8018754:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018756:	780c      	ldrb	r4, [r1, #0]
 8018758:	b164      	cbz	r4, 8018774 <strstr+0x20>
 801875a:	4603      	mov	r3, r0
 801875c:	781a      	ldrb	r2, [r3, #0]
 801875e:	4618      	mov	r0, r3
 8018760:	1c5e      	adds	r6, r3, #1
 8018762:	b90a      	cbnz	r2, 8018768 <strstr+0x14>
 8018764:	4610      	mov	r0, r2
 8018766:	e005      	b.n	8018774 <strstr+0x20>
 8018768:	4294      	cmp	r4, r2
 801876a:	d108      	bne.n	801877e <strstr+0x2a>
 801876c:	460d      	mov	r5, r1
 801876e:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8018772:	b902      	cbnz	r2, 8018776 <strstr+0x22>
 8018774:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018776:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 801877a:	4297      	cmp	r7, r2
 801877c:	d0f7      	beq.n	801876e <strstr+0x1a>
 801877e:	4633      	mov	r3, r6
 8018780:	e7ec      	b.n	801875c <strstr+0x8>

08018782 <sulp>:
 8018782:	b570      	push	{r4, r5, r6, lr}
 8018784:	4604      	mov	r4, r0
 8018786:	460d      	mov	r5, r1
 8018788:	ec45 4b10 	vmov	d0, r4, r5
 801878c:	4616      	mov	r6, r2
 801878e:	f002 fd61 	bl	801b254 <__ulp>
 8018792:	ec51 0b10 	vmov	r0, r1, d0
 8018796:	b17e      	cbz	r6, 80187b8 <sulp+0x36>
 8018798:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801879c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80187a0:	2b00      	cmp	r3, #0
 80187a2:	dd09      	ble.n	80187b8 <sulp+0x36>
 80187a4:	051b      	lsls	r3, r3, #20
 80187a6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80187aa:	2400      	movs	r4, #0
 80187ac:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80187b0:	4622      	mov	r2, r4
 80187b2:	462b      	mov	r3, r5
 80187b4:	f7e7 ff30 	bl	8000618 <__aeabi_dmul>
 80187b8:	bd70      	pop	{r4, r5, r6, pc}
 80187ba:	0000      	movs	r0, r0
 80187bc:	0000      	movs	r0, r0
	...

080187c0 <_strtod_l>:
 80187c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187c4:	b0a3      	sub	sp, #140	; 0x8c
 80187c6:	461f      	mov	r7, r3
 80187c8:	2300      	movs	r3, #0
 80187ca:	931e      	str	r3, [sp, #120]	; 0x78
 80187cc:	4ba4      	ldr	r3, [pc, #656]	; (8018a60 <_strtod_l+0x2a0>)
 80187ce:	9219      	str	r2, [sp, #100]	; 0x64
 80187d0:	681b      	ldr	r3, [r3, #0]
 80187d2:	9307      	str	r3, [sp, #28]
 80187d4:	4604      	mov	r4, r0
 80187d6:	4618      	mov	r0, r3
 80187d8:	4688      	mov	r8, r1
 80187da:	f7e7 fd03 	bl	80001e4 <strlen>
 80187de:	f04f 0a00 	mov.w	sl, #0
 80187e2:	4605      	mov	r5, r0
 80187e4:	f04f 0b00 	mov.w	fp, #0
 80187e8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80187ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80187ee:	781a      	ldrb	r2, [r3, #0]
 80187f0:	2a2b      	cmp	r2, #43	; 0x2b
 80187f2:	d04c      	beq.n	801888e <_strtod_l+0xce>
 80187f4:	d839      	bhi.n	801886a <_strtod_l+0xaa>
 80187f6:	2a0d      	cmp	r2, #13
 80187f8:	d832      	bhi.n	8018860 <_strtod_l+0xa0>
 80187fa:	2a08      	cmp	r2, #8
 80187fc:	d832      	bhi.n	8018864 <_strtod_l+0xa4>
 80187fe:	2a00      	cmp	r2, #0
 8018800:	d03c      	beq.n	801887c <_strtod_l+0xbc>
 8018802:	2300      	movs	r3, #0
 8018804:	930e      	str	r3, [sp, #56]	; 0x38
 8018806:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8018808:	7833      	ldrb	r3, [r6, #0]
 801880a:	2b30      	cmp	r3, #48	; 0x30
 801880c:	f040 80b4 	bne.w	8018978 <_strtod_l+0x1b8>
 8018810:	7873      	ldrb	r3, [r6, #1]
 8018812:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8018816:	2b58      	cmp	r3, #88	; 0x58
 8018818:	d16c      	bne.n	80188f4 <_strtod_l+0x134>
 801881a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801881c:	9301      	str	r3, [sp, #4]
 801881e:	ab1e      	add	r3, sp, #120	; 0x78
 8018820:	9702      	str	r7, [sp, #8]
 8018822:	9300      	str	r3, [sp, #0]
 8018824:	4a8f      	ldr	r2, [pc, #572]	; (8018a64 <_strtod_l+0x2a4>)
 8018826:	ab1f      	add	r3, sp, #124	; 0x7c
 8018828:	a91d      	add	r1, sp, #116	; 0x74
 801882a:	4620      	mov	r0, r4
 801882c:	f001 fe78 	bl	801a520 <__gethex>
 8018830:	f010 0707 	ands.w	r7, r0, #7
 8018834:	4605      	mov	r5, r0
 8018836:	d005      	beq.n	8018844 <_strtod_l+0x84>
 8018838:	2f06      	cmp	r7, #6
 801883a:	d12a      	bne.n	8018892 <_strtod_l+0xd2>
 801883c:	3601      	adds	r6, #1
 801883e:	2300      	movs	r3, #0
 8018840:	961d      	str	r6, [sp, #116]	; 0x74
 8018842:	930e      	str	r3, [sp, #56]	; 0x38
 8018844:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8018846:	2b00      	cmp	r3, #0
 8018848:	f040 8596 	bne.w	8019378 <_strtod_l+0xbb8>
 801884c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801884e:	b1db      	cbz	r3, 8018888 <_strtod_l+0xc8>
 8018850:	4652      	mov	r2, sl
 8018852:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8018856:	ec43 2b10 	vmov	d0, r2, r3
 801885a:	b023      	add	sp, #140	; 0x8c
 801885c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018860:	2a20      	cmp	r2, #32
 8018862:	d1ce      	bne.n	8018802 <_strtod_l+0x42>
 8018864:	3301      	adds	r3, #1
 8018866:	931d      	str	r3, [sp, #116]	; 0x74
 8018868:	e7c0      	b.n	80187ec <_strtod_l+0x2c>
 801886a:	2a2d      	cmp	r2, #45	; 0x2d
 801886c:	d1c9      	bne.n	8018802 <_strtod_l+0x42>
 801886e:	2201      	movs	r2, #1
 8018870:	920e      	str	r2, [sp, #56]	; 0x38
 8018872:	1c5a      	adds	r2, r3, #1
 8018874:	921d      	str	r2, [sp, #116]	; 0x74
 8018876:	785b      	ldrb	r3, [r3, #1]
 8018878:	2b00      	cmp	r3, #0
 801887a:	d1c4      	bne.n	8018806 <_strtod_l+0x46>
 801887c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801887e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8018882:	2b00      	cmp	r3, #0
 8018884:	f040 8576 	bne.w	8019374 <_strtod_l+0xbb4>
 8018888:	4652      	mov	r2, sl
 801888a:	465b      	mov	r3, fp
 801888c:	e7e3      	b.n	8018856 <_strtod_l+0x96>
 801888e:	2200      	movs	r2, #0
 8018890:	e7ee      	b.n	8018870 <_strtod_l+0xb0>
 8018892:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8018894:	b13a      	cbz	r2, 80188a6 <_strtod_l+0xe6>
 8018896:	2135      	movs	r1, #53	; 0x35
 8018898:	a820      	add	r0, sp, #128	; 0x80
 801889a:	f002 fde6 	bl	801b46a <__copybits>
 801889e:	991e      	ldr	r1, [sp, #120]	; 0x78
 80188a0:	4620      	mov	r0, r4
 80188a2:	f002 f9ab 	bl	801abfc <_Bfree>
 80188a6:	3f01      	subs	r7, #1
 80188a8:	2f05      	cmp	r7, #5
 80188aa:	d807      	bhi.n	80188bc <_strtod_l+0xfc>
 80188ac:	e8df f007 	tbb	[pc, r7]
 80188b0:	1d180b0e 	.word	0x1d180b0e
 80188b4:	030e      	.short	0x030e
 80188b6:	f04f 0b00 	mov.w	fp, #0
 80188ba:	46da      	mov	sl, fp
 80188bc:	0728      	lsls	r0, r5, #28
 80188be:	d5c1      	bpl.n	8018844 <_strtod_l+0x84>
 80188c0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80188c4:	e7be      	b.n	8018844 <_strtod_l+0x84>
 80188c6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80188ca:	e7f7      	b.n	80188bc <_strtod_l+0xfc>
 80188cc:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 80188d0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80188d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80188d6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80188da:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80188de:	e7ed      	b.n	80188bc <_strtod_l+0xfc>
 80188e0:	f8df b184 	ldr.w	fp, [pc, #388]	; 8018a68 <_strtod_l+0x2a8>
 80188e4:	f04f 0a00 	mov.w	sl, #0
 80188e8:	e7e8      	b.n	80188bc <_strtod_l+0xfc>
 80188ea:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80188ee:	f04f 3aff 	mov.w	sl, #4294967295
 80188f2:	e7e3      	b.n	80188bc <_strtod_l+0xfc>
 80188f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80188f6:	1c5a      	adds	r2, r3, #1
 80188f8:	921d      	str	r2, [sp, #116]	; 0x74
 80188fa:	785b      	ldrb	r3, [r3, #1]
 80188fc:	2b30      	cmp	r3, #48	; 0x30
 80188fe:	d0f9      	beq.n	80188f4 <_strtod_l+0x134>
 8018900:	2b00      	cmp	r3, #0
 8018902:	d09f      	beq.n	8018844 <_strtod_l+0x84>
 8018904:	2301      	movs	r3, #1
 8018906:	f04f 0900 	mov.w	r9, #0
 801890a:	9304      	str	r3, [sp, #16]
 801890c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801890e:	930a      	str	r3, [sp, #40]	; 0x28
 8018910:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8018914:	464f      	mov	r7, r9
 8018916:	220a      	movs	r2, #10
 8018918:	981d      	ldr	r0, [sp, #116]	; 0x74
 801891a:	7806      	ldrb	r6, [r0, #0]
 801891c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8018920:	b2d9      	uxtb	r1, r3
 8018922:	2909      	cmp	r1, #9
 8018924:	d92a      	bls.n	801897c <_strtod_l+0x1bc>
 8018926:	9907      	ldr	r1, [sp, #28]
 8018928:	462a      	mov	r2, r5
 801892a:	f7ff ff01 	bl	8018730 <strncmp>
 801892e:	b398      	cbz	r0, 8018998 <_strtod_l+0x1d8>
 8018930:	2000      	movs	r0, #0
 8018932:	4633      	mov	r3, r6
 8018934:	463d      	mov	r5, r7
 8018936:	9007      	str	r0, [sp, #28]
 8018938:	4602      	mov	r2, r0
 801893a:	2b65      	cmp	r3, #101	; 0x65
 801893c:	d001      	beq.n	8018942 <_strtod_l+0x182>
 801893e:	2b45      	cmp	r3, #69	; 0x45
 8018940:	d118      	bne.n	8018974 <_strtod_l+0x1b4>
 8018942:	b91d      	cbnz	r5, 801894c <_strtod_l+0x18c>
 8018944:	9b04      	ldr	r3, [sp, #16]
 8018946:	4303      	orrs	r3, r0
 8018948:	d098      	beq.n	801887c <_strtod_l+0xbc>
 801894a:	2500      	movs	r5, #0
 801894c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8018950:	f108 0301 	add.w	r3, r8, #1
 8018954:	931d      	str	r3, [sp, #116]	; 0x74
 8018956:	f898 3001 	ldrb.w	r3, [r8, #1]
 801895a:	2b2b      	cmp	r3, #43	; 0x2b
 801895c:	d075      	beq.n	8018a4a <_strtod_l+0x28a>
 801895e:	2b2d      	cmp	r3, #45	; 0x2d
 8018960:	d07b      	beq.n	8018a5a <_strtod_l+0x29a>
 8018962:	f04f 0c00 	mov.w	ip, #0
 8018966:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801896a:	2909      	cmp	r1, #9
 801896c:	f240 8082 	bls.w	8018a74 <_strtod_l+0x2b4>
 8018970:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8018974:	2600      	movs	r6, #0
 8018976:	e09d      	b.n	8018ab4 <_strtod_l+0x2f4>
 8018978:	2300      	movs	r3, #0
 801897a:	e7c4      	b.n	8018906 <_strtod_l+0x146>
 801897c:	2f08      	cmp	r7, #8
 801897e:	bfd8      	it	le
 8018980:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8018982:	f100 0001 	add.w	r0, r0, #1
 8018986:	bfda      	itte	le
 8018988:	fb02 3301 	mlale	r3, r2, r1, r3
 801898c:	9309      	strle	r3, [sp, #36]	; 0x24
 801898e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8018992:	3701      	adds	r7, #1
 8018994:	901d      	str	r0, [sp, #116]	; 0x74
 8018996:	e7bf      	b.n	8018918 <_strtod_l+0x158>
 8018998:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801899a:	195a      	adds	r2, r3, r5
 801899c:	921d      	str	r2, [sp, #116]	; 0x74
 801899e:	5d5b      	ldrb	r3, [r3, r5]
 80189a0:	2f00      	cmp	r7, #0
 80189a2:	d037      	beq.n	8018a14 <_strtod_l+0x254>
 80189a4:	9007      	str	r0, [sp, #28]
 80189a6:	463d      	mov	r5, r7
 80189a8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80189ac:	2a09      	cmp	r2, #9
 80189ae:	d912      	bls.n	80189d6 <_strtod_l+0x216>
 80189b0:	2201      	movs	r2, #1
 80189b2:	e7c2      	b.n	801893a <_strtod_l+0x17a>
 80189b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80189b6:	1c5a      	adds	r2, r3, #1
 80189b8:	921d      	str	r2, [sp, #116]	; 0x74
 80189ba:	785b      	ldrb	r3, [r3, #1]
 80189bc:	3001      	adds	r0, #1
 80189be:	2b30      	cmp	r3, #48	; 0x30
 80189c0:	d0f8      	beq.n	80189b4 <_strtod_l+0x1f4>
 80189c2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80189c6:	2a08      	cmp	r2, #8
 80189c8:	f200 84db 	bhi.w	8019382 <_strtod_l+0xbc2>
 80189cc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80189ce:	9007      	str	r0, [sp, #28]
 80189d0:	2000      	movs	r0, #0
 80189d2:	920a      	str	r2, [sp, #40]	; 0x28
 80189d4:	4605      	mov	r5, r0
 80189d6:	3b30      	subs	r3, #48	; 0x30
 80189d8:	f100 0201 	add.w	r2, r0, #1
 80189dc:	d014      	beq.n	8018a08 <_strtod_l+0x248>
 80189de:	9907      	ldr	r1, [sp, #28]
 80189e0:	4411      	add	r1, r2
 80189e2:	9107      	str	r1, [sp, #28]
 80189e4:	462a      	mov	r2, r5
 80189e6:	eb00 0e05 	add.w	lr, r0, r5
 80189ea:	210a      	movs	r1, #10
 80189ec:	4572      	cmp	r2, lr
 80189ee:	d113      	bne.n	8018a18 <_strtod_l+0x258>
 80189f0:	182a      	adds	r2, r5, r0
 80189f2:	2a08      	cmp	r2, #8
 80189f4:	f105 0501 	add.w	r5, r5, #1
 80189f8:	4405      	add	r5, r0
 80189fa:	dc1c      	bgt.n	8018a36 <_strtod_l+0x276>
 80189fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80189fe:	220a      	movs	r2, #10
 8018a00:	fb02 3301 	mla	r3, r2, r1, r3
 8018a04:	9309      	str	r3, [sp, #36]	; 0x24
 8018a06:	2200      	movs	r2, #0
 8018a08:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8018a0a:	1c59      	adds	r1, r3, #1
 8018a0c:	911d      	str	r1, [sp, #116]	; 0x74
 8018a0e:	785b      	ldrb	r3, [r3, #1]
 8018a10:	4610      	mov	r0, r2
 8018a12:	e7c9      	b.n	80189a8 <_strtod_l+0x1e8>
 8018a14:	4638      	mov	r0, r7
 8018a16:	e7d2      	b.n	80189be <_strtod_l+0x1fe>
 8018a18:	2a08      	cmp	r2, #8
 8018a1a:	dc04      	bgt.n	8018a26 <_strtod_l+0x266>
 8018a1c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8018a1e:	434e      	muls	r6, r1
 8018a20:	9609      	str	r6, [sp, #36]	; 0x24
 8018a22:	3201      	adds	r2, #1
 8018a24:	e7e2      	b.n	80189ec <_strtod_l+0x22c>
 8018a26:	f102 0c01 	add.w	ip, r2, #1
 8018a2a:	f1bc 0f10 	cmp.w	ip, #16
 8018a2e:	bfd8      	it	le
 8018a30:	fb01 f909 	mulle.w	r9, r1, r9
 8018a34:	e7f5      	b.n	8018a22 <_strtod_l+0x262>
 8018a36:	2d10      	cmp	r5, #16
 8018a38:	bfdc      	itt	le
 8018a3a:	220a      	movle	r2, #10
 8018a3c:	fb02 3909 	mlale	r9, r2, r9, r3
 8018a40:	e7e1      	b.n	8018a06 <_strtod_l+0x246>
 8018a42:	2300      	movs	r3, #0
 8018a44:	9307      	str	r3, [sp, #28]
 8018a46:	2201      	movs	r2, #1
 8018a48:	e77c      	b.n	8018944 <_strtod_l+0x184>
 8018a4a:	f04f 0c00 	mov.w	ip, #0
 8018a4e:	f108 0302 	add.w	r3, r8, #2
 8018a52:	931d      	str	r3, [sp, #116]	; 0x74
 8018a54:	f898 3002 	ldrb.w	r3, [r8, #2]
 8018a58:	e785      	b.n	8018966 <_strtod_l+0x1a6>
 8018a5a:	f04f 0c01 	mov.w	ip, #1
 8018a5e:	e7f6      	b.n	8018a4e <_strtod_l+0x28e>
 8018a60:	08020cb8 	.word	0x08020cb8
 8018a64:	08020ae0 	.word	0x08020ae0
 8018a68:	7ff00000 	.word	0x7ff00000
 8018a6c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8018a6e:	1c59      	adds	r1, r3, #1
 8018a70:	911d      	str	r1, [sp, #116]	; 0x74
 8018a72:	785b      	ldrb	r3, [r3, #1]
 8018a74:	2b30      	cmp	r3, #48	; 0x30
 8018a76:	d0f9      	beq.n	8018a6c <_strtod_l+0x2ac>
 8018a78:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8018a7c:	2908      	cmp	r1, #8
 8018a7e:	f63f af79 	bhi.w	8018974 <_strtod_l+0x1b4>
 8018a82:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8018a86:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8018a88:	9308      	str	r3, [sp, #32]
 8018a8a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8018a8c:	1c59      	adds	r1, r3, #1
 8018a8e:	911d      	str	r1, [sp, #116]	; 0x74
 8018a90:	785b      	ldrb	r3, [r3, #1]
 8018a92:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8018a96:	2e09      	cmp	r6, #9
 8018a98:	d937      	bls.n	8018b0a <_strtod_l+0x34a>
 8018a9a:	9e08      	ldr	r6, [sp, #32]
 8018a9c:	1b89      	subs	r1, r1, r6
 8018a9e:	2908      	cmp	r1, #8
 8018aa0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8018aa4:	dc02      	bgt.n	8018aac <_strtod_l+0x2ec>
 8018aa6:	4576      	cmp	r6, lr
 8018aa8:	bfa8      	it	ge
 8018aaa:	4676      	movge	r6, lr
 8018aac:	f1bc 0f00 	cmp.w	ip, #0
 8018ab0:	d000      	beq.n	8018ab4 <_strtod_l+0x2f4>
 8018ab2:	4276      	negs	r6, r6
 8018ab4:	2d00      	cmp	r5, #0
 8018ab6:	d14f      	bne.n	8018b58 <_strtod_l+0x398>
 8018ab8:	9904      	ldr	r1, [sp, #16]
 8018aba:	4301      	orrs	r1, r0
 8018abc:	f47f aec2 	bne.w	8018844 <_strtod_l+0x84>
 8018ac0:	2a00      	cmp	r2, #0
 8018ac2:	f47f aedb 	bne.w	801887c <_strtod_l+0xbc>
 8018ac6:	2b69      	cmp	r3, #105	; 0x69
 8018ac8:	d027      	beq.n	8018b1a <_strtod_l+0x35a>
 8018aca:	dc24      	bgt.n	8018b16 <_strtod_l+0x356>
 8018acc:	2b49      	cmp	r3, #73	; 0x49
 8018ace:	d024      	beq.n	8018b1a <_strtod_l+0x35a>
 8018ad0:	2b4e      	cmp	r3, #78	; 0x4e
 8018ad2:	f47f aed3 	bne.w	801887c <_strtod_l+0xbc>
 8018ad6:	499e      	ldr	r1, [pc, #632]	; (8018d50 <_strtod_l+0x590>)
 8018ad8:	a81d      	add	r0, sp, #116	; 0x74
 8018ada:	f001 ff79 	bl	801a9d0 <__match>
 8018ade:	2800      	cmp	r0, #0
 8018ae0:	f43f aecc 	beq.w	801887c <_strtod_l+0xbc>
 8018ae4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8018ae6:	781b      	ldrb	r3, [r3, #0]
 8018ae8:	2b28      	cmp	r3, #40	; 0x28
 8018aea:	d12d      	bne.n	8018b48 <_strtod_l+0x388>
 8018aec:	4999      	ldr	r1, [pc, #612]	; (8018d54 <_strtod_l+0x594>)
 8018aee:	aa20      	add	r2, sp, #128	; 0x80
 8018af0:	a81d      	add	r0, sp, #116	; 0x74
 8018af2:	f001 ff81 	bl	801a9f8 <__hexnan>
 8018af6:	2805      	cmp	r0, #5
 8018af8:	d126      	bne.n	8018b48 <_strtod_l+0x388>
 8018afa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018afc:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8018b00:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8018b04:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8018b08:	e69c      	b.n	8018844 <_strtod_l+0x84>
 8018b0a:	210a      	movs	r1, #10
 8018b0c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8018b10:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8018b14:	e7b9      	b.n	8018a8a <_strtod_l+0x2ca>
 8018b16:	2b6e      	cmp	r3, #110	; 0x6e
 8018b18:	e7db      	b.n	8018ad2 <_strtod_l+0x312>
 8018b1a:	498f      	ldr	r1, [pc, #572]	; (8018d58 <_strtod_l+0x598>)
 8018b1c:	a81d      	add	r0, sp, #116	; 0x74
 8018b1e:	f001 ff57 	bl	801a9d0 <__match>
 8018b22:	2800      	cmp	r0, #0
 8018b24:	f43f aeaa 	beq.w	801887c <_strtod_l+0xbc>
 8018b28:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8018b2a:	498c      	ldr	r1, [pc, #560]	; (8018d5c <_strtod_l+0x59c>)
 8018b2c:	3b01      	subs	r3, #1
 8018b2e:	a81d      	add	r0, sp, #116	; 0x74
 8018b30:	931d      	str	r3, [sp, #116]	; 0x74
 8018b32:	f001 ff4d 	bl	801a9d0 <__match>
 8018b36:	b910      	cbnz	r0, 8018b3e <_strtod_l+0x37e>
 8018b38:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8018b3a:	3301      	adds	r3, #1
 8018b3c:	931d      	str	r3, [sp, #116]	; 0x74
 8018b3e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8018d6c <_strtod_l+0x5ac>
 8018b42:	f04f 0a00 	mov.w	sl, #0
 8018b46:	e67d      	b.n	8018844 <_strtod_l+0x84>
 8018b48:	4885      	ldr	r0, [pc, #532]	; (8018d60 <_strtod_l+0x5a0>)
 8018b4a:	f002 ff99 	bl	801ba80 <nan>
 8018b4e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8018b52:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8018b56:	e675      	b.n	8018844 <_strtod_l+0x84>
 8018b58:	9b07      	ldr	r3, [sp, #28]
 8018b5a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018b5c:	1af3      	subs	r3, r6, r3
 8018b5e:	2f00      	cmp	r7, #0
 8018b60:	bf08      	it	eq
 8018b62:	462f      	moveq	r7, r5
 8018b64:	2d10      	cmp	r5, #16
 8018b66:	9308      	str	r3, [sp, #32]
 8018b68:	46a8      	mov	r8, r5
 8018b6a:	bfa8      	it	ge
 8018b6c:	f04f 0810 	movge.w	r8, #16
 8018b70:	f7e7 fcd8 	bl	8000524 <__aeabi_ui2d>
 8018b74:	2d09      	cmp	r5, #9
 8018b76:	4682      	mov	sl, r0
 8018b78:	468b      	mov	fp, r1
 8018b7a:	dd13      	ble.n	8018ba4 <_strtod_l+0x3e4>
 8018b7c:	4b79      	ldr	r3, [pc, #484]	; (8018d64 <_strtod_l+0x5a4>)
 8018b7e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8018b82:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8018b86:	f7e7 fd47 	bl	8000618 <__aeabi_dmul>
 8018b8a:	4682      	mov	sl, r0
 8018b8c:	4648      	mov	r0, r9
 8018b8e:	468b      	mov	fp, r1
 8018b90:	f7e7 fcc8 	bl	8000524 <__aeabi_ui2d>
 8018b94:	4602      	mov	r2, r0
 8018b96:	460b      	mov	r3, r1
 8018b98:	4650      	mov	r0, sl
 8018b9a:	4659      	mov	r1, fp
 8018b9c:	f7e7 fb86 	bl	80002ac <__adddf3>
 8018ba0:	4682      	mov	sl, r0
 8018ba2:	468b      	mov	fp, r1
 8018ba4:	2d0f      	cmp	r5, #15
 8018ba6:	dc38      	bgt.n	8018c1a <_strtod_l+0x45a>
 8018ba8:	9b08      	ldr	r3, [sp, #32]
 8018baa:	2b00      	cmp	r3, #0
 8018bac:	f43f ae4a 	beq.w	8018844 <_strtod_l+0x84>
 8018bb0:	dd24      	ble.n	8018bfc <_strtod_l+0x43c>
 8018bb2:	2b16      	cmp	r3, #22
 8018bb4:	dc0b      	bgt.n	8018bce <_strtod_l+0x40e>
 8018bb6:	4d6b      	ldr	r5, [pc, #428]	; (8018d64 <_strtod_l+0x5a4>)
 8018bb8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8018bbc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8018bc0:	4652      	mov	r2, sl
 8018bc2:	465b      	mov	r3, fp
 8018bc4:	f7e7 fd28 	bl	8000618 <__aeabi_dmul>
 8018bc8:	4682      	mov	sl, r0
 8018bca:	468b      	mov	fp, r1
 8018bcc:	e63a      	b.n	8018844 <_strtod_l+0x84>
 8018bce:	9a08      	ldr	r2, [sp, #32]
 8018bd0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8018bd4:	4293      	cmp	r3, r2
 8018bd6:	db20      	blt.n	8018c1a <_strtod_l+0x45a>
 8018bd8:	4c62      	ldr	r4, [pc, #392]	; (8018d64 <_strtod_l+0x5a4>)
 8018bda:	f1c5 050f 	rsb	r5, r5, #15
 8018bde:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8018be2:	4652      	mov	r2, sl
 8018be4:	465b      	mov	r3, fp
 8018be6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018bea:	f7e7 fd15 	bl	8000618 <__aeabi_dmul>
 8018bee:	9b08      	ldr	r3, [sp, #32]
 8018bf0:	1b5d      	subs	r5, r3, r5
 8018bf2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8018bf6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8018bfa:	e7e3      	b.n	8018bc4 <_strtod_l+0x404>
 8018bfc:	9b08      	ldr	r3, [sp, #32]
 8018bfe:	3316      	adds	r3, #22
 8018c00:	db0b      	blt.n	8018c1a <_strtod_l+0x45a>
 8018c02:	9b07      	ldr	r3, [sp, #28]
 8018c04:	4a57      	ldr	r2, [pc, #348]	; (8018d64 <_strtod_l+0x5a4>)
 8018c06:	1b9e      	subs	r6, r3, r6
 8018c08:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8018c0c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8018c10:	4650      	mov	r0, sl
 8018c12:	4659      	mov	r1, fp
 8018c14:	f7e7 fe2a 	bl	800086c <__aeabi_ddiv>
 8018c18:	e7d6      	b.n	8018bc8 <_strtod_l+0x408>
 8018c1a:	9b08      	ldr	r3, [sp, #32]
 8018c1c:	eba5 0808 	sub.w	r8, r5, r8
 8018c20:	4498      	add	r8, r3
 8018c22:	f1b8 0f00 	cmp.w	r8, #0
 8018c26:	dd71      	ble.n	8018d0c <_strtod_l+0x54c>
 8018c28:	f018 030f 	ands.w	r3, r8, #15
 8018c2c:	d00a      	beq.n	8018c44 <_strtod_l+0x484>
 8018c2e:	494d      	ldr	r1, [pc, #308]	; (8018d64 <_strtod_l+0x5a4>)
 8018c30:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8018c34:	4652      	mov	r2, sl
 8018c36:	465b      	mov	r3, fp
 8018c38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018c3c:	f7e7 fcec 	bl	8000618 <__aeabi_dmul>
 8018c40:	4682      	mov	sl, r0
 8018c42:	468b      	mov	fp, r1
 8018c44:	f038 080f 	bics.w	r8, r8, #15
 8018c48:	d04d      	beq.n	8018ce6 <_strtod_l+0x526>
 8018c4a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8018c4e:	dd22      	ble.n	8018c96 <_strtod_l+0x4d6>
 8018c50:	2500      	movs	r5, #0
 8018c52:	462e      	mov	r6, r5
 8018c54:	9509      	str	r5, [sp, #36]	; 0x24
 8018c56:	9507      	str	r5, [sp, #28]
 8018c58:	2322      	movs	r3, #34	; 0x22
 8018c5a:	f8df b110 	ldr.w	fp, [pc, #272]	; 8018d6c <_strtod_l+0x5ac>
 8018c5e:	6023      	str	r3, [r4, #0]
 8018c60:	f04f 0a00 	mov.w	sl, #0
 8018c64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018c66:	2b00      	cmp	r3, #0
 8018c68:	f43f adec 	beq.w	8018844 <_strtod_l+0x84>
 8018c6c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8018c6e:	4620      	mov	r0, r4
 8018c70:	f001 ffc4 	bl	801abfc <_Bfree>
 8018c74:	9907      	ldr	r1, [sp, #28]
 8018c76:	4620      	mov	r0, r4
 8018c78:	f001 ffc0 	bl	801abfc <_Bfree>
 8018c7c:	4631      	mov	r1, r6
 8018c7e:	4620      	mov	r0, r4
 8018c80:	f001 ffbc 	bl	801abfc <_Bfree>
 8018c84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8018c86:	4620      	mov	r0, r4
 8018c88:	f001 ffb8 	bl	801abfc <_Bfree>
 8018c8c:	4629      	mov	r1, r5
 8018c8e:	4620      	mov	r0, r4
 8018c90:	f001 ffb4 	bl	801abfc <_Bfree>
 8018c94:	e5d6      	b.n	8018844 <_strtod_l+0x84>
 8018c96:	2300      	movs	r3, #0
 8018c98:	ea4f 1828 	mov.w	r8, r8, asr #4
 8018c9c:	4650      	mov	r0, sl
 8018c9e:	4659      	mov	r1, fp
 8018ca0:	4699      	mov	r9, r3
 8018ca2:	f1b8 0f01 	cmp.w	r8, #1
 8018ca6:	dc21      	bgt.n	8018cec <_strtod_l+0x52c>
 8018ca8:	b10b      	cbz	r3, 8018cae <_strtod_l+0x4ee>
 8018caa:	4682      	mov	sl, r0
 8018cac:	468b      	mov	fp, r1
 8018cae:	4b2e      	ldr	r3, [pc, #184]	; (8018d68 <_strtod_l+0x5a8>)
 8018cb0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8018cb4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8018cb8:	4652      	mov	r2, sl
 8018cba:	465b      	mov	r3, fp
 8018cbc:	e9d9 0100 	ldrd	r0, r1, [r9]
 8018cc0:	f7e7 fcaa 	bl	8000618 <__aeabi_dmul>
 8018cc4:	4b29      	ldr	r3, [pc, #164]	; (8018d6c <_strtod_l+0x5ac>)
 8018cc6:	460a      	mov	r2, r1
 8018cc8:	400b      	ands	r3, r1
 8018cca:	4929      	ldr	r1, [pc, #164]	; (8018d70 <_strtod_l+0x5b0>)
 8018ccc:	428b      	cmp	r3, r1
 8018cce:	4682      	mov	sl, r0
 8018cd0:	d8be      	bhi.n	8018c50 <_strtod_l+0x490>
 8018cd2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8018cd6:	428b      	cmp	r3, r1
 8018cd8:	bf86      	itte	hi
 8018cda:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8018d74 <_strtod_l+0x5b4>
 8018cde:	f04f 3aff 	movhi.w	sl, #4294967295
 8018ce2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8018ce6:	2300      	movs	r3, #0
 8018ce8:	9304      	str	r3, [sp, #16]
 8018cea:	e081      	b.n	8018df0 <_strtod_l+0x630>
 8018cec:	f018 0f01 	tst.w	r8, #1
 8018cf0:	d007      	beq.n	8018d02 <_strtod_l+0x542>
 8018cf2:	4b1d      	ldr	r3, [pc, #116]	; (8018d68 <_strtod_l+0x5a8>)
 8018cf4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8018cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018cfc:	f7e7 fc8c 	bl	8000618 <__aeabi_dmul>
 8018d00:	2301      	movs	r3, #1
 8018d02:	f109 0901 	add.w	r9, r9, #1
 8018d06:	ea4f 0868 	mov.w	r8, r8, asr #1
 8018d0a:	e7ca      	b.n	8018ca2 <_strtod_l+0x4e2>
 8018d0c:	d0eb      	beq.n	8018ce6 <_strtod_l+0x526>
 8018d0e:	f1c8 0800 	rsb	r8, r8, #0
 8018d12:	f018 020f 	ands.w	r2, r8, #15
 8018d16:	d00a      	beq.n	8018d2e <_strtod_l+0x56e>
 8018d18:	4b12      	ldr	r3, [pc, #72]	; (8018d64 <_strtod_l+0x5a4>)
 8018d1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018d1e:	4650      	mov	r0, sl
 8018d20:	4659      	mov	r1, fp
 8018d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018d26:	f7e7 fda1 	bl	800086c <__aeabi_ddiv>
 8018d2a:	4682      	mov	sl, r0
 8018d2c:	468b      	mov	fp, r1
 8018d2e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8018d32:	d0d8      	beq.n	8018ce6 <_strtod_l+0x526>
 8018d34:	f1b8 0f1f 	cmp.w	r8, #31
 8018d38:	dd1e      	ble.n	8018d78 <_strtod_l+0x5b8>
 8018d3a:	2500      	movs	r5, #0
 8018d3c:	462e      	mov	r6, r5
 8018d3e:	9509      	str	r5, [sp, #36]	; 0x24
 8018d40:	9507      	str	r5, [sp, #28]
 8018d42:	2322      	movs	r3, #34	; 0x22
 8018d44:	f04f 0a00 	mov.w	sl, #0
 8018d48:	f04f 0b00 	mov.w	fp, #0
 8018d4c:	6023      	str	r3, [r4, #0]
 8018d4e:	e789      	b.n	8018c64 <_strtod_l+0x4a4>
 8018d50:	08020a41 	.word	0x08020a41
 8018d54:	08020af4 	.word	0x08020af4
 8018d58:	08020a39 	.word	0x08020a39
 8018d5c:	08020b6f 	.word	0x08020b6f
 8018d60:	08020b6b 	.word	0x08020b6b
 8018d64:	08020d58 	.word	0x08020d58
 8018d68:	08020d30 	.word	0x08020d30
 8018d6c:	7ff00000 	.word	0x7ff00000
 8018d70:	7ca00000 	.word	0x7ca00000
 8018d74:	7fefffff 	.word	0x7fefffff
 8018d78:	f018 0310 	ands.w	r3, r8, #16
 8018d7c:	bf18      	it	ne
 8018d7e:	236a      	movne	r3, #106	; 0x6a
 8018d80:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8019138 <_strtod_l+0x978>
 8018d84:	9304      	str	r3, [sp, #16]
 8018d86:	4650      	mov	r0, sl
 8018d88:	4659      	mov	r1, fp
 8018d8a:	2300      	movs	r3, #0
 8018d8c:	f018 0f01 	tst.w	r8, #1
 8018d90:	d004      	beq.n	8018d9c <_strtod_l+0x5dc>
 8018d92:	e9d9 2300 	ldrd	r2, r3, [r9]
 8018d96:	f7e7 fc3f 	bl	8000618 <__aeabi_dmul>
 8018d9a:	2301      	movs	r3, #1
 8018d9c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8018da0:	f109 0908 	add.w	r9, r9, #8
 8018da4:	d1f2      	bne.n	8018d8c <_strtod_l+0x5cc>
 8018da6:	b10b      	cbz	r3, 8018dac <_strtod_l+0x5ec>
 8018da8:	4682      	mov	sl, r0
 8018daa:	468b      	mov	fp, r1
 8018dac:	9b04      	ldr	r3, [sp, #16]
 8018dae:	b1bb      	cbz	r3, 8018de0 <_strtod_l+0x620>
 8018db0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8018db4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8018db8:	2b00      	cmp	r3, #0
 8018dba:	4659      	mov	r1, fp
 8018dbc:	dd10      	ble.n	8018de0 <_strtod_l+0x620>
 8018dbe:	2b1f      	cmp	r3, #31
 8018dc0:	f340 8128 	ble.w	8019014 <_strtod_l+0x854>
 8018dc4:	2b34      	cmp	r3, #52	; 0x34
 8018dc6:	bfde      	ittt	le
 8018dc8:	3b20      	suble	r3, #32
 8018dca:	f04f 32ff 	movle.w	r2, #4294967295
 8018dce:	fa02 f303 	lslle.w	r3, r2, r3
 8018dd2:	f04f 0a00 	mov.w	sl, #0
 8018dd6:	bfcc      	ite	gt
 8018dd8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8018ddc:	ea03 0b01 	andle.w	fp, r3, r1
 8018de0:	2200      	movs	r2, #0
 8018de2:	2300      	movs	r3, #0
 8018de4:	4650      	mov	r0, sl
 8018de6:	4659      	mov	r1, fp
 8018de8:	f7e7 fe7e 	bl	8000ae8 <__aeabi_dcmpeq>
 8018dec:	2800      	cmp	r0, #0
 8018dee:	d1a4      	bne.n	8018d3a <_strtod_l+0x57a>
 8018df0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018df2:	9300      	str	r3, [sp, #0]
 8018df4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8018df6:	462b      	mov	r3, r5
 8018df8:	463a      	mov	r2, r7
 8018dfa:	4620      	mov	r0, r4
 8018dfc:	f001 ff6a 	bl	801acd4 <__s2b>
 8018e00:	9009      	str	r0, [sp, #36]	; 0x24
 8018e02:	2800      	cmp	r0, #0
 8018e04:	f43f af24 	beq.w	8018c50 <_strtod_l+0x490>
 8018e08:	9b07      	ldr	r3, [sp, #28]
 8018e0a:	1b9e      	subs	r6, r3, r6
 8018e0c:	9b08      	ldr	r3, [sp, #32]
 8018e0e:	2b00      	cmp	r3, #0
 8018e10:	bfb4      	ite	lt
 8018e12:	4633      	movlt	r3, r6
 8018e14:	2300      	movge	r3, #0
 8018e16:	9310      	str	r3, [sp, #64]	; 0x40
 8018e18:	9b08      	ldr	r3, [sp, #32]
 8018e1a:	2500      	movs	r5, #0
 8018e1c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8018e20:	9318      	str	r3, [sp, #96]	; 0x60
 8018e22:	462e      	mov	r6, r5
 8018e24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018e26:	4620      	mov	r0, r4
 8018e28:	6859      	ldr	r1, [r3, #4]
 8018e2a:	f001 fea7 	bl	801ab7c <_Balloc>
 8018e2e:	9007      	str	r0, [sp, #28]
 8018e30:	2800      	cmp	r0, #0
 8018e32:	f43f af11 	beq.w	8018c58 <_strtod_l+0x498>
 8018e36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018e38:	691a      	ldr	r2, [r3, #16]
 8018e3a:	3202      	adds	r2, #2
 8018e3c:	f103 010c 	add.w	r1, r3, #12
 8018e40:	0092      	lsls	r2, r2, #2
 8018e42:	300c      	adds	r0, #12
 8018e44:	f7fe fe74 	bl	8017b30 <memcpy>
 8018e48:	ec4b ab10 	vmov	d0, sl, fp
 8018e4c:	aa20      	add	r2, sp, #128	; 0x80
 8018e4e:	a91f      	add	r1, sp, #124	; 0x7c
 8018e50:	4620      	mov	r0, r4
 8018e52:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8018e56:	f002 fa79 	bl	801b34c <__d2b>
 8018e5a:	901e      	str	r0, [sp, #120]	; 0x78
 8018e5c:	2800      	cmp	r0, #0
 8018e5e:	f43f aefb 	beq.w	8018c58 <_strtod_l+0x498>
 8018e62:	2101      	movs	r1, #1
 8018e64:	4620      	mov	r0, r4
 8018e66:	f001 ffcf 	bl	801ae08 <__i2b>
 8018e6a:	4606      	mov	r6, r0
 8018e6c:	2800      	cmp	r0, #0
 8018e6e:	f43f aef3 	beq.w	8018c58 <_strtod_l+0x498>
 8018e72:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8018e74:	9904      	ldr	r1, [sp, #16]
 8018e76:	2b00      	cmp	r3, #0
 8018e78:	bfab      	itete	ge
 8018e7a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8018e7c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8018e7e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8018e80:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8018e84:	bfac      	ite	ge
 8018e86:	eb03 0902 	addge.w	r9, r3, r2
 8018e8a:	1ad7      	sublt	r7, r2, r3
 8018e8c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8018e8e:	eba3 0801 	sub.w	r8, r3, r1
 8018e92:	4490      	add	r8, r2
 8018e94:	4ba3      	ldr	r3, [pc, #652]	; (8019124 <_strtod_l+0x964>)
 8018e96:	f108 38ff 	add.w	r8, r8, #4294967295
 8018e9a:	4598      	cmp	r8, r3
 8018e9c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8018ea0:	f280 80cc 	bge.w	801903c <_strtod_l+0x87c>
 8018ea4:	eba3 0308 	sub.w	r3, r3, r8
 8018ea8:	2b1f      	cmp	r3, #31
 8018eaa:	eba2 0203 	sub.w	r2, r2, r3
 8018eae:	f04f 0101 	mov.w	r1, #1
 8018eb2:	f300 80b6 	bgt.w	8019022 <_strtod_l+0x862>
 8018eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8018eba:	9311      	str	r3, [sp, #68]	; 0x44
 8018ebc:	2300      	movs	r3, #0
 8018ebe:	930c      	str	r3, [sp, #48]	; 0x30
 8018ec0:	eb09 0802 	add.w	r8, r9, r2
 8018ec4:	9b04      	ldr	r3, [sp, #16]
 8018ec6:	45c1      	cmp	r9, r8
 8018ec8:	4417      	add	r7, r2
 8018eca:	441f      	add	r7, r3
 8018ecc:	464b      	mov	r3, r9
 8018ece:	bfa8      	it	ge
 8018ed0:	4643      	movge	r3, r8
 8018ed2:	42bb      	cmp	r3, r7
 8018ed4:	bfa8      	it	ge
 8018ed6:	463b      	movge	r3, r7
 8018ed8:	2b00      	cmp	r3, #0
 8018eda:	bfc2      	ittt	gt
 8018edc:	eba8 0803 	subgt.w	r8, r8, r3
 8018ee0:	1aff      	subgt	r7, r7, r3
 8018ee2:	eba9 0903 	subgt.w	r9, r9, r3
 8018ee6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8018ee8:	2b00      	cmp	r3, #0
 8018eea:	dd17      	ble.n	8018f1c <_strtod_l+0x75c>
 8018eec:	4631      	mov	r1, r6
 8018eee:	461a      	mov	r2, r3
 8018ef0:	4620      	mov	r0, r4
 8018ef2:	f002 f845 	bl	801af80 <__pow5mult>
 8018ef6:	4606      	mov	r6, r0
 8018ef8:	2800      	cmp	r0, #0
 8018efa:	f43f aead 	beq.w	8018c58 <_strtod_l+0x498>
 8018efe:	4601      	mov	r1, r0
 8018f00:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8018f02:	4620      	mov	r0, r4
 8018f04:	f001 ff96 	bl	801ae34 <__multiply>
 8018f08:	900f      	str	r0, [sp, #60]	; 0x3c
 8018f0a:	2800      	cmp	r0, #0
 8018f0c:	f43f aea4 	beq.w	8018c58 <_strtod_l+0x498>
 8018f10:	991e      	ldr	r1, [sp, #120]	; 0x78
 8018f12:	4620      	mov	r0, r4
 8018f14:	f001 fe72 	bl	801abfc <_Bfree>
 8018f18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018f1a:	931e      	str	r3, [sp, #120]	; 0x78
 8018f1c:	f1b8 0f00 	cmp.w	r8, #0
 8018f20:	f300 8091 	bgt.w	8019046 <_strtod_l+0x886>
 8018f24:	9b08      	ldr	r3, [sp, #32]
 8018f26:	2b00      	cmp	r3, #0
 8018f28:	dd08      	ble.n	8018f3c <_strtod_l+0x77c>
 8018f2a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8018f2c:	9907      	ldr	r1, [sp, #28]
 8018f2e:	4620      	mov	r0, r4
 8018f30:	f002 f826 	bl	801af80 <__pow5mult>
 8018f34:	9007      	str	r0, [sp, #28]
 8018f36:	2800      	cmp	r0, #0
 8018f38:	f43f ae8e 	beq.w	8018c58 <_strtod_l+0x498>
 8018f3c:	2f00      	cmp	r7, #0
 8018f3e:	dd08      	ble.n	8018f52 <_strtod_l+0x792>
 8018f40:	9907      	ldr	r1, [sp, #28]
 8018f42:	463a      	mov	r2, r7
 8018f44:	4620      	mov	r0, r4
 8018f46:	f002 f875 	bl	801b034 <__lshift>
 8018f4a:	9007      	str	r0, [sp, #28]
 8018f4c:	2800      	cmp	r0, #0
 8018f4e:	f43f ae83 	beq.w	8018c58 <_strtod_l+0x498>
 8018f52:	f1b9 0f00 	cmp.w	r9, #0
 8018f56:	dd08      	ble.n	8018f6a <_strtod_l+0x7aa>
 8018f58:	4631      	mov	r1, r6
 8018f5a:	464a      	mov	r2, r9
 8018f5c:	4620      	mov	r0, r4
 8018f5e:	f002 f869 	bl	801b034 <__lshift>
 8018f62:	4606      	mov	r6, r0
 8018f64:	2800      	cmp	r0, #0
 8018f66:	f43f ae77 	beq.w	8018c58 <_strtod_l+0x498>
 8018f6a:	9a07      	ldr	r2, [sp, #28]
 8018f6c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8018f6e:	4620      	mov	r0, r4
 8018f70:	f002 f8e8 	bl	801b144 <__mdiff>
 8018f74:	4605      	mov	r5, r0
 8018f76:	2800      	cmp	r0, #0
 8018f78:	f43f ae6e 	beq.w	8018c58 <_strtod_l+0x498>
 8018f7c:	68c3      	ldr	r3, [r0, #12]
 8018f7e:	930f      	str	r3, [sp, #60]	; 0x3c
 8018f80:	2300      	movs	r3, #0
 8018f82:	60c3      	str	r3, [r0, #12]
 8018f84:	4631      	mov	r1, r6
 8018f86:	f002 f8c1 	bl	801b10c <__mcmp>
 8018f8a:	2800      	cmp	r0, #0
 8018f8c:	da65      	bge.n	801905a <_strtod_l+0x89a>
 8018f8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018f90:	ea53 030a 	orrs.w	r3, r3, sl
 8018f94:	f040 8087 	bne.w	80190a6 <_strtod_l+0x8e6>
 8018f98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8018f9c:	2b00      	cmp	r3, #0
 8018f9e:	f040 8082 	bne.w	80190a6 <_strtod_l+0x8e6>
 8018fa2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8018fa6:	0d1b      	lsrs	r3, r3, #20
 8018fa8:	051b      	lsls	r3, r3, #20
 8018faa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8018fae:	d97a      	bls.n	80190a6 <_strtod_l+0x8e6>
 8018fb0:	696b      	ldr	r3, [r5, #20]
 8018fb2:	b913      	cbnz	r3, 8018fba <_strtod_l+0x7fa>
 8018fb4:	692b      	ldr	r3, [r5, #16]
 8018fb6:	2b01      	cmp	r3, #1
 8018fb8:	dd75      	ble.n	80190a6 <_strtod_l+0x8e6>
 8018fba:	4629      	mov	r1, r5
 8018fbc:	2201      	movs	r2, #1
 8018fbe:	4620      	mov	r0, r4
 8018fc0:	f002 f838 	bl	801b034 <__lshift>
 8018fc4:	4631      	mov	r1, r6
 8018fc6:	4605      	mov	r5, r0
 8018fc8:	f002 f8a0 	bl	801b10c <__mcmp>
 8018fcc:	2800      	cmp	r0, #0
 8018fce:	dd6a      	ble.n	80190a6 <_strtod_l+0x8e6>
 8018fd0:	9904      	ldr	r1, [sp, #16]
 8018fd2:	4a55      	ldr	r2, [pc, #340]	; (8019128 <_strtod_l+0x968>)
 8018fd4:	465b      	mov	r3, fp
 8018fd6:	2900      	cmp	r1, #0
 8018fd8:	f000 8085 	beq.w	80190e6 <_strtod_l+0x926>
 8018fdc:	ea02 010b 	and.w	r1, r2, fp
 8018fe0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8018fe4:	dc7f      	bgt.n	80190e6 <_strtod_l+0x926>
 8018fe6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8018fea:	f77f aeaa 	ble.w	8018d42 <_strtod_l+0x582>
 8018fee:	4a4f      	ldr	r2, [pc, #316]	; (801912c <_strtod_l+0x96c>)
 8018ff0:	2300      	movs	r3, #0
 8018ff2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8018ff6:	4650      	mov	r0, sl
 8018ff8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8018ffc:	4659      	mov	r1, fp
 8018ffe:	f7e7 fb0b 	bl	8000618 <__aeabi_dmul>
 8019002:	460b      	mov	r3, r1
 8019004:	4303      	orrs	r3, r0
 8019006:	bf08      	it	eq
 8019008:	2322      	moveq	r3, #34	; 0x22
 801900a:	4682      	mov	sl, r0
 801900c:	468b      	mov	fp, r1
 801900e:	bf08      	it	eq
 8019010:	6023      	streq	r3, [r4, #0]
 8019012:	e62b      	b.n	8018c6c <_strtod_l+0x4ac>
 8019014:	f04f 32ff 	mov.w	r2, #4294967295
 8019018:	fa02 f303 	lsl.w	r3, r2, r3
 801901c:	ea03 0a0a 	and.w	sl, r3, sl
 8019020:	e6de      	b.n	8018de0 <_strtod_l+0x620>
 8019022:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8019026:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801902a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801902e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8019032:	fa01 f308 	lsl.w	r3, r1, r8
 8019036:	930c      	str	r3, [sp, #48]	; 0x30
 8019038:	9111      	str	r1, [sp, #68]	; 0x44
 801903a:	e741      	b.n	8018ec0 <_strtod_l+0x700>
 801903c:	2300      	movs	r3, #0
 801903e:	930c      	str	r3, [sp, #48]	; 0x30
 8019040:	2301      	movs	r3, #1
 8019042:	9311      	str	r3, [sp, #68]	; 0x44
 8019044:	e73c      	b.n	8018ec0 <_strtod_l+0x700>
 8019046:	991e      	ldr	r1, [sp, #120]	; 0x78
 8019048:	4642      	mov	r2, r8
 801904a:	4620      	mov	r0, r4
 801904c:	f001 fff2 	bl	801b034 <__lshift>
 8019050:	901e      	str	r0, [sp, #120]	; 0x78
 8019052:	2800      	cmp	r0, #0
 8019054:	f47f af66 	bne.w	8018f24 <_strtod_l+0x764>
 8019058:	e5fe      	b.n	8018c58 <_strtod_l+0x498>
 801905a:	465f      	mov	r7, fp
 801905c:	d16e      	bne.n	801913c <_strtod_l+0x97c>
 801905e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8019060:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019064:	b342      	cbz	r2, 80190b8 <_strtod_l+0x8f8>
 8019066:	4a32      	ldr	r2, [pc, #200]	; (8019130 <_strtod_l+0x970>)
 8019068:	4293      	cmp	r3, r2
 801906a:	d128      	bne.n	80190be <_strtod_l+0x8fe>
 801906c:	9b04      	ldr	r3, [sp, #16]
 801906e:	4650      	mov	r0, sl
 8019070:	b1eb      	cbz	r3, 80190ae <_strtod_l+0x8ee>
 8019072:	4a2d      	ldr	r2, [pc, #180]	; (8019128 <_strtod_l+0x968>)
 8019074:	403a      	ands	r2, r7
 8019076:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801907a:	f04f 31ff 	mov.w	r1, #4294967295
 801907e:	d819      	bhi.n	80190b4 <_strtod_l+0x8f4>
 8019080:	0d12      	lsrs	r2, r2, #20
 8019082:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8019086:	fa01 f303 	lsl.w	r3, r1, r3
 801908a:	4298      	cmp	r0, r3
 801908c:	d117      	bne.n	80190be <_strtod_l+0x8fe>
 801908e:	4b29      	ldr	r3, [pc, #164]	; (8019134 <_strtod_l+0x974>)
 8019090:	429f      	cmp	r7, r3
 8019092:	d102      	bne.n	801909a <_strtod_l+0x8da>
 8019094:	3001      	adds	r0, #1
 8019096:	f43f addf 	beq.w	8018c58 <_strtod_l+0x498>
 801909a:	4b23      	ldr	r3, [pc, #140]	; (8019128 <_strtod_l+0x968>)
 801909c:	403b      	ands	r3, r7
 801909e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80190a2:	f04f 0a00 	mov.w	sl, #0
 80190a6:	9b04      	ldr	r3, [sp, #16]
 80190a8:	2b00      	cmp	r3, #0
 80190aa:	d1a0      	bne.n	8018fee <_strtod_l+0x82e>
 80190ac:	e5de      	b.n	8018c6c <_strtod_l+0x4ac>
 80190ae:	f04f 33ff 	mov.w	r3, #4294967295
 80190b2:	e7ea      	b.n	801908a <_strtod_l+0x8ca>
 80190b4:	460b      	mov	r3, r1
 80190b6:	e7e8      	b.n	801908a <_strtod_l+0x8ca>
 80190b8:	ea53 030a 	orrs.w	r3, r3, sl
 80190bc:	d088      	beq.n	8018fd0 <_strtod_l+0x810>
 80190be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80190c0:	b1db      	cbz	r3, 80190fa <_strtod_l+0x93a>
 80190c2:	423b      	tst	r3, r7
 80190c4:	d0ef      	beq.n	80190a6 <_strtod_l+0x8e6>
 80190c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80190c8:	9a04      	ldr	r2, [sp, #16]
 80190ca:	4650      	mov	r0, sl
 80190cc:	4659      	mov	r1, fp
 80190ce:	b1c3      	cbz	r3, 8019102 <_strtod_l+0x942>
 80190d0:	f7ff fb57 	bl	8018782 <sulp>
 80190d4:	4602      	mov	r2, r0
 80190d6:	460b      	mov	r3, r1
 80190d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80190dc:	f7e7 f8e6 	bl	80002ac <__adddf3>
 80190e0:	4682      	mov	sl, r0
 80190e2:	468b      	mov	fp, r1
 80190e4:	e7df      	b.n	80190a6 <_strtod_l+0x8e6>
 80190e6:	4013      	ands	r3, r2
 80190e8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80190ec:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80190f0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80190f4:	f04f 3aff 	mov.w	sl, #4294967295
 80190f8:	e7d5      	b.n	80190a6 <_strtod_l+0x8e6>
 80190fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80190fc:	ea13 0f0a 	tst.w	r3, sl
 8019100:	e7e0      	b.n	80190c4 <_strtod_l+0x904>
 8019102:	f7ff fb3e 	bl	8018782 <sulp>
 8019106:	4602      	mov	r2, r0
 8019108:	460b      	mov	r3, r1
 801910a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801910e:	f7e7 f8cb 	bl	80002a8 <__aeabi_dsub>
 8019112:	2200      	movs	r2, #0
 8019114:	2300      	movs	r3, #0
 8019116:	4682      	mov	sl, r0
 8019118:	468b      	mov	fp, r1
 801911a:	f7e7 fce5 	bl	8000ae8 <__aeabi_dcmpeq>
 801911e:	2800      	cmp	r0, #0
 8019120:	d0c1      	beq.n	80190a6 <_strtod_l+0x8e6>
 8019122:	e60e      	b.n	8018d42 <_strtod_l+0x582>
 8019124:	fffffc02 	.word	0xfffffc02
 8019128:	7ff00000 	.word	0x7ff00000
 801912c:	39500000 	.word	0x39500000
 8019130:	000fffff 	.word	0x000fffff
 8019134:	7fefffff 	.word	0x7fefffff
 8019138:	08020b08 	.word	0x08020b08
 801913c:	4631      	mov	r1, r6
 801913e:	4628      	mov	r0, r5
 8019140:	f002 f960 	bl	801b404 <__ratio>
 8019144:	ec59 8b10 	vmov	r8, r9, d0
 8019148:	ee10 0a10 	vmov	r0, s0
 801914c:	2200      	movs	r2, #0
 801914e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8019152:	4649      	mov	r1, r9
 8019154:	f7e7 fcdc 	bl	8000b10 <__aeabi_dcmple>
 8019158:	2800      	cmp	r0, #0
 801915a:	d07c      	beq.n	8019256 <_strtod_l+0xa96>
 801915c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801915e:	2b00      	cmp	r3, #0
 8019160:	d04c      	beq.n	80191fc <_strtod_l+0xa3c>
 8019162:	4b95      	ldr	r3, [pc, #596]	; (80193b8 <_strtod_l+0xbf8>)
 8019164:	2200      	movs	r2, #0
 8019166:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801916a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80193b8 <_strtod_l+0xbf8>
 801916e:	f04f 0800 	mov.w	r8, #0
 8019172:	4b92      	ldr	r3, [pc, #584]	; (80193bc <_strtod_l+0xbfc>)
 8019174:	403b      	ands	r3, r7
 8019176:	9311      	str	r3, [sp, #68]	; 0x44
 8019178:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801917a:	4b91      	ldr	r3, [pc, #580]	; (80193c0 <_strtod_l+0xc00>)
 801917c:	429a      	cmp	r2, r3
 801917e:	f040 80b2 	bne.w	80192e6 <_strtod_l+0xb26>
 8019182:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8019186:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801918a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801918e:	ec4b ab10 	vmov	d0, sl, fp
 8019192:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8019196:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801919a:	f002 f85b 	bl	801b254 <__ulp>
 801919e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80191a2:	ec53 2b10 	vmov	r2, r3, d0
 80191a6:	f7e7 fa37 	bl	8000618 <__aeabi_dmul>
 80191aa:	4652      	mov	r2, sl
 80191ac:	465b      	mov	r3, fp
 80191ae:	f7e7 f87d 	bl	80002ac <__adddf3>
 80191b2:	460b      	mov	r3, r1
 80191b4:	4981      	ldr	r1, [pc, #516]	; (80193bc <_strtod_l+0xbfc>)
 80191b6:	4a83      	ldr	r2, [pc, #524]	; (80193c4 <_strtod_l+0xc04>)
 80191b8:	4019      	ands	r1, r3
 80191ba:	4291      	cmp	r1, r2
 80191bc:	4682      	mov	sl, r0
 80191be:	d95e      	bls.n	801927e <_strtod_l+0xabe>
 80191c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80191c2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80191c6:	4293      	cmp	r3, r2
 80191c8:	d103      	bne.n	80191d2 <_strtod_l+0xa12>
 80191ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80191cc:	3301      	adds	r3, #1
 80191ce:	f43f ad43 	beq.w	8018c58 <_strtod_l+0x498>
 80191d2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80193d0 <_strtod_l+0xc10>
 80191d6:	f04f 3aff 	mov.w	sl, #4294967295
 80191da:	991e      	ldr	r1, [sp, #120]	; 0x78
 80191dc:	4620      	mov	r0, r4
 80191de:	f001 fd0d 	bl	801abfc <_Bfree>
 80191e2:	9907      	ldr	r1, [sp, #28]
 80191e4:	4620      	mov	r0, r4
 80191e6:	f001 fd09 	bl	801abfc <_Bfree>
 80191ea:	4631      	mov	r1, r6
 80191ec:	4620      	mov	r0, r4
 80191ee:	f001 fd05 	bl	801abfc <_Bfree>
 80191f2:	4629      	mov	r1, r5
 80191f4:	4620      	mov	r0, r4
 80191f6:	f001 fd01 	bl	801abfc <_Bfree>
 80191fa:	e613      	b.n	8018e24 <_strtod_l+0x664>
 80191fc:	f1ba 0f00 	cmp.w	sl, #0
 8019200:	d11b      	bne.n	801923a <_strtod_l+0xa7a>
 8019202:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019206:	b9f3      	cbnz	r3, 8019246 <_strtod_l+0xa86>
 8019208:	4b6b      	ldr	r3, [pc, #428]	; (80193b8 <_strtod_l+0xbf8>)
 801920a:	2200      	movs	r2, #0
 801920c:	4640      	mov	r0, r8
 801920e:	4649      	mov	r1, r9
 8019210:	f7e7 fc74 	bl	8000afc <__aeabi_dcmplt>
 8019214:	b9d0      	cbnz	r0, 801924c <_strtod_l+0xa8c>
 8019216:	4640      	mov	r0, r8
 8019218:	4649      	mov	r1, r9
 801921a:	4b6b      	ldr	r3, [pc, #428]	; (80193c8 <_strtod_l+0xc08>)
 801921c:	2200      	movs	r2, #0
 801921e:	f7e7 f9fb 	bl	8000618 <__aeabi_dmul>
 8019222:	4680      	mov	r8, r0
 8019224:	4689      	mov	r9, r1
 8019226:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801922a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 801922e:	931b      	str	r3, [sp, #108]	; 0x6c
 8019230:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8019234:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8019238:	e79b      	b.n	8019172 <_strtod_l+0x9b2>
 801923a:	f1ba 0f01 	cmp.w	sl, #1
 801923e:	d102      	bne.n	8019246 <_strtod_l+0xa86>
 8019240:	2f00      	cmp	r7, #0
 8019242:	f43f ad7e 	beq.w	8018d42 <_strtod_l+0x582>
 8019246:	4b61      	ldr	r3, [pc, #388]	; (80193cc <_strtod_l+0xc0c>)
 8019248:	2200      	movs	r2, #0
 801924a:	e78c      	b.n	8019166 <_strtod_l+0x9a6>
 801924c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80193c8 <_strtod_l+0xc08>
 8019250:	f04f 0800 	mov.w	r8, #0
 8019254:	e7e7      	b.n	8019226 <_strtod_l+0xa66>
 8019256:	4b5c      	ldr	r3, [pc, #368]	; (80193c8 <_strtod_l+0xc08>)
 8019258:	4640      	mov	r0, r8
 801925a:	4649      	mov	r1, r9
 801925c:	2200      	movs	r2, #0
 801925e:	f7e7 f9db 	bl	8000618 <__aeabi_dmul>
 8019262:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019264:	4680      	mov	r8, r0
 8019266:	4689      	mov	r9, r1
 8019268:	b933      	cbnz	r3, 8019278 <_strtod_l+0xab8>
 801926a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801926e:	9012      	str	r0, [sp, #72]	; 0x48
 8019270:	9313      	str	r3, [sp, #76]	; 0x4c
 8019272:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8019276:	e7dd      	b.n	8019234 <_strtod_l+0xa74>
 8019278:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 801927c:	e7f9      	b.n	8019272 <_strtod_l+0xab2>
 801927e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8019282:	9b04      	ldr	r3, [sp, #16]
 8019284:	2b00      	cmp	r3, #0
 8019286:	d1a8      	bne.n	80191da <_strtod_l+0xa1a>
 8019288:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801928c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801928e:	0d1b      	lsrs	r3, r3, #20
 8019290:	051b      	lsls	r3, r3, #20
 8019292:	429a      	cmp	r2, r3
 8019294:	d1a1      	bne.n	80191da <_strtod_l+0xa1a>
 8019296:	4640      	mov	r0, r8
 8019298:	4649      	mov	r1, r9
 801929a:	f7e7 fccd 	bl	8000c38 <__aeabi_d2lz>
 801929e:	f7e7 f98d 	bl	80005bc <__aeabi_l2d>
 80192a2:	4602      	mov	r2, r0
 80192a4:	460b      	mov	r3, r1
 80192a6:	4640      	mov	r0, r8
 80192a8:	4649      	mov	r1, r9
 80192aa:	f7e6 fffd 	bl	80002a8 <__aeabi_dsub>
 80192ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80192b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80192b4:	ea43 030a 	orr.w	r3, r3, sl
 80192b8:	4313      	orrs	r3, r2
 80192ba:	4680      	mov	r8, r0
 80192bc:	4689      	mov	r9, r1
 80192be:	d053      	beq.n	8019368 <_strtod_l+0xba8>
 80192c0:	a335      	add	r3, pc, #212	; (adr r3, 8019398 <_strtod_l+0xbd8>)
 80192c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192c6:	f7e7 fc19 	bl	8000afc <__aeabi_dcmplt>
 80192ca:	2800      	cmp	r0, #0
 80192cc:	f47f acce 	bne.w	8018c6c <_strtod_l+0x4ac>
 80192d0:	a333      	add	r3, pc, #204	; (adr r3, 80193a0 <_strtod_l+0xbe0>)
 80192d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192d6:	4640      	mov	r0, r8
 80192d8:	4649      	mov	r1, r9
 80192da:	f7e7 fc2d 	bl	8000b38 <__aeabi_dcmpgt>
 80192de:	2800      	cmp	r0, #0
 80192e0:	f43f af7b 	beq.w	80191da <_strtod_l+0xa1a>
 80192e4:	e4c2      	b.n	8018c6c <_strtod_l+0x4ac>
 80192e6:	9b04      	ldr	r3, [sp, #16]
 80192e8:	b333      	cbz	r3, 8019338 <_strtod_l+0xb78>
 80192ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80192ec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80192f0:	d822      	bhi.n	8019338 <_strtod_l+0xb78>
 80192f2:	a32d      	add	r3, pc, #180	; (adr r3, 80193a8 <_strtod_l+0xbe8>)
 80192f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192f8:	4640      	mov	r0, r8
 80192fa:	4649      	mov	r1, r9
 80192fc:	f7e7 fc08 	bl	8000b10 <__aeabi_dcmple>
 8019300:	b1a0      	cbz	r0, 801932c <_strtod_l+0xb6c>
 8019302:	4649      	mov	r1, r9
 8019304:	4640      	mov	r0, r8
 8019306:	f7e7 fc5f 	bl	8000bc8 <__aeabi_d2uiz>
 801930a:	2801      	cmp	r0, #1
 801930c:	bf38      	it	cc
 801930e:	2001      	movcc	r0, #1
 8019310:	f7e7 f908 	bl	8000524 <__aeabi_ui2d>
 8019314:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019316:	4680      	mov	r8, r0
 8019318:	4689      	mov	r9, r1
 801931a:	bb13      	cbnz	r3, 8019362 <_strtod_l+0xba2>
 801931c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019320:	9014      	str	r0, [sp, #80]	; 0x50
 8019322:	9315      	str	r3, [sp, #84]	; 0x54
 8019324:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8019328:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801932c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801932e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8019330:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8019334:	1a9b      	subs	r3, r3, r2
 8019336:	930d      	str	r3, [sp, #52]	; 0x34
 8019338:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801933c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8019340:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8019344:	f001 ff86 	bl	801b254 <__ulp>
 8019348:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801934c:	ec53 2b10 	vmov	r2, r3, d0
 8019350:	f7e7 f962 	bl	8000618 <__aeabi_dmul>
 8019354:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8019358:	f7e6 ffa8 	bl	80002ac <__adddf3>
 801935c:	4682      	mov	sl, r0
 801935e:	468b      	mov	fp, r1
 8019360:	e78f      	b.n	8019282 <_strtod_l+0xac2>
 8019362:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8019366:	e7dd      	b.n	8019324 <_strtod_l+0xb64>
 8019368:	a311      	add	r3, pc, #68	; (adr r3, 80193b0 <_strtod_l+0xbf0>)
 801936a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801936e:	f7e7 fbc5 	bl	8000afc <__aeabi_dcmplt>
 8019372:	e7b4      	b.n	80192de <_strtod_l+0xb1e>
 8019374:	2300      	movs	r3, #0
 8019376:	930e      	str	r3, [sp, #56]	; 0x38
 8019378:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801937a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801937c:	6013      	str	r3, [r2, #0]
 801937e:	f7ff ba65 	b.w	801884c <_strtod_l+0x8c>
 8019382:	2b65      	cmp	r3, #101	; 0x65
 8019384:	f43f ab5d 	beq.w	8018a42 <_strtod_l+0x282>
 8019388:	2b45      	cmp	r3, #69	; 0x45
 801938a:	f43f ab5a 	beq.w	8018a42 <_strtod_l+0x282>
 801938e:	2201      	movs	r2, #1
 8019390:	f7ff bb92 	b.w	8018ab8 <_strtod_l+0x2f8>
 8019394:	f3af 8000 	nop.w
 8019398:	94a03595 	.word	0x94a03595
 801939c:	3fdfffff 	.word	0x3fdfffff
 80193a0:	35afe535 	.word	0x35afe535
 80193a4:	3fe00000 	.word	0x3fe00000
 80193a8:	ffc00000 	.word	0xffc00000
 80193ac:	41dfffff 	.word	0x41dfffff
 80193b0:	94a03595 	.word	0x94a03595
 80193b4:	3fcfffff 	.word	0x3fcfffff
 80193b8:	3ff00000 	.word	0x3ff00000
 80193bc:	7ff00000 	.word	0x7ff00000
 80193c0:	7fe00000 	.word	0x7fe00000
 80193c4:	7c9fffff 	.word	0x7c9fffff
 80193c8:	3fe00000 	.word	0x3fe00000
 80193cc:	bff00000 	.word	0xbff00000
 80193d0:	7fefffff 	.word	0x7fefffff

080193d4 <strtod>:
 80193d4:	460a      	mov	r2, r1
 80193d6:	4601      	mov	r1, r0
 80193d8:	4802      	ldr	r0, [pc, #8]	; (80193e4 <strtod+0x10>)
 80193da:	4b03      	ldr	r3, [pc, #12]	; (80193e8 <strtod+0x14>)
 80193dc:	6800      	ldr	r0, [r0, #0]
 80193de:	f7ff b9ef 	b.w	80187c0 <_strtod_l>
 80193e2:	bf00      	nop
 80193e4:	20000074 	.word	0x20000074
 80193e8:	200000dc 	.word	0x200000dc

080193ec <_strtol_l.isra.0>:
 80193ec:	2b01      	cmp	r3, #1
 80193ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80193f2:	d001      	beq.n	80193f8 <_strtol_l.isra.0+0xc>
 80193f4:	2b24      	cmp	r3, #36	; 0x24
 80193f6:	d906      	bls.n	8019406 <_strtol_l.isra.0+0x1a>
 80193f8:	f000 ff1e 	bl	801a238 <__errno>
 80193fc:	2316      	movs	r3, #22
 80193fe:	6003      	str	r3, [r0, #0]
 8019400:	2000      	movs	r0, #0
 8019402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019406:	4f3a      	ldr	r7, [pc, #232]	; (80194f0 <_strtol_l.isra.0+0x104>)
 8019408:	468e      	mov	lr, r1
 801940a:	4676      	mov	r6, lr
 801940c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8019410:	5de5      	ldrb	r5, [r4, r7]
 8019412:	f015 0508 	ands.w	r5, r5, #8
 8019416:	d1f8      	bne.n	801940a <_strtol_l.isra.0+0x1e>
 8019418:	2c2d      	cmp	r4, #45	; 0x2d
 801941a:	d134      	bne.n	8019486 <_strtol_l.isra.0+0x9a>
 801941c:	f89e 4000 	ldrb.w	r4, [lr]
 8019420:	f04f 0801 	mov.w	r8, #1
 8019424:	f106 0e02 	add.w	lr, r6, #2
 8019428:	2b00      	cmp	r3, #0
 801942a:	d05c      	beq.n	80194e6 <_strtol_l.isra.0+0xfa>
 801942c:	2b10      	cmp	r3, #16
 801942e:	d10c      	bne.n	801944a <_strtol_l.isra.0+0x5e>
 8019430:	2c30      	cmp	r4, #48	; 0x30
 8019432:	d10a      	bne.n	801944a <_strtol_l.isra.0+0x5e>
 8019434:	f89e 4000 	ldrb.w	r4, [lr]
 8019438:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801943c:	2c58      	cmp	r4, #88	; 0x58
 801943e:	d14d      	bne.n	80194dc <_strtol_l.isra.0+0xf0>
 8019440:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8019444:	2310      	movs	r3, #16
 8019446:	f10e 0e02 	add.w	lr, lr, #2
 801944a:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 801944e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8019452:	2600      	movs	r6, #0
 8019454:	fbbc f9f3 	udiv	r9, ip, r3
 8019458:	4635      	mov	r5, r6
 801945a:	fb03 ca19 	mls	sl, r3, r9, ip
 801945e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8019462:	2f09      	cmp	r7, #9
 8019464:	d818      	bhi.n	8019498 <_strtol_l.isra.0+0xac>
 8019466:	463c      	mov	r4, r7
 8019468:	42a3      	cmp	r3, r4
 801946a:	dd24      	ble.n	80194b6 <_strtol_l.isra.0+0xca>
 801946c:	2e00      	cmp	r6, #0
 801946e:	db1f      	blt.n	80194b0 <_strtol_l.isra.0+0xc4>
 8019470:	45a9      	cmp	r9, r5
 8019472:	d31d      	bcc.n	80194b0 <_strtol_l.isra.0+0xc4>
 8019474:	d101      	bne.n	801947a <_strtol_l.isra.0+0x8e>
 8019476:	45a2      	cmp	sl, r4
 8019478:	db1a      	blt.n	80194b0 <_strtol_l.isra.0+0xc4>
 801947a:	fb05 4503 	mla	r5, r5, r3, r4
 801947e:	2601      	movs	r6, #1
 8019480:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8019484:	e7eb      	b.n	801945e <_strtol_l.isra.0+0x72>
 8019486:	2c2b      	cmp	r4, #43	; 0x2b
 8019488:	bf08      	it	eq
 801948a:	f89e 4000 	ldrbeq.w	r4, [lr]
 801948e:	46a8      	mov	r8, r5
 8019490:	bf08      	it	eq
 8019492:	f106 0e02 	addeq.w	lr, r6, #2
 8019496:	e7c7      	b.n	8019428 <_strtol_l.isra.0+0x3c>
 8019498:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 801949c:	2f19      	cmp	r7, #25
 801949e:	d801      	bhi.n	80194a4 <_strtol_l.isra.0+0xb8>
 80194a0:	3c37      	subs	r4, #55	; 0x37
 80194a2:	e7e1      	b.n	8019468 <_strtol_l.isra.0+0x7c>
 80194a4:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80194a8:	2f19      	cmp	r7, #25
 80194aa:	d804      	bhi.n	80194b6 <_strtol_l.isra.0+0xca>
 80194ac:	3c57      	subs	r4, #87	; 0x57
 80194ae:	e7db      	b.n	8019468 <_strtol_l.isra.0+0x7c>
 80194b0:	f04f 36ff 	mov.w	r6, #4294967295
 80194b4:	e7e4      	b.n	8019480 <_strtol_l.isra.0+0x94>
 80194b6:	2e00      	cmp	r6, #0
 80194b8:	da05      	bge.n	80194c6 <_strtol_l.isra.0+0xda>
 80194ba:	2322      	movs	r3, #34	; 0x22
 80194bc:	6003      	str	r3, [r0, #0]
 80194be:	4665      	mov	r5, ip
 80194c0:	b942      	cbnz	r2, 80194d4 <_strtol_l.isra.0+0xe8>
 80194c2:	4628      	mov	r0, r5
 80194c4:	e79d      	b.n	8019402 <_strtol_l.isra.0+0x16>
 80194c6:	f1b8 0f00 	cmp.w	r8, #0
 80194ca:	d000      	beq.n	80194ce <_strtol_l.isra.0+0xe2>
 80194cc:	426d      	negs	r5, r5
 80194ce:	2a00      	cmp	r2, #0
 80194d0:	d0f7      	beq.n	80194c2 <_strtol_l.isra.0+0xd6>
 80194d2:	b10e      	cbz	r6, 80194d8 <_strtol_l.isra.0+0xec>
 80194d4:	f10e 31ff 	add.w	r1, lr, #4294967295
 80194d8:	6011      	str	r1, [r2, #0]
 80194da:	e7f2      	b.n	80194c2 <_strtol_l.isra.0+0xd6>
 80194dc:	2430      	movs	r4, #48	; 0x30
 80194de:	2b00      	cmp	r3, #0
 80194e0:	d1b3      	bne.n	801944a <_strtol_l.isra.0+0x5e>
 80194e2:	2308      	movs	r3, #8
 80194e4:	e7b1      	b.n	801944a <_strtol_l.isra.0+0x5e>
 80194e6:	2c30      	cmp	r4, #48	; 0x30
 80194e8:	d0a4      	beq.n	8019434 <_strtol_l.isra.0+0x48>
 80194ea:	230a      	movs	r3, #10
 80194ec:	e7ad      	b.n	801944a <_strtol_l.isra.0+0x5e>
 80194ee:	bf00      	nop
 80194f0:	0802092f 	.word	0x0802092f

080194f4 <strtol>:
 80194f4:	4613      	mov	r3, r2
 80194f6:	460a      	mov	r2, r1
 80194f8:	4601      	mov	r1, r0
 80194fa:	4802      	ldr	r0, [pc, #8]	; (8019504 <strtol+0x10>)
 80194fc:	6800      	ldr	r0, [r0, #0]
 80194fe:	f7ff bf75 	b.w	80193ec <_strtol_l.isra.0>
 8019502:	bf00      	nop
 8019504:	20000074 	.word	0x20000074

08019508 <__assert_func>:
 8019508:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801950a:	4614      	mov	r4, r2
 801950c:	461a      	mov	r2, r3
 801950e:	4b09      	ldr	r3, [pc, #36]	; (8019534 <__assert_func+0x2c>)
 8019510:	681b      	ldr	r3, [r3, #0]
 8019512:	4605      	mov	r5, r0
 8019514:	68d8      	ldr	r0, [r3, #12]
 8019516:	b14c      	cbz	r4, 801952c <__assert_func+0x24>
 8019518:	4b07      	ldr	r3, [pc, #28]	; (8019538 <__assert_func+0x30>)
 801951a:	9100      	str	r1, [sp, #0]
 801951c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019520:	4906      	ldr	r1, [pc, #24]	; (801953c <__assert_func+0x34>)
 8019522:	462b      	mov	r3, r5
 8019524:	f000 ff64 	bl	801a3f0 <fiprintf>
 8019528:	f002 fbd6 	bl	801bcd8 <abort>
 801952c:	4b04      	ldr	r3, [pc, #16]	; (8019540 <__assert_func+0x38>)
 801952e:	461c      	mov	r4, r3
 8019530:	e7f3      	b.n	801951a <__assert_func+0x12>
 8019532:	bf00      	nop
 8019534:	20000074 	.word	0x20000074
 8019538:	08020b30 	.word	0x08020b30
 801953c:	08020b3d 	.word	0x08020b3d
 8019540:	08020b6b 	.word	0x08020b6b

08019544 <quorem>:
 8019544:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019548:	6903      	ldr	r3, [r0, #16]
 801954a:	690c      	ldr	r4, [r1, #16]
 801954c:	42a3      	cmp	r3, r4
 801954e:	4607      	mov	r7, r0
 8019550:	f2c0 8081 	blt.w	8019656 <quorem+0x112>
 8019554:	3c01      	subs	r4, #1
 8019556:	f101 0814 	add.w	r8, r1, #20
 801955a:	f100 0514 	add.w	r5, r0, #20
 801955e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019562:	9301      	str	r3, [sp, #4]
 8019564:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019568:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801956c:	3301      	adds	r3, #1
 801956e:	429a      	cmp	r2, r3
 8019570:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8019574:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019578:	fbb2 f6f3 	udiv	r6, r2, r3
 801957c:	d331      	bcc.n	80195e2 <quorem+0x9e>
 801957e:	f04f 0e00 	mov.w	lr, #0
 8019582:	4640      	mov	r0, r8
 8019584:	46ac      	mov	ip, r5
 8019586:	46f2      	mov	sl, lr
 8019588:	f850 2b04 	ldr.w	r2, [r0], #4
 801958c:	b293      	uxth	r3, r2
 801958e:	fb06 e303 	mla	r3, r6, r3, lr
 8019592:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8019596:	b29b      	uxth	r3, r3
 8019598:	ebaa 0303 	sub.w	r3, sl, r3
 801959c:	0c12      	lsrs	r2, r2, #16
 801959e:	f8dc a000 	ldr.w	sl, [ip]
 80195a2:	fb06 e202 	mla	r2, r6, r2, lr
 80195a6:	fa13 f38a 	uxtah	r3, r3, sl
 80195aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80195ae:	fa1f fa82 	uxth.w	sl, r2
 80195b2:	f8dc 2000 	ldr.w	r2, [ip]
 80195b6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80195ba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80195be:	b29b      	uxth	r3, r3
 80195c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80195c4:	4581      	cmp	r9, r0
 80195c6:	f84c 3b04 	str.w	r3, [ip], #4
 80195ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80195ce:	d2db      	bcs.n	8019588 <quorem+0x44>
 80195d0:	f855 300b 	ldr.w	r3, [r5, fp]
 80195d4:	b92b      	cbnz	r3, 80195e2 <quorem+0x9e>
 80195d6:	9b01      	ldr	r3, [sp, #4]
 80195d8:	3b04      	subs	r3, #4
 80195da:	429d      	cmp	r5, r3
 80195dc:	461a      	mov	r2, r3
 80195de:	d32e      	bcc.n	801963e <quorem+0xfa>
 80195e0:	613c      	str	r4, [r7, #16]
 80195e2:	4638      	mov	r0, r7
 80195e4:	f001 fd92 	bl	801b10c <__mcmp>
 80195e8:	2800      	cmp	r0, #0
 80195ea:	db24      	blt.n	8019636 <quorem+0xf2>
 80195ec:	3601      	adds	r6, #1
 80195ee:	4628      	mov	r0, r5
 80195f0:	f04f 0c00 	mov.w	ip, #0
 80195f4:	f858 2b04 	ldr.w	r2, [r8], #4
 80195f8:	f8d0 e000 	ldr.w	lr, [r0]
 80195fc:	b293      	uxth	r3, r2
 80195fe:	ebac 0303 	sub.w	r3, ip, r3
 8019602:	0c12      	lsrs	r2, r2, #16
 8019604:	fa13 f38e 	uxtah	r3, r3, lr
 8019608:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801960c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019610:	b29b      	uxth	r3, r3
 8019612:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019616:	45c1      	cmp	r9, r8
 8019618:	f840 3b04 	str.w	r3, [r0], #4
 801961c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8019620:	d2e8      	bcs.n	80195f4 <quorem+0xb0>
 8019622:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019626:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801962a:	b922      	cbnz	r2, 8019636 <quorem+0xf2>
 801962c:	3b04      	subs	r3, #4
 801962e:	429d      	cmp	r5, r3
 8019630:	461a      	mov	r2, r3
 8019632:	d30a      	bcc.n	801964a <quorem+0x106>
 8019634:	613c      	str	r4, [r7, #16]
 8019636:	4630      	mov	r0, r6
 8019638:	b003      	add	sp, #12
 801963a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801963e:	6812      	ldr	r2, [r2, #0]
 8019640:	3b04      	subs	r3, #4
 8019642:	2a00      	cmp	r2, #0
 8019644:	d1cc      	bne.n	80195e0 <quorem+0x9c>
 8019646:	3c01      	subs	r4, #1
 8019648:	e7c7      	b.n	80195da <quorem+0x96>
 801964a:	6812      	ldr	r2, [r2, #0]
 801964c:	3b04      	subs	r3, #4
 801964e:	2a00      	cmp	r2, #0
 8019650:	d1f0      	bne.n	8019634 <quorem+0xf0>
 8019652:	3c01      	subs	r4, #1
 8019654:	e7eb      	b.n	801962e <quorem+0xea>
 8019656:	2000      	movs	r0, #0
 8019658:	e7ee      	b.n	8019638 <quorem+0xf4>
 801965a:	0000      	movs	r0, r0
 801965c:	0000      	movs	r0, r0
	...

08019660 <_dtoa_r>:
 8019660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019664:	ed2d 8b02 	vpush	{d8}
 8019668:	ec57 6b10 	vmov	r6, r7, d0
 801966c:	b095      	sub	sp, #84	; 0x54
 801966e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8019670:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8019674:	9105      	str	r1, [sp, #20]
 8019676:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801967a:	4604      	mov	r4, r0
 801967c:	9209      	str	r2, [sp, #36]	; 0x24
 801967e:	930f      	str	r3, [sp, #60]	; 0x3c
 8019680:	b975      	cbnz	r5, 80196a0 <_dtoa_r+0x40>
 8019682:	2010      	movs	r0, #16
 8019684:	f7fe fa36 	bl	8017af4 <malloc>
 8019688:	4602      	mov	r2, r0
 801968a:	6260      	str	r0, [r4, #36]	; 0x24
 801968c:	b920      	cbnz	r0, 8019698 <_dtoa_r+0x38>
 801968e:	4bb2      	ldr	r3, [pc, #712]	; (8019958 <_dtoa_r+0x2f8>)
 8019690:	21ea      	movs	r1, #234	; 0xea
 8019692:	48b2      	ldr	r0, [pc, #712]	; (801995c <_dtoa_r+0x2fc>)
 8019694:	f7ff ff38 	bl	8019508 <__assert_func>
 8019698:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801969c:	6005      	str	r5, [r0, #0]
 801969e:	60c5      	str	r5, [r0, #12]
 80196a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80196a2:	6819      	ldr	r1, [r3, #0]
 80196a4:	b151      	cbz	r1, 80196bc <_dtoa_r+0x5c>
 80196a6:	685a      	ldr	r2, [r3, #4]
 80196a8:	604a      	str	r2, [r1, #4]
 80196aa:	2301      	movs	r3, #1
 80196ac:	4093      	lsls	r3, r2
 80196ae:	608b      	str	r3, [r1, #8]
 80196b0:	4620      	mov	r0, r4
 80196b2:	f001 faa3 	bl	801abfc <_Bfree>
 80196b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80196b8:	2200      	movs	r2, #0
 80196ba:	601a      	str	r2, [r3, #0]
 80196bc:	1e3b      	subs	r3, r7, #0
 80196be:	bfb9      	ittee	lt
 80196c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80196c4:	9303      	strlt	r3, [sp, #12]
 80196c6:	2300      	movge	r3, #0
 80196c8:	f8c8 3000 	strge.w	r3, [r8]
 80196cc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80196d0:	4ba3      	ldr	r3, [pc, #652]	; (8019960 <_dtoa_r+0x300>)
 80196d2:	bfbc      	itt	lt
 80196d4:	2201      	movlt	r2, #1
 80196d6:	f8c8 2000 	strlt.w	r2, [r8]
 80196da:	ea33 0309 	bics.w	r3, r3, r9
 80196de:	d11b      	bne.n	8019718 <_dtoa_r+0xb8>
 80196e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80196e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80196e6:	6013      	str	r3, [r2, #0]
 80196e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80196ec:	4333      	orrs	r3, r6
 80196ee:	f000 857a 	beq.w	801a1e6 <_dtoa_r+0xb86>
 80196f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80196f4:	b963      	cbnz	r3, 8019710 <_dtoa_r+0xb0>
 80196f6:	4b9b      	ldr	r3, [pc, #620]	; (8019964 <_dtoa_r+0x304>)
 80196f8:	e024      	b.n	8019744 <_dtoa_r+0xe4>
 80196fa:	4b9b      	ldr	r3, [pc, #620]	; (8019968 <_dtoa_r+0x308>)
 80196fc:	9300      	str	r3, [sp, #0]
 80196fe:	3308      	adds	r3, #8
 8019700:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8019702:	6013      	str	r3, [r2, #0]
 8019704:	9800      	ldr	r0, [sp, #0]
 8019706:	b015      	add	sp, #84	; 0x54
 8019708:	ecbd 8b02 	vpop	{d8}
 801970c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019710:	4b94      	ldr	r3, [pc, #592]	; (8019964 <_dtoa_r+0x304>)
 8019712:	9300      	str	r3, [sp, #0]
 8019714:	3303      	adds	r3, #3
 8019716:	e7f3      	b.n	8019700 <_dtoa_r+0xa0>
 8019718:	ed9d 7b02 	vldr	d7, [sp, #8]
 801971c:	2200      	movs	r2, #0
 801971e:	ec51 0b17 	vmov	r0, r1, d7
 8019722:	2300      	movs	r3, #0
 8019724:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8019728:	f7e7 f9de 	bl	8000ae8 <__aeabi_dcmpeq>
 801972c:	4680      	mov	r8, r0
 801972e:	b158      	cbz	r0, 8019748 <_dtoa_r+0xe8>
 8019730:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8019732:	2301      	movs	r3, #1
 8019734:	6013      	str	r3, [r2, #0]
 8019736:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019738:	2b00      	cmp	r3, #0
 801973a:	f000 8551 	beq.w	801a1e0 <_dtoa_r+0xb80>
 801973e:	488b      	ldr	r0, [pc, #556]	; (801996c <_dtoa_r+0x30c>)
 8019740:	6018      	str	r0, [r3, #0]
 8019742:	1e43      	subs	r3, r0, #1
 8019744:	9300      	str	r3, [sp, #0]
 8019746:	e7dd      	b.n	8019704 <_dtoa_r+0xa4>
 8019748:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801974c:	aa12      	add	r2, sp, #72	; 0x48
 801974e:	a913      	add	r1, sp, #76	; 0x4c
 8019750:	4620      	mov	r0, r4
 8019752:	f001 fdfb 	bl	801b34c <__d2b>
 8019756:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801975a:	4683      	mov	fp, r0
 801975c:	2d00      	cmp	r5, #0
 801975e:	d07c      	beq.n	801985a <_dtoa_r+0x1fa>
 8019760:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019762:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8019766:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801976a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 801976e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8019772:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8019776:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801977a:	4b7d      	ldr	r3, [pc, #500]	; (8019970 <_dtoa_r+0x310>)
 801977c:	2200      	movs	r2, #0
 801977e:	4630      	mov	r0, r6
 8019780:	4639      	mov	r1, r7
 8019782:	f7e6 fd91 	bl	80002a8 <__aeabi_dsub>
 8019786:	a36e      	add	r3, pc, #440	; (adr r3, 8019940 <_dtoa_r+0x2e0>)
 8019788:	e9d3 2300 	ldrd	r2, r3, [r3]
 801978c:	f7e6 ff44 	bl	8000618 <__aeabi_dmul>
 8019790:	a36d      	add	r3, pc, #436	; (adr r3, 8019948 <_dtoa_r+0x2e8>)
 8019792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019796:	f7e6 fd89 	bl	80002ac <__adddf3>
 801979a:	4606      	mov	r6, r0
 801979c:	4628      	mov	r0, r5
 801979e:	460f      	mov	r7, r1
 80197a0:	f7e6 fed0 	bl	8000544 <__aeabi_i2d>
 80197a4:	a36a      	add	r3, pc, #424	; (adr r3, 8019950 <_dtoa_r+0x2f0>)
 80197a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80197aa:	f7e6 ff35 	bl	8000618 <__aeabi_dmul>
 80197ae:	4602      	mov	r2, r0
 80197b0:	460b      	mov	r3, r1
 80197b2:	4630      	mov	r0, r6
 80197b4:	4639      	mov	r1, r7
 80197b6:	f7e6 fd79 	bl	80002ac <__adddf3>
 80197ba:	4606      	mov	r6, r0
 80197bc:	460f      	mov	r7, r1
 80197be:	f7e7 f9db 	bl	8000b78 <__aeabi_d2iz>
 80197c2:	2200      	movs	r2, #0
 80197c4:	4682      	mov	sl, r0
 80197c6:	2300      	movs	r3, #0
 80197c8:	4630      	mov	r0, r6
 80197ca:	4639      	mov	r1, r7
 80197cc:	f7e7 f996 	bl	8000afc <__aeabi_dcmplt>
 80197d0:	b148      	cbz	r0, 80197e6 <_dtoa_r+0x186>
 80197d2:	4650      	mov	r0, sl
 80197d4:	f7e6 feb6 	bl	8000544 <__aeabi_i2d>
 80197d8:	4632      	mov	r2, r6
 80197da:	463b      	mov	r3, r7
 80197dc:	f7e7 f984 	bl	8000ae8 <__aeabi_dcmpeq>
 80197e0:	b908      	cbnz	r0, 80197e6 <_dtoa_r+0x186>
 80197e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80197e6:	f1ba 0f16 	cmp.w	sl, #22
 80197ea:	d854      	bhi.n	8019896 <_dtoa_r+0x236>
 80197ec:	4b61      	ldr	r3, [pc, #388]	; (8019974 <_dtoa_r+0x314>)
 80197ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80197f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80197f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80197fa:	f7e7 f97f 	bl	8000afc <__aeabi_dcmplt>
 80197fe:	2800      	cmp	r0, #0
 8019800:	d04b      	beq.n	801989a <_dtoa_r+0x23a>
 8019802:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019806:	2300      	movs	r3, #0
 8019808:	930e      	str	r3, [sp, #56]	; 0x38
 801980a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801980c:	1b5d      	subs	r5, r3, r5
 801980e:	1e6b      	subs	r3, r5, #1
 8019810:	9304      	str	r3, [sp, #16]
 8019812:	bf43      	ittte	mi
 8019814:	2300      	movmi	r3, #0
 8019816:	f1c5 0801 	rsbmi	r8, r5, #1
 801981a:	9304      	strmi	r3, [sp, #16]
 801981c:	f04f 0800 	movpl.w	r8, #0
 8019820:	f1ba 0f00 	cmp.w	sl, #0
 8019824:	db3b      	blt.n	801989e <_dtoa_r+0x23e>
 8019826:	9b04      	ldr	r3, [sp, #16]
 8019828:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 801982c:	4453      	add	r3, sl
 801982e:	9304      	str	r3, [sp, #16]
 8019830:	2300      	movs	r3, #0
 8019832:	9306      	str	r3, [sp, #24]
 8019834:	9b05      	ldr	r3, [sp, #20]
 8019836:	2b09      	cmp	r3, #9
 8019838:	d869      	bhi.n	801990e <_dtoa_r+0x2ae>
 801983a:	2b05      	cmp	r3, #5
 801983c:	bfc4      	itt	gt
 801983e:	3b04      	subgt	r3, #4
 8019840:	9305      	strgt	r3, [sp, #20]
 8019842:	9b05      	ldr	r3, [sp, #20]
 8019844:	f1a3 0302 	sub.w	r3, r3, #2
 8019848:	bfcc      	ite	gt
 801984a:	2500      	movgt	r5, #0
 801984c:	2501      	movle	r5, #1
 801984e:	2b03      	cmp	r3, #3
 8019850:	d869      	bhi.n	8019926 <_dtoa_r+0x2c6>
 8019852:	e8df f003 	tbb	[pc, r3]
 8019856:	4e2c      	.short	0x4e2c
 8019858:	5a4c      	.short	0x5a4c
 801985a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801985e:	441d      	add	r5, r3
 8019860:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8019864:	2b20      	cmp	r3, #32
 8019866:	bfc1      	itttt	gt
 8019868:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801986c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8019870:	fa09 f303 	lslgt.w	r3, r9, r3
 8019874:	fa26 f000 	lsrgt.w	r0, r6, r0
 8019878:	bfda      	itte	le
 801987a:	f1c3 0320 	rsble	r3, r3, #32
 801987e:	fa06 f003 	lslle.w	r0, r6, r3
 8019882:	4318      	orrgt	r0, r3
 8019884:	f7e6 fe4e 	bl	8000524 <__aeabi_ui2d>
 8019888:	2301      	movs	r3, #1
 801988a:	4606      	mov	r6, r0
 801988c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8019890:	3d01      	subs	r5, #1
 8019892:	9310      	str	r3, [sp, #64]	; 0x40
 8019894:	e771      	b.n	801977a <_dtoa_r+0x11a>
 8019896:	2301      	movs	r3, #1
 8019898:	e7b6      	b.n	8019808 <_dtoa_r+0x1a8>
 801989a:	900e      	str	r0, [sp, #56]	; 0x38
 801989c:	e7b5      	b.n	801980a <_dtoa_r+0x1aa>
 801989e:	f1ca 0300 	rsb	r3, sl, #0
 80198a2:	9306      	str	r3, [sp, #24]
 80198a4:	2300      	movs	r3, #0
 80198a6:	eba8 080a 	sub.w	r8, r8, sl
 80198aa:	930d      	str	r3, [sp, #52]	; 0x34
 80198ac:	e7c2      	b.n	8019834 <_dtoa_r+0x1d4>
 80198ae:	2300      	movs	r3, #0
 80198b0:	9308      	str	r3, [sp, #32]
 80198b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80198b4:	2b00      	cmp	r3, #0
 80198b6:	dc39      	bgt.n	801992c <_dtoa_r+0x2cc>
 80198b8:	f04f 0901 	mov.w	r9, #1
 80198bc:	f8cd 9004 	str.w	r9, [sp, #4]
 80198c0:	464b      	mov	r3, r9
 80198c2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80198c6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80198c8:	2200      	movs	r2, #0
 80198ca:	6042      	str	r2, [r0, #4]
 80198cc:	2204      	movs	r2, #4
 80198ce:	f102 0614 	add.w	r6, r2, #20
 80198d2:	429e      	cmp	r6, r3
 80198d4:	6841      	ldr	r1, [r0, #4]
 80198d6:	d92f      	bls.n	8019938 <_dtoa_r+0x2d8>
 80198d8:	4620      	mov	r0, r4
 80198da:	f001 f94f 	bl	801ab7c <_Balloc>
 80198de:	9000      	str	r0, [sp, #0]
 80198e0:	2800      	cmp	r0, #0
 80198e2:	d14b      	bne.n	801997c <_dtoa_r+0x31c>
 80198e4:	4b24      	ldr	r3, [pc, #144]	; (8019978 <_dtoa_r+0x318>)
 80198e6:	4602      	mov	r2, r0
 80198e8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80198ec:	e6d1      	b.n	8019692 <_dtoa_r+0x32>
 80198ee:	2301      	movs	r3, #1
 80198f0:	e7de      	b.n	80198b0 <_dtoa_r+0x250>
 80198f2:	2300      	movs	r3, #0
 80198f4:	9308      	str	r3, [sp, #32]
 80198f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80198f8:	eb0a 0903 	add.w	r9, sl, r3
 80198fc:	f109 0301 	add.w	r3, r9, #1
 8019900:	2b01      	cmp	r3, #1
 8019902:	9301      	str	r3, [sp, #4]
 8019904:	bfb8      	it	lt
 8019906:	2301      	movlt	r3, #1
 8019908:	e7dd      	b.n	80198c6 <_dtoa_r+0x266>
 801990a:	2301      	movs	r3, #1
 801990c:	e7f2      	b.n	80198f4 <_dtoa_r+0x294>
 801990e:	2501      	movs	r5, #1
 8019910:	2300      	movs	r3, #0
 8019912:	9305      	str	r3, [sp, #20]
 8019914:	9508      	str	r5, [sp, #32]
 8019916:	f04f 39ff 	mov.w	r9, #4294967295
 801991a:	2200      	movs	r2, #0
 801991c:	f8cd 9004 	str.w	r9, [sp, #4]
 8019920:	2312      	movs	r3, #18
 8019922:	9209      	str	r2, [sp, #36]	; 0x24
 8019924:	e7cf      	b.n	80198c6 <_dtoa_r+0x266>
 8019926:	2301      	movs	r3, #1
 8019928:	9308      	str	r3, [sp, #32]
 801992a:	e7f4      	b.n	8019916 <_dtoa_r+0x2b6>
 801992c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8019930:	f8cd 9004 	str.w	r9, [sp, #4]
 8019934:	464b      	mov	r3, r9
 8019936:	e7c6      	b.n	80198c6 <_dtoa_r+0x266>
 8019938:	3101      	adds	r1, #1
 801993a:	6041      	str	r1, [r0, #4]
 801993c:	0052      	lsls	r2, r2, #1
 801993e:	e7c6      	b.n	80198ce <_dtoa_r+0x26e>
 8019940:	636f4361 	.word	0x636f4361
 8019944:	3fd287a7 	.word	0x3fd287a7
 8019948:	8b60c8b3 	.word	0x8b60c8b3
 801994c:	3fc68a28 	.word	0x3fc68a28
 8019950:	509f79fb 	.word	0x509f79fb
 8019954:	3fd34413 	.word	0x3fd34413
 8019958:	08020a68 	.word	0x08020a68
 801995c:	08020b79 	.word	0x08020b79
 8019960:	7ff00000 	.word	0x7ff00000
 8019964:	08020b75 	.word	0x08020b75
 8019968:	08020b6c 	.word	0x08020b6c
 801996c:	08020a45 	.word	0x08020a45
 8019970:	3ff80000 	.word	0x3ff80000
 8019974:	08020d58 	.word	0x08020d58
 8019978:	08020bd8 	.word	0x08020bd8
 801997c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801997e:	9a00      	ldr	r2, [sp, #0]
 8019980:	601a      	str	r2, [r3, #0]
 8019982:	9b01      	ldr	r3, [sp, #4]
 8019984:	2b0e      	cmp	r3, #14
 8019986:	f200 80ad 	bhi.w	8019ae4 <_dtoa_r+0x484>
 801998a:	2d00      	cmp	r5, #0
 801998c:	f000 80aa 	beq.w	8019ae4 <_dtoa_r+0x484>
 8019990:	f1ba 0f00 	cmp.w	sl, #0
 8019994:	dd36      	ble.n	8019a04 <_dtoa_r+0x3a4>
 8019996:	4ac3      	ldr	r2, [pc, #780]	; (8019ca4 <_dtoa_r+0x644>)
 8019998:	f00a 030f 	and.w	r3, sl, #15
 801999c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80199a0:	ed93 7b00 	vldr	d7, [r3]
 80199a4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80199a8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80199ac:	eeb0 8a47 	vmov.f32	s16, s14
 80199b0:	eef0 8a67 	vmov.f32	s17, s15
 80199b4:	d016      	beq.n	80199e4 <_dtoa_r+0x384>
 80199b6:	4bbc      	ldr	r3, [pc, #752]	; (8019ca8 <_dtoa_r+0x648>)
 80199b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80199bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80199c0:	f7e6 ff54 	bl	800086c <__aeabi_ddiv>
 80199c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80199c8:	f007 070f 	and.w	r7, r7, #15
 80199cc:	2503      	movs	r5, #3
 80199ce:	4eb6      	ldr	r6, [pc, #728]	; (8019ca8 <_dtoa_r+0x648>)
 80199d0:	b957      	cbnz	r7, 80199e8 <_dtoa_r+0x388>
 80199d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80199d6:	ec53 2b18 	vmov	r2, r3, d8
 80199da:	f7e6 ff47 	bl	800086c <__aeabi_ddiv>
 80199de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80199e2:	e029      	b.n	8019a38 <_dtoa_r+0x3d8>
 80199e4:	2502      	movs	r5, #2
 80199e6:	e7f2      	b.n	80199ce <_dtoa_r+0x36e>
 80199e8:	07f9      	lsls	r1, r7, #31
 80199ea:	d508      	bpl.n	80199fe <_dtoa_r+0x39e>
 80199ec:	ec51 0b18 	vmov	r0, r1, d8
 80199f0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80199f4:	f7e6 fe10 	bl	8000618 <__aeabi_dmul>
 80199f8:	ec41 0b18 	vmov	d8, r0, r1
 80199fc:	3501      	adds	r5, #1
 80199fe:	107f      	asrs	r7, r7, #1
 8019a00:	3608      	adds	r6, #8
 8019a02:	e7e5      	b.n	80199d0 <_dtoa_r+0x370>
 8019a04:	f000 80a6 	beq.w	8019b54 <_dtoa_r+0x4f4>
 8019a08:	f1ca 0600 	rsb	r6, sl, #0
 8019a0c:	4ba5      	ldr	r3, [pc, #660]	; (8019ca4 <_dtoa_r+0x644>)
 8019a0e:	4fa6      	ldr	r7, [pc, #664]	; (8019ca8 <_dtoa_r+0x648>)
 8019a10:	f006 020f 	and.w	r2, r6, #15
 8019a14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a1c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8019a20:	f7e6 fdfa 	bl	8000618 <__aeabi_dmul>
 8019a24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019a28:	1136      	asrs	r6, r6, #4
 8019a2a:	2300      	movs	r3, #0
 8019a2c:	2502      	movs	r5, #2
 8019a2e:	2e00      	cmp	r6, #0
 8019a30:	f040 8085 	bne.w	8019b3e <_dtoa_r+0x4de>
 8019a34:	2b00      	cmp	r3, #0
 8019a36:	d1d2      	bne.n	80199de <_dtoa_r+0x37e>
 8019a38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019a3a:	2b00      	cmp	r3, #0
 8019a3c:	f000 808c 	beq.w	8019b58 <_dtoa_r+0x4f8>
 8019a40:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8019a44:	4b99      	ldr	r3, [pc, #612]	; (8019cac <_dtoa_r+0x64c>)
 8019a46:	2200      	movs	r2, #0
 8019a48:	4630      	mov	r0, r6
 8019a4a:	4639      	mov	r1, r7
 8019a4c:	f7e7 f856 	bl	8000afc <__aeabi_dcmplt>
 8019a50:	2800      	cmp	r0, #0
 8019a52:	f000 8081 	beq.w	8019b58 <_dtoa_r+0x4f8>
 8019a56:	9b01      	ldr	r3, [sp, #4]
 8019a58:	2b00      	cmp	r3, #0
 8019a5a:	d07d      	beq.n	8019b58 <_dtoa_r+0x4f8>
 8019a5c:	f1b9 0f00 	cmp.w	r9, #0
 8019a60:	dd3c      	ble.n	8019adc <_dtoa_r+0x47c>
 8019a62:	f10a 33ff 	add.w	r3, sl, #4294967295
 8019a66:	9307      	str	r3, [sp, #28]
 8019a68:	2200      	movs	r2, #0
 8019a6a:	4b91      	ldr	r3, [pc, #580]	; (8019cb0 <_dtoa_r+0x650>)
 8019a6c:	4630      	mov	r0, r6
 8019a6e:	4639      	mov	r1, r7
 8019a70:	f7e6 fdd2 	bl	8000618 <__aeabi_dmul>
 8019a74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019a78:	3501      	adds	r5, #1
 8019a7a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8019a7e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8019a82:	4628      	mov	r0, r5
 8019a84:	f7e6 fd5e 	bl	8000544 <__aeabi_i2d>
 8019a88:	4632      	mov	r2, r6
 8019a8a:	463b      	mov	r3, r7
 8019a8c:	f7e6 fdc4 	bl	8000618 <__aeabi_dmul>
 8019a90:	4b88      	ldr	r3, [pc, #544]	; (8019cb4 <_dtoa_r+0x654>)
 8019a92:	2200      	movs	r2, #0
 8019a94:	f7e6 fc0a 	bl	80002ac <__adddf3>
 8019a98:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8019a9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019aa0:	9303      	str	r3, [sp, #12]
 8019aa2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019aa4:	2b00      	cmp	r3, #0
 8019aa6:	d15c      	bne.n	8019b62 <_dtoa_r+0x502>
 8019aa8:	4b83      	ldr	r3, [pc, #524]	; (8019cb8 <_dtoa_r+0x658>)
 8019aaa:	2200      	movs	r2, #0
 8019aac:	4630      	mov	r0, r6
 8019aae:	4639      	mov	r1, r7
 8019ab0:	f7e6 fbfa 	bl	80002a8 <__aeabi_dsub>
 8019ab4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019ab8:	4606      	mov	r6, r0
 8019aba:	460f      	mov	r7, r1
 8019abc:	f7e7 f83c 	bl	8000b38 <__aeabi_dcmpgt>
 8019ac0:	2800      	cmp	r0, #0
 8019ac2:	f040 8296 	bne.w	8019ff2 <_dtoa_r+0x992>
 8019ac6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8019aca:	4630      	mov	r0, r6
 8019acc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019ad0:	4639      	mov	r1, r7
 8019ad2:	f7e7 f813 	bl	8000afc <__aeabi_dcmplt>
 8019ad6:	2800      	cmp	r0, #0
 8019ad8:	f040 8288 	bne.w	8019fec <_dtoa_r+0x98c>
 8019adc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8019ae0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8019ae4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8019ae6:	2b00      	cmp	r3, #0
 8019ae8:	f2c0 8158 	blt.w	8019d9c <_dtoa_r+0x73c>
 8019aec:	f1ba 0f0e 	cmp.w	sl, #14
 8019af0:	f300 8154 	bgt.w	8019d9c <_dtoa_r+0x73c>
 8019af4:	4b6b      	ldr	r3, [pc, #428]	; (8019ca4 <_dtoa_r+0x644>)
 8019af6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8019afa:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019afe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019b00:	2b00      	cmp	r3, #0
 8019b02:	f280 80e3 	bge.w	8019ccc <_dtoa_r+0x66c>
 8019b06:	9b01      	ldr	r3, [sp, #4]
 8019b08:	2b00      	cmp	r3, #0
 8019b0a:	f300 80df 	bgt.w	8019ccc <_dtoa_r+0x66c>
 8019b0e:	f040 826d 	bne.w	8019fec <_dtoa_r+0x98c>
 8019b12:	4b69      	ldr	r3, [pc, #420]	; (8019cb8 <_dtoa_r+0x658>)
 8019b14:	2200      	movs	r2, #0
 8019b16:	4640      	mov	r0, r8
 8019b18:	4649      	mov	r1, r9
 8019b1a:	f7e6 fd7d 	bl	8000618 <__aeabi_dmul>
 8019b1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019b22:	f7e6 ffff 	bl	8000b24 <__aeabi_dcmpge>
 8019b26:	9e01      	ldr	r6, [sp, #4]
 8019b28:	4637      	mov	r7, r6
 8019b2a:	2800      	cmp	r0, #0
 8019b2c:	f040 8243 	bne.w	8019fb6 <_dtoa_r+0x956>
 8019b30:	9d00      	ldr	r5, [sp, #0]
 8019b32:	2331      	movs	r3, #49	; 0x31
 8019b34:	f805 3b01 	strb.w	r3, [r5], #1
 8019b38:	f10a 0a01 	add.w	sl, sl, #1
 8019b3c:	e23f      	b.n	8019fbe <_dtoa_r+0x95e>
 8019b3e:	07f2      	lsls	r2, r6, #31
 8019b40:	d505      	bpl.n	8019b4e <_dtoa_r+0x4ee>
 8019b42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8019b46:	f7e6 fd67 	bl	8000618 <__aeabi_dmul>
 8019b4a:	3501      	adds	r5, #1
 8019b4c:	2301      	movs	r3, #1
 8019b4e:	1076      	asrs	r6, r6, #1
 8019b50:	3708      	adds	r7, #8
 8019b52:	e76c      	b.n	8019a2e <_dtoa_r+0x3ce>
 8019b54:	2502      	movs	r5, #2
 8019b56:	e76f      	b.n	8019a38 <_dtoa_r+0x3d8>
 8019b58:	9b01      	ldr	r3, [sp, #4]
 8019b5a:	f8cd a01c 	str.w	sl, [sp, #28]
 8019b5e:	930c      	str	r3, [sp, #48]	; 0x30
 8019b60:	e78d      	b.n	8019a7e <_dtoa_r+0x41e>
 8019b62:	9900      	ldr	r1, [sp, #0]
 8019b64:	980c      	ldr	r0, [sp, #48]	; 0x30
 8019b66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019b68:	4b4e      	ldr	r3, [pc, #312]	; (8019ca4 <_dtoa_r+0x644>)
 8019b6a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019b6e:	4401      	add	r1, r0
 8019b70:	9102      	str	r1, [sp, #8]
 8019b72:	9908      	ldr	r1, [sp, #32]
 8019b74:	eeb0 8a47 	vmov.f32	s16, s14
 8019b78:	eef0 8a67 	vmov.f32	s17, s15
 8019b7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019b80:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8019b84:	2900      	cmp	r1, #0
 8019b86:	d045      	beq.n	8019c14 <_dtoa_r+0x5b4>
 8019b88:	494c      	ldr	r1, [pc, #304]	; (8019cbc <_dtoa_r+0x65c>)
 8019b8a:	2000      	movs	r0, #0
 8019b8c:	f7e6 fe6e 	bl	800086c <__aeabi_ddiv>
 8019b90:	ec53 2b18 	vmov	r2, r3, d8
 8019b94:	f7e6 fb88 	bl	80002a8 <__aeabi_dsub>
 8019b98:	9d00      	ldr	r5, [sp, #0]
 8019b9a:	ec41 0b18 	vmov	d8, r0, r1
 8019b9e:	4639      	mov	r1, r7
 8019ba0:	4630      	mov	r0, r6
 8019ba2:	f7e6 ffe9 	bl	8000b78 <__aeabi_d2iz>
 8019ba6:	900c      	str	r0, [sp, #48]	; 0x30
 8019ba8:	f7e6 fccc 	bl	8000544 <__aeabi_i2d>
 8019bac:	4602      	mov	r2, r0
 8019bae:	460b      	mov	r3, r1
 8019bb0:	4630      	mov	r0, r6
 8019bb2:	4639      	mov	r1, r7
 8019bb4:	f7e6 fb78 	bl	80002a8 <__aeabi_dsub>
 8019bb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019bba:	3330      	adds	r3, #48	; 0x30
 8019bbc:	f805 3b01 	strb.w	r3, [r5], #1
 8019bc0:	ec53 2b18 	vmov	r2, r3, d8
 8019bc4:	4606      	mov	r6, r0
 8019bc6:	460f      	mov	r7, r1
 8019bc8:	f7e6 ff98 	bl	8000afc <__aeabi_dcmplt>
 8019bcc:	2800      	cmp	r0, #0
 8019bce:	d165      	bne.n	8019c9c <_dtoa_r+0x63c>
 8019bd0:	4632      	mov	r2, r6
 8019bd2:	463b      	mov	r3, r7
 8019bd4:	4935      	ldr	r1, [pc, #212]	; (8019cac <_dtoa_r+0x64c>)
 8019bd6:	2000      	movs	r0, #0
 8019bd8:	f7e6 fb66 	bl	80002a8 <__aeabi_dsub>
 8019bdc:	ec53 2b18 	vmov	r2, r3, d8
 8019be0:	f7e6 ff8c 	bl	8000afc <__aeabi_dcmplt>
 8019be4:	2800      	cmp	r0, #0
 8019be6:	f040 80b9 	bne.w	8019d5c <_dtoa_r+0x6fc>
 8019bea:	9b02      	ldr	r3, [sp, #8]
 8019bec:	429d      	cmp	r5, r3
 8019bee:	f43f af75 	beq.w	8019adc <_dtoa_r+0x47c>
 8019bf2:	4b2f      	ldr	r3, [pc, #188]	; (8019cb0 <_dtoa_r+0x650>)
 8019bf4:	ec51 0b18 	vmov	r0, r1, d8
 8019bf8:	2200      	movs	r2, #0
 8019bfa:	f7e6 fd0d 	bl	8000618 <__aeabi_dmul>
 8019bfe:	4b2c      	ldr	r3, [pc, #176]	; (8019cb0 <_dtoa_r+0x650>)
 8019c00:	ec41 0b18 	vmov	d8, r0, r1
 8019c04:	2200      	movs	r2, #0
 8019c06:	4630      	mov	r0, r6
 8019c08:	4639      	mov	r1, r7
 8019c0a:	f7e6 fd05 	bl	8000618 <__aeabi_dmul>
 8019c0e:	4606      	mov	r6, r0
 8019c10:	460f      	mov	r7, r1
 8019c12:	e7c4      	b.n	8019b9e <_dtoa_r+0x53e>
 8019c14:	ec51 0b17 	vmov	r0, r1, d7
 8019c18:	f7e6 fcfe 	bl	8000618 <__aeabi_dmul>
 8019c1c:	9b02      	ldr	r3, [sp, #8]
 8019c1e:	9d00      	ldr	r5, [sp, #0]
 8019c20:	930c      	str	r3, [sp, #48]	; 0x30
 8019c22:	ec41 0b18 	vmov	d8, r0, r1
 8019c26:	4639      	mov	r1, r7
 8019c28:	4630      	mov	r0, r6
 8019c2a:	f7e6 ffa5 	bl	8000b78 <__aeabi_d2iz>
 8019c2e:	9011      	str	r0, [sp, #68]	; 0x44
 8019c30:	f7e6 fc88 	bl	8000544 <__aeabi_i2d>
 8019c34:	4602      	mov	r2, r0
 8019c36:	460b      	mov	r3, r1
 8019c38:	4630      	mov	r0, r6
 8019c3a:	4639      	mov	r1, r7
 8019c3c:	f7e6 fb34 	bl	80002a8 <__aeabi_dsub>
 8019c40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8019c42:	3330      	adds	r3, #48	; 0x30
 8019c44:	f805 3b01 	strb.w	r3, [r5], #1
 8019c48:	9b02      	ldr	r3, [sp, #8]
 8019c4a:	429d      	cmp	r5, r3
 8019c4c:	4606      	mov	r6, r0
 8019c4e:	460f      	mov	r7, r1
 8019c50:	f04f 0200 	mov.w	r2, #0
 8019c54:	d134      	bne.n	8019cc0 <_dtoa_r+0x660>
 8019c56:	4b19      	ldr	r3, [pc, #100]	; (8019cbc <_dtoa_r+0x65c>)
 8019c58:	ec51 0b18 	vmov	r0, r1, d8
 8019c5c:	f7e6 fb26 	bl	80002ac <__adddf3>
 8019c60:	4602      	mov	r2, r0
 8019c62:	460b      	mov	r3, r1
 8019c64:	4630      	mov	r0, r6
 8019c66:	4639      	mov	r1, r7
 8019c68:	f7e6 ff66 	bl	8000b38 <__aeabi_dcmpgt>
 8019c6c:	2800      	cmp	r0, #0
 8019c6e:	d175      	bne.n	8019d5c <_dtoa_r+0x6fc>
 8019c70:	ec53 2b18 	vmov	r2, r3, d8
 8019c74:	4911      	ldr	r1, [pc, #68]	; (8019cbc <_dtoa_r+0x65c>)
 8019c76:	2000      	movs	r0, #0
 8019c78:	f7e6 fb16 	bl	80002a8 <__aeabi_dsub>
 8019c7c:	4602      	mov	r2, r0
 8019c7e:	460b      	mov	r3, r1
 8019c80:	4630      	mov	r0, r6
 8019c82:	4639      	mov	r1, r7
 8019c84:	f7e6 ff3a 	bl	8000afc <__aeabi_dcmplt>
 8019c88:	2800      	cmp	r0, #0
 8019c8a:	f43f af27 	beq.w	8019adc <_dtoa_r+0x47c>
 8019c8e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8019c90:	1e6b      	subs	r3, r5, #1
 8019c92:	930c      	str	r3, [sp, #48]	; 0x30
 8019c94:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8019c98:	2b30      	cmp	r3, #48	; 0x30
 8019c9a:	d0f8      	beq.n	8019c8e <_dtoa_r+0x62e>
 8019c9c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8019ca0:	e04a      	b.n	8019d38 <_dtoa_r+0x6d8>
 8019ca2:	bf00      	nop
 8019ca4:	08020d58 	.word	0x08020d58
 8019ca8:	08020d30 	.word	0x08020d30
 8019cac:	3ff00000 	.word	0x3ff00000
 8019cb0:	40240000 	.word	0x40240000
 8019cb4:	401c0000 	.word	0x401c0000
 8019cb8:	40140000 	.word	0x40140000
 8019cbc:	3fe00000 	.word	0x3fe00000
 8019cc0:	4baf      	ldr	r3, [pc, #700]	; (8019f80 <_dtoa_r+0x920>)
 8019cc2:	f7e6 fca9 	bl	8000618 <__aeabi_dmul>
 8019cc6:	4606      	mov	r6, r0
 8019cc8:	460f      	mov	r7, r1
 8019cca:	e7ac      	b.n	8019c26 <_dtoa_r+0x5c6>
 8019ccc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8019cd0:	9d00      	ldr	r5, [sp, #0]
 8019cd2:	4642      	mov	r2, r8
 8019cd4:	464b      	mov	r3, r9
 8019cd6:	4630      	mov	r0, r6
 8019cd8:	4639      	mov	r1, r7
 8019cda:	f7e6 fdc7 	bl	800086c <__aeabi_ddiv>
 8019cde:	f7e6 ff4b 	bl	8000b78 <__aeabi_d2iz>
 8019ce2:	9002      	str	r0, [sp, #8]
 8019ce4:	f7e6 fc2e 	bl	8000544 <__aeabi_i2d>
 8019ce8:	4642      	mov	r2, r8
 8019cea:	464b      	mov	r3, r9
 8019cec:	f7e6 fc94 	bl	8000618 <__aeabi_dmul>
 8019cf0:	4602      	mov	r2, r0
 8019cf2:	460b      	mov	r3, r1
 8019cf4:	4630      	mov	r0, r6
 8019cf6:	4639      	mov	r1, r7
 8019cf8:	f7e6 fad6 	bl	80002a8 <__aeabi_dsub>
 8019cfc:	9e02      	ldr	r6, [sp, #8]
 8019cfe:	9f01      	ldr	r7, [sp, #4]
 8019d00:	3630      	adds	r6, #48	; 0x30
 8019d02:	f805 6b01 	strb.w	r6, [r5], #1
 8019d06:	9e00      	ldr	r6, [sp, #0]
 8019d08:	1bae      	subs	r6, r5, r6
 8019d0a:	42b7      	cmp	r7, r6
 8019d0c:	4602      	mov	r2, r0
 8019d0e:	460b      	mov	r3, r1
 8019d10:	d137      	bne.n	8019d82 <_dtoa_r+0x722>
 8019d12:	f7e6 facb 	bl	80002ac <__adddf3>
 8019d16:	4642      	mov	r2, r8
 8019d18:	464b      	mov	r3, r9
 8019d1a:	4606      	mov	r6, r0
 8019d1c:	460f      	mov	r7, r1
 8019d1e:	f7e6 ff0b 	bl	8000b38 <__aeabi_dcmpgt>
 8019d22:	b9c8      	cbnz	r0, 8019d58 <_dtoa_r+0x6f8>
 8019d24:	4642      	mov	r2, r8
 8019d26:	464b      	mov	r3, r9
 8019d28:	4630      	mov	r0, r6
 8019d2a:	4639      	mov	r1, r7
 8019d2c:	f7e6 fedc 	bl	8000ae8 <__aeabi_dcmpeq>
 8019d30:	b110      	cbz	r0, 8019d38 <_dtoa_r+0x6d8>
 8019d32:	9b02      	ldr	r3, [sp, #8]
 8019d34:	07d9      	lsls	r1, r3, #31
 8019d36:	d40f      	bmi.n	8019d58 <_dtoa_r+0x6f8>
 8019d38:	4620      	mov	r0, r4
 8019d3a:	4659      	mov	r1, fp
 8019d3c:	f000 ff5e 	bl	801abfc <_Bfree>
 8019d40:	2300      	movs	r3, #0
 8019d42:	702b      	strb	r3, [r5, #0]
 8019d44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019d46:	f10a 0001 	add.w	r0, sl, #1
 8019d4a:	6018      	str	r0, [r3, #0]
 8019d4c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019d4e:	2b00      	cmp	r3, #0
 8019d50:	f43f acd8 	beq.w	8019704 <_dtoa_r+0xa4>
 8019d54:	601d      	str	r5, [r3, #0]
 8019d56:	e4d5      	b.n	8019704 <_dtoa_r+0xa4>
 8019d58:	f8cd a01c 	str.w	sl, [sp, #28]
 8019d5c:	462b      	mov	r3, r5
 8019d5e:	461d      	mov	r5, r3
 8019d60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019d64:	2a39      	cmp	r2, #57	; 0x39
 8019d66:	d108      	bne.n	8019d7a <_dtoa_r+0x71a>
 8019d68:	9a00      	ldr	r2, [sp, #0]
 8019d6a:	429a      	cmp	r2, r3
 8019d6c:	d1f7      	bne.n	8019d5e <_dtoa_r+0x6fe>
 8019d6e:	9a07      	ldr	r2, [sp, #28]
 8019d70:	9900      	ldr	r1, [sp, #0]
 8019d72:	3201      	adds	r2, #1
 8019d74:	9207      	str	r2, [sp, #28]
 8019d76:	2230      	movs	r2, #48	; 0x30
 8019d78:	700a      	strb	r2, [r1, #0]
 8019d7a:	781a      	ldrb	r2, [r3, #0]
 8019d7c:	3201      	adds	r2, #1
 8019d7e:	701a      	strb	r2, [r3, #0]
 8019d80:	e78c      	b.n	8019c9c <_dtoa_r+0x63c>
 8019d82:	4b7f      	ldr	r3, [pc, #508]	; (8019f80 <_dtoa_r+0x920>)
 8019d84:	2200      	movs	r2, #0
 8019d86:	f7e6 fc47 	bl	8000618 <__aeabi_dmul>
 8019d8a:	2200      	movs	r2, #0
 8019d8c:	2300      	movs	r3, #0
 8019d8e:	4606      	mov	r6, r0
 8019d90:	460f      	mov	r7, r1
 8019d92:	f7e6 fea9 	bl	8000ae8 <__aeabi_dcmpeq>
 8019d96:	2800      	cmp	r0, #0
 8019d98:	d09b      	beq.n	8019cd2 <_dtoa_r+0x672>
 8019d9a:	e7cd      	b.n	8019d38 <_dtoa_r+0x6d8>
 8019d9c:	9a08      	ldr	r2, [sp, #32]
 8019d9e:	2a00      	cmp	r2, #0
 8019da0:	f000 80c4 	beq.w	8019f2c <_dtoa_r+0x8cc>
 8019da4:	9a05      	ldr	r2, [sp, #20]
 8019da6:	2a01      	cmp	r2, #1
 8019da8:	f300 80a8 	bgt.w	8019efc <_dtoa_r+0x89c>
 8019dac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8019dae:	2a00      	cmp	r2, #0
 8019db0:	f000 80a0 	beq.w	8019ef4 <_dtoa_r+0x894>
 8019db4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8019db8:	9e06      	ldr	r6, [sp, #24]
 8019dba:	4645      	mov	r5, r8
 8019dbc:	9a04      	ldr	r2, [sp, #16]
 8019dbe:	2101      	movs	r1, #1
 8019dc0:	441a      	add	r2, r3
 8019dc2:	4620      	mov	r0, r4
 8019dc4:	4498      	add	r8, r3
 8019dc6:	9204      	str	r2, [sp, #16]
 8019dc8:	f001 f81e 	bl	801ae08 <__i2b>
 8019dcc:	4607      	mov	r7, r0
 8019dce:	2d00      	cmp	r5, #0
 8019dd0:	dd0b      	ble.n	8019dea <_dtoa_r+0x78a>
 8019dd2:	9b04      	ldr	r3, [sp, #16]
 8019dd4:	2b00      	cmp	r3, #0
 8019dd6:	dd08      	ble.n	8019dea <_dtoa_r+0x78a>
 8019dd8:	42ab      	cmp	r3, r5
 8019dda:	9a04      	ldr	r2, [sp, #16]
 8019ddc:	bfa8      	it	ge
 8019dde:	462b      	movge	r3, r5
 8019de0:	eba8 0803 	sub.w	r8, r8, r3
 8019de4:	1aed      	subs	r5, r5, r3
 8019de6:	1ad3      	subs	r3, r2, r3
 8019de8:	9304      	str	r3, [sp, #16]
 8019dea:	9b06      	ldr	r3, [sp, #24]
 8019dec:	b1fb      	cbz	r3, 8019e2e <_dtoa_r+0x7ce>
 8019dee:	9b08      	ldr	r3, [sp, #32]
 8019df0:	2b00      	cmp	r3, #0
 8019df2:	f000 809f 	beq.w	8019f34 <_dtoa_r+0x8d4>
 8019df6:	2e00      	cmp	r6, #0
 8019df8:	dd11      	ble.n	8019e1e <_dtoa_r+0x7be>
 8019dfa:	4639      	mov	r1, r7
 8019dfc:	4632      	mov	r2, r6
 8019dfe:	4620      	mov	r0, r4
 8019e00:	f001 f8be 	bl	801af80 <__pow5mult>
 8019e04:	465a      	mov	r2, fp
 8019e06:	4601      	mov	r1, r0
 8019e08:	4607      	mov	r7, r0
 8019e0a:	4620      	mov	r0, r4
 8019e0c:	f001 f812 	bl	801ae34 <__multiply>
 8019e10:	4659      	mov	r1, fp
 8019e12:	9007      	str	r0, [sp, #28]
 8019e14:	4620      	mov	r0, r4
 8019e16:	f000 fef1 	bl	801abfc <_Bfree>
 8019e1a:	9b07      	ldr	r3, [sp, #28]
 8019e1c:	469b      	mov	fp, r3
 8019e1e:	9b06      	ldr	r3, [sp, #24]
 8019e20:	1b9a      	subs	r2, r3, r6
 8019e22:	d004      	beq.n	8019e2e <_dtoa_r+0x7ce>
 8019e24:	4659      	mov	r1, fp
 8019e26:	4620      	mov	r0, r4
 8019e28:	f001 f8aa 	bl	801af80 <__pow5mult>
 8019e2c:	4683      	mov	fp, r0
 8019e2e:	2101      	movs	r1, #1
 8019e30:	4620      	mov	r0, r4
 8019e32:	f000 ffe9 	bl	801ae08 <__i2b>
 8019e36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019e38:	2b00      	cmp	r3, #0
 8019e3a:	4606      	mov	r6, r0
 8019e3c:	dd7c      	ble.n	8019f38 <_dtoa_r+0x8d8>
 8019e3e:	461a      	mov	r2, r3
 8019e40:	4601      	mov	r1, r0
 8019e42:	4620      	mov	r0, r4
 8019e44:	f001 f89c 	bl	801af80 <__pow5mult>
 8019e48:	9b05      	ldr	r3, [sp, #20]
 8019e4a:	2b01      	cmp	r3, #1
 8019e4c:	4606      	mov	r6, r0
 8019e4e:	dd76      	ble.n	8019f3e <_dtoa_r+0x8de>
 8019e50:	2300      	movs	r3, #0
 8019e52:	9306      	str	r3, [sp, #24]
 8019e54:	6933      	ldr	r3, [r6, #16]
 8019e56:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8019e5a:	6918      	ldr	r0, [r3, #16]
 8019e5c:	f000 ff84 	bl	801ad68 <__hi0bits>
 8019e60:	f1c0 0020 	rsb	r0, r0, #32
 8019e64:	9b04      	ldr	r3, [sp, #16]
 8019e66:	4418      	add	r0, r3
 8019e68:	f010 001f 	ands.w	r0, r0, #31
 8019e6c:	f000 8086 	beq.w	8019f7c <_dtoa_r+0x91c>
 8019e70:	f1c0 0320 	rsb	r3, r0, #32
 8019e74:	2b04      	cmp	r3, #4
 8019e76:	dd7f      	ble.n	8019f78 <_dtoa_r+0x918>
 8019e78:	f1c0 001c 	rsb	r0, r0, #28
 8019e7c:	9b04      	ldr	r3, [sp, #16]
 8019e7e:	4403      	add	r3, r0
 8019e80:	4480      	add	r8, r0
 8019e82:	4405      	add	r5, r0
 8019e84:	9304      	str	r3, [sp, #16]
 8019e86:	f1b8 0f00 	cmp.w	r8, #0
 8019e8a:	dd05      	ble.n	8019e98 <_dtoa_r+0x838>
 8019e8c:	4659      	mov	r1, fp
 8019e8e:	4642      	mov	r2, r8
 8019e90:	4620      	mov	r0, r4
 8019e92:	f001 f8cf 	bl	801b034 <__lshift>
 8019e96:	4683      	mov	fp, r0
 8019e98:	9b04      	ldr	r3, [sp, #16]
 8019e9a:	2b00      	cmp	r3, #0
 8019e9c:	dd05      	ble.n	8019eaa <_dtoa_r+0x84a>
 8019e9e:	4631      	mov	r1, r6
 8019ea0:	461a      	mov	r2, r3
 8019ea2:	4620      	mov	r0, r4
 8019ea4:	f001 f8c6 	bl	801b034 <__lshift>
 8019ea8:	4606      	mov	r6, r0
 8019eaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019eac:	2b00      	cmp	r3, #0
 8019eae:	d069      	beq.n	8019f84 <_dtoa_r+0x924>
 8019eb0:	4631      	mov	r1, r6
 8019eb2:	4658      	mov	r0, fp
 8019eb4:	f001 f92a 	bl	801b10c <__mcmp>
 8019eb8:	2800      	cmp	r0, #0
 8019eba:	da63      	bge.n	8019f84 <_dtoa_r+0x924>
 8019ebc:	2300      	movs	r3, #0
 8019ebe:	4659      	mov	r1, fp
 8019ec0:	220a      	movs	r2, #10
 8019ec2:	4620      	mov	r0, r4
 8019ec4:	f000 febc 	bl	801ac40 <__multadd>
 8019ec8:	9b08      	ldr	r3, [sp, #32]
 8019eca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019ece:	4683      	mov	fp, r0
 8019ed0:	2b00      	cmp	r3, #0
 8019ed2:	f000 818f 	beq.w	801a1f4 <_dtoa_r+0xb94>
 8019ed6:	4639      	mov	r1, r7
 8019ed8:	2300      	movs	r3, #0
 8019eda:	220a      	movs	r2, #10
 8019edc:	4620      	mov	r0, r4
 8019ede:	f000 feaf 	bl	801ac40 <__multadd>
 8019ee2:	f1b9 0f00 	cmp.w	r9, #0
 8019ee6:	4607      	mov	r7, r0
 8019ee8:	f300 808e 	bgt.w	801a008 <_dtoa_r+0x9a8>
 8019eec:	9b05      	ldr	r3, [sp, #20]
 8019eee:	2b02      	cmp	r3, #2
 8019ef0:	dc50      	bgt.n	8019f94 <_dtoa_r+0x934>
 8019ef2:	e089      	b.n	801a008 <_dtoa_r+0x9a8>
 8019ef4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8019ef6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8019efa:	e75d      	b.n	8019db8 <_dtoa_r+0x758>
 8019efc:	9b01      	ldr	r3, [sp, #4]
 8019efe:	1e5e      	subs	r6, r3, #1
 8019f00:	9b06      	ldr	r3, [sp, #24]
 8019f02:	42b3      	cmp	r3, r6
 8019f04:	bfbf      	itttt	lt
 8019f06:	9b06      	ldrlt	r3, [sp, #24]
 8019f08:	9606      	strlt	r6, [sp, #24]
 8019f0a:	1af2      	sublt	r2, r6, r3
 8019f0c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8019f0e:	bfb6      	itet	lt
 8019f10:	189b      	addlt	r3, r3, r2
 8019f12:	1b9e      	subge	r6, r3, r6
 8019f14:	930d      	strlt	r3, [sp, #52]	; 0x34
 8019f16:	9b01      	ldr	r3, [sp, #4]
 8019f18:	bfb8      	it	lt
 8019f1a:	2600      	movlt	r6, #0
 8019f1c:	2b00      	cmp	r3, #0
 8019f1e:	bfb5      	itete	lt
 8019f20:	eba8 0503 	sublt.w	r5, r8, r3
 8019f24:	9b01      	ldrge	r3, [sp, #4]
 8019f26:	2300      	movlt	r3, #0
 8019f28:	4645      	movge	r5, r8
 8019f2a:	e747      	b.n	8019dbc <_dtoa_r+0x75c>
 8019f2c:	9e06      	ldr	r6, [sp, #24]
 8019f2e:	9f08      	ldr	r7, [sp, #32]
 8019f30:	4645      	mov	r5, r8
 8019f32:	e74c      	b.n	8019dce <_dtoa_r+0x76e>
 8019f34:	9a06      	ldr	r2, [sp, #24]
 8019f36:	e775      	b.n	8019e24 <_dtoa_r+0x7c4>
 8019f38:	9b05      	ldr	r3, [sp, #20]
 8019f3a:	2b01      	cmp	r3, #1
 8019f3c:	dc18      	bgt.n	8019f70 <_dtoa_r+0x910>
 8019f3e:	9b02      	ldr	r3, [sp, #8]
 8019f40:	b9b3      	cbnz	r3, 8019f70 <_dtoa_r+0x910>
 8019f42:	9b03      	ldr	r3, [sp, #12]
 8019f44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019f48:	b9a3      	cbnz	r3, 8019f74 <_dtoa_r+0x914>
 8019f4a:	9b03      	ldr	r3, [sp, #12]
 8019f4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8019f50:	0d1b      	lsrs	r3, r3, #20
 8019f52:	051b      	lsls	r3, r3, #20
 8019f54:	b12b      	cbz	r3, 8019f62 <_dtoa_r+0x902>
 8019f56:	9b04      	ldr	r3, [sp, #16]
 8019f58:	3301      	adds	r3, #1
 8019f5a:	9304      	str	r3, [sp, #16]
 8019f5c:	f108 0801 	add.w	r8, r8, #1
 8019f60:	2301      	movs	r3, #1
 8019f62:	9306      	str	r3, [sp, #24]
 8019f64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019f66:	2b00      	cmp	r3, #0
 8019f68:	f47f af74 	bne.w	8019e54 <_dtoa_r+0x7f4>
 8019f6c:	2001      	movs	r0, #1
 8019f6e:	e779      	b.n	8019e64 <_dtoa_r+0x804>
 8019f70:	2300      	movs	r3, #0
 8019f72:	e7f6      	b.n	8019f62 <_dtoa_r+0x902>
 8019f74:	9b02      	ldr	r3, [sp, #8]
 8019f76:	e7f4      	b.n	8019f62 <_dtoa_r+0x902>
 8019f78:	d085      	beq.n	8019e86 <_dtoa_r+0x826>
 8019f7a:	4618      	mov	r0, r3
 8019f7c:	301c      	adds	r0, #28
 8019f7e:	e77d      	b.n	8019e7c <_dtoa_r+0x81c>
 8019f80:	40240000 	.word	0x40240000
 8019f84:	9b01      	ldr	r3, [sp, #4]
 8019f86:	2b00      	cmp	r3, #0
 8019f88:	dc38      	bgt.n	8019ffc <_dtoa_r+0x99c>
 8019f8a:	9b05      	ldr	r3, [sp, #20]
 8019f8c:	2b02      	cmp	r3, #2
 8019f8e:	dd35      	ble.n	8019ffc <_dtoa_r+0x99c>
 8019f90:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8019f94:	f1b9 0f00 	cmp.w	r9, #0
 8019f98:	d10d      	bne.n	8019fb6 <_dtoa_r+0x956>
 8019f9a:	4631      	mov	r1, r6
 8019f9c:	464b      	mov	r3, r9
 8019f9e:	2205      	movs	r2, #5
 8019fa0:	4620      	mov	r0, r4
 8019fa2:	f000 fe4d 	bl	801ac40 <__multadd>
 8019fa6:	4601      	mov	r1, r0
 8019fa8:	4606      	mov	r6, r0
 8019faa:	4658      	mov	r0, fp
 8019fac:	f001 f8ae 	bl	801b10c <__mcmp>
 8019fb0:	2800      	cmp	r0, #0
 8019fb2:	f73f adbd 	bgt.w	8019b30 <_dtoa_r+0x4d0>
 8019fb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019fb8:	9d00      	ldr	r5, [sp, #0]
 8019fba:	ea6f 0a03 	mvn.w	sl, r3
 8019fbe:	f04f 0800 	mov.w	r8, #0
 8019fc2:	4631      	mov	r1, r6
 8019fc4:	4620      	mov	r0, r4
 8019fc6:	f000 fe19 	bl	801abfc <_Bfree>
 8019fca:	2f00      	cmp	r7, #0
 8019fcc:	f43f aeb4 	beq.w	8019d38 <_dtoa_r+0x6d8>
 8019fd0:	f1b8 0f00 	cmp.w	r8, #0
 8019fd4:	d005      	beq.n	8019fe2 <_dtoa_r+0x982>
 8019fd6:	45b8      	cmp	r8, r7
 8019fd8:	d003      	beq.n	8019fe2 <_dtoa_r+0x982>
 8019fda:	4641      	mov	r1, r8
 8019fdc:	4620      	mov	r0, r4
 8019fde:	f000 fe0d 	bl	801abfc <_Bfree>
 8019fe2:	4639      	mov	r1, r7
 8019fe4:	4620      	mov	r0, r4
 8019fe6:	f000 fe09 	bl	801abfc <_Bfree>
 8019fea:	e6a5      	b.n	8019d38 <_dtoa_r+0x6d8>
 8019fec:	2600      	movs	r6, #0
 8019fee:	4637      	mov	r7, r6
 8019ff0:	e7e1      	b.n	8019fb6 <_dtoa_r+0x956>
 8019ff2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8019ff4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8019ff8:	4637      	mov	r7, r6
 8019ffa:	e599      	b.n	8019b30 <_dtoa_r+0x4d0>
 8019ffc:	9b08      	ldr	r3, [sp, #32]
 8019ffe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801a002:	2b00      	cmp	r3, #0
 801a004:	f000 80fd 	beq.w	801a202 <_dtoa_r+0xba2>
 801a008:	2d00      	cmp	r5, #0
 801a00a:	dd05      	ble.n	801a018 <_dtoa_r+0x9b8>
 801a00c:	4639      	mov	r1, r7
 801a00e:	462a      	mov	r2, r5
 801a010:	4620      	mov	r0, r4
 801a012:	f001 f80f 	bl	801b034 <__lshift>
 801a016:	4607      	mov	r7, r0
 801a018:	9b06      	ldr	r3, [sp, #24]
 801a01a:	2b00      	cmp	r3, #0
 801a01c:	d05c      	beq.n	801a0d8 <_dtoa_r+0xa78>
 801a01e:	6879      	ldr	r1, [r7, #4]
 801a020:	4620      	mov	r0, r4
 801a022:	f000 fdab 	bl	801ab7c <_Balloc>
 801a026:	4605      	mov	r5, r0
 801a028:	b928      	cbnz	r0, 801a036 <_dtoa_r+0x9d6>
 801a02a:	4b80      	ldr	r3, [pc, #512]	; (801a22c <_dtoa_r+0xbcc>)
 801a02c:	4602      	mov	r2, r0
 801a02e:	f240 21ea 	movw	r1, #746	; 0x2ea
 801a032:	f7ff bb2e 	b.w	8019692 <_dtoa_r+0x32>
 801a036:	693a      	ldr	r2, [r7, #16]
 801a038:	3202      	adds	r2, #2
 801a03a:	0092      	lsls	r2, r2, #2
 801a03c:	f107 010c 	add.w	r1, r7, #12
 801a040:	300c      	adds	r0, #12
 801a042:	f7fd fd75 	bl	8017b30 <memcpy>
 801a046:	2201      	movs	r2, #1
 801a048:	4629      	mov	r1, r5
 801a04a:	4620      	mov	r0, r4
 801a04c:	f000 fff2 	bl	801b034 <__lshift>
 801a050:	9b00      	ldr	r3, [sp, #0]
 801a052:	3301      	adds	r3, #1
 801a054:	9301      	str	r3, [sp, #4]
 801a056:	9b00      	ldr	r3, [sp, #0]
 801a058:	444b      	add	r3, r9
 801a05a:	9307      	str	r3, [sp, #28]
 801a05c:	9b02      	ldr	r3, [sp, #8]
 801a05e:	f003 0301 	and.w	r3, r3, #1
 801a062:	46b8      	mov	r8, r7
 801a064:	9306      	str	r3, [sp, #24]
 801a066:	4607      	mov	r7, r0
 801a068:	9b01      	ldr	r3, [sp, #4]
 801a06a:	4631      	mov	r1, r6
 801a06c:	3b01      	subs	r3, #1
 801a06e:	4658      	mov	r0, fp
 801a070:	9302      	str	r3, [sp, #8]
 801a072:	f7ff fa67 	bl	8019544 <quorem>
 801a076:	4603      	mov	r3, r0
 801a078:	3330      	adds	r3, #48	; 0x30
 801a07a:	9004      	str	r0, [sp, #16]
 801a07c:	4641      	mov	r1, r8
 801a07e:	4658      	mov	r0, fp
 801a080:	9308      	str	r3, [sp, #32]
 801a082:	f001 f843 	bl	801b10c <__mcmp>
 801a086:	463a      	mov	r2, r7
 801a088:	4681      	mov	r9, r0
 801a08a:	4631      	mov	r1, r6
 801a08c:	4620      	mov	r0, r4
 801a08e:	f001 f859 	bl	801b144 <__mdiff>
 801a092:	68c2      	ldr	r2, [r0, #12]
 801a094:	9b08      	ldr	r3, [sp, #32]
 801a096:	4605      	mov	r5, r0
 801a098:	bb02      	cbnz	r2, 801a0dc <_dtoa_r+0xa7c>
 801a09a:	4601      	mov	r1, r0
 801a09c:	4658      	mov	r0, fp
 801a09e:	f001 f835 	bl	801b10c <__mcmp>
 801a0a2:	9b08      	ldr	r3, [sp, #32]
 801a0a4:	4602      	mov	r2, r0
 801a0a6:	4629      	mov	r1, r5
 801a0a8:	4620      	mov	r0, r4
 801a0aa:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801a0ae:	f000 fda5 	bl	801abfc <_Bfree>
 801a0b2:	9b05      	ldr	r3, [sp, #20]
 801a0b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a0b6:	9d01      	ldr	r5, [sp, #4]
 801a0b8:	ea43 0102 	orr.w	r1, r3, r2
 801a0bc:	9b06      	ldr	r3, [sp, #24]
 801a0be:	430b      	orrs	r3, r1
 801a0c0:	9b08      	ldr	r3, [sp, #32]
 801a0c2:	d10d      	bne.n	801a0e0 <_dtoa_r+0xa80>
 801a0c4:	2b39      	cmp	r3, #57	; 0x39
 801a0c6:	d029      	beq.n	801a11c <_dtoa_r+0xabc>
 801a0c8:	f1b9 0f00 	cmp.w	r9, #0
 801a0cc:	dd01      	ble.n	801a0d2 <_dtoa_r+0xa72>
 801a0ce:	9b04      	ldr	r3, [sp, #16]
 801a0d0:	3331      	adds	r3, #49	; 0x31
 801a0d2:	9a02      	ldr	r2, [sp, #8]
 801a0d4:	7013      	strb	r3, [r2, #0]
 801a0d6:	e774      	b.n	8019fc2 <_dtoa_r+0x962>
 801a0d8:	4638      	mov	r0, r7
 801a0da:	e7b9      	b.n	801a050 <_dtoa_r+0x9f0>
 801a0dc:	2201      	movs	r2, #1
 801a0de:	e7e2      	b.n	801a0a6 <_dtoa_r+0xa46>
 801a0e0:	f1b9 0f00 	cmp.w	r9, #0
 801a0e4:	db06      	blt.n	801a0f4 <_dtoa_r+0xa94>
 801a0e6:	9905      	ldr	r1, [sp, #20]
 801a0e8:	ea41 0909 	orr.w	r9, r1, r9
 801a0ec:	9906      	ldr	r1, [sp, #24]
 801a0ee:	ea59 0101 	orrs.w	r1, r9, r1
 801a0f2:	d120      	bne.n	801a136 <_dtoa_r+0xad6>
 801a0f4:	2a00      	cmp	r2, #0
 801a0f6:	ddec      	ble.n	801a0d2 <_dtoa_r+0xa72>
 801a0f8:	4659      	mov	r1, fp
 801a0fa:	2201      	movs	r2, #1
 801a0fc:	4620      	mov	r0, r4
 801a0fe:	9301      	str	r3, [sp, #4]
 801a100:	f000 ff98 	bl	801b034 <__lshift>
 801a104:	4631      	mov	r1, r6
 801a106:	4683      	mov	fp, r0
 801a108:	f001 f800 	bl	801b10c <__mcmp>
 801a10c:	2800      	cmp	r0, #0
 801a10e:	9b01      	ldr	r3, [sp, #4]
 801a110:	dc02      	bgt.n	801a118 <_dtoa_r+0xab8>
 801a112:	d1de      	bne.n	801a0d2 <_dtoa_r+0xa72>
 801a114:	07da      	lsls	r2, r3, #31
 801a116:	d5dc      	bpl.n	801a0d2 <_dtoa_r+0xa72>
 801a118:	2b39      	cmp	r3, #57	; 0x39
 801a11a:	d1d8      	bne.n	801a0ce <_dtoa_r+0xa6e>
 801a11c:	9a02      	ldr	r2, [sp, #8]
 801a11e:	2339      	movs	r3, #57	; 0x39
 801a120:	7013      	strb	r3, [r2, #0]
 801a122:	462b      	mov	r3, r5
 801a124:	461d      	mov	r5, r3
 801a126:	3b01      	subs	r3, #1
 801a128:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801a12c:	2a39      	cmp	r2, #57	; 0x39
 801a12e:	d050      	beq.n	801a1d2 <_dtoa_r+0xb72>
 801a130:	3201      	adds	r2, #1
 801a132:	701a      	strb	r2, [r3, #0]
 801a134:	e745      	b.n	8019fc2 <_dtoa_r+0x962>
 801a136:	2a00      	cmp	r2, #0
 801a138:	dd03      	ble.n	801a142 <_dtoa_r+0xae2>
 801a13a:	2b39      	cmp	r3, #57	; 0x39
 801a13c:	d0ee      	beq.n	801a11c <_dtoa_r+0xabc>
 801a13e:	3301      	adds	r3, #1
 801a140:	e7c7      	b.n	801a0d2 <_dtoa_r+0xa72>
 801a142:	9a01      	ldr	r2, [sp, #4]
 801a144:	9907      	ldr	r1, [sp, #28]
 801a146:	f802 3c01 	strb.w	r3, [r2, #-1]
 801a14a:	428a      	cmp	r2, r1
 801a14c:	d02a      	beq.n	801a1a4 <_dtoa_r+0xb44>
 801a14e:	4659      	mov	r1, fp
 801a150:	2300      	movs	r3, #0
 801a152:	220a      	movs	r2, #10
 801a154:	4620      	mov	r0, r4
 801a156:	f000 fd73 	bl	801ac40 <__multadd>
 801a15a:	45b8      	cmp	r8, r7
 801a15c:	4683      	mov	fp, r0
 801a15e:	f04f 0300 	mov.w	r3, #0
 801a162:	f04f 020a 	mov.w	r2, #10
 801a166:	4641      	mov	r1, r8
 801a168:	4620      	mov	r0, r4
 801a16a:	d107      	bne.n	801a17c <_dtoa_r+0xb1c>
 801a16c:	f000 fd68 	bl	801ac40 <__multadd>
 801a170:	4680      	mov	r8, r0
 801a172:	4607      	mov	r7, r0
 801a174:	9b01      	ldr	r3, [sp, #4]
 801a176:	3301      	adds	r3, #1
 801a178:	9301      	str	r3, [sp, #4]
 801a17a:	e775      	b.n	801a068 <_dtoa_r+0xa08>
 801a17c:	f000 fd60 	bl	801ac40 <__multadd>
 801a180:	4639      	mov	r1, r7
 801a182:	4680      	mov	r8, r0
 801a184:	2300      	movs	r3, #0
 801a186:	220a      	movs	r2, #10
 801a188:	4620      	mov	r0, r4
 801a18a:	f000 fd59 	bl	801ac40 <__multadd>
 801a18e:	4607      	mov	r7, r0
 801a190:	e7f0      	b.n	801a174 <_dtoa_r+0xb14>
 801a192:	f1b9 0f00 	cmp.w	r9, #0
 801a196:	9a00      	ldr	r2, [sp, #0]
 801a198:	bfcc      	ite	gt
 801a19a:	464d      	movgt	r5, r9
 801a19c:	2501      	movle	r5, #1
 801a19e:	4415      	add	r5, r2
 801a1a0:	f04f 0800 	mov.w	r8, #0
 801a1a4:	4659      	mov	r1, fp
 801a1a6:	2201      	movs	r2, #1
 801a1a8:	4620      	mov	r0, r4
 801a1aa:	9301      	str	r3, [sp, #4]
 801a1ac:	f000 ff42 	bl	801b034 <__lshift>
 801a1b0:	4631      	mov	r1, r6
 801a1b2:	4683      	mov	fp, r0
 801a1b4:	f000 ffaa 	bl	801b10c <__mcmp>
 801a1b8:	2800      	cmp	r0, #0
 801a1ba:	dcb2      	bgt.n	801a122 <_dtoa_r+0xac2>
 801a1bc:	d102      	bne.n	801a1c4 <_dtoa_r+0xb64>
 801a1be:	9b01      	ldr	r3, [sp, #4]
 801a1c0:	07db      	lsls	r3, r3, #31
 801a1c2:	d4ae      	bmi.n	801a122 <_dtoa_r+0xac2>
 801a1c4:	462b      	mov	r3, r5
 801a1c6:	461d      	mov	r5, r3
 801a1c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a1cc:	2a30      	cmp	r2, #48	; 0x30
 801a1ce:	d0fa      	beq.n	801a1c6 <_dtoa_r+0xb66>
 801a1d0:	e6f7      	b.n	8019fc2 <_dtoa_r+0x962>
 801a1d2:	9a00      	ldr	r2, [sp, #0]
 801a1d4:	429a      	cmp	r2, r3
 801a1d6:	d1a5      	bne.n	801a124 <_dtoa_r+0xac4>
 801a1d8:	f10a 0a01 	add.w	sl, sl, #1
 801a1dc:	2331      	movs	r3, #49	; 0x31
 801a1de:	e779      	b.n	801a0d4 <_dtoa_r+0xa74>
 801a1e0:	4b13      	ldr	r3, [pc, #76]	; (801a230 <_dtoa_r+0xbd0>)
 801a1e2:	f7ff baaf 	b.w	8019744 <_dtoa_r+0xe4>
 801a1e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a1e8:	2b00      	cmp	r3, #0
 801a1ea:	f47f aa86 	bne.w	80196fa <_dtoa_r+0x9a>
 801a1ee:	4b11      	ldr	r3, [pc, #68]	; (801a234 <_dtoa_r+0xbd4>)
 801a1f0:	f7ff baa8 	b.w	8019744 <_dtoa_r+0xe4>
 801a1f4:	f1b9 0f00 	cmp.w	r9, #0
 801a1f8:	dc03      	bgt.n	801a202 <_dtoa_r+0xba2>
 801a1fa:	9b05      	ldr	r3, [sp, #20]
 801a1fc:	2b02      	cmp	r3, #2
 801a1fe:	f73f aec9 	bgt.w	8019f94 <_dtoa_r+0x934>
 801a202:	9d00      	ldr	r5, [sp, #0]
 801a204:	4631      	mov	r1, r6
 801a206:	4658      	mov	r0, fp
 801a208:	f7ff f99c 	bl	8019544 <quorem>
 801a20c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801a210:	f805 3b01 	strb.w	r3, [r5], #1
 801a214:	9a00      	ldr	r2, [sp, #0]
 801a216:	1aaa      	subs	r2, r5, r2
 801a218:	4591      	cmp	r9, r2
 801a21a:	ddba      	ble.n	801a192 <_dtoa_r+0xb32>
 801a21c:	4659      	mov	r1, fp
 801a21e:	2300      	movs	r3, #0
 801a220:	220a      	movs	r2, #10
 801a222:	4620      	mov	r0, r4
 801a224:	f000 fd0c 	bl	801ac40 <__multadd>
 801a228:	4683      	mov	fp, r0
 801a22a:	e7eb      	b.n	801a204 <_dtoa_r+0xba4>
 801a22c:	08020bd8 	.word	0x08020bd8
 801a230:	08020a44 	.word	0x08020a44
 801a234:	08020b6c 	.word	0x08020b6c

0801a238 <__errno>:
 801a238:	4b01      	ldr	r3, [pc, #4]	; (801a240 <__errno+0x8>)
 801a23a:	6818      	ldr	r0, [r3, #0]
 801a23c:	4770      	bx	lr
 801a23e:	bf00      	nop
 801a240:	20000074 	.word	0x20000074

0801a244 <std>:
 801a244:	2300      	movs	r3, #0
 801a246:	b510      	push	{r4, lr}
 801a248:	4604      	mov	r4, r0
 801a24a:	e9c0 3300 	strd	r3, r3, [r0]
 801a24e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a252:	6083      	str	r3, [r0, #8]
 801a254:	8181      	strh	r1, [r0, #12]
 801a256:	6643      	str	r3, [r0, #100]	; 0x64
 801a258:	81c2      	strh	r2, [r0, #14]
 801a25a:	6183      	str	r3, [r0, #24]
 801a25c:	4619      	mov	r1, r3
 801a25e:	2208      	movs	r2, #8
 801a260:	305c      	adds	r0, #92	; 0x5c
 801a262:	f7fd fc8d 	bl	8017b80 <memset>
 801a266:	4b05      	ldr	r3, [pc, #20]	; (801a27c <std+0x38>)
 801a268:	6263      	str	r3, [r4, #36]	; 0x24
 801a26a:	4b05      	ldr	r3, [pc, #20]	; (801a280 <std+0x3c>)
 801a26c:	62a3      	str	r3, [r4, #40]	; 0x28
 801a26e:	4b05      	ldr	r3, [pc, #20]	; (801a284 <std+0x40>)
 801a270:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a272:	4b05      	ldr	r3, [pc, #20]	; (801a288 <std+0x44>)
 801a274:	6224      	str	r4, [r4, #32]
 801a276:	6323      	str	r3, [r4, #48]	; 0x30
 801a278:	bd10      	pop	{r4, pc}
 801a27a:	bf00      	nop
 801a27c:	0801ba91 	.word	0x0801ba91
 801a280:	0801bab3 	.word	0x0801bab3
 801a284:	0801baeb 	.word	0x0801baeb
 801a288:	0801bb0f 	.word	0x0801bb0f

0801a28c <_cleanup_r>:
 801a28c:	4901      	ldr	r1, [pc, #4]	; (801a294 <_cleanup_r+0x8>)
 801a28e:	f000 b8c1 	b.w	801a414 <_fwalk_reent>
 801a292:	bf00      	nop
 801a294:	0801be15 	.word	0x0801be15

0801a298 <__sfmoreglue>:
 801a298:	b570      	push	{r4, r5, r6, lr}
 801a29a:	1e4a      	subs	r2, r1, #1
 801a29c:	2568      	movs	r5, #104	; 0x68
 801a29e:	4355      	muls	r5, r2
 801a2a0:	460e      	mov	r6, r1
 801a2a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a2a6:	f7fd fcc3 	bl	8017c30 <_malloc_r>
 801a2aa:	4604      	mov	r4, r0
 801a2ac:	b140      	cbz	r0, 801a2c0 <__sfmoreglue+0x28>
 801a2ae:	2100      	movs	r1, #0
 801a2b0:	e9c0 1600 	strd	r1, r6, [r0]
 801a2b4:	300c      	adds	r0, #12
 801a2b6:	60a0      	str	r0, [r4, #8]
 801a2b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a2bc:	f7fd fc60 	bl	8017b80 <memset>
 801a2c0:	4620      	mov	r0, r4
 801a2c2:	bd70      	pop	{r4, r5, r6, pc}

0801a2c4 <__sfp_lock_acquire>:
 801a2c4:	4801      	ldr	r0, [pc, #4]	; (801a2cc <__sfp_lock_acquire+0x8>)
 801a2c6:	f000 bc38 	b.w	801ab3a <__retarget_lock_acquire_recursive>
 801a2ca:	bf00      	nop
 801a2cc:	20006f18 	.word	0x20006f18

0801a2d0 <__sfp_lock_release>:
 801a2d0:	4801      	ldr	r0, [pc, #4]	; (801a2d8 <__sfp_lock_release+0x8>)
 801a2d2:	f000 bc33 	b.w	801ab3c <__retarget_lock_release_recursive>
 801a2d6:	bf00      	nop
 801a2d8:	20006f18 	.word	0x20006f18

0801a2dc <__sinit_lock_acquire>:
 801a2dc:	4801      	ldr	r0, [pc, #4]	; (801a2e4 <__sinit_lock_acquire+0x8>)
 801a2de:	f000 bc2c 	b.w	801ab3a <__retarget_lock_acquire_recursive>
 801a2e2:	bf00      	nop
 801a2e4:	20006f13 	.word	0x20006f13

0801a2e8 <__sinit_lock_release>:
 801a2e8:	4801      	ldr	r0, [pc, #4]	; (801a2f0 <__sinit_lock_release+0x8>)
 801a2ea:	f000 bc27 	b.w	801ab3c <__retarget_lock_release_recursive>
 801a2ee:	bf00      	nop
 801a2f0:	20006f13 	.word	0x20006f13

0801a2f4 <__sinit>:
 801a2f4:	b510      	push	{r4, lr}
 801a2f6:	4604      	mov	r4, r0
 801a2f8:	f7ff fff0 	bl	801a2dc <__sinit_lock_acquire>
 801a2fc:	69a3      	ldr	r3, [r4, #24]
 801a2fe:	b11b      	cbz	r3, 801a308 <__sinit+0x14>
 801a300:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a304:	f7ff bff0 	b.w	801a2e8 <__sinit_lock_release>
 801a308:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801a30c:	6523      	str	r3, [r4, #80]	; 0x50
 801a30e:	4b13      	ldr	r3, [pc, #76]	; (801a35c <__sinit+0x68>)
 801a310:	4a13      	ldr	r2, [pc, #76]	; (801a360 <__sinit+0x6c>)
 801a312:	681b      	ldr	r3, [r3, #0]
 801a314:	62a2      	str	r2, [r4, #40]	; 0x28
 801a316:	42a3      	cmp	r3, r4
 801a318:	bf04      	itt	eq
 801a31a:	2301      	moveq	r3, #1
 801a31c:	61a3      	streq	r3, [r4, #24]
 801a31e:	4620      	mov	r0, r4
 801a320:	f000 f820 	bl	801a364 <__sfp>
 801a324:	6060      	str	r0, [r4, #4]
 801a326:	4620      	mov	r0, r4
 801a328:	f000 f81c 	bl	801a364 <__sfp>
 801a32c:	60a0      	str	r0, [r4, #8]
 801a32e:	4620      	mov	r0, r4
 801a330:	f000 f818 	bl	801a364 <__sfp>
 801a334:	2200      	movs	r2, #0
 801a336:	60e0      	str	r0, [r4, #12]
 801a338:	2104      	movs	r1, #4
 801a33a:	6860      	ldr	r0, [r4, #4]
 801a33c:	f7ff ff82 	bl	801a244 <std>
 801a340:	68a0      	ldr	r0, [r4, #8]
 801a342:	2201      	movs	r2, #1
 801a344:	2109      	movs	r1, #9
 801a346:	f7ff ff7d 	bl	801a244 <std>
 801a34a:	68e0      	ldr	r0, [r4, #12]
 801a34c:	2202      	movs	r2, #2
 801a34e:	2112      	movs	r1, #18
 801a350:	f7ff ff78 	bl	801a244 <std>
 801a354:	2301      	movs	r3, #1
 801a356:	61a3      	str	r3, [r4, #24]
 801a358:	e7d2      	b.n	801a300 <__sinit+0xc>
 801a35a:	bf00      	nop
 801a35c:	08020a30 	.word	0x08020a30
 801a360:	0801a28d 	.word	0x0801a28d

0801a364 <__sfp>:
 801a364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a366:	4607      	mov	r7, r0
 801a368:	f7ff ffac 	bl	801a2c4 <__sfp_lock_acquire>
 801a36c:	4b1e      	ldr	r3, [pc, #120]	; (801a3e8 <__sfp+0x84>)
 801a36e:	681e      	ldr	r6, [r3, #0]
 801a370:	69b3      	ldr	r3, [r6, #24]
 801a372:	b913      	cbnz	r3, 801a37a <__sfp+0x16>
 801a374:	4630      	mov	r0, r6
 801a376:	f7ff ffbd 	bl	801a2f4 <__sinit>
 801a37a:	3648      	adds	r6, #72	; 0x48
 801a37c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a380:	3b01      	subs	r3, #1
 801a382:	d503      	bpl.n	801a38c <__sfp+0x28>
 801a384:	6833      	ldr	r3, [r6, #0]
 801a386:	b30b      	cbz	r3, 801a3cc <__sfp+0x68>
 801a388:	6836      	ldr	r6, [r6, #0]
 801a38a:	e7f7      	b.n	801a37c <__sfp+0x18>
 801a38c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a390:	b9d5      	cbnz	r5, 801a3c8 <__sfp+0x64>
 801a392:	4b16      	ldr	r3, [pc, #88]	; (801a3ec <__sfp+0x88>)
 801a394:	60e3      	str	r3, [r4, #12]
 801a396:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a39a:	6665      	str	r5, [r4, #100]	; 0x64
 801a39c:	f000 fbcc 	bl	801ab38 <__retarget_lock_init_recursive>
 801a3a0:	f7ff ff96 	bl	801a2d0 <__sfp_lock_release>
 801a3a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801a3a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801a3ac:	6025      	str	r5, [r4, #0]
 801a3ae:	61a5      	str	r5, [r4, #24]
 801a3b0:	2208      	movs	r2, #8
 801a3b2:	4629      	mov	r1, r5
 801a3b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a3b8:	f7fd fbe2 	bl	8017b80 <memset>
 801a3bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a3c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801a3c4:	4620      	mov	r0, r4
 801a3c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a3c8:	3468      	adds	r4, #104	; 0x68
 801a3ca:	e7d9      	b.n	801a380 <__sfp+0x1c>
 801a3cc:	2104      	movs	r1, #4
 801a3ce:	4638      	mov	r0, r7
 801a3d0:	f7ff ff62 	bl	801a298 <__sfmoreglue>
 801a3d4:	4604      	mov	r4, r0
 801a3d6:	6030      	str	r0, [r6, #0]
 801a3d8:	2800      	cmp	r0, #0
 801a3da:	d1d5      	bne.n	801a388 <__sfp+0x24>
 801a3dc:	f7ff ff78 	bl	801a2d0 <__sfp_lock_release>
 801a3e0:	230c      	movs	r3, #12
 801a3e2:	603b      	str	r3, [r7, #0]
 801a3e4:	e7ee      	b.n	801a3c4 <__sfp+0x60>
 801a3e6:	bf00      	nop
 801a3e8:	08020a30 	.word	0x08020a30
 801a3ec:	ffff0001 	.word	0xffff0001

0801a3f0 <fiprintf>:
 801a3f0:	b40e      	push	{r1, r2, r3}
 801a3f2:	b503      	push	{r0, r1, lr}
 801a3f4:	4601      	mov	r1, r0
 801a3f6:	ab03      	add	r3, sp, #12
 801a3f8:	4805      	ldr	r0, [pc, #20]	; (801a410 <fiprintf+0x20>)
 801a3fa:	f853 2b04 	ldr.w	r2, [r3], #4
 801a3fe:	6800      	ldr	r0, [r0, #0]
 801a400:	9301      	str	r3, [sp, #4]
 801a402:	f001 fa0b 	bl	801b81c <_vfiprintf_r>
 801a406:	b002      	add	sp, #8
 801a408:	f85d eb04 	ldr.w	lr, [sp], #4
 801a40c:	b003      	add	sp, #12
 801a40e:	4770      	bx	lr
 801a410:	20000074 	.word	0x20000074

0801a414 <_fwalk_reent>:
 801a414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a418:	4606      	mov	r6, r0
 801a41a:	4688      	mov	r8, r1
 801a41c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801a420:	2700      	movs	r7, #0
 801a422:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a426:	f1b9 0901 	subs.w	r9, r9, #1
 801a42a:	d505      	bpl.n	801a438 <_fwalk_reent+0x24>
 801a42c:	6824      	ldr	r4, [r4, #0]
 801a42e:	2c00      	cmp	r4, #0
 801a430:	d1f7      	bne.n	801a422 <_fwalk_reent+0xe>
 801a432:	4638      	mov	r0, r7
 801a434:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a438:	89ab      	ldrh	r3, [r5, #12]
 801a43a:	2b01      	cmp	r3, #1
 801a43c:	d907      	bls.n	801a44e <_fwalk_reent+0x3a>
 801a43e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a442:	3301      	adds	r3, #1
 801a444:	d003      	beq.n	801a44e <_fwalk_reent+0x3a>
 801a446:	4629      	mov	r1, r5
 801a448:	4630      	mov	r0, r6
 801a44a:	47c0      	blx	r8
 801a44c:	4307      	orrs	r7, r0
 801a44e:	3568      	adds	r5, #104	; 0x68
 801a450:	e7e9      	b.n	801a426 <_fwalk_reent+0x12>

0801a452 <rshift>:
 801a452:	6903      	ldr	r3, [r0, #16]
 801a454:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801a458:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a45c:	ea4f 1261 	mov.w	r2, r1, asr #5
 801a460:	f100 0414 	add.w	r4, r0, #20
 801a464:	dd45      	ble.n	801a4f2 <rshift+0xa0>
 801a466:	f011 011f 	ands.w	r1, r1, #31
 801a46a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801a46e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801a472:	d10c      	bne.n	801a48e <rshift+0x3c>
 801a474:	f100 0710 	add.w	r7, r0, #16
 801a478:	4629      	mov	r1, r5
 801a47a:	42b1      	cmp	r1, r6
 801a47c:	d334      	bcc.n	801a4e8 <rshift+0x96>
 801a47e:	1a9b      	subs	r3, r3, r2
 801a480:	009b      	lsls	r3, r3, #2
 801a482:	1eea      	subs	r2, r5, #3
 801a484:	4296      	cmp	r6, r2
 801a486:	bf38      	it	cc
 801a488:	2300      	movcc	r3, #0
 801a48a:	4423      	add	r3, r4
 801a48c:	e015      	b.n	801a4ba <rshift+0x68>
 801a48e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801a492:	f1c1 0820 	rsb	r8, r1, #32
 801a496:	40cf      	lsrs	r7, r1
 801a498:	f105 0e04 	add.w	lr, r5, #4
 801a49c:	46a1      	mov	r9, r4
 801a49e:	4576      	cmp	r6, lr
 801a4a0:	46f4      	mov	ip, lr
 801a4a2:	d815      	bhi.n	801a4d0 <rshift+0x7e>
 801a4a4:	1a9b      	subs	r3, r3, r2
 801a4a6:	009a      	lsls	r2, r3, #2
 801a4a8:	3a04      	subs	r2, #4
 801a4aa:	3501      	adds	r5, #1
 801a4ac:	42ae      	cmp	r6, r5
 801a4ae:	bf38      	it	cc
 801a4b0:	2200      	movcc	r2, #0
 801a4b2:	18a3      	adds	r3, r4, r2
 801a4b4:	50a7      	str	r7, [r4, r2]
 801a4b6:	b107      	cbz	r7, 801a4ba <rshift+0x68>
 801a4b8:	3304      	adds	r3, #4
 801a4ba:	1b1a      	subs	r2, r3, r4
 801a4bc:	42a3      	cmp	r3, r4
 801a4be:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801a4c2:	bf08      	it	eq
 801a4c4:	2300      	moveq	r3, #0
 801a4c6:	6102      	str	r2, [r0, #16]
 801a4c8:	bf08      	it	eq
 801a4ca:	6143      	streq	r3, [r0, #20]
 801a4cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a4d0:	f8dc c000 	ldr.w	ip, [ip]
 801a4d4:	fa0c fc08 	lsl.w	ip, ip, r8
 801a4d8:	ea4c 0707 	orr.w	r7, ip, r7
 801a4dc:	f849 7b04 	str.w	r7, [r9], #4
 801a4e0:	f85e 7b04 	ldr.w	r7, [lr], #4
 801a4e4:	40cf      	lsrs	r7, r1
 801a4e6:	e7da      	b.n	801a49e <rshift+0x4c>
 801a4e8:	f851 cb04 	ldr.w	ip, [r1], #4
 801a4ec:	f847 cf04 	str.w	ip, [r7, #4]!
 801a4f0:	e7c3      	b.n	801a47a <rshift+0x28>
 801a4f2:	4623      	mov	r3, r4
 801a4f4:	e7e1      	b.n	801a4ba <rshift+0x68>

0801a4f6 <__hexdig_fun>:
 801a4f6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801a4fa:	2b09      	cmp	r3, #9
 801a4fc:	d802      	bhi.n	801a504 <__hexdig_fun+0xe>
 801a4fe:	3820      	subs	r0, #32
 801a500:	b2c0      	uxtb	r0, r0
 801a502:	4770      	bx	lr
 801a504:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801a508:	2b05      	cmp	r3, #5
 801a50a:	d801      	bhi.n	801a510 <__hexdig_fun+0x1a>
 801a50c:	3847      	subs	r0, #71	; 0x47
 801a50e:	e7f7      	b.n	801a500 <__hexdig_fun+0xa>
 801a510:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801a514:	2b05      	cmp	r3, #5
 801a516:	d801      	bhi.n	801a51c <__hexdig_fun+0x26>
 801a518:	3827      	subs	r0, #39	; 0x27
 801a51a:	e7f1      	b.n	801a500 <__hexdig_fun+0xa>
 801a51c:	2000      	movs	r0, #0
 801a51e:	4770      	bx	lr

0801a520 <__gethex>:
 801a520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a524:	ed2d 8b02 	vpush	{d8}
 801a528:	b089      	sub	sp, #36	; 0x24
 801a52a:	ee08 0a10 	vmov	s16, r0
 801a52e:	9304      	str	r3, [sp, #16]
 801a530:	4bbc      	ldr	r3, [pc, #752]	; (801a824 <__gethex+0x304>)
 801a532:	681b      	ldr	r3, [r3, #0]
 801a534:	9301      	str	r3, [sp, #4]
 801a536:	4618      	mov	r0, r3
 801a538:	468b      	mov	fp, r1
 801a53a:	4690      	mov	r8, r2
 801a53c:	f7e5 fe52 	bl	80001e4 <strlen>
 801a540:	9b01      	ldr	r3, [sp, #4]
 801a542:	f8db 2000 	ldr.w	r2, [fp]
 801a546:	4403      	add	r3, r0
 801a548:	4682      	mov	sl, r0
 801a54a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801a54e:	9305      	str	r3, [sp, #20]
 801a550:	1c93      	adds	r3, r2, #2
 801a552:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801a556:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801a55a:	32fe      	adds	r2, #254	; 0xfe
 801a55c:	18d1      	adds	r1, r2, r3
 801a55e:	461f      	mov	r7, r3
 801a560:	f813 0b01 	ldrb.w	r0, [r3], #1
 801a564:	9100      	str	r1, [sp, #0]
 801a566:	2830      	cmp	r0, #48	; 0x30
 801a568:	d0f8      	beq.n	801a55c <__gethex+0x3c>
 801a56a:	f7ff ffc4 	bl	801a4f6 <__hexdig_fun>
 801a56e:	4604      	mov	r4, r0
 801a570:	2800      	cmp	r0, #0
 801a572:	d13a      	bne.n	801a5ea <__gethex+0xca>
 801a574:	9901      	ldr	r1, [sp, #4]
 801a576:	4652      	mov	r2, sl
 801a578:	4638      	mov	r0, r7
 801a57a:	f7fe f8d9 	bl	8018730 <strncmp>
 801a57e:	4605      	mov	r5, r0
 801a580:	2800      	cmp	r0, #0
 801a582:	d168      	bne.n	801a656 <__gethex+0x136>
 801a584:	f817 000a 	ldrb.w	r0, [r7, sl]
 801a588:	eb07 060a 	add.w	r6, r7, sl
 801a58c:	f7ff ffb3 	bl	801a4f6 <__hexdig_fun>
 801a590:	2800      	cmp	r0, #0
 801a592:	d062      	beq.n	801a65a <__gethex+0x13a>
 801a594:	4633      	mov	r3, r6
 801a596:	7818      	ldrb	r0, [r3, #0]
 801a598:	2830      	cmp	r0, #48	; 0x30
 801a59a:	461f      	mov	r7, r3
 801a59c:	f103 0301 	add.w	r3, r3, #1
 801a5a0:	d0f9      	beq.n	801a596 <__gethex+0x76>
 801a5a2:	f7ff ffa8 	bl	801a4f6 <__hexdig_fun>
 801a5a6:	2301      	movs	r3, #1
 801a5a8:	fab0 f480 	clz	r4, r0
 801a5ac:	0964      	lsrs	r4, r4, #5
 801a5ae:	4635      	mov	r5, r6
 801a5b0:	9300      	str	r3, [sp, #0]
 801a5b2:	463a      	mov	r2, r7
 801a5b4:	4616      	mov	r6, r2
 801a5b6:	3201      	adds	r2, #1
 801a5b8:	7830      	ldrb	r0, [r6, #0]
 801a5ba:	f7ff ff9c 	bl	801a4f6 <__hexdig_fun>
 801a5be:	2800      	cmp	r0, #0
 801a5c0:	d1f8      	bne.n	801a5b4 <__gethex+0x94>
 801a5c2:	9901      	ldr	r1, [sp, #4]
 801a5c4:	4652      	mov	r2, sl
 801a5c6:	4630      	mov	r0, r6
 801a5c8:	f7fe f8b2 	bl	8018730 <strncmp>
 801a5cc:	b980      	cbnz	r0, 801a5f0 <__gethex+0xd0>
 801a5ce:	b94d      	cbnz	r5, 801a5e4 <__gethex+0xc4>
 801a5d0:	eb06 050a 	add.w	r5, r6, sl
 801a5d4:	462a      	mov	r2, r5
 801a5d6:	4616      	mov	r6, r2
 801a5d8:	3201      	adds	r2, #1
 801a5da:	7830      	ldrb	r0, [r6, #0]
 801a5dc:	f7ff ff8b 	bl	801a4f6 <__hexdig_fun>
 801a5e0:	2800      	cmp	r0, #0
 801a5e2:	d1f8      	bne.n	801a5d6 <__gethex+0xb6>
 801a5e4:	1bad      	subs	r5, r5, r6
 801a5e6:	00ad      	lsls	r5, r5, #2
 801a5e8:	e004      	b.n	801a5f4 <__gethex+0xd4>
 801a5ea:	2400      	movs	r4, #0
 801a5ec:	4625      	mov	r5, r4
 801a5ee:	e7e0      	b.n	801a5b2 <__gethex+0x92>
 801a5f0:	2d00      	cmp	r5, #0
 801a5f2:	d1f7      	bne.n	801a5e4 <__gethex+0xc4>
 801a5f4:	7833      	ldrb	r3, [r6, #0]
 801a5f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801a5fa:	2b50      	cmp	r3, #80	; 0x50
 801a5fc:	d13b      	bne.n	801a676 <__gethex+0x156>
 801a5fe:	7873      	ldrb	r3, [r6, #1]
 801a600:	2b2b      	cmp	r3, #43	; 0x2b
 801a602:	d02c      	beq.n	801a65e <__gethex+0x13e>
 801a604:	2b2d      	cmp	r3, #45	; 0x2d
 801a606:	d02e      	beq.n	801a666 <__gethex+0x146>
 801a608:	1c71      	adds	r1, r6, #1
 801a60a:	f04f 0900 	mov.w	r9, #0
 801a60e:	7808      	ldrb	r0, [r1, #0]
 801a610:	f7ff ff71 	bl	801a4f6 <__hexdig_fun>
 801a614:	1e43      	subs	r3, r0, #1
 801a616:	b2db      	uxtb	r3, r3
 801a618:	2b18      	cmp	r3, #24
 801a61a:	d82c      	bhi.n	801a676 <__gethex+0x156>
 801a61c:	f1a0 0210 	sub.w	r2, r0, #16
 801a620:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801a624:	f7ff ff67 	bl	801a4f6 <__hexdig_fun>
 801a628:	1e43      	subs	r3, r0, #1
 801a62a:	b2db      	uxtb	r3, r3
 801a62c:	2b18      	cmp	r3, #24
 801a62e:	d91d      	bls.n	801a66c <__gethex+0x14c>
 801a630:	f1b9 0f00 	cmp.w	r9, #0
 801a634:	d000      	beq.n	801a638 <__gethex+0x118>
 801a636:	4252      	negs	r2, r2
 801a638:	4415      	add	r5, r2
 801a63a:	f8cb 1000 	str.w	r1, [fp]
 801a63e:	b1e4      	cbz	r4, 801a67a <__gethex+0x15a>
 801a640:	9b00      	ldr	r3, [sp, #0]
 801a642:	2b00      	cmp	r3, #0
 801a644:	bf14      	ite	ne
 801a646:	2700      	movne	r7, #0
 801a648:	2706      	moveq	r7, #6
 801a64a:	4638      	mov	r0, r7
 801a64c:	b009      	add	sp, #36	; 0x24
 801a64e:	ecbd 8b02 	vpop	{d8}
 801a652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a656:	463e      	mov	r6, r7
 801a658:	4625      	mov	r5, r4
 801a65a:	2401      	movs	r4, #1
 801a65c:	e7ca      	b.n	801a5f4 <__gethex+0xd4>
 801a65e:	f04f 0900 	mov.w	r9, #0
 801a662:	1cb1      	adds	r1, r6, #2
 801a664:	e7d3      	b.n	801a60e <__gethex+0xee>
 801a666:	f04f 0901 	mov.w	r9, #1
 801a66a:	e7fa      	b.n	801a662 <__gethex+0x142>
 801a66c:	230a      	movs	r3, #10
 801a66e:	fb03 0202 	mla	r2, r3, r2, r0
 801a672:	3a10      	subs	r2, #16
 801a674:	e7d4      	b.n	801a620 <__gethex+0x100>
 801a676:	4631      	mov	r1, r6
 801a678:	e7df      	b.n	801a63a <__gethex+0x11a>
 801a67a:	1bf3      	subs	r3, r6, r7
 801a67c:	3b01      	subs	r3, #1
 801a67e:	4621      	mov	r1, r4
 801a680:	2b07      	cmp	r3, #7
 801a682:	dc0b      	bgt.n	801a69c <__gethex+0x17c>
 801a684:	ee18 0a10 	vmov	r0, s16
 801a688:	f000 fa78 	bl	801ab7c <_Balloc>
 801a68c:	4604      	mov	r4, r0
 801a68e:	b940      	cbnz	r0, 801a6a2 <__gethex+0x182>
 801a690:	4b65      	ldr	r3, [pc, #404]	; (801a828 <__gethex+0x308>)
 801a692:	4602      	mov	r2, r0
 801a694:	21de      	movs	r1, #222	; 0xde
 801a696:	4865      	ldr	r0, [pc, #404]	; (801a82c <__gethex+0x30c>)
 801a698:	f7fe ff36 	bl	8019508 <__assert_func>
 801a69c:	3101      	adds	r1, #1
 801a69e:	105b      	asrs	r3, r3, #1
 801a6a0:	e7ee      	b.n	801a680 <__gethex+0x160>
 801a6a2:	f100 0914 	add.w	r9, r0, #20
 801a6a6:	f04f 0b00 	mov.w	fp, #0
 801a6aa:	f1ca 0301 	rsb	r3, sl, #1
 801a6ae:	f8cd 9008 	str.w	r9, [sp, #8]
 801a6b2:	f8cd b000 	str.w	fp, [sp]
 801a6b6:	9306      	str	r3, [sp, #24]
 801a6b8:	42b7      	cmp	r7, r6
 801a6ba:	d340      	bcc.n	801a73e <__gethex+0x21e>
 801a6bc:	9802      	ldr	r0, [sp, #8]
 801a6be:	9b00      	ldr	r3, [sp, #0]
 801a6c0:	f840 3b04 	str.w	r3, [r0], #4
 801a6c4:	eba0 0009 	sub.w	r0, r0, r9
 801a6c8:	1080      	asrs	r0, r0, #2
 801a6ca:	0146      	lsls	r6, r0, #5
 801a6cc:	6120      	str	r0, [r4, #16]
 801a6ce:	4618      	mov	r0, r3
 801a6d0:	f000 fb4a 	bl	801ad68 <__hi0bits>
 801a6d4:	1a30      	subs	r0, r6, r0
 801a6d6:	f8d8 6000 	ldr.w	r6, [r8]
 801a6da:	42b0      	cmp	r0, r6
 801a6dc:	dd63      	ble.n	801a7a6 <__gethex+0x286>
 801a6de:	1b87      	subs	r7, r0, r6
 801a6e0:	4639      	mov	r1, r7
 801a6e2:	4620      	mov	r0, r4
 801a6e4:	f000 fee4 	bl	801b4b0 <__any_on>
 801a6e8:	4682      	mov	sl, r0
 801a6ea:	b1a8      	cbz	r0, 801a718 <__gethex+0x1f8>
 801a6ec:	1e7b      	subs	r3, r7, #1
 801a6ee:	1159      	asrs	r1, r3, #5
 801a6f0:	f003 021f 	and.w	r2, r3, #31
 801a6f4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801a6f8:	f04f 0a01 	mov.w	sl, #1
 801a6fc:	fa0a f202 	lsl.w	r2, sl, r2
 801a700:	420a      	tst	r2, r1
 801a702:	d009      	beq.n	801a718 <__gethex+0x1f8>
 801a704:	4553      	cmp	r3, sl
 801a706:	dd05      	ble.n	801a714 <__gethex+0x1f4>
 801a708:	1eb9      	subs	r1, r7, #2
 801a70a:	4620      	mov	r0, r4
 801a70c:	f000 fed0 	bl	801b4b0 <__any_on>
 801a710:	2800      	cmp	r0, #0
 801a712:	d145      	bne.n	801a7a0 <__gethex+0x280>
 801a714:	f04f 0a02 	mov.w	sl, #2
 801a718:	4639      	mov	r1, r7
 801a71a:	4620      	mov	r0, r4
 801a71c:	f7ff fe99 	bl	801a452 <rshift>
 801a720:	443d      	add	r5, r7
 801a722:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801a726:	42ab      	cmp	r3, r5
 801a728:	da4c      	bge.n	801a7c4 <__gethex+0x2a4>
 801a72a:	ee18 0a10 	vmov	r0, s16
 801a72e:	4621      	mov	r1, r4
 801a730:	f000 fa64 	bl	801abfc <_Bfree>
 801a734:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801a736:	2300      	movs	r3, #0
 801a738:	6013      	str	r3, [r2, #0]
 801a73a:	27a3      	movs	r7, #163	; 0xa3
 801a73c:	e785      	b.n	801a64a <__gethex+0x12a>
 801a73e:	1e73      	subs	r3, r6, #1
 801a740:	9a05      	ldr	r2, [sp, #20]
 801a742:	9303      	str	r3, [sp, #12]
 801a744:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801a748:	4293      	cmp	r3, r2
 801a74a:	d019      	beq.n	801a780 <__gethex+0x260>
 801a74c:	f1bb 0f20 	cmp.w	fp, #32
 801a750:	d107      	bne.n	801a762 <__gethex+0x242>
 801a752:	9b02      	ldr	r3, [sp, #8]
 801a754:	9a00      	ldr	r2, [sp, #0]
 801a756:	f843 2b04 	str.w	r2, [r3], #4
 801a75a:	9302      	str	r3, [sp, #8]
 801a75c:	2300      	movs	r3, #0
 801a75e:	9300      	str	r3, [sp, #0]
 801a760:	469b      	mov	fp, r3
 801a762:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801a766:	f7ff fec6 	bl	801a4f6 <__hexdig_fun>
 801a76a:	9b00      	ldr	r3, [sp, #0]
 801a76c:	f000 000f 	and.w	r0, r0, #15
 801a770:	fa00 f00b 	lsl.w	r0, r0, fp
 801a774:	4303      	orrs	r3, r0
 801a776:	9300      	str	r3, [sp, #0]
 801a778:	f10b 0b04 	add.w	fp, fp, #4
 801a77c:	9b03      	ldr	r3, [sp, #12]
 801a77e:	e00d      	b.n	801a79c <__gethex+0x27c>
 801a780:	9b03      	ldr	r3, [sp, #12]
 801a782:	9a06      	ldr	r2, [sp, #24]
 801a784:	4413      	add	r3, r2
 801a786:	42bb      	cmp	r3, r7
 801a788:	d3e0      	bcc.n	801a74c <__gethex+0x22c>
 801a78a:	4618      	mov	r0, r3
 801a78c:	9901      	ldr	r1, [sp, #4]
 801a78e:	9307      	str	r3, [sp, #28]
 801a790:	4652      	mov	r2, sl
 801a792:	f7fd ffcd 	bl	8018730 <strncmp>
 801a796:	9b07      	ldr	r3, [sp, #28]
 801a798:	2800      	cmp	r0, #0
 801a79a:	d1d7      	bne.n	801a74c <__gethex+0x22c>
 801a79c:	461e      	mov	r6, r3
 801a79e:	e78b      	b.n	801a6b8 <__gethex+0x198>
 801a7a0:	f04f 0a03 	mov.w	sl, #3
 801a7a4:	e7b8      	b.n	801a718 <__gethex+0x1f8>
 801a7a6:	da0a      	bge.n	801a7be <__gethex+0x29e>
 801a7a8:	1a37      	subs	r7, r6, r0
 801a7aa:	4621      	mov	r1, r4
 801a7ac:	ee18 0a10 	vmov	r0, s16
 801a7b0:	463a      	mov	r2, r7
 801a7b2:	f000 fc3f 	bl	801b034 <__lshift>
 801a7b6:	1bed      	subs	r5, r5, r7
 801a7b8:	4604      	mov	r4, r0
 801a7ba:	f100 0914 	add.w	r9, r0, #20
 801a7be:	f04f 0a00 	mov.w	sl, #0
 801a7c2:	e7ae      	b.n	801a722 <__gethex+0x202>
 801a7c4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801a7c8:	42a8      	cmp	r0, r5
 801a7ca:	dd72      	ble.n	801a8b2 <__gethex+0x392>
 801a7cc:	1b45      	subs	r5, r0, r5
 801a7ce:	42ae      	cmp	r6, r5
 801a7d0:	dc36      	bgt.n	801a840 <__gethex+0x320>
 801a7d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801a7d6:	2b02      	cmp	r3, #2
 801a7d8:	d02a      	beq.n	801a830 <__gethex+0x310>
 801a7da:	2b03      	cmp	r3, #3
 801a7dc:	d02c      	beq.n	801a838 <__gethex+0x318>
 801a7de:	2b01      	cmp	r3, #1
 801a7e0:	d115      	bne.n	801a80e <__gethex+0x2ee>
 801a7e2:	42ae      	cmp	r6, r5
 801a7e4:	d113      	bne.n	801a80e <__gethex+0x2ee>
 801a7e6:	2e01      	cmp	r6, #1
 801a7e8:	d10b      	bne.n	801a802 <__gethex+0x2e2>
 801a7ea:	9a04      	ldr	r2, [sp, #16]
 801a7ec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801a7f0:	6013      	str	r3, [r2, #0]
 801a7f2:	2301      	movs	r3, #1
 801a7f4:	6123      	str	r3, [r4, #16]
 801a7f6:	f8c9 3000 	str.w	r3, [r9]
 801a7fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801a7fc:	2762      	movs	r7, #98	; 0x62
 801a7fe:	601c      	str	r4, [r3, #0]
 801a800:	e723      	b.n	801a64a <__gethex+0x12a>
 801a802:	1e71      	subs	r1, r6, #1
 801a804:	4620      	mov	r0, r4
 801a806:	f000 fe53 	bl	801b4b0 <__any_on>
 801a80a:	2800      	cmp	r0, #0
 801a80c:	d1ed      	bne.n	801a7ea <__gethex+0x2ca>
 801a80e:	ee18 0a10 	vmov	r0, s16
 801a812:	4621      	mov	r1, r4
 801a814:	f000 f9f2 	bl	801abfc <_Bfree>
 801a818:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801a81a:	2300      	movs	r3, #0
 801a81c:	6013      	str	r3, [r2, #0]
 801a81e:	2750      	movs	r7, #80	; 0x50
 801a820:	e713      	b.n	801a64a <__gethex+0x12a>
 801a822:	bf00      	nop
 801a824:	08020cb8 	.word	0x08020cb8
 801a828:	08020bd8 	.word	0x08020bd8
 801a82c:	08020c4c 	.word	0x08020c4c
 801a830:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a832:	2b00      	cmp	r3, #0
 801a834:	d1eb      	bne.n	801a80e <__gethex+0x2ee>
 801a836:	e7d8      	b.n	801a7ea <__gethex+0x2ca>
 801a838:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a83a:	2b00      	cmp	r3, #0
 801a83c:	d1d5      	bne.n	801a7ea <__gethex+0x2ca>
 801a83e:	e7e6      	b.n	801a80e <__gethex+0x2ee>
 801a840:	1e6f      	subs	r7, r5, #1
 801a842:	f1ba 0f00 	cmp.w	sl, #0
 801a846:	d131      	bne.n	801a8ac <__gethex+0x38c>
 801a848:	b127      	cbz	r7, 801a854 <__gethex+0x334>
 801a84a:	4639      	mov	r1, r7
 801a84c:	4620      	mov	r0, r4
 801a84e:	f000 fe2f 	bl	801b4b0 <__any_on>
 801a852:	4682      	mov	sl, r0
 801a854:	117b      	asrs	r3, r7, #5
 801a856:	2101      	movs	r1, #1
 801a858:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801a85c:	f007 071f 	and.w	r7, r7, #31
 801a860:	fa01 f707 	lsl.w	r7, r1, r7
 801a864:	421f      	tst	r7, r3
 801a866:	4629      	mov	r1, r5
 801a868:	4620      	mov	r0, r4
 801a86a:	bf18      	it	ne
 801a86c:	f04a 0a02 	orrne.w	sl, sl, #2
 801a870:	1b76      	subs	r6, r6, r5
 801a872:	f7ff fdee 	bl	801a452 <rshift>
 801a876:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801a87a:	2702      	movs	r7, #2
 801a87c:	f1ba 0f00 	cmp.w	sl, #0
 801a880:	d048      	beq.n	801a914 <__gethex+0x3f4>
 801a882:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801a886:	2b02      	cmp	r3, #2
 801a888:	d015      	beq.n	801a8b6 <__gethex+0x396>
 801a88a:	2b03      	cmp	r3, #3
 801a88c:	d017      	beq.n	801a8be <__gethex+0x39e>
 801a88e:	2b01      	cmp	r3, #1
 801a890:	d109      	bne.n	801a8a6 <__gethex+0x386>
 801a892:	f01a 0f02 	tst.w	sl, #2
 801a896:	d006      	beq.n	801a8a6 <__gethex+0x386>
 801a898:	f8d9 0000 	ldr.w	r0, [r9]
 801a89c:	ea4a 0a00 	orr.w	sl, sl, r0
 801a8a0:	f01a 0f01 	tst.w	sl, #1
 801a8a4:	d10e      	bne.n	801a8c4 <__gethex+0x3a4>
 801a8a6:	f047 0710 	orr.w	r7, r7, #16
 801a8aa:	e033      	b.n	801a914 <__gethex+0x3f4>
 801a8ac:	f04f 0a01 	mov.w	sl, #1
 801a8b0:	e7d0      	b.n	801a854 <__gethex+0x334>
 801a8b2:	2701      	movs	r7, #1
 801a8b4:	e7e2      	b.n	801a87c <__gethex+0x35c>
 801a8b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a8b8:	f1c3 0301 	rsb	r3, r3, #1
 801a8bc:	9315      	str	r3, [sp, #84]	; 0x54
 801a8be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a8c0:	2b00      	cmp	r3, #0
 801a8c2:	d0f0      	beq.n	801a8a6 <__gethex+0x386>
 801a8c4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801a8c8:	f104 0314 	add.w	r3, r4, #20
 801a8cc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801a8d0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801a8d4:	f04f 0c00 	mov.w	ip, #0
 801a8d8:	4618      	mov	r0, r3
 801a8da:	f853 2b04 	ldr.w	r2, [r3], #4
 801a8de:	f1b2 3fff 	cmp.w	r2, #4294967295
 801a8e2:	d01c      	beq.n	801a91e <__gethex+0x3fe>
 801a8e4:	3201      	adds	r2, #1
 801a8e6:	6002      	str	r2, [r0, #0]
 801a8e8:	2f02      	cmp	r7, #2
 801a8ea:	f104 0314 	add.w	r3, r4, #20
 801a8ee:	d13f      	bne.n	801a970 <__gethex+0x450>
 801a8f0:	f8d8 2000 	ldr.w	r2, [r8]
 801a8f4:	3a01      	subs	r2, #1
 801a8f6:	42b2      	cmp	r2, r6
 801a8f8:	d10a      	bne.n	801a910 <__gethex+0x3f0>
 801a8fa:	1171      	asrs	r1, r6, #5
 801a8fc:	2201      	movs	r2, #1
 801a8fe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a902:	f006 061f 	and.w	r6, r6, #31
 801a906:	fa02 f606 	lsl.w	r6, r2, r6
 801a90a:	421e      	tst	r6, r3
 801a90c:	bf18      	it	ne
 801a90e:	4617      	movne	r7, r2
 801a910:	f047 0720 	orr.w	r7, r7, #32
 801a914:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801a916:	601c      	str	r4, [r3, #0]
 801a918:	9b04      	ldr	r3, [sp, #16]
 801a91a:	601d      	str	r5, [r3, #0]
 801a91c:	e695      	b.n	801a64a <__gethex+0x12a>
 801a91e:	4299      	cmp	r1, r3
 801a920:	f843 cc04 	str.w	ip, [r3, #-4]
 801a924:	d8d8      	bhi.n	801a8d8 <__gethex+0x3b8>
 801a926:	68a3      	ldr	r3, [r4, #8]
 801a928:	459b      	cmp	fp, r3
 801a92a:	db19      	blt.n	801a960 <__gethex+0x440>
 801a92c:	6861      	ldr	r1, [r4, #4]
 801a92e:	ee18 0a10 	vmov	r0, s16
 801a932:	3101      	adds	r1, #1
 801a934:	f000 f922 	bl	801ab7c <_Balloc>
 801a938:	4681      	mov	r9, r0
 801a93a:	b918      	cbnz	r0, 801a944 <__gethex+0x424>
 801a93c:	4b1a      	ldr	r3, [pc, #104]	; (801a9a8 <__gethex+0x488>)
 801a93e:	4602      	mov	r2, r0
 801a940:	2184      	movs	r1, #132	; 0x84
 801a942:	e6a8      	b.n	801a696 <__gethex+0x176>
 801a944:	6922      	ldr	r2, [r4, #16]
 801a946:	3202      	adds	r2, #2
 801a948:	f104 010c 	add.w	r1, r4, #12
 801a94c:	0092      	lsls	r2, r2, #2
 801a94e:	300c      	adds	r0, #12
 801a950:	f7fd f8ee 	bl	8017b30 <memcpy>
 801a954:	4621      	mov	r1, r4
 801a956:	ee18 0a10 	vmov	r0, s16
 801a95a:	f000 f94f 	bl	801abfc <_Bfree>
 801a95e:	464c      	mov	r4, r9
 801a960:	6923      	ldr	r3, [r4, #16]
 801a962:	1c5a      	adds	r2, r3, #1
 801a964:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801a968:	6122      	str	r2, [r4, #16]
 801a96a:	2201      	movs	r2, #1
 801a96c:	615a      	str	r2, [r3, #20]
 801a96e:	e7bb      	b.n	801a8e8 <__gethex+0x3c8>
 801a970:	6922      	ldr	r2, [r4, #16]
 801a972:	455a      	cmp	r2, fp
 801a974:	dd0b      	ble.n	801a98e <__gethex+0x46e>
 801a976:	2101      	movs	r1, #1
 801a978:	4620      	mov	r0, r4
 801a97a:	f7ff fd6a 	bl	801a452 <rshift>
 801a97e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801a982:	3501      	adds	r5, #1
 801a984:	42ab      	cmp	r3, r5
 801a986:	f6ff aed0 	blt.w	801a72a <__gethex+0x20a>
 801a98a:	2701      	movs	r7, #1
 801a98c:	e7c0      	b.n	801a910 <__gethex+0x3f0>
 801a98e:	f016 061f 	ands.w	r6, r6, #31
 801a992:	d0fa      	beq.n	801a98a <__gethex+0x46a>
 801a994:	449a      	add	sl, r3
 801a996:	f1c6 0620 	rsb	r6, r6, #32
 801a99a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801a99e:	f000 f9e3 	bl	801ad68 <__hi0bits>
 801a9a2:	42b0      	cmp	r0, r6
 801a9a4:	dbe7      	blt.n	801a976 <__gethex+0x456>
 801a9a6:	e7f0      	b.n	801a98a <__gethex+0x46a>
 801a9a8:	08020bd8 	.word	0x08020bd8

0801a9ac <L_shift>:
 801a9ac:	f1c2 0208 	rsb	r2, r2, #8
 801a9b0:	0092      	lsls	r2, r2, #2
 801a9b2:	b570      	push	{r4, r5, r6, lr}
 801a9b4:	f1c2 0620 	rsb	r6, r2, #32
 801a9b8:	6843      	ldr	r3, [r0, #4]
 801a9ba:	6804      	ldr	r4, [r0, #0]
 801a9bc:	fa03 f506 	lsl.w	r5, r3, r6
 801a9c0:	432c      	orrs	r4, r5
 801a9c2:	40d3      	lsrs	r3, r2
 801a9c4:	6004      	str	r4, [r0, #0]
 801a9c6:	f840 3f04 	str.w	r3, [r0, #4]!
 801a9ca:	4288      	cmp	r0, r1
 801a9cc:	d3f4      	bcc.n	801a9b8 <L_shift+0xc>
 801a9ce:	bd70      	pop	{r4, r5, r6, pc}

0801a9d0 <__match>:
 801a9d0:	b530      	push	{r4, r5, lr}
 801a9d2:	6803      	ldr	r3, [r0, #0]
 801a9d4:	3301      	adds	r3, #1
 801a9d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a9da:	b914      	cbnz	r4, 801a9e2 <__match+0x12>
 801a9dc:	6003      	str	r3, [r0, #0]
 801a9de:	2001      	movs	r0, #1
 801a9e0:	bd30      	pop	{r4, r5, pc}
 801a9e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a9e6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801a9ea:	2d19      	cmp	r5, #25
 801a9ec:	bf98      	it	ls
 801a9ee:	3220      	addls	r2, #32
 801a9f0:	42a2      	cmp	r2, r4
 801a9f2:	d0f0      	beq.n	801a9d6 <__match+0x6>
 801a9f4:	2000      	movs	r0, #0
 801a9f6:	e7f3      	b.n	801a9e0 <__match+0x10>

0801a9f8 <__hexnan>:
 801a9f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a9fc:	680b      	ldr	r3, [r1, #0]
 801a9fe:	6801      	ldr	r1, [r0, #0]
 801aa00:	115e      	asrs	r6, r3, #5
 801aa02:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801aa06:	f013 031f 	ands.w	r3, r3, #31
 801aa0a:	b087      	sub	sp, #28
 801aa0c:	bf18      	it	ne
 801aa0e:	3604      	addne	r6, #4
 801aa10:	2500      	movs	r5, #0
 801aa12:	1f37      	subs	r7, r6, #4
 801aa14:	4682      	mov	sl, r0
 801aa16:	4690      	mov	r8, r2
 801aa18:	9301      	str	r3, [sp, #4]
 801aa1a:	f846 5c04 	str.w	r5, [r6, #-4]
 801aa1e:	46b9      	mov	r9, r7
 801aa20:	463c      	mov	r4, r7
 801aa22:	9502      	str	r5, [sp, #8]
 801aa24:	46ab      	mov	fp, r5
 801aa26:	784a      	ldrb	r2, [r1, #1]
 801aa28:	1c4b      	adds	r3, r1, #1
 801aa2a:	9303      	str	r3, [sp, #12]
 801aa2c:	b342      	cbz	r2, 801aa80 <__hexnan+0x88>
 801aa2e:	4610      	mov	r0, r2
 801aa30:	9105      	str	r1, [sp, #20]
 801aa32:	9204      	str	r2, [sp, #16]
 801aa34:	f7ff fd5f 	bl	801a4f6 <__hexdig_fun>
 801aa38:	2800      	cmp	r0, #0
 801aa3a:	d14f      	bne.n	801aadc <__hexnan+0xe4>
 801aa3c:	9a04      	ldr	r2, [sp, #16]
 801aa3e:	9905      	ldr	r1, [sp, #20]
 801aa40:	2a20      	cmp	r2, #32
 801aa42:	d818      	bhi.n	801aa76 <__hexnan+0x7e>
 801aa44:	9b02      	ldr	r3, [sp, #8]
 801aa46:	459b      	cmp	fp, r3
 801aa48:	dd13      	ble.n	801aa72 <__hexnan+0x7a>
 801aa4a:	454c      	cmp	r4, r9
 801aa4c:	d206      	bcs.n	801aa5c <__hexnan+0x64>
 801aa4e:	2d07      	cmp	r5, #7
 801aa50:	dc04      	bgt.n	801aa5c <__hexnan+0x64>
 801aa52:	462a      	mov	r2, r5
 801aa54:	4649      	mov	r1, r9
 801aa56:	4620      	mov	r0, r4
 801aa58:	f7ff ffa8 	bl	801a9ac <L_shift>
 801aa5c:	4544      	cmp	r4, r8
 801aa5e:	d950      	bls.n	801ab02 <__hexnan+0x10a>
 801aa60:	2300      	movs	r3, #0
 801aa62:	f1a4 0904 	sub.w	r9, r4, #4
 801aa66:	f844 3c04 	str.w	r3, [r4, #-4]
 801aa6a:	f8cd b008 	str.w	fp, [sp, #8]
 801aa6e:	464c      	mov	r4, r9
 801aa70:	461d      	mov	r5, r3
 801aa72:	9903      	ldr	r1, [sp, #12]
 801aa74:	e7d7      	b.n	801aa26 <__hexnan+0x2e>
 801aa76:	2a29      	cmp	r2, #41	; 0x29
 801aa78:	d156      	bne.n	801ab28 <__hexnan+0x130>
 801aa7a:	3102      	adds	r1, #2
 801aa7c:	f8ca 1000 	str.w	r1, [sl]
 801aa80:	f1bb 0f00 	cmp.w	fp, #0
 801aa84:	d050      	beq.n	801ab28 <__hexnan+0x130>
 801aa86:	454c      	cmp	r4, r9
 801aa88:	d206      	bcs.n	801aa98 <__hexnan+0xa0>
 801aa8a:	2d07      	cmp	r5, #7
 801aa8c:	dc04      	bgt.n	801aa98 <__hexnan+0xa0>
 801aa8e:	462a      	mov	r2, r5
 801aa90:	4649      	mov	r1, r9
 801aa92:	4620      	mov	r0, r4
 801aa94:	f7ff ff8a 	bl	801a9ac <L_shift>
 801aa98:	4544      	cmp	r4, r8
 801aa9a:	d934      	bls.n	801ab06 <__hexnan+0x10e>
 801aa9c:	f1a8 0204 	sub.w	r2, r8, #4
 801aaa0:	4623      	mov	r3, r4
 801aaa2:	f853 1b04 	ldr.w	r1, [r3], #4
 801aaa6:	f842 1f04 	str.w	r1, [r2, #4]!
 801aaaa:	429f      	cmp	r7, r3
 801aaac:	d2f9      	bcs.n	801aaa2 <__hexnan+0xaa>
 801aaae:	1b3b      	subs	r3, r7, r4
 801aab0:	f023 0303 	bic.w	r3, r3, #3
 801aab4:	3304      	adds	r3, #4
 801aab6:	3401      	adds	r4, #1
 801aab8:	3e03      	subs	r6, #3
 801aaba:	42b4      	cmp	r4, r6
 801aabc:	bf88      	it	hi
 801aabe:	2304      	movhi	r3, #4
 801aac0:	4443      	add	r3, r8
 801aac2:	2200      	movs	r2, #0
 801aac4:	f843 2b04 	str.w	r2, [r3], #4
 801aac8:	429f      	cmp	r7, r3
 801aaca:	d2fb      	bcs.n	801aac4 <__hexnan+0xcc>
 801aacc:	683b      	ldr	r3, [r7, #0]
 801aace:	b91b      	cbnz	r3, 801aad8 <__hexnan+0xe0>
 801aad0:	4547      	cmp	r7, r8
 801aad2:	d127      	bne.n	801ab24 <__hexnan+0x12c>
 801aad4:	2301      	movs	r3, #1
 801aad6:	603b      	str	r3, [r7, #0]
 801aad8:	2005      	movs	r0, #5
 801aada:	e026      	b.n	801ab2a <__hexnan+0x132>
 801aadc:	3501      	adds	r5, #1
 801aade:	2d08      	cmp	r5, #8
 801aae0:	f10b 0b01 	add.w	fp, fp, #1
 801aae4:	dd06      	ble.n	801aaf4 <__hexnan+0xfc>
 801aae6:	4544      	cmp	r4, r8
 801aae8:	d9c3      	bls.n	801aa72 <__hexnan+0x7a>
 801aaea:	2300      	movs	r3, #0
 801aaec:	f844 3c04 	str.w	r3, [r4, #-4]
 801aaf0:	2501      	movs	r5, #1
 801aaf2:	3c04      	subs	r4, #4
 801aaf4:	6822      	ldr	r2, [r4, #0]
 801aaf6:	f000 000f 	and.w	r0, r0, #15
 801aafa:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801aafe:	6022      	str	r2, [r4, #0]
 801ab00:	e7b7      	b.n	801aa72 <__hexnan+0x7a>
 801ab02:	2508      	movs	r5, #8
 801ab04:	e7b5      	b.n	801aa72 <__hexnan+0x7a>
 801ab06:	9b01      	ldr	r3, [sp, #4]
 801ab08:	2b00      	cmp	r3, #0
 801ab0a:	d0df      	beq.n	801aacc <__hexnan+0xd4>
 801ab0c:	f04f 32ff 	mov.w	r2, #4294967295
 801ab10:	f1c3 0320 	rsb	r3, r3, #32
 801ab14:	fa22 f303 	lsr.w	r3, r2, r3
 801ab18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801ab1c:	401a      	ands	r2, r3
 801ab1e:	f846 2c04 	str.w	r2, [r6, #-4]
 801ab22:	e7d3      	b.n	801aacc <__hexnan+0xd4>
 801ab24:	3f04      	subs	r7, #4
 801ab26:	e7d1      	b.n	801aacc <__hexnan+0xd4>
 801ab28:	2004      	movs	r0, #4
 801ab2a:	b007      	add	sp, #28
 801ab2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801ab30 <_localeconv_r>:
 801ab30:	4800      	ldr	r0, [pc, #0]	; (801ab34 <_localeconv_r+0x4>)
 801ab32:	4770      	bx	lr
 801ab34:	200001cc 	.word	0x200001cc

0801ab38 <__retarget_lock_init_recursive>:
 801ab38:	4770      	bx	lr

0801ab3a <__retarget_lock_acquire_recursive>:
 801ab3a:	4770      	bx	lr

0801ab3c <__retarget_lock_release_recursive>:
 801ab3c:	4770      	bx	lr

0801ab3e <__ascii_mbtowc>:
 801ab3e:	b082      	sub	sp, #8
 801ab40:	b901      	cbnz	r1, 801ab44 <__ascii_mbtowc+0x6>
 801ab42:	a901      	add	r1, sp, #4
 801ab44:	b142      	cbz	r2, 801ab58 <__ascii_mbtowc+0x1a>
 801ab46:	b14b      	cbz	r3, 801ab5c <__ascii_mbtowc+0x1e>
 801ab48:	7813      	ldrb	r3, [r2, #0]
 801ab4a:	600b      	str	r3, [r1, #0]
 801ab4c:	7812      	ldrb	r2, [r2, #0]
 801ab4e:	1e10      	subs	r0, r2, #0
 801ab50:	bf18      	it	ne
 801ab52:	2001      	movne	r0, #1
 801ab54:	b002      	add	sp, #8
 801ab56:	4770      	bx	lr
 801ab58:	4610      	mov	r0, r2
 801ab5a:	e7fb      	b.n	801ab54 <__ascii_mbtowc+0x16>
 801ab5c:	f06f 0001 	mvn.w	r0, #1
 801ab60:	e7f8      	b.n	801ab54 <__ascii_mbtowc+0x16>
	...

0801ab64 <__malloc_lock>:
 801ab64:	4801      	ldr	r0, [pc, #4]	; (801ab6c <__malloc_lock+0x8>)
 801ab66:	f7ff bfe8 	b.w	801ab3a <__retarget_lock_acquire_recursive>
 801ab6a:	bf00      	nop
 801ab6c:	20006f14 	.word	0x20006f14

0801ab70 <__malloc_unlock>:
 801ab70:	4801      	ldr	r0, [pc, #4]	; (801ab78 <__malloc_unlock+0x8>)
 801ab72:	f7ff bfe3 	b.w	801ab3c <__retarget_lock_release_recursive>
 801ab76:	bf00      	nop
 801ab78:	20006f14 	.word	0x20006f14

0801ab7c <_Balloc>:
 801ab7c:	b570      	push	{r4, r5, r6, lr}
 801ab7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801ab80:	4604      	mov	r4, r0
 801ab82:	460d      	mov	r5, r1
 801ab84:	b976      	cbnz	r6, 801aba4 <_Balloc+0x28>
 801ab86:	2010      	movs	r0, #16
 801ab88:	f7fc ffb4 	bl	8017af4 <malloc>
 801ab8c:	4602      	mov	r2, r0
 801ab8e:	6260      	str	r0, [r4, #36]	; 0x24
 801ab90:	b920      	cbnz	r0, 801ab9c <_Balloc+0x20>
 801ab92:	4b18      	ldr	r3, [pc, #96]	; (801abf4 <_Balloc+0x78>)
 801ab94:	4818      	ldr	r0, [pc, #96]	; (801abf8 <_Balloc+0x7c>)
 801ab96:	2166      	movs	r1, #102	; 0x66
 801ab98:	f7fe fcb6 	bl	8019508 <__assert_func>
 801ab9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801aba0:	6006      	str	r6, [r0, #0]
 801aba2:	60c6      	str	r6, [r0, #12]
 801aba4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801aba6:	68f3      	ldr	r3, [r6, #12]
 801aba8:	b183      	cbz	r3, 801abcc <_Balloc+0x50>
 801abaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801abac:	68db      	ldr	r3, [r3, #12]
 801abae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801abb2:	b9b8      	cbnz	r0, 801abe4 <_Balloc+0x68>
 801abb4:	2101      	movs	r1, #1
 801abb6:	fa01 f605 	lsl.w	r6, r1, r5
 801abba:	1d72      	adds	r2, r6, #5
 801abbc:	0092      	lsls	r2, r2, #2
 801abbe:	4620      	mov	r0, r4
 801abc0:	f000 fc97 	bl	801b4f2 <_calloc_r>
 801abc4:	b160      	cbz	r0, 801abe0 <_Balloc+0x64>
 801abc6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801abca:	e00e      	b.n	801abea <_Balloc+0x6e>
 801abcc:	2221      	movs	r2, #33	; 0x21
 801abce:	2104      	movs	r1, #4
 801abd0:	4620      	mov	r0, r4
 801abd2:	f000 fc8e 	bl	801b4f2 <_calloc_r>
 801abd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801abd8:	60f0      	str	r0, [r6, #12]
 801abda:	68db      	ldr	r3, [r3, #12]
 801abdc:	2b00      	cmp	r3, #0
 801abde:	d1e4      	bne.n	801abaa <_Balloc+0x2e>
 801abe0:	2000      	movs	r0, #0
 801abe2:	bd70      	pop	{r4, r5, r6, pc}
 801abe4:	6802      	ldr	r2, [r0, #0]
 801abe6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801abea:	2300      	movs	r3, #0
 801abec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801abf0:	e7f7      	b.n	801abe2 <_Balloc+0x66>
 801abf2:	bf00      	nop
 801abf4:	08020a68 	.word	0x08020a68
 801abf8:	08020ccc 	.word	0x08020ccc

0801abfc <_Bfree>:
 801abfc:	b570      	push	{r4, r5, r6, lr}
 801abfe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801ac00:	4605      	mov	r5, r0
 801ac02:	460c      	mov	r4, r1
 801ac04:	b976      	cbnz	r6, 801ac24 <_Bfree+0x28>
 801ac06:	2010      	movs	r0, #16
 801ac08:	f7fc ff74 	bl	8017af4 <malloc>
 801ac0c:	4602      	mov	r2, r0
 801ac0e:	6268      	str	r0, [r5, #36]	; 0x24
 801ac10:	b920      	cbnz	r0, 801ac1c <_Bfree+0x20>
 801ac12:	4b09      	ldr	r3, [pc, #36]	; (801ac38 <_Bfree+0x3c>)
 801ac14:	4809      	ldr	r0, [pc, #36]	; (801ac3c <_Bfree+0x40>)
 801ac16:	218a      	movs	r1, #138	; 0x8a
 801ac18:	f7fe fc76 	bl	8019508 <__assert_func>
 801ac1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ac20:	6006      	str	r6, [r0, #0]
 801ac22:	60c6      	str	r6, [r0, #12]
 801ac24:	b13c      	cbz	r4, 801ac36 <_Bfree+0x3a>
 801ac26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801ac28:	6862      	ldr	r2, [r4, #4]
 801ac2a:	68db      	ldr	r3, [r3, #12]
 801ac2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ac30:	6021      	str	r1, [r4, #0]
 801ac32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ac36:	bd70      	pop	{r4, r5, r6, pc}
 801ac38:	08020a68 	.word	0x08020a68
 801ac3c:	08020ccc 	.word	0x08020ccc

0801ac40 <__multadd>:
 801ac40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ac44:	690e      	ldr	r6, [r1, #16]
 801ac46:	4607      	mov	r7, r0
 801ac48:	4698      	mov	r8, r3
 801ac4a:	460c      	mov	r4, r1
 801ac4c:	f101 0014 	add.w	r0, r1, #20
 801ac50:	2300      	movs	r3, #0
 801ac52:	6805      	ldr	r5, [r0, #0]
 801ac54:	b2a9      	uxth	r1, r5
 801ac56:	fb02 8101 	mla	r1, r2, r1, r8
 801ac5a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801ac5e:	0c2d      	lsrs	r5, r5, #16
 801ac60:	fb02 c505 	mla	r5, r2, r5, ip
 801ac64:	b289      	uxth	r1, r1
 801ac66:	3301      	adds	r3, #1
 801ac68:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801ac6c:	429e      	cmp	r6, r3
 801ac6e:	f840 1b04 	str.w	r1, [r0], #4
 801ac72:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801ac76:	dcec      	bgt.n	801ac52 <__multadd+0x12>
 801ac78:	f1b8 0f00 	cmp.w	r8, #0
 801ac7c:	d022      	beq.n	801acc4 <__multadd+0x84>
 801ac7e:	68a3      	ldr	r3, [r4, #8]
 801ac80:	42b3      	cmp	r3, r6
 801ac82:	dc19      	bgt.n	801acb8 <__multadd+0x78>
 801ac84:	6861      	ldr	r1, [r4, #4]
 801ac86:	4638      	mov	r0, r7
 801ac88:	3101      	adds	r1, #1
 801ac8a:	f7ff ff77 	bl	801ab7c <_Balloc>
 801ac8e:	4605      	mov	r5, r0
 801ac90:	b928      	cbnz	r0, 801ac9e <__multadd+0x5e>
 801ac92:	4602      	mov	r2, r0
 801ac94:	4b0d      	ldr	r3, [pc, #52]	; (801accc <__multadd+0x8c>)
 801ac96:	480e      	ldr	r0, [pc, #56]	; (801acd0 <__multadd+0x90>)
 801ac98:	21b5      	movs	r1, #181	; 0xb5
 801ac9a:	f7fe fc35 	bl	8019508 <__assert_func>
 801ac9e:	6922      	ldr	r2, [r4, #16]
 801aca0:	3202      	adds	r2, #2
 801aca2:	f104 010c 	add.w	r1, r4, #12
 801aca6:	0092      	lsls	r2, r2, #2
 801aca8:	300c      	adds	r0, #12
 801acaa:	f7fc ff41 	bl	8017b30 <memcpy>
 801acae:	4621      	mov	r1, r4
 801acb0:	4638      	mov	r0, r7
 801acb2:	f7ff ffa3 	bl	801abfc <_Bfree>
 801acb6:	462c      	mov	r4, r5
 801acb8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801acbc:	3601      	adds	r6, #1
 801acbe:	f8c3 8014 	str.w	r8, [r3, #20]
 801acc2:	6126      	str	r6, [r4, #16]
 801acc4:	4620      	mov	r0, r4
 801acc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801acca:	bf00      	nop
 801accc:	08020bd8 	.word	0x08020bd8
 801acd0:	08020ccc 	.word	0x08020ccc

0801acd4 <__s2b>:
 801acd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801acd8:	460c      	mov	r4, r1
 801acda:	4615      	mov	r5, r2
 801acdc:	461f      	mov	r7, r3
 801acde:	2209      	movs	r2, #9
 801ace0:	3308      	adds	r3, #8
 801ace2:	4606      	mov	r6, r0
 801ace4:	fb93 f3f2 	sdiv	r3, r3, r2
 801ace8:	2100      	movs	r1, #0
 801acea:	2201      	movs	r2, #1
 801acec:	429a      	cmp	r2, r3
 801acee:	db09      	blt.n	801ad04 <__s2b+0x30>
 801acf0:	4630      	mov	r0, r6
 801acf2:	f7ff ff43 	bl	801ab7c <_Balloc>
 801acf6:	b940      	cbnz	r0, 801ad0a <__s2b+0x36>
 801acf8:	4602      	mov	r2, r0
 801acfa:	4b19      	ldr	r3, [pc, #100]	; (801ad60 <__s2b+0x8c>)
 801acfc:	4819      	ldr	r0, [pc, #100]	; (801ad64 <__s2b+0x90>)
 801acfe:	21ce      	movs	r1, #206	; 0xce
 801ad00:	f7fe fc02 	bl	8019508 <__assert_func>
 801ad04:	0052      	lsls	r2, r2, #1
 801ad06:	3101      	adds	r1, #1
 801ad08:	e7f0      	b.n	801acec <__s2b+0x18>
 801ad0a:	9b08      	ldr	r3, [sp, #32]
 801ad0c:	6143      	str	r3, [r0, #20]
 801ad0e:	2d09      	cmp	r5, #9
 801ad10:	f04f 0301 	mov.w	r3, #1
 801ad14:	6103      	str	r3, [r0, #16]
 801ad16:	dd16      	ble.n	801ad46 <__s2b+0x72>
 801ad18:	f104 0909 	add.w	r9, r4, #9
 801ad1c:	46c8      	mov	r8, r9
 801ad1e:	442c      	add	r4, r5
 801ad20:	f818 3b01 	ldrb.w	r3, [r8], #1
 801ad24:	4601      	mov	r1, r0
 801ad26:	3b30      	subs	r3, #48	; 0x30
 801ad28:	220a      	movs	r2, #10
 801ad2a:	4630      	mov	r0, r6
 801ad2c:	f7ff ff88 	bl	801ac40 <__multadd>
 801ad30:	45a0      	cmp	r8, r4
 801ad32:	d1f5      	bne.n	801ad20 <__s2b+0x4c>
 801ad34:	f1a5 0408 	sub.w	r4, r5, #8
 801ad38:	444c      	add	r4, r9
 801ad3a:	1b2d      	subs	r5, r5, r4
 801ad3c:	1963      	adds	r3, r4, r5
 801ad3e:	42bb      	cmp	r3, r7
 801ad40:	db04      	blt.n	801ad4c <__s2b+0x78>
 801ad42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ad46:	340a      	adds	r4, #10
 801ad48:	2509      	movs	r5, #9
 801ad4a:	e7f6      	b.n	801ad3a <__s2b+0x66>
 801ad4c:	f814 3b01 	ldrb.w	r3, [r4], #1
 801ad50:	4601      	mov	r1, r0
 801ad52:	3b30      	subs	r3, #48	; 0x30
 801ad54:	220a      	movs	r2, #10
 801ad56:	4630      	mov	r0, r6
 801ad58:	f7ff ff72 	bl	801ac40 <__multadd>
 801ad5c:	e7ee      	b.n	801ad3c <__s2b+0x68>
 801ad5e:	bf00      	nop
 801ad60:	08020bd8 	.word	0x08020bd8
 801ad64:	08020ccc 	.word	0x08020ccc

0801ad68 <__hi0bits>:
 801ad68:	0c03      	lsrs	r3, r0, #16
 801ad6a:	041b      	lsls	r3, r3, #16
 801ad6c:	b9d3      	cbnz	r3, 801ada4 <__hi0bits+0x3c>
 801ad6e:	0400      	lsls	r0, r0, #16
 801ad70:	2310      	movs	r3, #16
 801ad72:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801ad76:	bf04      	itt	eq
 801ad78:	0200      	lsleq	r0, r0, #8
 801ad7a:	3308      	addeq	r3, #8
 801ad7c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801ad80:	bf04      	itt	eq
 801ad82:	0100      	lsleq	r0, r0, #4
 801ad84:	3304      	addeq	r3, #4
 801ad86:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801ad8a:	bf04      	itt	eq
 801ad8c:	0080      	lsleq	r0, r0, #2
 801ad8e:	3302      	addeq	r3, #2
 801ad90:	2800      	cmp	r0, #0
 801ad92:	db05      	blt.n	801ada0 <__hi0bits+0x38>
 801ad94:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801ad98:	f103 0301 	add.w	r3, r3, #1
 801ad9c:	bf08      	it	eq
 801ad9e:	2320      	moveq	r3, #32
 801ada0:	4618      	mov	r0, r3
 801ada2:	4770      	bx	lr
 801ada4:	2300      	movs	r3, #0
 801ada6:	e7e4      	b.n	801ad72 <__hi0bits+0xa>

0801ada8 <__lo0bits>:
 801ada8:	6803      	ldr	r3, [r0, #0]
 801adaa:	f013 0207 	ands.w	r2, r3, #7
 801adae:	4601      	mov	r1, r0
 801adb0:	d00b      	beq.n	801adca <__lo0bits+0x22>
 801adb2:	07da      	lsls	r2, r3, #31
 801adb4:	d424      	bmi.n	801ae00 <__lo0bits+0x58>
 801adb6:	0798      	lsls	r0, r3, #30
 801adb8:	bf49      	itett	mi
 801adba:	085b      	lsrmi	r3, r3, #1
 801adbc:	089b      	lsrpl	r3, r3, #2
 801adbe:	2001      	movmi	r0, #1
 801adc0:	600b      	strmi	r3, [r1, #0]
 801adc2:	bf5c      	itt	pl
 801adc4:	600b      	strpl	r3, [r1, #0]
 801adc6:	2002      	movpl	r0, #2
 801adc8:	4770      	bx	lr
 801adca:	b298      	uxth	r0, r3
 801adcc:	b9b0      	cbnz	r0, 801adfc <__lo0bits+0x54>
 801adce:	0c1b      	lsrs	r3, r3, #16
 801add0:	2010      	movs	r0, #16
 801add2:	f013 0fff 	tst.w	r3, #255	; 0xff
 801add6:	bf04      	itt	eq
 801add8:	0a1b      	lsreq	r3, r3, #8
 801adda:	3008      	addeq	r0, #8
 801addc:	071a      	lsls	r2, r3, #28
 801adde:	bf04      	itt	eq
 801ade0:	091b      	lsreq	r3, r3, #4
 801ade2:	3004      	addeq	r0, #4
 801ade4:	079a      	lsls	r2, r3, #30
 801ade6:	bf04      	itt	eq
 801ade8:	089b      	lsreq	r3, r3, #2
 801adea:	3002      	addeq	r0, #2
 801adec:	07da      	lsls	r2, r3, #31
 801adee:	d403      	bmi.n	801adf8 <__lo0bits+0x50>
 801adf0:	085b      	lsrs	r3, r3, #1
 801adf2:	f100 0001 	add.w	r0, r0, #1
 801adf6:	d005      	beq.n	801ae04 <__lo0bits+0x5c>
 801adf8:	600b      	str	r3, [r1, #0]
 801adfa:	4770      	bx	lr
 801adfc:	4610      	mov	r0, r2
 801adfe:	e7e8      	b.n	801add2 <__lo0bits+0x2a>
 801ae00:	2000      	movs	r0, #0
 801ae02:	4770      	bx	lr
 801ae04:	2020      	movs	r0, #32
 801ae06:	4770      	bx	lr

0801ae08 <__i2b>:
 801ae08:	b510      	push	{r4, lr}
 801ae0a:	460c      	mov	r4, r1
 801ae0c:	2101      	movs	r1, #1
 801ae0e:	f7ff feb5 	bl	801ab7c <_Balloc>
 801ae12:	4602      	mov	r2, r0
 801ae14:	b928      	cbnz	r0, 801ae22 <__i2b+0x1a>
 801ae16:	4b05      	ldr	r3, [pc, #20]	; (801ae2c <__i2b+0x24>)
 801ae18:	4805      	ldr	r0, [pc, #20]	; (801ae30 <__i2b+0x28>)
 801ae1a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801ae1e:	f7fe fb73 	bl	8019508 <__assert_func>
 801ae22:	2301      	movs	r3, #1
 801ae24:	6144      	str	r4, [r0, #20]
 801ae26:	6103      	str	r3, [r0, #16]
 801ae28:	bd10      	pop	{r4, pc}
 801ae2a:	bf00      	nop
 801ae2c:	08020bd8 	.word	0x08020bd8
 801ae30:	08020ccc 	.word	0x08020ccc

0801ae34 <__multiply>:
 801ae34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ae38:	4614      	mov	r4, r2
 801ae3a:	690a      	ldr	r2, [r1, #16]
 801ae3c:	6923      	ldr	r3, [r4, #16]
 801ae3e:	429a      	cmp	r2, r3
 801ae40:	bfb8      	it	lt
 801ae42:	460b      	movlt	r3, r1
 801ae44:	460d      	mov	r5, r1
 801ae46:	bfbc      	itt	lt
 801ae48:	4625      	movlt	r5, r4
 801ae4a:	461c      	movlt	r4, r3
 801ae4c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801ae50:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801ae54:	68ab      	ldr	r3, [r5, #8]
 801ae56:	6869      	ldr	r1, [r5, #4]
 801ae58:	eb0a 0709 	add.w	r7, sl, r9
 801ae5c:	42bb      	cmp	r3, r7
 801ae5e:	b085      	sub	sp, #20
 801ae60:	bfb8      	it	lt
 801ae62:	3101      	addlt	r1, #1
 801ae64:	f7ff fe8a 	bl	801ab7c <_Balloc>
 801ae68:	b930      	cbnz	r0, 801ae78 <__multiply+0x44>
 801ae6a:	4602      	mov	r2, r0
 801ae6c:	4b42      	ldr	r3, [pc, #264]	; (801af78 <__multiply+0x144>)
 801ae6e:	4843      	ldr	r0, [pc, #268]	; (801af7c <__multiply+0x148>)
 801ae70:	f240 115d 	movw	r1, #349	; 0x15d
 801ae74:	f7fe fb48 	bl	8019508 <__assert_func>
 801ae78:	f100 0614 	add.w	r6, r0, #20
 801ae7c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801ae80:	4633      	mov	r3, r6
 801ae82:	2200      	movs	r2, #0
 801ae84:	4543      	cmp	r3, r8
 801ae86:	d31e      	bcc.n	801aec6 <__multiply+0x92>
 801ae88:	f105 0c14 	add.w	ip, r5, #20
 801ae8c:	f104 0314 	add.w	r3, r4, #20
 801ae90:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801ae94:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801ae98:	9202      	str	r2, [sp, #8]
 801ae9a:	ebac 0205 	sub.w	r2, ip, r5
 801ae9e:	3a15      	subs	r2, #21
 801aea0:	f022 0203 	bic.w	r2, r2, #3
 801aea4:	3204      	adds	r2, #4
 801aea6:	f105 0115 	add.w	r1, r5, #21
 801aeaa:	458c      	cmp	ip, r1
 801aeac:	bf38      	it	cc
 801aeae:	2204      	movcc	r2, #4
 801aeb0:	9201      	str	r2, [sp, #4]
 801aeb2:	9a02      	ldr	r2, [sp, #8]
 801aeb4:	9303      	str	r3, [sp, #12]
 801aeb6:	429a      	cmp	r2, r3
 801aeb8:	d808      	bhi.n	801aecc <__multiply+0x98>
 801aeba:	2f00      	cmp	r7, #0
 801aebc:	dc55      	bgt.n	801af6a <__multiply+0x136>
 801aebe:	6107      	str	r7, [r0, #16]
 801aec0:	b005      	add	sp, #20
 801aec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aec6:	f843 2b04 	str.w	r2, [r3], #4
 801aeca:	e7db      	b.n	801ae84 <__multiply+0x50>
 801aecc:	f8b3 a000 	ldrh.w	sl, [r3]
 801aed0:	f1ba 0f00 	cmp.w	sl, #0
 801aed4:	d020      	beq.n	801af18 <__multiply+0xe4>
 801aed6:	f105 0e14 	add.w	lr, r5, #20
 801aeda:	46b1      	mov	r9, r6
 801aedc:	2200      	movs	r2, #0
 801aede:	f85e 4b04 	ldr.w	r4, [lr], #4
 801aee2:	f8d9 b000 	ldr.w	fp, [r9]
 801aee6:	b2a1      	uxth	r1, r4
 801aee8:	fa1f fb8b 	uxth.w	fp, fp
 801aeec:	fb0a b101 	mla	r1, sl, r1, fp
 801aef0:	4411      	add	r1, r2
 801aef2:	f8d9 2000 	ldr.w	r2, [r9]
 801aef6:	0c24      	lsrs	r4, r4, #16
 801aef8:	0c12      	lsrs	r2, r2, #16
 801aefa:	fb0a 2404 	mla	r4, sl, r4, r2
 801aefe:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801af02:	b289      	uxth	r1, r1
 801af04:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801af08:	45f4      	cmp	ip, lr
 801af0a:	f849 1b04 	str.w	r1, [r9], #4
 801af0e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801af12:	d8e4      	bhi.n	801aede <__multiply+0xaa>
 801af14:	9901      	ldr	r1, [sp, #4]
 801af16:	5072      	str	r2, [r6, r1]
 801af18:	9a03      	ldr	r2, [sp, #12]
 801af1a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801af1e:	3304      	adds	r3, #4
 801af20:	f1b9 0f00 	cmp.w	r9, #0
 801af24:	d01f      	beq.n	801af66 <__multiply+0x132>
 801af26:	6834      	ldr	r4, [r6, #0]
 801af28:	f105 0114 	add.w	r1, r5, #20
 801af2c:	46b6      	mov	lr, r6
 801af2e:	f04f 0a00 	mov.w	sl, #0
 801af32:	880a      	ldrh	r2, [r1, #0]
 801af34:	f8be b002 	ldrh.w	fp, [lr, #2]
 801af38:	fb09 b202 	mla	r2, r9, r2, fp
 801af3c:	4492      	add	sl, r2
 801af3e:	b2a4      	uxth	r4, r4
 801af40:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801af44:	f84e 4b04 	str.w	r4, [lr], #4
 801af48:	f851 4b04 	ldr.w	r4, [r1], #4
 801af4c:	f8be 2000 	ldrh.w	r2, [lr]
 801af50:	0c24      	lsrs	r4, r4, #16
 801af52:	fb09 2404 	mla	r4, r9, r4, r2
 801af56:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801af5a:	458c      	cmp	ip, r1
 801af5c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801af60:	d8e7      	bhi.n	801af32 <__multiply+0xfe>
 801af62:	9a01      	ldr	r2, [sp, #4]
 801af64:	50b4      	str	r4, [r6, r2]
 801af66:	3604      	adds	r6, #4
 801af68:	e7a3      	b.n	801aeb2 <__multiply+0x7e>
 801af6a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801af6e:	2b00      	cmp	r3, #0
 801af70:	d1a5      	bne.n	801aebe <__multiply+0x8a>
 801af72:	3f01      	subs	r7, #1
 801af74:	e7a1      	b.n	801aeba <__multiply+0x86>
 801af76:	bf00      	nop
 801af78:	08020bd8 	.word	0x08020bd8
 801af7c:	08020ccc 	.word	0x08020ccc

0801af80 <__pow5mult>:
 801af80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801af84:	4615      	mov	r5, r2
 801af86:	f012 0203 	ands.w	r2, r2, #3
 801af8a:	4606      	mov	r6, r0
 801af8c:	460f      	mov	r7, r1
 801af8e:	d007      	beq.n	801afa0 <__pow5mult+0x20>
 801af90:	4c25      	ldr	r4, [pc, #148]	; (801b028 <__pow5mult+0xa8>)
 801af92:	3a01      	subs	r2, #1
 801af94:	2300      	movs	r3, #0
 801af96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801af9a:	f7ff fe51 	bl	801ac40 <__multadd>
 801af9e:	4607      	mov	r7, r0
 801afa0:	10ad      	asrs	r5, r5, #2
 801afa2:	d03d      	beq.n	801b020 <__pow5mult+0xa0>
 801afa4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801afa6:	b97c      	cbnz	r4, 801afc8 <__pow5mult+0x48>
 801afa8:	2010      	movs	r0, #16
 801afaa:	f7fc fda3 	bl	8017af4 <malloc>
 801afae:	4602      	mov	r2, r0
 801afb0:	6270      	str	r0, [r6, #36]	; 0x24
 801afb2:	b928      	cbnz	r0, 801afc0 <__pow5mult+0x40>
 801afb4:	4b1d      	ldr	r3, [pc, #116]	; (801b02c <__pow5mult+0xac>)
 801afb6:	481e      	ldr	r0, [pc, #120]	; (801b030 <__pow5mult+0xb0>)
 801afb8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801afbc:	f7fe faa4 	bl	8019508 <__assert_func>
 801afc0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801afc4:	6004      	str	r4, [r0, #0]
 801afc6:	60c4      	str	r4, [r0, #12]
 801afc8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801afcc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801afd0:	b94c      	cbnz	r4, 801afe6 <__pow5mult+0x66>
 801afd2:	f240 2171 	movw	r1, #625	; 0x271
 801afd6:	4630      	mov	r0, r6
 801afd8:	f7ff ff16 	bl	801ae08 <__i2b>
 801afdc:	2300      	movs	r3, #0
 801afde:	f8c8 0008 	str.w	r0, [r8, #8]
 801afe2:	4604      	mov	r4, r0
 801afe4:	6003      	str	r3, [r0, #0]
 801afe6:	f04f 0900 	mov.w	r9, #0
 801afea:	07eb      	lsls	r3, r5, #31
 801afec:	d50a      	bpl.n	801b004 <__pow5mult+0x84>
 801afee:	4639      	mov	r1, r7
 801aff0:	4622      	mov	r2, r4
 801aff2:	4630      	mov	r0, r6
 801aff4:	f7ff ff1e 	bl	801ae34 <__multiply>
 801aff8:	4639      	mov	r1, r7
 801affa:	4680      	mov	r8, r0
 801affc:	4630      	mov	r0, r6
 801affe:	f7ff fdfd 	bl	801abfc <_Bfree>
 801b002:	4647      	mov	r7, r8
 801b004:	106d      	asrs	r5, r5, #1
 801b006:	d00b      	beq.n	801b020 <__pow5mult+0xa0>
 801b008:	6820      	ldr	r0, [r4, #0]
 801b00a:	b938      	cbnz	r0, 801b01c <__pow5mult+0x9c>
 801b00c:	4622      	mov	r2, r4
 801b00e:	4621      	mov	r1, r4
 801b010:	4630      	mov	r0, r6
 801b012:	f7ff ff0f 	bl	801ae34 <__multiply>
 801b016:	6020      	str	r0, [r4, #0]
 801b018:	f8c0 9000 	str.w	r9, [r0]
 801b01c:	4604      	mov	r4, r0
 801b01e:	e7e4      	b.n	801afea <__pow5mult+0x6a>
 801b020:	4638      	mov	r0, r7
 801b022:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b026:	bf00      	nop
 801b028:	08020e20 	.word	0x08020e20
 801b02c:	08020a68 	.word	0x08020a68
 801b030:	08020ccc 	.word	0x08020ccc

0801b034 <__lshift>:
 801b034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b038:	460c      	mov	r4, r1
 801b03a:	6849      	ldr	r1, [r1, #4]
 801b03c:	6923      	ldr	r3, [r4, #16]
 801b03e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801b042:	68a3      	ldr	r3, [r4, #8]
 801b044:	4607      	mov	r7, r0
 801b046:	4691      	mov	r9, r2
 801b048:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801b04c:	f108 0601 	add.w	r6, r8, #1
 801b050:	42b3      	cmp	r3, r6
 801b052:	db0b      	blt.n	801b06c <__lshift+0x38>
 801b054:	4638      	mov	r0, r7
 801b056:	f7ff fd91 	bl	801ab7c <_Balloc>
 801b05a:	4605      	mov	r5, r0
 801b05c:	b948      	cbnz	r0, 801b072 <__lshift+0x3e>
 801b05e:	4602      	mov	r2, r0
 801b060:	4b28      	ldr	r3, [pc, #160]	; (801b104 <__lshift+0xd0>)
 801b062:	4829      	ldr	r0, [pc, #164]	; (801b108 <__lshift+0xd4>)
 801b064:	f240 11d9 	movw	r1, #473	; 0x1d9
 801b068:	f7fe fa4e 	bl	8019508 <__assert_func>
 801b06c:	3101      	adds	r1, #1
 801b06e:	005b      	lsls	r3, r3, #1
 801b070:	e7ee      	b.n	801b050 <__lshift+0x1c>
 801b072:	2300      	movs	r3, #0
 801b074:	f100 0114 	add.w	r1, r0, #20
 801b078:	f100 0210 	add.w	r2, r0, #16
 801b07c:	4618      	mov	r0, r3
 801b07e:	4553      	cmp	r3, sl
 801b080:	db33      	blt.n	801b0ea <__lshift+0xb6>
 801b082:	6920      	ldr	r0, [r4, #16]
 801b084:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801b088:	f104 0314 	add.w	r3, r4, #20
 801b08c:	f019 091f 	ands.w	r9, r9, #31
 801b090:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801b094:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801b098:	d02b      	beq.n	801b0f2 <__lshift+0xbe>
 801b09a:	f1c9 0e20 	rsb	lr, r9, #32
 801b09e:	468a      	mov	sl, r1
 801b0a0:	2200      	movs	r2, #0
 801b0a2:	6818      	ldr	r0, [r3, #0]
 801b0a4:	fa00 f009 	lsl.w	r0, r0, r9
 801b0a8:	4302      	orrs	r2, r0
 801b0aa:	f84a 2b04 	str.w	r2, [sl], #4
 801b0ae:	f853 2b04 	ldr.w	r2, [r3], #4
 801b0b2:	459c      	cmp	ip, r3
 801b0b4:	fa22 f20e 	lsr.w	r2, r2, lr
 801b0b8:	d8f3      	bhi.n	801b0a2 <__lshift+0x6e>
 801b0ba:	ebac 0304 	sub.w	r3, ip, r4
 801b0be:	3b15      	subs	r3, #21
 801b0c0:	f023 0303 	bic.w	r3, r3, #3
 801b0c4:	3304      	adds	r3, #4
 801b0c6:	f104 0015 	add.w	r0, r4, #21
 801b0ca:	4584      	cmp	ip, r0
 801b0cc:	bf38      	it	cc
 801b0ce:	2304      	movcc	r3, #4
 801b0d0:	50ca      	str	r2, [r1, r3]
 801b0d2:	b10a      	cbz	r2, 801b0d8 <__lshift+0xa4>
 801b0d4:	f108 0602 	add.w	r6, r8, #2
 801b0d8:	3e01      	subs	r6, #1
 801b0da:	4638      	mov	r0, r7
 801b0dc:	612e      	str	r6, [r5, #16]
 801b0de:	4621      	mov	r1, r4
 801b0e0:	f7ff fd8c 	bl	801abfc <_Bfree>
 801b0e4:	4628      	mov	r0, r5
 801b0e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b0ea:	f842 0f04 	str.w	r0, [r2, #4]!
 801b0ee:	3301      	adds	r3, #1
 801b0f0:	e7c5      	b.n	801b07e <__lshift+0x4a>
 801b0f2:	3904      	subs	r1, #4
 801b0f4:	f853 2b04 	ldr.w	r2, [r3], #4
 801b0f8:	f841 2f04 	str.w	r2, [r1, #4]!
 801b0fc:	459c      	cmp	ip, r3
 801b0fe:	d8f9      	bhi.n	801b0f4 <__lshift+0xc0>
 801b100:	e7ea      	b.n	801b0d8 <__lshift+0xa4>
 801b102:	bf00      	nop
 801b104:	08020bd8 	.word	0x08020bd8
 801b108:	08020ccc 	.word	0x08020ccc

0801b10c <__mcmp>:
 801b10c:	b530      	push	{r4, r5, lr}
 801b10e:	6902      	ldr	r2, [r0, #16]
 801b110:	690c      	ldr	r4, [r1, #16]
 801b112:	1b12      	subs	r2, r2, r4
 801b114:	d10e      	bne.n	801b134 <__mcmp+0x28>
 801b116:	f100 0314 	add.w	r3, r0, #20
 801b11a:	3114      	adds	r1, #20
 801b11c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801b120:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801b124:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801b128:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801b12c:	42a5      	cmp	r5, r4
 801b12e:	d003      	beq.n	801b138 <__mcmp+0x2c>
 801b130:	d305      	bcc.n	801b13e <__mcmp+0x32>
 801b132:	2201      	movs	r2, #1
 801b134:	4610      	mov	r0, r2
 801b136:	bd30      	pop	{r4, r5, pc}
 801b138:	4283      	cmp	r3, r0
 801b13a:	d3f3      	bcc.n	801b124 <__mcmp+0x18>
 801b13c:	e7fa      	b.n	801b134 <__mcmp+0x28>
 801b13e:	f04f 32ff 	mov.w	r2, #4294967295
 801b142:	e7f7      	b.n	801b134 <__mcmp+0x28>

0801b144 <__mdiff>:
 801b144:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b148:	460c      	mov	r4, r1
 801b14a:	4606      	mov	r6, r0
 801b14c:	4611      	mov	r1, r2
 801b14e:	4620      	mov	r0, r4
 801b150:	4617      	mov	r7, r2
 801b152:	f7ff ffdb 	bl	801b10c <__mcmp>
 801b156:	1e05      	subs	r5, r0, #0
 801b158:	d110      	bne.n	801b17c <__mdiff+0x38>
 801b15a:	4629      	mov	r1, r5
 801b15c:	4630      	mov	r0, r6
 801b15e:	f7ff fd0d 	bl	801ab7c <_Balloc>
 801b162:	b930      	cbnz	r0, 801b172 <__mdiff+0x2e>
 801b164:	4b39      	ldr	r3, [pc, #228]	; (801b24c <__mdiff+0x108>)
 801b166:	4602      	mov	r2, r0
 801b168:	f240 2132 	movw	r1, #562	; 0x232
 801b16c:	4838      	ldr	r0, [pc, #224]	; (801b250 <__mdiff+0x10c>)
 801b16e:	f7fe f9cb 	bl	8019508 <__assert_func>
 801b172:	2301      	movs	r3, #1
 801b174:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801b178:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b17c:	bfa4      	itt	ge
 801b17e:	463b      	movge	r3, r7
 801b180:	4627      	movge	r7, r4
 801b182:	4630      	mov	r0, r6
 801b184:	6879      	ldr	r1, [r7, #4]
 801b186:	bfa6      	itte	ge
 801b188:	461c      	movge	r4, r3
 801b18a:	2500      	movge	r5, #0
 801b18c:	2501      	movlt	r5, #1
 801b18e:	f7ff fcf5 	bl	801ab7c <_Balloc>
 801b192:	b920      	cbnz	r0, 801b19e <__mdiff+0x5a>
 801b194:	4b2d      	ldr	r3, [pc, #180]	; (801b24c <__mdiff+0x108>)
 801b196:	4602      	mov	r2, r0
 801b198:	f44f 7110 	mov.w	r1, #576	; 0x240
 801b19c:	e7e6      	b.n	801b16c <__mdiff+0x28>
 801b19e:	693e      	ldr	r6, [r7, #16]
 801b1a0:	60c5      	str	r5, [r0, #12]
 801b1a2:	6925      	ldr	r5, [r4, #16]
 801b1a4:	f107 0114 	add.w	r1, r7, #20
 801b1a8:	f104 0914 	add.w	r9, r4, #20
 801b1ac:	f100 0e14 	add.w	lr, r0, #20
 801b1b0:	f107 0210 	add.w	r2, r7, #16
 801b1b4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801b1b8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801b1bc:	46f2      	mov	sl, lr
 801b1be:	2700      	movs	r7, #0
 801b1c0:	f859 3b04 	ldr.w	r3, [r9], #4
 801b1c4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801b1c8:	fa1f f883 	uxth.w	r8, r3
 801b1cc:	fa17 f78b 	uxtah	r7, r7, fp
 801b1d0:	0c1b      	lsrs	r3, r3, #16
 801b1d2:	eba7 0808 	sub.w	r8, r7, r8
 801b1d6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801b1da:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801b1de:	fa1f f888 	uxth.w	r8, r8
 801b1e2:	141f      	asrs	r7, r3, #16
 801b1e4:	454d      	cmp	r5, r9
 801b1e6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801b1ea:	f84a 3b04 	str.w	r3, [sl], #4
 801b1ee:	d8e7      	bhi.n	801b1c0 <__mdiff+0x7c>
 801b1f0:	1b2b      	subs	r3, r5, r4
 801b1f2:	3b15      	subs	r3, #21
 801b1f4:	f023 0303 	bic.w	r3, r3, #3
 801b1f8:	3304      	adds	r3, #4
 801b1fa:	3415      	adds	r4, #21
 801b1fc:	42a5      	cmp	r5, r4
 801b1fe:	bf38      	it	cc
 801b200:	2304      	movcc	r3, #4
 801b202:	4419      	add	r1, r3
 801b204:	4473      	add	r3, lr
 801b206:	469e      	mov	lr, r3
 801b208:	460d      	mov	r5, r1
 801b20a:	4565      	cmp	r5, ip
 801b20c:	d30e      	bcc.n	801b22c <__mdiff+0xe8>
 801b20e:	f10c 0203 	add.w	r2, ip, #3
 801b212:	1a52      	subs	r2, r2, r1
 801b214:	f022 0203 	bic.w	r2, r2, #3
 801b218:	3903      	subs	r1, #3
 801b21a:	458c      	cmp	ip, r1
 801b21c:	bf38      	it	cc
 801b21e:	2200      	movcc	r2, #0
 801b220:	441a      	add	r2, r3
 801b222:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801b226:	b17b      	cbz	r3, 801b248 <__mdiff+0x104>
 801b228:	6106      	str	r6, [r0, #16]
 801b22a:	e7a5      	b.n	801b178 <__mdiff+0x34>
 801b22c:	f855 8b04 	ldr.w	r8, [r5], #4
 801b230:	fa17 f488 	uxtah	r4, r7, r8
 801b234:	1422      	asrs	r2, r4, #16
 801b236:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801b23a:	b2a4      	uxth	r4, r4
 801b23c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801b240:	f84e 4b04 	str.w	r4, [lr], #4
 801b244:	1417      	asrs	r7, r2, #16
 801b246:	e7e0      	b.n	801b20a <__mdiff+0xc6>
 801b248:	3e01      	subs	r6, #1
 801b24a:	e7ea      	b.n	801b222 <__mdiff+0xde>
 801b24c:	08020bd8 	.word	0x08020bd8
 801b250:	08020ccc 	.word	0x08020ccc

0801b254 <__ulp>:
 801b254:	b082      	sub	sp, #8
 801b256:	ed8d 0b00 	vstr	d0, [sp]
 801b25a:	9b01      	ldr	r3, [sp, #4]
 801b25c:	4912      	ldr	r1, [pc, #72]	; (801b2a8 <__ulp+0x54>)
 801b25e:	4019      	ands	r1, r3
 801b260:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801b264:	2900      	cmp	r1, #0
 801b266:	dd05      	ble.n	801b274 <__ulp+0x20>
 801b268:	2200      	movs	r2, #0
 801b26a:	460b      	mov	r3, r1
 801b26c:	ec43 2b10 	vmov	d0, r2, r3
 801b270:	b002      	add	sp, #8
 801b272:	4770      	bx	lr
 801b274:	4249      	negs	r1, r1
 801b276:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801b27a:	ea4f 5021 	mov.w	r0, r1, asr #20
 801b27e:	f04f 0200 	mov.w	r2, #0
 801b282:	f04f 0300 	mov.w	r3, #0
 801b286:	da04      	bge.n	801b292 <__ulp+0x3e>
 801b288:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801b28c:	fa41 f300 	asr.w	r3, r1, r0
 801b290:	e7ec      	b.n	801b26c <__ulp+0x18>
 801b292:	f1a0 0114 	sub.w	r1, r0, #20
 801b296:	291e      	cmp	r1, #30
 801b298:	bfda      	itte	le
 801b29a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801b29e:	fa20 f101 	lsrle.w	r1, r0, r1
 801b2a2:	2101      	movgt	r1, #1
 801b2a4:	460a      	mov	r2, r1
 801b2a6:	e7e1      	b.n	801b26c <__ulp+0x18>
 801b2a8:	7ff00000 	.word	0x7ff00000

0801b2ac <__b2d>:
 801b2ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b2ae:	6905      	ldr	r5, [r0, #16]
 801b2b0:	f100 0714 	add.w	r7, r0, #20
 801b2b4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801b2b8:	1f2e      	subs	r6, r5, #4
 801b2ba:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801b2be:	4620      	mov	r0, r4
 801b2c0:	f7ff fd52 	bl	801ad68 <__hi0bits>
 801b2c4:	f1c0 0320 	rsb	r3, r0, #32
 801b2c8:	280a      	cmp	r0, #10
 801b2ca:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801b348 <__b2d+0x9c>
 801b2ce:	600b      	str	r3, [r1, #0]
 801b2d0:	dc14      	bgt.n	801b2fc <__b2d+0x50>
 801b2d2:	f1c0 0e0b 	rsb	lr, r0, #11
 801b2d6:	fa24 f10e 	lsr.w	r1, r4, lr
 801b2da:	42b7      	cmp	r7, r6
 801b2dc:	ea41 030c 	orr.w	r3, r1, ip
 801b2e0:	bf34      	ite	cc
 801b2e2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801b2e6:	2100      	movcs	r1, #0
 801b2e8:	3015      	adds	r0, #21
 801b2ea:	fa04 f000 	lsl.w	r0, r4, r0
 801b2ee:	fa21 f10e 	lsr.w	r1, r1, lr
 801b2f2:	ea40 0201 	orr.w	r2, r0, r1
 801b2f6:	ec43 2b10 	vmov	d0, r2, r3
 801b2fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b2fc:	42b7      	cmp	r7, r6
 801b2fe:	bf3a      	itte	cc
 801b300:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801b304:	f1a5 0608 	subcc.w	r6, r5, #8
 801b308:	2100      	movcs	r1, #0
 801b30a:	380b      	subs	r0, #11
 801b30c:	d017      	beq.n	801b33e <__b2d+0x92>
 801b30e:	f1c0 0c20 	rsb	ip, r0, #32
 801b312:	fa04 f500 	lsl.w	r5, r4, r0
 801b316:	42be      	cmp	r6, r7
 801b318:	fa21 f40c 	lsr.w	r4, r1, ip
 801b31c:	ea45 0504 	orr.w	r5, r5, r4
 801b320:	bf8c      	ite	hi
 801b322:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801b326:	2400      	movls	r4, #0
 801b328:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 801b32c:	fa01 f000 	lsl.w	r0, r1, r0
 801b330:	fa24 f40c 	lsr.w	r4, r4, ip
 801b334:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801b338:	ea40 0204 	orr.w	r2, r0, r4
 801b33c:	e7db      	b.n	801b2f6 <__b2d+0x4a>
 801b33e:	ea44 030c 	orr.w	r3, r4, ip
 801b342:	460a      	mov	r2, r1
 801b344:	e7d7      	b.n	801b2f6 <__b2d+0x4a>
 801b346:	bf00      	nop
 801b348:	3ff00000 	.word	0x3ff00000

0801b34c <__d2b>:
 801b34c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b350:	4689      	mov	r9, r1
 801b352:	2101      	movs	r1, #1
 801b354:	ec57 6b10 	vmov	r6, r7, d0
 801b358:	4690      	mov	r8, r2
 801b35a:	f7ff fc0f 	bl	801ab7c <_Balloc>
 801b35e:	4604      	mov	r4, r0
 801b360:	b930      	cbnz	r0, 801b370 <__d2b+0x24>
 801b362:	4602      	mov	r2, r0
 801b364:	4b25      	ldr	r3, [pc, #148]	; (801b3fc <__d2b+0xb0>)
 801b366:	4826      	ldr	r0, [pc, #152]	; (801b400 <__d2b+0xb4>)
 801b368:	f240 310a 	movw	r1, #778	; 0x30a
 801b36c:	f7fe f8cc 	bl	8019508 <__assert_func>
 801b370:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801b374:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801b378:	bb35      	cbnz	r5, 801b3c8 <__d2b+0x7c>
 801b37a:	2e00      	cmp	r6, #0
 801b37c:	9301      	str	r3, [sp, #4]
 801b37e:	d028      	beq.n	801b3d2 <__d2b+0x86>
 801b380:	4668      	mov	r0, sp
 801b382:	9600      	str	r6, [sp, #0]
 801b384:	f7ff fd10 	bl	801ada8 <__lo0bits>
 801b388:	9900      	ldr	r1, [sp, #0]
 801b38a:	b300      	cbz	r0, 801b3ce <__d2b+0x82>
 801b38c:	9a01      	ldr	r2, [sp, #4]
 801b38e:	f1c0 0320 	rsb	r3, r0, #32
 801b392:	fa02 f303 	lsl.w	r3, r2, r3
 801b396:	430b      	orrs	r3, r1
 801b398:	40c2      	lsrs	r2, r0
 801b39a:	6163      	str	r3, [r4, #20]
 801b39c:	9201      	str	r2, [sp, #4]
 801b39e:	9b01      	ldr	r3, [sp, #4]
 801b3a0:	61a3      	str	r3, [r4, #24]
 801b3a2:	2b00      	cmp	r3, #0
 801b3a4:	bf14      	ite	ne
 801b3a6:	2202      	movne	r2, #2
 801b3a8:	2201      	moveq	r2, #1
 801b3aa:	6122      	str	r2, [r4, #16]
 801b3ac:	b1d5      	cbz	r5, 801b3e4 <__d2b+0x98>
 801b3ae:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801b3b2:	4405      	add	r5, r0
 801b3b4:	f8c9 5000 	str.w	r5, [r9]
 801b3b8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801b3bc:	f8c8 0000 	str.w	r0, [r8]
 801b3c0:	4620      	mov	r0, r4
 801b3c2:	b003      	add	sp, #12
 801b3c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b3c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801b3cc:	e7d5      	b.n	801b37a <__d2b+0x2e>
 801b3ce:	6161      	str	r1, [r4, #20]
 801b3d0:	e7e5      	b.n	801b39e <__d2b+0x52>
 801b3d2:	a801      	add	r0, sp, #4
 801b3d4:	f7ff fce8 	bl	801ada8 <__lo0bits>
 801b3d8:	9b01      	ldr	r3, [sp, #4]
 801b3da:	6163      	str	r3, [r4, #20]
 801b3dc:	2201      	movs	r2, #1
 801b3de:	6122      	str	r2, [r4, #16]
 801b3e0:	3020      	adds	r0, #32
 801b3e2:	e7e3      	b.n	801b3ac <__d2b+0x60>
 801b3e4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b3e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801b3ec:	f8c9 0000 	str.w	r0, [r9]
 801b3f0:	6918      	ldr	r0, [r3, #16]
 801b3f2:	f7ff fcb9 	bl	801ad68 <__hi0bits>
 801b3f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b3fa:	e7df      	b.n	801b3bc <__d2b+0x70>
 801b3fc:	08020bd8 	.word	0x08020bd8
 801b400:	08020ccc 	.word	0x08020ccc

0801b404 <__ratio>:
 801b404:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b408:	4688      	mov	r8, r1
 801b40a:	4669      	mov	r1, sp
 801b40c:	4681      	mov	r9, r0
 801b40e:	f7ff ff4d 	bl	801b2ac <__b2d>
 801b412:	a901      	add	r1, sp, #4
 801b414:	4640      	mov	r0, r8
 801b416:	ec55 4b10 	vmov	r4, r5, d0
 801b41a:	f7ff ff47 	bl	801b2ac <__b2d>
 801b41e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801b422:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801b426:	eba3 0c02 	sub.w	ip, r3, r2
 801b42a:	e9dd 3200 	ldrd	r3, r2, [sp]
 801b42e:	1a9b      	subs	r3, r3, r2
 801b430:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801b434:	ec51 0b10 	vmov	r0, r1, d0
 801b438:	2b00      	cmp	r3, #0
 801b43a:	bfd6      	itet	le
 801b43c:	460a      	movle	r2, r1
 801b43e:	462a      	movgt	r2, r5
 801b440:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801b444:	468b      	mov	fp, r1
 801b446:	462f      	mov	r7, r5
 801b448:	bfd4      	ite	le
 801b44a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801b44e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801b452:	4620      	mov	r0, r4
 801b454:	ee10 2a10 	vmov	r2, s0
 801b458:	465b      	mov	r3, fp
 801b45a:	4639      	mov	r1, r7
 801b45c:	f7e5 fa06 	bl	800086c <__aeabi_ddiv>
 801b460:	ec41 0b10 	vmov	d0, r0, r1
 801b464:	b003      	add	sp, #12
 801b466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801b46a <__copybits>:
 801b46a:	3901      	subs	r1, #1
 801b46c:	b570      	push	{r4, r5, r6, lr}
 801b46e:	1149      	asrs	r1, r1, #5
 801b470:	6914      	ldr	r4, [r2, #16]
 801b472:	3101      	adds	r1, #1
 801b474:	f102 0314 	add.w	r3, r2, #20
 801b478:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801b47c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801b480:	1f05      	subs	r5, r0, #4
 801b482:	42a3      	cmp	r3, r4
 801b484:	d30c      	bcc.n	801b4a0 <__copybits+0x36>
 801b486:	1aa3      	subs	r3, r4, r2
 801b488:	3b11      	subs	r3, #17
 801b48a:	f023 0303 	bic.w	r3, r3, #3
 801b48e:	3211      	adds	r2, #17
 801b490:	42a2      	cmp	r2, r4
 801b492:	bf88      	it	hi
 801b494:	2300      	movhi	r3, #0
 801b496:	4418      	add	r0, r3
 801b498:	2300      	movs	r3, #0
 801b49a:	4288      	cmp	r0, r1
 801b49c:	d305      	bcc.n	801b4aa <__copybits+0x40>
 801b49e:	bd70      	pop	{r4, r5, r6, pc}
 801b4a0:	f853 6b04 	ldr.w	r6, [r3], #4
 801b4a4:	f845 6f04 	str.w	r6, [r5, #4]!
 801b4a8:	e7eb      	b.n	801b482 <__copybits+0x18>
 801b4aa:	f840 3b04 	str.w	r3, [r0], #4
 801b4ae:	e7f4      	b.n	801b49a <__copybits+0x30>

0801b4b0 <__any_on>:
 801b4b0:	f100 0214 	add.w	r2, r0, #20
 801b4b4:	6900      	ldr	r0, [r0, #16]
 801b4b6:	114b      	asrs	r3, r1, #5
 801b4b8:	4298      	cmp	r0, r3
 801b4ba:	b510      	push	{r4, lr}
 801b4bc:	db11      	blt.n	801b4e2 <__any_on+0x32>
 801b4be:	dd0a      	ble.n	801b4d6 <__any_on+0x26>
 801b4c0:	f011 011f 	ands.w	r1, r1, #31
 801b4c4:	d007      	beq.n	801b4d6 <__any_on+0x26>
 801b4c6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801b4ca:	fa24 f001 	lsr.w	r0, r4, r1
 801b4ce:	fa00 f101 	lsl.w	r1, r0, r1
 801b4d2:	428c      	cmp	r4, r1
 801b4d4:	d10b      	bne.n	801b4ee <__any_on+0x3e>
 801b4d6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801b4da:	4293      	cmp	r3, r2
 801b4dc:	d803      	bhi.n	801b4e6 <__any_on+0x36>
 801b4de:	2000      	movs	r0, #0
 801b4e0:	bd10      	pop	{r4, pc}
 801b4e2:	4603      	mov	r3, r0
 801b4e4:	e7f7      	b.n	801b4d6 <__any_on+0x26>
 801b4e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801b4ea:	2900      	cmp	r1, #0
 801b4ec:	d0f5      	beq.n	801b4da <__any_on+0x2a>
 801b4ee:	2001      	movs	r0, #1
 801b4f0:	e7f6      	b.n	801b4e0 <__any_on+0x30>

0801b4f2 <_calloc_r>:
 801b4f2:	b513      	push	{r0, r1, r4, lr}
 801b4f4:	434a      	muls	r2, r1
 801b4f6:	4611      	mov	r1, r2
 801b4f8:	9201      	str	r2, [sp, #4]
 801b4fa:	f7fc fb99 	bl	8017c30 <_malloc_r>
 801b4fe:	4604      	mov	r4, r0
 801b500:	b118      	cbz	r0, 801b50a <_calloc_r+0x18>
 801b502:	9a01      	ldr	r2, [sp, #4]
 801b504:	2100      	movs	r1, #0
 801b506:	f7fc fb3b 	bl	8017b80 <memset>
 801b50a:	4620      	mov	r0, r4
 801b50c:	b002      	add	sp, #8
 801b50e:	bd10      	pop	{r4, pc}

0801b510 <__ssputs_r>:
 801b510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b514:	688e      	ldr	r6, [r1, #8]
 801b516:	429e      	cmp	r6, r3
 801b518:	4682      	mov	sl, r0
 801b51a:	460c      	mov	r4, r1
 801b51c:	4690      	mov	r8, r2
 801b51e:	461f      	mov	r7, r3
 801b520:	d838      	bhi.n	801b594 <__ssputs_r+0x84>
 801b522:	898a      	ldrh	r2, [r1, #12]
 801b524:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801b528:	d032      	beq.n	801b590 <__ssputs_r+0x80>
 801b52a:	6825      	ldr	r5, [r4, #0]
 801b52c:	6909      	ldr	r1, [r1, #16]
 801b52e:	eba5 0901 	sub.w	r9, r5, r1
 801b532:	6965      	ldr	r5, [r4, #20]
 801b534:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b538:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b53c:	3301      	adds	r3, #1
 801b53e:	444b      	add	r3, r9
 801b540:	106d      	asrs	r5, r5, #1
 801b542:	429d      	cmp	r5, r3
 801b544:	bf38      	it	cc
 801b546:	461d      	movcc	r5, r3
 801b548:	0553      	lsls	r3, r2, #21
 801b54a:	d531      	bpl.n	801b5b0 <__ssputs_r+0xa0>
 801b54c:	4629      	mov	r1, r5
 801b54e:	f7fc fb6f 	bl	8017c30 <_malloc_r>
 801b552:	4606      	mov	r6, r0
 801b554:	b950      	cbnz	r0, 801b56c <__ssputs_r+0x5c>
 801b556:	230c      	movs	r3, #12
 801b558:	f8ca 3000 	str.w	r3, [sl]
 801b55c:	89a3      	ldrh	r3, [r4, #12]
 801b55e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b562:	81a3      	strh	r3, [r4, #12]
 801b564:	f04f 30ff 	mov.w	r0, #4294967295
 801b568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b56c:	6921      	ldr	r1, [r4, #16]
 801b56e:	464a      	mov	r2, r9
 801b570:	f7fc fade 	bl	8017b30 <memcpy>
 801b574:	89a3      	ldrh	r3, [r4, #12]
 801b576:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801b57a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b57e:	81a3      	strh	r3, [r4, #12]
 801b580:	6126      	str	r6, [r4, #16]
 801b582:	6165      	str	r5, [r4, #20]
 801b584:	444e      	add	r6, r9
 801b586:	eba5 0509 	sub.w	r5, r5, r9
 801b58a:	6026      	str	r6, [r4, #0]
 801b58c:	60a5      	str	r5, [r4, #8]
 801b58e:	463e      	mov	r6, r7
 801b590:	42be      	cmp	r6, r7
 801b592:	d900      	bls.n	801b596 <__ssputs_r+0x86>
 801b594:	463e      	mov	r6, r7
 801b596:	4632      	mov	r2, r6
 801b598:	6820      	ldr	r0, [r4, #0]
 801b59a:	4641      	mov	r1, r8
 801b59c:	f7fc fad6 	bl	8017b4c <memmove>
 801b5a0:	68a3      	ldr	r3, [r4, #8]
 801b5a2:	6822      	ldr	r2, [r4, #0]
 801b5a4:	1b9b      	subs	r3, r3, r6
 801b5a6:	4432      	add	r2, r6
 801b5a8:	60a3      	str	r3, [r4, #8]
 801b5aa:	6022      	str	r2, [r4, #0]
 801b5ac:	2000      	movs	r0, #0
 801b5ae:	e7db      	b.n	801b568 <__ssputs_r+0x58>
 801b5b0:	462a      	mov	r2, r5
 801b5b2:	f000 fce1 	bl	801bf78 <_realloc_r>
 801b5b6:	4606      	mov	r6, r0
 801b5b8:	2800      	cmp	r0, #0
 801b5ba:	d1e1      	bne.n	801b580 <__ssputs_r+0x70>
 801b5bc:	6921      	ldr	r1, [r4, #16]
 801b5be:	4650      	mov	r0, sl
 801b5c0:	f7fc fae6 	bl	8017b90 <_free_r>
 801b5c4:	e7c7      	b.n	801b556 <__ssputs_r+0x46>
	...

0801b5c8 <_svfiprintf_r>:
 801b5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b5cc:	4698      	mov	r8, r3
 801b5ce:	898b      	ldrh	r3, [r1, #12]
 801b5d0:	061b      	lsls	r3, r3, #24
 801b5d2:	b09d      	sub	sp, #116	; 0x74
 801b5d4:	4607      	mov	r7, r0
 801b5d6:	460d      	mov	r5, r1
 801b5d8:	4614      	mov	r4, r2
 801b5da:	d50e      	bpl.n	801b5fa <_svfiprintf_r+0x32>
 801b5dc:	690b      	ldr	r3, [r1, #16]
 801b5de:	b963      	cbnz	r3, 801b5fa <_svfiprintf_r+0x32>
 801b5e0:	2140      	movs	r1, #64	; 0x40
 801b5e2:	f7fc fb25 	bl	8017c30 <_malloc_r>
 801b5e6:	6028      	str	r0, [r5, #0]
 801b5e8:	6128      	str	r0, [r5, #16]
 801b5ea:	b920      	cbnz	r0, 801b5f6 <_svfiprintf_r+0x2e>
 801b5ec:	230c      	movs	r3, #12
 801b5ee:	603b      	str	r3, [r7, #0]
 801b5f0:	f04f 30ff 	mov.w	r0, #4294967295
 801b5f4:	e0d1      	b.n	801b79a <_svfiprintf_r+0x1d2>
 801b5f6:	2340      	movs	r3, #64	; 0x40
 801b5f8:	616b      	str	r3, [r5, #20]
 801b5fa:	2300      	movs	r3, #0
 801b5fc:	9309      	str	r3, [sp, #36]	; 0x24
 801b5fe:	2320      	movs	r3, #32
 801b600:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b604:	f8cd 800c 	str.w	r8, [sp, #12]
 801b608:	2330      	movs	r3, #48	; 0x30
 801b60a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801b7b4 <_svfiprintf_r+0x1ec>
 801b60e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b612:	f04f 0901 	mov.w	r9, #1
 801b616:	4623      	mov	r3, r4
 801b618:	469a      	mov	sl, r3
 801b61a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b61e:	b10a      	cbz	r2, 801b624 <_svfiprintf_r+0x5c>
 801b620:	2a25      	cmp	r2, #37	; 0x25
 801b622:	d1f9      	bne.n	801b618 <_svfiprintf_r+0x50>
 801b624:	ebba 0b04 	subs.w	fp, sl, r4
 801b628:	d00b      	beq.n	801b642 <_svfiprintf_r+0x7a>
 801b62a:	465b      	mov	r3, fp
 801b62c:	4622      	mov	r2, r4
 801b62e:	4629      	mov	r1, r5
 801b630:	4638      	mov	r0, r7
 801b632:	f7ff ff6d 	bl	801b510 <__ssputs_r>
 801b636:	3001      	adds	r0, #1
 801b638:	f000 80aa 	beq.w	801b790 <_svfiprintf_r+0x1c8>
 801b63c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b63e:	445a      	add	r2, fp
 801b640:	9209      	str	r2, [sp, #36]	; 0x24
 801b642:	f89a 3000 	ldrb.w	r3, [sl]
 801b646:	2b00      	cmp	r3, #0
 801b648:	f000 80a2 	beq.w	801b790 <_svfiprintf_r+0x1c8>
 801b64c:	2300      	movs	r3, #0
 801b64e:	f04f 32ff 	mov.w	r2, #4294967295
 801b652:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b656:	f10a 0a01 	add.w	sl, sl, #1
 801b65a:	9304      	str	r3, [sp, #16]
 801b65c:	9307      	str	r3, [sp, #28]
 801b65e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b662:	931a      	str	r3, [sp, #104]	; 0x68
 801b664:	4654      	mov	r4, sl
 801b666:	2205      	movs	r2, #5
 801b668:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b66c:	4851      	ldr	r0, [pc, #324]	; (801b7b4 <_svfiprintf_r+0x1ec>)
 801b66e:	f7e4 fdc7 	bl	8000200 <memchr>
 801b672:	9a04      	ldr	r2, [sp, #16]
 801b674:	b9d8      	cbnz	r0, 801b6ae <_svfiprintf_r+0xe6>
 801b676:	06d0      	lsls	r0, r2, #27
 801b678:	bf44      	itt	mi
 801b67a:	2320      	movmi	r3, #32
 801b67c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b680:	0711      	lsls	r1, r2, #28
 801b682:	bf44      	itt	mi
 801b684:	232b      	movmi	r3, #43	; 0x2b
 801b686:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b68a:	f89a 3000 	ldrb.w	r3, [sl]
 801b68e:	2b2a      	cmp	r3, #42	; 0x2a
 801b690:	d015      	beq.n	801b6be <_svfiprintf_r+0xf6>
 801b692:	9a07      	ldr	r2, [sp, #28]
 801b694:	4654      	mov	r4, sl
 801b696:	2000      	movs	r0, #0
 801b698:	f04f 0c0a 	mov.w	ip, #10
 801b69c:	4621      	mov	r1, r4
 801b69e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b6a2:	3b30      	subs	r3, #48	; 0x30
 801b6a4:	2b09      	cmp	r3, #9
 801b6a6:	d94e      	bls.n	801b746 <_svfiprintf_r+0x17e>
 801b6a8:	b1b0      	cbz	r0, 801b6d8 <_svfiprintf_r+0x110>
 801b6aa:	9207      	str	r2, [sp, #28]
 801b6ac:	e014      	b.n	801b6d8 <_svfiprintf_r+0x110>
 801b6ae:	eba0 0308 	sub.w	r3, r0, r8
 801b6b2:	fa09 f303 	lsl.w	r3, r9, r3
 801b6b6:	4313      	orrs	r3, r2
 801b6b8:	9304      	str	r3, [sp, #16]
 801b6ba:	46a2      	mov	sl, r4
 801b6bc:	e7d2      	b.n	801b664 <_svfiprintf_r+0x9c>
 801b6be:	9b03      	ldr	r3, [sp, #12]
 801b6c0:	1d19      	adds	r1, r3, #4
 801b6c2:	681b      	ldr	r3, [r3, #0]
 801b6c4:	9103      	str	r1, [sp, #12]
 801b6c6:	2b00      	cmp	r3, #0
 801b6c8:	bfbb      	ittet	lt
 801b6ca:	425b      	neglt	r3, r3
 801b6cc:	f042 0202 	orrlt.w	r2, r2, #2
 801b6d0:	9307      	strge	r3, [sp, #28]
 801b6d2:	9307      	strlt	r3, [sp, #28]
 801b6d4:	bfb8      	it	lt
 801b6d6:	9204      	strlt	r2, [sp, #16]
 801b6d8:	7823      	ldrb	r3, [r4, #0]
 801b6da:	2b2e      	cmp	r3, #46	; 0x2e
 801b6dc:	d10c      	bne.n	801b6f8 <_svfiprintf_r+0x130>
 801b6de:	7863      	ldrb	r3, [r4, #1]
 801b6e0:	2b2a      	cmp	r3, #42	; 0x2a
 801b6e2:	d135      	bne.n	801b750 <_svfiprintf_r+0x188>
 801b6e4:	9b03      	ldr	r3, [sp, #12]
 801b6e6:	1d1a      	adds	r2, r3, #4
 801b6e8:	681b      	ldr	r3, [r3, #0]
 801b6ea:	9203      	str	r2, [sp, #12]
 801b6ec:	2b00      	cmp	r3, #0
 801b6ee:	bfb8      	it	lt
 801b6f0:	f04f 33ff 	movlt.w	r3, #4294967295
 801b6f4:	3402      	adds	r4, #2
 801b6f6:	9305      	str	r3, [sp, #20]
 801b6f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801b7c4 <_svfiprintf_r+0x1fc>
 801b6fc:	7821      	ldrb	r1, [r4, #0]
 801b6fe:	2203      	movs	r2, #3
 801b700:	4650      	mov	r0, sl
 801b702:	f7e4 fd7d 	bl	8000200 <memchr>
 801b706:	b140      	cbz	r0, 801b71a <_svfiprintf_r+0x152>
 801b708:	2340      	movs	r3, #64	; 0x40
 801b70a:	eba0 000a 	sub.w	r0, r0, sl
 801b70e:	fa03 f000 	lsl.w	r0, r3, r0
 801b712:	9b04      	ldr	r3, [sp, #16]
 801b714:	4303      	orrs	r3, r0
 801b716:	3401      	adds	r4, #1
 801b718:	9304      	str	r3, [sp, #16]
 801b71a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b71e:	4826      	ldr	r0, [pc, #152]	; (801b7b8 <_svfiprintf_r+0x1f0>)
 801b720:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b724:	2206      	movs	r2, #6
 801b726:	f7e4 fd6b 	bl	8000200 <memchr>
 801b72a:	2800      	cmp	r0, #0
 801b72c:	d038      	beq.n	801b7a0 <_svfiprintf_r+0x1d8>
 801b72e:	4b23      	ldr	r3, [pc, #140]	; (801b7bc <_svfiprintf_r+0x1f4>)
 801b730:	bb1b      	cbnz	r3, 801b77a <_svfiprintf_r+0x1b2>
 801b732:	9b03      	ldr	r3, [sp, #12]
 801b734:	3307      	adds	r3, #7
 801b736:	f023 0307 	bic.w	r3, r3, #7
 801b73a:	3308      	adds	r3, #8
 801b73c:	9303      	str	r3, [sp, #12]
 801b73e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b740:	4433      	add	r3, r6
 801b742:	9309      	str	r3, [sp, #36]	; 0x24
 801b744:	e767      	b.n	801b616 <_svfiprintf_r+0x4e>
 801b746:	fb0c 3202 	mla	r2, ip, r2, r3
 801b74a:	460c      	mov	r4, r1
 801b74c:	2001      	movs	r0, #1
 801b74e:	e7a5      	b.n	801b69c <_svfiprintf_r+0xd4>
 801b750:	2300      	movs	r3, #0
 801b752:	3401      	adds	r4, #1
 801b754:	9305      	str	r3, [sp, #20]
 801b756:	4619      	mov	r1, r3
 801b758:	f04f 0c0a 	mov.w	ip, #10
 801b75c:	4620      	mov	r0, r4
 801b75e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b762:	3a30      	subs	r2, #48	; 0x30
 801b764:	2a09      	cmp	r2, #9
 801b766:	d903      	bls.n	801b770 <_svfiprintf_r+0x1a8>
 801b768:	2b00      	cmp	r3, #0
 801b76a:	d0c5      	beq.n	801b6f8 <_svfiprintf_r+0x130>
 801b76c:	9105      	str	r1, [sp, #20]
 801b76e:	e7c3      	b.n	801b6f8 <_svfiprintf_r+0x130>
 801b770:	fb0c 2101 	mla	r1, ip, r1, r2
 801b774:	4604      	mov	r4, r0
 801b776:	2301      	movs	r3, #1
 801b778:	e7f0      	b.n	801b75c <_svfiprintf_r+0x194>
 801b77a:	ab03      	add	r3, sp, #12
 801b77c:	9300      	str	r3, [sp, #0]
 801b77e:	462a      	mov	r2, r5
 801b780:	4b0f      	ldr	r3, [pc, #60]	; (801b7c0 <_svfiprintf_r+0x1f8>)
 801b782:	a904      	add	r1, sp, #16
 801b784:	4638      	mov	r0, r7
 801b786:	f7fc fb4d 	bl	8017e24 <_printf_float>
 801b78a:	1c42      	adds	r2, r0, #1
 801b78c:	4606      	mov	r6, r0
 801b78e:	d1d6      	bne.n	801b73e <_svfiprintf_r+0x176>
 801b790:	89ab      	ldrh	r3, [r5, #12]
 801b792:	065b      	lsls	r3, r3, #25
 801b794:	f53f af2c 	bmi.w	801b5f0 <_svfiprintf_r+0x28>
 801b798:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b79a:	b01d      	add	sp, #116	; 0x74
 801b79c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b7a0:	ab03      	add	r3, sp, #12
 801b7a2:	9300      	str	r3, [sp, #0]
 801b7a4:	462a      	mov	r2, r5
 801b7a6:	4b06      	ldr	r3, [pc, #24]	; (801b7c0 <_svfiprintf_r+0x1f8>)
 801b7a8:	a904      	add	r1, sp, #16
 801b7aa:	4638      	mov	r0, r7
 801b7ac:	f7fc fdde 	bl	801836c <_printf_i>
 801b7b0:	e7eb      	b.n	801b78a <_svfiprintf_r+0x1c2>
 801b7b2:	bf00      	nop
 801b7b4:	08020e2c 	.word	0x08020e2c
 801b7b8:	08020e36 	.word	0x08020e36
 801b7bc:	08017e25 	.word	0x08017e25
 801b7c0:	0801b511 	.word	0x0801b511
 801b7c4:	08020e32 	.word	0x08020e32

0801b7c8 <__sfputc_r>:
 801b7c8:	6893      	ldr	r3, [r2, #8]
 801b7ca:	3b01      	subs	r3, #1
 801b7cc:	2b00      	cmp	r3, #0
 801b7ce:	b410      	push	{r4}
 801b7d0:	6093      	str	r3, [r2, #8]
 801b7d2:	da08      	bge.n	801b7e6 <__sfputc_r+0x1e>
 801b7d4:	6994      	ldr	r4, [r2, #24]
 801b7d6:	42a3      	cmp	r3, r4
 801b7d8:	db01      	blt.n	801b7de <__sfputc_r+0x16>
 801b7da:	290a      	cmp	r1, #10
 801b7dc:	d103      	bne.n	801b7e6 <__sfputc_r+0x1e>
 801b7de:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b7e2:	f000 b999 	b.w	801bb18 <__swbuf_r>
 801b7e6:	6813      	ldr	r3, [r2, #0]
 801b7e8:	1c58      	adds	r0, r3, #1
 801b7ea:	6010      	str	r0, [r2, #0]
 801b7ec:	7019      	strb	r1, [r3, #0]
 801b7ee:	4608      	mov	r0, r1
 801b7f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b7f4:	4770      	bx	lr

0801b7f6 <__sfputs_r>:
 801b7f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b7f8:	4606      	mov	r6, r0
 801b7fa:	460f      	mov	r7, r1
 801b7fc:	4614      	mov	r4, r2
 801b7fe:	18d5      	adds	r5, r2, r3
 801b800:	42ac      	cmp	r4, r5
 801b802:	d101      	bne.n	801b808 <__sfputs_r+0x12>
 801b804:	2000      	movs	r0, #0
 801b806:	e007      	b.n	801b818 <__sfputs_r+0x22>
 801b808:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b80c:	463a      	mov	r2, r7
 801b80e:	4630      	mov	r0, r6
 801b810:	f7ff ffda 	bl	801b7c8 <__sfputc_r>
 801b814:	1c43      	adds	r3, r0, #1
 801b816:	d1f3      	bne.n	801b800 <__sfputs_r+0xa>
 801b818:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b81c <_vfiprintf_r>:
 801b81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b820:	460d      	mov	r5, r1
 801b822:	b09d      	sub	sp, #116	; 0x74
 801b824:	4614      	mov	r4, r2
 801b826:	4698      	mov	r8, r3
 801b828:	4606      	mov	r6, r0
 801b82a:	b118      	cbz	r0, 801b834 <_vfiprintf_r+0x18>
 801b82c:	6983      	ldr	r3, [r0, #24]
 801b82e:	b90b      	cbnz	r3, 801b834 <_vfiprintf_r+0x18>
 801b830:	f7fe fd60 	bl	801a2f4 <__sinit>
 801b834:	4b89      	ldr	r3, [pc, #548]	; (801ba5c <_vfiprintf_r+0x240>)
 801b836:	429d      	cmp	r5, r3
 801b838:	d11b      	bne.n	801b872 <_vfiprintf_r+0x56>
 801b83a:	6875      	ldr	r5, [r6, #4]
 801b83c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b83e:	07d9      	lsls	r1, r3, #31
 801b840:	d405      	bmi.n	801b84e <_vfiprintf_r+0x32>
 801b842:	89ab      	ldrh	r3, [r5, #12]
 801b844:	059a      	lsls	r2, r3, #22
 801b846:	d402      	bmi.n	801b84e <_vfiprintf_r+0x32>
 801b848:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b84a:	f7ff f976 	bl	801ab3a <__retarget_lock_acquire_recursive>
 801b84e:	89ab      	ldrh	r3, [r5, #12]
 801b850:	071b      	lsls	r3, r3, #28
 801b852:	d501      	bpl.n	801b858 <_vfiprintf_r+0x3c>
 801b854:	692b      	ldr	r3, [r5, #16]
 801b856:	b9eb      	cbnz	r3, 801b894 <_vfiprintf_r+0x78>
 801b858:	4629      	mov	r1, r5
 801b85a:	4630      	mov	r0, r6
 801b85c:	f000 f9ce 	bl	801bbfc <__swsetup_r>
 801b860:	b1c0      	cbz	r0, 801b894 <_vfiprintf_r+0x78>
 801b862:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b864:	07dc      	lsls	r4, r3, #31
 801b866:	d50e      	bpl.n	801b886 <_vfiprintf_r+0x6a>
 801b868:	f04f 30ff 	mov.w	r0, #4294967295
 801b86c:	b01d      	add	sp, #116	; 0x74
 801b86e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b872:	4b7b      	ldr	r3, [pc, #492]	; (801ba60 <_vfiprintf_r+0x244>)
 801b874:	429d      	cmp	r5, r3
 801b876:	d101      	bne.n	801b87c <_vfiprintf_r+0x60>
 801b878:	68b5      	ldr	r5, [r6, #8]
 801b87a:	e7df      	b.n	801b83c <_vfiprintf_r+0x20>
 801b87c:	4b79      	ldr	r3, [pc, #484]	; (801ba64 <_vfiprintf_r+0x248>)
 801b87e:	429d      	cmp	r5, r3
 801b880:	bf08      	it	eq
 801b882:	68f5      	ldreq	r5, [r6, #12]
 801b884:	e7da      	b.n	801b83c <_vfiprintf_r+0x20>
 801b886:	89ab      	ldrh	r3, [r5, #12]
 801b888:	0598      	lsls	r0, r3, #22
 801b88a:	d4ed      	bmi.n	801b868 <_vfiprintf_r+0x4c>
 801b88c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b88e:	f7ff f955 	bl	801ab3c <__retarget_lock_release_recursive>
 801b892:	e7e9      	b.n	801b868 <_vfiprintf_r+0x4c>
 801b894:	2300      	movs	r3, #0
 801b896:	9309      	str	r3, [sp, #36]	; 0x24
 801b898:	2320      	movs	r3, #32
 801b89a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b89e:	f8cd 800c 	str.w	r8, [sp, #12]
 801b8a2:	2330      	movs	r3, #48	; 0x30
 801b8a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801ba68 <_vfiprintf_r+0x24c>
 801b8a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b8ac:	f04f 0901 	mov.w	r9, #1
 801b8b0:	4623      	mov	r3, r4
 801b8b2:	469a      	mov	sl, r3
 801b8b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b8b8:	b10a      	cbz	r2, 801b8be <_vfiprintf_r+0xa2>
 801b8ba:	2a25      	cmp	r2, #37	; 0x25
 801b8bc:	d1f9      	bne.n	801b8b2 <_vfiprintf_r+0x96>
 801b8be:	ebba 0b04 	subs.w	fp, sl, r4
 801b8c2:	d00b      	beq.n	801b8dc <_vfiprintf_r+0xc0>
 801b8c4:	465b      	mov	r3, fp
 801b8c6:	4622      	mov	r2, r4
 801b8c8:	4629      	mov	r1, r5
 801b8ca:	4630      	mov	r0, r6
 801b8cc:	f7ff ff93 	bl	801b7f6 <__sfputs_r>
 801b8d0:	3001      	adds	r0, #1
 801b8d2:	f000 80aa 	beq.w	801ba2a <_vfiprintf_r+0x20e>
 801b8d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b8d8:	445a      	add	r2, fp
 801b8da:	9209      	str	r2, [sp, #36]	; 0x24
 801b8dc:	f89a 3000 	ldrb.w	r3, [sl]
 801b8e0:	2b00      	cmp	r3, #0
 801b8e2:	f000 80a2 	beq.w	801ba2a <_vfiprintf_r+0x20e>
 801b8e6:	2300      	movs	r3, #0
 801b8e8:	f04f 32ff 	mov.w	r2, #4294967295
 801b8ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b8f0:	f10a 0a01 	add.w	sl, sl, #1
 801b8f4:	9304      	str	r3, [sp, #16]
 801b8f6:	9307      	str	r3, [sp, #28]
 801b8f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b8fc:	931a      	str	r3, [sp, #104]	; 0x68
 801b8fe:	4654      	mov	r4, sl
 801b900:	2205      	movs	r2, #5
 801b902:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b906:	4858      	ldr	r0, [pc, #352]	; (801ba68 <_vfiprintf_r+0x24c>)
 801b908:	f7e4 fc7a 	bl	8000200 <memchr>
 801b90c:	9a04      	ldr	r2, [sp, #16]
 801b90e:	b9d8      	cbnz	r0, 801b948 <_vfiprintf_r+0x12c>
 801b910:	06d1      	lsls	r1, r2, #27
 801b912:	bf44      	itt	mi
 801b914:	2320      	movmi	r3, #32
 801b916:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b91a:	0713      	lsls	r3, r2, #28
 801b91c:	bf44      	itt	mi
 801b91e:	232b      	movmi	r3, #43	; 0x2b
 801b920:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b924:	f89a 3000 	ldrb.w	r3, [sl]
 801b928:	2b2a      	cmp	r3, #42	; 0x2a
 801b92a:	d015      	beq.n	801b958 <_vfiprintf_r+0x13c>
 801b92c:	9a07      	ldr	r2, [sp, #28]
 801b92e:	4654      	mov	r4, sl
 801b930:	2000      	movs	r0, #0
 801b932:	f04f 0c0a 	mov.w	ip, #10
 801b936:	4621      	mov	r1, r4
 801b938:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b93c:	3b30      	subs	r3, #48	; 0x30
 801b93e:	2b09      	cmp	r3, #9
 801b940:	d94e      	bls.n	801b9e0 <_vfiprintf_r+0x1c4>
 801b942:	b1b0      	cbz	r0, 801b972 <_vfiprintf_r+0x156>
 801b944:	9207      	str	r2, [sp, #28]
 801b946:	e014      	b.n	801b972 <_vfiprintf_r+0x156>
 801b948:	eba0 0308 	sub.w	r3, r0, r8
 801b94c:	fa09 f303 	lsl.w	r3, r9, r3
 801b950:	4313      	orrs	r3, r2
 801b952:	9304      	str	r3, [sp, #16]
 801b954:	46a2      	mov	sl, r4
 801b956:	e7d2      	b.n	801b8fe <_vfiprintf_r+0xe2>
 801b958:	9b03      	ldr	r3, [sp, #12]
 801b95a:	1d19      	adds	r1, r3, #4
 801b95c:	681b      	ldr	r3, [r3, #0]
 801b95e:	9103      	str	r1, [sp, #12]
 801b960:	2b00      	cmp	r3, #0
 801b962:	bfbb      	ittet	lt
 801b964:	425b      	neglt	r3, r3
 801b966:	f042 0202 	orrlt.w	r2, r2, #2
 801b96a:	9307      	strge	r3, [sp, #28]
 801b96c:	9307      	strlt	r3, [sp, #28]
 801b96e:	bfb8      	it	lt
 801b970:	9204      	strlt	r2, [sp, #16]
 801b972:	7823      	ldrb	r3, [r4, #0]
 801b974:	2b2e      	cmp	r3, #46	; 0x2e
 801b976:	d10c      	bne.n	801b992 <_vfiprintf_r+0x176>
 801b978:	7863      	ldrb	r3, [r4, #1]
 801b97a:	2b2a      	cmp	r3, #42	; 0x2a
 801b97c:	d135      	bne.n	801b9ea <_vfiprintf_r+0x1ce>
 801b97e:	9b03      	ldr	r3, [sp, #12]
 801b980:	1d1a      	adds	r2, r3, #4
 801b982:	681b      	ldr	r3, [r3, #0]
 801b984:	9203      	str	r2, [sp, #12]
 801b986:	2b00      	cmp	r3, #0
 801b988:	bfb8      	it	lt
 801b98a:	f04f 33ff 	movlt.w	r3, #4294967295
 801b98e:	3402      	adds	r4, #2
 801b990:	9305      	str	r3, [sp, #20]
 801b992:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801ba78 <_vfiprintf_r+0x25c>
 801b996:	7821      	ldrb	r1, [r4, #0]
 801b998:	2203      	movs	r2, #3
 801b99a:	4650      	mov	r0, sl
 801b99c:	f7e4 fc30 	bl	8000200 <memchr>
 801b9a0:	b140      	cbz	r0, 801b9b4 <_vfiprintf_r+0x198>
 801b9a2:	2340      	movs	r3, #64	; 0x40
 801b9a4:	eba0 000a 	sub.w	r0, r0, sl
 801b9a8:	fa03 f000 	lsl.w	r0, r3, r0
 801b9ac:	9b04      	ldr	r3, [sp, #16]
 801b9ae:	4303      	orrs	r3, r0
 801b9b0:	3401      	adds	r4, #1
 801b9b2:	9304      	str	r3, [sp, #16]
 801b9b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b9b8:	482c      	ldr	r0, [pc, #176]	; (801ba6c <_vfiprintf_r+0x250>)
 801b9ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b9be:	2206      	movs	r2, #6
 801b9c0:	f7e4 fc1e 	bl	8000200 <memchr>
 801b9c4:	2800      	cmp	r0, #0
 801b9c6:	d03f      	beq.n	801ba48 <_vfiprintf_r+0x22c>
 801b9c8:	4b29      	ldr	r3, [pc, #164]	; (801ba70 <_vfiprintf_r+0x254>)
 801b9ca:	bb1b      	cbnz	r3, 801ba14 <_vfiprintf_r+0x1f8>
 801b9cc:	9b03      	ldr	r3, [sp, #12]
 801b9ce:	3307      	adds	r3, #7
 801b9d0:	f023 0307 	bic.w	r3, r3, #7
 801b9d4:	3308      	adds	r3, #8
 801b9d6:	9303      	str	r3, [sp, #12]
 801b9d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b9da:	443b      	add	r3, r7
 801b9dc:	9309      	str	r3, [sp, #36]	; 0x24
 801b9de:	e767      	b.n	801b8b0 <_vfiprintf_r+0x94>
 801b9e0:	fb0c 3202 	mla	r2, ip, r2, r3
 801b9e4:	460c      	mov	r4, r1
 801b9e6:	2001      	movs	r0, #1
 801b9e8:	e7a5      	b.n	801b936 <_vfiprintf_r+0x11a>
 801b9ea:	2300      	movs	r3, #0
 801b9ec:	3401      	adds	r4, #1
 801b9ee:	9305      	str	r3, [sp, #20]
 801b9f0:	4619      	mov	r1, r3
 801b9f2:	f04f 0c0a 	mov.w	ip, #10
 801b9f6:	4620      	mov	r0, r4
 801b9f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b9fc:	3a30      	subs	r2, #48	; 0x30
 801b9fe:	2a09      	cmp	r2, #9
 801ba00:	d903      	bls.n	801ba0a <_vfiprintf_r+0x1ee>
 801ba02:	2b00      	cmp	r3, #0
 801ba04:	d0c5      	beq.n	801b992 <_vfiprintf_r+0x176>
 801ba06:	9105      	str	r1, [sp, #20]
 801ba08:	e7c3      	b.n	801b992 <_vfiprintf_r+0x176>
 801ba0a:	fb0c 2101 	mla	r1, ip, r1, r2
 801ba0e:	4604      	mov	r4, r0
 801ba10:	2301      	movs	r3, #1
 801ba12:	e7f0      	b.n	801b9f6 <_vfiprintf_r+0x1da>
 801ba14:	ab03      	add	r3, sp, #12
 801ba16:	9300      	str	r3, [sp, #0]
 801ba18:	462a      	mov	r2, r5
 801ba1a:	4b16      	ldr	r3, [pc, #88]	; (801ba74 <_vfiprintf_r+0x258>)
 801ba1c:	a904      	add	r1, sp, #16
 801ba1e:	4630      	mov	r0, r6
 801ba20:	f7fc fa00 	bl	8017e24 <_printf_float>
 801ba24:	4607      	mov	r7, r0
 801ba26:	1c78      	adds	r0, r7, #1
 801ba28:	d1d6      	bne.n	801b9d8 <_vfiprintf_r+0x1bc>
 801ba2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801ba2c:	07d9      	lsls	r1, r3, #31
 801ba2e:	d405      	bmi.n	801ba3c <_vfiprintf_r+0x220>
 801ba30:	89ab      	ldrh	r3, [r5, #12]
 801ba32:	059a      	lsls	r2, r3, #22
 801ba34:	d402      	bmi.n	801ba3c <_vfiprintf_r+0x220>
 801ba36:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801ba38:	f7ff f880 	bl	801ab3c <__retarget_lock_release_recursive>
 801ba3c:	89ab      	ldrh	r3, [r5, #12]
 801ba3e:	065b      	lsls	r3, r3, #25
 801ba40:	f53f af12 	bmi.w	801b868 <_vfiprintf_r+0x4c>
 801ba44:	9809      	ldr	r0, [sp, #36]	; 0x24
 801ba46:	e711      	b.n	801b86c <_vfiprintf_r+0x50>
 801ba48:	ab03      	add	r3, sp, #12
 801ba4a:	9300      	str	r3, [sp, #0]
 801ba4c:	462a      	mov	r2, r5
 801ba4e:	4b09      	ldr	r3, [pc, #36]	; (801ba74 <_vfiprintf_r+0x258>)
 801ba50:	a904      	add	r1, sp, #16
 801ba52:	4630      	mov	r0, r6
 801ba54:	f7fc fc8a 	bl	801836c <_printf_i>
 801ba58:	e7e4      	b.n	801ba24 <_vfiprintf_r+0x208>
 801ba5a:	bf00      	nop
 801ba5c:	08020c0c 	.word	0x08020c0c
 801ba60:	08020c2c 	.word	0x08020c2c
 801ba64:	08020bec 	.word	0x08020bec
 801ba68:	08020e2c 	.word	0x08020e2c
 801ba6c:	08020e36 	.word	0x08020e36
 801ba70:	08017e25 	.word	0x08017e25
 801ba74:	0801b7f7 	.word	0x0801b7f7
 801ba78:	08020e32 	.word	0x08020e32
 801ba7c:	00000000 	.word	0x00000000

0801ba80 <nan>:
 801ba80:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801ba88 <nan+0x8>
 801ba84:	4770      	bx	lr
 801ba86:	bf00      	nop
 801ba88:	00000000 	.word	0x00000000
 801ba8c:	7ff80000 	.word	0x7ff80000

0801ba90 <__sread>:
 801ba90:	b510      	push	{r4, lr}
 801ba92:	460c      	mov	r4, r1
 801ba94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ba98:	f000 fa94 	bl	801bfc4 <_read_r>
 801ba9c:	2800      	cmp	r0, #0
 801ba9e:	bfab      	itete	ge
 801baa0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801baa2:	89a3      	ldrhlt	r3, [r4, #12]
 801baa4:	181b      	addge	r3, r3, r0
 801baa6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801baaa:	bfac      	ite	ge
 801baac:	6563      	strge	r3, [r4, #84]	; 0x54
 801baae:	81a3      	strhlt	r3, [r4, #12]
 801bab0:	bd10      	pop	{r4, pc}

0801bab2 <__swrite>:
 801bab2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bab6:	461f      	mov	r7, r3
 801bab8:	898b      	ldrh	r3, [r1, #12]
 801baba:	05db      	lsls	r3, r3, #23
 801babc:	4605      	mov	r5, r0
 801babe:	460c      	mov	r4, r1
 801bac0:	4616      	mov	r6, r2
 801bac2:	d505      	bpl.n	801bad0 <__swrite+0x1e>
 801bac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bac8:	2302      	movs	r3, #2
 801baca:	2200      	movs	r2, #0
 801bacc:	f000 f9de 	bl	801be8c <_lseek_r>
 801bad0:	89a3      	ldrh	r3, [r4, #12]
 801bad2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bad6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801bada:	81a3      	strh	r3, [r4, #12]
 801badc:	4632      	mov	r2, r6
 801bade:	463b      	mov	r3, r7
 801bae0:	4628      	mov	r0, r5
 801bae2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bae6:	f000 b877 	b.w	801bbd8 <_write_r>

0801baea <__sseek>:
 801baea:	b510      	push	{r4, lr}
 801baec:	460c      	mov	r4, r1
 801baee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801baf2:	f000 f9cb 	bl	801be8c <_lseek_r>
 801baf6:	1c43      	adds	r3, r0, #1
 801baf8:	89a3      	ldrh	r3, [r4, #12]
 801bafa:	bf15      	itete	ne
 801bafc:	6560      	strne	r0, [r4, #84]	; 0x54
 801bafe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801bb02:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801bb06:	81a3      	strheq	r3, [r4, #12]
 801bb08:	bf18      	it	ne
 801bb0a:	81a3      	strhne	r3, [r4, #12]
 801bb0c:	bd10      	pop	{r4, pc}

0801bb0e <__sclose>:
 801bb0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bb12:	f000 b8e9 	b.w	801bce8 <_close_r>
	...

0801bb18 <__swbuf_r>:
 801bb18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bb1a:	460e      	mov	r6, r1
 801bb1c:	4614      	mov	r4, r2
 801bb1e:	4605      	mov	r5, r0
 801bb20:	b118      	cbz	r0, 801bb2a <__swbuf_r+0x12>
 801bb22:	6983      	ldr	r3, [r0, #24]
 801bb24:	b90b      	cbnz	r3, 801bb2a <__swbuf_r+0x12>
 801bb26:	f7fe fbe5 	bl	801a2f4 <__sinit>
 801bb2a:	4b21      	ldr	r3, [pc, #132]	; (801bbb0 <__swbuf_r+0x98>)
 801bb2c:	429c      	cmp	r4, r3
 801bb2e:	d12b      	bne.n	801bb88 <__swbuf_r+0x70>
 801bb30:	686c      	ldr	r4, [r5, #4]
 801bb32:	69a3      	ldr	r3, [r4, #24]
 801bb34:	60a3      	str	r3, [r4, #8]
 801bb36:	89a3      	ldrh	r3, [r4, #12]
 801bb38:	071a      	lsls	r2, r3, #28
 801bb3a:	d52f      	bpl.n	801bb9c <__swbuf_r+0x84>
 801bb3c:	6923      	ldr	r3, [r4, #16]
 801bb3e:	b36b      	cbz	r3, 801bb9c <__swbuf_r+0x84>
 801bb40:	6923      	ldr	r3, [r4, #16]
 801bb42:	6820      	ldr	r0, [r4, #0]
 801bb44:	1ac0      	subs	r0, r0, r3
 801bb46:	6963      	ldr	r3, [r4, #20]
 801bb48:	b2f6      	uxtb	r6, r6
 801bb4a:	4283      	cmp	r3, r0
 801bb4c:	4637      	mov	r7, r6
 801bb4e:	dc04      	bgt.n	801bb5a <__swbuf_r+0x42>
 801bb50:	4621      	mov	r1, r4
 801bb52:	4628      	mov	r0, r5
 801bb54:	f000 f95e 	bl	801be14 <_fflush_r>
 801bb58:	bb30      	cbnz	r0, 801bba8 <__swbuf_r+0x90>
 801bb5a:	68a3      	ldr	r3, [r4, #8]
 801bb5c:	3b01      	subs	r3, #1
 801bb5e:	60a3      	str	r3, [r4, #8]
 801bb60:	6823      	ldr	r3, [r4, #0]
 801bb62:	1c5a      	adds	r2, r3, #1
 801bb64:	6022      	str	r2, [r4, #0]
 801bb66:	701e      	strb	r6, [r3, #0]
 801bb68:	6963      	ldr	r3, [r4, #20]
 801bb6a:	3001      	adds	r0, #1
 801bb6c:	4283      	cmp	r3, r0
 801bb6e:	d004      	beq.n	801bb7a <__swbuf_r+0x62>
 801bb70:	89a3      	ldrh	r3, [r4, #12]
 801bb72:	07db      	lsls	r3, r3, #31
 801bb74:	d506      	bpl.n	801bb84 <__swbuf_r+0x6c>
 801bb76:	2e0a      	cmp	r6, #10
 801bb78:	d104      	bne.n	801bb84 <__swbuf_r+0x6c>
 801bb7a:	4621      	mov	r1, r4
 801bb7c:	4628      	mov	r0, r5
 801bb7e:	f000 f949 	bl	801be14 <_fflush_r>
 801bb82:	b988      	cbnz	r0, 801bba8 <__swbuf_r+0x90>
 801bb84:	4638      	mov	r0, r7
 801bb86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bb88:	4b0a      	ldr	r3, [pc, #40]	; (801bbb4 <__swbuf_r+0x9c>)
 801bb8a:	429c      	cmp	r4, r3
 801bb8c:	d101      	bne.n	801bb92 <__swbuf_r+0x7a>
 801bb8e:	68ac      	ldr	r4, [r5, #8]
 801bb90:	e7cf      	b.n	801bb32 <__swbuf_r+0x1a>
 801bb92:	4b09      	ldr	r3, [pc, #36]	; (801bbb8 <__swbuf_r+0xa0>)
 801bb94:	429c      	cmp	r4, r3
 801bb96:	bf08      	it	eq
 801bb98:	68ec      	ldreq	r4, [r5, #12]
 801bb9a:	e7ca      	b.n	801bb32 <__swbuf_r+0x1a>
 801bb9c:	4621      	mov	r1, r4
 801bb9e:	4628      	mov	r0, r5
 801bba0:	f000 f82c 	bl	801bbfc <__swsetup_r>
 801bba4:	2800      	cmp	r0, #0
 801bba6:	d0cb      	beq.n	801bb40 <__swbuf_r+0x28>
 801bba8:	f04f 37ff 	mov.w	r7, #4294967295
 801bbac:	e7ea      	b.n	801bb84 <__swbuf_r+0x6c>
 801bbae:	bf00      	nop
 801bbb0:	08020c0c 	.word	0x08020c0c
 801bbb4:	08020c2c 	.word	0x08020c2c
 801bbb8:	08020bec 	.word	0x08020bec

0801bbbc <__ascii_wctomb>:
 801bbbc:	b149      	cbz	r1, 801bbd2 <__ascii_wctomb+0x16>
 801bbbe:	2aff      	cmp	r2, #255	; 0xff
 801bbc0:	bf85      	ittet	hi
 801bbc2:	238a      	movhi	r3, #138	; 0x8a
 801bbc4:	6003      	strhi	r3, [r0, #0]
 801bbc6:	700a      	strbls	r2, [r1, #0]
 801bbc8:	f04f 30ff 	movhi.w	r0, #4294967295
 801bbcc:	bf98      	it	ls
 801bbce:	2001      	movls	r0, #1
 801bbd0:	4770      	bx	lr
 801bbd2:	4608      	mov	r0, r1
 801bbd4:	4770      	bx	lr
	...

0801bbd8 <_write_r>:
 801bbd8:	b538      	push	{r3, r4, r5, lr}
 801bbda:	4d07      	ldr	r5, [pc, #28]	; (801bbf8 <_write_r+0x20>)
 801bbdc:	4604      	mov	r4, r0
 801bbde:	4608      	mov	r0, r1
 801bbe0:	4611      	mov	r1, r2
 801bbe2:	2200      	movs	r2, #0
 801bbe4:	602a      	str	r2, [r5, #0]
 801bbe6:	461a      	mov	r2, r3
 801bbe8:	f7e9 fd33 	bl	8005652 <_write>
 801bbec:	1c43      	adds	r3, r0, #1
 801bbee:	d102      	bne.n	801bbf6 <_write_r+0x1e>
 801bbf0:	682b      	ldr	r3, [r5, #0]
 801bbf2:	b103      	cbz	r3, 801bbf6 <_write_r+0x1e>
 801bbf4:	6023      	str	r3, [r4, #0]
 801bbf6:	bd38      	pop	{r3, r4, r5, pc}
 801bbf8:	20006f0c 	.word	0x20006f0c

0801bbfc <__swsetup_r>:
 801bbfc:	4b32      	ldr	r3, [pc, #200]	; (801bcc8 <__swsetup_r+0xcc>)
 801bbfe:	b570      	push	{r4, r5, r6, lr}
 801bc00:	681d      	ldr	r5, [r3, #0]
 801bc02:	4606      	mov	r6, r0
 801bc04:	460c      	mov	r4, r1
 801bc06:	b125      	cbz	r5, 801bc12 <__swsetup_r+0x16>
 801bc08:	69ab      	ldr	r3, [r5, #24]
 801bc0a:	b913      	cbnz	r3, 801bc12 <__swsetup_r+0x16>
 801bc0c:	4628      	mov	r0, r5
 801bc0e:	f7fe fb71 	bl	801a2f4 <__sinit>
 801bc12:	4b2e      	ldr	r3, [pc, #184]	; (801bccc <__swsetup_r+0xd0>)
 801bc14:	429c      	cmp	r4, r3
 801bc16:	d10f      	bne.n	801bc38 <__swsetup_r+0x3c>
 801bc18:	686c      	ldr	r4, [r5, #4]
 801bc1a:	89a3      	ldrh	r3, [r4, #12]
 801bc1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801bc20:	0719      	lsls	r1, r3, #28
 801bc22:	d42c      	bmi.n	801bc7e <__swsetup_r+0x82>
 801bc24:	06dd      	lsls	r5, r3, #27
 801bc26:	d411      	bmi.n	801bc4c <__swsetup_r+0x50>
 801bc28:	2309      	movs	r3, #9
 801bc2a:	6033      	str	r3, [r6, #0]
 801bc2c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801bc30:	81a3      	strh	r3, [r4, #12]
 801bc32:	f04f 30ff 	mov.w	r0, #4294967295
 801bc36:	e03e      	b.n	801bcb6 <__swsetup_r+0xba>
 801bc38:	4b25      	ldr	r3, [pc, #148]	; (801bcd0 <__swsetup_r+0xd4>)
 801bc3a:	429c      	cmp	r4, r3
 801bc3c:	d101      	bne.n	801bc42 <__swsetup_r+0x46>
 801bc3e:	68ac      	ldr	r4, [r5, #8]
 801bc40:	e7eb      	b.n	801bc1a <__swsetup_r+0x1e>
 801bc42:	4b24      	ldr	r3, [pc, #144]	; (801bcd4 <__swsetup_r+0xd8>)
 801bc44:	429c      	cmp	r4, r3
 801bc46:	bf08      	it	eq
 801bc48:	68ec      	ldreq	r4, [r5, #12]
 801bc4a:	e7e6      	b.n	801bc1a <__swsetup_r+0x1e>
 801bc4c:	0758      	lsls	r0, r3, #29
 801bc4e:	d512      	bpl.n	801bc76 <__swsetup_r+0x7a>
 801bc50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801bc52:	b141      	cbz	r1, 801bc66 <__swsetup_r+0x6a>
 801bc54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801bc58:	4299      	cmp	r1, r3
 801bc5a:	d002      	beq.n	801bc62 <__swsetup_r+0x66>
 801bc5c:	4630      	mov	r0, r6
 801bc5e:	f7fb ff97 	bl	8017b90 <_free_r>
 801bc62:	2300      	movs	r3, #0
 801bc64:	6363      	str	r3, [r4, #52]	; 0x34
 801bc66:	89a3      	ldrh	r3, [r4, #12]
 801bc68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801bc6c:	81a3      	strh	r3, [r4, #12]
 801bc6e:	2300      	movs	r3, #0
 801bc70:	6063      	str	r3, [r4, #4]
 801bc72:	6923      	ldr	r3, [r4, #16]
 801bc74:	6023      	str	r3, [r4, #0]
 801bc76:	89a3      	ldrh	r3, [r4, #12]
 801bc78:	f043 0308 	orr.w	r3, r3, #8
 801bc7c:	81a3      	strh	r3, [r4, #12]
 801bc7e:	6923      	ldr	r3, [r4, #16]
 801bc80:	b94b      	cbnz	r3, 801bc96 <__swsetup_r+0x9a>
 801bc82:	89a3      	ldrh	r3, [r4, #12]
 801bc84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801bc88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801bc8c:	d003      	beq.n	801bc96 <__swsetup_r+0x9a>
 801bc8e:	4621      	mov	r1, r4
 801bc90:	4630      	mov	r0, r6
 801bc92:	f000 f931 	bl	801bef8 <__smakebuf_r>
 801bc96:	89a0      	ldrh	r0, [r4, #12]
 801bc98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801bc9c:	f010 0301 	ands.w	r3, r0, #1
 801bca0:	d00a      	beq.n	801bcb8 <__swsetup_r+0xbc>
 801bca2:	2300      	movs	r3, #0
 801bca4:	60a3      	str	r3, [r4, #8]
 801bca6:	6963      	ldr	r3, [r4, #20]
 801bca8:	425b      	negs	r3, r3
 801bcaa:	61a3      	str	r3, [r4, #24]
 801bcac:	6923      	ldr	r3, [r4, #16]
 801bcae:	b943      	cbnz	r3, 801bcc2 <__swsetup_r+0xc6>
 801bcb0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801bcb4:	d1ba      	bne.n	801bc2c <__swsetup_r+0x30>
 801bcb6:	bd70      	pop	{r4, r5, r6, pc}
 801bcb8:	0781      	lsls	r1, r0, #30
 801bcba:	bf58      	it	pl
 801bcbc:	6963      	ldrpl	r3, [r4, #20]
 801bcbe:	60a3      	str	r3, [r4, #8]
 801bcc0:	e7f4      	b.n	801bcac <__swsetup_r+0xb0>
 801bcc2:	2000      	movs	r0, #0
 801bcc4:	e7f7      	b.n	801bcb6 <__swsetup_r+0xba>
 801bcc6:	bf00      	nop
 801bcc8:	20000074 	.word	0x20000074
 801bccc:	08020c0c 	.word	0x08020c0c
 801bcd0:	08020c2c 	.word	0x08020c2c
 801bcd4:	08020bec 	.word	0x08020bec

0801bcd8 <abort>:
 801bcd8:	b508      	push	{r3, lr}
 801bcda:	2006      	movs	r0, #6
 801bcdc:	f000 f9ac 	bl	801c038 <raise>
 801bce0:	2001      	movs	r0, #1
 801bce2:	f7e9 fc8f 	bl	8005604 <_exit>
	...

0801bce8 <_close_r>:
 801bce8:	b538      	push	{r3, r4, r5, lr}
 801bcea:	4d06      	ldr	r5, [pc, #24]	; (801bd04 <_close_r+0x1c>)
 801bcec:	2300      	movs	r3, #0
 801bcee:	4604      	mov	r4, r0
 801bcf0:	4608      	mov	r0, r1
 801bcf2:	602b      	str	r3, [r5, #0]
 801bcf4:	f7e9 fcc9 	bl	800568a <_close>
 801bcf8:	1c43      	adds	r3, r0, #1
 801bcfa:	d102      	bne.n	801bd02 <_close_r+0x1a>
 801bcfc:	682b      	ldr	r3, [r5, #0]
 801bcfe:	b103      	cbz	r3, 801bd02 <_close_r+0x1a>
 801bd00:	6023      	str	r3, [r4, #0]
 801bd02:	bd38      	pop	{r3, r4, r5, pc}
 801bd04:	20006f0c 	.word	0x20006f0c

0801bd08 <__sflush_r>:
 801bd08:	898a      	ldrh	r2, [r1, #12]
 801bd0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bd0e:	4605      	mov	r5, r0
 801bd10:	0710      	lsls	r0, r2, #28
 801bd12:	460c      	mov	r4, r1
 801bd14:	d458      	bmi.n	801bdc8 <__sflush_r+0xc0>
 801bd16:	684b      	ldr	r3, [r1, #4]
 801bd18:	2b00      	cmp	r3, #0
 801bd1a:	dc05      	bgt.n	801bd28 <__sflush_r+0x20>
 801bd1c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801bd1e:	2b00      	cmp	r3, #0
 801bd20:	dc02      	bgt.n	801bd28 <__sflush_r+0x20>
 801bd22:	2000      	movs	r0, #0
 801bd24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bd28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801bd2a:	2e00      	cmp	r6, #0
 801bd2c:	d0f9      	beq.n	801bd22 <__sflush_r+0x1a>
 801bd2e:	2300      	movs	r3, #0
 801bd30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801bd34:	682f      	ldr	r7, [r5, #0]
 801bd36:	602b      	str	r3, [r5, #0]
 801bd38:	d032      	beq.n	801bda0 <__sflush_r+0x98>
 801bd3a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801bd3c:	89a3      	ldrh	r3, [r4, #12]
 801bd3e:	075a      	lsls	r2, r3, #29
 801bd40:	d505      	bpl.n	801bd4e <__sflush_r+0x46>
 801bd42:	6863      	ldr	r3, [r4, #4]
 801bd44:	1ac0      	subs	r0, r0, r3
 801bd46:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801bd48:	b10b      	cbz	r3, 801bd4e <__sflush_r+0x46>
 801bd4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801bd4c:	1ac0      	subs	r0, r0, r3
 801bd4e:	2300      	movs	r3, #0
 801bd50:	4602      	mov	r2, r0
 801bd52:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801bd54:	6a21      	ldr	r1, [r4, #32]
 801bd56:	4628      	mov	r0, r5
 801bd58:	47b0      	blx	r6
 801bd5a:	1c43      	adds	r3, r0, #1
 801bd5c:	89a3      	ldrh	r3, [r4, #12]
 801bd5e:	d106      	bne.n	801bd6e <__sflush_r+0x66>
 801bd60:	6829      	ldr	r1, [r5, #0]
 801bd62:	291d      	cmp	r1, #29
 801bd64:	d82c      	bhi.n	801bdc0 <__sflush_r+0xb8>
 801bd66:	4a2a      	ldr	r2, [pc, #168]	; (801be10 <__sflush_r+0x108>)
 801bd68:	40ca      	lsrs	r2, r1
 801bd6a:	07d6      	lsls	r6, r2, #31
 801bd6c:	d528      	bpl.n	801bdc0 <__sflush_r+0xb8>
 801bd6e:	2200      	movs	r2, #0
 801bd70:	6062      	str	r2, [r4, #4]
 801bd72:	04d9      	lsls	r1, r3, #19
 801bd74:	6922      	ldr	r2, [r4, #16]
 801bd76:	6022      	str	r2, [r4, #0]
 801bd78:	d504      	bpl.n	801bd84 <__sflush_r+0x7c>
 801bd7a:	1c42      	adds	r2, r0, #1
 801bd7c:	d101      	bne.n	801bd82 <__sflush_r+0x7a>
 801bd7e:	682b      	ldr	r3, [r5, #0]
 801bd80:	b903      	cbnz	r3, 801bd84 <__sflush_r+0x7c>
 801bd82:	6560      	str	r0, [r4, #84]	; 0x54
 801bd84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801bd86:	602f      	str	r7, [r5, #0]
 801bd88:	2900      	cmp	r1, #0
 801bd8a:	d0ca      	beq.n	801bd22 <__sflush_r+0x1a>
 801bd8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801bd90:	4299      	cmp	r1, r3
 801bd92:	d002      	beq.n	801bd9a <__sflush_r+0x92>
 801bd94:	4628      	mov	r0, r5
 801bd96:	f7fb fefb 	bl	8017b90 <_free_r>
 801bd9a:	2000      	movs	r0, #0
 801bd9c:	6360      	str	r0, [r4, #52]	; 0x34
 801bd9e:	e7c1      	b.n	801bd24 <__sflush_r+0x1c>
 801bda0:	6a21      	ldr	r1, [r4, #32]
 801bda2:	2301      	movs	r3, #1
 801bda4:	4628      	mov	r0, r5
 801bda6:	47b0      	blx	r6
 801bda8:	1c41      	adds	r1, r0, #1
 801bdaa:	d1c7      	bne.n	801bd3c <__sflush_r+0x34>
 801bdac:	682b      	ldr	r3, [r5, #0]
 801bdae:	2b00      	cmp	r3, #0
 801bdb0:	d0c4      	beq.n	801bd3c <__sflush_r+0x34>
 801bdb2:	2b1d      	cmp	r3, #29
 801bdb4:	d001      	beq.n	801bdba <__sflush_r+0xb2>
 801bdb6:	2b16      	cmp	r3, #22
 801bdb8:	d101      	bne.n	801bdbe <__sflush_r+0xb6>
 801bdba:	602f      	str	r7, [r5, #0]
 801bdbc:	e7b1      	b.n	801bd22 <__sflush_r+0x1a>
 801bdbe:	89a3      	ldrh	r3, [r4, #12]
 801bdc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bdc4:	81a3      	strh	r3, [r4, #12]
 801bdc6:	e7ad      	b.n	801bd24 <__sflush_r+0x1c>
 801bdc8:	690f      	ldr	r7, [r1, #16]
 801bdca:	2f00      	cmp	r7, #0
 801bdcc:	d0a9      	beq.n	801bd22 <__sflush_r+0x1a>
 801bdce:	0793      	lsls	r3, r2, #30
 801bdd0:	680e      	ldr	r6, [r1, #0]
 801bdd2:	bf08      	it	eq
 801bdd4:	694b      	ldreq	r3, [r1, #20]
 801bdd6:	600f      	str	r7, [r1, #0]
 801bdd8:	bf18      	it	ne
 801bdda:	2300      	movne	r3, #0
 801bddc:	eba6 0807 	sub.w	r8, r6, r7
 801bde0:	608b      	str	r3, [r1, #8]
 801bde2:	f1b8 0f00 	cmp.w	r8, #0
 801bde6:	dd9c      	ble.n	801bd22 <__sflush_r+0x1a>
 801bde8:	6a21      	ldr	r1, [r4, #32]
 801bdea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801bdec:	4643      	mov	r3, r8
 801bdee:	463a      	mov	r2, r7
 801bdf0:	4628      	mov	r0, r5
 801bdf2:	47b0      	blx	r6
 801bdf4:	2800      	cmp	r0, #0
 801bdf6:	dc06      	bgt.n	801be06 <__sflush_r+0xfe>
 801bdf8:	89a3      	ldrh	r3, [r4, #12]
 801bdfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bdfe:	81a3      	strh	r3, [r4, #12]
 801be00:	f04f 30ff 	mov.w	r0, #4294967295
 801be04:	e78e      	b.n	801bd24 <__sflush_r+0x1c>
 801be06:	4407      	add	r7, r0
 801be08:	eba8 0800 	sub.w	r8, r8, r0
 801be0c:	e7e9      	b.n	801bde2 <__sflush_r+0xda>
 801be0e:	bf00      	nop
 801be10:	20400001 	.word	0x20400001

0801be14 <_fflush_r>:
 801be14:	b538      	push	{r3, r4, r5, lr}
 801be16:	690b      	ldr	r3, [r1, #16]
 801be18:	4605      	mov	r5, r0
 801be1a:	460c      	mov	r4, r1
 801be1c:	b913      	cbnz	r3, 801be24 <_fflush_r+0x10>
 801be1e:	2500      	movs	r5, #0
 801be20:	4628      	mov	r0, r5
 801be22:	bd38      	pop	{r3, r4, r5, pc}
 801be24:	b118      	cbz	r0, 801be2e <_fflush_r+0x1a>
 801be26:	6983      	ldr	r3, [r0, #24]
 801be28:	b90b      	cbnz	r3, 801be2e <_fflush_r+0x1a>
 801be2a:	f7fe fa63 	bl	801a2f4 <__sinit>
 801be2e:	4b14      	ldr	r3, [pc, #80]	; (801be80 <_fflush_r+0x6c>)
 801be30:	429c      	cmp	r4, r3
 801be32:	d11b      	bne.n	801be6c <_fflush_r+0x58>
 801be34:	686c      	ldr	r4, [r5, #4]
 801be36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801be3a:	2b00      	cmp	r3, #0
 801be3c:	d0ef      	beq.n	801be1e <_fflush_r+0xa>
 801be3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801be40:	07d0      	lsls	r0, r2, #31
 801be42:	d404      	bmi.n	801be4e <_fflush_r+0x3a>
 801be44:	0599      	lsls	r1, r3, #22
 801be46:	d402      	bmi.n	801be4e <_fflush_r+0x3a>
 801be48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801be4a:	f7fe fe76 	bl	801ab3a <__retarget_lock_acquire_recursive>
 801be4e:	4628      	mov	r0, r5
 801be50:	4621      	mov	r1, r4
 801be52:	f7ff ff59 	bl	801bd08 <__sflush_r>
 801be56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801be58:	07da      	lsls	r2, r3, #31
 801be5a:	4605      	mov	r5, r0
 801be5c:	d4e0      	bmi.n	801be20 <_fflush_r+0xc>
 801be5e:	89a3      	ldrh	r3, [r4, #12]
 801be60:	059b      	lsls	r3, r3, #22
 801be62:	d4dd      	bmi.n	801be20 <_fflush_r+0xc>
 801be64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801be66:	f7fe fe69 	bl	801ab3c <__retarget_lock_release_recursive>
 801be6a:	e7d9      	b.n	801be20 <_fflush_r+0xc>
 801be6c:	4b05      	ldr	r3, [pc, #20]	; (801be84 <_fflush_r+0x70>)
 801be6e:	429c      	cmp	r4, r3
 801be70:	d101      	bne.n	801be76 <_fflush_r+0x62>
 801be72:	68ac      	ldr	r4, [r5, #8]
 801be74:	e7df      	b.n	801be36 <_fflush_r+0x22>
 801be76:	4b04      	ldr	r3, [pc, #16]	; (801be88 <_fflush_r+0x74>)
 801be78:	429c      	cmp	r4, r3
 801be7a:	bf08      	it	eq
 801be7c:	68ec      	ldreq	r4, [r5, #12]
 801be7e:	e7da      	b.n	801be36 <_fflush_r+0x22>
 801be80:	08020c0c 	.word	0x08020c0c
 801be84:	08020c2c 	.word	0x08020c2c
 801be88:	08020bec 	.word	0x08020bec

0801be8c <_lseek_r>:
 801be8c:	b538      	push	{r3, r4, r5, lr}
 801be8e:	4d07      	ldr	r5, [pc, #28]	; (801beac <_lseek_r+0x20>)
 801be90:	4604      	mov	r4, r0
 801be92:	4608      	mov	r0, r1
 801be94:	4611      	mov	r1, r2
 801be96:	2200      	movs	r2, #0
 801be98:	602a      	str	r2, [r5, #0]
 801be9a:	461a      	mov	r2, r3
 801be9c:	f7e9 fc1c 	bl	80056d8 <_lseek>
 801bea0:	1c43      	adds	r3, r0, #1
 801bea2:	d102      	bne.n	801beaa <_lseek_r+0x1e>
 801bea4:	682b      	ldr	r3, [r5, #0]
 801bea6:	b103      	cbz	r3, 801beaa <_lseek_r+0x1e>
 801bea8:	6023      	str	r3, [r4, #0]
 801beaa:	bd38      	pop	{r3, r4, r5, pc}
 801beac:	20006f0c 	.word	0x20006f0c

0801beb0 <__swhatbuf_r>:
 801beb0:	b570      	push	{r4, r5, r6, lr}
 801beb2:	460e      	mov	r6, r1
 801beb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801beb8:	2900      	cmp	r1, #0
 801beba:	b096      	sub	sp, #88	; 0x58
 801bebc:	4614      	mov	r4, r2
 801bebe:	461d      	mov	r5, r3
 801bec0:	da07      	bge.n	801bed2 <__swhatbuf_r+0x22>
 801bec2:	2300      	movs	r3, #0
 801bec4:	602b      	str	r3, [r5, #0]
 801bec6:	89b3      	ldrh	r3, [r6, #12]
 801bec8:	061a      	lsls	r2, r3, #24
 801beca:	d410      	bmi.n	801beee <__swhatbuf_r+0x3e>
 801becc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bed0:	e00e      	b.n	801bef0 <__swhatbuf_r+0x40>
 801bed2:	466a      	mov	r2, sp
 801bed4:	f000 f8cc 	bl	801c070 <_fstat_r>
 801bed8:	2800      	cmp	r0, #0
 801beda:	dbf2      	blt.n	801bec2 <__swhatbuf_r+0x12>
 801bedc:	9a01      	ldr	r2, [sp, #4]
 801bede:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801bee2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801bee6:	425a      	negs	r2, r3
 801bee8:	415a      	adcs	r2, r3
 801beea:	602a      	str	r2, [r5, #0]
 801beec:	e7ee      	b.n	801becc <__swhatbuf_r+0x1c>
 801beee:	2340      	movs	r3, #64	; 0x40
 801bef0:	2000      	movs	r0, #0
 801bef2:	6023      	str	r3, [r4, #0]
 801bef4:	b016      	add	sp, #88	; 0x58
 801bef6:	bd70      	pop	{r4, r5, r6, pc}

0801bef8 <__smakebuf_r>:
 801bef8:	898b      	ldrh	r3, [r1, #12]
 801befa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801befc:	079d      	lsls	r5, r3, #30
 801befe:	4606      	mov	r6, r0
 801bf00:	460c      	mov	r4, r1
 801bf02:	d507      	bpl.n	801bf14 <__smakebuf_r+0x1c>
 801bf04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801bf08:	6023      	str	r3, [r4, #0]
 801bf0a:	6123      	str	r3, [r4, #16]
 801bf0c:	2301      	movs	r3, #1
 801bf0e:	6163      	str	r3, [r4, #20]
 801bf10:	b002      	add	sp, #8
 801bf12:	bd70      	pop	{r4, r5, r6, pc}
 801bf14:	ab01      	add	r3, sp, #4
 801bf16:	466a      	mov	r2, sp
 801bf18:	f7ff ffca 	bl	801beb0 <__swhatbuf_r>
 801bf1c:	9900      	ldr	r1, [sp, #0]
 801bf1e:	4605      	mov	r5, r0
 801bf20:	4630      	mov	r0, r6
 801bf22:	f7fb fe85 	bl	8017c30 <_malloc_r>
 801bf26:	b948      	cbnz	r0, 801bf3c <__smakebuf_r+0x44>
 801bf28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bf2c:	059a      	lsls	r2, r3, #22
 801bf2e:	d4ef      	bmi.n	801bf10 <__smakebuf_r+0x18>
 801bf30:	f023 0303 	bic.w	r3, r3, #3
 801bf34:	f043 0302 	orr.w	r3, r3, #2
 801bf38:	81a3      	strh	r3, [r4, #12]
 801bf3a:	e7e3      	b.n	801bf04 <__smakebuf_r+0xc>
 801bf3c:	4b0d      	ldr	r3, [pc, #52]	; (801bf74 <__smakebuf_r+0x7c>)
 801bf3e:	62b3      	str	r3, [r6, #40]	; 0x28
 801bf40:	89a3      	ldrh	r3, [r4, #12]
 801bf42:	6020      	str	r0, [r4, #0]
 801bf44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bf48:	81a3      	strh	r3, [r4, #12]
 801bf4a:	9b00      	ldr	r3, [sp, #0]
 801bf4c:	6163      	str	r3, [r4, #20]
 801bf4e:	9b01      	ldr	r3, [sp, #4]
 801bf50:	6120      	str	r0, [r4, #16]
 801bf52:	b15b      	cbz	r3, 801bf6c <__smakebuf_r+0x74>
 801bf54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bf58:	4630      	mov	r0, r6
 801bf5a:	f000 f89b 	bl	801c094 <_isatty_r>
 801bf5e:	b128      	cbz	r0, 801bf6c <__smakebuf_r+0x74>
 801bf60:	89a3      	ldrh	r3, [r4, #12]
 801bf62:	f023 0303 	bic.w	r3, r3, #3
 801bf66:	f043 0301 	orr.w	r3, r3, #1
 801bf6a:	81a3      	strh	r3, [r4, #12]
 801bf6c:	89a0      	ldrh	r0, [r4, #12]
 801bf6e:	4305      	orrs	r5, r0
 801bf70:	81a5      	strh	r5, [r4, #12]
 801bf72:	e7cd      	b.n	801bf10 <__smakebuf_r+0x18>
 801bf74:	0801a28d 	.word	0x0801a28d

0801bf78 <_realloc_r>:
 801bf78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bf7a:	4607      	mov	r7, r0
 801bf7c:	4614      	mov	r4, r2
 801bf7e:	460e      	mov	r6, r1
 801bf80:	b921      	cbnz	r1, 801bf8c <_realloc_r+0x14>
 801bf82:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801bf86:	4611      	mov	r1, r2
 801bf88:	f7fb be52 	b.w	8017c30 <_malloc_r>
 801bf8c:	b922      	cbnz	r2, 801bf98 <_realloc_r+0x20>
 801bf8e:	f7fb fdff 	bl	8017b90 <_free_r>
 801bf92:	4625      	mov	r5, r4
 801bf94:	4628      	mov	r0, r5
 801bf96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bf98:	f000 f88c 	bl	801c0b4 <_malloc_usable_size_r>
 801bf9c:	42a0      	cmp	r0, r4
 801bf9e:	d20f      	bcs.n	801bfc0 <_realloc_r+0x48>
 801bfa0:	4621      	mov	r1, r4
 801bfa2:	4638      	mov	r0, r7
 801bfa4:	f7fb fe44 	bl	8017c30 <_malloc_r>
 801bfa8:	4605      	mov	r5, r0
 801bfaa:	2800      	cmp	r0, #0
 801bfac:	d0f2      	beq.n	801bf94 <_realloc_r+0x1c>
 801bfae:	4631      	mov	r1, r6
 801bfb0:	4622      	mov	r2, r4
 801bfb2:	f7fb fdbd 	bl	8017b30 <memcpy>
 801bfb6:	4631      	mov	r1, r6
 801bfb8:	4638      	mov	r0, r7
 801bfba:	f7fb fde9 	bl	8017b90 <_free_r>
 801bfbe:	e7e9      	b.n	801bf94 <_realloc_r+0x1c>
 801bfc0:	4635      	mov	r5, r6
 801bfc2:	e7e7      	b.n	801bf94 <_realloc_r+0x1c>

0801bfc4 <_read_r>:
 801bfc4:	b538      	push	{r3, r4, r5, lr}
 801bfc6:	4d07      	ldr	r5, [pc, #28]	; (801bfe4 <_read_r+0x20>)
 801bfc8:	4604      	mov	r4, r0
 801bfca:	4608      	mov	r0, r1
 801bfcc:	4611      	mov	r1, r2
 801bfce:	2200      	movs	r2, #0
 801bfd0:	602a      	str	r2, [r5, #0]
 801bfd2:	461a      	mov	r2, r3
 801bfd4:	f7e9 fb20 	bl	8005618 <_read>
 801bfd8:	1c43      	adds	r3, r0, #1
 801bfda:	d102      	bne.n	801bfe2 <_read_r+0x1e>
 801bfdc:	682b      	ldr	r3, [r5, #0]
 801bfde:	b103      	cbz	r3, 801bfe2 <_read_r+0x1e>
 801bfe0:	6023      	str	r3, [r4, #0]
 801bfe2:	bd38      	pop	{r3, r4, r5, pc}
 801bfe4:	20006f0c 	.word	0x20006f0c

0801bfe8 <_raise_r>:
 801bfe8:	291f      	cmp	r1, #31
 801bfea:	b538      	push	{r3, r4, r5, lr}
 801bfec:	4604      	mov	r4, r0
 801bfee:	460d      	mov	r5, r1
 801bff0:	d904      	bls.n	801bffc <_raise_r+0x14>
 801bff2:	2316      	movs	r3, #22
 801bff4:	6003      	str	r3, [r0, #0]
 801bff6:	f04f 30ff 	mov.w	r0, #4294967295
 801bffa:	bd38      	pop	{r3, r4, r5, pc}
 801bffc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801bffe:	b112      	cbz	r2, 801c006 <_raise_r+0x1e>
 801c000:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c004:	b94b      	cbnz	r3, 801c01a <_raise_r+0x32>
 801c006:	4620      	mov	r0, r4
 801c008:	f000 f830 	bl	801c06c <_getpid_r>
 801c00c:	462a      	mov	r2, r5
 801c00e:	4601      	mov	r1, r0
 801c010:	4620      	mov	r0, r4
 801c012:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c016:	f000 b817 	b.w	801c048 <_kill_r>
 801c01a:	2b01      	cmp	r3, #1
 801c01c:	d00a      	beq.n	801c034 <_raise_r+0x4c>
 801c01e:	1c59      	adds	r1, r3, #1
 801c020:	d103      	bne.n	801c02a <_raise_r+0x42>
 801c022:	2316      	movs	r3, #22
 801c024:	6003      	str	r3, [r0, #0]
 801c026:	2001      	movs	r0, #1
 801c028:	e7e7      	b.n	801bffa <_raise_r+0x12>
 801c02a:	2400      	movs	r4, #0
 801c02c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801c030:	4628      	mov	r0, r5
 801c032:	4798      	blx	r3
 801c034:	2000      	movs	r0, #0
 801c036:	e7e0      	b.n	801bffa <_raise_r+0x12>

0801c038 <raise>:
 801c038:	4b02      	ldr	r3, [pc, #8]	; (801c044 <raise+0xc>)
 801c03a:	4601      	mov	r1, r0
 801c03c:	6818      	ldr	r0, [r3, #0]
 801c03e:	f7ff bfd3 	b.w	801bfe8 <_raise_r>
 801c042:	bf00      	nop
 801c044:	20000074 	.word	0x20000074

0801c048 <_kill_r>:
 801c048:	b538      	push	{r3, r4, r5, lr}
 801c04a:	4d07      	ldr	r5, [pc, #28]	; (801c068 <_kill_r+0x20>)
 801c04c:	2300      	movs	r3, #0
 801c04e:	4604      	mov	r4, r0
 801c050:	4608      	mov	r0, r1
 801c052:	4611      	mov	r1, r2
 801c054:	602b      	str	r3, [r5, #0]
 801c056:	f7e9 fac3 	bl	80055e0 <_kill>
 801c05a:	1c43      	adds	r3, r0, #1
 801c05c:	d102      	bne.n	801c064 <_kill_r+0x1c>
 801c05e:	682b      	ldr	r3, [r5, #0]
 801c060:	b103      	cbz	r3, 801c064 <_kill_r+0x1c>
 801c062:	6023      	str	r3, [r4, #0]
 801c064:	bd38      	pop	{r3, r4, r5, pc}
 801c066:	bf00      	nop
 801c068:	20006f0c 	.word	0x20006f0c

0801c06c <_getpid_r>:
 801c06c:	f7e9 bab0 	b.w	80055d0 <_getpid>

0801c070 <_fstat_r>:
 801c070:	b538      	push	{r3, r4, r5, lr}
 801c072:	4d07      	ldr	r5, [pc, #28]	; (801c090 <_fstat_r+0x20>)
 801c074:	2300      	movs	r3, #0
 801c076:	4604      	mov	r4, r0
 801c078:	4608      	mov	r0, r1
 801c07a:	4611      	mov	r1, r2
 801c07c:	602b      	str	r3, [r5, #0]
 801c07e:	f7e9 fb10 	bl	80056a2 <_fstat>
 801c082:	1c43      	adds	r3, r0, #1
 801c084:	d102      	bne.n	801c08c <_fstat_r+0x1c>
 801c086:	682b      	ldr	r3, [r5, #0]
 801c088:	b103      	cbz	r3, 801c08c <_fstat_r+0x1c>
 801c08a:	6023      	str	r3, [r4, #0]
 801c08c:	bd38      	pop	{r3, r4, r5, pc}
 801c08e:	bf00      	nop
 801c090:	20006f0c 	.word	0x20006f0c

0801c094 <_isatty_r>:
 801c094:	b538      	push	{r3, r4, r5, lr}
 801c096:	4d06      	ldr	r5, [pc, #24]	; (801c0b0 <_isatty_r+0x1c>)
 801c098:	2300      	movs	r3, #0
 801c09a:	4604      	mov	r4, r0
 801c09c:	4608      	mov	r0, r1
 801c09e:	602b      	str	r3, [r5, #0]
 801c0a0:	f7e9 fb0f 	bl	80056c2 <_isatty>
 801c0a4:	1c43      	adds	r3, r0, #1
 801c0a6:	d102      	bne.n	801c0ae <_isatty_r+0x1a>
 801c0a8:	682b      	ldr	r3, [r5, #0]
 801c0aa:	b103      	cbz	r3, 801c0ae <_isatty_r+0x1a>
 801c0ac:	6023      	str	r3, [r4, #0]
 801c0ae:	bd38      	pop	{r3, r4, r5, pc}
 801c0b0:	20006f0c 	.word	0x20006f0c

0801c0b4 <_malloc_usable_size_r>:
 801c0b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c0b8:	1f18      	subs	r0, r3, #4
 801c0ba:	2b00      	cmp	r3, #0
 801c0bc:	bfbc      	itt	lt
 801c0be:	580b      	ldrlt	r3, [r1, r0]
 801c0c0:	18c0      	addlt	r0, r0, r3
 801c0c2:	4770      	bx	lr

0801c0c4 <pow>:
 801c0c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c0c8:	ec59 8b10 	vmov	r8, r9, d0
 801c0cc:	ec57 6b11 	vmov	r6, r7, d1
 801c0d0:	f000 f8a6 	bl	801c220 <__ieee754_pow>
 801c0d4:	4b4e      	ldr	r3, [pc, #312]	; (801c210 <pow+0x14c>)
 801c0d6:	f993 3000 	ldrsb.w	r3, [r3]
 801c0da:	3301      	adds	r3, #1
 801c0dc:	ec55 4b10 	vmov	r4, r5, d0
 801c0e0:	d015      	beq.n	801c10e <pow+0x4a>
 801c0e2:	4632      	mov	r2, r6
 801c0e4:	463b      	mov	r3, r7
 801c0e6:	4630      	mov	r0, r6
 801c0e8:	4639      	mov	r1, r7
 801c0ea:	f7e4 fd2f 	bl	8000b4c <__aeabi_dcmpun>
 801c0ee:	b970      	cbnz	r0, 801c10e <pow+0x4a>
 801c0f0:	4642      	mov	r2, r8
 801c0f2:	464b      	mov	r3, r9
 801c0f4:	4640      	mov	r0, r8
 801c0f6:	4649      	mov	r1, r9
 801c0f8:	f7e4 fd28 	bl	8000b4c <__aeabi_dcmpun>
 801c0fc:	2200      	movs	r2, #0
 801c0fe:	2300      	movs	r3, #0
 801c100:	b148      	cbz	r0, 801c116 <pow+0x52>
 801c102:	4630      	mov	r0, r6
 801c104:	4639      	mov	r1, r7
 801c106:	f7e4 fcef 	bl	8000ae8 <__aeabi_dcmpeq>
 801c10a:	2800      	cmp	r0, #0
 801c10c:	d17d      	bne.n	801c20a <pow+0x146>
 801c10e:	ec45 4b10 	vmov	d0, r4, r5
 801c112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c116:	4640      	mov	r0, r8
 801c118:	4649      	mov	r1, r9
 801c11a:	f7e4 fce5 	bl	8000ae8 <__aeabi_dcmpeq>
 801c11e:	b1e0      	cbz	r0, 801c15a <pow+0x96>
 801c120:	2200      	movs	r2, #0
 801c122:	2300      	movs	r3, #0
 801c124:	4630      	mov	r0, r6
 801c126:	4639      	mov	r1, r7
 801c128:	f7e4 fcde 	bl	8000ae8 <__aeabi_dcmpeq>
 801c12c:	2800      	cmp	r0, #0
 801c12e:	d16c      	bne.n	801c20a <pow+0x146>
 801c130:	ec47 6b10 	vmov	d0, r6, r7
 801c134:	f000 fe53 	bl	801cdde <finite>
 801c138:	2800      	cmp	r0, #0
 801c13a:	d0e8      	beq.n	801c10e <pow+0x4a>
 801c13c:	2200      	movs	r2, #0
 801c13e:	2300      	movs	r3, #0
 801c140:	4630      	mov	r0, r6
 801c142:	4639      	mov	r1, r7
 801c144:	f7e4 fcda 	bl	8000afc <__aeabi_dcmplt>
 801c148:	2800      	cmp	r0, #0
 801c14a:	d0e0      	beq.n	801c10e <pow+0x4a>
 801c14c:	f7fe f874 	bl	801a238 <__errno>
 801c150:	2321      	movs	r3, #33	; 0x21
 801c152:	6003      	str	r3, [r0, #0]
 801c154:	2400      	movs	r4, #0
 801c156:	4d2f      	ldr	r5, [pc, #188]	; (801c214 <pow+0x150>)
 801c158:	e7d9      	b.n	801c10e <pow+0x4a>
 801c15a:	ec45 4b10 	vmov	d0, r4, r5
 801c15e:	f000 fe3e 	bl	801cdde <finite>
 801c162:	bbb8      	cbnz	r0, 801c1d4 <pow+0x110>
 801c164:	ec49 8b10 	vmov	d0, r8, r9
 801c168:	f000 fe39 	bl	801cdde <finite>
 801c16c:	b390      	cbz	r0, 801c1d4 <pow+0x110>
 801c16e:	ec47 6b10 	vmov	d0, r6, r7
 801c172:	f000 fe34 	bl	801cdde <finite>
 801c176:	b368      	cbz	r0, 801c1d4 <pow+0x110>
 801c178:	4622      	mov	r2, r4
 801c17a:	462b      	mov	r3, r5
 801c17c:	4620      	mov	r0, r4
 801c17e:	4629      	mov	r1, r5
 801c180:	f7e4 fce4 	bl	8000b4c <__aeabi_dcmpun>
 801c184:	b160      	cbz	r0, 801c1a0 <pow+0xdc>
 801c186:	f7fe f857 	bl	801a238 <__errno>
 801c18a:	2321      	movs	r3, #33	; 0x21
 801c18c:	6003      	str	r3, [r0, #0]
 801c18e:	2200      	movs	r2, #0
 801c190:	2300      	movs	r3, #0
 801c192:	4610      	mov	r0, r2
 801c194:	4619      	mov	r1, r3
 801c196:	f7e4 fb69 	bl	800086c <__aeabi_ddiv>
 801c19a:	4604      	mov	r4, r0
 801c19c:	460d      	mov	r5, r1
 801c19e:	e7b6      	b.n	801c10e <pow+0x4a>
 801c1a0:	f7fe f84a 	bl	801a238 <__errno>
 801c1a4:	2322      	movs	r3, #34	; 0x22
 801c1a6:	6003      	str	r3, [r0, #0]
 801c1a8:	2200      	movs	r2, #0
 801c1aa:	2300      	movs	r3, #0
 801c1ac:	4640      	mov	r0, r8
 801c1ae:	4649      	mov	r1, r9
 801c1b0:	f7e4 fca4 	bl	8000afc <__aeabi_dcmplt>
 801c1b4:	2400      	movs	r4, #0
 801c1b6:	b158      	cbz	r0, 801c1d0 <pow+0x10c>
 801c1b8:	ec47 6b10 	vmov	d0, r6, r7
 801c1bc:	f000 fe1a 	bl	801cdf4 <rint>
 801c1c0:	4632      	mov	r2, r6
 801c1c2:	ec51 0b10 	vmov	r0, r1, d0
 801c1c6:	463b      	mov	r3, r7
 801c1c8:	f7e4 fc8e 	bl	8000ae8 <__aeabi_dcmpeq>
 801c1cc:	2800      	cmp	r0, #0
 801c1ce:	d0c2      	beq.n	801c156 <pow+0x92>
 801c1d0:	4d11      	ldr	r5, [pc, #68]	; (801c218 <pow+0x154>)
 801c1d2:	e79c      	b.n	801c10e <pow+0x4a>
 801c1d4:	2200      	movs	r2, #0
 801c1d6:	2300      	movs	r3, #0
 801c1d8:	4620      	mov	r0, r4
 801c1da:	4629      	mov	r1, r5
 801c1dc:	f7e4 fc84 	bl	8000ae8 <__aeabi_dcmpeq>
 801c1e0:	2800      	cmp	r0, #0
 801c1e2:	d094      	beq.n	801c10e <pow+0x4a>
 801c1e4:	ec49 8b10 	vmov	d0, r8, r9
 801c1e8:	f000 fdf9 	bl	801cdde <finite>
 801c1ec:	2800      	cmp	r0, #0
 801c1ee:	d08e      	beq.n	801c10e <pow+0x4a>
 801c1f0:	ec47 6b10 	vmov	d0, r6, r7
 801c1f4:	f000 fdf3 	bl	801cdde <finite>
 801c1f8:	2800      	cmp	r0, #0
 801c1fa:	d088      	beq.n	801c10e <pow+0x4a>
 801c1fc:	f7fe f81c 	bl	801a238 <__errno>
 801c200:	2322      	movs	r3, #34	; 0x22
 801c202:	6003      	str	r3, [r0, #0]
 801c204:	2400      	movs	r4, #0
 801c206:	2500      	movs	r5, #0
 801c208:	e781      	b.n	801c10e <pow+0x4a>
 801c20a:	4d04      	ldr	r5, [pc, #16]	; (801c21c <pow+0x158>)
 801c20c:	2400      	movs	r4, #0
 801c20e:	e77e      	b.n	801c10e <pow+0x4a>
 801c210:	20000248 	.word	0x20000248
 801c214:	fff00000 	.word	0xfff00000
 801c218:	7ff00000 	.word	0x7ff00000
 801c21c:	3ff00000 	.word	0x3ff00000

0801c220 <__ieee754_pow>:
 801c220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c224:	ed2d 8b06 	vpush	{d8-d10}
 801c228:	b08d      	sub	sp, #52	; 0x34
 801c22a:	ed8d 1b02 	vstr	d1, [sp, #8]
 801c22e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 801c232:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 801c236:	ea56 0100 	orrs.w	r1, r6, r0
 801c23a:	ec53 2b10 	vmov	r2, r3, d0
 801c23e:	f000 84d1 	beq.w	801cbe4 <__ieee754_pow+0x9c4>
 801c242:	497f      	ldr	r1, [pc, #508]	; (801c440 <__ieee754_pow+0x220>)
 801c244:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 801c248:	428c      	cmp	r4, r1
 801c24a:	ee10 8a10 	vmov	r8, s0
 801c24e:	4699      	mov	r9, r3
 801c250:	dc09      	bgt.n	801c266 <__ieee754_pow+0x46>
 801c252:	d103      	bne.n	801c25c <__ieee754_pow+0x3c>
 801c254:	b97a      	cbnz	r2, 801c276 <__ieee754_pow+0x56>
 801c256:	42a6      	cmp	r6, r4
 801c258:	dd02      	ble.n	801c260 <__ieee754_pow+0x40>
 801c25a:	e00c      	b.n	801c276 <__ieee754_pow+0x56>
 801c25c:	428e      	cmp	r6, r1
 801c25e:	dc02      	bgt.n	801c266 <__ieee754_pow+0x46>
 801c260:	428e      	cmp	r6, r1
 801c262:	d110      	bne.n	801c286 <__ieee754_pow+0x66>
 801c264:	b178      	cbz	r0, 801c286 <__ieee754_pow+0x66>
 801c266:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801c26a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801c26e:	ea54 0308 	orrs.w	r3, r4, r8
 801c272:	f000 84b7 	beq.w	801cbe4 <__ieee754_pow+0x9c4>
 801c276:	4873      	ldr	r0, [pc, #460]	; (801c444 <__ieee754_pow+0x224>)
 801c278:	b00d      	add	sp, #52	; 0x34
 801c27a:	ecbd 8b06 	vpop	{d8-d10}
 801c27e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c282:	f7ff bbfd 	b.w	801ba80 <nan>
 801c286:	f1b9 0f00 	cmp.w	r9, #0
 801c28a:	da36      	bge.n	801c2fa <__ieee754_pow+0xda>
 801c28c:	496e      	ldr	r1, [pc, #440]	; (801c448 <__ieee754_pow+0x228>)
 801c28e:	428e      	cmp	r6, r1
 801c290:	dc51      	bgt.n	801c336 <__ieee754_pow+0x116>
 801c292:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 801c296:	428e      	cmp	r6, r1
 801c298:	f340 84af 	ble.w	801cbfa <__ieee754_pow+0x9da>
 801c29c:	1531      	asrs	r1, r6, #20
 801c29e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801c2a2:	2914      	cmp	r1, #20
 801c2a4:	dd0f      	ble.n	801c2c6 <__ieee754_pow+0xa6>
 801c2a6:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 801c2aa:	fa20 fc01 	lsr.w	ip, r0, r1
 801c2ae:	fa0c f101 	lsl.w	r1, ip, r1
 801c2b2:	4281      	cmp	r1, r0
 801c2b4:	f040 84a1 	bne.w	801cbfa <__ieee754_pow+0x9da>
 801c2b8:	f00c 0c01 	and.w	ip, ip, #1
 801c2bc:	f1cc 0102 	rsb	r1, ip, #2
 801c2c0:	9100      	str	r1, [sp, #0]
 801c2c2:	b180      	cbz	r0, 801c2e6 <__ieee754_pow+0xc6>
 801c2c4:	e059      	b.n	801c37a <__ieee754_pow+0x15a>
 801c2c6:	2800      	cmp	r0, #0
 801c2c8:	d155      	bne.n	801c376 <__ieee754_pow+0x156>
 801c2ca:	f1c1 0114 	rsb	r1, r1, #20
 801c2ce:	fa46 fc01 	asr.w	ip, r6, r1
 801c2d2:	fa0c f101 	lsl.w	r1, ip, r1
 801c2d6:	42b1      	cmp	r1, r6
 801c2d8:	f040 848c 	bne.w	801cbf4 <__ieee754_pow+0x9d4>
 801c2dc:	f00c 0c01 	and.w	ip, ip, #1
 801c2e0:	f1cc 0102 	rsb	r1, ip, #2
 801c2e4:	9100      	str	r1, [sp, #0]
 801c2e6:	4959      	ldr	r1, [pc, #356]	; (801c44c <__ieee754_pow+0x22c>)
 801c2e8:	428e      	cmp	r6, r1
 801c2ea:	d12d      	bne.n	801c348 <__ieee754_pow+0x128>
 801c2ec:	2f00      	cmp	r7, #0
 801c2ee:	da79      	bge.n	801c3e4 <__ieee754_pow+0x1c4>
 801c2f0:	4956      	ldr	r1, [pc, #344]	; (801c44c <__ieee754_pow+0x22c>)
 801c2f2:	2000      	movs	r0, #0
 801c2f4:	f7e4 faba 	bl	800086c <__aeabi_ddiv>
 801c2f8:	e016      	b.n	801c328 <__ieee754_pow+0x108>
 801c2fa:	2100      	movs	r1, #0
 801c2fc:	9100      	str	r1, [sp, #0]
 801c2fe:	2800      	cmp	r0, #0
 801c300:	d13b      	bne.n	801c37a <__ieee754_pow+0x15a>
 801c302:	494f      	ldr	r1, [pc, #316]	; (801c440 <__ieee754_pow+0x220>)
 801c304:	428e      	cmp	r6, r1
 801c306:	d1ee      	bne.n	801c2e6 <__ieee754_pow+0xc6>
 801c308:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801c30c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801c310:	ea53 0308 	orrs.w	r3, r3, r8
 801c314:	f000 8466 	beq.w	801cbe4 <__ieee754_pow+0x9c4>
 801c318:	4b4d      	ldr	r3, [pc, #308]	; (801c450 <__ieee754_pow+0x230>)
 801c31a:	429c      	cmp	r4, r3
 801c31c:	dd0d      	ble.n	801c33a <__ieee754_pow+0x11a>
 801c31e:	2f00      	cmp	r7, #0
 801c320:	f280 8464 	bge.w	801cbec <__ieee754_pow+0x9cc>
 801c324:	2000      	movs	r0, #0
 801c326:	2100      	movs	r1, #0
 801c328:	ec41 0b10 	vmov	d0, r0, r1
 801c32c:	b00d      	add	sp, #52	; 0x34
 801c32e:	ecbd 8b06 	vpop	{d8-d10}
 801c332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c336:	2102      	movs	r1, #2
 801c338:	e7e0      	b.n	801c2fc <__ieee754_pow+0xdc>
 801c33a:	2f00      	cmp	r7, #0
 801c33c:	daf2      	bge.n	801c324 <__ieee754_pow+0x104>
 801c33e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 801c342:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801c346:	e7ef      	b.n	801c328 <__ieee754_pow+0x108>
 801c348:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 801c34c:	d104      	bne.n	801c358 <__ieee754_pow+0x138>
 801c34e:	4610      	mov	r0, r2
 801c350:	4619      	mov	r1, r3
 801c352:	f7e4 f961 	bl	8000618 <__aeabi_dmul>
 801c356:	e7e7      	b.n	801c328 <__ieee754_pow+0x108>
 801c358:	493e      	ldr	r1, [pc, #248]	; (801c454 <__ieee754_pow+0x234>)
 801c35a:	428f      	cmp	r7, r1
 801c35c:	d10d      	bne.n	801c37a <__ieee754_pow+0x15a>
 801c35e:	f1b9 0f00 	cmp.w	r9, #0
 801c362:	db0a      	blt.n	801c37a <__ieee754_pow+0x15a>
 801c364:	ec43 2b10 	vmov	d0, r2, r3
 801c368:	b00d      	add	sp, #52	; 0x34
 801c36a:	ecbd 8b06 	vpop	{d8-d10}
 801c36e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c372:	f000 bc77 	b.w	801cc64 <__ieee754_sqrt>
 801c376:	2100      	movs	r1, #0
 801c378:	9100      	str	r1, [sp, #0]
 801c37a:	ec43 2b10 	vmov	d0, r2, r3
 801c37e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801c382:	f000 fd23 	bl	801cdcc <fabs>
 801c386:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c38a:	ec51 0b10 	vmov	r0, r1, d0
 801c38e:	f1b8 0f00 	cmp.w	r8, #0
 801c392:	d12a      	bne.n	801c3ea <__ieee754_pow+0x1ca>
 801c394:	b12c      	cbz	r4, 801c3a2 <__ieee754_pow+0x182>
 801c396:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 801c44c <__ieee754_pow+0x22c>
 801c39a:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 801c39e:	45e6      	cmp	lr, ip
 801c3a0:	d123      	bne.n	801c3ea <__ieee754_pow+0x1ca>
 801c3a2:	2f00      	cmp	r7, #0
 801c3a4:	da05      	bge.n	801c3b2 <__ieee754_pow+0x192>
 801c3a6:	4602      	mov	r2, r0
 801c3a8:	460b      	mov	r3, r1
 801c3aa:	2000      	movs	r0, #0
 801c3ac:	4927      	ldr	r1, [pc, #156]	; (801c44c <__ieee754_pow+0x22c>)
 801c3ae:	f7e4 fa5d 	bl	800086c <__aeabi_ddiv>
 801c3b2:	f1b9 0f00 	cmp.w	r9, #0
 801c3b6:	dab7      	bge.n	801c328 <__ieee754_pow+0x108>
 801c3b8:	9b00      	ldr	r3, [sp, #0]
 801c3ba:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801c3be:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801c3c2:	4323      	orrs	r3, r4
 801c3c4:	d108      	bne.n	801c3d8 <__ieee754_pow+0x1b8>
 801c3c6:	4602      	mov	r2, r0
 801c3c8:	460b      	mov	r3, r1
 801c3ca:	4610      	mov	r0, r2
 801c3cc:	4619      	mov	r1, r3
 801c3ce:	f7e3 ff6b 	bl	80002a8 <__aeabi_dsub>
 801c3d2:	4602      	mov	r2, r0
 801c3d4:	460b      	mov	r3, r1
 801c3d6:	e78d      	b.n	801c2f4 <__ieee754_pow+0xd4>
 801c3d8:	9b00      	ldr	r3, [sp, #0]
 801c3da:	2b01      	cmp	r3, #1
 801c3dc:	d1a4      	bne.n	801c328 <__ieee754_pow+0x108>
 801c3de:	4602      	mov	r2, r0
 801c3e0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801c3e4:	4610      	mov	r0, r2
 801c3e6:	4619      	mov	r1, r3
 801c3e8:	e79e      	b.n	801c328 <__ieee754_pow+0x108>
 801c3ea:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 801c3ee:	f10c 35ff 	add.w	r5, ip, #4294967295
 801c3f2:	950a      	str	r5, [sp, #40]	; 0x28
 801c3f4:	9d00      	ldr	r5, [sp, #0]
 801c3f6:	46ac      	mov	ip, r5
 801c3f8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801c3fa:	ea5c 0505 	orrs.w	r5, ip, r5
 801c3fe:	d0e4      	beq.n	801c3ca <__ieee754_pow+0x1aa>
 801c400:	4b15      	ldr	r3, [pc, #84]	; (801c458 <__ieee754_pow+0x238>)
 801c402:	429e      	cmp	r6, r3
 801c404:	f340 80fc 	ble.w	801c600 <__ieee754_pow+0x3e0>
 801c408:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801c40c:	429e      	cmp	r6, r3
 801c40e:	4b10      	ldr	r3, [pc, #64]	; (801c450 <__ieee754_pow+0x230>)
 801c410:	dd07      	ble.n	801c422 <__ieee754_pow+0x202>
 801c412:	429c      	cmp	r4, r3
 801c414:	dc0a      	bgt.n	801c42c <__ieee754_pow+0x20c>
 801c416:	2f00      	cmp	r7, #0
 801c418:	da84      	bge.n	801c324 <__ieee754_pow+0x104>
 801c41a:	a307      	add	r3, pc, #28	; (adr r3, 801c438 <__ieee754_pow+0x218>)
 801c41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c420:	e795      	b.n	801c34e <__ieee754_pow+0x12e>
 801c422:	429c      	cmp	r4, r3
 801c424:	dbf7      	blt.n	801c416 <__ieee754_pow+0x1f6>
 801c426:	4b09      	ldr	r3, [pc, #36]	; (801c44c <__ieee754_pow+0x22c>)
 801c428:	429c      	cmp	r4, r3
 801c42a:	dd17      	ble.n	801c45c <__ieee754_pow+0x23c>
 801c42c:	2f00      	cmp	r7, #0
 801c42e:	dcf4      	bgt.n	801c41a <__ieee754_pow+0x1fa>
 801c430:	e778      	b.n	801c324 <__ieee754_pow+0x104>
 801c432:	bf00      	nop
 801c434:	f3af 8000 	nop.w
 801c438:	8800759c 	.word	0x8800759c
 801c43c:	7e37e43c 	.word	0x7e37e43c
 801c440:	7ff00000 	.word	0x7ff00000
 801c444:	08020b6b 	.word	0x08020b6b
 801c448:	433fffff 	.word	0x433fffff
 801c44c:	3ff00000 	.word	0x3ff00000
 801c450:	3fefffff 	.word	0x3fefffff
 801c454:	3fe00000 	.word	0x3fe00000
 801c458:	41e00000 	.word	0x41e00000
 801c45c:	4b64      	ldr	r3, [pc, #400]	; (801c5f0 <__ieee754_pow+0x3d0>)
 801c45e:	2200      	movs	r2, #0
 801c460:	f7e3 ff22 	bl	80002a8 <__aeabi_dsub>
 801c464:	a356      	add	r3, pc, #344	; (adr r3, 801c5c0 <__ieee754_pow+0x3a0>)
 801c466:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c46a:	4604      	mov	r4, r0
 801c46c:	460d      	mov	r5, r1
 801c46e:	f7e4 f8d3 	bl	8000618 <__aeabi_dmul>
 801c472:	a355      	add	r3, pc, #340	; (adr r3, 801c5c8 <__ieee754_pow+0x3a8>)
 801c474:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c478:	4606      	mov	r6, r0
 801c47a:	460f      	mov	r7, r1
 801c47c:	4620      	mov	r0, r4
 801c47e:	4629      	mov	r1, r5
 801c480:	f7e4 f8ca 	bl	8000618 <__aeabi_dmul>
 801c484:	4b5b      	ldr	r3, [pc, #364]	; (801c5f4 <__ieee754_pow+0x3d4>)
 801c486:	4682      	mov	sl, r0
 801c488:	468b      	mov	fp, r1
 801c48a:	2200      	movs	r2, #0
 801c48c:	4620      	mov	r0, r4
 801c48e:	4629      	mov	r1, r5
 801c490:	f7e4 f8c2 	bl	8000618 <__aeabi_dmul>
 801c494:	4602      	mov	r2, r0
 801c496:	460b      	mov	r3, r1
 801c498:	a14d      	add	r1, pc, #308	; (adr r1, 801c5d0 <__ieee754_pow+0x3b0>)
 801c49a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801c49e:	f7e3 ff03 	bl	80002a8 <__aeabi_dsub>
 801c4a2:	4622      	mov	r2, r4
 801c4a4:	462b      	mov	r3, r5
 801c4a6:	f7e4 f8b7 	bl	8000618 <__aeabi_dmul>
 801c4aa:	4602      	mov	r2, r0
 801c4ac:	460b      	mov	r3, r1
 801c4ae:	2000      	movs	r0, #0
 801c4b0:	4951      	ldr	r1, [pc, #324]	; (801c5f8 <__ieee754_pow+0x3d8>)
 801c4b2:	f7e3 fef9 	bl	80002a8 <__aeabi_dsub>
 801c4b6:	4622      	mov	r2, r4
 801c4b8:	4680      	mov	r8, r0
 801c4ba:	4689      	mov	r9, r1
 801c4bc:	462b      	mov	r3, r5
 801c4be:	4620      	mov	r0, r4
 801c4c0:	4629      	mov	r1, r5
 801c4c2:	f7e4 f8a9 	bl	8000618 <__aeabi_dmul>
 801c4c6:	4602      	mov	r2, r0
 801c4c8:	460b      	mov	r3, r1
 801c4ca:	4640      	mov	r0, r8
 801c4cc:	4649      	mov	r1, r9
 801c4ce:	f7e4 f8a3 	bl	8000618 <__aeabi_dmul>
 801c4d2:	a341      	add	r3, pc, #260	; (adr r3, 801c5d8 <__ieee754_pow+0x3b8>)
 801c4d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c4d8:	f7e4 f89e 	bl	8000618 <__aeabi_dmul>
 801c4dc:	4602      	mov	r2, r0
 801c4de:	460b      	mov	r3, r1
 801c4e0:	4650      	mov	r0, sl
 801c4e2:	4659      	mov	r1, fp
 801c4e4:	f7e3 fee0 	bl	80002a8 <__aeabi_dsub>
 801c4e8:	4602      	mov	r2, r0
 801c4ea:	460b      	mov	r3, r1
 801c4ec:	4680      	mov	r8, r0
 801c4ee:	4689      	mov	r9, r1
 801c4f0:	4630      	mov	r0, r6
 801c4f2:	4639      	mov	r1, r7
 801c4f4:	f7e3 feda 	bl	80002ac <__adddf3>
 801c4f8:	2400      	movs	r4, #0
 801c4fa:	4632      	mov	r2, r6
 801c4fc:	463b      	mov	r3, r7
 801c4fe:	4620      	mov	r0, r4
 801c500:	460d      	mov	r5, r1
 801c502:	f7e3 fed1 	bl	80002a8 <__aeabi_dsub>
 801c506:	4602      	mov	r2, r0
 801c508:	460b      	mov	r3, r1
 801c50a:	4640      	mov	r0, r8
 801c50c:	4649      	mov	r1, r9
 801c50e:	f7e3 fecb 	bl	80002a8 <__aeabi_dsub>
 801c512:	9b00      	ldr	r3, [sp, #0]
 801c514:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801c516:	3b01      	subs	r3, #1
 801c518:	4313      	orrs	r3, r2
 801c51a:	4682      	mov	sl, r0
 801c51c:	468b      	mov	fp, r1
 801c51e:	f040 81f1 	bne.w	801c904 <__ieee754_pow+0x6e4>
 801c522:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 801c5e0 <__ieee754_pow+0x3c0>
 801c526:	eeb0 8a47 	vmov.f32	s16, s14
 801c52a:	eef0 8a67 	vmov.f32	s17, s15
 801c52e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801c532:	2600      	movs	r6, #0
 801c534:	4632      	mov	r2, r6
 801c536:	463b      	mov	r3, r7
 801c538:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c53c:	f7e3 feb4 	bl	80002a8 <__aeabi_dsub>
 801c540:	4622      	mov	r2, r4
 801c542:	462b      	mov	r3, r5
 801c544:	f7e4 f868 	bl	8000618 <__aeabi_dmul>
 801c548:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801c54c:	4680      	mov	r8, r0
 801c54e:	4689      	mov	r9, r1
 801c550:	4650      	mov	r0, sl
 801c552:	4659      	mov	r1, fp
 801c554:	f7e4 f860 	bl	8000618 <__aeabi_dmul>
 801c558:	4602      	mov	r2, r0
 801c55a:	460b      	mov	r3, r1
 801c55c:	4640      	mov	r0, r8
 801c55e:	4649      	mov	r1, r9
 801c560:	f7e3 fea4 	bl	80002ac <__adddf3>
 801c564:	4632      	mov	r2, r6
 801c566:	463b      	mov	r3, r7
 801c568:	4680      	mov	r8, r0
 801c56a:	4689      	mov	r9, r1
 801c56c:	4620      	mov	r0, r4
 801c56e:	4629      	mov	r1, r5
 801c570:	f7e4 f852 	bl	8000618 <__aeabi_dmul>
 801c574:	460b      	mov	r3, r1
 801c576:	4604      	mov	r4, r0
 801c578:	460d      	mov	r5, r1
 801c57a:	4602      	mov	r2, r0
 801c57c:	4649      	mov	r1, r9
 801c57e:	4640      	mov	r0, r8
 801c580:	f7e3 fe94 	bl	80002ac <__adddf3>
 801c584:	4b1d      	ldr	r3, [pc, #116]	; (801c5fc <__ieee754_pow+0x3dc>)
 801c586:	4299      	cmp	r1, r3
 801c588:	ec45 4b19 	vmov	d9, r4, r5
 801c58c:	4606      	mov	r6, r0
 801c58e:	460f      	mov	r7, r1
 801c590:	468b      	mov	fp, r1
 801c592:	f340 82fe 	ble.w	801cb92 <__ieee754_pow+0x972>
 801c596:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801c59a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801c59e:	4303      	orrs	r3, r0
 801c5a0:	f000 81f0 	beq.w	801c984 <__ieee754_pow+0x764>
 801c5a4:	a310      	add	r3, pc, #64	; (adr r3, 801c5e8 <__ieee754_pow+0x3c8>)
 801c5a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c5aa:	ec51 0b18 	vmov	r0, r1, d8
 801c5ae:	f7e4 f833 	bl	8000618 <__aeabi_dmul>
 801c5b2:	a30d      	add	r3, pc, #52	; (adr r3, 801c5e8 <__ieee754_pow+0x3c8>)
 801c5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c5b8:	e6cb      	b.n	801c352 <__ieee754_pow+0x132>
 801c5ba:	bf00      	nop
 801c5bc:	f3af 8000 	nop.w
 801c5c0:	60000000 	.word	0x60000000
 801c5c4:	3ff71547 	.word	0x3ff71547
 801c5c8:	f85ddf44 	.word	0xf85ddf44
 801c5cc:	3e54ae0b 	.word	0x3e54ae0b
 801c5d0:	55555555 	.word	0x55555555
 801c5d4:	3fd55555 	.word	0x3fd55555
 801c5d8:	652b82fe 	.word	0x652b82fe
 801c5dc:	3ff71547 	.word	0x3ff71547
 801c5e0:	00000000 	.word	0x00000000
 801c5e4:	bff00000 	.word	0xbff00000
 801c5e8:	8800759c 	.word	0x8800759c
 801c5ec:	7e37e43c 	.word	0x7e37e43c
 801c5f0:	3ff00000 	.word	0x3ff00000
 801c5f4:	3fd00000 	.word	0x3fd00000
 801c5f8:	3fe00000 	.word	0x3fe00000
 801c5fc:	408fffff 	.word	0x408fffff
 801c600:	4bd7      	ldr	r3, [pc, #860]	; (801c960 <__ieee754_pow+0x740>)
 801c602:	ea03 0309 	and.w	r3, r3, r9
 801c606:	2200      	movs	r2, #0
 801c608:	b92b      	cbnz	r3, 801c616 <__ieee754_pow+0x3f6>
 801c60a:	4bd6      	ldr	r3, [pc, #856]	; (801c964 <__ieee754_pow+0x744>)
 801c60c:	f7e4 f804 	bl	8000618 <__aeabi_dmul>
 801c610:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801c614:	460c      	mov	r4, r1
 801c616:	1523      	asrs	r3, r4, #20
 801c618:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801c61c:	4413      	add	r3, r2
 801c61e:	9309      	str	r3, [sp, #36]	; 0x24
 801c620:	4bd1      	ldr	r3, [pc, #836]	; (801c968 <__ieee754_pow+0x748>)
 801c622:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801c626:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801c62a:	429c      	cmp	r4, r3
 801c62c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801c630:	dd08      	ble.n	801c644 <__ieee754_pow+0x424>
 801c632:	4bce      	ldr	r3, [pc, #824]	; (801c96c <__ieee754_pow+0x74c>)
 801c634:	429c      	cmp	r4, r3
 801c636:	f340 8163 	ble.w	801c900 <__ieee754_pow+0x6e0>
 801c63a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c63c:	3301      	adds	r3, #1
 801c63e:	9309      	str	r3, [sp, #36]	; 0x24
 801c640:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801c644:	2400      	movs	r4, #0
 801c646:	00e3      	lsls	r3, r4, #3
 801c648:	930b      	str	r3, [sp, #44]	; 0x2c
 801c64a:	4bc9      	ldr	r3, [pc, #804]	; (801c970 <__ieee754_pow+0x750>)
 801c64c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801c650:	ed93 7b00 	vldr	d7, [r3]
 801c654:	4629      	mov	r1, r5
 801c656:	ec53 2b17 	vmov	r2, r3, d7
 801c65a:	eeb0 8a47 	vmov.f32	s16, s14
 801c65e:	eef0 8a67 	vmov.f32	s17, s15
 801c662:	4682      	mov	sl, r0
 801c664:	f7e3 fe20 	bl	80002a8 <__aeabi_dsub>
 801c668:	4652      	mov	r2, sl
 801c66a:	4606      	mov	r6, r0
 801c66c:	460f      	mov	r7, r1
 801c66e:	462b      	mov	r3, r5
 801c670:	ec51 0b18 	vmov	r0, r1, d8
 801c674:	f7e3 fe1a 	bl	80002ac <__adddf3>
 801c678:	4602      	mov	r2, r0
 801c67a:	460b      	mov	r3, r1
 801c67c:	2000      	movs	r0, #0
 801c67e:	49bd      	ldr	r1, [pc, #756]	; (801c974 <__ieee754_pow+0x754>)
 801c680:	f7e4 f8f4 	bl	800086c <__aeabi_ddiv>
 801c684:	ec41 0b19 	vmov	d9, r0, r1
 801c688:	4602      	mov	r2, r0
 801c68a:	460b      	mov	r3, r1
 801c68c:	4630      	mov	r0, r6
 801c68e:	4639      	mov	r1, r7
 801c690:	f7e3 ffc2 	bl	8000618 <__aeabi_dmul>
 801c694:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801c698:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801c69c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801c6a0:	2300      	movs	r3, #0
 801c6a2:	9304      	str	r3, [sp, #16]
 801c6a4:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801c6a8:	46ab      	mov	fp, r5
 801c6aa:	106d      	asrs	r5, r5, #1
 801c6ac:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 801c6b0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801c6b4:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 801c6b8:	2200      	movs	r2, #0
 801c6ba:	4640      	mov	r0, r8
 801c6bc:	4649      	mov	r1, r9
 801c6be:	4614      	mov	r4, r2
 801c6c0:	461d      	mov	r5, r3
 801c6c2:	f7e3 ffa9 	bl	8000618 <__aeabi_dmul>
 801c6c6:	4602      	mov	r2, r0
 801c6c8:	460b      	mov	r3, r1
 801c6ca:	4630      	mov	r0, r6
 801c6cc:	4639      	mov	r1, r7
 801c6ce:	f7e3 fdeb 	bl	80002a8 <__aeabi_dsub>
 801c6d2:	ec53 2b18 	vmov	r2, r3, d8
 801c6d6:	4606      	mov	r6, r0
 801c6d8:	460f      	mov	r7, r1
 801c6da:	4620      	mov	r0, r4
 801c6dc:	4629      	mov	r1, r5
 801c6de:	f7e3 fde3 	bl	80002a8 <__aeabi_dsub>
 801c6e2:	4602      	mov	r2, r0
 801c6e4:	460b      	mov	r3, r1
 801c6e6:	4650      	mov	r0, sl
 801c6e8:	4659      	mov	r1, fp
 801c6ea:	f7e3 fddd 	bl	80002a8 <__aeabi_dsub>
 801c6ee:	4642      	mov	r2, r8
 801c6f0:	464b      	mov	r3, r9
 801c6f2:	f7e3 ff91 	bl	8000618 <__aeabi_dmul>
 801c6f6:	4602      	mov	r2, r0
 801c6f8:	460b      	mov	r3, r1
 801c6fa:	4630      	mov	r0, r6
 801c6fc:	4639      	mov	r1, r7
 801c6fe:	f7e3 fdd3 	bl	80002a8 <__aeabi_dsub>
 801c702:	ec53 2b19 	vmov	r2, r3, d9
 801c706:	f7e3 ff87 	bl	8000618 <__aeabi_dmul>
 801c70a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801c70e:	ec41 0b18 	vmov	d8, r0, r1
 801c712:	4610      	mov	r0, r2
 801c714:	4619      	mov	r1, r3
 801c716:	f7e3 ff7f 	bl	8000618 <__aeabi_dmul>
 801c71a:	a37d      	add	r3, pc, #500	; (adr r3, 801c910 <__ieee754_pow+0x6f0>)
 801c71c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c720:	4604      	mov	r4, r0
 801c722:	460d      	mov	r5, r1
 801c724:	f7e3 ff78 	bl	8000618 <__aeabi_dmul>
 801c728:	a37b      	add	r3, pc, #492	; (adr r3, 801c918 <__ieee754_pow+0x6f8>)
 801c72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c72e:	f7e3 fdbd 	bl	80002ac <__adddf3>
 801c732:	4622      	mov	r2, r4
 801c734:	462b      	mov	r3, r5
 801c736:	f7e3 ff6f 	bl	8000618 <__aeabi_dmul>
 801c73a:	a379      	add	r3, pc, #484	; (adr r3, 801c920 <__ieee754_pow+0x700>)
 801c73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c740:	f7e3 fdb4 	bl	80002ac <__adddf3>
 801c744:	4622      	mov	r2, r4
 801c746:	462b      	mov	r3, r5
 801c748:	f7e3 ff66 	bl	8000618 <__aeabi_dmul>
 801c74c:	a376      	add	r3, pc, #472	; (adr r3, 801c928 <__ieee754_pow+0x708>)
 801c74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c752:	f7e3 fdab 	bl	80002ac <__adddf3>
 801c756:	4622      	mov	r2, r4
 801c758:	462b      	mov	r3, r5
 801c75a:	f7e3 ff5d 	bl	8000618 <__aeabi_dmul>
 801c75e:	a374      	add	r3, pc, #464	; (adr r3, 801c930 <__ieee754_pow+0x710>)
 801c760:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c764:	f7e3 fda2 	bl	80002ac <__adddf3>
 801c768:	4622      	mov	r2, r4
 801c76a:	462b      	mov	r3, r5
 801c76c:	f7e3 ff54 	bl	8000618 <__aeabi_dmul>
 801c770:	a371      	add	r3, pc, #452	; (adr r3, 801c938 <__ieee754_pow+0x718>)
 801c772:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c776:	f7e3 fd99 	bl	80002ac <__adddf3>
 801c77a:	4622      	mov	r2, r4
 801c77c:	4606      	mov	r6, r0
 801c77e:	460f      	mov	r7, r1
 801c780:	462b      	mov	r3, r5
 801c782:	4620      	mov	r0, r4
 801c784:	4629      	mov	r1, r5
 801c786:	f7e3 ff47 	bl	8000618 <__aeabi_dmul>
 801c78a:	4602      	mov	r2, r0
 801c78c:	460b      	mov	r3, r1
 801c78e:	4630      	mov	r0, r6
 801c790:	4639      	mov	r1, r7
 801c792:	f7e3 ff41 	bl	8000618 <__aeabi_dmul>
 801c796:	4642      	mov	r2, r8
 801c798:	4604      	mov	r4, r0
 801c79a:	460d      	mov	r5, r1
 801c79c:	464b      	mov	r3, r9
 801c79e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801c7a2:	f7e3 fd83 	bl	80002ac <__adddf3>
 801c7a6:	ec53 2b18 	vmov	r2, r3, d8
 801c7aa:	f7e3 ff35 	bl	8000618 <__aeabi_dmul>
 801c7ae:	4622      	mov	r2, r4
 801c7b0:	462b      	mov	r3, r5
 801c7b2:	f7e3 fd7b 	bl	80002ac <__adddf3>
 801c7b6:	4642      	mov	r2, r8
 801c7b8:	4682      	mov	sl, r0
 801c7ba:	468b      	mov	fp, r1
 801c7bc:	464b      	mov	r3, r9
 801c7be:	4640      	mov	r0, r8
 801c7c0:	4649      	mov	r1, r9
 801c7c2:	f7e3 ff29 	bl	8000618 <__aeabi_dmul>
 801c7c6:	4b6c      	ldr	r3, [pc, #432]	; (801c978 <__ieee754_pow+0x758>)
 801c7c8:	2200      	movs	r2, #0
 801c7ca:	4606      	mov	r6, r0
 801c7cc:	460f      	mov	r7, r1
 801c7ce:	f7e3 fd6d 	bl	80002ac <__adddf3>
 801c7d2:	4652      	mov	r2, sl
 801c7d4:	465b      	mov	r3, fp
 801c7d6:	f7e3 fd69 	bl	80002ac <__adddf3>
 801c7da:	9c04      	ldr	r4, [sp, #16]
 801c7dc:	460d      	mov	r5, r1
 801c7de:	4622      	mov	r2, r4
 801c7e0:	460b      	mov	r3, r1
 801c7e2:	4640      	mov	r0, r8
 801c7e4:	4649      	mov	r1, r9
 801c7e6:	f7e3 ff17 	bl	8000618 <__aeabi_dmul>
 801c7ea:	4b63      	ldr	r3, [pc, #396]	; (801c978 <__ieee754_pow+0x758>)
 801c7ec:	4680      	mov	r8, r0
 801c7ee:	4689      	mov	r9, r1
 801c7f0:	2200      	movs	r2, #0
 801c7f2:	4620      	mov	r0, r4
 801c7f4:	4629      	mov	r1, r5
 801c7f6:	f7e3 fd57 	bl	80002a8 <__aeabi_dsub>
 801c7fa:	4632      	mov	r2, r6
 801c7fc:	463b      	mov	r3, r7
 801c7fe:	f7e3 fd53 	bl	80002a8 <__aeabi_dsub>
 801c802:	4602      	mov	r2, r0
 801c804:	460b      	mov	r3, r1
 801c806:	4650      	mov	r0, sl
 801c808:	4659      	mov	r1, fp
 801c80a:	f7e3 fd4d 	bl	80002a8 <__aeabi_dsub>
 801c80e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801c812:	f7e3 ff01 	bl	8000618 <__aeabi_dmul>
 801c816:	4622      	mov	r2, r4
 801c818:	4606      	mov	r6, r0
 801c81a:	460f      	mov	r7, r1
 801c81c:	462b      	mov	r3, r5
 801c81e:	ec51 0b18 	vmov	r0, r1, d8
 801c822:	f7e3 fef9 	bl	8000618 <__aeabi_dmul>
 801c826:	4602      	mov	r2, r0
 801c828:	460b      	mov	r3, r1
 801c82a:	4630      	mov	r0, r6
 801c82c:	4639      	mov	r1, r7
 801c82e:	f7e3 fd3d 	bl	80002ac <__adddf3>
 801c832:	4606      	mov	r6, r0
 801c834:	460f      	mov	r7, r1
 801c836:	4602      	mov	r2, r0
 801c838:	460b      	mov	r3, r1
 801c83a:	4640      	mov	r0, r8
 801c83c:	4649      	mov	r1, r9
 801c83e:	f7e3 fd35 	bl	80002ac <__adddf3>
 801c842:	9c04      	ldr	r4, [sp, #16]
 801c844:	a33e      	add	r3, pc, #248	; (adr r3, 801c940 <__ieee754_pow+0x720>)
 801c846:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c84a:	4620      	mov	r0, r4
 801c84c:	460d      	mov	r5, r1
 801c84e:	f7e3 fee3 	bl	8000618 <__aeabi_dmul>
 801c852:	4642      	mov	r2, r8
 801c854:	ec41 0b18 	vmov	d8, r0, r1
 801c858:	464b      	mov	r3, r9
 801c85a:	4620      	mov	r0, r4
 801c85c:	4629      	mov	r1, r5
 801c85e:	f7e3 fd23 	bl	80002a8 <__aeabi_dsub>
 801c862:	4602      	mov	r2, r0
 801c864:	460b      	mov	r3, r1
 801c866:	4630      	mov	r0, r6
 801c868:	4639      	mov	r1, r7
 801c86a:	f7e3 fd1d 	bl	80002a8 <__aeabi_dsub>
 801c86e:	a336      	add	r3, pc, #216	; (adr r3, 801c948 <__ieee754_pow+0x728>)
 801c870:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c874:	f7e3 fed0 	bl	8000618 <__aeabi_dmul>
 801c878:	a335      	add	r3, pc, #212	; (adr r3, 801c950 <__ieee754_pow+0x730>)
 801c87a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c87e:	4606      	mov	r6, r0
 801c880:	460f      	mov	r7, r1
 801c882:	4620      	mov	r0, r4
 801c884:	4629      	mov	r1, r5
 801c886:	f7e3 fec7 	bl	8000618 <__aeabi_dmul>
 801c88a:	4602      	mov	r2, r0
 801c88c:	460b      	mov	r3, r1
 801c88e:	4630      	mov	r0, r6
 801c890:	4639      	mov	r1, r7
 801c892:	f7e3 fd0b 	bl	80002ac <__adddf3>
 801c896:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801c898:	4b38      	ldr	r3, [pc, #224]	; (801c97c <__ieee754_pow+0x75c>)
 801c89a:	4413      	add	r3, r2
 801c89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c8a0:	f7e3 fd04 	bl	80002ac <__adddf3>
 801c8a4:	4682      	mov	sl, r0
 801c8a6:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c8a8:	468b      	mov	fp, r1
 801c8aa:	f7e3 fe4b 	bl	8000544 <__aeabi_i2d>
 801c8ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801c8b0:	4b33      	ldr	r3, [pc, #204]	; (801c980 <__ieee754_pow+0x760>)
 801c8b2:	4413      	add	r3, r2
 801c8b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 801c8b8:	4606      	mov	r6, r0
 801c8ba:	460f      	mov	r7, r1
 801c8bc:	4652      	mov	r2, sl
 801c8be:	465b      	mov	r3, fp
 801c8c0:	ec51 0b18 	vmov	r0, r1, d8
 801c8c4:	f7e3 fcf2 	bl	80002ac <__adddf3>
 801c8c8:	4642      	mov	r2, r8
 801c8ca:	464b      	mov	r3, r9
 801c8cc:	f7e3 fcee 	bl	80002ac <__adddf3>
 801c8d0:	4632      	mov	r2, r6
 801c8d2:	463b      	mov	r3, r7
 801c8d4:	f7e3 fcea 	bl	80002ac <__adddf3>
 801c8d8:	9c04      	ldr	r4, [sp, #16]
 801c8da:	4632      	mov	r2, r6
 801c8dc:	463b      	mov	r3, r7
 801c8de:	4620      	mov	r0, r4
 801c8e0:	460d      	mov	r5, r1
 801c8e2:	f7e3 fce1 	bl	80002a8 <__aeabi_dsub>
 801c8e6:	4642      	mov	r2, r8
 801c8e8:	464b      	mov	r3, r9
 801c8ea:	f7e3 fcdd 	bl	80002a8 <__aeabi_dsub>
 801c8ee:	ec53 2b18 	vmov	r2, r3, d8
 801c8f2:	f7e3 fcd9 	bl	80002a8 <__aeabi_dsub>
 801c8f6:	4602      	mov	r2, r0
 801c8f8:	460b      	mov	r3, r1
 801c8fa:	4650      	mov	r0, sl
 801c8fc:	4659      	mov	r1, fp
 801c8fe:	e606      	b.n	801c50e <__ieee754_pow+0x2ee>
 801c900:	2401      	movs	r4, #1
 801c902:	e6a0      	b.n	801c646 <__ieee754_pow+0x426>
 801c904:	ed9f 7b14 	vldr	d7, [pc, #80]	; 801c958 <__ieee754_pow+0x738>
 801c908:	e60d      	b.n	801c526 <__ieee754_pow+0x306>
 801c90a:	bf00      	nop
 801c90c:	f3af 8000 	nop.w
 801c910:	4a454eef 	.word	0x4a454eef
 801c914:	3fca7e28 	.word	0x3fca7e28
 801c918:	93c9db65 	.word	0x93c9db65
 801c91c:	3fcd864a 	.word	0x3fcd864a
 801c920:	a91d4101 	.word	0xa91d4101
 801c924:	3fd17460 	.word	0x3fd17460
 801c928:	518f264d 	.word	0x518f264d
 801c92c:	3fd55555 	.word	0x3fd55555
 801c930:	db6fabff 	.word	0xdb6fabff
 801c934:	3fdb6db6 	.word	0x3fdb6db6
 801c938:	33333303 	.word	0x33333303
 801c93c:	3fe33333 	.word	0x3fe33333
 801c940:	e0000000 	.word	0xe0000000
 801c944:	3feec709 	.word	0x3feec709
 801c948:	dc3a03fd 	.word	0xdc3a03fd
 801c94c:	3feec709 	.word	0x3feec709
 801c950:	145b01f5 	.word	0x145b01f5
 801c954:	be3e2fe0 	.word	0xbe3e2fe0
 801c958:	00000000 	.word	0x00000000
 801c95c:	3ff00000 	.word	0x3ff00000
 801c960:	7ff00000 	.word	0x7ff00000
 801c964:	43400000 	.word	0x43400000
 801c968:	0003988e 	.word	0x0003988e
 801c96c:	000bb679 	.word	0x000bb679
 801c970:	08020e40 	.word	0x08020e40
 801c974:	3ff00000 	.word	0x3ff00000
 801c978:	40080000 	.word	0x40080000
 801c97c:	08020e60 	.word	0x08020e60
 801c980:	08020e50 	.word	0x08020e50
 801c984:	a3b5      	add	r3, pc, #724	; (adr r3, 801cc5c <__ieee754_pow+0xa3c>)
 801c986:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c98a:	4640      	mov	r0, r8
 801c98c:	4649      	mov	r1, r9
 801c98e:	f7e3 fc8d 	bl	80002ac <__adddf3>
 801c992:	4622      	mov	r2, r4
 801c994:	ec41 0b1a 	vmov	d10, r0, r1
 801c998:	462b      	mov	r3, r5
 801c99a:	4630      	mov	r0, r6
 801c99c:	4639      	mov	r1, r7
 801c99e:	f7e3 fc83 	bl	80002a8 <__aeabi_dsub>
 801c9a2:	4602      	mov	r2, r0
 801c9a4:	460b      	mov	r3, r1
 801c9a6:	ec51 0b1a 	vmov	r0, r1, d10
 801c9aa:	f7e4 f8c5 	bl	8000b38 <__aeabi_dcmpgt>
 801c9ae:	2800      	cmp	r0, #0
 801c9b0:	f47f adf8 	bne.w	801c5a4 <__ieee754_pow+0x384>
 801c9b4:	4aa4      	ldr	r2, [pc, #656]	; (801cc48 <__ieee754_pow+0xa28>)
 801c9b6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801c9ba:	4293      	cmp	r3, r2
 801c9bc:	f340 810b 	ble.w	801cbd6 <__ieee754_pow+0x9b6>
 801c9c0:	151b      	asrs	r3, r3, #20
 801c9c2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801c9c6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801c9ca:	fa4a f303 	asr.w	r3, sl, r3
 801c9ce:	445b      	add	r3, fp
 801c9d0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801c9d4:	4e9d      	ldr	r6, [pc, #628]	; (801cc4c <__ieee754_pow+0xa2c>)
 801c9d6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801c9da:	4116      	asrs	r6, r2
 801c9dc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801c9e0:	2000      	movs	r0, #0
 801c9e2:	ea23 0106 	bic.w	r1, r3, r6
 801c9e6:	f1c2 0214 	rsb	r2, r2, #20
 801c9ea:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801c9ee:	fa4a fa02 	asr.w	sl, sl, r2
 801c9f2:	f1bb 0f00 	cmp.w	fp, #0
 801c9f6:	4602      	mov	r2, r0
 801c9f8:	460b      	mov	r3, r1
 801c9fa:	4620      	mov	r0, r4
 801c9fc:	4629      	mov	r1, r5
 801c9fe:	bfb8      	it	lt
 801ca00:	f1ca 0a00 	rsblt	sl, sl, #0
 801ca04:	f7e3 fc50 	bl	80002a8 <__aeabi_dsub>
 801ca08:	ec41 0b19 	vmov	d9, r0, r1
 801ca0c:	4642      	mov	r2, r8
 801ca0e:	464b      	mov	r3, r9
 801ca10:	ec51 0b19 	vmov	r0, r1, d9
 801ca14:	f7e3 fc4a 	bl	80002ac <__adddf3>
 801ca18:	2400      	movs	r4, #0
 801ca1a:	a379      	add	r3, pc, #484	; (adr r3, 801cc00 <__ieee754_pow+0x9e0>)
 801ca1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ca20:	4620      	mov	r0, r4
 801ca22:	460d      	mov	r5, r1
 801ca24:	f7e3 fdf8 	bl	8000618 <__aeabi_dmul>
 801ca28:	ec53 2b19 	vmov	r2, r3, d9
 801ca2c:	4606      	mov	r6, r0
 801ca2e:	460f      	mov	r7, r1
 801ca30:	4620      	mov	r0, r4
 801ca32:	4629      	mov	r1, r5
 801ca34:	f7e3 fc38 	bl	80002a8 <__aeabi_dsub>
 801ca38:	4602      	mov	r2, r0
 801ca3a:	460b      	mov	r3, r1
 801ca3c:	4640      	mov	r0, r8
 801ca3e:	4649      	mov	r1, r9
 801ca40:	f7e3 fc32 	bl	80002a8 <__aeabi_dsub>
 801ca44:	a370      	add	r3, pc, #448	; (adr r3, 801cc08 <__ieee754_pow+0x9e8>)
 801ca46:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ca4a:	f7e3 fde5 	bl	8000618 <__aeabi_dmul>
 801ca4e:	a370      	add	r3, pc, #448	; (adr r3, 801cc10 <__ieee754_pow+0x9f0>)
 801ca50:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ca54:	4680      	mov	r8, r0
 801ca56:	4689      	mov	r9, r1
 801ca58:	4620      	mov	r0, r4
 801ca5a:	4629      	mov	r1, r5
 801ca5c:	f7e3 fddc 	bl	8000618 <__aeabi_dmul>
 801ca60:	4602      	mov	r2, r0
 801ca62:	460b      	mov	r3, r1
 801ca64:	4640      	mov	r0, r8
 801ca66:	4649      	mov	r1, r9
 801ca68:	f7e3 fc20 	bl	80002ac <__adddf3>
 801ca6c:	4604      	mov	r4, r0
 801ca6e:	460d      	mov	r5, r1
 801ca70:	4602      	mov	r2, r0
 801ca72:	460b      	mov	r3, r1
 801ca74:	4630      	mov	r0, r6
 801ca76:	4639      	mov	r1, r7
 801ca78:	f7e3 fc18 	bl	80002ac <__adddf3>
 801ca7c:	4632      	mov	r2, r6
 801ca7e:	463b      	mov	r3, r7
 801ca80:	4680      	mov	r8, r0
 801ca82:	4689      	mov	r9, r1
 801ca84:	f7e3 fc10 	bl	80002a8 <__aeabi_dsub>
 801ca88:	4602      	mov	r2, r0
 801ca8a:	460b      	mov	r3, r1
 801ca8c:	4620      	mov	r0, r4
 801ca8e:	4629      	mov	r1, r5
 801ca90:	f7e3 fc0a 	bl	80002a8 <__aeabi_dsub>
 801ca94:	4642      	mov	r2, r8
 801ca96:	4606      	mov	r6, r0
 801ca98:	460f      	mov	r7, r1
 801ca9a:	464b      	mov	r3, r9
 801ca9c:	4640      	mov	r0, r8
 801ca9e:	4649      	mov	r1, r9
 801caa0:	f7e3 fdba 	bl	8000618 <__aeabi_dmul>
 801caa4:	a35c      	add	r3, pc, #368	; (adr r3, 801cc18 <__ieee754_pow+0x9f8>)
 801caa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801caaa:	4604      	mov	r4, r0
 801caac:	460d      	mov	r5, r1
 801caae:	f7e3 fdb3 	bl	8000618 <__aeabi_dmul>
 801cab2:	a35b      	add	r3, pc, #364	; (adr r3, 801cc20 <__ieee754_pow+0xa00>)
 801cab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cab8:	f7e3 fbf6 	bl	80002a8 <__aeabi_dsub>
 801cabc:	4622      	mov	r2, r4
 801cabe:	462b      	mov	r3, r5
 801cac0:	f7e3 fdaa 	bl	8000618 <__aeabi_dmul>
 801cac4:	a358      	add	r3, pc, #352	; (adr r3, 801cc28 <__ieee754_pow+0xa08>)
 801cac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801caca:	f7e3 fbef 	bl	80002ac <__adddf3>
 801cace:	4622      	mov	r2, r4
 801cad0:	462b      	mov	r3, r5
 801cad2:	f7e3 fda1 	bl	8000618 <__aeabi_dmul>
 801cad6:	a356      	add	r3, pc, #344	; (adr r3, 801cc30 <__ieee754_pow+0xa10>)
 801cad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cadc:	f7e3 fbe4 	bl	80002a8 <__aeabi_dsub>
 801cae0:	4622      	mov	r2, r4
 801cae2:	462b      	mov	r3, r5
 801cae4:	f7e3 fd98 	bl	8000618 <__aeabi_dmul>
 801cae8:	a353      	add	r3, pc, #332	; (adr r3, 801cc38 <__ieee754_pow+0xa18>)
 801caea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801caee:	f7e3 fbdd 	bl	80002ac <__adddf3>
 801caf2:	4622      	mov	r2, r4
 801caf4:	462b      	mov	r3, r5
 801caf6:	f7e3 fd8f 	bl	8000618 <__aeabi_dmul>
 801cafa:	4602      	mov	r2, r0
 801cafc:	460b      	mov	r3, r1
 801cafe:	4640      	mov	r0, r8
 801cb00:	4649      	mov	r1, r9
 801cb02:	f7e3 fbd1 	bl	80002a8 <__aeabi_dsub>
 801cb06:	4604      	mov	r4, r0
 801cb08:	460d      	mov	r5, r1
 801cb0a:	4602      	mov	r2, r0
 801cb0c:	460b      	mov	r3, r1
 801cb0e:	4640      	mov	r0, r8
 801cb10:	4649      	mov	r1, r9
 801cb12:	f7e3 fd81 	bl	8000618 <__aeabi_dmul>
 801cb16:	2200      	movs	r2, #0
 801cb18:	ec41 0b19 	vmov	d9, r0, r1
 801cb1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801cb20:	4620      	mov	r0, r4
 801cb22:	4629      	mov	r1, r5
 801cb24:	f7e3 fbc0 	bl	80002a8 <__aeabi_dsub>
 801cb28:	4602      	mov	r2, r0
 801cb2a:	460b      	mov	r3, r1
 801cb2c:	ec51 0b19 	vmov	r0, r1, d9
 801cb30:	f7e3 fe9c 	bl	800086c <__aeabi_ddiv>
 801cb34:	4632      	mov	r2, r6
 801cb36:	4604      	mov	r4, r0
 801cb38:	460d      	mov	r5, r1
 801cb3a:	463b      	mov	r3, r7
 801cb3c:	4640      	mov	r0, r8
 801cb3e:	4649      	mov	r1, r9
 801cb40:	f7e3 fd6a 	bl	8000618 <__aeabi_dmul>
 801cb44:	4632      	mov	r2, r6
 801cb46:	463b      	mov	r3, r7
 801cb48:	f7e3 fbb0 	bl	80002ac <__adddf3>
 801cb4c:	4602      	mov	r2, r0
 801cb4e:	460b      	mov	r3, r1
 801cb50:	4620      	mov	r0, r4
 801cb52:	4629      	mov	r1, r5
 801cb54:	f7e3 fba8 	bl	80002a8 <__aeabi_dsub>
 801cb58:	4642      	mov	r2, r8
 801cb5a:	464b      	mov	r3, r9
 801cb5c:	f7e3 fba4 	bl	80002a8 <__aeabi_dsub>
 801cb60:	460b      	mov	r3, r1
 801cb62:	4602      	mov	r2, r0
 801cb64:	493a      	ldr	r1, [pc, #232]	; (801cc50 <__ieee754_pow+0xa30>)
 801cb66:	2000      	movs	r0, #0
 801cb68:	f7e3 fb9e 	bl	80002a8 <__aeabi_dsub>
 801cb6c:	e9cd 0100 	strd	r0, r1, [sp]
 801cb70:	9b01      	ldr	r3, [sp, #4]
 801cb72:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801cb76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801cb7a:	da2f      	bge.n	801cbdc <__ieee754_pow+0x9bc>
 801cb7c:	4650      	mov	r0, sl
 801cb7e:	ed9d 0b00 	vldr	d0, [sp]
 801cb82:	f000 f9c1 	bl	801cf08 <scalbn>
 801cb86:	ec51 0b10 	vmov	r0, r1, d0
 801cb8a:	ec53 2b18 	vmov	r2, r3, d8
 801cb8e:	f7ff bbe0 	b.w	801c352 <__ieee754_pow+0x132>
 801cb92:	4b30      	ldr	r3, [pc, #192]	; (801cc54 <__ieee754_pow+0xa34>)
 801cb94:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801cb98:	429e      	cmp	r6, r3
 801cb9a:	f77f af0b 	ble.w	801c9b4 <__ieee754_pow+0x794>
 801cb9e:	4b2e      	ldr	r3, [pc, #184]	; (801cc58 <__ieee754_pow+0xa38>)
 801cba0:	440b      	add	r3, r1
 801cba2:	4303      	orrs	r3, r0
 801cba4:	d00b      	beq.n	801cbbe <__ieee754_pow+0x99e>
 801cba6:	a326      	add	r3, pc, #152	; (adr r3, 801cc40 <__ieee754_pow+0xa20>)
 801cba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cbac:	ec51 0b18 	vmov	r0, r1, d8
 801cbb0:	f7e3 fd32 	bl	8000618 <__aeabi_dmul>
 801cbb4:	a322      	add	r3, pc, #136	; (adr r3, 801cc40 <__ieee754_pow+0xa20>)
 801cbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cbba:	f7ff bbca 	b.w	801c352 <__ieee754_pow+0x132>
 801cbbe:	4622      	mov	r2, r4
 801cbc0:	462b      	mov	r3, r5
 801cbc2:	f7e3 fb71 	bl	80002a8 <__aeabi_dsub>
 801cbc6:	4642      	mov	r2, r8
 801cbc8:	464b      	mov	r3, r9
 801cbca:	f7e3 ffab 	bl	8000b24 <__aeabi_dcmpge>
 801cbce:	2800      	cmp	r0, #0
 801cbd0:	f43f aef0 	beq.w	801c9b4 <__ieee754_pow+0x794>
 801cbd4:	e7e7      	b.n	801cba6 <__ieee754_pow+0x986>
 801cbd6:	f04f 0a00 	mov.w	sl, #0
 801cbda:	e717      	b.n	801ca0c <__ieee754_pow+0x7ec>
 801cbdc:	e9dd 0100 	ldrd	r0, r1, [sp]
 801cbe0:	4619      	mov	r1, r3
 801cbe2:	e7d2      	b.n	801cb8a <__ieee754_pow+0x96a>
 801cbe4:	491a      	ldr	r1, [pc, #104]	; (801cc50 <__ieee754_pow+0xa30>)
 801cbe6:	2000      	movs	r0, #0
 801cbe8:	f7ff bb9e 	b.w	801c328 <__ieee754_pow+0x108>
 801cbec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801cbf0:	f7ff bb9a 	b.w	801c328 <__ieee754_pow+0x108>
 801cbf4:	9000      	str	r0, [sp, #0]
 801cbf6:	f7ff bb76 	b.w	801c2e6 <__ieee754_pow+0xc6>
 801cbfa:	2100      	movs	r1, #0
 801cbfc:	f7ff bb60 	b.w	801c2c0 <__ieee754_pow+0xa0>
 801cc00:	00000000 	.word	0x00000000
 801cc04:	3fe62e43 	.word	0x3fe62e43
 801cc08:	fefa39ef 	.word	0xfefa39ef
 801cc0c:	3fe62e42 	.word	0x3fe62e42
 801cc10:	0ca86c39 	.word	0x0ca86c39
 801cc14:	be205c61 	.word	0xbe205c61
 801cc18:	72bea4d0 	.word	0x72bea4d0
 801cc1c:	3e663769 	.word	0x3e663769
 801cc20:	c5d26bf1 	.word	0xc5d26bf1
 801cc24:	3ebbbd41 	.word	0x3ebbbd41
 801cc28:	af25de2c 	.word	0xaf25de2c
 801cc2c:	3f11566a 	.word	0x3f11566a
 801cc30:	16bebd93 	.word	0x16bebd93
 801cc34:	3f66c16c 	.word	0x3f66c16c
 801cc38:	5555553e 	.word	0x5555553e
 801cc3c:	3fc55555 	.word	0x3fc55555
 801cc40:	c2f8f359 	.word	0xc2f8f359
 801cc44:	01a56e1f 	.word	0x01a56e1f
 801cc48:	3fe00000 	.word	0x3fe00000
 801cc4c:	000fffff 	.word	0x000fffff
 801cc50:	3ff00000 	.word	0x3ff00000
 801cc54:	4090cbff 	.word	0x4090cbff
 801cc58:	3f6f3400 	.word	0x3f6f3400
 801cc5c:	652b82fe 	.word	0x652b82fe
 801cc60:	3c971547 	.word	0x3c971547

0801cc64 <__ieee754_sqrt>:
 801cc64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cc68:	ec55 4b10 	vmov	r4, r5, d0
 801cc6c:	4e56      	ldr	r6, [pc, #344]	; (801cdc8 <__ieee754_sqrt+0x164>)
 801cc6e:	43ae      	bics	r6, r5
 801cc70:	ee10 0a10 	vmov	r0, s0
 801cc74:	ee10 3a10 	vmov	r3, s0
 801cc78:	4629      	mov	r1, r5
 801cc7a:	462a      	mov	r2, r5
 801cc7c:	d110      	bne.n	801cca0 <__ieee754_sqrt+0x3c>
 801cc7e:	ee10 2a10 	vmov	r2, s0
 801cc82:	462b      	mov	r3, r5
 801cc84:	f7e3 fcc8 	bl	8000618 <__aeabi_dmul>
 801cc88:	4602      	mov	r2, r0
 801cc8a:	460b      	mov	r3, r1
 801cc8c:	4620      	mov	r0, r4
 801cc8e:	4629      	mov	r1, r5
 801cc90:	f7e3 fb0c 	bl	80002ac <__adddf3>
 801cc94:	4604      	mov	r4, r0
 801cc96:	460d      	mov	r5, r1
 801cc98:	ec45 4b10 	vmov	d0, r4, r5
 801cc9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cca0:	2d00      	cmp	r5, #0
 801cca2:	dc10      	bgt.n	801ccc6 <__ieee754_sqrt+0x62>
 801cca4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801cca8:	4330      	orrs	r0, r6
 801ccaa:	d0f5      	beq.n	801cc98 <__ieee754_sqrt+0x34>
 801ccac:	b15d      	cbz	r5, 801ccc6 <__ieee754_sqrt+0x62>
 801ccae:	ee10 2a10 	vmov	r2, s0
 801ccb2:	462b      	mov	r3, r5
 801ccb4:	ee10 0a10 	vmov	r0, s0
 801ccb8:	f7e3 faf6 	bl	80002a8 <__aeabi_dsub>
 801ccbc:	4602      	mov	r2, r0
 801ccbe:	460b      	mov	r3, r1
 801ccc0:	f7e3 fdd4 	bl	800086c <__aeabi_ddiv>
 801ccc4:	e7e6      	b.n	801cc94 <__ieee754_sqrt+0x30>
 801ccc6:	1509      	asrs	r1, r1, #20
 801ccc8:	d076      	beq.n	801cdb8 <__ieee754_sqrt+0x154>
 801ccca:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801ccce:	07ce      	lsls	r6, r1, #31
 801ccd0:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 801ccd4:	bf5e      	ittt	pl
 801ccd6:	0fda      	lsrpl	r2, r3, #31
 801ccd8:	005b      	lslpl	r3, r3, #1
 801ccda:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 801ccde:	0fda      	lsrs	r2, r3, #31
 801cce0:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 801cce4:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 801cce8:	2000      	movs	r0, #0
 801ccea:	106d      	asrs	r5, r5, #1
 801ccec:	005b      	lsls	r3, r3, #1
 801ccee:	f04f 0e16 	mov.w	lr, #22
 801ccf2:	4684      	mov	ip, r0
 801ccf4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801ccf8:	eb0c 0401 	add.w	r4, ip, r1
 801ccfc:	4294      	cmp	r4, r2
 801ccfe:	bfde      	ittt	le
 801cd00:	1b12      	suble	r2, r2, r4
 801cd02:	eb04 0c01 	addle.w	ip, r4, r1
 801cd06:	1840      	addle	r0, r0, r1
 801cd08:	0052      	lsls	r2, r2, #1
 801cd0a:	f1be 0e01 	subs.w	lr, lr, #1
 801cd0e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801cd12:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801cd16:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801cd1a:	d1ed      	bne.n	801ccf8 <__ieee754_sqrt+0x94>
 801cd1c:	4671      	mov	r1, lr
 801cd1e:	2720      	movs	r7, #32
 801cd20:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801cd24:	4562      	cmp	r2, ip
 801cd26:	eb04 060e 	add.w	r6, r4, lr
 801cd2a:	dc02      	bgt.n	801cd32 <__ieee754_sqrt+0xce>
 801cd2c:	d113      	bne.n	801cd56 <__ieee754_sqrt+0xf2>
 801cd2e:	429e      	cmp	r6, r3
 801cd30:	d811      	bhi.n	801cd56 <__ieee754_sqrt+0xf2>
 801cd32:	2e00      	cmp	r6, #0
 801cd34:	eb06 0e04 	add.w	lr, r6, r4
 801cd38:	da43      	bge.n	801cdc2 <__ieee754_sqrt+0x15e>
 801cd3a:	f1be 0f00 	cmp.w	lr, #0
 801cd3e:	db40      	blt.n	801cdc2 <__ieee754_sqrt+0x15e>
 801cd40:	f10c 0801 	add.w	r8, ip, #1
 801cd44:	eba2 020c 	sub.w	r2, r2, ip
 801cd48:	429e      	cmp	r6, r3
 801cd4a:	bf88      	it	hi
 801cd4c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801cd50:	1b9b      	subs	r3, r3, r6
 801cd52:	4421      	add	r1, r4
 801cd54:	46c4      	mov	ip, r8
 801cd56:	0052      	lsls	r2, r2, #1
 801cd58:	3f01      	subs	r7, #1
 801cd5a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801cd5e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801cd62:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801cd66:	d1dd      	bne.n	801cd24 <__ieee754_sqrt+0xc0>
 801cd68:	4313      	orrs	r3, r2
 801cd6a:	d006      	beq.n	801cd7a <__ieee754_sqrt+0x116>
 801cd6c:	1c4c      	adds	r4, r1, #1
 801cd6e:	bf13      	iteet	ne
 801cd70:	3101      	addne	r1, #1
 801cd72:	3001      	addeq	r0, #1
 801cd74:	4639      	moveq	r1, r7
 801cd76:	f021 0101 	bicne.w	r1, r1, #1
 801cd7a:	1043      	asrs	r3, r0, #1
 801cd7c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801cd80:	0849      	lsrs	r1, r1, #1
 801cd82:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801cd86:	07c2      	lsls	r2, r0, #31
 801cd88:	bf48      	it	mi
 801cd8a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 801cd8e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801cd92:	460c      	mov	r4, r1
 801cd94:	463d      	mov	r5, r7
 801cd96:	e77f      	b.n	801cc98 <__ieee754_sqrt+0x34>
 801cd98:	0ada      	lsrs	r2, r3, #11
 801cd9a:	3815      	subs	r0, #21
 801cd9c:	055b      	lsls	r3, r3, #21
 801cd9e:	2a00      	cmp	r2, #0
 801cda0:	d0fa      	beq.n	801cd98 <__ieee754_sqrt+0x134>
 801cda2:	02d7      	lsls	r7, r2, #11
 801cda4:	d50a      	bpl.n	801cdbc <__ieee754_sqrt+0x158>
 801cda6:	f1c1 0420 	rsb	r4, r1, #32
 801cdaa:	fa23 f404 	lsr.w	r4, r3, r4
 801cdae:	1e4d      	subs	r5, r1, #1
 801cdb0:	408b      	lsls	r3, r1
 801cdb2:	4322      	orrs	r2, r4
 801cdb4:	1b41      	subs	r1, r0, r5
 801cdb6:	e788      	b.n	801ccca <__ieee754_sqrt+0x66>
 801cdb8:	4608      	mov	r0, r1
 801cdba:	e7f0      	b.n	801cd9e <__ieee754_sqrt+0x13a>
 801cdbc:	0052      	lsls	r2, r2, #1
 801cdbe:	3101      	adds	r1, #1
 801cdc0:	e7ef      	b.n	801cda2 <__ieee754_sqrt+0x13e>
 801cdc2:	46e0      	mov	r8, ip
 801cdc4:	e7be      	b.n	801cd44 <__ieee754_sqrt+0xe0>
 801cdc6:	bf00      	nop
 801cdc8:	7ff00000 	.word	0x7ff00000

0801cdcc <fabs>:
 801cdcc:	ec51 0b10 	vmov	r0, r1, d0
 801cdd0:	ee10 2a10 	vmov	r2, s0
 801cdd4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801cdd8:	ec43 2b10 	vmov	d0, r2, r3
 801cddc:	4770      	bx	lr

0801cdde <finite>:
 801cdde:	b082      	sub	sp, #8
 801cde0:	ed8d 0b00 	vstr	d0, [sp]
 801cde4:	9801      	ldr	r0, [sp, #4]
 801cde6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801cdea:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801cdee:	0fc0      	lsrs	r0, r0, #31
 801cdf0:	b002      	add	sp, #8
 801cdf2:	4770      	bx	lr

0801cdf4 <rint>:
 801cdf4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801cdf6:	ec51 0b10 	vmov	r0, r1, d0
 801cdfa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801cdfe:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 801ce02:	2e13      	cmp	r6, #19
 801ce04:	ee10 4a10 	vmov	r4, s0
 801ce08:	460b      	mov	r3, r1
 801ce0a:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801ce0e:	dc58      	bgt.n	801cec2 <rint+0xce>
 801ce10:	2e00      	cmp	r6, #0
 801ce12:	da2b      	bge.n	801ce6c <rint+0x78>
 801ce14:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801ce18:	4302      	orrs	r2, r0
 801ce1a:	d023      	beq.n	801ce64 <rint+0x70>
 801ce1c:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801ce20:	4302      	orrs	r2, r0
 801ce22:	4254      	negs	r4, r2
 801ce24:	4314      	orrs	r4, r2
 801ce26:	0c4b      	lsrs	r3, r1, #17
 801ce28:	0b24      	lsrs	r4, r4, #12
 801ce2a:	045b      	lsls	r3, r3, #17
 801ce2c:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801ce30:	ea44 0103 	orr.w	r1, r4, r3
 801ce34:	4b32      	ldr	r3, [pc, #200]	; (801cf00 <rint+0x10c>)
 801ce36:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801ce3a:	e9d3 6700 	ldrd	r6, r7, [r3]
 801ce3e:	4602      	mov	r2, r0
 801ce40:	460b      	mov	r3, r1
 801ce42:	4630      	mov	r0, r6
 801ce44:	4639      	mov	r1, r7
 801ce46:	f7e3 fa31 	bl	80002ac <__adddf3>
 801ce4a:	e9cd 0100 	strd	r0, r1, [sp]
 801ce4e:	463b      	mov	r3, r7
 801ce50:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ce54:	4632      	mov	r2, r6
 801ce56:	f7e3 fa27 	bl	80002a8 <__aeabi_dsub>
 801ce5a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801ce5e:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 801ce62:	4639      	mov	r1, r7
 801ce64:	ec41 0b10 	vmov	d0, r0, r1
 801ce68:	b003      	add	sp, #12
 801ce6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ce6c:	4a25      	ldr	r2, [pc, #148]	; (801cf04 <rint+0x110>)
 801ce6e:	4132      	asrs	r2, r6
 801ce70:	ea01 0702 	and.w	r7, r1, r2
 801ce74:	4307      	orrs	r7, r0
 801ce76:	d0f5      	beq.n	801ce64 <rint+0x70>
 801ce78:	0851      	lsrs	r1, r2, #1
 801ce7a:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 801ce7e:	4314      	orrs	r4, r2
 801ce80:	d00c      	beq.n	801ce9c <rint+0xa8>
 801ce82:	ea23 0201 	bic.w	r2, r3, r1
 801ce86:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801ce8a:	2e13      	cmp	r6, #19
 801ce8c:	fa43 f606 	asr.w	r6, r3, r6
 801ce90:	bf0c      	ite	eq
 801ce92:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 801ce96:	2400      	movne	r4, #0
 801ce98:	ea42 0306 	orr.w	r3, r2, r6
 801ce9c:	4918      	ldr	r1, [pc, #96]	; (801cf00 <rint+0x10c>)
 801ce9e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801cea2:	4622      	mov	r2, r4
 801cea4:	e9d5 4500 	ldrd	r4, r5, [r5]
 801cea8:	4620      	mov	r0, r4
 801ceaa:	4629      	mov	r1, r5
 801ceac:	f7e3 f9fe 	bl	80002ac <__adddf3>
 801ceb0:	e9cd 0100 	strd	r0, r1, [sp]
 801ceb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ceb8:	4622      	mov	r2, r4
 801ceba:	462b      	mov	r3, r5
 801cebc:	f7e3 f9f4 	bl	80002a8 <__aeabi_dsub>
 801cec0:	e7d0      	b.n	801ce64 <rint+0x70>
 801cec2:	2e33      	cmp	r6, #51	; 0x33
 801cec4:	dd07      	ble.n	801ced6 <rint+0xe2>
 801cec6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801ceca:	d1cb      	bne.n	801ce64 <rint+0x70>
 801cecc:	ee10 2a10 	vmov	r2, s0
 801ced0:	f7e3 f9ec 	bl	80002ac <__adddf3>
 801ced4:	e7c6      	b.n	801ce64 <rint+0x70>
 801ced6:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 801ceda:	f04f 36ff 	mov.w	r6, #4294967295
 801cede:	40d6      	lsrs	r6, r2
 801cee0:	4230      	tst	r0, r6
 801cee2:	d0bf      	beq.n	801ce64 <rint+0x70>
 801cee4:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 801cee8:	ea4f 0156 	mov.w	r1, r6, lsr #1
 801ceec:	bf1f      	itttt	ne
 801ceee:	ea24 0101 	bicne.w	r1, r4, r1
 801cef2:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 801cef6:	fa44 f202 	asrne.w	r2, r4, r2
 801cefa:	ea41 0402 	orrne.w	r4, r1, r2
 801cefe:	e7cd      	b.n	801ce9c <rint+0xa8>
 801cf00:	08020e70 	.word	0x08020e70
 801cf04:	000fffff 	.word	0x000fffff

0801cf08 <scalbn>:
 801cf08:	b570      	push	{r4, r5, r6, lr}
 801cf0a:	ec55 4b10 	vmov	r4, r5, d0
 801cf0e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801cf12:	4606      	mov	r6, r0
 801cf14:	462b      	mov	r3, r5
 801cf16:	b99a      	cbnz	r2, 801cf40 <scalbn+0x38>
 801cf18:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801cf1c:	4323      	orrs	r3, r4
 801cf1e:	d036      	beq.n	801cf8e <scalbn+0x86>
 801cf20:	4b39      	ldr	r3, [pc, #228]	; (801d008 <scalbn+0x100>)
 801cf22:	4629      	mov	r1, r5
 801cf24:	ee10 0a10 	vmov	r0, s0
 801cf28:	2200      	movs	r2, #0
 801cf2a:	f7e3 fb75 	bl	8000618 <__aeabi_dmul>
 801cf2e:	4b37      	ldr	r3, [pc, #220]	; (801d00c <scalbn+0x104>)
 801cf30:	429e      	cmp	r6, r3
 801cf32:	4604      	mov	r4, r0
 801cf34:	460d      	mov	r5, r1
 801cf36:	da10      	bge.n	801cf5a <scalbn+0x52>
 801cf38:	a32b      	add	r3, pc, #172	; (adr r3, 801cfe8 <scalbn+0xe0>)
 801cf3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf3e:	e03a      	b.n	801cfb6 <scalbn+0xae>
 801cf40:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801cf44:	428a      	cmp	r2, r1
 801cf46:	d10c      	bne.n	801cf62 <scalbn+0x5a>
 801cf48:	ee10 2a10 	vmov	r2, s0
 801cf4c:	4620      	mov	r0, r4
 801cf4e:	4629      	mov	r1, r5
 801cf50:	f7e3 f9ac 	bl	80002ac <__adddf3>
 801cf54:	4604      	mov	r4, r0
 801cf56:	460d      	mov	r5, r1
 801cf58:	e019      	b.n	801cf8e <scalbn+0x86>
 801cf5a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801cf5e:	460b      	mov	r3, r1
 801cf60:	3a36      	subs	r2, #54	; 0x36
 801cf62:	4432      	add	r2, r6
 801cf64:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801cf68:	428a      	cmp	r2, r1
 801cf6a:	dd08      	ble.n	801cf7e <scalbn+0x76>
 801cf6c:	2d00      	cmp	r5, #0
 801cf6e:	a120      	add	r1, pc, #128	; (adr r1, 801cff0 <scalbn+0xe8>)
 801cf70:	e9d1 0100 	ldrd	r0, r1, [r1]
 801cf74:	da1c      	bge.n	801cfb0 <scalbn+0xa8>
 801cf76:	a120      	add	r1, pc, #128	; (adr r1, 801cff8 <scalbn+0xf0>)
 801cf78:	e9d1 0100 	ldrd	r0, r1, [r1]
 801cf7c:	e018      	b.n	801cfb0 <scalbn+0xa8>
 801cf7e:	2a00      	cmp	r2, #0
 801cf80:	dd08      	ble.n	801cf94 <scalbn+0x8c>
 801cf82:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801cf86:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801cf8a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801cf8e:	ec45 4b10 	vmov	d0, r4, r5
 801cf92:	bd70      	pop	{r4, r5, r6, pc}
 801cf94:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801cf98:	da19      	bge.n	801cfce <scalbn+0xc6>
 801cf9a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801cf9e:	429e      	cmp	r6, r3
 801cfa0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 801cfa4:	dd0a      	ble.n	801cfbc <scalbn+0xb4>
 801cfa6:	a112      	add	r1, pc, #72	; (adr r1, 801cff0 <scalbn+0xe8>)
 801cfa8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801cfac:	2b00      	cmp	r3, #0
 801cfae:	d1e2      	bne.n	801cf76 <scalbn+0x6e>
 801cfb0:	a30f      	add	r3, pc, #60	; (adr r3, 801cff0 <scalbn+0xe8>)
 801cfb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cfb6:	f7e3 fb2f 	bl	8000618 <__aeabi_dmul>
 801cfba:	e7cb      	b.n	801cf54 <scalbn+0x4c>
 801cfbc:	a10a      	add	r1, pc, #40	; (adr r1, 801cfe8 <scalbn+0xe0>)
 801cfbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 801cfc2:	2b00      	cmp	r3, #0
 801cfc4:	d0b8      	beq.n	801cf38 <scalbn+0x30>
 801cfc6:	a10e      	add	r1, pc, #56	; (adr r1, 801d000 <scalbn+0xf8>)
 801cfc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801cfcc:	e7b4      	b.n	801cf38 <scalbn+0x30>
 801cfce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801cfd2:	3236      	adds	r2, #54	; 0x36
 801cfd4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801cfd8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801cfdc:	4620      	mov	r0, r4
 801cfde:	4b0c      	ldr	r3, [pc, #48]	; (801d010 <scalbn+0x108>)
 801cfe0:	2200      	movs	r2, #0
 801cfe2:	e7e8      	b.n	801cfb6 <scalbn+0xae>
 801cfe4:	f3af 8000 	nop.w
 801cfe8:	c2f8f359 	.word	0xc2f8f359
 801cfec:	01a56e1f 	.word	0x01a56e1f
 801cff0:	8800759c 	.word	0x8800759c
 801cff4:	7e37e43c 	.word	0x7e37e43c
 801cff8:	8800759c 	.word	0x8800759c
 801cffc:	fe37e43c 	.word	0xfe37e43c
 801d000:	c2f8f359 	.word	0xc2f8f359
 801d004:	81a56e1f 	.word	0x81a56e1f
 801d008:	43500000 	.word	0x43500000
 801d00c:	ffff3cb0 	.word	0xffff3cb0
 801d010:	3c900000 	.word	0x3c900000

0801d014 <_init>:
 801d014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d016:	bf00      	nop
 801d018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d01a:	bc08      	pop	{r3}
 801d01c:	469e      	mov	lr, r3
 801d01e:	4770      	bx	lr

0801d020 <_fini>:
 801d020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d022:	bf00      	nop
 801d024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d026:	bc08      	pop	{r3}
 801d028:	469e      	mov	lr, r3
 801d02a:	4770      	bx	lr
