

================================================================
== Vivado HLS Report for 'TPG'
================================================================
* Date:           Mon May 13 12:01:58 2019

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        TPG
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.25|      5.42|        0.78|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.91ns
ST_1: coeff (20)  [1/1] 0.00ns  loc: TPG.cc:15
_ifconv:8  %coeff = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_0_lincoeff)

ST_1: tmp_2 (21)  [1/1] 0.00ns  loc: TPG.cc:19->TPG.cc:15
_ifconv:9  %tmp_2 = trunc i32 %coeff to i24

ST_1: tmp (23)  [1/1] 0.00ns  loc: TPG.cc:44->TPG.cc:15
_ifconv:11  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %coeff, i32 16, i32 23)

ST_1: icmp (24)  [1/1] 1.20ns  loc: TPG.cc:44->TPG.cc:15
_ifconv:12  %icmp = icmp eq i8 %tmp, 0

ST_1: tmp_1 (25)  [1/1] 0.71ns  loc: TPG.cc:44->TPG.cc:15
_ifconv:13  %tmp_1 = select i1 %icmp, i24 0, i24 %tmp_2

ST_1: base (26)  [1/1] 0.00ns  loc: TPG.cc:46->TPG.cc:15
_ifconv:14  %base = trunc i24 %tmp_1 to i12

ST_1: shiftlin (28)  [1/1] 0.00ns  loc: TPG.cc:47->TPG.cc:15
_ifconv:16  %shiftlin = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %tmp_1, i32 12, i32 15)

ST_1: mult (29)  [1/1] 0.00ns  loc: TPG.cc:48->TPG.cc:15
_ifconv:17  %mult = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_1, i32 16, i32 23)


 <State 2>: 4.89ns
ST_2: in_0_data_input_rea (18)  [1/1] 0.00ns  loc: TPG.cc:15
_ifconv:6  %in_0_data_input_rea = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %in_0_data_input)

ST_2: uncorrectedADC (19)  [1/1] 0.00ns  loc: TPG.cc:15
_ifconv:7  %uncorrectedADC = trunc i16 %in_0_data_input_rea to i12

ST_2: uncorrectedADC_cast (22)  [1/1] 0.00ns  loc: TPG.cc:43->TPG.cc:15
_ifconv:10  %uncorrectedADC_cast = zext i12 %uncorrectedADC to i13

ST_2: base_cast (27)  [1/1] 0.00ns  loc: TPG.cc:46->TPG.cc:15
_ifconv:15  %base_cast = zext i12 %base to i13

ST_2: correctedADC (30)  [1/1] 0.00ns  loc: TPG.cc:49->TPG.cc:15
_ifconv:18  %correctedADC = sub i13 %uncorrectedADC_cast, %base_cast

ST_2: tmp_i_cast (31)  [1/1] 0.00ns  loc: TPG.cc:51->TPG.cc:15
_ifconv:19  %tmp_i_cast = sext i13 %correctedADC to i21

ST_2: tmp_3_i_cast (32)  [1/1] 0.00ns  loc: TPG.cc:51->TPG.cc:15
_ifconv:20  %tmp_3_i_cast = zext i8 %mult to i21

ST_2: prod (33)  [1/1] 4.89ns  loc: TPG.cc:51->TPG.cc:15
_ifconv:21  %prod = mul i21 %tmp_3_i_cast, %tmp_i_cast


 <State 3>: 4.89ns
ST_3: tmp_6_i_cast (34)  [1/1] 0.00ns  loc: TPG.cc:52->TPG.cc:15
_ifconv:22  %tmp_6_i_cast = zext i4 %shiftlin to i5

ST_3: tmp_8_i (35)  [1/1] 0.43ns  loc: TPG.cc:52->TPG.cc:15
_ifconv:23  %tmp_8_i = add i5 2, %tmp_6_i_cast

ST_3: tmp_8_i_cast (36)  [1/1] 0.00ns  loc: TPG.cc:52->TPG.cc:15
_ifconv:24  %tmp_8_i_cast = zext i5 %tmp_8_i to i21

ST_3: linearizerOutput (37)  [1/1] 2.00ns  loc: TPG.cc:52->TPG.cc:15
_ifconv:25  %linearizerOutput = ashr i21 %prod, %tmp_8_i_cast

ST_3: m (38)  [1/1] 0.00ns  loc: TPG.cc:55->TPG.cc:15
_ifconv:26  %m = load i32* @reg_shift_reg_0_3, align 4

ST_3: reg_shift_reg_0_2_lo (40)  [1/1] 0.00ns
_ifconv:28  %reg_shift_reg_0_2_lo = load i21* @reg_shift_reg_0_2, align 4

ST_3: extLd9 (41)  [1/1] 0.00ns
_ifconv:29  %extLd9 = sext i21 %reg_shift_reg_0_2_lo to i32

ST_3: StgValue_29 (42)  [1/1] 0.00ns  loc: TPG.cc:59->TPG.cc:15
_ifconv:30  store i32 %extLd9, i32* @reg_shift_reg_0_3, align 4

ST_3: tmp_7 (54)  [1/1] 0.00ns  loc: TPG.cc:62->TPG.cc:15
_ifconv:42  %tmp_7 = shl i32 %m, 5

ST_3: p_neg_i (55)  [1/1] 1.38ns  loc: TPG.cc:62->TPG.cc:15
_ifconv:43  %p_neg_i = sub i32 0, %tmp_7

ST_3: tmp_9 (56)  [1/1] 0.00ns  loc: TPG.cc:62->TPG.cc:15
_ifconv:44  %tmp_9 = shl i32 %m, 2

ST_3: pro (57)  [1/1] 1.38ns  loc: TPG.cc:62->TPG.cc:15
_ifconv:45  %pro = sub i32 %p_neg_i, %tmp_9

ST_3: tmp_13_i (58)  [1/1] 0.00ns  loc: TPG.cc:63->TPG.cc:15
_ifconv:46  %tmp_13_i = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %pro, i32 6, i32 31)

ST_3: pro_1_i (60)  [1/1] 4.89ns  loc: TPG.cc:67->TPG.cc:15
_ifconv:48  %pro_1_i = mul i32 -35, %extLd9

ST_3: tmp_13 (70)  [1/1] 0.00ns  loc: TPG.cc:52->TPG.cc:15
_ifconv:58  %tmp_13 = trunc i21 %linearizerOutput to i19

ST_3: p_shl8_i (71)  [1/1] 0.00ns  loc: TPG.cc:67->TPG.cc:15
_ifconv:59  %p_shl8_i = call i24 @_ssdm_op_BitConcatenate.i24.i19.i5(i19 %tmp_13, i5 0)

ST_3: p_shl8_i_cast (72)  [1/1] 0.00ns  loc: TPG.cc:67->TPG.cc:15
_ifconv:60  %p_shl8_i_cast = sext i24 %p_shl8_i to i25

ST_3: p_shl9_i (73)  [1/1] 0.00ns  loc: TPG.cc:67->TPG.cc:15
_ifconv:61  %p_shl9_i = call i22 @_ssdm_op_BitConcatenate.i22.i19.i3(i19 %tmp_13, i3 0)

ST_3: p_shl9_i_cast (74)  [1/1] 0.00ns  loc: TPG.cc:67->TPG.cc:15
_ifconv:62  %p_shl9_i_cast = sext i22 %p_shl9_i to i25

ST_3: pro_1_3_i (75)  [1/1] 1.51ns  loc: TPG.cc:67->TPG.cc:15
_ifconv:63  %pro_1_3_i = sub i25 %p_shl8_i_cast, %p_shl9_i_cast

ST_3: tmp_5 (76)  [1/1] 0.00ns  loc: TPG.cc:68->TPG.cc:15
_ifconv:64  %tmp_5 = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %pro_1_3_i, i32 6, i32 24)


 <State 4>: 5.42ns
ST_4: reg_shift_reg_0_1_lo (45)  [1/1] 0.00ns
_ifconv:33  %reg_shift_reg_0_1_lo = load i21* @reg_shift_reg_0_1, align 4

ST_4: StgValue_44 (46)  [1/1] 0.00ns  loc: TPG.cc:59->TPG.cc:15
_ifconv:34  store i21 %reg_shift_reg_0_1_lo, i21* @reg_shift_reg_0_2, align 4

ST_4: reg_shift_reg_0_0_lo (49)  [1/1] 0.00ns
_ifconv:37  %reg_shift_reg_0_0_lo = load i21* @reg_shift_reg_0_0, align 4

ST_4: extLd_cast (50)  [1/1] 0.00ns  loc: TPG.cc:59->TPG.cc:15
_ifconv:38  %extLd_cast = sext i21 %reg_shift_reg_0_0_lo to i27

ST_4: StgValue_47 (51)  [1/1] 0.00ns  loc: TPG.cc:59->TPG.cc:15
_ifconv:39  store i21 %reg_shift_reg_0_0_lo, i21* @reg_shift_reg_0_1, align 4

ST_4: StgValue_48 (53)  [1/1] 0.00ns  loc: TPG.cc:61->TPG.cc:15
_ifconv:41  store i21 %linearizerOutput, i21* @reg_shift_reg_0_0, align 4

ST_4: mul_cast (59)  [1/1] 0.00ns  loc: TPG.cc:63->TPG.cc:15
_ifconv:47  %mul_cast = sext i26 %tmp_13_i to i28

ST_4: tmp_15_i (61)  [1/1] 0.00ns  loc: TPG.cc:68->TPG.cc:15
_ifconv:49  %tmp_15_i = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %pro_1_i, i32 6, i32 31)

ST_4: mul_i_cast (62)  [1/1] 0.00ns  loc: TPG.cc:68->TPG.cc:15
_ifconv:50  %mul_i_cast = sext i26 %tmp_15_i to i27

ST_4: tmp_11 (63)  [1/1] 0.00ns  loc: TPG.cc:68->TPG.cc:15
_ifconv:51  %tmp_11 = call i19 @_ssdm_op_PartSelect.i19.i21.i32.i32(i21 %reg_shift_reg_0_1_lo, i32 2, i32 20)

ST_4: mul_1_i_cast (64)  [1/1] 0.00ns  loc: TPG.cc:67->TPG.cc:15
_ifconv:52  %mul_1_i_cast = sext i19 %tmp_11 to i27

ST_4: tmp_3 (65)  [1/1] 0.00ns
_ifconv:53  %tmp_3 = call i26 @_ssdm_op_BitConcatenate.i26.i21.i5(i21 %reg_shift_reg_0_0_lo, i5 0)

ST_4: p_shl1_i_cast (66)  [1/1] 0.00ns  loc: TPG.cc:67->TPG.cc:15
_ifconv:54  %p_shl1_i_cast = sext i26 %tmp_3 to i27

ST_4: pro_1_2_i (67)  [1/1] 1.57ns  loc: TPG.cc:67->TPG.cc:15
_ifconv:55  %pro_1_2_i = sub i27 %p_shl1_i_cast, %extLd_cast

ST_4: tmp_12 (68)  [1/1] 0.00ns  loc: TPG.cc:68->TPG.cc:15
_ifconv:56  %tmp_12 = call i21 @_ssdm_op_PartSelect.i21.i27.i32.i32(i27 %pro_1_2_i, i32 6, i32 26)

ST_4: mul_i_cast_43 (69)  [1/1] 0.00ns  loc: TPG.cc:67->TPG.cc:15
_ifconv:57  %mul_i_cast_43 = sext i21 %tmp_12 to i27

ST_4: mul_3_i_cast (77)  [1/1] 0.00ns  loc: TPG.cc:69->TPG.cc:15
_ifconv:65  %mul_3_i_cast = sext i19 %tmp_5 to i27

ST_4: tmp2 (78)  [1/1] 1.51ns  loc: TPG.cc:69->TPG.cc:15
_ifconv:66  %tmp2 = add i27 %mul_i_cast_43, %mul_1_i_cast

ST_4: tmp2_cast (79)  [1/1] 0.00ns  loc: TPG.cc:69->TPG.cc:15
_ifconv:67  %tmp2_cast = sext i27 %tmp2 to i29

ST_4: tmp4 (80)  [1/1] 1.57ns  loc: TPG.cc:69->TPG.cc:15
_ifconv:68  %tmp4 = add i27 %mul_3_i_cast, %mul_i_cast

ST_4: tmp4_cast (81)  [1/1] 0.00ns  loc: TPG.cc:69->TPG.cc:15
_ifconv:69  %tmp4_cast = sext i27 %tmp4 to i28

ST_4: tmp3 (82)  [1/1] 1.57ns  loc: TPG.cc:69->TPG.cc:15
_ifconv:70  %tmp3 = add i28 %mul_cast, %tmp4_cast

ST_4: tmp3_cast (83)  [1/1] 0.00ns  loc: TPG.cc:69->TPG.cc:15
_ifconv:71  %tmp3_cast = sext i28 %tmp3 to i29

ST_4: tmp_6 (84)  [1/1] 0.00ns  loc: TPG.cc:69->TPG.cc:15
_ifconv:72  %tmp_6 = sext i27 %tmp2 to i28

ST_4: acc_1_3_i (85)  [1/1] 1.57ns  loc: TPG.cc:69->TPG.cc:15
_ifconv:73  %acc_1_3_i = add i29 %tmp2_cast, %tmp3_cast

ST_4: acc_1_3_i_cast (86)  [1/1] 1.57ns  loc: TPG.cc:69->TPG.cc:15
_ifconv:74  %acc_1_3_i_cast = add i28 %tmp3, %tmp_6

ST_4: tmp_14 (87)  [1/1] 0.00ns  loc: TPG.cc:72->TPG.cc:15
_ifconv:75  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %acc_1_3_i, i32 28)

ST_4: p_acc_i (88)  [1/1] 0.71ns  loc: TPG.cc:72->TPG.cc:15
_ifconv:76  %p_acc_i = select i1 %tmp_14, i28 0, i28 %acc_1_3_i_cast

ST_4: tmp_15 (89)  [1/1] 0.00ns  loc: TPG.cc:72->TPG.cc:15
_ifconv:77  %tmp_15 = trunc i28 %p_acc_i to i18

ST_4: tmp_16 (90)  [1/1] 0.00ns  loc: TPG.cc:73->TPG.cc:15
_ifconv:78  %tmp_16 = call i10 @_ssdm_op_PartSelect.i10.i28.i32.i32(i28 %p_acc_i, i32 18, i32 27)


 <State 5>: 3.95ns
ST_5: StgValue_73 (12)  [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_0_peakAmp), !map !26

ST_5: StgValue_74 (13)  [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_0_peakOut), !map !32

ST_5: StgValue_75 (14)  [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_0_filOut), !map !36

ST_5: StgValue_76 (15)  [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_0_lincoeff), !map !40

ST_5: StgValue_77 (16)  [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_0_data_input), !map !44

ST_5: StgValue_78 (17)  [1/1] 0.00ns
_ifconv:5  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @TPG_str) nounwind

ST_5: tmp_9_i (39)  [1/1] 0.00ns  loc: TPG.cc:56->TPG.cc:15
_ifconv:27  %tmp_9_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_5: empty (43)  [1/1] 0.00ns  loc: TPG.cc:60->TPG.cc:15
_ifconv:31  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_9_i)

ST_5: tmp_10_i (44)  [1/1] 0.00ns  loc: TPG.cc:56->TPG.cc:15
_ifconv:32  %tmp_10_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_5: empty_41 (47)  [1/1] 0.00ns  loc: TPG.cc:60->TPG.cc:15
_ifconv:35  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_10_i)

ST_5: tmp_11_i (48)  [1/1] 0.00ns  loc: TPG.cc:56->TPG.cc:15
_ifconv:36  %tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_5: empty_42 (52)  [1/1] 0.00ns  loc: TPG.cc:60->TPG.cc:15
_ifconv:40  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_11_i)

ST_5: icmp1 (91)  [1/1] 1.23ns  loc: TPG.cc:73->TPG.cc:15
_ifconv:79  %icmp1 = icmp ne i10 %tmp_16, 0

ST_5: o_filOut (92)  [1/1] 0.71ns  loc: TPG.cc:73->TPG.cc:15
_ifconv:80  %o_filOut = select i1 %icmp1, i18 -1, i18 %tmp_15

ST_5: o_filOut_cast (93)  [1/1] 0.00ns  loc: TPG.cc:73->TPG.cc:15
_ifconv:81  %o_filOut_cast = zext i18 %o_filOut to i32

ST_5: reg_peak_reg_0_0_loa (94)  [1/1] 0.00ns
_ifconv:82  %reg_peak_reg_0_0_loa = load i18* @reg_peak_reg_0_0, align 4

ST_5: tmp_19_i (95)  [1/1] 1.31ns  loc: TPG.cc:77->TPG.cc:15
_ifconv:83  %tmp_19_i = icmp ugt i18 %reg_peak_reg_0_0_loa, %o_filOut

ST_5: reg_peak_reg_0_1_loa (96)  [1/1] 0.00ns
_ifconv:84  %reg_peak_reg_0_1_loa = load i18* @reg_peak_reg_0_1, align 4

ST_5: tmp_20_i (97)  [1/1] 1.31ns  loc: TPG.cc:77->TPG.cc:15
_ifconv:85  %tmp_20_i = icmp ugt i18 %reg_peak_reg_0_0_loa, %reg_peak_reg_0_1_loa

ST_5: agg_result_peakOut_w (98)  [1/1] 0.71ns  loc: TPG.cc:77->TPG.cc:15
_ifconv:86  %agg_result_peakOut_w = and i1 %tmp_19_i, %tmp_20_i

ST_5: tmp_17 (99)  [1/1] 0.00ns  loc: TPG.cc:81->TPG.cc:15
_ifconv:87  %tmp_17 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %reg_peak_reg_0_0_loa, i32 12, i32 17)

ST_5: icmp2 (100)  [1/1] 1.16ns  loc: TPG.cc:81->TPG.cc:15
_ifconv:88  %icmp2 = icmp ne i6 %tmp_17, 0

ST_5: tmp_8 (101)  [1/1] 0.00ns  loc: TPG.cc:84->TPG.cc:15
_ifconv:89  %tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %reg_peak_reg_0_0_loa, i32 2, i32 17)

ST_5: tmpPeak (102)  [1/1] 0.71ns  loc: TPG.cc:81->TPG.cc:15
_ifconv:90  %tmpPeak = select i1 %icmp2, i16 1023, i16 %tmp_8

ST_5: tmp_18 (103)  [1/1] 0.00ns  loc: TPG.cc:84->TPG.cc:15
_ifconv:91  %tmp_18 = trunc i16 %tmpPeak to i10

ST_5: tmp_19 (104)  [1/1] 0.00ns  loc: TPG.cc:85->TPG.cc:15
_ifconv:92  %tmp_19 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmpPeak, i32 10, i32 15)

ST_5: icmp3 (105)  [1/1] 1.16ns  loc: TPG.cc:85->TPG.cc:15
_ifconv:93  %icmp3 = icmp ne i6 %tmp_19, 0

ST_5: tmpPeak_2 (106)  [1/1] 0.71ns  loc: TPG.cc:85->TPG.cc:15
_ifconv:94  %tmpPeak_2 = select i1 %icmp3, i10 -1, i10 %tmp_18

ST_5: tmpPeak_2_cast (107)  [1/1] 0.00ns  loc: TPG.cc:85->TPG.cc:15
_ifconv:95  %tmpPeak_2_cast = zext i10 %tmpPeak_2 to i16

ST_5: tmp_29_i (108)  [1/1] 0.00ns  loc: TPG.cc:90->TPG.cc:15
_ifconv:96  %tmp_29_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_5: StgValue_103 (109)  [1/1] 0.00ns  loc: TPG.cc:93->TPG.cc:15
_ifconv:97  store i18 %reg_peak_reg_0_0_loa, i18* @reg_peak_reg_0_1, align 4

ST_5: empty_44 (110)  [1/1] 0.00ns  loc: TPG.cc:94->TPG.cc:15
_ifconv:98  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_29_i)

ST_5: StgValue_105 (111)  [1/1] 0.00ns  loc: TPG.cc:95->TPG.cc:15
_ifconv:99  store i18 %o_filOut, i18* @reg_peak_reg_0_0, align 4

ST_5: StgValue_106 (112)  [1/1] 0.00ns  loc: TPG.cc:15
_ifconv:100  call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_0_filOut, i32 %o_filOut_cast)

ST_5: StgValue_107 (113)  [1/1] 0.00ns  loc: TPG.cc:15
_ifconv:101  call void @_ssdm_op_Write.ap_auto.i1P(i1* %out_0_peakOut, i1 %agg_result_peakOut_w)

ST_5: StgValue_108 (114)  [1/1] 0.00ns  loc: TPG.cc:15
_ifconv:102  call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_0_peakAmp, i16 %tmpPeak_2_cast)

ST_5: StgValue_109 (115)  [1/1] 0.00ns  loc: TPG.cc:17
_ifconv:103  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_0_data_input]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_0_lincoeff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_0_filOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_0_peakOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_0_peakAmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ reg_shift_reg_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ reg_shift_reg_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ reg_shift_reg_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ reg_shift_reg_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ reg_peak_reg_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ reg_peak_reg_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
coeff                (read           ) [ 000000]
tmp_2                (trunc          ) [ 000000]
tmp                  (partselect     ) [ 000000]
icmp                 (icmp           ) [ 000000]
tmp_1                (select         ) [ 000000]
base                 (trunc          ) [ 001000]
shiftlin             (partselect     ) [ 001100]
mult                 (partselect     ) [ 001000]
in_0_data_input_rea  (read           ) [ 000000]
uncorrectedADC       (trunc          ) [ 000000]
uncorrectedADC_cast  (zext           ) [ 000000]
base_cast            (zext           ) [ 000000]
correctedADC         (sub            ) [ 000000]
tmp_i_cast           (sext           ) [ 000000]
tmp_3_i_cast         (zext           ) [ 000000]
prod                 (mul            ) [ 000100]
tmp_6_i_cast         (zext           ) [ 000000]
tmp_8_i              (add            ) [ 000000]
tmp_8_i_cast         (zext           ) [ 000000]
linearizerOutput     (ashr           ) [ 000010]
m                    (load           ) [ 000000]
reg_shift_reg_0_2_lo (load           ) [ 000000]
extLd9               (sext           ) [ 000000]
StgValue_29          (store          ) [ 000000]
tmp_7                (shl            ) [ 000000]
p_neg_i              (sub            ) [ 000000]
tmp_9                (shl            ) [ 000000]
pro                  (sub            ) [ 000000]
tmp_13_i             (partselect     ) [ 000010]
pro_1_i              (mul            ) [ 000010]
tmp_13               (trunc          ) [ 000000]
p_shl8_i             (bitconcatenate ) [ 000000]
p_shl8_i_cast        (sext           ) [ 000000]
p_shl9_i             (bitconcatenate ) [ 000000]
p_shl9_i_cast        (sext           ) [ 000000]
pro_1_3_i            (sub            ) [ 000000]
tmp_5                (partselect     ) [ 000010]
reg_shift_reg_0_1_lo (load           ) [ 000000]
StgValue_44          (store          ) [ 000000]
reg_shift_reg_0_0_lo (load           ) [ 000000]
extLd_cast           (sext           ) [ 000000]
StgValue_47          (store          ) [ 000000]
StgValue_48          (store          ) [ 000000]
mul_cast             (sext           ) [ 000000]
tmp_15_i             (partselect     ) [ 000000]
mul_i_cast           (sext           ) [ 000000]
tmp_11               (partselect     ) [ 000000]
mul_1_i_cast         (sext           ) [ 000000]
tmp_3                (bitconcatenate ) [ 000000]
p_shl1_i_cast        (sext           ) [ 000000]
pro_1_2_i            (sub            ) [ 000000]
tmp_12               (partselect     ) [ 000000]
mul_i_cast_43        (sext           ) [ 000000]
mul_3_i_cast         (sext           ) [ 000000]
tmp2                 (add            ) [ 000000]
tmp2_cast            (sext           ) [ 000000]
tmp4                 (add            ) [ 000000]
tmp4_cast            (sext           ) [ 000000]
tmp3                 (add            ) [ 000000]
tmp3_cast            (sext           ) [ 000000]
tmp_6                (sext           ) [ 000000]
acc_1_3_i            (add            ) [ 000000]
acc_1_3_i_cast       (add            ) [ 000000]
tmp_14               (bitselect      ) [ 000000]
p_acc_i              (select         ) [ 000000]
tmp_15               (trunc          ) [ 000001]
tmp_16               (partselect     ) [ 000001]
StgValue_73          (specbitsmap    ) [ 000000]
StgValue_74          (specbitsmap    ) [ 000000]
StgValue_75          (specbitsmap    ) [ 000000]
StgValue_76          (specbitsmap    ) [ 000000]
StgValue_77          (specbitsmap    ) [ 000000]
StgValue_78          (spectopmodule  ) [ 000000]
tmp_9_i              (specregionbegin) [ 000000]
empty                (specregionend  ) [ 000000]
tmp_10_i             (specregionbegin) [ 000000]
empty_41             (specregionend  ) [ 000000]
tmp_11_i             (specregionbegin) [ 000000]
empty_42             (specregionend  ) [ 000000]
icmp1                (icmp           ) [ 000000]
o_filOut             (select         ) [ 000000]
o_filOut_cast        (zext           ) [ 000000]
reg_peak_reg_0_0_loa (load           ) [ 000000]
tmp_19_i             (icmp           ) [ 000000]
reg_peak_reg_0_1_loa (load           ) [ 000000]
tmp_20_i             (icmp           ) [ 000000]
agg_result_peakOut_w (and            ) [ 000000]
tmp_17               (partselect     ) [ 000000]
icmp2                (icmp           ) [ 000000]
tmp_8                (partselect     ) [ 000000]
tmpPeak              (select         ) [ 000000]
tmp_18               (trunc          ) [ 000000]
tmp_19               (partselect     ) [ 000000]
icmp3                (icmp           ) [ 000000]
tmpPeak_2            (select         ) [ 000000]
tmpPeak_2_cast       (zext           ) [ 000000]
tmp_29_i             (specregionbegin) [ 000000]
StgValue_103         (store          ) [ 000000]
empty_44             (specregionend  ) [ 000000]
StgValue_105         (store          ) [ 000000]
StgValue_106         (write          ) [ 000000]
StgValue_107         (write          ) [ 000000]
StgValue_108         (write          ) [ 000000]
StgValue_109         (ret            ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_0_data_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0_data_input"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_0_lincoeff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0_lincoeff"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_0_filOut">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0_filOut"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_0_peakOut">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0_peakOut"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_0_peakAmp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0_peakAmp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_shift_reg_0_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_shift_reg_0_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reg_shift_reg_0_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_shift_reg_0_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reg_shift_reg_0_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_shift_reg_0_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="reg_shift_reg_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_shift_reg_0_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="reg_peak_reg_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_peak_reg_0_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="reg_peak_reg_0_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_peak_reg_0_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i19.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i19.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i21.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TPG_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="coeff_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="in_0_data_input_rea_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_0_data_input_rea/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="StgValue_106_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="18" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_106/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="StgValue_107_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_107/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="StgValue_108_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="10" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_108/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="0" index="3" bw="6" slack="0"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="24" slack="0"/>
<pin id="191" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="base_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="24" slack="0"/>
<pin id="197" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="base/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="shiftlin_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="24" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="0" index="3" bw="5" slack="0"/>
<pin id="204" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="shiftlin/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="mult_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="24" slack="0"/>
<pin id="212" dir="0" index="2" bw="6" slack="0"/>
<pin id="213" dir="0" index="3" bw="6" slack="0"/>
<pin id="214" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mult/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="uncorrectedADC_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="uncorrectedADC/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="uncorrectedADC_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="0"/>
<pin id="225" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="uncorrectedADC_cast/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="base_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="1"/>
<pin id="229" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="base_cast/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_3_i_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="1"/>
<pin id="232" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i_cast/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_6_i_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="2"/>
<pin id="235" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i_cast/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_8_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_i/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_8_i_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i_cast/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="linearizerOutput_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="21" slack="1"/>
<pin id="248" dir="0" index="1" bw="5" slack="0"/>
<pin id="249" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="linearizerOutput/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="m_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="reg_shift_reg_0_2_lo_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="21" slack="0"/>
<pin id="257" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_shift_reg_0_2_lo/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="extLd9_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="21" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd9/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="StgValue_29_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="21" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_29/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_7_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="0"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_neg_i_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_i/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_9_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="pro_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="pro/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_13_i_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="26" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="0" index="3" bw="6" slack="0"/>
<pin id="298" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13_i/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_13_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="21" slack="0"/>
<pin id="305" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_shl8_i_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="24" slack="0"/>
<pin id="309" dir="0" index="1" bw="19" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_i/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_shl8_i_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="24" slack="0"/>
<pin id="317" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl8_i_cast/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_shl9_i_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="22" slack="0"/>
<pin id="321" dir="0" index="1" bw="19" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_i/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_shl9_i_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="22" slack="0"/>
<pin id="329" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl9_i_cast/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="pro_1_3_i_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="24" slack="0"/>
<pin id="333" dir="0" index="1" bw="22" slack="0"/>
<pin id="334" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="pro_1_3_i/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_5_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="19" slack="0"/>
<pin id="339" dir="0" index="1" bw="25" slack="0"/>
<pin id="340" dir="0" index="2" bw="4" slack="0"/>
<pin id="341" dir="0" index="3" bw="6" slack="0"/>
<pin id="342" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="reg_shift_reg_0_1_lo_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="21" slack="0"/>
<pin id="349" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_shift_reg_0_1_lo/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="StgValue_44_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="21" slack="0"/>
<pin id="353" dir="0" index="1" bw="21" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="reg_shift_reg_0_0_lo_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="21" slack="0"/>
<pin id="359" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_shift_reg_0_0_lo/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="extLd_cast_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="21" slack="0"/>
<pin id="363" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd_cast/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="StgValue_47_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="21" slack="0"/>
<pin id="367" dir="0" index="1" bw="21" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="StgValue_48_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="21" slack="1"/>
<pin id="373" dir="0" index="1" bw="21" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="mul_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="26" slack="1"/>
<pin id="378" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_cast/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_15_i_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="26" slack="0"/>
<pin id="381" dir="0" index="1" bw="28" slack="1"/>
<pin id="382" dir="0" index="2" bw="4" slack="0"/>
<pin id="383" dir="0" index="3" bw="6" slack="0"/>
<pin id="384" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15_i/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="mul_i_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="26" slack="0"/>
<pin id="390" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_i_cast/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_11_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="19" slack="0"/>
<pin id="394" dir="0" index="1" bw="21" slack="0"/>
<pin id="395" dir="0" index="2" bw="3" slack="0"/>
<pin id="396" dir="0" index="3" bw="6" slack="0"/>
<pin id="397" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="mul_1_i_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="19" slack="0"/>
<pin id="404" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_1_i_cast/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="26" slack="0"/>
<pin id="408" dir="0" index="1" bw="21" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_shl1_i_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="26" slack="0"/>
<pin id="416" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_i_cast/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="pro_1_2_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="26" slack="0"/>
<pin id="420" dir="0" index="1" bw="21" slack="0"/>
<pin id="421" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="pro_1_2_i/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_12_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="21" slack="0"/>
<pin id="426" dir="0" index="1" bw="27" slack="0"/>
<pin id="427" dir="0" index="2" bw="4" slack="0"/>
<pin id="428" dir="0" index="3" bw="6" slack="0"/>
<pin id="429" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="mul_i_cast_43_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="21" slack="0"/>
<pin id="436" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_i_cast_43/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="mul_3_i_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="19" slack="1"/>
<pin id="440" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_3_i_cast/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="21" slack="0"/>
<pin id="443" dir="0" index="1" bw="19" slack="0"/>
<pin id="444" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp2_cast_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="22" slack="0"/>
<pin id="449" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp4_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="19" slack="0"/>
<pin id="453" dir="0" index="1" bw="26" slack="0"/>
<pin id="454" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp4_cast_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="27" slack="0"/>
<pin id="459" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="26" slack="0"/>
<pin id="463" dir="0" index="1" bw="27" slack="0"/>
<pin id="464" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp3_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="28" slack="0"/>
<pin id="469" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_6_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="22" slack="0"/>
<pin id="473" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="acc_1_3_i_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="22" slack="0"/>
<pin id="477" dir="0" index="1" bw="28" slack="0"/>
<pin id="478" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_3_i/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="acc_1_3_i_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="28" slack="0"/>
<pin id="483" dir="0" index="1" bw="22" slack="0"/>
<pin id="484" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_3_i_cast/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_14_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="29" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_acc_i_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="28" slack="0"/>
<pin id="499" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_acc_i/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_15_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="28" slack="0"/>
<pin id="505" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_16_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="0"/>
<pin id="509" dir="0" index="1" bw="28" slack="0"/>
<pin id="510" dir="0" index="2" bw="6" slack="0"/>
<pin id="511" dir="0" index="3" bw="6" slack="0"/>
<pin id="512" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="10" slack="1"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="o_filOut_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="18" slack="1"/>
<pin id="526" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_filOut/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="o_filOut_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="18" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_filOut_cast/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="reg_peak_reg_0_0_loa_load_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="18" slack="0"/>
<pin id="536" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_peak_reg_0_0_loa/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_19_i_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="18" slack="0"/>
<pin id="540" dir="0" index="1" bw="18" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_i/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="reg_peak_reg_0_1_loa_load_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="18" slack="0"/>
<pin id="546" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_peak_reg_0_1_loa/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_20_i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="18" slack="0"/>
<pin id="550" dir="0" index="1" bw="18" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20_i/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="agg_result_peakOut_w_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="agg_result_peakOut_w/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_17_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="0"/>
<pin id="563" dir="0" index="1" bw="18" slack="0"/>
<pin id="564" dir="0" index="2" bw="5" slack="0"/>
<pin id="565" dir="0" index="3" bw="6" slack="0"/>
<pin id="566" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_8_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="0"/>
<pin id="579" dir="0" index="1" bw="18" slack="0"/>
<pin id="580" dir="0" index="2" bw="3" slack="0"/>
<pin id="581" dir="0" index="3" bw="6" slack="0"/>
<pin id="582" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmpPeak_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="11" slack="0"/>
<pin id="590" dir="0" index="2" bw="16" slack="0"/>
<pin id="591" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmpPeak/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_18_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_19_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="6" slack="0"/>
<pin id="601" dir="0" index="1" bw="16" slack="0"/>
<pin id="602" dir="0" index="2" bw="5" slack="0"/>
<pin id="603" dir="0" index="3" bw="5" slack="0"/>
<pin id="604" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmpPeak_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="0" index="2" bw="10" slack="0"/>
<pin id="619" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmpPeak_2/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmpPeak_2_cast_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="10" slack="0"/>
<pin id="625" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmpPeak_2_cast/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="StgValue_103_store_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="18" slack="0"/>
<pin id="630" dir="0" index="1" bw="18" slack="0"/>
<pin id="631" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="StgValue_105_store_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="18" slack="0"/>
<pin id="636" dir="0" index="1" bw="18" slack="0"/>
<pin id="637" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/5 "/>
</bind>
</comp>

<comp id="640" class="1007" name="grp_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="12" slack="0"/>
<pin id="642" dir="0" index="1" bw="12" slack="0"/>
<pin id="643" dir="0" index="2" bw="8" slack="0"/>
<pin id="644" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="correctedADC/2 tmp_i_cast/2 prod/2 "/>
</bind>
</comp>

<comp id="648" class="1007" name="pro_1_i_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="7" slack="0"/>
<pin id="650" dir="0" index="1" bw="21" slack="0"/>
<pin id="651" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="pro_1_i/3 "/>
</bind>
</comp>

<comp id="654" class="1005" name="base_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="12" slack="1"/>
<pin id="656" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="base "/>
</bind>
</comp>

<comp id="659" class="1005" name="shiftlin_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="2"/>
<pin id="661" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="shiftlin "/>
</bind>
</comp>

<comp id="664" class="1005" name="mult_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="1"/>
<pin id="666" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mult "/>
</bind>
</comp>

<comp id="669" class="1005" name="prod_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="21" slack="1"/>
<pin id="671" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="prod "/>
</bind>
</comp>

<comp id="674" class="1005" name="linearizerOutput_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="21" slack="1"/>
<pin id="676" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="linearizerOutput "/>
</bind>
</comp>

<comp id="679" class="1005" name="tmp_13_i_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="26" slack="1"/>
<pin id="681" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

<comp id="684" class="1005" name="pro_1_i_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pro_1_i "/>
</bind>
</comp>

<comp id="689" class="1005" name="tmp_5_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="19" slack="1"/>
<pin id="691" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="694" class="1005" name="tmp_15_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="18" slack="1"/>
<pin id="696" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_16_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="1"/>
<pin id="701" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="138"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="128" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="130" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="132" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="134" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="134" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="185"><net_src comp="171" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="167" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="187" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="187" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="222"><net_src comp="140" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="10" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="10" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="251" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="251" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="275" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="281" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="306"><net_src comp="246" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="62" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="64" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="303" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="66" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="315" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="68" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="331" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="54" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="70" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="350"><net_src comp="14" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="12" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="16" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="357" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="14" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="16" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="385"><net_src comp="52" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="54" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="391"><net_src comp="379" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="72" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="347" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="50" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="74" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="405"><net_src comp="392" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="76" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="357" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="62" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="361" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="78" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="54" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="80" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="437"><net_src comp="424" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="445"><net_src comp="434" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="402" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="438" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="388" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="376" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="441" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="447" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="467" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="461" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="471" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="82" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="475" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="84" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="86" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="481" pin="2"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="513"><net_src comp="88" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="495" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="90" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="92" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="521"><net_src comp="106" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="108" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="537"><net_src comp="18" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="522" pin="3"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="20" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="534" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="538" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="560"><net_src comp="554" pin="2"/><net_sink comp="153" pin=2"/></net>

<net id="567"><net_src comp="110" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="534" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="36" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="112" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="575"><net_src comp="561" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="114" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="583"><net_src comp="116" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="534" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="50" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="586"><net_src comp="112" pin="0"/><net_sink comp="577" pin=3"/></net>

<net id="592"><net_src comp="571" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="118" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="577" pin="4"/><net_sink comp="587" pin=2"/></net>

<net id="598"><net_src comp="587" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="605"><net_src comp="120" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="587" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="122" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="608"><net_src comp="38" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="613"><net_src comp="599" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="114" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="124" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="595" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="632"><net_src comp="534" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="20" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="522" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="18" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="223" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="227" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="230" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="58" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="259" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="195" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="662"><net_src comp="199" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="667"><net_src comp="209" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="672"><net_src comp="640" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="677"><net_src comp="246" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="682"><net_src comp="293" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="687"><net_src comp="648" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="692"><net_src comp="337" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="697"><net_src comp="503" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="702"><net_src comp="507" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="517" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_0_filOut | {5 }
	Port: out_0_peakOut | {5 }
	Port: out_0_peakAmp | {5 }
	Port: reg_shift_reg_0_3 | {3 }
	Port: reg_shift_reg_0_2 | {4 }
	Port: reg_shift_reg_0_1 | {4 }
	Port: reg_shift_reg_0_0 | {4 }
	Port: reg_peak_reg_0_0 | {5 }
	Port: reg_peak_reg_0_1 | {5 }
 - Input state : 
	Port: TPG : in_0_data_input | {2 }
	Port: TPG : in_0_lincoeff | {1 }
	Port: TPG : reg_shift_reg_0_3 | {3 }
	Port: TPG : reg_shift_reg_0_2 | {3 }
	Port: TPG : reg_shift_reg_0_1 | {4 }
	Port: TPG : reg_shift_reg_0_0 | {4 }
	Port: TPG : reg_peak_reg_0_0 | {5 }
	Port: TPG : reg_peak_reg_0_1 | {5 }
  - Chain level:
	State 1
		icmp : 1
		tmp_1 : 2
		base : 3
		shiftlin : 3
		mult : 3
	State 2
		uncorrectedADC_cast : 1
		correctedADC : 2
		tmp_i_cast : 3
		prod : 4
	State 3
		tmp_8_i : 1
		tmp_8_i_cast : 2
		linearizerOutput : 3
		extLd9 : 1
		StgValue_29 : 2
		tmp_7 : 1
		p_neg_i : 1
		tmp_9 : 1
		pro : 2
		tmp_13_i : 3
		pro_1_i : 2
		tmp_13 : 4
		p_shl8_i : 5
		p_shl8_i_cast : 6
		p_shl9_i : 5
		p_shl9_i_cast : 6
		pro_1_3_i : 7
		tmp_5 : 8
	State 4
		StgValue_44 : 1
		extLd_cast : 1
		StgValue_47 : 1
		mul_i_cast : 1
		tmp_11 : 1
		mul_1_i_cast : 2
		tmp_3 : 1
		p_shl1_i_cast : 2
		pro_1_2_i : 3
		tmp_12 : 4
		mul_i_cast_43 : 5
		tmp2 : 6
		tmp2_cast : 7
		tmp4 : 2
		tmp4_cast : 3
		tmp3 : 4
		tmp3_cast : 5
		tmp_6 : 7
		acc_1_3_i : 8
		acc_1_3_i_cast : 8
		tmp_14 : 9
		p_acc_i : 10
		tmp_15 : 11
		tmp_16 : 11
	State 5
		empty : 1
		empty_41 : 1
		empty_42 : 1
		o_filOut : 1
		o_filOut_cast : 2
		tmp_19_i : 2
		tmp_20_i : 1
		agg_result_peakOut_w : 3
		tmp_17 : 1
		icmp2 : 2
		tmp_8 : 1
		tmpPeak : 3
		tmp_18 : 4
		tmp_19 : 4
		icmp3 : 5
		tmpPeak_2 : 6
		tmpPeak_2_cast : 7
		StgValue_103 : 1
		empty_44 : 1
		StgValue_105 : 2
		StgValue_106 : 3
		StgValue_107 : 3
		StgValue_108 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_8_i_fu_236         |    0    |    0    |    4    |
|          |           tmp2_fu_441           |    0    |    0    |    21   |
|    add   |           tmp4_fu_451           |    0    |    0    |    26   |
|          |           tmp3_fu_461           |    0    |    0    |    27   |
|          |         acc_1_3_i_fu_475        |    0    |    0    |    28   |
|          |      acc_1_3_i_cast_fu_481      |    0    |    0    |    28   |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_1_fu_187          |    0    |    0    |    24   |
|          |          p_acc_i_fu_495         |    0    |    0    |    28   |
|  select  |         o_filOut_fu_522         |    0    |    0    |    18   |
|          |          tmpPeak_fu_587         |    0    |    0    |    16   |
|          |         tmpPeak_2_fu_615        |    0    |    0    |    10   |
|----------|---------------------------------|---------|---------|---------|
|          |          p_neg_i_fu_275         |    0    |    0    |    16   |
|    sub   |            pro_fu_287           |    0    |    0    |    16   |
|          |         pro_1_3_i_fu_331        |    0    |    0    |    24   |
|          |         pro_1_2_i_fu_418        |    0    |    0    |    26   |
|----------|---------------------------------|---------|---------|---------|
|   ashr   |     linearizerOutput_fu_246     |    0    |    0    |    55   |
|----------|---------------------------------|---------|---------|---------|
|          |           icmp_fu_181           |    0    |    0    |    3    |
|          |           icmp1_fu_517          |    0    |    0    |    4    |
|   icmp   |         tmp_19_i_fu_538         |    0    |    0    |    7    |
|          |         tmp_20_i_fu_548         |    0    |    0    |    7    |
|          |           icmp2_fu_571          |    0    |    0    |    3    |
|          |           icmp3_fu_609          |    0    |    0    |    3    |
|----------|---------------------------------|---------|---------|---------|
|    and   |   agg_result_peakOut_w_fu_554   |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|
|  submul  |            grp_fu_640           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    mul   |          pro_1_i_fu_648         |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   read   |        coeff_read_fu_134        |    0    |    0    |    0    |
|          | in_0_data_input_rea_read_fu_140 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |    StgValue_106_write_fu_146    |    0    |    0    |    0    |
|   write  |    StgValue_107_write_fu_153    |    0    |    0    |    0    |
|          |    StgValue_108_write_fu_160    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_2_fu_167          |    0    |    0    |    0    |
|          |           base_fu_195           |    0    |    0    |    0    |
|   trunc  |      uncorrectedADC_fu_219      |    0    |    0    |    0    |
|          |          tmp_13_fu_303          |    0    |    0    |    0    |
|          |          tmp_15_fu_503          |    0    |    0    |    0    |
|          |          tmp_18_fu_595          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_171           |    0    |    0    |    0    |
|          |         shiftlin_fu_199         |    0    |    0    |    0    |
|          |           mult_fu_209           |    0    |    0    |    0    |
|          |         tmp_13_i_fu_293         |    0    |    0    |    0    |
|          |           tmp_5_fu_337          |    0    |    0    |    0    |
|partselect|         tmp_15_i_fu_379         |    0    |    0    |    0    |
|          |          tmp_11_fu_392          |    0    |    0    |    0    |
|          |          tmp_12_fu_424          |    0    |    0    |    0    |
|          |          tmp_16_fu_507          |    0    |    0    |    0    |
|          |          tmp_17_fu_561          |    0    |    0    |    0    |
|          |           tmp_8_fu_577          |    0    |    0    |    0    |
|          |          tmp_19_fu_599          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |    uncorrectedADC_cast_fu_223   |    0    |    0    |    0    |
|          |         base_cast_fu_227        |    0    |    0    |    0    |
|          |       tmp_3_i_cast_fu_230       |    0    |    0    |    0    |
|   zext   |       tmp_6_i_cast_fu_233       |    0    |    0    |    0    |
|          |       tmp_8_i_cast_fu_242       |    0    |    0    |    0    |
|          |       o_filOut_cast_fu_529      |    0    |    0    |    0    |
|          |      tmpPeak_2_cast_fu_623      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          extLd9_fu_259          |    0    |    0    |    0    |
|          |       p_shl8_i_cast_fu_315      |    0    |    0    |    0    |
|          |       p_shl9_i_cast_fu_327      |    0    |    0    |    0    |
|          |        extLd_cast_fu_361        |    0    |    0    |    0    |
|          |         mul_cast_fu_376         |    0    |    0    |    0    |
|          |        mul_i_cast_fu_388        |    0    |    0    |    0    |
|   sext   |       mul_1_i_cast_fu_402       |    0    |    0    |    0    |
|          |       p_shl1_i_cast_fu_414      |    0    |    0    |    0    |
|          |       mul_i_cast_43_fu_434      |    0    |    0    |    0    |
|          |       mul_3_i_cast_fu_438       |    0    |    0    |    0    |
|          |         tmp2_cast_fu_447        |    0    |    0    |    0    |
|          |         tmp4_cast_fu_457        |    0    |    0    |    0    |
|          |         tmp3_cast_fu_467        |    0    |    0    |    0    |
|          |           tmp_6_fu_471          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    shl   |           tmp_7_fu_269          |    0    |    0    |    0    |
|          |           tmp_9_fu_281          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         p_shl8_i_fu_307         |    0    |    0    |    0    |
|bitconcatenate|         p_shl9_i_fu_319         |    0    |    0    |    0    |
|          |           tmp_3_fu_406          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|          tmp_14_fu_487          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    2    |    0    |   395   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      base_reg_654      |   12   |
|linearizerOutput_reg_674|   21   |
|      mult_reg_664      |    8   |
|     pro_1_i_reg_684    |   32   |
|      prod_reg_669      |   21   |
|    shiftlin_reg_659    |    4   |
|    tmp_13_i_reg_679    |   26   |
|     tmp_15_reg_694     |   18   |
|     tmp_16_reg_699     |   10   |
|      tmp_5_reg_689     |   19   |
+------------------------+--------+
|          Total         |   171  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |    0   |   395  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   171  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   171  |   395  |
+-----------+--------+--------+--------+
