
*** Running vivado
    with args -log IP_MAC_BD_sv_wrapper_fp_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source IP_MAC_BD_sv_wrapper_fp_top_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source IP_MAC_BD_sv_wrapper_fp_top_0_0.tcl -notrace
Command: synth_design -top IP_MAC_BD_sv_wrapper_fp_top_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'IP_MAC_BD_sv_wrapper_fp_top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29280
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1176.895 ; gain = 33.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'IP_MAC_BD_sv_wrapper_fp_top_0_0' [c:/Users/Taimoor/Desktop/SIVP Lab/IP_MAC_FP/IP_MAC_FP.srcs/sources_1/bd/IP_MAC_BD/ip/IP_MAC_BD_sv_wrapper_fp_top_0_0/synth/IP_MAC_BD_sv_wrapper_fp_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'sv_wrapper_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/fp_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gen_number_0' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_0.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_0' (1#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_0.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gen_number_1' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_1.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_1' (2#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_1.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gen_number_2' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_2.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_2' (3#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_2.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gen_number_3' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_3.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_3' (4#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_3.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gen_number_4' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_4.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_4' (5#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_4.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gen_number_5' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_5.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_5' (6#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_5.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gen_number_6' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_6.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_6' (7#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_6.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gen_number_7' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_7.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_7' (8#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_7.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gen_number_8' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_8.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_8' (9#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_8.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gen_number_9' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_9.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_9' (10#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_9.sv:5]
WARNING: [Synth 8-689] width (32) of port connection 'tcp_seq' does not match port width (16) of module 'gen_number_9' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/fp_top.sv:131]
INFO: [Synth 8-6157] synthesizing module 'gen_number_10' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_10.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_10' (11#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_10.sv:5]
WARNING: [Synth 8-689] width (32) of port connection 'tcp_seq' does not match port width (16) of module 'gen_number_10' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/fp_top.sv:144]
INFO: [Synth 8-6157] synthesizing module 'gen_number_11' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_11.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_11' (12#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_11.sv:5]
WARNING: [Synth 8-689] width (32) of port connection 'ip_dst' does not match port width (16) of module 'gen_number_11' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/fp_top.sv:155]
INFO: [Synth 8-6157] synthesizing module 'gen_number_12' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_12.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_12' (13#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_12.sv:5]
WARNING: [Synth 8-689] width (32) of port connection 'ip_dst' does not match port width (16) of module 'gen_number_12' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/fp_top.sv:169]
INFO: [Synth 8-6157] synthesizing module 'gen_number_13' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_13.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_13' (14#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_13.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gen_number_14' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_14.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_14' (15#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_14.sv:5]
WARNING: [Synth 8-689] width (32) of port connection 'ip_dst' does not match port width (16) of module 'gen_number_14' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/fp_top.sv:191]
WARNING: [Synth 8-689] width (32) of port connection 'tcp_seq' does not match port width (16) of module 'gen_number_14' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/fp_top.sv:194]
INFO: [Synth 8-6157] synthesizing module 'gen_number_15' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_15.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_15' (16#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_15.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gen_number_16' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_16.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_16' (17#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_16.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gen_number_17' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_17.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gen_number_17' (18#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/gen_number_17.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'fp_top' (19#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/fp_top.sv:3]
WARNING: [Synth 8-7071] port 'fp_num0' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num1' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num2' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num3' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num4' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num5' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num6' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num7' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num8' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num9' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num10' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num11' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num12' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num13' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num14' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num15' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num16' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7071] port 'fp_num17' of module 'fp_top' is unconnected for instance 'inst_fp_top' [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
WARNING: [Synth 8-7023] instance 'inst_fp_top' of module 'fp_top' has 29 connections declared, but only 11 given [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:17]
INFO: [Synth 8-6155] done synthesizing module 'sv_wrapper_fp_top' (20#1) [C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/generator/SV_Wrapper_fp_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IP_MAC_BD_sv_wrapper_fp_top_0_0' (21#1) [c:/Users/Taimoor/Desktop/SIVP Lab/IP_MAC_FP/IP_MAC_FP.srcs/sources_1/bd/IP_MAC_BD/ip/IP_MAC_BD_sv_wrapper_fp_top_0_0/synth/IP_MAC_BD_sv_wrapper_fp_top_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1236.926 ; gain = 93.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.926 ; gain = 93.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.926 ; gain = 93.578
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1236.926 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1346.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1347.496 ; gain = 1.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1347.496 ; gain = 204.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1347.496 ; gain = 204.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1347.496 ; gain = 204.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1347.496 ; gain = 204.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	               16 Bit    Registers := 31    
	                1 Bit    Registers := 41    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1347.496 ; gain = 204.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1347.496 ; gain = 204.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1347.496 ; gain = 204.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1349.977 ; gain = 206.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1359.043 ; gain = 215.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1359.043 ; gain = 215.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1359.043 ; gain = 215.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1359.043 ; gain = 215.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1359.043 ; gain = 215.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1359.043 ; gain = 215.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     6|
|3     |LUT3 |    12|
|4     |LUT4 |    25|
|5     |LUT5 |    13|
|6     |LUT6 |    62|
|7     |FDRE |   179|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1359.043 ; gain = 215.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1359.043 ; gain = 105.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1359.043 ; gain = 215.695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1371.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1378.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1378.879 ; gain = 235.531
INFO: [Common 17-1381] The checkpoint 'C:/Users/Taimoor/Desktop/SIVP Lab/IP_MAC_FP/IP_MAC_FP.runs/IP_MAC_BD_sv_wrapper_fp_top_0_0_synth_1/IP_MAC_BD_sv_wrapper_fp_top_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Taimoor/Desktop/SIVP Lab/IP_MAC_FP/IP_MAC_FP.runs/IP_MAC_BD_sv_wrapper_fp_top_0_0_synth_1/IP_MAC_BD_sv_wrapper_fp_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file IP_MAC_BD_sv_wrapper_fp_top_0_0_utilization_synth.rpt -pb IP_MAC_BD_sv_wrapper_fp_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 12 19:17:51 2025...
