# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1part2C.srcs/sim_1/new/elem_tb.vhd" \

# Do not sort compile order
nosort
