                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.cs08
                              6 	.module _divsint
                              7 	.optsdcc -ms08
                              8 	
                              9 	.area HOME    (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT  (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG    (CODE)
                             14 	.area XINIT   (CODE)
                             15 	.area CONST   (CODE)
                             16 	.area DSEG    (PAG)
                             17 	.area OSEG    (PAG, OVR)
                             18 	.area XSEG
                             19 	.area XISEG
                             20 ;--------------------------------------------------------
                             21 ; Public variables in this module
                             22 ;--------------------------------------------------------
                             23 	.globl __divsint_PARM_2
                             24 	.globl __divsint
                             25 ;--------------------------------------------------------
                             26 ; ram data
                             27 ;--------------------------------------------------------
                             28 	.area DSEG    (PAG)
   0000                      29 __divsint_sloc0_1_0:
   0000                      30 	.ds 1
   0001                      31 __divsint_sloc1_1_0:
   0001                      32 	.ds 2
   0003                      33 __divsint_sloc2_1_0:
   0003                      34 	.ds 1
                             35 ;--------------------------------------------------------
                             36 ; overlayable items in ram
                             37 ;--------------------------------------------------------
                             38 ;--------------------------------------------------------
                             39 ; absolute ram data
                             40 ;--------------------------------------------------------
                             41 	.area IABS    (ABS)
                             42 	.area IABS    (ABS)
                             43 ;--------------------------------------------------------
                             44 ; absolute external ram data
                             45 ;--------------------------------------------------------
                             46 	.area XABS    (ABS)
                             47 ;--------------------------------------------------------
                             48 ; initialized external ram data
                             49 ;--------------------------------------------------------
                             50 	.area XISEG
                             51 ;--------------------------------------------------------
                             52 ; extended address mode data
                             53 ;--------------------------------------------------------
                             54 	.area XSEG
   0000                      55 __divsint_PARM_2:
   0000                      56 	.ds 2
                             57 ;--------------------------------------------------------
                             58 ; global & static initialisations
                             59 ;--------------------------------------------------------
                             60 	.area HOME    (CODE)
                             61 	.area GSINIT  (CODE)
                             62 	.area GSFINAL (CODE)
                             63 	.area GSINIT  (CODE)
                             64 ;--------------------------------------------------------
                             65 ; Home
                             66 ;--------------------------------------------------------
                             67 	.area HOME    (CODE)
                             68 	.area HOME    (CODE)
                             69 ;--------------------------------------------------------
                             70 ; code
                             71 ;--------------------------------------------------------
                             72 	.area CSEG    (CODE)
                             73 ;------------------------------------------------------------
                             74 ;Allocation info for local variables in function '_divsint'
                             75 ;------------------------------------------------------------
                             76 ;r                         Allocated to registers a x 
                             77 ;sloc0                     Allocated with name '__divsint_sloc0_1_0'
                             78 ;sloc1                     Allocated with name '__divsint_sloc1_1_0'
                             79 ;sloc2                     Allocated with name '__divsint_sloc2_1_0'
                             80 ;y                         Allocated with name '__divsint_PARM_2'
                             81 ;x                         Allocated to registers a x 
                             82 ;------------------------------------------------------------
                             83 ;../_divsint.c:213: _divsint (int x, int y) __SDCC_NONBANKED
                             84 ;	-----------------------------------------
                             85 ;	 function _divsint
                             86 ;	-----------------------------------------
                             87 ;	Register assignment is optimal.
                             88 ;	Stack space usage: 0 bytes.
   0000                      89 __divsint:
                             90 ;../_divsint.c:217: r = (unsigned int)(x < 0 ? -x : x) / (unsigned int)(y < 0 ? -y : y);
   0000 87            [ 2]   91 	psha
   0001 9F            [ 1]   92 	txa
   0002 A0 00         [ 2]   93 	sub	#0x00
   0004 91 03         [ 3]   94 	blt	00125$
   0006 4F            [ 1]   95 	clra
   0007 20 02         [ 3]   96 	bra	00126$
   0009                      97 00125$:
   0009 A6 01         [ 2]   98 	lda	#0x01
   000B                      99 00126$:
   000B B7*00         [ 3]  100 	sta	*__divsint_sloc0_1_0
   000D 86            [ 3]  101 	pula
   000E 3D*00         [ 4]  102 	tst	*__divsint_sloc0_1_0
   0010 27 0B         [ 3]  103 	beq	00106$
   0012 40            [ 1]  104 	nega
   0013 87            [ 2]  105 	psha
   0014 4F            [ 1]  106 	clra
   0015 89            [ 2]  107 	pshx
   0016 9E E2 01      [ 4]  108 	sbc	1,s
   0019 A7 01         [ 2]  109 	ais	#1
   001B 97            [ 1]  110 	tax
   001C 86            [ 3]  111 	pula
   001D                     112 00106$:
   001D B7*02         [ 3]  113 	sta	*(__divsint_sloc1_1_0 + 1)
   001F BF*01         [ 3]  114 	stx	*__divsint_sloc1_1_0
   0021 C6r00r00      [ 4]  115 	lda	__divsint_PARM_2
   0024 A0 00         [ 2]  116 	sub	#0x00
   0026 91 03         [ 3]  117 	blt	00128$
   0028 4F            [ 1]  118 	clra
   0029 20 02         [ 3]  119 	bra	00129$
   002B                     120 00128$:
   002B A6 01         [ 2]  121 	lda	#0x01
   002D                     122 00129$:
   002D B7*03         [ 3]  123 	sta	*__divsint_sloc2_1_0
   002F 3D*03         [ 4]  124 	tst	*__divsint_sloc2_1_0
   0031 27 0D         [ 3]  125 	beq	00108$
   0033 4F            [ 1]  126 	clra
   0034 C0r00r01      [ 4]  127 	sub	(__divsint_PARM_2 + 1)
   0037 97            [ 1]  128 	tax
   0038 4F            [ 1]  129 	clra
   0039 C2r00r00      [ 4]  130 	sbc	__divsint_PARM_2
   003C 87            [ 2]  131 	psha
   003D 8A            [ 3]  132 	pulh
   003E 20 03         [ 3]  133 	bra	00109$
   0040                     134 00108$:
   0040 32r00r00      [ 5]  135 	ldhx	__divsint_PARM_2
   0043                     136 00109$:
   0043 CFr00r01      [ 4]  137 	stx	(__divuint_PARM_2 + 1)
   0046 8B            [ 2]  138 	pshh
   0047 86            [ 3]  139 	pula
   0048 C7r00r00      [ 4]  140 	sta	__divuint_PARM_2
   004B B6*02         [ 3]  141 	lda	*(__divsint_sloc1_1_0 + 1)
   004D BE*01         [ 3]  142 	ldx	*__divsint_sloc1_1_0
   004F CDr00r00      [ 6]  143 	jsr	__divuint
                            144 ;../_divsint.c:218: if ((x < 0) ^ (y < 0))
   0052 87            [ 2]  145 	psha
   0053 B6*00         [ 3]  146 	lda	*__divsint_sloc0_1_0
   0055 B8*03         [ 3]  147 	eor	*__divsint_sloc2_1_0
   0057 86            [ 3]  148 	pula
   0058 27 0C         [ 3]  149 	beq	00102$
                            150 ;../_divsint.c:219: return -r;
   005A 40            [ 1]  151 	nega
   005B 87            [ 2]  152 	psha
   005C 4F            [ 1]  153 	clra
   005D 89            [ 2]  154 	pshx
   005E 9E E2 01      [ 4]  155 	sbc	1,s
   0061 A7 01         [ 2]  156 	ais	#1
   0063 97            [ 1]  157 	tax
   0064 86            [ 3]  158 	pula
   0065 81            [ 6]  159 	rts
   0066                     160 00102$:
                            161 ;../_divsint.c:221: return r;
                            162 ;../_divsint.c:222: }
   0066 81            [ 6]  163 	rts
                            164 	.area CSEG    (CODE)
                            165 	.area CONST   (CODE)
                            166 	.area XINIT   (CODE)
                            167 	.area CABS    (ABS,CODE)
