****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 3
        -report_by design
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Sat Aug 30 21:22:43 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: RST_SYNC_2/sync_rst_reg[1] (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: U0_PULSE_GEN/SYNC_REG_reg (removal check against rising-edge clock clocked by FUN_TX_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_TX_CLK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                   0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  RST_SYNC_2/sync_rst_reg[1]/CLK (SDFFARX1)        0.00      0.00 r
  RST_SYNC_2/sync_rst_reg[1]/Q (SDFFARX1)          0.12      0.12 r
  U6_MUX2x1/U2/Q (MUX21X1)                         0.07      0.19 r
  U8/Z (NBUFFX2)                                   0.07      0.27 r
  U0_PULSE_GEN/SYNC_REG_reg/RSTB (SDFFARX1)        0.00      0.27 r
  data arrival time                                          0.27

  clock FUN_TX_CLK (rise edge)                     0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  clock reconvergence pessimism                   -0.00      0.00
  U0_PULSE_GEN/SYNC_REG_reg/CLK (SDFFARX1)         0.00      0.00 r
  clock uncertainty                                0.10      0.10
  library hold time                                0.39      0.49
  data required time                                         0.49
  ------------------------------------------------------------------------
  data required time                                         0.49
  data arrival time                                         -0.27
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.23



  Startpoint: RST_SYNC_1/sync_rst_reg[1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15] (removal check against rising-edge clock clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  RST_SYNC_1/sync_rst_reg[1]/CLK (SDFFARX1)        0.00      0.00 r
  RST_SYNC_1/sync_rst_reg[1]/Q (SDFFARX1)          0.11      0.11 r
  U5_MUX2x1/U2/Q (MUX21X1)                         0.08      0.19 r
  U0_ALU/U190/Z (NBUFFX2)                          0.07      0.26 r
  U0_ALU/ALU_OUT_reg[15]/RSTB (SDFFARX1)           0.00      0.26 r
  data arrival time                                          0.26

  clock ALU_CLK (rise edge)                        0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  clock reconvergence pessimism                   -0.00      0.00
  U0_ALU/ALU_OUT_reg[15]/CLK (SDFFARX1)            0.00      0.00 r
  clock uncertainty                                0.10      0.10
  library hold time                                0.39      0.49
  data required time                                         0.49
  ------------------------------------------------------------------------
  data required time                                         0.49
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.22



  Startpoint: RST_SYNC_1/sync_rst_reg[1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14] (removal check against rising-edge clock clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  RST_SYNC_1/sync_rst_reg[1]/CLK (SDFFARX1)        0.00      0.00 r
  RST_SYNC_1/sync_rst_reg[1]/Q (SDFFARX1)          0.11      0.11 r
  U5_MUX2x1/U2/Q (MUX21X1)                         0.08      0.19 r
  U0_ALU/U190/Z (NBUFFX2)                          0.07      0.26 r
  U0_ALU/ALU_OUT_reg[14]/RSTB (SDFFARX1)           0.00      0.26 r
  data arrival time                                          0.26

  clock ALU_CLK (rise edge)                        0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  clock reconvergence pessimism                   -0.00      0.00
  U0_ALU/ALU_OUT_reg[14]/CLK (SDFFARX1)            0.00      0.00 r
  clock uncertainty                                0.10      0.10
  library hold time                                0.39      0.49
  data required time                                         0.49
  ------------------------------------------------------------------------
  data required time                                         0.49
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.22


1
