library ieee;
use ieee.std_logic_1164.all;

entity d_flipflop is
	port(
		Clk, R, D : in  std_logic;
		Q 			 : out std_logic;
	);
end d_flipflop;

architecture Behavioral of d_flipflop is

begin

end Behavioral;
