[H] Edge ({Const_27|float32=5.00} -> {FMUL_10}) | load pin name verification:  inPinB pin name verified
[H] Edge ({Const_27|float32=5.00} -> {FMUL_10}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Const_28|float32=13.00} -> {FMUL_14}) | load pin name verification:  anyPins pin name verified
[H] Edge ({Const_28|float32=13.00} -> {FMUL_14}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Const_29|float32=9.00} -> {FMUL_12}) | load pin name verification:  inPinA pin name verified
[H] Edge ({Const_29|float32=9.00} -> {FMUL_12}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Const_30|float32=11.00} -> {FMUL_13}) | load pin name verification:  anyPins pin name verified
[H] Edge ({Const_30|float32=11.00} -> {FMUL_13}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Const_31|float32=3.00} -> {FMUL_9}) | load pin name verification:  anyPins pin name verified
[H] Edge ({Const_31|float32=3.00} -> {FMUL_9}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Const_32|float32=15.00} -> {FMUL_15}) | load pin name verification:  inPinB pin name verified
[H] Edge ({Const_32|float32=15.00} -> {FMUL_15}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Const_33|float32=17.00} -> {FMUL_16}) | load pin name verification:  anyPins pin name verified
[H] Edge ({Const_33|float32=17.00} -> {FMUL_16}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Const_34|float32=7.00} -> {FMUL_11}) | load pin name verification:  anyPins pin name verified
[H] Edge ({Const_34|float32=7.00} -> {FMUL_11}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Const_35|float32=19.00} -> {FMUL_17}) | load pin name verification:  inPinA pin name verified
[H] Edge ({Const_35|float32=19.00} -> {FMUL_17}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FADD_18} -> {FADD_25}) | load pin name verification:  inPinB pin name verified
[H] Edge ({FADD_18} -> {FADD_25}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FADD_19} -> {FADD_25}) | load pin name verification:  inPinA pin name verified
[H] Edge ({FADD_19} -> {FADD_25}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FADD_20} -> {FADD_18}) | load pin name verification:  anyPins pin name verified
[H] Edge ({FADD_20} -> {FADD_18}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FADD_21} -> {FADD_19}) | load pin name verification:  anyPins pin name verified
[H] Edge ({FADD_21} -> {FADD_19}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FADD_22} -> {FADD_18}) | load pin name verification:  anyPins pin name verified
[H] Edge ({FADD_22} -> {FADD_18}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FADD_23} -> {FADD_19}) | load pin name verification:  anyPins pin name verified
[H] Edge ({FADD_23} -> {FADD_19}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FADD_24} -> {FADD_20}) | load pin name verification:  anyPins pin name verified
[H] Edge ({FADD_24} -> {FADD_20}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FADD_25} -> {Store_26}) | load pin name verification:  inPinA pin name verified
[H] Edge ({FADD_25} -> {Store_26}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FMUL_10} -> {FADD_23}) | load pin name verification:  inPinA pin name verified
[H] Edge ({FMUL_10} -> {FADD_23}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FMUL_11} -> {FADD_23}) | load pin name verification:  anyPins pin name verified
[H] Edge ({FMUL_11} -> {FADD_23}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FMUL_12} -> {FADD_22}) | load pin name verification:  anyPins pin name verified
[H] Edge ({FMUL_12} -> {FADD_22}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FMUL_13} -> {FADD_21}) | load pin name verification:  inPinB pin name verified
[H] Edge ({FMUL_13} -> {FADD_21}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FMUL_14} -> {FADD_20}) | load pin name verification:  anyPins pin name verified
[H] Edge ({FMUL_14} -> {FADD_20}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FMUL_15} -> {FADD_24}) | load pin name verification:  inPinB pin name verified
[H] Edge ({FMUL_15} -> {FADD_24}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FMUL_16} -> {FADD_21}) | load pin name verification:  anyPins pin name verified
[H] Edge ({FMUL_16} -> {FADD_21}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FMUL_17} -> {FADD_24}) | load pin name verification:  inPinA pin name verified
[H] Edge ({FMUL_17} -> {FADD_24}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({FMUL_9} -> {FADD_22}) | load pin name verification:  inPinA pin name verified
[H] Edge ({FMUL_9} -> {FADD_22}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Load_0} -> {FMUL_9}) | load pin name verification:  inPinA pin name verified
[H] Edge ({Load_0} -> {FMUL_9}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Load_1} -> {FMUL_10}) | load pin name verification:  anyPins pin name verified
[H] Edge ({Load_1} -> {FMUL_10}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Load_2} -> {FMUL_11}) | load pin name verification:  anyPins pin name verified
[H] Edge ({Load_2} -> {FMUL_11}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Load_3} -> {FMUL_12}) | load pin name verification:  inPinB pin name verified
[H] Edge ({Load_3} -> {FMUL_12}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Load_4} -> {FMUL_13}) | load pin name verification:  anyPins pin name verified
[H] Edge ({Load_4} -> {FMUL_13}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Load_5} -> {FMUL_14}) | load pin name verification:  anyPins pin name verified
[H] Edge ({Load_5} -> {FMUL_14}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Load_6} -> {FMUL_15}) | load pin name verification:  anyPins pin name verified
[H] Edge ({Load_6} -> {FMUL_15}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Load_7} -> {FMUL_16}) | load pin name verification:  anyPins pin name verified
[H] Edge ({Load_7} -> {FMUL_16}) | driver pin name verification:  outPinA pin name verified
[H] Edge ({Load_8} -> {FMUL_17}) | load pin name verification:  anyPins pin name verified
[H] Edge ({Load_8} -> {FMUL_17}) | driver pin name verification:  outPinA pin name verified
***** BEGINNING OUTER WHILE LOOP ***** ITER 1 
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 9 1
SIZE: 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
** routing for signal: 11 {FADD_20}
** routing for signal: 12 {FADD_21}
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
** routing for signal: 15 {FADD_24}
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
** routing for signal: 22 {FMUL_15}
** routing for signal: 23 {FMUL_16}
** routing for signal: 24 {FMUL_17}
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
** routing for signal: 27 {Load_1}
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
** routing for signal: 30 {Load_4}
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 27 2
SIZE: 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
** routing for signal: 11 {FADD_20}
** routing for signal: 12 {FADD_21}
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
** routing for signal: 15 {FADD_24}
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
** routing for signal: 22 {FMUL_15}
** routing for signal: 23 {FMUL_16}
** routing for signal: 24 {FMUL_17}
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
** routing for signal: 30 {Load_4}
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 24 1
SIZE: 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
** routing for signal: 11 {FADD_20}
** routing for signal: 12 {FADD_21}
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
** routing for signal: 15 {FADD_24}
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
** routing for signal: 22 {FMUL_15}
** routing for signal: 23 {FMUL_16}
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
** routing for signal: 30 {Load_4}
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 23 1
SIZE: 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
** routing for signal: 11 {FADD_20}
** routing for signal: 12 {FADD_21}
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
** routing for signal: 15 {FADD_24}
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
** routing for signal: 22 {FMUL_15}
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
** routing for signal: 30 {Load_4}
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 21 1
SIZE: 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
** routing for signal: 11 {FADD_20}
** routing for signal: 12 {FADD_21}
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
** routing for signal: 15 {FADD_24}
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
** routing for signal: 22 {FMUL_15}
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
** routing for signal: 30 {Load_4}
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 30 2
SIZE: 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
** routing for signal: 11 {FADD_20}
** routing for signal: 12 {FADD_21}
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
** routing for signal: 15 {FADD_24}
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
** routing for signal: 22 {FMUL_15}
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 10 1
SIZE: 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
** routing for signal: 11 {FADD_20}
** routing for signal: 12 {FADD_21}
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
** routing for signal: 15 {FADD_24}
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
** routing for signal: 22 {FMUL_15}
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 11 1
SIZE: 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 4 col 7
NAME :{FMUL_14} LOAD: 
 ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 1
NAME :{FADD_20} LOAD: 
 ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 7
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
** routing for signal: 15 {FADD_24}
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 33 2
SIZE: 0
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 2
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 3
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 7
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 0
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 2
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 3
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 3
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
** routing for signal: 15 {FADD_24}
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 14 1
SIZE: 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 6
NAME :{FADD_23} LOAD: 
 ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 6
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 22 1
SIZE: 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 26 2
SIZE: 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 12 1
SIZE: 0
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 0 col 3
NAME :{FMUL_16} LOAD: 
 ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 6
NAME :{FADD_21} LOAD: 
 ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 3
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 15 1
SIZE: 0
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 6 col 1
NAME :{FMUL_17} LOAD: 
 ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 4
NAME :{FADD_24} LOAD: 
 ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 7 col 5
NAME :{FMUL_15} LOAD: 
 ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 1
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 29 2
SIZE: 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
	 0 memport LEFT row 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 17 1
SIZE: 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 6
NAME :{FMUL_10} LOAD: 
 ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 149 SB_SE row 1 col 1
	 275 SB_SE row 2 col 2
	 401 SB_SE row 3 col 3
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
	 0 memport LEFT row 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
** routing for signal: 31 {Load_5}
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 31 2
SIZE: 0
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport LEFT row 2
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport LEFT row 3
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport LEFT row 7
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport RIGHT row 0
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport RIGHT row 2
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport RIGHT row 3
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport RIGHT row 4
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 149 SB_SE row 1 col 1
	 275 SB_SE row 2 col 2
	 401 SB_SE row 3 col 3
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
	 0 memport LEFT row 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 570 SB_INP_A row 4 col 7
	 573 SB_MUX2_A row 4 col 7
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 16 1
SIZE: 0
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 6
NAME :{FADD_19} LOAD: 
 ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 1
NAME :{FADD_18} LOAD: 
 ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 1
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
	 213 SB_SW row 1 col 6
	 311 SB_SW row 2 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 149 SB_SE row 1 col 1
	 275 SB_SE row 2 col 2
	 401 SB_SE row 3 col 3
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
	 0 memport LEFT row 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 570 SB_INP_A row 4 col 7
	 573 SB_MUX2_A row 4 col 7
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 13 1
SIZE: 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 1
NAME :{FADD_22} LOAD: 
 ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
	 213 SB_SW row 1 col 6
	 311 SB_SW row 2 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 149 SB_SE row 1 col 1
	 275 SB_SE row 2 col 2
	 401 SB_SE row 3 col 3
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
	 0 memport LEFT row 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 570 SB_INP_A row 4 col 7
	 573 SB_MUX2_A row 4 col 7
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 18 1
SIZE: 0
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 6
NAME :{FMUL_11} LOAD: 
 ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 7
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
	 213 SB_SW row 1 col 6
	 311 SB_SW row 2 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 149 SB_SE row 1 col 1
	 275 SB_SE row 2 col 2
	 401 SB_SE row 3 col 3
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
	 0 memport LEFT row 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 570 SB_INP_A row 4 col 7
	 573 SB_MUX2_A row 4 col 7
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 20 1
SIZE: 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 5
NAME :{FMUL_13} LOAD: 
 ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
	 213 SB_SW row 1 col 6
	 311 SB_SW row 2 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 149 SB_SE row 1 col 1
	 275 SB_SE row 2 col 2
	 401 SB_SE row 3 col 3
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
	 0 memport LEFT row 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
	 22 SB_E row 0 col 0
	 37 SB_SE row 0 col 1
	 163 SB_SE row 1 col 2
	 289 SB_SE row 2 col 3
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 570 SB_INP_A row 4 col 7
	 573 SB_MUX2_A row 4 col 7
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 19 1
SIZE: 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 0
NAME :{FMUL_12} LOAD: 
 ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
	 213 SB_SW row 1 col 6
	 311 SB_SW row 2 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 149 SB_SE row 1 col 1
	 275 SB_SE row 2 col 2
	 401 SB_SE row 3 col 3
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
	 0 memport LEFT row 0
	 16 SB_S row 0 col 0
	 135 SB_SE row 1 col 0
	 254 SB_S row 2 col 1
	 367 SB_SW row 3 col 1
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
	 22 SB_E row 0 col 0
	 37 SB_SE row 0 col 1
	 163 SB_SE row 1 col 2
	 289 SB_SE row 2 col 3
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 570 SB_INP_A row 4 col 7
	 573 SB_MUX2_A row 4 col 7
** routing for signal: 32 {Load_6}
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 32 2
SIZE: 0
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 2
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 3
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 7
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 0
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 2
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 3
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 7
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
	 213 SB_SW row 1 col 6
	 311 SB_SW row 2 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 149 SB_SE row 1 col 1
	 275 SB_SE row 2 col 2
	 401 SB_SE row 3 col 3
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
	 0 memport LEFT row 0
	 16 SB_S row 0 col 0
	 135 SB_SE row 1 col 0
	 254 SB_S row 2 col 1
	 367 SB_SW row 3 col 1
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
	 22 SB_E row 0 col 0
	 37 SB_SE row 0 col 1
	 163 SB_SE row 1 col 2
	 289 SB_SE row 2 col 3
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 570 SB_INP_A row 4 col 7
	 573 SB_MUX2_A row 4 col 7
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 25 1
SIZE: 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 0
NAME :{FMUL_9} LOAD: 
 ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
	 213 SB_SW row 1 col 6
	 311 SB_SW row 2 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 142 SB_S row 1 col 1
	 261 SB_SE row 2 col 1
	 381 SB_SW row 3 col 2
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 149 SB_SE row 1 col 1
	 275 SB_SE row 2 col 2
	 401 SB_SE row 3 col 3
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 28 {Load_2}
** routing for signal: 29 {Load_3}
	 0 memport LEFT row 0
	 16 SB_S row 0 col 0
	 135 SB_SE row 1 col 0
	 254 SB_S row 2 col 1
	 367 SB_SW row 3 col 1
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
	 22 SB_E row 0 col 0
	 37 SB_SE row 0 col 1
	 163 SB_SE row 1 col 2
	 289 SB_SE row 2 col 3
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 570 SB_INP_A row 4 col 7
	 573 SB_MUX2_A row 4 col 7
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 28 2
SIZE: 0
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 2
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 3
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 7
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 0
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 2
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 3
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 1
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
	 213 SB_SW row 1 col 6
	 311 SB_SW row 2 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 142 SB_S row 1 col 1
	 261 SB_SE row 2 col 1
	 381 SB_SW row 3 col 2
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 149 SB_SE row 1 col 1
	 275 SB_SE row 2 col 2
	 401 SB_SE row 3 col 3
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 0 memport LEFT row 0
	 16 SB_S row 0 col 0
	 135 SB_SE row 1 col 0
	 254 SB_S row 2 col 1
	 367 SB_SW row 3 col 1
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
	 22 SB_E row 0 col 0
	 37 SB_SE row 0 col 1
	 163 SB_SE row 1 col 2
	 289 SB_SE row 2 col 3
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 570 SB_INP_A row 4 col 7
	 573 SB_MUX2_A row 4 col 7
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 34 2
SIZE: 0
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 2
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 3
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 7
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport RIGHT row 0
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport RIGHT row 2
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport RIGHT row 3
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 6
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
	 213 SB_SW row 1 col 6
	 311 SB_SW row 2 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 142 SB_S row 1 col 1
	 261 SB_SE row 2 col 1
	 381 SB_SW row 3 col 2
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 149 SB_SE row 1 col 1
	 275 SB_SE row 2 col 2
	 401 SB_SE row 3 col 3
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 0 memport LEFT row 0
	 16 SB_S row 0 col 0
	 135 SB_SE row 1 col 0
	 254 SB_S row 2 col 1
	 367 SB_SW row 3 col 1
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
	 22 SB_E row 0 col 0
	 37 SB_SE row 0 col 1
	 163 SB_SE row 1 col 2
	 289 SB_SE row 2 col 3
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 570 SB_INP_A row 4 col 7
	 573 SB_MUX2_A row 4 col 7
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 35 {Store_26}
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 35 1
SIZE: 0
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 3
NAME :{FADD_25} LOAD: 
 ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 4 col 3
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
	 213 SB_SW row 1 col 6
	 311 SB_SW row 2 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 142 SB_S row 1 col 1
	 261 SB_SE row 2 col 1
	 381 SB_SW row 3 col 2
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 149 SB_SE row 1 col 1
	 275 SB_SE row 2 col 2
	 401 SB_SE row 3 col 3
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 0 memport LEFT row 0
	 16 SB_S row 0 col 0
	 135 SB_SE row 1 col 0
	 254 SB_S row 2 col 1
	 367 SB_SW row 3 col 1
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
	 22 SB_E row 0 col 0
	 37 SB_SE row 0 col 1
	 163 SB_SE row 1 col 2
	 289 SB_SE row 2 col 3
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 570 SB_INP_A row 4 col 7
	 573 SB_MUX2_A row 4 col 7
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
OVERUSE 3 ON  memport LEFT row 0
OVERUSE 1 ON  SB_SE row 0 col 0
TOTAL OVERUSE: 2
***** BEGINNING OUTER WHILE LOOP ***** ITER 2 
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 29 2
SIZE: 7
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 7
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport RIGHT row 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport RIGHT row 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport RIGHT row 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 4
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
	 213 SB_SW row 1 col 6
	 311 SB_SW row 2 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 142 SB_S row 1 col 1
	 261 SB_SE row 2 col 1
	 381 SB_SW row 3 col 2
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 149 SB_SE row 1 col 1
	 275 SB_SE row 2 col 2
	 401 SB_SE row 3 col 3
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
	 22 SB_E row 0 col 0
	 37 SB_SE row 0 col 1
	 163 SB_SE row 1 col 2
	 289 SB_SE row 2 col 3
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 570 SB_INP_A row 4 col 7
	 573 SB_MUX2_A row 4 col 7
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 26 2
SIZE: 7
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 7
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport RIGHT row 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport RIGHT row 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport RIGHT row 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 5
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
	 213 SB_SW row 1 col 6
	 311 SB_SW row 2 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 0 memport LEFT row 0
	 23 SB_SE row 0 col 0
	 149 SB_SE row 1 col 1
	 275 SB_SE row 2 col 2
	 401 SB_SE row 3 col 3
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
	 22 SB_E row 0 col 0
	 37 SB_SE row 0 col 1
	 163 SB_SE row 1 col 2
	 289 SB_SE row 2 col 3
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 570 SB_INP_A row 4 col 7
	 573 SB_MUX2_A row 4 col 7
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 27 2
SIZE: 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport RIGHT row 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport RIGHT row 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport RIGHT row 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport RIGHT row 5
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
	 213 SB_SW row 1 col 6
	 311 SB_SW row 2 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 675 SB_SW row 5 col 7
	 775 SB_NW row 6 col 6
	 649 SB_NW row 5 col 5
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 0 memport LEFT row 0
	 22 SB_E row 0 col 0
	 37 SB_SE row 0 col 1
	 163 SB_SE row 1 col 2
	 289 SB_SE row 2 col 3
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 570 SB_INP_A row 4 col 7
	 573 SB_MUX2_A row 4 col 7
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 30 2
SIZE: 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport RIGHT row 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport RIGHT row 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport RIGHT row 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport RIGHT row 6
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
	 213 SB_SW row 1 col 6
	 311 SB_SW row 2 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 575 ALU row 4 col 7
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 675 SB_SW row 5 col 7
	 775 SB_NW row 6 col 6
	 649 SB_NW row 5 col 5
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 537 SB_NW row 4 col 5
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 570 SB_INP_A row 4 col 7
	 573 SB_MUX2_A row 4 col 7
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 21 1
SIZE: 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 4
NAME :{FMUL_14} LOAD: 
 ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport RIGHT row 4
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 225 ALU row 1 col 6
	 213 SB_SW row 1 col 6
	 311 SB_SW row 2 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 315 SB_NE row 2 col 5
	 221 SB_INP_B row 1 col 6
	 222 SB_MUX2_B row 1 col 6
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 328 SB_N row 2 col 6
	 220 SB_INP_A row 1 col 6
	 223 SB_MUX2_A row 1 col 6
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 675 SB_SW row 5 col 7
	 775 SB_NW row 6 col 6
	 649 SB_NW row 5 col 5
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 537 SB_NW row 4 col 5
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 10 1
SIZE: 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 5
NAME :{FADD_21} LOAD: 
 ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 6
NAME :{FADD_23} LOAD: 
 ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 3
NAME :{FADD_19} LOAD: 
 ALU row 4 col 3
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 5
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 424 SB_W row 3 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 858 SB_W row 7 col 4
	 845 SB_NW row 7 col 3
	 719 SB_NW row 6 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 310 SB_S row 2 col 5
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 325 SB_SW row 2 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 675 SB_SW row 5 col 7
	 775 SB_NW row 6 col 6
	 649 SB_NW row 5 col 5
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 537 SB_NW row 4 col 5
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 11 1
SIZE: 6
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 1
NAME :{FADD_20} LOAD: 
 ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 3
NAME :{FADD_24} LOAD: 
 ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 6 col 5
NAME :{FMUL_14} LOAD: 
 ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FMUL_14}
SOURCE : {FMUL_14} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 3
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 424 SB_W row 3 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 606 SB_W row 5 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 310 SB_S row 2 col 5
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 325 SB_SW row 2 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 675 SB_SW row 5 col 7
	 775 SB_NW row 6 col 6
	 649 SB_NW row 5 col 5
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 537 SB_NW row 4 col 5
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 3 memport LEFT row 3
	 357 SB_NE row 3 col 0
	 259 SB_NE row 2 col 1
	 161 SB_NE row 1 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 33 2
SIZE: 6
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 2
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 3
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 7
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 0
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 2
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 3
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 1
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 424 SB_W row 3 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 606 SB_W row 5 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 310 SB_S row 2 col 5
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 325 SB_SW row 2 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 675 SB_SW row 5 col 7
	 775 SB_NW row 6 col 6
	 649 SB_NW row 5 col 5
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 537 SB_NW row 4 col 5
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 147 SB_NE row 1 col 1
	 50 SB_E row 0 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 32 2
SIZE: 5
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 2
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 3
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 7
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 0
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 2
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 3
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 7
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 424 SB_W row 3 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 606 SB_W row 5 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 310 SB_S row 2 col 5
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 325 SB_SW row 2 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 675 SB_SW row 5 col 7
	 775 SB_NW row 6 col 6
	 649 SB_NW row 5 col 5
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 537 SB_NW row 4 col 5
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 147 SB_NE row 1 col 1
	 50 SB_E row 0 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 22 1
SIZE: 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 3
NAME :{FMUL_15} LOAD: 
 ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{Load_6}
SOURCE : {Load_6} TARGET : {FMUL_15}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 7
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 424 SB_W row 3 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 606 SB_W row 5 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 310 SB_S row 2 col 5
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 325 SB_SW row 2 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 715 ALU row 6 col 1
	 709 SB_SE row 6 col 1
	 833 SB_NE row 7 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 675 SB_SW row 5 col 7
	 775 SB_NW row 6 col 6
	 649 SB_NW row 5 col 5
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 537 SB_NW row 4 col 5
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 147 SB_NE row 1 col 1
	 50 SB_E row 0 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 24 1
SIZE: 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 3
NAME :{FMUL_17} LOAD: 
 ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 6
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 424 SB_W row 3 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 606 SB_W row 5 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 310 SB_S row 2 col 5
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 325 SB_SW row 2 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 533 ALU row 4 col 4
	 525 SB_NE row 4 col 4
	 427 SB_NE row 3 col 5
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 722 SB_E row 6 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 675 SB_SW row 5 col 7
	 775 SB_NW row 6 col 6
	 649 SB_NW row 5 col 5
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 537 SB_NW row 4 col 5
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 147 SB_NE row 1 col 1
	 50 SB_E row 0 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 708 SB_E row 6 col 1
	 725 SB_INP_B row 6 col 2
	 726 SB_MUX2_B row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 17 1
SIZE: 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 6
NAME :{FMUL_10} LOAD: 
 ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{Load_1}
SOURCE : {Load_1} TARGET : {FMUL_10}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  memport RIGHT row 5
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 424 SB_W row 3 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 606 SB_W row 5 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 310 SB_S row 2 col 5
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 325 SB_SW row 2 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 440 SB_N row 3 col 6
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 71 ALU row 0 col 3
	 65 SB_SE row 0 col 3
	 191 SB_SE row 1 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 722 SB_E row 6 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 537 SB_NW row 4 col 5
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 147 SB_NE row 1 col 1
	 50 SB_E row 0 col 2
	 66 SB_INP_A row 0 col 3
	 69 SB_MUX2_A row 0 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 708 SB_E row 6 col 1
	 725 SB_INP_B row 6 col 2
	 726 SB_MUX2_B row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 23 1
SIZE: 5
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 5
NAME :{FMUL_16} LOAD: 
 ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{Load_7}
SOURCE : {Load_7} TARGET : {FMUL_16}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  memport LEFT row 1
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 424 SB_W row 3 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 606 SB_W row 5 col 2
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 310 SB_S row 2 col 5
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 325 SB_SW row 2 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 440 SB_N row 3 col 6
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 302 SB_E row 2 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 722 SB_E row 6 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 537 SB_NW row 4 col 5
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 708 SB_E row 6 col 1
	 725 SB_INP_B row 6 col 2
	 726 SB_MUX2_B row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 9 1
SIZE: 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 3
NAME :{FADD_18} LOAD: 
 ALU row 4 col 3
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 0
NAME :{FADD_22} LOAD: 
 ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_20}
SOURCE : {FADD_20} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 7 col 4
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 617 ALU row 5 col 2
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 424 SB_W row 3 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 612 SB_INP_A row 5 col 2
	 615 SB_MUX2_A row 5 col 2
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 310 SB_S row 2 col 5
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 596 SB_E row 5 col 1
	 613 SB_INP_B row 5 col 2
	 614 SB_MUX2_B row 5 col 2
** routing for signal: 14 {FADD_23}
	 337 ALU row 2 col 6
	 325 SB_SW row 2 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 440 SB_N row 3 col 6
	 332 SB_INP_A row 2 col 6
	 335 SB_MUX2_A row 2 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 333 SB_INP_B row 2 col 6
	 334 SB_MUX2_B row 2 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 302 SB_E row 2 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 722 SB_E row 6 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 537 SB_NW row 4 col 5
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 708 SB_E row 6 col 1
	 725 SB_INP_B row 6 col 2
	 726 SB_MUX2_B row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 14 1
SIZE: 4
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 1 col 7
NAME :{FMUL_11} LOAD: 
 ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 5
NAME :{FADD_23} LOAD: 
 ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 5 col 7
NAME :{FMUL_10} LOAD: 
 ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_23}
SOURCE : {FADD_23} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FMUL_10}
SOURCE : {FMUL_10} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 1 col 7
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 617 ALU row 5 col 2
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 424 SB_W row 3 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 612 SB_INP_A row 5 col 2
	 615 SB_MUX2_A row 5 col 2
** routing for signal: 12 {FADD_21}
	 323 ALU row 2 col 5
	 310 SB_S row 2 col 5
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 596 SB_E row 5 col 1
	 613 SB_INP_B row 5 col 2
	 614 SB_MUX2_B row 5 col 2
** routing for signal: 14 {FADD_23}
	 449 ALU row 3 col 6
	 438 SB_W row 3 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 444 SB_INP_A row 3 col 6
	 447 SB_MUX2_A row 3 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 324 SB_S row 2 col 6
	 445 SB_INP_B row 3 col 6
	 446 SB_MUX2_B row 3 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 413 SB_NE row 3 col 4
	 319 SB_INP_B row 2 col 5
	 320 SB_MUX2_B row 2 col 5
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 302 SB_E row 2 col 4
	 318 SB_INP_A row 2 col 5
	 321 SB_MUX2_A row 2 col 5
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 722 SB_E row 6 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 537 SB_NW row 4 col 5
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 708 SB_E row 6 col 1
	 725 SB_INP_B row 6 col 2
	 726 SB_MUX2_B row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 12 1
SIZE: 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 2 col 3
NAME :{FMUL_16} LOAD: 
 ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 3 col 4
NAME :{FMUL_13} LOAD: 
 ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 5
NAME :{FADD_21} LOAD: 
 ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_21}
SOURCE : {FADD_21} TARGET : {FADD_19}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_16}
SOURCE : {FMUL_16} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 2 col 3
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 617 ALU row 5 col 2
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 424 SB_W row 3 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 612 SB_INP_A row 5 col 2
	 615 SB_MUX2_A row 5 col 2
** routing for signal: 12 {FADD_21}
	 309 ALU row 2 col 4
	 303 SB_SE row 2 col 4
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 596 SB_E row 5 col 1
	 613 SB_INP_B row 5 col 2
	 614 SB_MUX2_B row 5 col 2
** routing for signal: 14 {FADD_23}
	 449 ALU row 3 col 6
	 438 SB_W row 3 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 444 SB_INP_A row 3 col 6
	 447 SB_MUX2_A row 3 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 324 SB_S row 2 col 6
	 445 SB_INP_B row 3 col 6
	 446 SB_MUX2_B row 3 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 421 ALU row 3 col 4
	 412 SB_N row 3 col 4
	 305 SB_INP_B row 2 col 4
	 306 SB_MUX2_B row 2 col 4
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 304 SB_INP_A row 2 col 4
	 307 SB_MUX2_A row 2 col 4
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 722 SB_E row 6 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 537 SB_NW row 4 col 5
	 417 SB_INP_B row 3 col 4
	 418 SB_MUX2_B row 3 col 4
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 708 SB_E row 6 col 1
	 725 SB_INP_B row 6 col 2
	 726 SB_MUX2_B row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 20 1
SIZE: 4
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 2 col 4
NAME :{FMUL_13} LOAD: 
 ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{FMUL_13}
SOURCE : {FMUL_13} TARGET : {FADD_21}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{Load_4}
SOURCE : {Load_4} TARGET : {FMUL_13}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  memport RIGHT row 6
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 617 ALU row 5 col 2
	 609 SB_NE row 5 col 2
	 515 SB_INP_B row 4 col 3
	 516 SB_MUX2_B row 4 col 3
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 424 SB_W row 3 col 5
	 409 SB_SW row 3 col 4
	 514 SB_INP_A row 4 col 3
	 517 SB_MUX2_A row 4 col 3
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 612 SB_INP_A row 5 col 2
	 615 SB_MUX2_A row 5 col 2
** routing for signal: 12 {FADD_21}
	 309 ALU row 2 col 4
	 303 SB_SE row 2 col 4
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 596 SB_E row 5 col 1
	 613 SB_INP_B row 5 col 2
	 614 SB_MUX2_B row 5 col 2
** routing for signal: 14 {FADD_23}
	 449 ALU row 3 col 6
	 438 SB_W row 3 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 519 ALU row 4 col 3
	 506 SB_S row 4 col 3
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 444 SB_INP_A row 3 col 6
	 447 SB_MUX2_A row 3 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 324 SB_S row 2 col 6
	 445 SB_INP_B row 3 col 6
	 446 SB_MUX2_B row 3 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 799 ALU row 6 col 7
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 538 SB_N row 4 col 5
	 425 SB_NW row 3 col 5
	 305 SB_INP_B row 2 col 4
	 306 SB_MUX2_B row 2 col 4
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 304 SB_INP_A row 2 col 4
	 307 SB_MUX2_A row 2 col 4
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 722 SB_E row 6 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 794 SB_INP_A row 6 col 7
	 797 SB_MUX2_A row 6 col 7
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 708 SB_E row 6 col 1
	 725 SB_INP_B row 6 col 2
	 726 SB_MUX2_B row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 16 1
SIZE: 4
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 3 col 5
NAME :{FADD_19} LOAD: 
 ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 5 col 2
NAME :{FADD_18} LOAD: 
 ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 5 col 3
NAME :{FADD_25} LOAD: 
 ALU row 5 col 3
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{FADD_19}
SOURCE : {FADD_19} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FADD_18}
SOURCE : {FADD_18} TARGET : {FADD_25}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 5 col 2
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 617 ALU row 5 col 2
	 610 SB_E row 5 col 2
	 623 SB_NE row 5 col 3
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 423 SB_SW row 3 col 5
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 612 SB_INP_A row 5 col 2
	 615 SB_MUX2_A row 5 col 2
** routing for signal: 12 {FADD_21}
	 309 ALU row 2 col 4
	 303 SB_SE row 2 col 4
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 596 SB_E row 5 col 1
	 613 SB_INP_B row 5 col 2
	 614 SB_MUX2_B row 5 col 2
** routing for signal: 14 {FADD_23}
	 449 ALU row 3 col 6
	 438 SB_W row 3 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 743 ALU row 6 col 3
	 737 SB_SE row 6 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 533 ALU row 4 col 4
	 521 SB_SW row 4 col 4
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 444 SB_INP_A row 3 col 6
	 447 SB_MUX2_A row 3 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 324 SB_S row 2 col 6
	 445 SB_INP_B row 3 col 6
	 446 SB_MUX2_B row 3 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 799 ALU row 6 col 7
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 538 SB_N row 4 col 5
	 425 SB_NW row 3 col 5
	 305 SB_INP_B row 2 col 4
	 306 SB_MUX2_B row 2 col 4
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 746 SB_W row 6 col 4
	 739 SB_INP_B row 6 col 3
	 740 SB_MUX2_B row 6 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 304 SB_INP_A row 2 col 4
	 307 SB_MUX2_A row 2 col 4
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 722 SB_E row 6 col 2
	 738 SB_INP_A row 6 col 3
	 741 SB_MUX2_A row 6 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 794 SB_INP_A row 6 col 7
	 797 SB_MUX2_A row 6 col 7
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 708 SB_E row 6 col 1
	 725 SB_INP_B row 6 col 2
	 726 SB_MUX2_B row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 15 1
SIZE: 4
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 6 col 2
NAME :{FMUL_17} LOAD: 
 ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 4
NAME :{FADD_24} LOAD: 
 ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 7 col 5
NAME :{FMUL_15} LOAD: 
 ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FADD_24}
SOURCE : {FADD_24} TARGET : {FADD_20}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{FMUL_15}
SOURCE : {FMUL_15} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_17}
SOURCE : {FMUL_17} TARGET : {FADD_24}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 6 col 2
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 617 ALU row 5 col 2
	 610 SB_E row 5 col 2
	 623 SB_NE row 5 col 3
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 423 SB_SW row 3 col 5
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 612 SB_INP_A row 5 col 2
	 615 SB_MUX2_A row 5 col 2
** routing for signal: 12 {FADD_21}
	 309 ALU row 2 col 4
	 303 SB_SE row 2 col 4
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 596 SB_E row 5 col 1
	 613 SB_INP_B row 5 col 2
	 614 SB_MUX2_B row 5 col 2
** routing for signal: 14 {FADD_23}
	 449 ALU row 3 col 6
	 438 SB_W row 3 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 855 ALU row 7 col 3
	 848 SB_E row 7 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 533 ALU row 4 col 4
	 521 SB_SW row 4 col 4
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 444 SB_INP_A row 3 col 6
	 447 SB_MUX2_A row 3 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 324 SB_S row 2 col 6
	 445 SB_INP_B row 3 col 6
	 446 SB_MUX2_B row 3 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 799 ALU row 6 col 7
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 538 SB_N row 4 col 5
	 425 SB_NW row 3 col 5
	 305 SB_INP_B row 2 col 4
	 306 SB_MUX2_B row 2 col 4
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 745 SB_SW row 6 col 4
	 851 SB_INP_B row 7 col 3
	 852 SB_MUX2_B row 7 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 304 SB_INP_A row 2 col 4
	 307 SB_MUX2_A row 2 col 4
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 723 SB_SE row 6 col 2
	 850 SB_INP_A row 7 col 3
	 853 SB_MUX2_A row 7 col 3
** routing for signal: 25 {FMUL_9}
	 491 ALU row 4 col 1
	 479 SB_SW row 4 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 581 SB_NE row 5 col 0
	 486 SB_INP_A row 4 col 1
	 489 SB_MUX2_A row 4 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 794 SB_INP_A row 6 col 7
	 797 SB_MUX2_A row 6 col 7
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 708 SB_E row 6 col 1
	 725 SB_INP_B row 6 col 2
	 726 SB_MUX2_B row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 25 1
SIZE: 4
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 0
NAME :{FMUL_9} LOAD: 
 ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{Load_0}
SOURCE : {Load_0} TARGET : {FMUL_9}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 5
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 617 ALU row 5 col 2
	 610 SB_E row 5 col 2
	 623 SB_NE row 5 col 3
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 423 SB_SW row 3 col 5
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 612 SB_INP_A row 5 col 2
	 615 SB_MUX2_A row 5 col 2
** routing for signal: 12 {FADD_21}
	 309 ALU row 2 col 4
	 303 SB_SE row 2 col 4
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 596 SB_E row 5 col 1
	 613 SB_INP_B row 5 col 2
	 614 SB_MUX2_B row 5 col 2
** routing for signal: 14 {FADD_23}
	 449 ALU row 3 col 6
	 438 SB_W row 3 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 855 ALU row 7 col 3
	 848 SB_E row 7 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 533 ALU row 4 col 4
	 521 SB_SW row 4 col 4
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 444 SB_INP_A row 3 col 6
	 447 SB_MUX2_A row 3 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 324 SB_S row 2 col 6
	 445 SB_INP_B row 3 col 6
	 446 SB_MUX2_B row 3 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 799 ALU row 6 col 7
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 538 SB_N row 4 col 5
	 425 SB_NW row 3 col 5
	 305 SB_INP_B row 2 col 4
	 306 SB_MUX2_B row 2 col 4
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 745 SB_SW row 6 col 4
	 851 SB_INP_B row 7 col 3
	 852 SB_MUX2_B row 7 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 304 SB_INP_A row 2 col 4
	 307 SB_MUX2_A row 2 col 4
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 723 SB_SE row 6 col 2
	 850 SB_INP_A row 7 col 3
	 853 SB_MUX2_A row 7 col 3
** routing for signal: 25 {FMUL_9}
	 715 ALU row 6 col 1
	 705 SB_NW row 6 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 583 SB_SE row 5 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 794 SB_INP_A row 6 col 7
	 797 SB_MUX2_A row 6 col 7
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 708 SB_E row 6 col 1
	 725 SB_INP_B row 6 col 2
	 726 SB_MUX2_B row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 19 1
SIZE: 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 0
NAME :{FMUL_12} LOAD: 
 ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{Load_3}
SOURCE : {Load_3} TARGET : {FMUL_12}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  memport LEFT row 4
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 617 ALU row 5 col 2
	 610 SB_E row 5 col 2
	 623 SB_NE row 5 col 3
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 423 SB_SW row 3 col 5
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 612 SB_INP_A row 5 col 2
	 615 SB_MUX2_A row 5 col 2
** routing for signal: 12 {FADD_21}
	 309 ALU row 2 col 4
	 303 SB_SE row 2 col 4
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 589 ALU row 5 col 0
	 582 SB_E row 5 col 0
	 596 SB_E row 5 col 1
	 613 SB_INP_B row 5 col 2
	 614 SB_MUX2_B row 5 col 2
** routing for signal: 14 {FADD_23}
	 449 ALU row 3 col 6
	 438 SB_W row 3 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 855 ALU row 7 col 3
	 848 SB_E row 7 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 533 ALU row 4 col 4
	 521 SB_SW row 4 col 4
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 444 SB_INP_A row 3 col 6
	 447 SB_MUX2_A row 3 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 324 SB_S row 2 col 6
	 445 SB_INP_B row 3 col 6
	 446 SB_MUX2_B row 3 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 464 SB_S row 4 col 0
	 585 SB_INP_B row 5 col 0
	 586 SB_MUX2_B row 5 col 0
** routing for signal: 20 {FMUL_13}
	 799 ALU row 6 col 7
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 538 SB_N row 4 col 5
	 425 SB_NW row 3 col 5
	 305 SB_INP_B row 2 col 4
	 306 SB_MUX2_B row 2 col 4
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 745 SB_SW row 6 col 4
	 851 SB_INP_B row 7 col 3
	 852 SB_MUX2_B row 7 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 304 SB_INP_A row 2 col 4
	 307 SB_MUX2_A row 2 col 4
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 723 SB_SE row 6 col 2
	 850 SB_INP_A row 7 col 3
	 853 SB_MUX2_A row 7 col 3
** routing for signal: 25 {FMUL_9}
	 715 ALU row 6 col 1
	 705 SB_NW row 6 col 1
	 584 SB_INP_A row 5 col 0
	 587 SB_MUX2_A row 5 col 0
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 583 SB_SE row 5 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 794 SB_INP_A row 6 col 7
	 797 SB_MUX2_A row 6 col 7
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 708 SB_E row 6 col 1
	 725 SB_INP_B row 6 col 2
	 726 SB_MUX2_B row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 13 1
SIZE: 5
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 4 col 0
NAME :{FMUL_12} LOAD: 
 ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 5 col 2
NAME :{FADD_22} LOAD: 
 ALU row 5 col 2
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 6 col 1
NAME :{FMUL_9} LOAD: 
 ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FADD_22}
SOURCE : {FADD_22} TARGET : {FADD_18}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{FMUL_9}
SOURCE : {FMUL_9} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{FMUL_12}
SOURCE : {FMUL_12} TARGET : {FADD_22}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 0
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 617 ALU row 5 col 2
	 610 SB_E row 5 col 2
	 623 SB_NE row 5 col 3
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 423 SB_SW row 3 col 5
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 612 SB_INP_A row 5 col 2
	 615 SB_MUX2_A row 5 col 2
** routing for signal: 12 {FADD_21}
	 309 ALU row 2 col 4
	 303 SB_SE row 2 col 4
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 613 SB_INP_B row 5 col 2
	 614 SB_MUX2_B row 5 col 2
** routing for signal: 14 {FADD_23}
	 449 ALU row 3 col 6
	 438 SB_W row 3 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 855 ALU row 7 col 3
	 848 SB_E row 7 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 533 ALU row 4 col 4
	 521 SB_SW row 4 col 4
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 444 SB_INP_A row 3 col 6
	 447 SB_MUX2_A row 3 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 324 SB_S row 2 col 6
	 445 SB_INP_B row 3 col 6
	 446 SB_MUX2_B row 3 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 471 SB_SE row 4 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 20 {FMUL_13}
	 799 ALU row 6 col 7
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 538 SB_N row 4 col 5
	 425 SB_NW row 3 col 5
	 305 SB_INP_B row 2 col 4
	 306 SB_MUX2_B row 2 col 4
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 745 SB_SW row 6 col 4
	 851 SB_INP_B row 7 col 3
	 852 SB_MUX2_B row 7 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 304 SB_INP_A row 2 col 4
	 307 SB_MUX2_A row 2 col 4
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 723 SB_SE row 6 col 2
	 850 SB_INP_A row 7 col 3
	 853 SB_MUX2_A row 7 col 3
** routing for signal: 25 {FMUL_9}
	 715 ALU row 6 col 1
	 706 SB_N row 6 col 1
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 583 SB_SE row 5 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 794 SB_INP_A row 6 col 7
	 797 SB_MUX2_A row 6 col 7
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 6 memport LEFT row 6
	 694 SB_E row 6 col 0
	 708 SB_E row 6 col 1
	 725 SB_INP_B row 6 col 2
	 726 SB_MUX2_B row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 34 2
SIZE: 5
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 2
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 3
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 7
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport RIGHT row 0
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport RIGHT row 2
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport RIGHT row 3
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{Load_8}
SOURCE : {Load_8} TARGET : {FMUL_17}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport LEFT row 7
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 617 ALU row 5 col 2
	 610 SB_E row 5 col 2
	 623 SB_NE row 5 col 3
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 423 SB_SW row 3 col 5
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 612 SB_INP_A row 5 col 2
	 615 SB_MUX2_A row 5 col 2
** routing for signal: 12 {FADD_21}
	 309 ALU row 2 col 4
	 303 SB_SE row 2 col 4
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 613 SB_INP_B row 5 col 2
	 614 SB_MUX2_B row 5 col 2
** routing for signal: 14 {FADD_23}
	 449 ALU row 3 col 6
	 438 SB_W row 3 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 855 ALU row 7 col 3
	 848 SB_E row 7 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 533 ALU row 4 col 4
	 521 SB_SW row 4 col 4
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 444 SB_INP_A row 3 col 6
	 447 SB_MUX2_A row 3 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 227 SB_SW row 1 col 7
	 324 SB_S row 2 col 6
	 445 SB_INP_B row 3 col 6
	 446 SB_MUX2_B row 3 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 471 SB_SE row 4 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 20 {FMUL_13}
	 799 ALU row 6 col 7
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 538 SB_N row 4 col 5
	 425 SB_NW row 3 col 5
	 305 SB_INP_B row 2 col 4
	 306 SB_MUX2_B row 2 col 4
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 745 SB_SW row 6 col 4
	 851 SB_INP_B row 7 col 3
	 852 SB_MUX2_B row 7 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 304 SB_INP_A row 2 col 4
	 307 SB_MUX2_A row 2 col 4
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 723 SB_SE row 6 col 2
	 850 SB_INP_A row 7 col 3
	 853 SB_MUX2_A row 7 col 3
** routing for signal: 25 {FMUL_9}
	 715 ALU row 6 col 1
	 706 SB_N row 6 col 1
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 583 SB_SE row 5 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 794 SB_INP_A row 6 col 7
	 797 SB_MUX2_A row 6 col 7
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 7 memport LEFT row 7
	 806 SB_E row 7 col 0
	 819 SB_NE row 7 col 1
	 724 SB_INP_A row 6 col 2
	 727 SB_MUX2_A row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 18 1
SIZE: 5
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 0 col 0
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 0 col 1
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 0 col 2
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 0 col 3
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 0 col 4
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 0 col 5
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 0 col 6
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 0 col 7
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 1 col 0
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 1 col 1
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 1 col 2
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 1 col 3
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 1 col 4
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 1 col 5
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 1 col 6
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 2 col 0
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 2 col 1
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 2 col 2
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 2 col 3
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 2 col 4
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 2 col 5
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 2 col 6
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 2 col 7
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 3 col 0
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 3 col 1
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 3 col 2
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 3 col 3
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 3 col 4
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 3 col 5
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 3 col 6
NAME :{FMUL_11} LOAD: 
 ALU row 3 col 6
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 3 col 7
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 4 col 0
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 4 col 1
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 4 col 2
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 4 col 3
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 4 col 5
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 4 col 6
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 4 col 7
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 5 col 0
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 5 col 1
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 5 col 2
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 5 col 3
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 5 col 4
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 5 col 5
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 5 col 6
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 5 col 7
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 6 col 0
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 6 col 1
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 6 col 2
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 6 col 3
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 6 col 4
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 6 col 5
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 6 col 6
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 6 col 7
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 7 col 0
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 7 col 1
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 7 col 2
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 7 col 3
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 7 col 4
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 7 col 5
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 7 col 6
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 7 col 7
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{FMUL_11}
SOURCE : {FMUL_11} TARGET : {FADD_23}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 1 col 7
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 1
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 617 ALU row 5 col 2
	 610 SB_E row 5 col 2
	 623 SB_NE row 5 col 3
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 423 SB_SW row 3 col 5
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 612 SB_INP_A row 5 col 2
	 615 SB_MUX2_A row 5 col 2
** routing for signal: 12 {FADD_21}
	 309 ALU row 2 col 4
	 303 SB_SE row 2 col 4
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 613 SB_INP_B row 5 col 2
	 614 SB_MUX2_B row 5 col 2
** routing for signal: 14 {FADD_23}
	 449 ALU row 3 col 6
	 438 SB_W row 3 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 855 ALU row 7 col 3
	 848 SB_E row 7 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 533 ALU row 4 col 4
	 521 SB_SW row 4 col 4
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 444 SB_INP_A row 3 col 6
	 447 SB_MUX2_A row 3 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 226 SB_S row 1 col 7
	 339 SB_SW row 2 col 7
	 445 SB_INP_B row 3 col 6
	 446 SB_MUX2_B row 3 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 471 SB_SE row 4 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 20 {FMUL_13}
	 799 ALU row 6 col 7
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 538 SB_N row 4 col 5
	 425 SB_NW row 3 col 5
	 305 SB_INP_B row 2 col 4
	 306 SB_MUX2_B row 2 col 4
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 745 SB_SW row 6 col 4
	 851 SB_INP_B row 7 col 3
	 852 SB_MUX2_B row 7 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 304 SB_INP_A row 2 col 4
	 307 SB_MUX2_A row 2 col 4
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 723 SB_SE row 6 col 2
	 850 SB_INP_A row 7 col 3
	 853 SB_MUX2_A row 7 col 3
** routing for signal: 25 {FMUL_9}
	 715 ALU row 6 col 1
	 706 SB_N row 6 col 1
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 583 SB_SE row 5 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 794 SB_INP_A row 6 col 7
	 797 SB_MUX2_A row 6 col 7
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 7 memport LEFT row 7
	 806 SB_E row 7 col 0
	 819 SB_NE row 7 col 1
	 724 SB_INP_A row 6 col 2
	 727 SB_MUX2_A row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 28 2
SIZE: 3
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 2
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 3
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport LEFT row 7
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 0
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 2
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 3
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{Load_2}
SOURCE : {Load_2} TARGET : {FMUL_11}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  memport RIGHT row 1
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 617 ALU row 5 col 2
	 610 SB_E row 5 col 2
	 623 SB_NE row 5 col 3
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 423 SB_SW row 3 col 5
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 612 SB_INP_A row 5 col 2
	 615 SB_MUX2_A row 5 col 2
** routing for signal: 12 {FADD_21}
	 309 ALU row 2 col 4
	 303 SB_SE row 2 col 4
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 613 SB_INP_B row 5 col 2
	 614 SB_MUX2_B row 5 col 2
** routing for signal: 14 {FADD_23}
	 449 ALU row 3 col 6
	 438 SB_W row 3 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 855 ALU row 7 col 3
	 848 SB_E row 7 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 533 ALU row 4 col 4
	 521 SB_SW row 4 col 4
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 444 SB_INP_A row 3 col 6
	 447 SB_MUX2_A row 3 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 226 SB_S row 1 col 7
	 339 SB_SW row 2 col 7
	 445 SB_INP_B row 3 col 6
	 446 SB_MUX2_B row 3 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 471 SB_SE row 4 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 20 {FMUL_13}
	 799 ALU row 6 col 7
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 538 SB_N row 4 col 5
	 425 SB_NW row 3 col 5
	 305 SB_INP_B row 2 col 4
	 306 SB_MUX2_B row 2 col 4
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 745 SB_SW row 6 col 4
	 851 SB_INP_B row 7 col 3
	 852 SB_MUX2_B row 7 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 304 SB_INP_A row 2 col 4
	 307 SB_MUX2_A row 2 col 4
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 723 SB_SE row 6 col 2
	 850 SB_INP_A row 7 col 3
	 853 SB_MUX2_A row 7 col 3
** routing for signal: 25 {FMUL_9}
	 715 ALU row 6 col 1
	 706 SB_N row 6 col 1
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 583 SB_SE row 5 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 794 SB_INP_A row 6 col 7
	 797 SB_MUX2_A row 6 col 7
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 767 SB_INP_B row 6 col 5
	 768 SB_MUX2_B row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 7 memport LEFT row 7
	 806 SB_E row 7 col 0
	 819 SB_NE row 7 col 1
	 724 SB_INP_A row 6 col 2
	 727 SB_MUX2_A row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 31 2
SIZE: 5
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport LEFT row 0
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport LEFT row 1
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport LEFT row 2
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport LEFT row 3
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport LEFT row 4
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport LEFT row 5
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport LEFT row 6
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport LEFT row 7
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport RIGHT row 0
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport RIGHT row 1
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport RIGHT row 2
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport RIGHT row 3
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport RIGHT row 4
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport RIGHT row 5
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport RIGHT row 6
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport RIGHT row 7
BEGINNING ROUTE OF NAME :{Load_5}
SOURCE : {Load_5} TARGET : {FMUL_14}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  memport RIGHT row 4
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 617 ALU row 5 col 2
	 610 SB_E row 5 col 2
	 623 SB_NE row 5 col 3
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 423 SB_SW row 3 col 5
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 612 SB_INP_A row 5 col 2
	 615 SB_MUX2_A row 5 col 2
** routing for signal: 12 {FADD_21}
	 309 ALU row 2 col 4
	 303 SB_SE row 2 col 4
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 613 SB_INP_B row 5 col 2
	 614 SB_MUX2_B row 5 col 2
** routing for signal: 14 {FADD_23}
	 449 ALU row 3 col 6
	 438 SB_W row 3 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 855 ALU row 7 col 3
	 848 SB_E row 7 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 533 ALU row 4 col 4
	 521 SB_SW row 4 col 4
	 626 SB_INP_A row 5 col 3
	 629 SB_MUX2_A row 5 col 3
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 444 SB_INP_A row 3 col 6
	 447 SB_MUX2_A row 3 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 226 SB_S row 1 col 7
	 339 SB_SW row 2 col 7
	 445 SB_INP_B row 3 col 6
	 446 SB_MUX2_B row 3 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 471 SB_SE row 4 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 20 {FMUL_13}
	 799 ALU row 6 col 7
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 538 SB_N row 4 col 5
	 425 SB_NW row 3 col 5
	 305 SB_INP_B row 2 col 4
	 306 SB_MUX2_B row 2 col 4
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 745 SB_SW row 6 col 4
	 851 SB_INP_B row 7 col 3
	 852 SB_MUX2_B row 7 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 304 SB_INP_A row 2 col 4
	 307 SB_MUX2_A row 2 col 4
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 723 SB_SE row 6 col 2
	 850 SB_INP_A row 7 col 3
	 853 SB_MUX2_A row 7 col 3
** routing for signal: 25 {FMUL_9}
	 715 ALU row 6 col 1
	 706 SB_N row 6 col 1
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 583 SB_SE row 5 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 794 SB_INP_A row 6 col 7
	 797 SB_MUX2_A row 6 col 7
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 766 SB_INP_A row 6 col 5
	 769 SB_MUX2_A row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 7 memport LEFT row 7
	 806 SB_E row 7 col 0
	 819 SB_NE row 7 col 1
	 724 SB_INP_A row 6 col 2
	 727 SB_MUX2_A row 6 col 2
** routing for signal: 35 {Store_26}
	 631 ALU row 5 col 3
--------------------- New Vertices Mapping End ---------------------------
--------------------- New Vertices Mapping Start ---------------------------
Finding vertex model for: 35 1
SIZE: 1
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 0
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 1
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 2
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 3
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 4
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 5
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 6
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 0 col 7
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 0
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 1
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 2
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 3
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 4
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 5
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 6
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 1 col 7
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 0
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 1
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 2
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 3
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 4
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 5
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 6
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 2 col 7
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 0
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 1
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 2
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 3
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 4
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 5
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 6
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 3 col 7
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 0
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 1
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 2
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 3
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 4
EXPANSION SOURCE :  ALU row 4 col 4
NAME :{FADD_25} LOAD: 
 ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 5
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 6
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 4 col 7
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 0
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 1
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 2
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 3
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 5
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 6
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 7
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 0
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 1
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 2
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 3
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 4
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 5
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 6
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 6 col 7
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 0
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 1
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 2
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 3
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 4
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 5
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 6
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 7 col 7
EXPANSION SOURCE :  ALU row 4 col 4
BEGINNING ROUTE OF NAME :{Store_26}
BEGINNING ROUTE OF NAME :{FADD_25}
SOURCE : {FADD_25} TARGET : {Store_26}
ROUTING LOAD:  ALU row 5 col 4
EXPANSION SOURCE :  ALU row 4 col 4
Print Vertex Model: 
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 617 ALU row 5 col 2
	 610 SB_E row 5 col 2
	 623 SB_NE row 5 col 3
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 423 SB_SW row 3 col 5
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 612 SB_INP_A row 5 col 2
	 615 SB_MUX2_A row 5 col 2
** routing for signal: 12 {FADD_21}
	 309 ALU row 2 col 4
	 303 SB_SE row 2 col 4
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 613 SB_INP_B row 5 col 2
	 614 SB_MUX2_B row 5 col 2
** routing for signal: 14 {FADD_23}
	 449 ALU row 3 col 6
	 438 SB_W row 3 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 855 ALU row 7 col 3
	 848 SB_E row 7 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 533 ALU row 4 col 4
	 520 SB_S row 4 col 4
	 640 SB_INP_A row 5 col 4
	 643 SB_MUX2_A row 5 col 4
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 444 SB_INP_A row 3 col 6
	 447 SB_MUX2_A row 3 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 226 SB_S row 1 col 7
	 339 SB_SW row 2 col 7
	 445 SB_INP_B row 3 col 6
	 446 SB_MUX2_B row 3 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 471 SB_SE row 4 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 20 {FMUL_13}
	 799 ALU row 6 col 7
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 538 SB_N row 4 col 5
	 425 SB_NW row 3 col 5
	 305 SB_INP_B row 2 col 4
	 306 SB_MUX2_B row 2 col 4
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 745 SB_SW row 6 col 4
	 851 SB_INP_B row 7 col 3
	 852 SB_MUX2_B row 7 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 304 SB_INP_A row 2 col 4
	 307 SB_MUX2_A row 2 col 4
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 723 SB_SE row 6 col 2
	 850 SB_INP_A row 7 col 3
	 853 SB_MUX2_A row 7 col 3
** routing for signal: 25 {FMUL_9}
	 715 ALU row 6 col 1
	 706 SB_N row 6 col 1
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 583 SB_SE row 5 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 794 SB_INP_A row 6 col 7
	 797 SB_MUX2_A row 6 col 7
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 766 SB_INP_A row 6 col 5
	 769 SB_MUX2_A row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 7 memport LEFT row 7
	 806 SB_E row 7 col 0
	 819 SB_NE row 7 col 1
	 724 SB_INP_A row 6 col 2
	 727 SB_MUX2_A row 6 col 2
** routing for signal: 35 {Store_26}
	 645 ALU row 5 col 4
--------------------- New Vertices Mapping End ---------------------------
TOTAL OVERUSE: 0
FRACTION OVERLAP: 0
SUCCESS! 2 0 36
** routing for signal: 0 {Const_27|float32=5.00}
** routing for signal: 1 {Const_28|float32=13.00}
** routing for signal: 2 {Const_29|float32=9.00}
** routing for signal: 3 {Const_30|float32=11.00}
** routing for signal: 4 {Const_31|float32=3.00}
** routing for signal: 5 {Const_32|float32=15.00}
** routing for signal: 6 {Const_33|float32=17.00}
** routing for signal: 7 {Const_34|float32=7.00}
** routing for signal: 8 {Const_35|float32=19.00}
** routing for signal: 9 {FADD_18}
	 617 ALU row 5 col 2
	 610 SB_E row 5 col 2
	 623 SB_NE row 5 col 3
	 529 SB_INP_B row 4 col 4
	 530 SB_MUX2_B row 4 col 4
** routing for signal: 10 {FADD_19}
	 435 ALU row 3 col 5
	 423 SB_SW row 3 col 5
	 528 SB_INP_A row 4 col 4
	 531 SB_MUX2_A row 4 col 4
** routing for signal: 11 {FADD_20}
	 869 ALU row 7 col 4
	 859 SB_NW row 7 col 4
	 733 SB_NW row 6 col 3
	 612 SB_INP_A row 5 col 2
	 615 SB_MUX2_A row 5 col 2
** routing for signal: 12 {FADD_21}
	 309 ALU row 2 col 4
	 303 SB_SE row 2 col 4
	 430 SB_INP_A row 3 col 5
	 433 SB_MUX2_A row 3 col 5
** routing for signal: 13 {FADD_22}
	 603 ALU row 5 col 1
	 596 SB_E row 5 col 1
	 613 SB_INP_B row 5 col 2
	 614 SB_MUX2_B row 5 col 2
** routing for signal: 14 {FADD_23}
	 449 ALU row 3 col 6
	 438 SB_W row 3 col 6
	 431 SB_INP_B row 3 col 5
	 432 SB_MUX2_B row 3 col 5
** routing for signal: 15 {FADD_24}
	 855 ALU row 7 col 3
	 848 SB_E row 7 col 3
	 865 SB_INP_B row 7 col 4
	 866 SB_MUX2_B row 7 col 4
** routing for signal: 16 {FADD_25}
	 533 ALU row 4 col 4
	 520 SB_S row 4 col 4
	 640 SB_INP_A row 5 col 4
	 643 SB_MUX2_A row 5 col 4
** routing for signal: 17 {FMUL_10}
	 687 ALU row 5 col 7
	 678 SB_N row 5 col 7
	 565 SB_NW row 4 col 7
	 444 SB_INP_A row 3 col 6
	 447 SB_MUX2_A row 3 col 6
** routing for signal: 18 {FMUL_11}
	 239 ALU row 1 col 7
	 226 SB_S row 1 col 7
	 339 SB_SW row 2 col 7
	 445 SB_INP_B row 3 col 6
	 446 SB_MUX2_B row 3 col 6
** routing for signal: 19 {FMUL_12}
	 477 ALU row 4 col 0
	 471 SB_SE row 4 col 0
	 599 SB_INP_B row 5 col 1
	 600 SB_MUX2_B row 5 col 1
** routing for signal: 20 {FMUL_13}
	 799 ALU row 6 col 7
	 789 SB_NW row 6 col 7
	 663 SB_NW row 5 col 6
	 538 SB_N row 4 col 5
	 425 SB_NW row 3 col 5
	 305 SB_INP_B row 2 col 4
	 306 SB_MUX2_B row 2 col 4
** routing for signal: 21 {FMUL_14}
	 771 ALU row 6 col 5
	 759 SB_SW row 6 col 5
	 864 SB_INP_A row 7 col 4
	 867 SB_MUX2_A row 7 col 4
** routing for signal: 22 {FMUL_15}
	 883 ALU row 7 col 5
	 873 SB_NW row 7 col 5
	 745 SB_SW row 6 col 4
	 851 SB_INP_B row 7 col 3
	 852 SB_MUX2_B row 7 col 3
** routing for signal: 23 {FMUL_16}
	 295 ALU row 2 col 3
	 288 SB_E row 2 col 3
	 304 SB_INP_A row 2 col 4
	 307 SB_MUX2_A row 2 col 4
** routing for signal: 24 {FMUL_17}
	 729 ALU row 6 col 2
	 723 SB_SE row 6 col 2
	 850 SB_INP_A row 7 col 3
	 853 SB_MUX2_A row 7 col 3
** routing for signal: 25 {FMUL_9}
	 715 ALU row 6 col 1
	 706 SB_N row 6 col 1
	 598 SB_INP_A row 5 col 1
	 601 SB_MUX2_A row 5 col 1
** routing for signal: 26 {Load_0}
	 5 memport LEFT row 5
	 583 SB_SE row 5 col 0
	 710 SB_INP_A row 6 col 1
	 713 SB_MUX2_A row 6 col 1
** routing for signal: 27 {Load_1}
	 13 memport RIGHT row 5
	 682 SB_INP_A row 5 col 7
	 685 SB_MUX2_A row 5 col 7
** routing for signal: 28 {Load_2}
	 9 memport RIGHT row 1
	 234 SB_INP_A row 1 col 7
	 237 SB_MUX2_A row 1 col 7
** routing for signal: 29 {Load_3}
	 4 memport LEFT row 4
	 473 SB_INP_B row 4 col 0
	 474 SB_MUX2_B row 4 col 0
** routing for signal: 30 {Load_4}
	 14 memport RIGHT row 6
	 794 SB_INP_A row 6 col 7
	 797 SB_MUX2_A row 6 col 7
** routing for signal: 31 {Load_5}
	 12 memport RIGHT row 4
	 563 SB_SW row 4 col 7
	 661 SB_SW row 5 col 6
	 766 SB_INP_A row 6 col 5
	 769 SB_MUX2_A row 6 col 5
** routing for signal: 32 {Load_6}
	 15 memport RIGHT row 7
	 901 SB_NW row 7 col 7
	 773 SB_SW row 6 col 6
	 879 SB_INP_B row 7 col 5
	 880 SB_MUX2_B row 7 col 5
** routing for signal: 33 {Load_7}
	 1 memport LEFT row 1
	 134 SB_E row 1 col 0
	 149 SB_SE row 1 col 1
	 274 SB_E row 2 col 2
	 291 SB_INP_B row 2 col 3
	 292 SB_MUX2_B row 2 col 3
** routing for signal: 34 {Load_8}
	 7 memport LEFT row 7
	 806 SB_E row 7 col 0
	 819 SB_NE row 7 col 1
	 724 SB_INP_A row 6 col 2
	 727 SB_MUX2_A row 6 col 2
** routing for signal: 35 {Store_26}
	 645 ALU row 5 col 4
Writing the mapping output in file 'mapping_output.dot' 
