
helmet_unit_2_0_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003390  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  080034a0  080034a0  000134a0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080034ec  080034ec  000134ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080034f0  080034f0  000134f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  080034f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000023c  20000010  08003504  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000024c  08003504  0002024c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   000136e9  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002b64  00000000  00000000  00033722  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007e76  00000000  00000000  00036286  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000c78  00000000  00000000  0003e100  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001090  00000000  00000000  0003ed78  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000064c2  00000000  00000000  0003fe08  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000043c4  00000000  00000000  000462ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004a68e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000025b4  00000000  00000000  0004a70c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08003488 	.word	0x08003488

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08003488 	.word	0x08003488

08000150 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000150:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	4b0e      	ldr	r3, [pc, #56]	; (800018c <HAL_InitTick+0x3c>)
{
 8000154:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000156:	7818      	ldrb	r0, [r3, #0]
 8000158:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800015c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000160:	4a0b      	ldr	r2, [pc, #44]	; (8000190 <HAL_InitTick+0x40>)
 8000162:	6810      	ldr	r0, [r2, #0]
 8000164:	fbb0 f0f3 	udiv	r0, r0, r3
 8000168:	f000 fb84 	bl	8000874 <HAL_SYSTICK_Config>
 800016c:	4604      	mov	r4, r0
 800016e:	b958      	cbnz	r0, 8000188 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000170:	2d0f      	cmp	r5, #15
 8000172:	d809      	bhi.n	8000188 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000174:	4602      	mov	r2, r0
 8000176:	4629      	mov	r1, r5
 8000178:	f04f 30ff 	mov.w	r0, #4294967295
 800017c:	f000 fb38 	bl	80007f0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000180:	4b04      	ldr	r3, [pc, #16]	; (8000194 <HAL_InitTick+0x44>)
 8000182:	4620      	mov	r0, r4
 8000184:	601d      	str	r5, [r3, #0]
 8000186:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000188:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800018a:	bd38      	pop	{r3, r4, r5, pc}
 800018c:	20000000 	.word	0x20000000
 8000190:	2000000c 	.word	0x2000000c
 8000194:	20000004 	.word	0x20000004

08000198 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	4a07      	ldr	r2, [pc, #28]	; (80001b8 <HAL_Init+0x20>)
{
 800019a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a0:	f043 0310 	orr.w	r3, r3, #16
 80001a4:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a6:	f000 fb11 	bl	80007cc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001aa:	2000      	movs	r0, #0
 80001ac:	f7ff ffd0 	bl	8000150 <HAL_InitTick>
  HAL_MspInit();
 80001b0:	f002 ff30 	bl	8003014 <HAL_MspInit>
}
 80001b4:	2000      	movs	r0, #0
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	40022000 	.word	0x40022000

080001bc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001bc:	4a03      	ldr	r2, [pc, #12]	; (80001cc <HAL_IncTick+0x10>)
 80001be:	4b04      	ldr	r3, [pc, #16]	; (80001d0 <HAL_IncTick+0x14>)
 80001c0:	6811      	ldr	r1, [r2, #0]
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	440b      	add	r3, r1
 80001c6:	6013      	str	r3, [r2, #0]
 80001c8:	4770      	bx	lr
 80001ca:	bf00      	nop
 80001cc:	2000005c 	.word	0x2000005c
 80001d0:	20000000 	.word	0x20000000

080001d4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d4:	4b01      	ldr	r3, [pc, #4]	; (80001dc <HAL_GetTick+0x8>)
 80001d6:	6818      	ldr	r0, [r3, #0]
}
 80001d8:	4770      	bx	lr
 80001da:	bf00      	nop
 80001dc:	2000005c 	.word	0x2000005c

080001e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001e0:	b538      	push	{r3, r4, r5, lr}
 80001e2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001e4:	f7ff fff6 	bl	80001d4 <HAL_GetTick>
 80001e8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001ea:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001ec:	bf1e      	ittt	ne
 80001ee:	4b04      	ldrne	r3, [pc, #16]	; (8000200 <HAL_Delay+0x20>)
 80001f0:	781b      	ldrbne	r3, [r3, #0]
 80001f2:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001f4:	f7ff ffee 	bl	80001d4 <HAL_GetTick>
 80001f8:	1b40      	subs	r0, r0, r5
 80001fa:	4284      	cmp	r4, r0
 80001fc:	d8fa      	bhi.n	80001f4 <HAL_Delay+0x14>
  {
  }
}
 80001fe:	bd38      	pop	{r3, r4, r5, pc}
 8000200:	20000000 	.word	0x20000000

08000204 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000204:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8000206:	2600      	movs	r6, #0
{
 8000208:	4604      	mov	r4, r0
 800020a:	460d      	mov	r5, r1
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800020c:	9601      	str	r6, [sp, #4]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800020e:	f7ff ffe1 	bl	80001d4 <HAL_GetTick>
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000212:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8000214:	4607      	mov	r7, r0
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000216:	689a      	ldr	r2, [r3, #8]
 8000218:	05d2      	lsls	r2, r2, #23
 800021a:	d508      	bpl.n	800022e <HAL_ADC_PollForConversion+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
    
    return HAL_ERROR;
 800021c:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800021e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    __HAL_UNLOCK(hadc);
 8000220:	f884 6024 	strb.w	r6, [r4, #36]	; 0x24
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000224:	f043 0320 	orr.w	r3, r3, #32
 8000228:	62a3      	str	r3, [r4, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
}
 800022a:	b003      	add	sp, #12
 800022c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800022e:	685a      	ldr	r2, [r3, #4]
 8000230:	05d6      	lsls	r6, r2, #23
 8000232:	d403      	bmi.n	800023c <HAL_ADC_PollForConversion+0x38>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000236:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 800023a:	d03b      	beq.n	80002b4 <HAL_ADC_PollForConversion+0xb0>
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800023c:	4b3a      	ldr	r3, [pc, #232]	; (8000328 <HAL_ADC_PollForConversion+0x124>)
 800023e:	2002      	movs	r0, #2
 8000240:	681e      	ldr	r6, [r3, #0]
 8000242:	f000 ff5b 	bl	80010fc <HAL_RCCEx_GetPeriphCLKFreq>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000246:	6823      	ldr	r3, [r4, #0]
 8000248:	4a38      	ldr	r2, [pc, #224]	; (800032c <HAL_ADC_PollForConversion+0x128>)
 800024a:	6919      	ldr	r1, [r3, #16]
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800024c:	fbb6 f0f0 	udiv	r0, r6, r0
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000250:	4211      	tst	r1, r2
 8000252:	4a37      	ldr	r2, [pc, #220]	; (8000330 <HAL_ADC_PollForConversion+0x12c>)
 8000254:	d14f      	bne.n	80002f6 <HAL_ADC_PollForConversion+0xf2>
 8000256:	68de      	ldr	r6, [r3, #12]
 8000258:	4936      	ldr	r1, [pc, #216]	; (8000334 <HAL_ADC_PollForConversion+0x130>)
 800025a:	420e      	tst	r6, r1
 800025c:	d14b      	bne.n	80002f6 <HAL_ADC_PollForConversion+0xf2>
 800025e:	6919      	ldr	r1, [r3, #16]
 8000260:	4211      	tst	r1, r2
 8000262:	d159      	bne.n	8000318 <HAL_ADC_PollForConversion+0x114>
 8000264:	68da      	ldr	r2, [r3, #12]
 8000266:	4b34      	ldr	r3, [pc, #208]	; (8000338 <HAL_ADC_PollForConversion+0x134>)
 8000268:	421a      	tst	r2, r3
 800026a:	bf14      	ite	ne
 800026c:	2329      	movne	r3, #41	; 0x29
 800026e:	2314      	moveq	r3, #20
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000270:	fb00 f603 	mul.w	r6, r0, r3
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000274:	9b01      	ldr	r3, [sp, #4]
 8000276:	429e      	cmp	r6, r3
 8000278:	d920      	bls.n	80002bc <HAL_ADC_PollForConversion+0xb8>
      if(Timeout != HAL_MAX_DELAY)
 800027a:	1c6b      	adds	r3, r5, #1
 800027c:	d005      	beq.n	800028a <HAL_ADC_PollForConversion+0x86>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800027e:	b15d      	cbz	r5, 8000298 <HAL_ADC_PollForConversion+0x94>
 8000280:	f7ff ffa8 	bl	80001d4 <HAL_GetTick>
 8000284:	1bc0      	subs	r0, r0, r7
 8000286:	4285      	cmp	r5, r0
 8000288:	d306      	bcc.n	8000298 <HAL_ADC_PollForConversion+0x94>
      Conversion_Timeout_CPU_cycles ++;
 800028a:	9b01      	ldr	r3, [sp, #4]
 800028c:	3301      	adds	r3, #1
 800028e:	9301      	str	r3, [sp, #4]
 8000290:	e7f0      	b.n	8000274 <HAL_ADC_PollForConversion+0x70>
      if(Timeout != HAL_MAX_DELAY)
 8000292:	1c68      	adds	r0, r5, #1
 8000294:	d00f      	beq.n	80002b6 <HAL_ADC_PollForConversion+0xb2>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000296:	b945      	cbnz	r5, 80002aa <HAL_ADC_PollForConversion+0xa6>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000298:	6aa3      	ldr	r3, [r4, #40]	; 0x28
          return HAL_TIMEOUT;
 800029a:	2003      	movs	r0, #3
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800029c:	f043 0304 	orr.w	r3, r3, #4
 80002a0:	62a3      	str	r3, [r4, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 80002a2:	2300      	movs	r3, #0
 80002a4:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          return HAL_TIMEOUT;
 80002a8:	e7bf      	b.n	800022a <HAL_ADC_PollForConversion+0x26>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80002aa:	f7ff ff93 	bl	80001d4 <HAL_GetTick>
 80002ae:	1bc0      	subs	r0, r0, r7
 80002b0:	4285      	cmp	r5, r0
 80002b2:	d3f1      	bcc.n	8000298 <HAL_ADC_PollForConversion+0x94>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80002b4:	6822      	ldr	r2, [r4, #0]
 80002b6:	6813      	ldr	r3, [r2, #0]
 80002b8:	0799      	lsls	r1, r3, #30
 80002ba:	d5ea      	bpl.n	8000292 <HAL_ADC_PollForConversion+0x8e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80002bc:	f06f 0312 	mvn.w	r3, #18
 80002c0:	6822      	ldr	r2, [r4, #0]
 80002c2:	6013      	str	r3, [r2, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80002c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80002c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002ca:	62a3      	str	r3, [r4, #40]	; 0x28
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80002cc:	6893      	ldr	r3, [r2, #8]
 80002ce:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80002d2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80002d6:	d125      	bne.n	8000324 <HAL_ADC_PollForConversion+0x120>
 80002d8:	7b23      	ldrb	r3, [r4, #12]
 80002da:	bb1b      	cbnz	r3, 8000324 <HAL_ADC_PollForConversion+0x120>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80002dc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80002de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80002e2:	62a3      	str	r3, [r4, #40]	; 0x28
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80002e4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80002e6:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 80002ea:	d11b      	bne.n	8000324 <HAL_ADC_PollForConversion+0x120>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80002ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80002ee:	f043 0301 	orr.w	r3, r3, #1
 80002f2:	62a3      	str	r3, [r4, #40]	; 0x28
 80002f4:	e799      	b.n	800022a <HAL_ADC_PollForConversion+0x26>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80002f6:	6919      	ldr	r1, [r3, #16]
 80002f8:	4211      	tst	r1, r2
 80002fa:	d103      	bne.n	8000304 <HAL_ADC_PollForConversion+0x100>
 80002fc:	68d9      	ldr	r1, [r3, #12]
 80002fe:	4a0e      	ldr	r2, [pc, #56]	; (8000338 <HAL_ADC_PollForConversion+0x134>)
 8000300:	4211      	tst	r1, r2
 8000302:	d00b      	beq.n	800031c <HAL_ADC_PollForConversion+0x118>
 8000304:	6919      	ldr	r1, [r3, #16]
 8000306:	4a0d      	ldr	r2, [pc, #52]	; (800033c <HAL_ADC_PollForConversion+0x138>)
 8000308:	4211      	tst	r1, r2
 800030a:	d109      	bne.n	8000320 <HAL_ADC_PollForConversion+0x11c>
 800030c:	68db      	ldr	r3, [r3, #12]
 800030e:	4213      	tst	r3, r2
 8000310:	bf14      	ite	ne
 8000312:	23fc      	movne	r3, #252	; 0xfc
 8000314:	2354      	moveq	r3, #84	; 0x54
 8000316:	e7ab      	b.n	8000270 <HAL_ADC_PollForConversion+0x6c>
 8000318:	2329      	movs	r3, #41	; 0x29
 800031a:	e7a9      	b.n	8000270 <HAL_ADC_PollForConversion+0x6c>
 800031c:	2354      	movs	r3, #84	; 0x54
 800031e:	e7a7      	b.n	8000270 <HAL_ADC_PollForConversion+0x6c>
 8000320:	23fc      	movs	r3, #252	; 0xfc
 8000322:	e7a5      	b.n	8000270 <HAL_ADC_PollForConversion+0x6c>
  return HAL_OK;
 8000324:	2000      	movs	r0, #0
 8000326:	e780      	b.n	800022a <HAL_ADC_PollForConversion+0x26>
 8000328:	2000000c 	.word	0x2000000c
 800032c:	24924924 	.word	0x24924924
 8000330:	12492492 	.word	0x12492492
 8000334:	00924924 	.word	0x00924924
 8000338:	00492492 	.word	0x00492492
 800033c:	00249249 	.word	0x00249249

08000340 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000340:	6803      	ldr	r3, [r0, #0]
 8000342:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8000344:	4770      	bx	lr
	...

08000348 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8000348:	2300      	movs	r3, #0
{ 
 800034a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 800034c:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800034e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000352:	2b01      	cmp	r3, #1
 8000354:	d074      	beq.n	8000440 <HAL_ADC_ConfigChannel+0xf8>
 8000356:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000358:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 800035a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 800035e:	2d06      	cmp	r5, #6
 8000360:	6802      	ldr	r2, [r0, #0]
 8000362:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000366:	680c      	ldr	r4, [r1, #0]
 8000368:	d825      	bhi.n	80003b6 <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800036a:	442b      	add	r3, r5
 800036c:	251f      	movs	r5, #31
 800036e:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000370:	3b05      	subs	r3, #5
 8000372:	409d      	lsls	r5, r3
 8000374:	ea26 0505 	bic.w	r5, r6, r5
 8000378:	fa04 f303 	lsl.w	r3, r4, r3
 800037c:	432b      	orrs	r3, r5
 800037e:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000380:	2c09      	cmp	r4, #9
 8000382:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8000386:	688d      	ldr	r5, [r1, #8]
 8000388:	d92f      	bls.n	80003ea <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800038a:	2607      	movs	r6, #7
 800038c:	4423      	add	r3, r4
 800038e:	68d1      	ldr	r1, [r2, #12]
 8000390:	3b1e      	subs	r3, #30
 8000392:	409e      	lsls	r6, r3
 8000394:	ea21 0106 	bic.w	r1, r1, r6
 8000398:	fa05 f303 	lsl.w	r3, r5, r3
 800039c:	430b      	orrs	r3, r1
 800039e:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80003a0:	f1a4 0310 	sub.w	r3, r4, #16
 80003a4:	2b01      	cmp	r3, #1
 80003a6:	d92b      	bls.n	8000400 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80003a8:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80003aa:	2200      	movs	r2, #0
 80003ac:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 80003b0:	4618      	mov	r0, r3
 80003b2:	b002      	add	sp, #8
 80003b4:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 80003b6:	2d0c      	cmp	r5, #12
 80003b8:	d80b      	bhi.n	80003d2 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80003ba:	442b      	add	r3, r5
 80003bc:	251f      	movs	r5, #31
 80003be:	6b16      	ldr	r6, [r2, #48]	; 0x30
 80003c0:	3b23      	subs	r3, #35	; 0x23
 80003c2:	409d      	lsls	r5, r3
 80003c4:	ea26 0505 	bic.w	r5, r6, r5
 80003c8:	fa04 f303 	lsl.w	r3, r4, r3
 80003cc:	432b      	orrs	r3, r5
 80003ce:	6313      	str	r3, [r2, #48]	; 0x30
 80003d0:	e7d6      	b.n	8000380 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80003d2:	442b      	add	r3, r5
 80003d4:	251f      	movs	r5, #31
 80003d6:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 80003d8:	3b41      	subs	r3, #65	; 0x41
 80003da:	409d      	lsls	r5, r3
 80003dc:	ea26 0505 	bic.w	r5, r6, r5
 80003e0:	fa04 f303 	lsl.w	r3, r4, r3
 80003e4:	432b      	orrs	r3, r5
 80003e6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80003e8:	e7ca      	b.n	8000380 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80003ea:	2607      	movs	r6, #7
 80003ec:	6911      	ldr	r1, [r2, #16]
 80003ee:	4423      	add	r3, r4
 80003f0:	409e      	lsls	r6, r3
 80003f2:	ea21 0106 	bic.w	r1, r1, r6
 80003f6:	fa05 f303 	lsl.w	r3, r5, r3
 80003fa:	430b      	orrs	r3, r1
 80003fc:	6113      	str	r3, [r2, #16]
 80003fe:	e7cf      	b.n	80003a0 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8000400:	4b10      	ldr	r3, [pc, #64]	; (8000444 <HAL_ADC_ConfigChannel+0xfc>)
 8000402:	429a      	cmp	r2, r3
 8000404:	d116      	bne.n	8000434 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000406:	6893      	ldr	r3, [r2, #8]
 8000408:	021b      	lsls	r3, r3, #8
 800040a:	d4cd      	bmi.n	80003a8 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800040c:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800040e:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000410:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000414:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000416:	d1c7      	bne.n	80003a8 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000418:	4b0b      	ldr	r3, [pc, #44]	; (8000448 <HAL_ADC_ConfigChannel+0x100>)
 800041a:	4a0c      	ldr	r2, [pc, #48]	; (800044c <HAL_ADC_ConfigChannel+0x104>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	fbb3 f2f2 	udiv	r2, r3, r2
 8000422:	230a      	movs	r3, #10
 8000424:	4353      	muls	r3, r2
            wait_loop_index--;
 8000426:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	2b00      	cmp	r3, #0
 800042c:	d0bc      	beq.n	80003a8 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 800042e:	9b01      	ldr	r3, [sp, #4]
 8000430:	3b01      	subs	r3, #1
 8000432:	e7f8      	b.n	8000426 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000434:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000436:	f043 0320 	orr.w	r3, r3, #32
 800043a:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 800043c:	2301      	movs	r3, #1
 800043e:	e7b4      	b.n	80003aa <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8000440:	2302      	movs	r3, #2
 8000442:	e7b5      	b.n	80003b0 <HAL_ADC_ConfigChannel+0x68>
 8000444:	40012400 	.word	0x40012400
 8000448:	2000000c 	.word	0x2000000c
 800044c:	000f4240 	.word	0x000f4240

08000450 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8000450:	2300      	movs	r3, #0
{
 8000452:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000454:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000456:	6803      	ldr	r3, [r0, #0]
{
 8000458:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800045a:	689a      	ldr	r2, [r3, #8]
 800045c:	07d2      	lsls	r2, r2, #31
 800045e:	d502      	bpl.n	8000466 <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000460:	2000      	movs	r0, #0
}
 8000462:	b002      	add	sp, #8
 8000464:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8000466:	689a      	ldr	r2, [r3, #8]
 8000468:	f042 0201 	orr.w	r2, r2, #1
 800046c:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800046e:	4b12      	ldr	r3, [pc, #72]	; (80004b8 <ADC_Enable+0x68>)
 8000470:	4a12      	ldr	r2, [pc, #72]	; (80004bc <ADC_Enable+0x6c>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000478:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 800047a:	9b01      	ldr	r3, [sp, #4]
 800047c:	b9c3      	cbnz	r3, 80004b0 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 800047e:	f7ff fea9 	bl	80001d4 <HAL_GetTick>
 8000482:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000484:	6823      	ldr	r3, [r4, #0]
 8000486:	689d      	ldr	r5, [r3, #8]
 8000488:	f015 0501 	ands.w	r5, r5, #1
 800048c:	d1e8      	bne.n	8000460 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800048e:	f7ff fea1 	bl	80001d4 <HAL_GetTick>
 8000492:	1b80      	subs	r0, r0, r6
 8000494:	2802      	cmp	r0, #2
 8000496:	d9f5      	bls.n	8000484 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000498:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 800049a:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800049e:	f043 0310 	orr.w	r3, r3, #16
 80004a2:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 80004a6:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004a8:	f043 0301 	orr.w	r3, r3, #1
 80004ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80004ae:	e7d8      	b.n	8000462 <ADC_Enable+0x12>
      wait_loop_index--;
 80004b0:	9b01      	ldr	r3, [sp, #4]
 80004b2:	3b01      	subs	r3, #1
 80004b4:	e7e0      	b.n	8000478 <ADC_Enable+0x28>
 80004b6:	bf00      	nop
 80004b8:	2000000c 	.word	0x2000000c
 80004bc:	000f4240 	.word	0x000f4240

080004c0 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 80004c0:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 80004c4:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 80004c6:	2b01      	cmp	r3, #1
{
 80004c8:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80004ca:	d054      	beq.n	8000576 <HAL_ADC_Start+0xb6>
 80004cc:	2301      	movs	r3, #1
 80004ce:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 80004d2:	f7ff ffbd 	bl	8000450 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 80004d6:	2800      	cmp	r0, #0
 80004d8:	d149      	bne.n	800056e <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 80004da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80004dc:	4a27      	ldr	r2, [pc, #156]	; (800057c <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 80004de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80004e2:	f023 0301 	bic.w	r3, r3, #1
 80004e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004ea:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80004ec:	6823      	ldr	r3, [r4, #0]
 80004ee:	4293      	cmp	r3, r2
 80004f0:	d104      	bne.n	80004fc <HAL_ADC_Start+0x3c>
 80004f2:	4923      	ldr	r1, [pc, #140]	; (8000580 <HAL_ADC_Start+0xc0>)
 80004f4:	684a      	ldr	r2, [r1, #4]
 80004f6:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80004fa:	d12e      	bne.n	800055a <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80004fc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80004fe:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000502:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000504:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000506:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000508:	bf41      	itttt	mi
 800050a:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 800050c:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8000510:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000514:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000516:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000518:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800051c:	bf1c      	itt	ne
 800051e:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 8000520:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8000524:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8000526:	2200      	movs	r2, #0
 8000528:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800052c:	f06f 0202 	mvn.w	r2, #2
 8000530:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000532:	689a      	ldr	r2, [r3, #8]
 8000534:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000538:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800053c:	d113      	bne.n	8000566 <HAL_ADC_Start+0xa6>
 800053e:	4a0f      	ldr	r2, [pc, #60]	; (800057c <HAL_ADC_Start+0xbc>)
 8000540:	4293      	cmp	r3, r2
 8000542:	d105      	bne.n	8000550 <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000544:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8000548:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800054a:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800054e:	d10a      	bne.n	8000566 <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000550:	689a      	ldr	r2, [r3, #8]
 8000552:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000556:	609a      	str	r2, [r3, #8]
 8000558:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800055a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800055c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000560:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000562:	684a      	ldr	r2, [r1, #4]
 8000564:	e7cf      	b.n	8000506 <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000566:	689a      	ldr	r2, [r3, #8]
 8000568:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800056c:	e7f3      	b.n	8000556 <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 800056e:	2300      	movs	r3, #0
 8000570:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000574:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8000576:	2002      	movs	r0, #2
}
 8000578:	bd10      	pop	{r4, pc}
 800057a:	bf00      	nop
 800057c:	40012800 	.word	0x40012800
 8000580:	40012400 	.word	0x40012400

08000584 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000584:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000586:	6803      	ldr	r3, [r0, #0]
{
 8000588:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 800058a:	689a      	ldr	r2, [r3, #8]
 800058c:	07d2      	lsls	r2, r2, #31
 800058e:	d401      	bmi.n	8000594 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000590:	2000      	movs	r0, #0
 8000592:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000594:	689a      	ldr	r2, [r3, #8]
 8000596:	f022 0201 	bic.w	r2, r2, #1
 800059a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800059c:	f7ff fe1a 	bl	80001d4 <HAL_GetTick>
 80005a0:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80005a2:	6823      	ldr	r3, [r4, #0]
 80005a4:	689b      	ldr	r3, [r3, #8]
 80005a6:	07db      	lsls	r3, r3, #31
 80005a8:	d5f2      	bpl.n	8000590 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80005aa:	f7ff fe13 	bl	80001d4 <HAL_GetTick>
 80005ae:	1b40      	subs	r0, r0, r5
 80005b0:	2802      	cmp	r0, #2
 80005b2:	d9f6      	bls.n	80005a2 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80005b4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80005b6:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80005b8:	f043 0310 	orr.w	r3, r3, #16
 80005bc:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80005be:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80005c0:	f043 0301 	orr.w	r3, r3, #1
 80005c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80005c6:	bd38      	pop	{r3, r4, r5, pc}

080005c8 <HAL_ADC_Init>:
{
 80005c8:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 80005ca:	4604      	mov	r4, r0
 80005cc:	2800      	cmp	r0, #0
 80005ce:	d071      	beq.n	80006b4 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80005d0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80005d2:	b923      	cbnz	r3, 80005de <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 80005d4:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80005d6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80005da:	f002 fd3d 	bl	8003058 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80005de:	4620      	mov	r0, r4
 80005e0:	f7ff ffd0 	bl	8000584 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80005e4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80005e6:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 80005ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80005ec:	d164      	bne.n	80006b8 <HAL_ADC_Init+0xf0>
 80005ee:	2800      	cmp	r0, #0
 80005f0:	d162      	bne.n	80006b8 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80005f2:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 80005f4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80005f8:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80005fa:	f023 0302 	bic.w	r3, r3, #2
 80005fe:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000602:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000604:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8000606:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000608:	7b23      	ldrb	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800060a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800060e:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000612:	d038      	beq.n	8000686 <HAL_ADC_Init+0xbe>
 8000614:	2901      	cmp	r1, #1
 8000616:	bf14      	ite	ne
 8000618:	4606      	movne	r6, r0
 800061a:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800061e:	7d25      	ldrb	r5, [r4, #20]
 8000620:	2d01      	cmp	r5, #1
 8000622:	d107      	bne.n	8000634 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000624:	2b00      	cmp	r3, #0
 8000626:	d130      	bne.n	800068a <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000628:	69a3      	ldr	r3, [r4, #24]
 800062a:	3b01      	subs	r3, #1
 800062c:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8000630:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8000634:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000636:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 800063a:	685d      	ldr	r5, [r3, #4]
 800063c:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8000640:	ea45 0506 	orr.w	r5, r5, r6
 8000644:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000646:	689e      	ldr	r6, [r3, #8]
 8000648:	4d1d      	ldr	r5, [pc, #116]	; (80006c0 <HAL_ADC_Init+0xf8>)
 800064a:	ea05 0506 	and.w	r5, r5, r6
 800064e:	ea45 0502 	orr.w	r5, r5, r2
 8000652:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000654:	d001      	beq.n	800065a <HAL_ADC_Init+0x92>
 8000656:	2901      	cmp	r1, #1
 8000658:	d120      	bne.n	800069c <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800065a:	6921      	ldr	r1, [r4, #16]
 800065c:	3901      	subs	r1, #1
 800065e:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8000660:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8000662:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8000666:	4329      	orrs	r1, r5
 8000668:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800066a:	6899      	ldr	r1, [r3, #8]
 800066c:	4b15      	ldr	r3, [pc, #84]	; (80006c4 <HAL_ADC_Init+0xfc>)
 800066e:	400b      	ands	r3, r1
 8000670:	429a      	cmp	r2, r3
 8000672:	d115      	bne.n	80006a0 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 8000674:	2300      	movs	r3, #0
 8000676:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000678:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800067a:	f023 0303 	bic.w	r3, r3, #3
 800067e:	f043 0301 	orr.w	r3, r3, #1
 8000682:	62a3      	str	r3, [r4, #40]	; 0x28
 8000684:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000686:	460e      	mov	r6, r1
 8000688:	e7c9      	b.n	800061e <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800068a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800068c:	f043 0320 	orr.w	r3, r3, #32
 8000690:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000692:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000694:	f043 0301 	orr.w	r3, r3, #1
 8000698:	62e3      	str	r3, [r4, #44]	; 0x2c
 800069a:	e7cb      	b.n	8000634 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 800069c:	2100      	movs	r1, #0
 800069e:	e7df      	b.n	8000660 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 80006a0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80006a2:	f023 0312 	bic.w	r3, r3, #18
 80006a6:	f043 0310 	orr.w	r3, r3, #16
 80006aa:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80006ac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80006ae:	f043 0301 	orr.w	r3, r3, #1
 80006b2:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 80006b4:	2001      	movs	r0, #1
}
 80006b6:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80006b8:	f043 0310 	orr.w	r3, r3, #16
 80006bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80006be:	e7f9      	b.n	80006b4 <HAL_ADC_Init+0xec>
 80006c0:	ffe1f7fd 	.word	0xffe1f7fd
 80006c4:	ff1f0efe 	.word	0xff1f0efe

080006c8 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 80006c8:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 80006cc:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 80006ce:	2b01      	cmp	r3, #1
{
 80006d0:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80006d2:	d011      	beq.n	80006f8 <HAL_ADC_Stop+0x30>
 80006d4:	2301      	movs	r3, #1
 80006d6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80006da:	f7ff ff53 	bl	8000584 <ADC_ConversionStop_Disable>
  if (tmp_hal_status == HAL_OK)
 80006de:	b938      	cbnz	r0, 80006f0 <HAL_ADC_Stop+0x28>
    ADC_STATE_CLR_SET(hadc->State,
 80006e0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80006e2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80006e6:	f023 0301 	bic.w	r3, r3, #1
 80006ea:	f043 0301 	orr.w	r3, r3, #1
 80006ee:	62a3      	str	r3, [r4, #40]	; 0x28
  __HAL_UNLOCK(hadc);
 80006f0:	2300      	movs	r3, #0
 80006f2:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  return tmp_hal_status;
 80006f6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 80006f8:	2002      	movs	r0, #2
}
 80006fa:	bd10      	pop	{r4, pc}

080006fc <HAL_ADCEx_Calibration_Start>:
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80006fc:	2300      	movs	r3, #0
{
 80006fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000700:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000702:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000706:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000708:	2b01      	cmp	r3, #1
 800070a:	d05a      	beq.n	80007c2 <HAL_ADCEx_Calibration_Start+0xc6>
 800070c:	2301      	movs	r3, #1
 800070e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000712:	f7ff ff37 	bl	8000584 <ADC_ConversionStop_Disable>
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000716:	4605      	mov	r5, r0
 8000718:	2800      	cmp	r0, #0
 800071a:	d132      	bne.n	8000782 <HAL_ADCEx_Calibration_Start+0x86>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800071c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800071e:	2002      	movs	r0, #2
    ADC_STATE_CLR_SET(hadc->State,
 8000720:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000724:	f023 0302 	bic.w	r3, r3, #2
 8000728:	f043 0302 	orr.w	r3, r3, #2
 800072c:	62a3      	str	r3, [r4, #40]	; 0x28
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800072e:	4b26      	ldr	r3, [pc, #152]	; (80007c8 <HAL_ADCEx_Calibration_Start+0xcc>)
 8000730:	681e      	ldr	r6, [r3, #0]
 8000732:	f000 fce3 	bl	80010fc <HAL_RCCEx_GetPeriphCLKFreq>
 8000736:	fbb6 f0f0 	udiv	r0, r6, r0
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800073a:	0040      	lsls	r0, r0, #1
    wait_loop_index = ((SystemCoreClock
 800073c:	9001      	str	r0, [sp, #4]

    while(wait_loop_index != 0U)
 800073e:	9b01      	ldr	r3, [sp, #4]
 8000740:	bb1b      	cbnz	r3, 800078a <HAL_ADCEx_Calibration_Start+0x8e>
    {
      wait_loop_index--;
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8000742:	4620      	mov	r0, r4
 8000744:	f7ff fe84 	bl	8000450 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8000748:	6822      	ldr	r2, [r4, #0]
 800074a:	6893      	ldr	r3, [r2, #8]
 800074c:	f043 0308 	orr.w	r3, r3, #8
 8000750:	6093      	str	r3, [r2, #8]
    
    tickstart = HAL_GetTick();  
 8000752:	f7ff fd3f 	bl	80001d4 <HAL_GetTick>
 8000756:	4606      	mov	r6, r0

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000758:	6823      	ldr	r3, [r4, #0]
 800075a:	689a      	ldr	r2, [r3, #8]
 800075c:	0712      	lsls	r2, r2, #28
 800075e:	d418      	bmi.n	8000792 <HAL_ADCEx_Calibration_Start+0x96>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8000760:	689a      	ldr	r2, [r3, #8]
 8000762:	f042 0204 	orr.w	r2, r2, #4
 8000766:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8000768:	f7ff fd34 	bl	80001d4 <HAL_GetTick>
 800076c:	4606      	mov	r6, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800076e:	6823      	ldr	r3, [r4, #0]
 8000770:	689b      	ldr	r3, [r3, #8]
 8000772:	075b      	lsls	r3, r3, #29
 8000774:	d41f      	bmi.n	80007b6 <HAL_ADCEx_Calibration_Start+0xba>
        return HAL_ERROR;
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000776:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000778:	f023 0303 	bic.w	r3, r3, #3
 800077c:	f043 0301 	orr.w	r3, r3, #1
 8000780:	62a3      	str	r3, [r4, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000782:	2300      	movs	r3, #0
 8000784:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000788:	e012      	b.n	80007b0 <HAL_ADCEx_Calibration_Start+0xb4>
      wait_loop_index--;
 800078a:	9b01      	ldr	r3, [sp, #4]
 800078c:	3b01      	subs	r3, #1
 800078e:	9301      	str	r3, [sp, #4]
 8000790:	e7d5      	b.n	800073e <HAL_ADCEx_Calibration_Start+0x42>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000792:	f7ff fd1f 	bl	80001d4 <HAL_GetTick>
 8000796:	1b80      	subs	r0, r0, r6
 8000798:	280a      	cmp	r0, #10
 800079a:	d9dd      	bls.n	8000758 <HAL_ADCEx_Calibration_Start+0x5c>
        ADC_STATE_CLR_SET(hadc->State,
 800079c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        return HAL_ERROR;
 800079e:	2501      	movs	r5, #1
        ADC_STATE_CLR_SET(hadc->State,
 80007a0:	f023 0312 	bic.w	r3, r3, #18
 80007a4:	f043 0310 	orr.w	r3, r3, #16
 80007a8:	62a3      	str	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 80007aa:	2300      	movs	r3, #0
 80007ac:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 80007b0:	4628      	mov	r0, r5
 80007b2:	b002      	add	sp, #8
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80007b6:	f7ff fd0d 	bl	80001d4 <HAL_GetTick>
 80007ba:	1b80      	subs	r0, r0, r6
 80007bc:	280a      	cmp	r0, #10
 80007be:	d9d6      	bls.n	800076e <HAL_ADCEx_Calibration_Start+0x72>
 80007c0:	e7ec      	b.n	800079c <HAL_ADCEx_Calibration_Start+0xa0>
  __HAL_LOCK(hadc);
 80007c2:	2502      	movs	r5, #2
 80007c4:	e7f4      	b.n	80007b0 <HAL_ADCEx_Calibration_Start+0xb4>
 80007c6:	bf00      	nop
 80007c8:	2000000c 	.word	0x2000000c

080007cc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007cc:	4a07      	ldr	r2, [pc, #28]	; (80007ec <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007ce:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007d0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007d2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007d6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80007da:	041b      	lsls	r3, r3, #16
 80007dc:	0c1b      	lsrs	r3, r3, #16
 80007de:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80007e6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80007e8:	60d3      	str	r3, [r2, #12]
 80007ea:	4770      	bx	lr
 80007ec:	e000ed00 	.word	0xe000ed00

080007f0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007f0:	4b17      	ldr	r3, [pc, #92]	; (8000850 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007f2:	b530      	push	{r4, r5, lr}
 80007f4:	68dc      	ldr	r4, [r3, #12]
 80007f6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007fa:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007fe:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000800:	2b04      	cmp	r3, #4
 8000802:	bf28      	it	cs
 8000804:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000806:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000808:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800080c:	bf98      	it	ls
 800080e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000810:	fa05 f303 	lsl.w	r3, r5, r3
 8000814:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000818:	bf88      	it	hi
 800081a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800081c:	4019      	ands	r1, r3
 800081e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000820:	fa05 f404 	lsl.w	r4, r5, r4
 8000824:	3c01      	subs	r4, #1
 8000826:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000828:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800082a:	ea42 0201 	orr.w	r2, r2, r1
 800082e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000832:	bfa9      	itett	ge
 8000834:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000838:	4b06      	ldrlt	r3, [pc, #24]	; (8000854 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800083a:	b2d2      	uxtbge	r2, r2
 800083c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000840:	bfbb      	ittet	lt
 8000842:	f000 000f 	andlt.w	r0, r0, #15
 8000846:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000848:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800084c:	541a      	strblt	r2, [r3, r0]
 800084e:	bd30      	pop	{r4, r5, pc}
 8000850:	e000ed00 	.word	0xe000ed00
 8000854:	e000ed14 	.word	0xe000ed14

08000858 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000858:	2800      	cmp	r0, #0
 800085a:	db08      	blt.n	800086e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800085c:	2301      	movs	r3, #1
 800085e:	0942      	lsrs	r2, r0, #5
 8000860:	f000 001f 	and.w	r0, r0, #31
 8000864:	fa03 f000 	lsl.w	r0, r3, r0
 8000868:	4b01      	ldr	r3, [pc, #4]	; (8000870 <HAL_NVIC_EnableIRQ+0x18>)
 800086a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800086e:	4770      	bx	lr
 8000870:	e000e100 	.word	0xe000e100

08000874 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000874:	3801      	subs	r0, #1
 8000876:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800087a:	d20a      	bcs.n	8000892 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800087c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800087e:	4b06      	ldr	r3, [pc, #24]	; (8000898 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000880:	4a06      	ldr	r2, [pc, #24]	; (800089c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000882:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000884:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000888:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800088a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800088c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800088e:	601a      	str	r2, [r3, #0]
 8000890:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000892:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	e000e010 	.word	0xe000e010
 800089c:	e000ed00 	.word	0xe000ed00

080008a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80008a4:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80008a6:	4626      	mov	r6, r4
 80008a8:	4b66      	ldr	r3, [pc, #408]	; (8000a44 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008aa:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8000a54 <HAL_GPIO_Init+0x1b4>
 80008ae:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8000a58 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008b2:	680a      	ldr	r2, [r1, #0]
 80008b4:	fa32 f506 	lsrs.w	r5, r2, r6
 80008b8:	d102      	bne.n	80008c0 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80008ba:	b003      	add	sp, #12
 80008bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80008c0:	f04f 0801 	mov.w	r8, #1
 80008c4:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008c8:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80008cc:	4590      	cmp	r8, r2
 80008ce:	d17f      	bne.n	80009d0 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 80008d0:	684d      	ldr	r5, [r1, #4]
 80008d2:	2d12      	cmp	r5, #18
 80008d4:	f000 80aa 	beq.w	8000a2c <HAL_GPIO_Init+0x18c>
 80008d8:	f200 8083 	bhi.w	80009e2 <HAL_GPIO_Init+0x142>
 80008dc:	2d02      	cmp	r5, #2
 80008de:	f000 80a2 	beq.w	8000a26 <HAL_GPIO_Init+0x186>
 80008e2:	d877      	bhi.n	80009d4 <HAL_GPIO_Init+0x134>
 80008e4:	2d00      	cmp	r5, #0
 80008e6:	f000 8089 	beq.w	80009fc <HAL_GPIO_Init+0x15c>
 80008ea:	2d01      	cmp	r5, #1
 80008ec:	f000 8099 	beq.w	8000a22 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80008f0:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80008f4:	2aff      	cmp	r2, #255	; 0xff
 80008f6:	bf93      	iteet	ls
 80008f8:	4682      	movls	sl, r0
 80008fa:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80008fe:	3d08      	subhi	r5, #8
 8000900:	f8d0 b000 	ldrls.w	fp, [r0]
 8000904:	bf92      	itee	ls
 8000906:	00b5      	lslls	r5, r6, #2
 8000908:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 800090c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800090e:	fa09 f805 	lsl.w	r8, r9, r5
 8000912:	ea2b 0808 	bic.w	r8, fp, r8
 8000916:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800091a:	bf88      	it	hi
 800091c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000920:	ea48 0505 	orr.w	r5, r8, r5
 8000924:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000928:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800092c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000930:	d04e      	beq.n	80009d0 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000932:	4d45      	ldr	r5, [pc, #276]	; (8000a48 <HAL_GPIO_Init+0x1a8>)
 8000934:	4f44      	ldr	r7, [pc, #272]	; (8000a48 <HAL_GPIO_Init+0x1a8>)
 8000936:	69ad      	ldr	r5, [r5, #24]
 8000938:	f026 0803 	bic.w	r8, r6, #3
 800093c:	f045 0501 	orr.w	r5, r5, #1
 8000940:	61bd      	str	r5, [r7, #24]
 8000942:	69bd      	ldr	r5, [r7, #24]
 8000944:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000948:	f005 0501 	and.w	r5, r5, #1
 800094c:	9501      	str	r5, [sp, #4]
 800094e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000952:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000956:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000958:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 800095c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000960:	fa09 f90b 	lsl.w	r9, r9, fp
 8000964:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000968:	4d38      	ldr	r5, [pc, #224]	; (8000a4c <HAL_GPIO_Init+0x1ac>)
 800096a:	42a8      	cmp	r0, r5
 800096c:	d063      	beq.n	8000a36 <HAL_GPIO_Init+0x196>
 800096e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000972:	42a8      	cmp	r0, r5
 8000974:	d061      	beq.n	8000a3a <HAL_GPIO_Init+0x19a>
 8000976:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800097a:	42a8      	cmp	r0, r5
 800097c:	d05f      	beq.n	8000a3e <HAL_GPIO_Init+0x19e>
 800097e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000982:	42a8      	cmp	r0, r5
 8000984:	bf0c      	ite	eq
 8000986:	2503      	moveq	r5, #3
 8000988:	2504      	movne	r5, #4
 800098a:	fa05 f50b 	lsl.w	r5, r5, fp
 800098e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8000992:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8000996:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000998:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 800099c:	bf14      	ite	ne
 800099e:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009a0:	4395      	biceq	r5, r2
 80009a2:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80009a4:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009a6:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80009aa:	bf14      	ite	ne
 80009ac:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80009ae:	4395      	biceq	r5, r2
 80009b0:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80009b2:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009b4:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80009b8:	bf14      	ite	ne
 80009ba:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80009bc:	4395      	biceq	r5, r2
 80009be:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80009c0:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009c2:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80009c6:	bf14      	ite	ne
 80009c8:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80009ca:	ea25 0202 	biceq.w	r2, r5, r2
 80009ce:	60da      	str	r2, [r3, #12]
	position++;
 80009d0:	3601      	adds	r6, #1
 80009d2:	e76e      	b.n	80008b2 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 80009d4:	2d03      	cmp	r5, #3
 80009d6:	d022      	beq.n	8000a1e <HAL_GPIO_Init+0x17e>
 80009d8:	2d11      	cmp	r5, #17
 80009da:	d189      	bne.n	80008f0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80009dc:	68cc      	ldr	r4, [r1, #12]
 80009de:	3404      	adds	r4, #4
          break;
 80009e0:	e786      	b.n	80008f0 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80009e2:	4f1b      	ldr	r7, [pc, #108]	; (8000a50 <HAL_GPIO_Init+0x1b0>)
 80009e4:	42bd      	cmp	r5, r7
 80009e6:	d009      	beq.n	80009fc <HAL_GPIO_Init+0x15c>
 80009e8:	d812      	bhi.n	8000a10 <HAL_GPIO_Init+0x170>
 80009ea:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8000a5c <HAL_GPIO_Init+0x1bc>
 80009ee:	454d      	cmp	r5, r9
 80009f0:	d004      	beq.n	80009fc <HAL_GPIO_Init+0x15c>
 80009f2:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80009f6:	454d      	cmp	r5, r9
 80009f8:	f47f af7a 	bne.w	80008f0 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80009fc:	688c      	ldr	r4, [r1, #8]
 80009fe:	b1c4      	cbz	r4, 8000a32 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a00:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8000a02:	bf0c      	ite	eq
 8000a04:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000a08:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a0c:	2408      	movs	r4, #8
 8000a0e:	e76f      	b.n	80008f0 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000a10:	4575      	cmp	r5, lr
 8000a12:	d0f3      	beq.n	80009fc <HAL_GPIO_Init+0x15c>
 8000a14:	4565      	cmp	r5, ip
 8000a16:	d0f1      	beq.n	80009fc <HAL_GPIO_Init+0x15c>
 8000a18:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000a60 <HAL_GPIO_Init+0x1c0>
 8000a1c:	e7eb      	b.n	80009f6 <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a1e:	2400      	movs	r4, #0
 8000a20:	e766      	b.n	80008f0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a22:	68cc      	ldr	r4, [r1, #12]
          break;
 8000a24:	e764      	b.n	80008f0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a26:	68cc      	ldr	r4, [r1, #12]
 8000a28:	3408      	adds	r4, #8
          break;
 8000a2a:	e761      	b.n	80008f0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a2c:	68cc      	ldr	r4, [r1, #12]
 8000a2e:	340c      	adds	r4, #12
          break;
 8000a30:	e75e      	b.n	80008f0 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a32:	2404      	movs	r4, #4
 8000a34:	e75c      	b.n	80008f0 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a36:	2500      	movs	r5, #0
 8000a38:	e7a7      	b.n	800098a <HAL_GPIO_Init+0xea>
 8000a3a:	2501      	movs	r5, #1
 8000a3c:	e7a5      	b.n	800098a <HAL_GPIO_Init+0xea>
 8000a3e:	2502      	movs	r5, #2
 8000a40:	e7a3      	b.n	800098a <HAL_GPIO_Init+0xea>
 8000a42:	bf00      	nop
 8000a44:	40010400 	.word	0x40010400
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	40010800 	.word	0x40010800
 8000a50:	10210000 	.word	0x10210000
 8000a54:	10310000 	.word	0x10310000
 8000a58:	10320000 	.word	0x10320000
 8000a5c:	10110000 	.word	0x10110000
 8000a60:	10220000 	.word	0x10220000

08000a64 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000a64:	6883      	ldr	r3, [r0, #8]
 8000a66:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000a68:	bf14      	ite	ne
 8000a6a:	2001      	movne	r0, #1
 8000a6c:	2000      	moveq	r0, #0
 8000a6e:	4770      	bx	lr

08000a70 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a70:	b10a      	cbz	r2, 8000a76 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a72:	6101      	str	r1, [r0, #16]
 8000a74:	4770      	bx	lr
 8000a76:	0409      	lsls	r1, r1, #16
 8000a78:	e7fb      	b.n	8000a72 <HAL_GPIO_WritePin+0x2>

08000a7a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000a7a:	68c3      	ldr	r3, [r0, #12]
 8000a7c:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a7e:	bf14      	ite	ne
 8000a80:	6141      	strne	r1, [r0, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000a82:	6101      	streq	r1, [r0, #16]
 8000a84:	4770      	bx	lr
	...

08000a88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000a88:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000a8a:	4b04      	ldr	r3, [pc, #16]	; (8000a9c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000a8c:	6959      	ldr	r1, [r3, #20]
 8000a8e:	4201      	tst	r1, r0
 8000a90:	d002      	beq.n	8000a98 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000a92:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000a94:	f001 ff50 	bl	8002938 <HAL_GPIO_EXTI_Callback>
 8000a98:	bd08      	pop	{r3, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40010400 	.word	0x40010400

08000aa0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000aa0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000aa4:	4605      	mov	r5, r0
 8000aa6:	b908      	cbnz	r0, 8000aac <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8000aa8:	2001      	movs	r0, #1
 8000aaa:	e03c      	b.n	8000b26 <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000aac:	6803      	ldr	r3, [r0, #0]
 8000aae:	07db      	lsls	r3, r3, #31
 8000ab0:	d410      	bmi.n	8000ad4 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ab2:	682b      	ldr	r3, [r5, #0]
 8000ab4:	079f      	lsls	r7, r3, #30
 8000ab6:	d45d      	bmi.n	8000b74 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ab8:	682b      	ldr	r3, [r5, #0]
 8000aba:	0719      	lsls	r1, r3, #28
 8000abc:	f100 8094 	bmi.w	8000be8 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ac0:	682b      	ldr	r3, [r5, #0]
 8000ac2:	075a      	lsls	r2, r3, #29
 8000ac4:	f100 80be 	bmi.w	8000c44 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ac8:	69e8      	ldr	r0, [r5, #28]
 8000aca:	2800      	cmp	r0, #0
 8000acc:	f040 812c 	bne.w	8000d28 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8000ad0:	2000      	movs	r0, #0
 8000ad2:	e028      	b.n	8000b26 <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ad4:	4c8f      	ldr	r4, [pc, #572]	; (8000d14 <HAL_RCC_OscConfig+0x274>)
 8000ad6:	6863      	ldr	r3, [r4, #4]
 8000ad8:	f003 030c 	and.w	r3, r3, #12
 8000adc:	2b04      	cmp	r3, #4
 8000ade:	d007      	beq.n	8000af0 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ae0:	6863      	ldr	r3, [r4, #4]
 8000ae2:	f003 030c 	and.w	r3, r3, #12
 8000ae6:	2b08      	cmp	r3, #8
 8000ae8:	d109      	bne.n	8000afe <HAL_RCC_OscConfig+0x5e>
 8000aea:	6863      	ldr	r3, [r4, #4]
 8000aec:	03de      	lsls	r6, r3, #15
 8000aee:	d506      	bpl.n	8000afe <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000af0:	6823      	ldr	r3, [r4, #0]
 8000af2:	039c      	lsls	r4, r3, #14
 8000af4:	d5dd      	bpl.n	8000ab2 <HAL_RCC_OscConfig+0x12>
 8000af6:	686b      	ldr	r3, [r5, #4]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d1da      	bne.n	8000ab2 <HAL_RCC_OscConfig+0x12>
 8000afc:	e7d4      	b.n	8000aa8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000afe:	686b      	ldr	r3, [r5, #4]
 8000b00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b04:	d112      	bne.n	8000b2c <HAL_RCC_OscConfig+0x8c>
 8000b06:	6823      	ldr	r3, [r4, #0]
 8000b08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b0c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b0e:	f7ff fb61 	bl	80001d4 <HAL_GetTick>
 8000b12:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b14:	6823      	ldr	r3, [r4, #0]
 8000b16:	0398      	lsls	r0, r3, #14
 8000b18:	d4cb      	bmi.n	8000ab2 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b1a:	f7ff fb5b 	bl	80001d4 <HAL_GetTick>
 8000b1e:	1b80      	subs	r0, r0, r6
 8000b20:	2864      	cmp	r0, #100	; 0x64
 8000b22:	d9f7      	bls.n	8000b14 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000b24:	2003      	movs	r0, #3
}
 8000b26:	b002      	add	sp, #8
 8000b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b2c:	b99b      	cbnz	r3, 8000b56 <HAL_RCC_OscConfig+0xb6>
 8000b2e:	6823      	ldr	r3, [r4, #0]
 8000b30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b34:	6023      	str	r3, [r4, #0]
 8000b36:	6823      	ldr	r3, [r4, #0]
 8000b38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b3c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b3e:	f7ff fb49 	bl	80001d4 <HAL_GetTick>
 8000b42:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b44:	6823      	ldr	r3, [r4, #0]
 8000b46:	0399      	lsls	r1, r3, #14
 8000b48:	d5b3      	bpl.n	8000ab2 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b4a:	f7ff fb43 	bl	80001d4 <HAL_GetTick>
 8000b4e:	1b80      	subs	r0, r0, r6
 8000b50:	2864      	cmp	r0, #100	; 0x64
 8000b52:	d9f7      	bls.n	8000b44 <HAL_RCC_OscConfig+0xa4>
 8000b54:	e7e6      	b.n	8000b24 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b56:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b5a:	6823      	ldr	r3, [r4, #0]
 8000b5c:	d103      	bne.n	8000b66 <HAL_RCC_OscConfig+0xc6>
 8000b5e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b62:	6023      	str	r3, [r4, #0]
 8000b64:	e7cf      	b.n	8000b06 <HAL_RCC_OscConfig+0x66>
 8000b66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b6a:	6023      	str	r3, [r4, #0]
 8000b6c:	6823      	ldr	r3, [r4, #0]
 8000b6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b72:	e7cb      	b.n	8000b0c <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b74:	4c67      	ldr	r4, [pc, #412]	; (8000d14 <HAL_RCC_OscConfig+0x274>)
 8000b76:	6863      	ldr	r3, [r4, #4]
 8000b78:	f013 0f0c 	tst.w	r3, #12
 8000b7c:	d007      	beq.n	8000b8e <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b7e:	6863      	ldr	r3, [r4, #4]
 8000b80:	f003 030c 	and.w	r3, r3, #12
 8000b84:	2b08      	cmp	r3, #8
 8000b86:	d110      	bne.n	8000baa <HAL_RCC_OscConfig+0x10a>
 8000b88:	6863      	ldr	r3, [r4, #4]
 8000b8a:	03da      	lsls	r2, r3, #15
 8000b8c:	d40d      	bmi.n	8000baa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b8e:	6823      	ldr	r3, [r4, #0]
 8000b90:	079b      	lsls	r3, r3, #30
 8000b92:	d502      	bpl.n	8000b9a <HAL_RCC_OscConfig+0xfa>
 8000b94:	692b      	ldr	r3, [r5, #16]
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d186      	bne.n	8000aa8 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b9a:	6823      	ldr	r3, [r4, #0]
 8000b9c:	696a      	ldr	r2, [r5, #20]
 8000b9e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000ba2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000ba6:	6023      	str	r3, [r4, #0]
 8000ba8:	e786      	b.n	8000ab8 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000baa:	692a      	ldr	r2, [r5, #16]
 8000bac:	4b5a      	ldr	r3, [pc, #360]	; (8000d18 <HAL_RCC_OscConfig+0x278>)
 8000bae:	b16a      	cbz	r2, 8000bcc <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000bb4:	f7ff fb0e 	bl	80001d4 <HAL_GetTick>
 8000bb8:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bba:	6823      	ldr	r3, [r4, #0]
 8000bbc:	079f      	lsls	r7, r3, #30
 8000bbe:	d4ec      	bmi.n	8000b9a <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bc0:	f7ff fb08 	bl	80001d4 <HAL_GetTick>
 8000bc4:	1b80      	subs	r0, r0, r6
 8000bc6:	2802      	cmp	r0, #2
 8000bc8:	d9f7      	bls.n	8000bba <HAL_RCC_OscConfig+0x11a>
 8000bca:	e7ab      	b.n	8000b24 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000bcc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000bce:	f7ff fb01 	bl	80001d4 <HAL_GetTick>
 8000bd2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bd4:	6823      	ldr	r3, [r4, #0]
 8000bd6:	0798      	lsls	r0, r3, #30
 8000bd8:	f57f af6e 	bpl.w	8000ab8 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bdc:	f7ff fafa 	bl	80001d4 <HAL_GetTick>
 8000be0:	1b80      	subs	r0, r0, r6
 8000be2:	2802      	cmp	r0, #2
 8000be4:	d9f6      	bls.n	8000bd4 <HAL_RCC_OscConfig+0x134>
 8000be6:	e79d      	b.n	8000b24 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000be8:	69aa      	ldr	r2, [r5, #24]
 8000bea:	4c4a      	ldr	r4, [pc, #296]	; (8000d14 <HAL_RCC_OscConfig+0x274>)
 8000bec:	4b4b      	ldr	r3, [pc, #300]	; (8000d1c <HAL_RCC_OscConfig+0x27c>)
 8000bee:	b1da      	cbz	r2, 8000c28 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000bf4:	f7ff faee 	bl	80001d4 <HAL_GetTick>
 8000bf8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000bfa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000bfc:	079b      	lsls	r3, r3, #30
 8000bfe:	d50d      	bpl.n	8000c1c <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000c00:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000c04:	4b46      	ldr	r3, [pc, #280]	; (8000d20 <HAL_RCC_OscConfig+0x280>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c0c:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000c0e:	bf00      	nop
  }
  while (Delay --);
 8000c10:	9b01      	ldr	r3, [sp, #4]
 8000c12:	1e5a      	subs	r2, r3, #1
 8000c14:	9201      	str	r2, [sp, #4]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d1f9      	bne.n	8000c0e <HAL_RCC_OscConfig+0x16e>
 8000c1a:	e751      	b.n	8000ac0 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c1c:	f7ff fada 	bl	80001d4 <HAL_GetTick>
 8000c20:	1b80      	subs	r0, r0, r6
 8000c22:	2802      	cmp	r0, #2
 8000c24:	d9e9      	bls.n	8000bfa <HAL_RCC_OscConfig+0x15a>
 8000c26:	e77d      	b.n	8000b24 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000c28:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c2a:	f7ff fad3 	bl	80001d4 <HAL_GetTick>
 8000c2e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c32:	079f      	lsls	r7, r3, #30
 8000c34:	f57f af44 	bpl.w	8000ac0 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c38:	f7ff facc 	bl	80001d4 <HAL_GetTick>
 8000c3c:	1b80      	subs	r0, r0, r6
 8000c3e:	2802      	cmp	r0, #2
 8000c40:	d9f6      	bls.n	8000c30 <HAL_RCC_OscConfig+0x190>
 8000c42:	e76f      	b.n	8000b24 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c44:	4c33      	ldr	r4, [pc, #204]	; (8000d14 <HAL_RCC_OscConfig+0x274>)
 8000c46:	69e3      	ldr	r3, [r4, #28]
 8000c48:	00d8      	lsls	r0, r3, #3
 8000c4a:	d424      	bmi.n	8000c96 <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8000c4c:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c4e:	69e3      	ldr	r3, [r4, #28]
 8000c50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c54:	61e3      	str	r3, [r4, #28]
 8000c56:	69e3      	ldr	r3, [r4, #28]
 8000c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c5c:	9300      	str	r3, [sp, #0]
 8000c5e:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c60:	4e30      	ldr	r6, [pc, #192]	; (8000d24 <HAL_RCC_OscConfig+0x284>)
 8000c62:	6833      	ldr	r3, [r6, #0]
 8000c64:	05d9      	lsls	r1, r3, #23
 8000c66:	d518      	bpl.n	8000c9a <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c68:	68eb      	ldr	r3, [r5, #12]
 8000c6a:	2b01      	cmp	r3, #1
 8000c6c:	d126      	bne.n	8000cbc <HAL_RCC_OscConfig+0x21c>
 8000c6e:	6a23      	ldr	r3, [r4, #32]
 8000c70:	f043 0301 	orr.w	r3, r3, #1
 8000c74:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000c76:	f7ff faad 	bl	80001d4 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000c7a:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000c7e:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c80:	6a23      	ldr	r3, [r4, #32]
 8000c82:	079b      	lsls	r3, r3, #30
 8000c84:	d53f      	bpl.n	8000d06 <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8000c86:	2f00      	cmp	r7, #0
 8000c88:	f43f af1e 	beq.w	8000ac8 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c8c:	69e3      	ldr	r3, [r4, #28]
 8000c8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000c92:	61e3      	str	r3, [r4, #28]
 8000c94:	e718      	b.n	8000ac8 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8000c96:	2700      	movs	r7, #0
 8000c98:	e7e2      	b.n	8000c60 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000c9a:	6833      	ldr	r3, [r6, #0]
 8000c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ca0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000ca2:	f7ff fa97 	bl	80001d4 <HAL_GetTick>
 8000ca6:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ca8:	6833      	ldr	r3, [r6, #0]
 8000caa:	05da      	lsls	r2, r3, #23
 8000cac:	d4dc      	bmi.n	8000c68 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cae:	f7ff fa91 	bl	80001d4 <HAL_GetTick>
 8000cb2:	eba0 0008 	sub.w	r0, r0, r8
 8000cb6:	2864      	cmp	r0, #100	; 0x64
 8000cb8:	d9f6      	bls.n	8000ca8 <HAL_RCC_OscConfig+0x208>
 8000cba:	e733      	b.n	8000b24 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cbc:	b9ab      	cbnz	r3, 8000cea <HAL_RCC_OscConfig+0x24a>
 8000cbe:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000cc0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cc4:	f023 0301 	bic.w	r3, r3, #1
 8000cc8:	6223      	str	r3, [r4, #32]
 8000cca:	6a23      	ldr	r3, [r4, #32]
 8000ccc:	f023 0304 	bic.w	r3, r3, #4
 8000cd0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000cd2:	f7ff fa7f 	bl	80001d4 <HAL_GetTick>
 8000cd6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000cd8:	6a23      	ldr	r3, [r4, #32]
 8000cda:	0798      	lsls	r0, r3, #30
 8000cdc:	d5d3      	bpl.n	8000c86 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000cde:	f7ff fa79 	bl	80001d4 <HAL_GetTick>
 8000ce2:	1b80      	subs	r0, r0, r6
 8000ce4:	4540      	cmp	r0, r8
 8000ce6:	d9f7      	bls.n	8000cd8 <HAL_RCC_OscConfig+0x238>
 8000ce8:	e71c      	b.n	8000b24 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cea:	2b05      	cmp	r3, #5
 8000cec:	6a23      	ldr	r3, [r4, #32]
 8000cee:	d103      	bne.n	8000cf8 <HAL_RCC_OscConfig+0x258>
 8000cf0:	f043 0304 	orr.w	r3, r3, #4
 8000cf4:	6223      	str	r3, [r4, #32]
 8000cf6:	e7ba      	b.n	8000c6e <HAL_RCC_OscConfig+0x1ce>
 8000cf8:	f023 0301 	bic.w	r3, r3, #1
 8000cfc:	6223      	str	r3, [r4, #32]
 8000cfe:	6a23      	ldr	r3, [r4, #32]
 8000d00:	f023 0304 	bic.w	r3, r3, #4
 8000d04:	e7b6      	b.n	8000c74 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d06:	f7ff fa65 	bl	80001d4 <HAL_GetTick>
 8000d0a:	eba0 0008 	sub.w	r0, r0, r8
 8000d0e:	42b0      	cmp	r0, r6
 8000d10:	d9b6      	bls.n	8000c80 <HAL_RCC_OscConfig+0x1e0>
 8000d12:	e707      	b.n	8000b24 <HAL_RCC_OscConfig+0x84>
 8000d14:	40021000 	.word	0x40021000
 8000d18:	42420000 	.word	0x42420000
 8000d1c:	42420480 	.word	0x42420480
 8000d20:	2000000c 	.word	0x2000000c
 8000d24:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d28:	4b2a      	ldr	r3, [pc, #168]	; (8000dd4 <HAL_RCC_OscConfig+0x334>)
 8000d2a:	685a      	ldr	r2, [r3, #4]
 8000d2c:	461c      	mov	r4, r3
 8000d2e:	f002 020c 	and.w	r2, r2, #12
 8000d32:	2a08      	cmp	r2, #8
 8000d34:	d03d      	beq.n	8000db2 <HAL_RCC_OscConfig+0x312>
 8000d36:	2300      	movs	r3, #0
 8000d38:	4e27      	ldr	r6, [pc, #156]	; (8000dd8 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d3a:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000d3c:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d3e:	d12b      	bne.n	8000d98 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8000d40:	f7ff fa48 	bl	80001d4 <HAL_GetTick>
 8000d44:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d46:	6823      	ldr	r3, [r4, #0]
 8000d48:	0199      	lsls	r1, r3, #6
 8000d4a:	d41f      	bmi.n	8000d8c <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000d4c:	6a2b      	ldr	r3, [r5, #32]
 8000d4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d52:	d105      	bne.n	8000d60 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d54:	6862      	ldr	r2, [r4, #4]
 8000d56:	68a9      	ldr	r1, [r5, #8]
 8000d58:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000d5c:	430a      	orrs	r2, r1
 8000d5e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d60:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000d62:	6862      	ldr	r2, [r4, #4]
 8000d64:	430b      	orrs	r3, r1
 8000d66:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000d6e:	2301      	movs	r3, #1
 8000d70:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000d72:	f7ff fa2f 	bl	80001d4 <HAL_GetTick>
 8000d76:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d78:	6823      	ldr	r3, [r4, #0]
 8000d7a:	019a      	lsls	r2, r3, #6
 8000d7c:	f53f aea8 	bmi.w	8000ad0 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d80:	f7ff fa28 	bl	80001d4 <HAL_GetTick>
 8000d84:	1b40      	subs	r0, r0, r5
 8000d86:	2802      	cmp	r0, #2
 8000d88:	d9f6      	bls.n	8000d78 <HAL_RCC_OscConfig+0x2d8>
 8000d8a:	e6cb      	b.n	8000b24 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d8c:	f7ff fa22 	bl	80001d4 <HAL_GetTick>
 8000d90:	1bc0      	subs	r0, r0, r7
 8000d92:	2802      	cmp	r0, #2
 8000d94:	d9d7      	bls.n	8000d46 <HAL_RCC_OscConfig+0x2a6>
 8000d96:	e6c5      	b.n	8000b24 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000d98:	f7ff fa1c 	bl	80001d4 <HAL_GetTick>
 8000d9c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d9e:	6823      	ldr	r3, [r4, #0]
 8000da0:	019b      	lsls	r3, r3, #6
 8000da2:	f57f ae95 	bpl.w	8000ad0 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000da6:	f7ff fa15 	bl	80001d4 <HAL_GetTick>
 8000daa:	1b40      	subs	r0, r0, r5
 8000dac:	2802      	cmp	r0, #2
 8000dae:	d9f6      	bls.n	8000d9e <HAL_RCC_OscConfig+0x2fe>
 8000db0:	e6b8      	b.n	8000b24 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000db2:	2801      	cmp	r0, #1
 8000db4:	f43f aeb7 	beq.w	8000b26 <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8000db8:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000dba:	6a2b      	ldr	r3, [r5, #32]
 8000dbc:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	f47f ae71 	bne.w	8000aa8 <HAL_RCC_OscConfig+0x8>
 8000dc6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000dc8:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8000dcc:	1ac0      	subs	r0, r0, r3
 8000dce:	bf18      	it	ne
 8000dd0:	2001      	movne	r0, #1
 8000dd2:	e6a8      	b.n	8000b26 <HAL_RCC_OscConfig+0x86>
 8000dd4:	40021000 	.word	0x40021000
 8000dd8:	42420060 	.word	0x42420060

08000ddc <HAL_RCC_MCOConfig>:
{
 8000ddc:	b530      	push	{r4, r5, lr}
 8000dde:	b087      	sub	sp, #28
 8000de0:	460d      	mov	r5, r1
  GPIO_InitTypeDef gpio = {0U};
 8000de2:	2210      	movs	r2, #16
 8000de4:	2100      	movs	r1, #0
 8000de6:	a802      	add	r0, sp, #8
 8000de8:	f002 fb45 	bl	8003476 <memset>
  gpio.Mode      = GPIO_MODE_AF_PP;
 8000dec:	2302      	movs	r3, #2
 8000dee:	9303      	str	r3, [sp, #12]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000df0:	2303      	movs	r3, #3
 8000df2:	9305      	str	r3, [sp, #20]
  gpio.Pin       = MCO1_PIN;
 8000df4:	f44f 7380 	mov.w	r3, #256	; 0x100
  MCO1_CLK_ENABLE();
 8000df8:	4c0a      	ldr	r4, [pc, #40]	; (8000e24 <HAL_RCC_MCOConfig+0x48>)
  gpio.Pin       = MCO1_PIN;
 8000dfa:	9302      	str	r3, [sp, #8]
  MCO1_CLK_ENABLE();
 8000dfc:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8000dfe:	a902      	add	r1, sp, #8
  MCO1_CLK_ENABLE();
 8000e00:	f043 0304 	orr.w	r3, r3, #4
 8000e04:	61a3      	str	r3, [r4, #24]
 8000e06:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8000e08:	4807      	ldr	r0, [pc, #28]	; (8000e28 <HAL_RCC_MCOConfig+0x4c>)
  MCO1_CLK_ENABLE();
 8000e0a:	f003 0304 	and.w	r3, r3, #4
 8000e0e:	9301      	str	r3, [sp, #4]
 8000e10:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8000e12:	f7ff fd45 	bl	80008a0 <HAL_GPIO_Init>
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 8000e16:	6861      	ldr	r1, [r4, #4]
 8000e18:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 8000e1c:	4329      	orrs	r1, r5
 8000e1e:	6061      	str	r1, [r4, #4]
}
 8000e20:	b007      	add	sp, #28
 8000e22:	bd30      	pop	{r4, r5, pc}
 8000e24:	40021000 	.word	0x40021000
 8000e28:	40010800 	.word	0x40010800

08000e2c <HAL_RCC_GetSysClockFreq>:
{
 8000e2c:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000e2e:	4b1b      	ldr	r3, [pc, #108]	; (8000e9c <HAL_RCC_GetSysClockFreq+0x70>)
{
 8000e30:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000e32:	ac02      	add	r4, sp, #8
 8000e34:	f103 0510 	add.w	r5, r3, #16
 8000e38:	4622      	mov	r2, r4
 8000e3a:	6818      	ldr	r0, [r3, #0]
 8000e3c:	6859      	ldr	r1, [r3, #4]
 8000e3e:	3308      	adds	r3, #8
 8000e40:	c203      	stmia	r2!, {r0, r1}
 8000e42:	42ab      	cmp	r3, r5
 8000e44:	4614      	mov	r4, r2
 8000e46:	d1f7      	bne.n	8000e38 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e48:	2301      	movs	r3, #1
 8000e4a:	f88d 3004 	strb.w	r3, [sp, #4]
 8000e4e:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000e50:	4913      	ldr	r1, [pc, #76]	; (8000ea0 <HAL_RCC_GetSysClockFreq+0x74>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e52:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000e56:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000e58:	f003 020c 	and.w	r2, r3, #12
 8000e5c:	2a04      	cmp	r2, #4
 8000e5e:	d01b      	beq.n	8000e98 <HAL_RCC_GetSysClockFreq+0x6c>
 8000e60:	2a08      	cmp	r2, #8
 8000e62:	d002      	beq.n	8000e6a <HAL_RCC_GetSysClockFreq+0x3e>
      sysclockfreq = HSI_VALUE;
 8000e64:	480f      	ldr	r0, [pc, #60]	; (8000ea4 <HAL_RCC_GetSysClockFreq+0x78>)
}
 8000e66:	b007      	add	sp, #28
 8000e68:	bd30      	pop	{r4, r5, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e6a:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000e6e:	a806      	add	r0, sp, #24
 8000e70:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e72:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e74:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e78:	d50b      	bpl.n	8000e92 <HAL_RCC_GetSysClockFreq+0x66>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e7a:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e7c:	480a      	ldr	r0, [pc, #40]	; (8000ea8 <HAL_RCC_GetSysClockFreq+0x7c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e7e:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e82:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e84:	aa06      	add	r2, sp, #24
 8000e86:	4413      	add	r3, r2
 8000e88:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e8c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e90:	e7e9      	b.n	8000e66 <HAL_RCC_GetSysClockFreq+0x3a>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000e92:	4806      	ldr	r0, [pc, #24]	; (8000eac <HAL_RCC_GetSysClockFreq+0x80>)
 8000e94:	4350      	muls	r0, r2
 8000e96:	e7e6      	b.n	8000e66 <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = HSE_VALUE;
 8000e98:	4803      	ldr	r0, [pc, #12]	; (8000ea8 <HAL_RCC_GetSysClockFreq+0x7c>)
  return sysclockfreq;
 8000e9a:	e7e4      	b.n	8000e66 <HAL_RCC_GetSysClockFreq+0x3a>
 8000e9c:	080034a0 	.word	0x080034a0
 8000ea0:	40021000 	.word	0x40021000
 8000ea4:	007a1200 	.word	0x007a1200
 8000ea8:	00f42400 	.word	0x00f42400
 8000eac:	003d0900 	.word	0x003d0900

08000eb0 <HAL_RCC_ClockConfig>:
{
 8000eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000eb4:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8000eb6:	4604      	mov	r4, r0
 8000eb8:	b910      	cbnz	r0, 8000ec0 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000eba:	2001      	movs	r0, #1
 8000ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000ec0:	4a45      	ldr	r2, [pc, #276]	; (8000fd8 <HAL_RCC_ClockConfig+0x128>)
 8000ec2:	6813      	ldr	r3, [r2, #0]
 8000ec4:	f003 0307 	and.w	r3, r3, #7
 8000ec8:	428b      	cmp	r3, r1
 8000eca:	d329      	bcc.n	8000f20 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000ecc:	6821      	ldr	r1, [r4, #0]
 8000ece:	078e      	lsls	r6, r1, #30
 8000ed0:	d431      	bmi.n	8000f36 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ed2:	07ca      	lsls	r2, r1, #31
 8000ed4:	d444      	bmi.n	8000f60 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000ed6:	4a40      	ldr	r2, [pc, #256]	; (8000fd8 <HAL_RCC_ClockConfig+0x128>)
 8000ed8:	6813      	ldr	r3, [r2, #0]
 8000eda:	f003 0307 	and.w	r3, r3, #7
 8000ede:	429d      	cmp	r5, r3
 8000ee0:	d367      	bcc.n	8000fb2 <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ee2:	6822      	ldr	r2, [r4, #0]
 8000ee4:	4d3d      	ldr	r5, [pc, #244]	; (8000fdc <HAL_RCC_ClockConfig+0x12c>)
 8000ee6:	f012 0f04 	tst.w	r2, #4
 8000eea:	d16e      	bne.n	8000fca <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000eec:	0713      	lsls	r3, r2, #28
 8000eee:	d506      	bpl.n	8000efe <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000ef0:	686b      	ldr	r3, [r5, #4]
 8000ef2:	6922      	ldr	r2, [r4, #16]
 8000ef4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000ef8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000efc:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000efe:	f7ff ff95 	bl	8000e2c <HAL_RCC_GetSysClockFreq>
 8000f02:	686b      	ldr	r3, [r5, #4]
 8000f04:	4a36      	ldr	r2, [pc, #216]	; (8000fe0 <HAL_RCC_ClockConfig+0x130>)
 8000f06:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000f0a:	5cd3      	ldrb	r3, [r2, r3]
 8000f0c:	40d8      	lsrs	r0, r3
 8000f0e:	4b35      	ldr	r3, [pc, #212]	; (8000fe4 <HAL_RCC_ClockConfig+0x134>)
 8000f10:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8000f12:	4b35      	ldr	r3, [pc, #212]	; (8000fe8 <HAL_RCC_ClockConfig+0x138>)
 8000f14:	6818      	ldr	r0, [r3, #0]
 8000f16:	f7ff f91b 	bl	8000150 <HAL_InitTick>
  return HAL_OK;
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f20:	6813      	ldr	r3, [r2, #0]
 8000f22:	f023 0307 	bic.w	r3, r3, #7
 8000f26:	430b      	orrs	r3, r1
 8000f28:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f2a:	6813      	ldr	r3, [r2, #0]
 8000f2c:	f003 0307 	and.w	r3, r3, #7
 8000f30:	4299      	cmp	r1, r3
 8000f32:	d1c2      	bne.n	8000eba <HAL_RCC_ClockConfig+0xa>
 8000f34:	e7ca      	b.n	8000ecc <HAL_RCC_ClockConfig+0x1c>
 8000f36:	4b29      	ldr	r3, [pc, #164]	; (8000fdc <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f38:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f3c:	bf1e      	ittt	ne
 8000f3e:	685a      	ldrne	r2, [r3, #4]
 8000f40:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000f44:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f46:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f48:	bf42      	ittt	mi
 8000f4a:	685a      	ldrmi	r2, [r3, #4]
 8000f4c:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000f50:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f52:	685a      	ldr	r2, [r3, #4]
 8000f54:	68a0      	ldr	r0, [r4, #8]
 8000f56:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000f5a:	4302      	orrs	r2, r0
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	e7b8      	b.n	8000ed2 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f60:	6862      	ldr	r2, [r4, #4]
 8000f62:	4e1e      	ldr	r6, [pc, #120]	; (8000fdc <HAL_RCC_ClockConfig+0x12c>)
 8000f64:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f66:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f68:	d11b      	bne.n	8000fa2 <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f6a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f6e:	d0a4      	beq.n	8000eba <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f70:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f72:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f76:	f023 0303 	bic.w	r3, r3, #3
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000f7e:	f7ff f929 	bl	80001d4 <HAL_GetTick>
 8000f82:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f84:	6873      	ldr	r3, [r6, #4]
 8000f86:	6862      	ldr	r2, [r4, #4]
 8000f88:	f003 030c 	and.w	r3, r3, #12
 8000f8c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000f90:	d0a1      	beq.n	8000ed6 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f92:	f7ff f91f 	bl	80001d4 <HAL_GetTick>
 8000f96:	1bc0      	subs	r0, r0, r7
 8000f98:	4540      	cmp	r0, r8
 8000f9a:	d9f3      	bls.n	8000f84 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8000f9c:	2003      	movs	r0, #3
}
 8000f9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fa2:	2a02      	cmp	r2, #2
 8000fa4:	d102      	bne.n	8000fac <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fa6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000faa:	e7e0      	b.n	8000f6e <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fac:	f013 0f02 	tst.w	r3, #2
 8000fb0:	e7dd      	b.n	8000f6e <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fb2:	6813      	ldr	r3, [r2, #0]
 8000fb4:	f023 0307 	bic.w	r3, r3, #7
 8000fb8:	432b      	orrs	r3, r5
 8000fba:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fbc:	6813      	ldr	r3, [r2, #0]
 8000fbe:	f003 0307 	and.w	r3, r3, #7
 8000fc2:	429d      	cmp	r5, r3
 8000fc4:	f47f af79 	bne.w	8000eba <HAL_RCC_ClockConfig+0xa>
 8000fc8:	e78b      	b.n	8000ee2 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000fca:	686b      	ldr	r3, [r5, #4]
 8000fcc:	68e1      	ldr	r1, [r4, #12]
 8000fce:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fd2:	430b      	orrs	r3, r1
 8000fd4:	606b      	str	r3, [r5, #4]
 8000fd6:	e789      	b.n	8000eec <HAL_RCC_ClockConfig+0x3c>
 8000fd8:	40022000 	.word	0x40022000
 8000fdc:	40021000 	.word	0x40021000
 8000fe0:	080034d2 	.word	0x080034d2
 8000fe4:	2000000c 	.word	0x2000000c
 8000fe8:	20000004 	.word	0x20000004

08000fec <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000fec:	4b04      	ldr	r3, [pc, #16]	; (8001000 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000fee:	4a05      	ldr	r2, [pc, #20]	; (8001004 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000ff6:	5cd3      	ldrb	r3, [r2, r3]
 8000ff8:	4a03      	ldr	r2, [pc, #12]	; (8001008 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000ffa:	6810      	ldr	r0, [r2, #0]
}
 8000ffc:	40d8      	lsrs	r0, r3
 8000ffe:	4770      	bx	lr
 8001000:	40021000 	.word	0x40021000
 8001004:	080034e2 	.word	0x080034e2
 8001008:	2000000c 	.word	0x2000000c

0800100c <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800100c:	6803      	ldr	r3, [r0, #0]
{
 800100e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001012:	07d9      	lsls	r1, r3, #31
{
 8001014:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001016:	d520      	bpl.n	800105a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001018:	4c35      	ldr	r4, [pc, #212]	; (80010f0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800101a:	69e3      	ldr	r3, [r4, #28]
 800101c:	00da      	lsls	r2, r3, #3
 800101e:	d432      	bmi.n	8001086 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001020:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001022:	69e3      	ldr	r3, [r4, #28]
 8001024:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001028:	61e3      	str	r3, [r4, #28]
 800102a:	69e3      	ldr	r3, [r4, #28]
 800102c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001030:	9301      	str	r3, [sp, #4]
 8001032:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001034:	4e2f      	ldr	r6, [pc, #188]	; (80010f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001036:	6833      	ldr	r3, [r6, #0]
 8001038:	05db      	lsls	r3, r3, #23
 800103a:	d526      	bpl.n	800108a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800103c:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800103e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001042:	d136      	bne.n	80010b2 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001044:	6a23      	ldr	r3, [r4, #32]
 8001046:	686a      	ldr	r2, [r5, #4]
 8001048:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800104c:	4313      	orrs	r3, r2
 800104e:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001050:	b11f      	cbz	r7, 800105a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001052:	69e3      	ldr	r3, [r4, #28]
 8001054:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001058:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800105a:	6828      	ldr	r0, [r5, #0]
 800105c:	0783      	lsls	r3, r0, #30
 800105e:	d506      	bpl.n	800106e <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001060:	4a23      	ldr	r2, [pc, #140]	; (80010f0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001062:	68a9      	ldr	r1, [r5, #8]
 8001064:	6853      	ldr	r3, [r2, #4]
 8001066:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800106a:	430b      	orrs	r3, r1
 800106c:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800106e:	f010 0010 	ands.w	r0, r0, #16
 8001072:	d01b      	beq.n	80010ac <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001074:	4a1e      	ldr	r2, [pc, #120]	; (80010f0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001076:	68e9      	ldr	r1, [r5, #12]
 8001078:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800107a:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800107c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001080:	430b      	orrs	r3, r1
 8001082:	6053      	str	r3, [r2, #4]
 8001084:	e012      	b.n	80010ac <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8001086:	2700      	movs	r7, #0
 8001088:	e7d4      	b.n	8001034 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800108a:	6833      	ldr	r3, [r6, #0]
 800108c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001090:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001092:	f7ff f89f 	bl	80001d4 <HAL_GetTick>
 8001096:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001098:	6833      	ldr	r3, [r6, #0]
 800109a:	05d8      	lsls	r0, r3, #23
 800109c:	d4ce      	bmi.n	800103c <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800109e:	f7ff f899 	bl	80001d4 <HAL_GetTick>
 80010a2:	eba0 0008 	sub.w	r0, r0, r8
 80010a6:	2864      	cmp	r0, #100	; 0x64
 80010a8:	d9f6      	bls.n	8001098 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 80010aa:	2003      	movs	r0, #3
}
 80010ac:	b002      	add	sp, #8
 80010ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80010b2:	686a      	ldr	r2, [r5, #4]
 80010b4:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d0c3      	beq.n	8001044 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 80010bc:	2001      	movs	r0, #1
 80010be:	4a0e      	ldr	r2, [pc, #56]	; (80010f8 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80010c0:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80010c2:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80010c4:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80010c6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80010ca:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 80010cc:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80010ce:	07d9      	lsls	r1, r3, #31
 80010d0:	d5b8      	bpl.n	8001044 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 80010d2:	f7ff f87f 	bl	80001d4 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010d6:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80010da:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010dc:	6a23      	ldr	r3, [r4, #32]
 80010de:	079a      	lsls	r2, r3, #30
 80010e0:	d4b0      	bmi.n	8001044 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010e2:	f7ff f877 	bl	80001d4 <HAL_GetTick>
 80010e6:	1b80      	subs	r0, r0, r6
 80010e8:	4540      	cmp	r0, r8
 80010ea:	d9f7      	bls.n	80010dc <HAL_RCCEx_PeriphCLKConfig+0xd0>
 80010ec:	e7dd      	b.n	80010aa <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80010ee:	bf00      	nop
 80010f0:	40021000 	.word	0x40021000
 80010f4:	40007000 	.word	0x40007000
 80010f8:	42420440 	.word	0x42420440

080010fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80010fc:	b570      	push	{r4, r5, r6, lr}
 80010fe:	4604      	mov	r4, r0
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001100:	4b34      	ldr	r3, [pc, #208]	; (80011d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>)
{
 8001102:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001104:	ad02      	add	r5, sp, #8
 8001106:	f103 0610 	add.w	r6, r3, #16
 800110a:	462a      	mov	r2, r5
 800110c:	6818      	ldr	r0, [r3, #0]
 800110e:	6859      	ldr	r1, [r3, #4]
 8001110:	3308      	adds	r3, #8
 8001112:	c203      	stmia	r2!, {r0, r1}
 8001114:	42b3      	cmp	r3, r6
 8001116:	4615      	mov	r5, r2
 8001118:	d1f7      	bne.n	800110a <HAL_RCCEx_GetPeriphCLKFreq+0xe>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800111a:	2301      	movs	r3, #1
 800111c:	f88d 3004 	strb.w	r3, [sp, #4]
 8001120:	2302      	movs	r3, #2
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001122:	429c      	cmp	r4, r3
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001124:	f88d 3005 	strb.w	r3, [sp, #5]
  switch (PeriphClk)
 8001128:	d046      	beq.n	80011b8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 800112a:	2c10      	cmp	r4, #16
 800112c:	d017      	beq.n	800115e <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 800112e:	2c01      	cmp	r4, #1
 8001130:	d14e      	bne.n	80011d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001132:	f240 3102 	movw	r1, #770	; 0x302
      temp_reg = RCC->BDCR;
 8001136:	4a28      	ldr	r2, [pc, #160]	; (80011d8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8001138:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800113a:	4019      	ands	r1, r3
 800113c:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
 8001140:	d043      	beq.n	80011ca <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001142:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001146:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800114a:	d12d      	bne.n	80011a8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
      {
        frequency = LSI_VALUE;
 800114c:	f649 4040 	movw	r0, #40000	; 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001150:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 8001152:	f013 0f02 	tst.w	r3, #2
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
      {
        frequency = HSE_VALUE / 128U;
 8001156:	bf08      	it	eq
 8001158:	2000      	moveq	r0, #0
    {
      break;
    }
  }
  return (frequency);
}
 800115a:	b006      	add	sp, #24
 800115c:	bd70      	pop	{r4, r5, r6, pc}
      temp_reg = RCC->CFGR;
 800115e:	4b1e      	ldr	r3, [pc, #120]	; (80011d8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8001160:	6859      	ldr	r1, [r3, #4]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001162:	6818      	ldr	r0, [r3, #0]
 8001164:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8001168:	d0f7      	beq.n	800115a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800116a:	f3c1 4283 	ubfx	r2, r1, #18, #4
 800116e:	a806      	add	r0, sp, #24
 8001170:	4402      	add	r2, r0
 8001172:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001176:	03ca      	lsls	r2, r1, #15
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001178:	bf41      	itttt	mi
 800117a:	685a      	ldrmi	r2, [r3, #4]
 800117c:	a906      	addmi	r1, sp, #24
 800117e:	f3c2 4240 	ubfxmi	r2, r2, #17, #1
 8001182:	1852      	addmi	r2, r2, r1
 8001184:	bf44      	itt	mi
 8001186:	f812 1c14 	ldrbmi.w	r1, [r2, #-20]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800118a:	4a14      	ldrmi	r2, [pc, #80]	; (80011dc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800118c:	685b      	ldr	r3, [r3, #4]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800118e:	bf4c      	ite	mi
 8001190:	fbb2 f2f1 	udivmi	r2, r2, r1
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001194:	4a12      	ldrpl	r2, [pc, #72]	; (80011e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001196:	025b      	lsls	r3, r3, #9
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001198:	fb02 f000 	mul.w	r0, r2, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800119c:	d4dd      	bmi.n	800115a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          frequency = (pllclk * 2) / 3;
 800119e:	2303      	movs	r3, #3
 80011a0:	0040      	lsls	r0, r0, #1
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80011a2:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80011a6:	e7d8      	b.n	800115a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80011a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80011ac:	d110      	bne.n	80011d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
 80011ae:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 128U;
 80011b0:	480c      	ldr	r0, [pc, #48]	; (80011e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>)
 80011b2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80011b6:	e7ce      	b.n	8001156 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80011b8:	f7ff ff18 	bl	8000fec <HAL_RCC_GetPCLK2Freq>
 80011bc:	4b06      	ldr	r3, [pc, #24]	; (80011d8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f3c3 3381 	ubfx	r3, r3, #14, #2
 80011c4:	3301      	adds	r3, #1
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	e7eb      	b.n	80011a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
        frequency = LSE_VALUE;
 80011ca:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80011ce:	e7c4      	b.n	800115a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
  uint32_t temp_reg = 0U, frequency = 0U;
 80011d0:	2000      	movs	r0, #0
 80011d2:	e7c2      	b.n	800115a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 80011d4:	080034b0 	.word	0x080034b0
 80011d8:	40021000 	.word	0x40021000
 80011dc:	00f42400 	.word	0x00f42400
 80011e0:	003d0900 	.word	0x003d0900
 80011e4:	0001e848 	.word	0x0001e848

080011e8 <SPI_WaitFlagStateUntilTimeout.constprop.8>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80011e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011ea:	4604      	mov	r4, r0
 80011ec:	460e      	mov	r6, r1
 80011ee:	4615      	mov	r5, r2
 80011f0:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80011f2:	6821      	ldr	r1, [r4, #0]
 80011f4:	688a      	ldr	r2, [r1, #8]
 80011f6:	ea36 0302 	bics.w	r3, r6, r2
 80011fa:	d001      	beq.n	8001200 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80011fc:	2000      	movs	r0, #0
}
 80011fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001200:	1c6b      	adds	r3, r5, #1
 8001202:	d0f7      	beq.n	80011f4 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001204:	f7fe ffe6 	bl	80001d4 <HAL_GetTick>
 8001208:	1bc0      	subs	r0, r0, r7
 800120a:	4285      	cmp	r5, r0
 800120c:	d8f1      	bhi.n	80011f2 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800120e:	6823      	ldr	r3, [r4, #0]
 8001210:	685a      	ldr	r2, [r3, #4]
 8001212:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001216:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001218:	6862      	ldr	r2, [r4, #4]
 800121a:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800121e:	d10a      	bne.n	8001236 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
 8001220:	68a2      	ldr	r2, [r4, #8]
 8001222:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001226:	d002      	beq.n	800122e <SPI_WaitFlagStateUntilTimeout.constprop.8+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001228:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800122c:	d103      	bne.n	8001236 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
          __HAL_SPI_DISABLE(hspi);
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001234:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001236:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001238:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800123c:	d107      	bne.n	800124e <SPI_WaitFlagStateUntilTimeout.constprop.8+0x66>
          SPI_RESET_CRC(hspi);
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800124c:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800124e:	2301      	movs	r3, #1
 8001250:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001254:	2300      	movs	r3, #0
 8001256:	2003      	movs	r0, #3
 8001258:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 800125c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800125e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800125e:	b538      	push	{r3, r4, r5, lr}
 8001260:	4613      	mov	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001262:	6842      	ldr	r2, [r0, #4]
{
 8001264:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001266:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800126a:	d116      	bne.n	800129a <SPI_EndRxTransaction+0x3c>
 800126c:	6880      	ldr	r0, [r0, #8]
 800126e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8001272:	d002      	beq.n	800127a <SPI_EndRxTransaction+0x1c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001274:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8001278:	d10f      	bne.n	800129a <SPI_EndRxTransaction+0x3c>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800127a:	6822      	ldr	r2, [r4, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800127c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
    __HAL_SPI_DISABLE(hspi);
 8001280:	6815      	ldr	r5, [r2, #0]
 8001282:	f025 0540 	bic.w	r5, r5, #64	; 0x40
 8001286:	6015      	str	r5, [r2, #0]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8001288:	d107      	bne.n	800129a <SPI_EndRxTransaction+0x3c>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800128a:	460a      	mov	r2, r1
 800128c:	2101      	movs	r1, #1
 800128e:	4620      	mov	r0, r4
 8001290:	f7ff ffaa 	bl	80011e8 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 8001294:	b920      	cbnz	r0, 80012a0 <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8001296:	2000      	movs	r0, #0
 8001298:	bd38      	pop	{r3, r4, r5, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800129a:	460a      	mov	r2, r1
 800129c:	2180      	movs	r1, #128	; 0x80
 800129e:	e7f6      	b.n	800128e <SPI_EndRxTransaction+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80012a0:	6d63      	ldr	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 80012a2:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80012a4:	f043 0320 	orr.w	r3, r3, #32
 80012a8:	6563      	str	r3, [r4, #84]	; 0x54
}
 80012aa:	bd38      	pop	{r3, r4, r5, pc}

080012ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80012ac:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80012ae:	4613      	mov	r3, r2
 80012b0:	460a      	mov	r2, r1
 80012b2:	2180      	movs	r1, #128	; 0x80
{
 80012b4:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80012b6:	f7ff ff97 	bl	80011e8 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 80012ba:	b120      	cbz	r0, 80012c6 <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 80012bc:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80012be:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80012c0:	f043 0320 	orr.w	r3, r3, #32
 80012c4:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 80012c6:	bd10      	pop	{r4, pc}

080012c8 <HAL_SPI_Init>:
{
 80012c8:	b510      	push	{r4, lr}
  if (hspi == NULL)
 80012ca:	4604      	mov	r4, r0
 80012cc:	2800      	cmp	r0, #0
 80012ce:	d034      	beq.n	800133a <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012d0:	2300      	movs	r3, #0
 80012d2:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80012d4:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80012d8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80012dc:	b91b      	cbnz	r3, 80012e6 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 80012de:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80012e2:	f001 ff03 	bl	80030ec <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 80012e6:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 80012e8:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80012ea:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80012ee:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80012f0:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80012f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80012f6:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80012f8:	6863      	ldr	r3, [r4, #4]
 80012fa:	69a1      	ldr	r1, [r4, #24]
 80012fc:	4303      	orrs	r3, r0
 80012fe:	68e0      	ldr	r0, [r4, #12]
 8001300:	4303      	orrs	r3, r0
 8001302:	6920      	ldr	r0, [r4, #16]
 8001304:	4303      	orrs	r3, r0
 8001306:	6960      	ldr	r0, [r4, #20]
 8001308:	4303      	orrs	r3, r0
 800130a:	69e0      	ldr	r0, [r4, #28]
 800130c:	4303      	orrs	r3, r0
 800130e:	6a20      	ldr	r0, [r4, #32]
 8001310:	4303      	orrs	r3, r0
 8001312:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001314:	4303      	orrs	r3, r0
 8001316:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800131a:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800131c:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800131e:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001322:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001324:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001326:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001328:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800132a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800132e:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8001330:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001332:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001334:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8001338:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800133a:	2001      	movs	r0, #1
}
 800133c:	bd10      	pop	{r4, pc}

0800133e <HAL_SPI_Transmit>:
{
 800133e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001342:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001344:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001348:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800134a:	2b01      	cmp	r3, #1
{
 800134c:	460d      	mov	r5, r1
 800134e:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8001350:	f000 809c 	beq.w	800148c <HAL_SPI_Transmit+0x14e>
 8001354:	2301      	movs	r3, #1
 8001356:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 800135a:	f7fe ff3b 	bl	80001d4 <HAL_GetTick>
 800135e:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8001360:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001364:	b2c0      	uxtb	r0, r0
 8001366:	2801      	cmp	r0, #1
 8001368:	f040 808e 	bne.w	8001488 <HAL_SPI_Transmit+0x14a>
  if ((pData == NULL) || (Size == 0U))
 800136c:	2d00      	cmp	r5, #0
 800136e:	d05e      	beq.n	800142e <HAL_SPI_Transmit+0xf0>
 8001370:	f1b8 0f00 	cmp.w	r8, #0
 8001374:	d05b      	beq.n	800142e <HAL_SPI_Transmit+0xf0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001376:	2303      	movs	r3, #3
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001378:	2000      	movs	r0, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800137a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800137e:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001380:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001382:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001384:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8001388:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800138a:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800138c:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 800138e:	6420      	str	r0, [r4, #64]	; 0x40
 8001390:	6820      	ldr	r0, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001392:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8001396:	bf08      	it	eq
 8001398:	6803      	ldreq	r3, [r0, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800139a:	6325      	str	r5, [r4, #48]	; 0x30
    SPI_1LINE_TX(hspi);
 800139c:	bf08      	it	eq
 800139e:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  hspi->TxXferSize  = Size;
 80013a2:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 80013a6:	bf08      	it	eq
 80013a8:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80013aa:	6803      	ldr	r3, [r0, #0]
 80013ac:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 80013ae:	bf5e      	ittt	pl
 80013b0:	6803      	ldrpl	r3, [r0, #0]
 80013b2:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 80013b6:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80013b8:	68e3      	ldr	r3, [r4, #12]
 80013ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80013be:	6863      	ldr	r3, [r4, #4]
 80013c0:	d13e      	bne.n	8001440 <HAL_SPI_Transmit+0x102>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80013c2:	b113      	cbz	r3, 80013ca <HAL_SPI_Transmit+0x8c>
 80013c4:	f1b8 0f01 	cmp.w	r8, #1
 80013c8:	d107      	bne.n	80013da <HAL_SPI_Transmit+0x9c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80013ca:	f835 3b02 	ldrh.w	r3, [r5], #2
 80013ce:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80013d0:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80013d2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80013d4:	3b01      	subs	r3, #1
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80013da:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80013dc:	b29b      	uxth	r3, r3
 80013de:	b9a3      	cbnz	r3, 800140a <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80013e0:	463a      	mov	r2, r7
 80013e2:	4631      	mov	r1, r6
 80013e4:	4620      	mov	r0, r4
 80013e6:	f7ff ff61 	bl	80012ac <SPI_EndRxTxTransaction>
 80013ea:	2800      	cmp	r0, #0
 80013ec:	d149      	bne.n	8001482 <HAL_SPI_Transmit+0x144>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80013ee:	68a3      	ldr	r3, [r4, #8]
 80013f0:	b933      	cbnz	r3, 8001400 <HAL_SPI_Transmit+0xc2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80013f2:	9301      	str	r3, [sp, #4]
 80013f4:	6823      	ldr	r3, [r4, #0]
 80013f6:	68da      	ldr	r2, [r3, #12]
 80013f8:	9201      	str	r2, [sp, #4]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	9301      	str	r3, [sp, #4]
 80013fe:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001400:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8001402:	3000      	adds	r0, #0
 8001404:	bf18      	it	ne
 8001406:	2001      	movne	r0, #1
 8001408:	e011      	b.n	800142e <HAL_SPI_Transmit+0xf0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800140a:	6822      	ldr	r2, [r4, #0]
 800140c:	6893      	ldr	r3, [r2, #8]
 800140e:	0798      	lsls	r0, r3, #30
 8001410:	d505      	bpl.n	800141e <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001412:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001414:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001418:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800141a:	6323      	str	r3, [r4, #48]	; 0x30
 800141c:	e7d9      	b.n	80013d2 <HAL_SPI_Transmit+0x94>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800141e:	f7fe fed9 	bl	80001d4 <HAL_GetTick>
 8001422:	1bc0      	subs	r0, r0, r7
 8001424:	42b0      	cmp	r0, r6
 8001426:	d3d8      	bcc.n	80013da <HAL_SPI_Transmit+0x9c>
 8001428:	1c71      	adds	r1, r6, #1
 800142a:	d0d6      	beq.n	80013da <HAL_SPI_Transmit+0x9c>
          errorcode = HAL_TIMEOUT;
 800142c:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800142e:	2301      	movs	r3, #1
 8001430:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001434:	2300      	movs	r3, #0
 8001436:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800143a:	b002      	add	sp, #8
 800143c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001440:	b113      	cbz	r3, 8001448 <HAL_SPI_Transmit+0x10a>
 8001442:	f1b8 0f01 	cmp.w	r8, #1
 8001446:	d108      	bne.n	800145a <HAL_SPI_Transmit+0x11c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001448:	782b      	ldrb	r3, [r5, #0]
 800144a:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800144c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800144e:	3301      	adds	r3, #1
 8001450:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001452:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001454:	3b01      	subs	r3, #1
 8001456:	b29b      	uxth	r3, r3
 8001458:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 800145a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800145c:	b29b      	uxth	r3, r3
 800145e:	2b00      	cmp	r3, #0
 8001460:	d0be      	beq.n	80013e0 <HAL_SPI_Transmit+0xa2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001462:	6823      	ldr	r3, [r4, #0]
 8001464:	689a      	ldr	r2, [r3, #8]
 8001466:	0792      	lsls	r2, r2, #30
 8001468:	d503      	bpl.n	8001472 <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800146a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800146c:	7812      	ldrb	r2, [r2, #0]
 800146e:	731a      	strb	r2, [r3, #12]
 8001470:	e7ec      	b.n	800144c <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001472:	f7fe feaf 	bl	80001d4 <HAL_GetTick>
 8001476:	1bc0      	subs	r0, r0, r7
 8001478:	4286      	cmp	r6, r0
 800147a:	d8ee      	bhi.n	800145a <HAL_SPI_Transmit+0x11c>
 800147c:	1c73      	adds	r3, r6, #1
 800147e:	d0ec      	beq.n	800145a <HAL_SPI_Transmit+0x11c>
 8001480:	e7d4      	b.n	800142c <HAL_SPI_Transmit+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001482:	2320      	movs	r3, #32
 8001484:	6563      	str	r3, [r4, #84]	; 0x54
 8001486:	e7b2      	b.n	80013ee <HAL_SPI_Transmit+0xb0>
    errorcode = HAL_BUSY;
 8001488:	2002      	movs	r0, #2
 800148a:	e7d0      	b.n	800142e <HAL_SPI_Transmit+0xf0>
  __HAL_LOCK(hspi);
 800148c:	2002      	movs	r0, #2
 800148e:	e7d4      	b.n	800143a <HAL_SPI_Transmit+0xfc>

08001490 <HAL_SPI_TransmitReceive>:
{
 8001490:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001494:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001496:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 800149a:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800149c:	2b01      	cmp	r3, #1
{
 800149e:	460d      	mov	r5, r1
 80014a0:	4691      	mov	r9, r2
 80014a2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 80014a4:	f000 80e2 	beq.w	800166c <HAL_SPI_TransmitReceive+0x1dc>
 80014a8:	2301      	movs	r3, #1
 80014aa:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80014ae:	f7fe fe91 	bl	80001d4 <HAL_GetTick>
  tmp_state           = hspi->State;
 80014b2:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 80014b6:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 80014b8:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80014ba:	2b01      	cmp	r3, #1
  tmp_mode            = hspi->Init.Mode;
 80014bc:	6861      	ldr	r1, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80014be:	d00a      	beq.n	80014d6 <HAL_SPI_TransmitReceive+0x46>
 80014c0:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 80014c4:	f040 80d0 	bne.w	8001668 <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80014c8:	68a0      	ldr	r0, [r4, #8]
 80014ca:	2800      	cmp	r0, #0
 80014cc:	f040 80cc 	bne.w	8001668 <HAL_SPI_TransmitReceive+0x1d8>
 80014d0:	2b04      	cmp	r3, #4
 80014d2:	f040 80c9 	bne.w	8001668 <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80014d6:	2d00      	cmp	r5, #0
 80014d8:	f000 80c4 	beq.w	8001664 <HAL_SPI_TransmitReceive+0x1d4>
 80014dc:	f1b9 0f00 	cmp.w	r9, #0
 80014e0:	f000 80c0 	beq.w	8001664 <HAL_SPI_TransmitReceive+0x1d4>
 80014e4:	2e00      	cmp	r6, #0
 80014e6:	f000 80bd 	beq.w	8001664 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80014ea:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80014ee:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80014f2:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80014f4:	bf1c      	itt	ne
 80014f6:	2305      	movne	r3, #5
 80014f8:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80014fc:	2300      	movs	r3, #0
 80014fe:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001500:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001502:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001504:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001506:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8001508:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800150a:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 800150c:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800150e:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001510:	bf58      	it	pl
 8001512:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001514:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8001516:	bf58      	it	pl
 8001518:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 800151c:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 800151e:	bf58      	it	pl
 8001520:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001522:	68e2      	ldr	r2, [r4, #12]
 8001524:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001528:	d158      	bne.n	80015dc <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800152a:	b109      	cbz	r1, 8001530 <HAL_SPI_TransmitReceive+0xa0>
 800152c:	2e01      	cmp	r6, #1
 800152e:	d107      	bne.n	8001540 <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001530:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001534:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001536:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001538:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800153a:	3b01      	subs	r3, #1
 800153c:	b29b      	uxth	r3, r3
 800153e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001540:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001542:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001544:	b29b      	uxth	r3, r3
 8001546:	b9ab      	cbnz	r3, 8001574 <HAL_SPI_TransmitReceive+0xe4>
 8001548:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800154a:	b29b      	uxth	r3, r3
 800154c:	b993      	cbnz	r3, 8001574 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800154e:	4642      	mov	r2, r8
 8001550:	4639      	mov	r1, r7
 8001552:	4620      	mov	r0, r4
 8001554:	f7ff feaa 	bl	80012ac <SPI_EndRxTxTransaction>
 8001558:	2800      	cmp	r0, #0
 800155a:	f040 8081 	bne.w	8001660 <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800155e:	68a3      	ldr	r3, [r4, #8]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d132      	bne.n	80015ca <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001564:	6823      	ldr	r3, [r4, #0]
 8001566:	9001      	str	r0, [sp, #4]
 8001568:	68da      	ldr	r2, [r3, #12]
 800156a:	9201      	str	r2, [sp, #4]
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	9301      	str	r3, [sp, #4]
 8001570:	9b01      	ldr	r3, [sp, #4]
 8001572:	e02a      	b.n	80015ca <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001574:	6822      	ldr	r2, [r4, #0]
 8001576:	6893      	ldr	r3, [r2, #8]
 8001578:	0799      	lsls	r1, r3, #30
 800157a:	d50d      	bpl.n	8001598 <HAL_SPI_TransmitReceive+0x108>
 800157c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800157e:	b29b      	uxth	r3, r3
 8001580:	b153      	cbz	r3, 8001598 <HAL_SPI_TransmitReceive+0x108>
 8001582:	b14d      	cbz	r5, 8001598 <HAL_SPI_TransmitReceive+0x108>
        txallowed = 0U;
 8001584:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001586:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001588:	f833 1b02 	ldrh.w	r1, [r3], #2
 800158c:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800158e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001590:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001592:	3b01      	subs	r3, #1
 8001594:	b29b      	uxth	r3, r3
 8001596:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001598:	6893      	ldr	r3, [r2, #8]
 800159a:	07db      	lsls	r3, r3, #31
 800159c:	d50c      	bpl.n	80015b8 <HAL_SPI_TransmitReceive+0x128>
 800159e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80015a0:	b29b      	uxth	r3, r3
 80015a2:	b14b      	cbz	r3, 80015b8 <HAL_SPI_TransmitReceive+0x128>
        txallowed = 1U;
 80015a4:	2501      	movs	r5, #1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80015a6:	68d2      	ldr	r2, [r2, #12]
 80015a8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80015aa:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80015ae:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80015b0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80015b2:	3b01      	subs	r3, #1
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80015b8:	f7fe fe0c 	bl	80001d4 <HAL_GetTick>
 80015bc:	eba0 0008 	sub.w	r0, r0, r8
 80015c0:	4287      	cmp	r7, r0
 80015c2:	d8be      	bhi.n	8001542 <HAL_SPI_TransmitReceive+0xb2>
 80015c4:	1c7e      	adds	r6, r7, #1
 80015c6:	d0bc      	beq.n	8001542 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 80015c8:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80015ca:	2301      	movs	r3, #1
 80015cc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80015d0:	2300      	movs	r3, #0
 80015d2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80015d6:	b003      	add	sp, #12
 80015d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80015dc:	b109      	cbz	r1, 80015e2 <HAL_SPI_TransmitReceive+0x152>
 80015de:	2e01      	cmp	r6, #1
 80015e0:	d108      	bne.n	80015f4 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80015e2:	782a      	ldrb	r2, [r5, #0]
 80015e4:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80015e6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80015e8:	3301      	adds	r3, #1
 80015ea:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80015ec:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80015ee:	3b01      	subs	r3, #1
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80015f4:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80015f6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	b91b      	cbnz	r3, 8001604 <HAL_SPI_TransmitReceive+0x174>
 80015fc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80015fe:	b29b      	uxth	r3, r3
 8001600:	2b00      	cmp	r3, #0
 8001602:	d0a4      	beq.n	800154e <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001604:	6822      	ldr	r2, [r4, #0]
 8001606:	6893      	ldr	r3, [r2, #8]
 8001608:	0798      	lsls	r0, r3, #30
 800160a:	d50e      	bpl.n	800162a <HAL_SPI_TransmitReceive+0x19a>
 800160c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800160e:	b29b      	uxth	r3, r3
 8001610:	b15b      	cbz	r3, 800162a <HAL_SPI_TransmitReceive+0x19a>
 8001612:	b155      	cbz	r5, 800162a <HAL_SPI_TransmitReceive+0x19a>
        txallowed = 0U;
 8001614:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001616:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 800161c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800161e:	3301      	adds	r3, #1
 8001620:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001622:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001624:	3b01      	subs	r3, #1
 8001626:	b29b      	uxth	r3, r3
 8001628:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800162a:	6822      	ldr	r2, [r4, #0]
 800162c:	6893      	ldr	r3, [r2, #8]
 800162e:	07d9      	lsls	r1, r3, #31
 8001630:	d50d      	bpl.n	800164e <HAL_SPI_TransmitReceive+0x1be>
 8001632:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001634:	b29b      	uxth	r3, r3
 8001636:	b153      	cbz	r3, 800164e <HAL_SPI_TransmitReceive+0x1be>
        txallowed = 1U;
 8001638:	2501      	movs	r5, #1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800163a:	68d2      	ldr	r2, [r2, #12]
 800163c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800163e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001640:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001642:	3301      	adds	r3, #1
 8001644:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001646:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001648:	3b01      	subs	r3, #1
 800164a:	b29b      	uxth	r3, r3
 800164c:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800164e:	f7fe fdc1 	bl	80001d4 <HAL_GetTick>
 8001652:	eba0 0008 	sub.w	r0, r0, r8
 8001656:	4287      	cmp	r7, r0
 8001658:	d8cd      	bhi.n	80015f6 <HAL_SPI_TransmitReceive+0x166>
 800165a:	1c7b      	adds	r3, r7, #1
 800165c:	d0cb      	beq.n	80015f6 <HAL_SPI_TransmitReceive+0x166>
 800165e:	e7b3      	b.n	80015c8 <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001660:	2320      	movs	r3, #32
 8001662:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8001664:	2001      	movs	r0, #1
 8001666:	e7b0      	b.n	80015ca <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 8001668:	2002      	movs	r0, #2
 800166a:	e7ae      	b.n	80015ca <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 800166c:	2002      	movs	r0, #2
 800166e:	e7b2      	b.n	80015d6 <HAL_SPI_TransmitReceive+0x146>

08001670 <HAL_SPI_Receive>:
{
 8001670:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001674:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001676:	6843      	ldr	r3, [r0, #4]
{
 8001678:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800167a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 800167e:	4688      	mov	r8, r1
 8001680:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001682:	d10c      	bne.n	800169e <HAL_SPI_Receive+0x2e>
 8001684:	6883      	ldr	r3, [r0, #8]
 8001686:	b953      	cbnz	r3, 800169e <HAL_SPI_Receive+0x2e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001688:	2304      	movs	r3, #4
 800168a:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800168e:	4613      	mov	r3, r2
 8001690:	9500      	str	r5, [sp, #0]
 8001692:	460a      	mov	r2, r1
 8001694:	f7ff fefc 	bl	8001490 <HAL_SPI_TransmitReceive>
}
 8001698:	b002      	add	sp, #8
 800169a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 800169e:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d079      	beq.n	800179a <HAL_SPI_Receive+0x12a>
 80016a6:	2301      	movs	r3, #1
 80016a8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 80016ac:	f7fe fd92 	bl	80001d4 <HAL_GetTick>
 80016b0:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80016b2:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80016b6:	b2c0      	uxtb	r0, r0
 80016b8:	2801      	cmp	r0, #1
 80016ba:	d16c      	bne.n	8001796 <HAL_SPI_Receive+0x126>
  if ((pData == NULL) || (Size == 0U))
 80016bc:	f1b8 0f00 	cmp.w	r8, #0
 80016c0:	d057      	beq.n	8001772 <HAL_SPI_Receive+0x102>
 80016c2:	2f00      	cmp	r7, #0
 80016c4:	d055      	beq.n	8001772 <HAL_SPI_Receive+0x102>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80016c6:	2304      	movs	r3, #4
 80016c8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80016cc:	2300      	movs	r3, #0
 80016ce:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80016d0:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 80016d2:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 80016d4:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80016d6:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 80016d8:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80016da:	6463      	str	r3, [r4, #68]	; 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80016dc:	68a3      	ldr	r3, [r4, #8]
  hspi->RxXferSize  = Size;
 80016de:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80016e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80016e4:	6823      	ldr	r3, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80016e6:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
    SPI_1LINE_RX(hspi);
 80016ea:	bf02      	ittt	eq
 80016ec:	681a      	ldreq	r2, [r3, #0]
 80016ee:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 80016f2:	601a      	streq	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	0657      	lsls	r7, r2, #25
    __HAL_SPI_ENABLE(hspi);
 80016f8:	bf5e      	ittt	pl
 80016fa:	681a      	ldrpl	r2, [r3, #0]
 80016fc:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8001700:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001702:	68e3      	ldr	r3, [r4, #12]
 8001704:	b1f3      	cbz	r3, 8001744 <HAL_SPI_Receive+0xd4>
    while (hspi->RxXferCount > 0U)
 8001706:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001708:	b29b      	uxth	r3, r3
 800170a:	b1fb      	cbz	r3, 800174c <HAL_SPI_Receive+0xdc>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800170c:	6823      	ldr	r3, [r4, #0]
 800170e:	689a      	ldr	r2, [r3, #8]
 8001710:	07d2      	lsls	r2, r2, #31
 8001712:	d535      	bpl.n	8001780 <HAL_SPI_Receive+0x110>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001714:	68da      	ldr	r2, [r3, #12]
 8001716:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001718:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800171c:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800171e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001720:	3b01      	subs	r3, #1
 8001722:	b29b      	uxth	r3, r3
 8001724:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001726:	e7ee      	b.n	8001706 <HAL_SPI_Receive+0x96>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001728:	6823      	ldr	r3, [r4, #0]
 800172a:	689a      	ldr	r2, [r3, #8]
 800172c:	07d0      	lsls	r0, r2, #31
 800172e:	d518      	bpl.n	8001762 <HAL_SPI_Receive+0xf2>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001730:	7b1b      	ldrb	r3, [r3, #12]
 8001732:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001734:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001736:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001738:	3301      	adds	r3, #1
 800173a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800173c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800173e:	3b01      	subs	r3, #1
 8001740:	b29b      	uxth	r3, r3
 8001742:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8001744:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001746:	b29b      	uxth	r3, r3
 8001748:	2b00      	cmp	r3, #0
 800174a:	d1ed      	bne.n	8001728 <HAL_SPI_Receive+0xb8>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800174c:	4632      	mov	r2, r6
 800174e:	4629      	mov	r1, r5
 8001750:	4620      	mov	r0, r4
 8001752:	f7ff fd84 	bl	800125e <SPI_EndRxTransaction>
 8001756:	b9d8      	cbnz	r0, 8001790 <HAL_SPI_Receive+0x120>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001758:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 800175a:	3000      	adds	r0, #0
 800175c:	bf18      	it	ne
 800175e:	2001      	movne	r0, #1
 8001760:	e007      	b.n	8001772 <HAL_SPI_Receive+0x102>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001762:	f7fe fd37 	bl	80001d4 <HAL_GetTick>
 8001766:	1b80      	subs	r0, r0, r6
 8001768:	4285      	cmp	r5, r0
 800176a:	d8eb      	bhi.n	8001744 <HAL_SPI_Receive+0xd4>
 800176c:	1c69      	adds	r1, r5, #1
 800176e:	d0e9      	beq.n	8001744 <HAL_SPI_Receive+0xd4>
          errorcode = HAL_TIMEOUT;
 8001770:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001772:	2301      	movs	r3, #1
 8001774:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001778:	2300      	movs	r3, #0
 800177a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 800177e:	e78b      	b.n	8001698 <HAL_SPI_Receive+0x28>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001780:	f7fe fd28 	bl	80001d4 <HAL_GetTick>
 8001784:	1b80      	subs	r0, r0, r6
 8001786:	4285      	cmp	r5, r0
 8001788:	d8bd      	bhi.n	8001706 <HAL_SPI_Receive+0x96>
 800178a:	1c6b      	adds	r3, r5, #1
 800178c:	d0bb      	beq.n	8001706 <HAL_SPI_Receive+0x96>
 800178e:	e7ef      	b.n	8001770 <HAL_SPI_Receive+0x100>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001790:	2320      	movs	r3, #32
 8001792:	6563      	str	r3, [r4, #84]	; 0x54
 8001794:	e7e0      	b.n	8001758 <HAL_SPI_Receive+0xe8>
    errorcode = HAL_BUSY;
 8001796:	2002      	movs	r0, #2
 8001798:	e7eb      	b.n	8001772 <HAL_SPI_Receive+0x102>
  __HAL_LOCK(hspi);
 800179a:	2002      	movs	r0, #2
 800179c:	e77c      	b.n	8001698 <HAL_SPI_Receive+0x28>
	...

080017a0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80017a0:	6a03      	ldr	r3, [r0, #32]
{
 80017a2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80017a4:	f023 0301 	bic.w	r3, r3, #1
 80017a8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80017aa:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80017ac:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80017ae:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80017b0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80017b2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80017b6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80017b8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80017ba:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80017be:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80017c0:	4d0a      	ldr	r5, [pc, #40]	; (80017ec <TIM_OC1_SetConfig+0x4c>)
 80017c2:	42a8      	cmp	r0, r5
 80017c4:	d10b      	bne.n	80017de <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80017c6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80017c8:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80017cc:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80017ce:	698e      	ldr	r6, [r1, #24]
 80017d0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80017d2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80017d6:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80017d8:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80017dc:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80017de:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80017e0:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80017e2:	684a      	ldr	r2, [r1, #4]
 80017e4:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80017e6:	6203      	str	r3, [r0, #32]
 80017e8:	bd70      	pop	{r4, r5, r6, pc}
 80017ea:	bf00      	nop
 80017ec:	40012c00 	.word	0x40012c00

080017f0 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80017f0:	6a03      	ldr	r3, [r0, #32]
{
 80017f2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80017f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017f8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80017fa:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80017fc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80017fe:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001800:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001802:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001806:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001808:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800180a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800180e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001812:	4d0b      	ldr	r5, [pc, #44]	; (8001840 <TIM_OC3_SetConfig+0x50>)
 8001814:	42a8      	cmp	r0, r5
 8001816:	d10d      	bne.n	8001834 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001818:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800181a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800181e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001822:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001824:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001826:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800182a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 800182c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001830:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001834:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001836:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001838:	684a      	ldr	r2, [r1, #4]
 800183a:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800183c:	6203      	str	r3, [r0, #32]
 800183e:	bd70      	pop	{r4, r5, r6, pc}
 8001840:	40012c00 	.word	0x40012c00

08001844 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001844:	6a03      	ldr	r3, [r0, #32]
{
 8001846:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001848:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800184c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800184e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001850:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001852:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001854:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001856:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800185a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800185e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001860:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001864:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001868:	4d06      	ldr	r5, [pc, #24]	; (8001884 <TIM_OC4_SetConfig+0x40>)
 800186a:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800186c:	bf02      	ittt	eq
 800186e:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001870:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001874:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001878:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800187a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800187c:	684a      	ldr	r2, [r1, #4]
 800187e:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001880:	6203      	str	r3, [r0, #32]
 8001882:	bd30      	pop	{r4, r5, pc}
 8001884:	40012c00 	.word	0x40012c00

08001888 <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 8001888:	2302      	movs	r3, #2
 800188a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800188e:	6803      	ldr	r3, [r0, #0]
 8001890:	689a      	ldr	r2, [r3, #8]
 8001892:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001896:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8001898:	bf1e      	ittt	ne
 800189a:	681a      	ldrne	r2, [r3, #0]
 800189c:	f042 0201 	orrne.w	r2, r2, #1
 80018a0:	601a      	strne	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80018a2:	2301      	movs	r3, #1
 80018a4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80018a8:	2000      	movs	r0, #0
 80018aa:	4770      	bx	lr

080018ac <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80018ac:	6803      	ldr	r3, [r0, #0]
}
 80018ae:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80018b0:	68da      	ldr	r2, [r3, #12]
 80018b2:	f042 0201 	orr.w	r2, r2, #1
 80018b6:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80018b8:	689a      	ldr	r2, [r3, #8]
 80018ba:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018be:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 80018c0:	bf1e      	ittt	ne
 80018c2:	681a      	ldrne	r2, [r3, #0]
 80018c4:	f042 0201 	orrne.w	r2, r2, #1
 80018c8:	601a      	strne	r2, [r3, #0]
}
 80018ca:	4770      	bx	lr

080018cc <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80018cc:	6803      	ldr	r3, [r0, #0]
 80018ce:	68da      	ldr	r2, [r3, #12]
 80018d0:	f022 0201 	bic.w	r2, r2, #1
 80018d4:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 80018d6:	f241 1211 	movw	r2, #4369	; 0x1111
 80018da:	6a19      	ldr	r1, [r3, #32]
 80018dc:	4211      	tst	r1, r2
 80018de:	d108      	bne.n	80018f2 <HAL_TIM_Base_Stop_IT+0x26>
 80018e0:	f240 4244 	movw	r2, #1092	; 0x444
 80018e4:	6a19      	ldr	r1, [r3, #32]
 80018e6:	4211      	tst	r1, r2
 80018e8:	bf02      	ittt	eq
 80018ea:	681a      	ldreq	r2, [r3, #0]
 80018ec:	f022 0201 	biceq.w	r2, r2, #1
 80018f0:	601a      	streq	r2, [r3, #0]
}
 80018f2:	2000      	movs	r0, #0
 80018f4:	4770      	bx	lr

080018f6 <HAL_TIM_PeriodElapsedCallback>:
 80018f6:	4770      	bx	lr

080018f8 <HAL_TIM_OC_DelayElapsedCallback>:
 80018f8:	4770      	bx	lr

080018fa <HAL_TIM_IC_CaptureCallback>:
 80018fa:	4770      	bx	lr

080018fc <HAL_TIM_PWM_PulseFinishedCallback>:
 80018fc:	4770      	bx	lr

080018fe <HAL_TIM_TriggerCallback>:
 80018fe:	4770      	bx	lr

08001900 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001900:	6803      	ldr	r3, [r0, #0]
{
 8001902:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001904:	691a      	ldr	r2, [r3, #16]
{
 8001906:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001908:	0791      	lsls	r1, r2, #30
 800190a:	d50e      	bpl.n	800192a <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800190c:	68da      	ldr	r2, [r3, #12]
 800190e:	0792      	lsls	r2, r2, #30
 8001910:	d50b      	bpl.n	800192a <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001912:	f06f 0202 	mvn.w	r2, #2
 8001916:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001918:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800191a:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800191c:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800191e:	079b      	lsls	r3, r3, #30
 8001920:	d077      	beq.n	8001a12 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001922:	f7ff ffea 	bl	80018fa <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001926:	2300      	movs	r3, #0
 8001928:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800192a:	6823      	ldr	r3, [r4, #0]
 800192c:	691a      	ldr	r2, [r3, #16]
 800192e:	0750      	lsls	r0, r2, #29
 8001930:	d510      	bpl.n	8001954 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001932:	68da      	ldr	r2, [r3, #12]
 8001934:	0751      	lsls	r1, r2, #29
 8001936:	d50d      	bpl.n	8001954 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001938:	f06f 0204 	mvn.w	r2, #4
 800193c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800193e:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001940:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001942:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001944:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001948:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800194a:	d068      	beq.n	8001a1e <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 800194c:	f7ff ffd5 	bl	80018fa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001950:	2300      	movs	r3, #0
 8001952:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001954:	6823      	ldr	r3, [r4, #0]
 8001956:	691a      	ldr	r2, [r3, #16]
 8001958:	0712      	lsls	r2, r2, #28
 800195a:	d50f      	bpl.n	800197c <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800195c:	68da      	ldr	r2, [r3, #12]
 800195e:	0710      	lsls	r0, r2, #28
 8001960:	d50c      	bpl.n	800197c <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001962:	f06f 0208 	mvn.w	r2, #8
 8001966:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001968:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800196a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800196c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800196e:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8001970:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001972:	d05a      	beq.n	8001a2a <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001974:	f7ff ffc1 	bl	80018fa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001978:	2300      	movs	r3, #0
 800197a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800197c:	6823      	ldr	r3, [r4, #0]
 800197e:	691a      	ldr	r2, [r3, #16]
 8001980:	06d2      	lsls	r2, r2, #27
 8001982:	d510      	bpl.n	80019a6 <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001984:	68da      	ldr	r2, [r3, #12]
 8001986:	06d0      	lsls	r0, r2, #27
 8001988:	d50d      	bpl.n	80019a6 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800198a:	f06f 0210 	mvn.w	r2, #16
 800198e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001990:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001992:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001994:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001996:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800199a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800199c:	d04b      	beq.n	8001a36 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 800199e:	f7ff ffac 	bl	80018fa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019a2:	2300      	movs	r3, #0
 80019a4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80019a6:	6823      	ldr	r3, [r4, #0]
 80019a8:	691a      	ldr	r2, [r3, #16]
 80019aa:	07d1      	lsls	r1, r2, #31
 80019ac:	d508      	bpl.n	80019c0 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80019ae:	68da      	ldr	r2, [r3, #12]
 80019b0:	07d2      	lsls	r2, r2, #31
 80019b2:	d505      	bpl.n	80019c0 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80019b4:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80019b8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80019ba:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80019bc:	f7ff ff9b 	bl	80018f6 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80019c0:	6823      	ldr	r3, [r4, #0]
 80019c2:	691a      	ldr	r2, [r3, #16]
 80019c4:	0610      	lsls	r0, r2, #24
 80019c6:	d508      	bpl.n	80019da <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80019c8:	68da      	ldr	r2, [r3, #12]
 80019ca:	0611      	lsls	r1, r2, #24
 80019cc:	d505      	bpl.n	80019da <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80019ce:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80019d2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80019d4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80019d6:	f000 fa54 	bl	8001e82 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80019da:	6823      	ldr	r3, [r4, #0]
 80019dc:	691a      	ldr	r2, [r3, #16]
 80019de:	0652      	lsls	r2, r2, #25
 80019e0:	d508      	bpl.n	80019f4 <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80019e2:	68da      	ldr	r2, [r3, #12]
 80019e4:	0650      	lsls	r0, r2, #25
 80019e6:	d505      	bpl.n	80019f4 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80019e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80019ec:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80019ee:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80019f0:	f7ff ff85 	bl	80018fe <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80019f4:	6823      	ldr	r3, [r4, #0]
 80019f6:	691a      	ldr	r2, [r3, #16]
 80019f8:	0691      	lsls	r1, r2, #26
 80019fa:	d522      	bpl.n	8001a42 <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80019fc:	68da      	ldr	r2, [r3, #12]
 80019fe:	0692      	lsls	r2, r2, #26
 8001a00:	d51f      	bpl.n	8001a42 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001a02:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8001a06:	4620      	mov	r0, r4
}
 8001a08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001a0c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8001a0e:	f000 ba37 	b.w	8001e80 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a12:	f7ff ff71 	bl	80018f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a16:	4620      	mov	r0, r4
 8001a18:	f7ff ff70 	bl	80018fc <HAL_TIM_PWM_PulseFinishedCallback>
 8001a1c:	e783      	b.n	8001926 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a1e:	f7ff ff6b 	bl	80018f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a22:	4620      	mov	r0, r4
 8001a24:	f7ff ff6a 	bl	80018fc <HAL_TIM_PWM_PulseFinishedCallback>
 8001a28:	e792      	b.n	8001950 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a2a:	f7ff ff65 	bl	80018f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a2e:	4620      	mov	r0, r4
 8001a30:	f7ff ff64 	bl	80018fc <HAL_TIM_PWM_PulseFinishedCallback>
 8001a34:	e7a0      	b.n	8001978 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a36:	f7ff ff5f 	bl	80018f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a3a:	4620      	mov	r0, r4
 8001a3c:	f7ff ff5e 	bl	80018fc <HAL_TIM_PWM_PulseFinishedCallback>
 8001a40:	e7af      	b.n	80019a2 <HAL_TIM_IRQHandler+0xa2>
 8001a42:	bd10      	pop	{r4, pc}

08001a44 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001a44:	4a1a      	ldr	r2, [pc, #104]	; (8001ab0 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001a46:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001a48:	4290      	cmp	r0, r2
 8001a4a:	d00a      	beq.n	8001a62 <TIM_Base_SetConfig+0x1e>
 8001a4c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001a50:	d007      	beq.n	8001a62 <TIM_Base_SetConfig+0x1e>
 8001a52:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001a56:	4290      	cmp	r0, r2
 8001a58:	d003      	beq.n	8001a62 <TIM_Base_SetConfig+0x1e>
 8001a5a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a5e:	4290      	cmp	r0, r2
 8001a60:	d115      	bne.n	8001a8e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001a62:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001a68:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001a6a:	4a11      	ldr	r2, [pc, #68]	; (8001ab0 <TIM_Base_SetConfig+0x6c>)
 8001a6c:	4290      	cmp	r0, r2
 8001a6e:	d00a      	beq.n	8001a86 <TIM_Base_SetConfig+0x42>
 8001a70:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001a74:	d007      	beq.n	8001a86 <TIM_Base_SetConfig+0x42>
 8001a76:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001a7a:	4290      	cmp	r0, r2
 8001a7c:	d003      	beq.n	8001a86 <TIM_Base_SetConfig+0x42>
 8001a7e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a82:	4290      	cmp	r0, r2
 8001a84:	d103      	bne.n	8001a8e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a86:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001a88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a8c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001a8e:	694a      	ldr	r2, [r1, #20]
 8001a90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001a94:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001a96:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a98:	688b      	ldr	r3, [r1, #8]
 8001a9a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001a9c:	680b      	ldr	r3, [r1, #0]
 8001a9e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001aa0:	4b03      	ldr	r3, [pc, #12]	; (8001ab0 <TIM_Base_SetConfig+0x6c>)
 8001aa2:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001aa4:	bf04      	itt	eq
 8001aa6:	690b      	ldreq	r3, [r1, #16]
 8001aa8:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	6143      	str	r3, [r0, #20]
 8001aae:	4770      	bx	lr
 8001ab0:	40012c00 	.word	0x40012c00

08001ab4 <HAL_TIM_OC_Init>:
{
 8001ab4:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001ab6:	4604      	mov	r4, r0
 8001ab8:	b1a0      	cbz	r0, 8001ae4 <HAL_TIM_OC_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001aba:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001abe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001ac2:	b91b      	cbnz	r3, 8001acc <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001ac4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8001ac8:	f001 fb4a 	bl	8003160 <HAL_TIM_OC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001acc:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8001ace:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001ad0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8001ad4:	1d21      	adds	r1, r4, #4
 8001ad6:	f7ff ffb5 	bl	8001a44 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001ada:	2301      	movs	r3, #1
  return HAL_OK;
 8001adc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001ade:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001ae2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001ae4:	2001      	movs	r0, #1
}
 8001ae6:	bd10      	pop	{r4, pc}

08001ae8 <HAL_TIM_PWM_Init>:
{
 8001ae8:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001aea:	4604      	mov	r4, r0
 8001aec:	b1a0      	cbz	r0, 8001b18 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001aee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001af2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001af6:	b91b      	cbnz	r3, 8001b00 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001af8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001afc:	f001 fb7a 	bl	80031f4 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001b00:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b02:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001b04:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b08:	1d21      	adds	r1, r4, #4
 8001b0a:	f7ff ff9b 	bl	8001a44 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001b0e:	2301      	movs	r3, #1
  return HAL_OK;
 8001b10:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001b12:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001b16:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001b18:	2001      	movs	r0, #1
}
 8001b1a:	bd10      	pop	{r4, pc}

08001b1c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b1c:	6a03      	ldr	r3, [r0, #32]
{
 8001b1e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b20:	f023 0310 	bic.w	r3, r3, #16
 8001b24:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001b26:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001b28:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001b2a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b2c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001b2e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b32:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001b36:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001b38:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001b3c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001b40:	4d0b      	ldr	r5, [pc, #44]	; (8001b70 <TIM_OC2_SetConfig+0x54>)
 8001b42:	42a8      	cmp	r0, r5
 8001b44:	d10d      	bne.n	8001b62 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001b46:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001b48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001b4c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001b50:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001b52:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001b54:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001b58:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001b5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001b5e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001b62:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001b64:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001b66:	684a      	ldr	r2, [r1, #4]
 8001b68:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001b6a:	6203      	str	r3, [r0, #32]
 8001b6c:	bd70      	pop	{r4, r5, r6, pc}
 8001b6e:	bf00      	nop
 8001b70:	40012c00 	.word	0x40012c00

08001b74 <HAL_TIM_OC_ConfigChannel>:
{
 8001b74:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001b76:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001b7a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	f04f 0002 	mov.w	r0, #2
 8001b82:	d018      	beq.n	8001bb6 <HAL_TIM_OC_ConfigChannel+0x42>
 8001b84:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001b86:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001b8a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001b8e:	461d      	mov	r5, r3
  switch (Channel)
 8001b90:	2a0c      	cmp	r2, #12
 8001b92:	d80b      	bhi.n	8001bac <HAL_TIM_OC_ConfigChannel+0x38>
 8001b94:	e8df f002 	tbb	[pc, r2]
 8001b98:	0a0a0a07 	.word	0x0a0a0a07
 8001b9c:	0a0a0a10 	.word	0x0a0a0a10
 8001ba0:	0a0a0a14 	.word	0x0a0a0a14
 8001ba4:	18          	.byte	0x18
 8001ba5:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001ba6:	6820      	ldr	r0, [r4, #0]
 8001ba8:	f7ff fdfa 	bl	80017a0 <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim);
 8001bac:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001bae:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001bb2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001bb6:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001bb8:	6820      	ldr	r0, [r4, #0]
 8001bba:	f7ff ffaf 	bl	8001b1c <TIM_OC2_SetConfig>
      break;
 8001bbe:	e7f5      	b.n	8001bac <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001bc0:	6820      	ldr	r0, [r4, #0]
 8001bc2:	f7ff fe15 	bl	80017f0 <TIM_OC3_SetConfig>
      break;
 8001bc6:	e7f1      	b.n	8001bac <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001bc8:	6820      	ldr	r0, [r4, #0]
 8001bca:	f7ff fe3b 	bl	8001844 <TIM_OC4_SetConfig>
      break;
 8001bce:	e7ed      	b.n	8001bac <HAL_TIM_OC_ConfigChannel+0x38>

08001bd0 <HAL_TIM_PWM_ConfigChannel>:
{
 8001bd0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001bd2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001bd6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	f04f 0002 	mov.w	r0, #2
 8001bde:	d025      	beq.n	8001c2c <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001be0:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001be2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001be6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8001bea:	2a0c      	cmp	r2, #12
 8001bec:	d818      	bhi.n	8001c20 <HAL_TIM_PWM_ConfigChannel+0x50>
 8001bee:	e8df f002 	tbb	[pc, r2]
 8001bf2:	1707      	.short	0x1707
 8001bf4:	171e1717 	.word	0x171e1717
 8001bf8:	172f1717 	.word	0x172f1717
 8001bfc:	1717      	.short	0x1717
 8001bfe:	40          	.byte	0x40
 8001bff:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001c00:	6820      	ldr	r0, [r4, #0]
 8001c02:	f7ff fdcd 	bl	80017a0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001c06:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001c08:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001c0a:	699a      	ldr	r2, [r3, #24]
 8001c0c:	f042 0208 	orr.w	r2, r2, #8
 8001c10:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001c12:	699a      	ldr	r2, [r3, #24]
 8001c14:	f022 0204 	bic.w	r2, r2, #4
 8001c18:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001c1a:	699a      	ldr	r2, [r3, #24]
 8001c1c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001c1e:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001c20:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001c22:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001c24:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001c28:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001c2c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001c2e:	6820      	ldr	r0, [r4, #0]
 8001c30:	f7ff ff74 	bl	8001b1c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001c34:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001c36:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001c38:	699a      	ldr	r2, [r3, #24]
 8001c3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001c40:	699a      	ldr	r2, [r3, #24]
 8001c42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001c48:	699a      	ldr	r2, [r3, #24]
 8001c4a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001c4e:	e7e6      	b.n	8001c1e <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001c50:	6820      	ldr	r0, [r4, #0]
 8001c52:	f7ff fdcd 	bl	80017f0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001c56:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001c58:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001c5a:	69da      	ldr	r2, [r3, #28]
 8001c5c:	f042 0208 	orr.w	r2, r2, #8
 8001c60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001c62:	69da      	ldr	r2, [r3, #28]
 8001c64:	f022 0204 	bic.w	r2, r2, #4
 8001c68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001c6a:	69da      	ldr	r2, [r3, #28]
 8001c6c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001c6e:	61da      	str	r2, [r3, #28]
      break;
 8001c70:	e7d6      	b.n	8001c20 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001c72:	6820      	ldr	r0, [r4, #0]
 8001c74:	f7ff fde6 	bl	8001844 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001c78:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001c7a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001c7c:	69da      	ldr	r2, [r3, #28]
 8001c7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c82:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001c84:	69da      	ldr	r2, [r3, #28]
 8001c86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c8a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001c8c:	69da      	ldr	r2, [r3, #28]
 8001c8e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001c92:	e7ec      	b.n	8001c6e <HAL_TIM_PWM_ConfigChannel+0x9e>

08001c94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001c94:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001c96:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001c98:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001c9a:	f001 011f 	and.w	r1, r1, #31
 8001c9e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001ca0:	ea23 0304 	bic.w	r3, r3, r4
 8001ca4:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001ca6:	6a03      	ldr	r3, [r0, #32]
 8001ca8:	408a      	lsls	r2, r1
 8001caa:	431a      	orrs	r2, r3
 8001cac:	6202      	str	r2, [r0, #32]
 8001cae:	bd10      	pop	{r4, pc}

08001cb0 <HAL_TIM_PWM_Start>:
{
 8001cb0:	b510      	push	{r4, lr}
 8001cb2:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	6800      	ldr	r0, [r0, #0]
 8001cb8:	f7ff ffec 	bl	8001c94 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001cbc:	6823      	ldr	r3, [r4, #0]
 8001cbe:	4a09      	ldr	r2, [pc, #36]	; (8001ce4 <HAL_TIM_PWM_Start+0x34>)
}
 8001cc0:	2000      	movs	r0, #0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001cc2:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8001cc4:	bf02      	ittt	eq
 8001cc6:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8001cc8:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8001ccc:	645a      	streq	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001cce:	689a      	ldr	r2, [r3, #8]
 8001cd0:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cd4:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8001cd6:	bf1e      	ittt	ne
 8001cd8:	681a      	ldrne	r2, [r3, #0]
 8001cda:	f042 0201 	orrne.w	r2, r2, #1
 8001cde:	601a      	strne	r2, [r3, #0]
}
 8001ce0:	bd10      	pop	{r4, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40012c00 	.word	0x40012c00

08001ce8 <HAL_TIM_PWM_Start_IT>:
{
 8001ce8:	b510      	push	{r4, lr}
 8001cea:	4604      	mov	r4, r0
  switch (Channel)
 8001cec:	290c      	cmp	r1, #12
 8001cee:	d80d      	bhi.n	8001d0c <HAL_TIM_PWM_Start_IT+0x24>
 8001cf0:	e8df f001 	tbb	[pc, r1]
 8001cf4:	0c0c0c07 	.word	0x0c0c0c07
 8001cf8:	0c0c0c23 	.word	0x0c0c0c23
 8001cfc:	0c0c0c28 	.word	0x0c0c0c28
 8001d00:	2d          	.byte	0x2d
 8001d01:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001d02:	6802      	ldr	r2, [r0, #0]
 8001d04:	68d3      	ldr	r3, [r2, #12]
 8001d06:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001d0a:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001d0c:	6820      	ldr	r0, [r4, #0]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f7ff ffc0 	bl	8001c94 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001d14:	6823      	ldr	r3, [r4, #0]
 8001d16:	4a10      	ldr	r2, [pc, #64]	; (8001d58 <HAL_TIM_PWM_Start_IT+0x70>)
}
 8001d18:	2000      	movs	r0, #0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001d1a:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8001d1c:	bf02      	ittt	eq
 8001d1e:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8001d20:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8001d24:	645a      	streq	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d26:	689a      	ldr	r2, [r3, #8]
 8001d28:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d2c:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8001d2e:	bf1e      	ittt	ne
 8001d30:	681a      	ldrne	r2, [r3, #0]
 8001d32:	f042 0201 	orrne.w	r2, r2, #1
 8001d36:	601a      	strne	r2, [r3, #0]
}
 8001d38:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001d3a:	6802      	ldr	r2, [r0, #0]
 8001d3c:	68d3      	ldr	r3, [r2, #12]
 8001d3e:	f043 0304 	orr.w	r3, r3, #4
 8001d42:	e7e2      	b.n	8001d0a <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001d44:	6802      	ldr	r2, [r0, #0]
 8001d46:	68d3      	ldr	r3, [r2, #12]
 8001d48:	f043 0308 	orr.w	r3, r3, #8
 8001d4c:	e7dd      	b.n	8001d0a <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001d4e:	6802      	ldr	r2, [r0, #0]
 8001d50:	68d3      	ldr	r3, [r2, #12]
 8001d52:	f043 0310 	orr.w	r3, r3, #16
 8001d56:	e7d8      	b.n	8001d0a <HAL_TIM_PWM_Start_IT+0x22>
 8001d58:	40012c00 	.word	0x40012c00

08001d5c <HAL_TIM_OC_Start_IT>:
 8001d5c:	f7ff bfc4 	b.w	8001ce8 <HAL_TIM_PWM_Start_IT>

08001d60 <HAL_TIM_PWM_Stop_IT>:
{
 8001d60:	b510      	push	{r4, lr}
 8001d62:	4604      	mov	r4, r0
  switch (Channel)
 8001d64:	290c      	cmp	r1, #12
 8001d66:	d80d      	bhi.n	8001d84 <HAL_TIM_PWM_Stop_IT+0x24>
 8001d68:	e8df f001 	tbb	[pc, r1]
 8001d6c:	0c0c0c07 	.word	0x0c0c0c07
 8001d70:	0c0c0c32 	.word	0x0c0c0c32
 8001d74:	0c0c0c37 	.word	0x0c0c0c37
 8001d78:	3c          	.byte	0x3c
 8001d79:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8001d7a:	6802      	ldr	r2, [r0, #0]
 8001d7c:	68d3      	ldr	r3, [r2, #12]
 8001d7e:	f023 0302 	bic.w	r3, r3, #2
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8001d82:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8001d84:	2200      	movs	r2, #0
 8001d86:	6820      	ldr	r0, [r4, #0]
 8001d88:	f7ff ff84 	bl	8001c94 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001d8c:	6823      	ldr	r3, [r4, #0]
 8001d8e:	4a18      	ldr	r2, [pc, #96]	; (8001df0 <HAL_TIM_PWM_Stop_IT+0x90>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d10d      	bne.n	8001db0 <HAL_TIM_PWM_Stop_IT+0x50>
    __HAL_TIM_MOE_DISABLE(htim);
 8001d94:	f241 1211 	movw	r2, #4369	; 0x1111
 8001d98:	6a19      	ldr	r1, [r3, #32]
 8001d9a:	4211      	tst	r1, r2
 8001d9c:	d108      	bne.n	8001db0 <HAL_TIM_PWM_Stop_IT+0x50>
 8001d9e:	f240 4244 	movw	r2, #1092	; 0x444
 8001da2:	6a19      	ldr	r1, [r3, #32]
 8001da4:	4211      	tst	r1, r2
 8001da6:	bf02      	ittt	eq
 8001da8:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8001daa:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8001dae:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8001db0:	f241 1211 	movw	r2, #4369	; 0x1111
 8001db4:	6a19      	ldr	r1, [r3, #32]
 8001db6:	4211      	tst	r1, r2
 8001db8:	d108      	bne.n	8001dcc <HAL_TIM_PWM_Stop_IT+0x6c>
 8001dba:	f240 4244 	movw	r2, #1092	; 0x444
 8001dbe:	6a19      	ldr	r1, [r3, #32]
 8001dc0:	4211      	tst	r1, r2
 8001dc2:	bf02      	ittt	eq
 8001dc4:	681a      	ldreq	r2, [r3, #0]
 8001dc6:	f022 0201 	biceq.w	r2, r2, #1
 8001dca:	601a      	streq	r2, [r3, #0]
}
 8001dcc:	2000      	movs	r0, #0
 8001dce:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8001dd0:	6802      	ldr	r2, [r0, #0]
 8001dd2:	68d3      	ldr	r3, [r2, #12]
 8001dd4:	f023 0304 	bic.w	r3, r3, #4
 8001dd8:	e7d3      	b.n	8001d82 <HAL_TIM_PWM_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8001dda:	6802      	ldr	r2, [r0, #0]
 8001ddc:	68d3      	ldr	r3, [r2, #12]
 8001dde:	f023 0308 	bic.w	r3, r3, #8
 8001de2:	e7ce      	b.n	8001d82 <HAL_TIM_PWM_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8001de4:	6802      	ldr	r2, [r0, #0]
 8001de6:	68d3      	ldr	r3, [r2, #12]
 8001de8:	f023 0310 	bic.w	r3, r3, #16
 8001dec:	e7c9      	b.n	8001d82 <HAL_TIM_PWM_Stop_IT+0x22>
 8001dee:	bf00      	nop
 8001df0:	40012c00 	.word	0x40012c00

08001df4 <HAL_TIM_OC_Stop_IT>:
 8001df4:	f7ff bfb4 	b.w	8001d60 <HAL_TIM_PWM_Stop_IT>

08001df8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001df8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001dfc:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	f04f 0302 	mov.w	r3, #2
 8001e04:	d014      	beq.n	8001e30 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001e06:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001e08:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8001e0c:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001e0e:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001e10:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001e12:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001e14:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001e18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001e1c:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001e1e:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001e20:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001e22:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001e24:	2301      	movs	r3, #1
 8001e26:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001e30:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001e32:	bd30      	pop	{r4, r5, pc}

08001e34 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8001e34:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d01f      	beq.n	8001e7c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001e3c:	68cb      	ldr	r3, [r1, #12]
 8001e3e:	688a      	ldr	r2, [r1, #8]
 8001e40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e44:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001e46:	684a      	ldr	r2, [r1, #4]
 8001e48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001e4c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8001e4e:	680a      	ldr	r2, [r1, #0]
 8001e50:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001e54:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8001e56:	690a      	ldr	r2, [r1, #16]
 8001e58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e5c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8001e5e:	694a      	ldr	r2, [r1, #20]
 8001e60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001e64:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001e66:	69ca      	ldr	r2, [r1, #28]
 8001e68:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e6c:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8001e6e:	6802      	ldr	r2, [r0, #0]
 8001e70:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8001e72:	2300      	movs	r3, #0
 8001e74:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8001e78:	4618      	mov	r0, r3
 8001e7a:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001e7c:	2002      	movs	r0, #2
}
 8001e7e:	4770      	bx	lr

08001e80 <HAL_TIMEx_CommutCallback>:
 8001e80:	4770      	bx	lr

08001e82 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001e82:	4770      	bx	lr

08001e84 <flash_unlock>:
#include "stm32f1xx_hal.h"

 /*  flash */
void flash_unlock(void)
{
	FLASH->KEYR = FLASH_KEY1;
 8001e84:	4b03      	ldr	r3, [pc, #12]	; (8001e94 <flash_unlock+0x10>)
 8001e86:	4a04      	ldr	r2, [pc, #16]	; (8001e98 <flash_unlock+0x14>)
 8001e88:	605a      	str	r2, [r3, #4]
	FLASH->KEYR = FLASH_KEY2;
 8001e8a:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8001e8e:	605a      	str	r2, [r3, #4]
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	40022000 	.word	0x40022000
 8001e98:	45670123 	.word	0x45670123

08001e9c <flash_lock>:
}
/*  flash */
void flash_lock()
{
	FLASH->CR |= FLASH_CR_LOCK;
 8001e9c:	4a02      	ldr	r2, [pc, #8]	; (8001ea8 <flash_lock+0xc>)
 8001e9e:	6913      	ldr	r3, [r2, #16]
 8001ea0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ea4:	6113      	str	r3, [r2, #16]
 8001ea6:	4770      	bx	lr
 8001ea8:	40022000 	.word	0x40022000

08001eac <flash_ready>:
}

//  true      .
uint8_t flash_ready(void)
{
	return !(FLASH->SR & FLASH_SR_BSY);
 8001eac:	4b02      	ldr	r3, [pc, #8]	; (8001eb8 <flash_ready+0xc>)
 8001eae:	68d8      	ldr	r0, [r3, #12]
 8001eb0:	43c0      	mvns	r0, r0
}
 8001eb2:	f000 0001 	and.w	r0, r0, #1
 8001eb6:	4770      	bx	lr
 8001eb8:	40022000 	.word	0x40022000

08001ebc <flash_erase_page>:
}

/*   .       ,
*    ,   .*/
void flash_erase_page(uint32_t address)
{
 8001ebc:	b508      	push	{r3, lr}
	FLASH->CR|= FLASH_CR_PER; 		//    
 8001ebe:	4b0a      	ldr	r3, [pc, #40]	; (8001ee8 <flash_erase_page+0x2c>)
 8001ec0:	691a      	ldr	r2, [r3, #16]
 8001ec2:	f042 0202 	orr.w	r2, r2, #2
 8001ec6:	611a      	str	r2, [r3, #16]
	FLASH->AR = address; 			//  
 8001ec8:	6158      	str	r0, [r3, #20]
	FLASH->CR|= FLASH_CR_STRT; 		// 
 8001eca:	691a      	ldr	r2, [r3, #16]
 8001ecc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ed0:	611a      	str	r2, [r3, #16]
 8001ed2:	461a      	mov	r2, r3
	while(!flash_ready());  		//   .
 8001ed4:	f7ff ffea 	bl	8001eac <flash_ready>
 8001ed8:	2800      	cmp	r0, #0
 8001eda:	d0fb      	beq.n	8001ed4 <flash_erase_page+0x18>
	FLASH->CR&= ~FLASH_CR_PER; 		//  
 8001edc:	6913      	ldr	r3, [r2, #16]
 8001ede:	f023 0302 	bic.w	r3, r3, #2
 8001ee2:	6113      	str	r3, [r2, #16]
 8001ee4:	bd08      	pop	{r3, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40022000 	.word	0x40022000

08001eec <flash_write>:
}

/*     Flash  */
void flash_write(uint32_t address,uint32_t data)
{
 8001eec:	4602      	mov	r2, r0
	FLASH->CR |= FLASH_CR_PG; 		//  
 8001eee:	480e      	ldr	r0, [pc, #56]	; (8001f28 <flash_write+0x3c>)
{
 8001ef0:	b508      	push	{r3, lr}
	FLASH->CR |= FLASH_CR_PG; 		//  
 8001ef2:	6903      	ldr	r3, [r0, #16]
 8001ef4:	f043 0301 	orr.w	r3, r3, #1
 8001ef8:	6103      	str	r3, [r0, #16]
	while(!flash_ready()); 			//    
 8001efa:	f7ff ffd7 	bl	8001eac <flash_ready>
 8001efe:	2800      	cmp	r0, #0
 8001f00:	d0fb      	beq.n	8001efa <flash_write+0xe>
	*(__IO uint16_t*)address = (uint16_t)data; //  2 
 8001f02:	b28b      	uxth	r3, r1
 8001f04:	8013      	strh	r3, [r2, #0]
	while(!flash_ready());
 8001f06:	f7ff ffd1 	bl	8001eac <flash_ready>
 8001f0a:	2800      	cmp	r0, #0
 8001f0c:	d0fb      	beq.n	8001f06 <flash_write+0x1a>
	address+=2;
	data>>=16;
	*(__IO uint16_t*)address = (uint16_t)data; //  2 
 8001f0e:	0c09      	lsrs	r1, r1, #16
 8001f10:	8051      	strh	r1, [r2, #2]
	while(!flash_ready());
 8001f12:	f7ff ffcb 	bl	8001eac <flash_ready>
 8001f16:	2800      	cmp	r0, #0
 8001f18:	d0fb      	beq.n	8001f12 <flash_write+0x26>
	FLASH->CR &= ~(FLASH_CR_PG); 	//  
 8001f1a:	4a03      	ldr	r2, [pc, #12]	; (8001f28 <flash_write+0x3c>)
 8001f1c:	6913      	ldr	r3, [r2, #16]
 8001f1e:	f023 0301 	bic.w	r3, r3, #1
 8001f22:	6113      	str	r3, [r2, #16]
 8001f24:	bd08      	pop	{r3, pc}
 8001f26:	bf00      	nop
 8001f28:	40022000 	.word	0x40022000

08001f2c <WORK>:
		}
	}
}

void WORK (uint8_t pip_num)
{
 8001f2c:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOC, GREEN_Pin,GPIO_PIN_RESET);
 8001f2e:	2200      	movs	r2, #0
{
 8001f30:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(GPIOC, GREEN_Pin,GPIO_PIN_RESET);
 8001f32:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f36:	4833      	ldr	r0, [pc, #204]	; (8002004 <WORK+0xd8>)
 8001f38:	f7fe fd9a 	bl	8000a70 <HAL_GPIO_WritePin>
	if (NRF.lght==stop)
 8001f3c:	4b32      	ldr	r3, [pc, #200]	; (8002008 <WORK+0xdc>)
 8001f3e:	8a1a      	ldrh	r2, [r3, #16]
 8001f40:	2a03      	cmp	r2, #3
 8001f42:	d126      	bne.n	8001f92 <WORK+0x66>
	{
		if(NRF.status0==on) TIM2->CCR1 = 1000;
 8001f44:	f244 4144 	movw	r1, #17476	; 0x4444
 8001f48:	8a5a      	ldrh	r2, [r3, #18]
 8001f4a:	428a      	cmp	r2, r1
 8001f4c:	d11b      	bne.n	8001f86 <WORK+0x5a>
 8001f4e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
		if(NRF.status0==off) TIM2->CCR1 = 0;
 8001f52:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f56:	6351      	str	r1, [r2, #52]	; 0x34
	if (NRF.lght==right_turn)
	{
		if(NRF.status0==on) TIM2->CCR4 = 1000;
		if(NRF.status0==off) TIM2->CCR4 = 0;
	}
	if (NRF.helmet_addr == my_addres)
 8001f58:	699a      	ldr	r2, [r3, #24]
 8001f5a:	4b2c      	ldr	r3, [pc, #176]	; (800200c <WORK+0xe0>)
 8001f5c:	4c2c      	ldr	r4, [pc, #176]	; (8002010 <WORK+0xe4>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d106      	bne.n	8001f72 <WORK+0x46>
	{
		ANSW.data1 = 0xAA;
 8001f64:	23aa      	movs	r3, #170	; 0xaa
		writeAckPayload(pip_num, &ANSW, 6);
 8001f66:	2206      	movs	r2, #6
 8001f68:	4621      	mov	r1, r4
 8001f6a:	4628      	mov	r0, r5
		ANSW.data1 = 0xAA;
 8001f6c:	7023      	strb	r3, [r4, #0]
		writeAckPayload(pip_num, &ANSW, 6);
 8001f6e:	f000 ff75 	bl	8002e5c <writeAckPayload>
		ANSW.data1 = 0x00;
	}
//	NRF.lght = 0;
//	NRF.status0 = 0;
	ANSW.data1 = 0x00;
 8001f72:	2300      	movs	r3, #0
	HAL_GPIO_WritePin(GPIOC, GREEN_Pin,GPIO_PIN_SET);
 8001f74:	2201      	movs	r2, #1
	ANSW.data1 = 0x00;
 8001f76:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(GPIOC, GREEN_Pin,GPIO_PIN_SET);
 8001f78:	f44f 4180 	mov.w	r1, #16384	; 0x4000
}
 8001f7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOC, GREEN_Pin,GPIO_PIN_SET);
 8001f80:	4820      	ldr	r0, [pc, #128]	; (8002004 <WORK+0xd8>)
 8001f82:	f7fe bd75 	b.w	8000a70 <HAL_GPIO_WritePin>
		if(NRF.status0==off) TIM2->CCR1 = 0;
 8001f86:	f245 5155 	movw	r1, #21845	; 0x5555
 8001f8a:	428a      	cmp	r2, r1
 8001f8c:	d1e4      	bne.n	8001f58 <WORK+0x2c>
 8001f8e:	2100      	movs	r1, #0
 8001f90:	e7df      	b.n	8001f52 <WORK+0x26>
	if (NRF.lght==gabarit)
 8001f92:	2a04      	cmp	r2, #4
 8001f94:	d110      	bne.n	8001fb8 <WORK+0x8c>
		if(NRF.status0==on) TIM2->CCR2 = 1000;
 8001f96:	f244 4144 	movw	r1, #17476	; 0x4444
 8001f9a:	8a5a      	ldrh	r2, [r3, #18]
 8001f9c:	428a      	cmp	r2, r1
 8001f9e:	d105      	bne.n	8001fac <WORK+0x80>
 8001fa0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
		if(NRF.status0==off) TIM2->CCR2 = 0;
 8001fa4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fa8:	6391      	str	r1, [r2, #56]	; 0x38
 8001faa:	e7d5      	b.n	8001f58 <WORK+0x2c>
 8001fac:	f245 5155 	movw	r1, #21845	; 0x5555
 8001fb0:	428a      	cmp	r2, r1
 8001fb2:	d1d1      	bne.n	8001f58 <WORK+0x2c>
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	e7f5      	b.n	8001fa4 <WORK+0x78>
	if (NRF.lght==left_turn)
 8001fb8:	2a01      	cmp	r2, #1
 8001fba:	d116      	bne.n	8001fea <WORK+0xbe>
		if(NRF.status0==on) TIM2->CCR3 = 1000;
 8001fbc:	f244 4144 	movw	r1, #17476	; 0x4444
 8001fc0:	8a5a      	ldrh	r2, [r3, #18]
 8001fc2:	428a      	cmp	r2, r1
 8001fc4:	d105      	bne.n	8001fd2 <WORK+0xa6>
 8001fc6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
		if(NRF.status0==off) TIM2->CCR3 = 0;
 8001fca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fce:	63d1      	str	r1, [r2, #60]	; 0x3c
 8001fd0:	e7c2      	b.n	8001f58 <WORK+0x2c>
 8001fd2:	f245 5155 	movw	r1, #21845	; 0x5555
 8001fd6:	428a      	cmp	r2, r1
 8001fd8:	d1be      	bne.n	8001f58 <WORK+0x2c>
 8001fda:	2100      	movs	r1, #0
 8001fdc:	e7f5      	b.n	8001fca <WORK+0x9e>
		if(NRF.status0==off) TIM2->CCR4 = 0;
 8001fde:	f245 5155 	movw	r1, #21845	; 0x5555
 8001fe2:	428a      	cmp	r2, r1
 8001fe4:	d1b8      	bne.n	8001f58 <WORK+0x2c>
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	e008      	b.n	8001ffc <WORK+0xd0>
	if (NRF.lght==right_turn)
 8001fea:	2a02      	cmp	r2, #2
 8001fec:	d1b4      	bne.n	8001f58 <WORK+0x2c>
		if(NRF.status0==on) TIM2->CCR4 = 1000;
 8001fee:	f244 4144 	movw	r1, #17476	; 0x4444
 8001ff2:	8a5a      	ldrh	r2, [r3, #18]
 8001ff4:	428a      	cmp	r2, r1
 8001ff6:	d1f2      	bne.n	8001fde <WORK+0xb2>
 8001ff8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
		if(NRF.status0==off) TIM2->CCR4 = 0;
 8001ffc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002000:	6411      	str	r1, [r2, #64]	; 0x40
 8002002:	e7a9      	b.n	8001f58 <WORK+0x2c>
 8002004:	40011000 	.word	0x40011000
 8002008:	2000018c 	.word	0x2000018c
 800200c:	20000044 	.word	0x20000044
 8002010:	20000140 	.word	0x20000140

08002014 <CONNECT>:

void CONNECT(uint8_t pip_num)
{
 8002014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	HAL_GPIO_WritePin(GPIOC, BLUE_Pin,GPIO_PIN_RESET);
	if (connect_flag == 1)
 8002018:	4e39      	ldr	r6, [pc, #228]	; (8002100 <CONNECT+0xec>)
{
 800201a:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(GPIOC, BLUE_Pin,GPIO_PIN_RESET);
 800201c:	2200      	movs	r2, #0
 800201e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002022:	4838      	ldr	r0, [pc, #224]	; (8002104 <CONNECT+0xf0>)
 8002024:	f7fe fd24 	bl	8000a70 <HAL_GPIO_WritePin>
	if (connect_flag == 1)
 8002028:	6833      	ldr	r3, [r6, #0]
 800202a:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 8002128 <CONNECT+0x114>
 800202e:	2b01      	cmp	r3, #1
 8002030:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 800212c <CONNECT+0x118>
 8002034:	4f34      	ldr	r7, [pc, #208]	; (8002108 <CONNECT+0xf4>)
 8002036:	d138      	bne.n	80020aa <CONNECT+0x96>
	{
		address_0 = NRF.addr0;
 8002038:	4b34      	ldr	r3, [pc, #208]	; (800210c <CONNECT+0xf8>)
		address_1 = NRF.addr1;
		address_2 = NRF.addr2;
		ANSW.data1 = 0xAA;
 800203a:	4c35      	ldr	r4, [pc, #212]	; (8002110 <CONNECT+0xfc>)
		address_0 = NRF.addr0;
 800203c:	685a      	ldr	r2, [r3, #4]
		writeAckPayload(pip_num, &ANSW, 6);
 800203e:	4621      	mov	r1, r4
		address_0 = NRF.addr0;
 8002040:	f8c9 2000 	str.w	r2, [r9]
		address_1 = NRF.addr1;
 8002044:	689a      	ldr	r2, [r3, #8]
		address_2 = NRF.addr2;
 8002046:	68db      	ldr	r3, [r3, #12]
		address_1 = NRF.addr1;
 8002048:	f8c8 2000 	str.w	r2, [r8]
		address_2 = NRF.addr2;
 800204c:	603b      	str	r3, [r7, #0]
		ANSW.data1 = 0xAA;
 800204e:	23aa      	movs	r3, #170	; 0xaa
		writeAckPayload(pip_num, &ANSW, 6);
 8002050:	2206      	movs	r2, #6
 8002052:	4628      	mov	r0, r5
		ANSW.data1 = 0xAA;
 8002054:	7023      	strb	r3, [r4, #0]
		writeAckPayload(pip_num, &ANSW, 6);
 8002056:	f000 ff01 	bl	8002e5c <writeAckPayload>
		HAL_Delay(50);
 800205a:	2032      	movs	r0, #50	; 0x32
 800205c:	f7fe f8c0 	bl	80001e0 <HAL_Delay>
		writeAckPayload(pip_num, &ANSW, 6);
 8002060:	2206      	movs	r2, #6
 8002062:	4621      	mov	r1, r4
 8002064:	4628      	mov	r0, r5
 8002066:	f000 fef9 	bl	8002e5c <writeAckPayload>
		HAL_Delay(50);
 800206a:	2032      	movs	r0, #50	; 0x32
 800206c:	f7fe f8b8 	bl	80001e0 <HAL_Delay>
		writeAckPayload(pip_num, &ANSW, 6);
 8002070:	2206      	movs	r2, #6
 8002072:	4621      	mov	r1, r4
 8002074:	4628      	mov	r0, r5
 8002076:	f000 fef1 	bl	8002e5c <writeAckPayload>
		HAL_Delay(50);
 800207a:	2032      	movs	r0, #50	; 0x32
 800207c:	f7fe f8b0 	bl	80001e0 <HAL_Delay>
		writeAckPayload(pip_num, &ANSW, 6);
 8002080:	2206      	movs	r2, #6
 8002082:	4621      	mov	r1, r4
 8002084:	4628      	mov	r0, r5
 8002086:	f000 fee9 	bl	8002e5c <writeAckPayload>
		HAL_Delay(50);
 800208a:	2032      	movs	r0, #50	; 0x32
 800208c:	f7fe f8a8 	bl	80001e0 <HAL_Delay>
		writeAckPayload(pip_num, &ANSW, 6);
 8002090:	2206      	movs	r2, #6
 8002092:	4621      	mov	r1, r4
 8002094:	4628      	mov	r0, r5
 8002096:	f000 fee1 	bl	8002e5c <writeAckPayload>
		HAL_Delay(50);
 800209a:	2032      	movs	r0, #50	; 0x32
 800209c:	f7fe f8a0 	bl	80001e0 <HAL_Delay>
		writeAckPayload(pip_num, &ANSW, 6);
 80020a0:	2206      	movs	r2, #6
 80020a2:	4621      	mov	r1, r4
 80020a4:	4628      	mov	r0, r5
 80020a6:	f000 fed9 	bl	8002e5c <writeAckPayload>
	}
	HAL_TIM_Base_Stop_IT(&htim4);
 80020aa:	481a      	ldr	r0, [pc, #104]	; (8002114 <CONNECT+0x100>)
 80020ac:	f7ff fc0e 	bl	80018cc <HAL_TIM_Base_Stop_IT>
	TIM2->CCR3 = 0;
 80020b0:	2400      	movs	r4, #0
 80020b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	TIM2->CCR4 = 0;
	HAL_TIM_OC_Start_IT(&htim3,TIM_CHANNEL_4);
 80020b6:	210c      	movs	r1, #12
	TIM2->CCR3 = 0;
 80020b8:	63dc      	str	r4, [r3, #60]	; 0x3c
	HAL_TIM_OC_Start_IT(&htim3,TIM_CHANNEL_4);
 80020ba:	4817      	ldr	r0, [pc, #92]	; (8002118 <CONNECT+0x104>)
	TIM2->CCR4 = 0;
 80020bc:	641c      	str	r4, [r3, #64]	; 0x40
	HAL_TIM_OC_Start_IT(&htim3,TIM_CHANNEL_4);
 80020be:	f7ff fe4d 	bl	8001d5c <HAL_TIM_OC_Start_IT>

	flash_unlock();
 80020c2:	f7ff fedf 	bl	8001e84 <flash_unlock>
	flash_erase_page(0x08004000);
 80020c6:	4815      	ldr	r0, [pc, #84]	; (800211c <CONNECT+0x108>)
 80020c8:	f7ff fef8 	bl	8001ebc <flash_erase_page>
	flash_write(0x08004000, address_0);
 80020cc:	f8d9 1000 	ldr.w	r1, [r9]
 80020d0:	4812      	ldr	r0, [pc, #72]	; (800211c <CONNECT+0x108>)
 80020d2:	f7ff ff0b 	bl	8001eec <flash_write>
	flash_write(0x08004004, address_1);
 80020d6:	f8d8 1000 	ldr.w	r1, [r8]
 80020da:	4811      	ldr	r0, [pc, #68]	; (8002120 <CONNECT+0x10c>)
 80020dc:	f7ff ff06 	bl	8001eec <flash_write>
	flash_write(0x08004008, address_2);
 80020e0:	6839      	ldr	r1, [r7, #0]
 80020e2:	4810      	ldr	r0, [pc, #64]	; (8002124 <CONNECT+0x110>)
 80020e4:	f7ff ff02 	bl	8001eec <flash_write>
	flash_lock();
 80020e8:	f7ff fed8 	bl	8001e9c <flash_lock>

	//HAL_GPIO_WritePin(GPIOC, RED_Pin, GPIO_PIN_RESET);
	connect_flag = 0;
 80020ec:	6034      	str	r4, [r6, #0]
	HAL_GPIO_WritePin(GPIOC, BLUE_Pin,GPIO_PIN_SET);
 80020ee:	2201      	movs	r2, #1
}
 80020f0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	HAL_GPIO_WritePin(GPIOC, BLUE_Pin,GPIO_PIN_SET);
 80020f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020f8:	4802      	ldr	r0, [pc, #8]	; (8002104 <CONNECT+0xf0>)
 80020fa:	f7fe bcb9 	b.w	8000a70 <HAL_GPIO_WritePin>
 80020fe:	bf00      	nop
 8002100:	20000040 	.word	0x20000040
 8002104:	40011000 	.word	0x40011000
 8002108:	20000038 	.word	0x20000038
 800210c:	2000018c 	.word	0x2000018c
 8002110:	20000140 	.word	0x20000140
 8002114:	20000060 	.word	0x20000060
 8002118:	200000d0 	.word	0x200000d0
 800211c:	08004000 	.word	0x08004000
 8002120:	08004004 	.word	0x08004004
 8002124:	08004008 	.word	0x08004008
 8002128:	20000030 	.word	0x20000030
 800212c:	20000034 	.word	0x20000034

08002130 <HELMET_SEARCH>:
int schet = 0;
void HELMET_SEARCH(uint8_t pip_num)
{
 8002130:	b538      	push	{r3, r4, r5, lr}
	if (search_flag == 1)
 8002132:	4b22      	ldr	r3, [pc, #136]	; (80021bc <HELMET_SEARCH+0x8c>)
{
 8002134:	4605      	mov	r5, r0
	if (search_flag == 1)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d13e      	bne.n	80021ba <HELMET_SEARCH+0x8a>
	{
		ANSW.data1 = 0xCC;
 800213c:	23cc      	movs	r3, #204	; 0xcc
 800213e:	4c20      	ldr	r4, [pc, #128]	; (80021c0 <HELMET_SEARCH+0x90>)
		writeAckPayload(pip_num, &ANSW, 6);
 8002140:	2206      	movs	r2, #6
 8002142:	4621      	mov	r1, r4
		ANSW.data1 = 0xCC;
 8002144:	7023      	strb	r3, [r4, #0]
		writeAckPayload(pip_num, &ANSW, 6);
 8002146:	f000 fe89 	bl	8002e5c <writeAckPayload>
		//*
		HAL_Delay(20);
 800214a:	2014      	movs	r0, #20
 800214c:	f7fe f848 	bl	80001e0 <HAL_Delay>
		writeAckPayload(pip_num, &ANSW, 6);
 8002150:	2206      	movs	r2, #6
 8002152:	4621      	mov	r1, r4
 8002154:	4628      	mov	r0, r5
 8002156:	f000 fe81 	bl	8002e5c <writeAckPayload>
		HAL_Delay(20);
 800215a:	2014      	movs	r0, #20
 800215c:	f7fe f840 	bl	80001e0 <HAL_Delay>
		writeAckPayload(pip_num, &ANSW, 6);
 8002160:	2206      	movs	r2, #6
 8002162:	4621      	mov	r1, r4
 8002164:	4628      	mov	r0, r5
 8002166:	f000 fe79 	bl	8002e5c <writeAckPayload>
		HAL_Delay(20);
 800216a:	2014      	movs	r0, #20
 800216c:	f7fe f838 	bl	80001e0 <HAL_Delay>
		writeAckPayload(pip_num, &ANSW, 6);
 8002170:	2206      	movs	r2, #6
 8002172:	4621      	mov	r1, r4
 8002174:	4628      	mov	r0, r5
 8002176:	f000 fe71 	bl	8002e5c <writeAckPayload>
		HAL_Delay(20);
 800217a:	2014      	movs	r0, #20
 800217c:	f7fe f830 	bl	80001e0 <HAL_Delay>
		writeAckPayload(pip_num, &ANSW, 6);
 8002180:	2206      	movs	r2, #6
 8002182:	4621      	mov	r1, r4
 8002184:	4628      	mov	r0, r5
 8002186:	f000 fe69 	bl	8002e5c <writeAckPayload>
		HAL_Delay(20);
 800218a:	2014      	movs	r0, #20
 800218c:	f7fe f828 	bl	80001e0 <HAL_Delay>
		writeAckPayload(pip_num, &ANSW, 6);
 8002190:	2206      	movs	r2, #6
 8002192:	4621      	mov	r1, r4
 8002194:	4628      	mov	r0, r5
 8002196:	f000 fe61 	bl	8002e5c <writeAckPayload>
		HAL_Delay(20);
 800219a:	2014      	movs	r0, #20
 800219c:	f7fe f820 	bl	80001e0 <HAL_Delay>
		//*/
		//search_flag = 0;
		HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 80021a0:	2100      	movs	r1, #0
 80021a2:	4808      	ldr	r0, [pc, #32]	; (80021c4 <HELMET_SEARCH+0x94>)
 80021a4:	f7ff fdda 	bl	8001d5c <HAL_TIM_OC_Start_IT>
		HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 80021a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021ac:	4806      	ldr	r0, [pc, #24]	; (80021c8 <HELMET_SEARCH+0x98>)
 80021ae:	f7fe fc64 	bl	8000a7a <HAL_GPIO_TogglePin>
		schet++;
 80021b2:	4a06      	ldr	r2, [pc, #24]	; (80021cc <HELMET_SEARCH+0x9c>)
 80021b4:	6813      	ldr	r3, [r2, #0]
 80021b6:	3301      	adds	r3, #1
 80021b8:	6013      	str	r3, [r2, #0]
 80021ba:	bd38      	pop	{r3, r4, r5, pc}
 80021bc:	20000008 	.word	0x20000008
 80021c0:	20000140 	.word	0x20000140
 80021c4:	2000014c 	.word	0x2000014c
 80021c8:	40011000 	.word	0x40011000
 80021cc:	2000003c 	.word	0x2000003c

080021d0 <TEST>:
	if(pipe_num == 1)
 80021d0:	2801      	cmp	r0, #1
{
 80021d2:	b538      	push	{r3, r4, r5, lr}
 80021d4:	4605      	mov	r5, r0
	if(pipe_num == 1)
 80021d6:	d13e      	bne.n	8002256 <TEST+0x86>
		read(&NRF, 20); //     nrf_data     
 80021d8:	4c1f      	ldr	r4, [pc, #124]	; (8002258 <TEST+0x88>)
 80021da:	2114      	movs	r1, #20
 80021dc:	4620      	mov	r0, r4
 80021de:	f000 fd6a 	bl	8002cb6 <read>
		switch (NRF.com)
 80021e2:	f243 3233 	movw	r2, #13107	; 0x3333
 80021e6:	8823      	ldrh	r3, [r4, #0]
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d00c      	beq.n	8002206 <TEST+0x36>
 80021ec:	f244 4244 	movw	r2, #17476	; 0x4444
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d01c      	beq.n	800222e <TEST+0x5e>
 80021f4:	f241 1211 	movw	r2, #4369	; 0x1111
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d12c      	bne.n	8002256 <TEST+0x86>
		case advert: 	CONNECT(pipe_num);
 80021fc:	4628      	mov	r0, r5
}
 80021fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		case advert: 	CONNECT(pipe_num);
 8002202:	f7ff bf07 	b.w	8002014 <CONNECT>
		case work: 		if ((NRF.addr0 == address_0)&&(NRF.addr1 == address_1)&&(NRF.addr2 == address_2)) WORK(pipe_num);
 8002206:	4b15      	ldr	r3, [pc, #84]	; (800225c <TEST+0x8c>)
 8002208:	6862      	ldr	r2, [r4, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	429a      	cmp	r2, r3
 800220e:	d122      	bne.n	8002256 <TEST+0x86>
 8002210:	4b13      	ldr	r3, [pc, #76]	; (8002260 <TEST+0x90>)
 8002212:	68a2      	ldr	r2, [r4, #8]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	429a      	cmp	r2, r3
 8002218:	d11d      	bne.n	8002256 <TEST+0x86>
 800221a:	4b12      	ldr	r3, [pc, #72]	; (8002264 <TEST+0x94>)
 800221c:	68e2      	ldr	r2, [r4, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	429a      	cmp	r2, r3
 8002222:	d118      	bne.n	8002256 <TEST+0x86>
 8002224:	4628      	mov	r0, r5
}
 8002226:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		case work: 		if ((NRF.addr0 == address_0)&&(NRF.addr1 == address_1)&&(NRF.addr2 == address_2)) WORK(pipe_num);
 800222a:	f7ff be7f 	b.w	8001f2c <WORK>
		case search:	if ((NRF.addr0 == address_0)&&(NRF.addr1 == address_1)&&(NRF.addr2 == address_2)) HELMET_SEARCH(pipe_num);
 800222e:	4b0b      	ldr	r3, [pc, #44]	; (800225c <TEST+0x8c>)
 8002230:	6862      	ldr	r2, [r4, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	429a      	cmp	r2, r3
 8002236:	d10e      	bne.n	8002256 <TEST+0x86>
 8002238:	4b09      	ldr	r3, [pc, #36]	; (8002260 <TEST+0x90>)
 800223a:	68a2      	ldr	r2, [r4, #8]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	429a      	cmp	r2, r3
 8002240:	d109      	bne.n	8002256 <TEST+0x86>
 8002242:	4b08      	ldr	r3, [pc, #32]	; (8002264 <TEST+0x94>)
 8002244:	68e2      	ldr	r2, [r4, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	429a      	cmp	r2, r3
 800224a:	d104      	bne.n	8002256 <TEST+0x86>
 800224c:	4628      	mov	r0, r5
}
 800224e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		case search:	if ((NRF.addr0 == address_0)&&(NRF.addr1 == address_1)&&(NRF.addr2 == address_2)) HELMET_SEARCH(pipe_num);
 8002252:	f7ff bf6d 	b.w	8002130 <HELMET_SEARCH>
 8002256:	bd38      	pop	{r3, r4, r5, pc}
 8002258:	2000018c 	.word	0x2000018c
 800225c:	20000030 	.word	0x20000030
 8002260:	20000034 	.word	0x20000034
 8002264:	20000038 	.word	0x20000038

08002268 <light_check>:
	}
}

void light_check()
{
 8002268:	b510      	push	{r4, lr}
	HAL_ADC_Start(&hadc2); //    
 800226a:	480e      	ldr	r0, [pc, #56]	; (80022a4 <light_check+0x3c>)
 800226c:	f7fe f928 	bl	80004c0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 100); //   
 8002270:	2164      	movs	r1, #100	; 0x64
 8002272:	480c      	ldr	r0, [pc, #48]	; (80022a4 <light_check+0x3c>)
 8002274:	f7fd ffc6 	bl	8000204 <HAL_ADC_PollForConversion>
	adc = HAL_ADC_GetValue(&hadc2); //      adc
 8002278:	480a      	ldr	r0, [pc, #40]	; (80022a4 <light_check+0x3c>)
 800227a:	f7fe f861 	bl	8000340 <HAL_ADC_GetValue>
 800227e:	4c0a      	ldr	r4, [pc, #40]	; (80022a8 <light_check+0x40>)
 8002280:	6020      	str	r0, [r4, #0]
	HAL_ADC_Stop(&hadc2); //   ( )
 8002282:	4808      	ldr	r0, [pc, #32]	; (80022a4 <light_check+0x3c>)
 8002284:	f7fe fa20 	bl	80006c8 <HAL_ADC_Stop>
	if (adc>=3800) TIM2->CCR2 = 300;
 8002288:	f640 63d7 	movw	r3, #3799	; 0xed7
 800228c:	6822      	ldr	r2, [r4, #0]
 800228e:	429a      	cmp	r2, r3
 8002290:	bfc8      	it	gt
 8002292:	f44f 7296 	movgt.w	r2, #300	; 0x12c
 8002296:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	else TIM2->CCR2 = 0;
 800229a:	bfd8      	it	le
 800229c:	2200      	movle	r2, #0
 800229e:	639a      	str	r2, [r3, #56]	; 0x38
 80022a0:	bd10      	pop	{r4, pc}
 80022a2:	bf00      	nop
 80022a4:	200000a0 	.word	0x200000a0
 80022a8:	2000002c 	.word	0x2000002c

080022ac <unique_id>:
void unique_id()
{

		volatile uint32_t *UniqueID = (uint32_t *)0x1FFFF7E8;
		volatile uint32_t __UniqueID[3];
		__UniqueID[0] = UniqueID[0];
 80022ac:	4b07      	ldr	r3, [pc, #28]	; (80022cc <unique_id+0x20>)
{
 80022ae:	b084      	sub	sp, #16
		__UniqueID[0] = UniqueID[0];
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	9201      	str	r2, [sp, #4]
		__UniqueID[1] = UniqueID[1];
 80022b4:	685a      	ldr	r2, [r3, #4]
 80022b6:	9202      	str	r2, [sp, #8]
		__UniqueID[2] = UniqueID[2];
 80022b8:	689a      	ldr	r2, [r3, #8]
 80022ba:	9203      	str	r2, [sp, #12]

		my_addres = UniqueID[2];
 80022bc:	6899      	ldr	r1, [r3, #8]
 80022be:	4a04      	ldr	r2, [pc, #16]	; (80022d0 <unique_id+0x24>)
 80022c0:	6011      	str	r1, [r2, #0]
		ANSW.addr = UniqueID[2];
 80022c2:	689a      	ldr	r2, [r3, #8]
 80022c4:	4b03      	ldr	r3, [pc, #12]	; (80022d4 <unique_id+0x28>)
 80022c6:	605a      	str	r2, [r3, #4]
}
 80022c8:	b004      	add	sp, #16
 80022ca:	4770      	bx	lr
 80022cc:	1ffff7e8 	.word	0x1ffff7e8
 80022d0:	20000044 	.word	0x20000044
 80022d4:	20000140 	.word	0x20000140

080022d8 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022d8:	2228      	movs	r2, #40	; 0x28
{
 80022da:	b530      	push	{r4, r5, lr}
 80022dc:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022de:	eb0d 0002 	add.w	r0, sp, r2
 80022e2:	2100      	movs	r1, #0
 80022e4:	f001 f8c7 	bl	8003476 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022e8:	2214      	movs	r2, #20
 80022ea:	2100      	movs	r1, #0
 80022ec:	eb0d 0002 	add.w	r0, sp, r2
 80022f0:	f001 f8c1 	bl	8003476 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022f4:	2210      	movs	r2, #16
 80022f6:	2100      	movs	r1, #0
 80022f8:	a801      	add	r0, sp, #4
 80022fa:	f001 f8bc 	bl	8003476 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002302:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002304:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002306:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8002308:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800230c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800230e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002312:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002314:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002316:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8002318:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800231a:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800231c:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800231e:	f7fe fbbf 	bl	8000aa0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002322:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002324:	2500      	movs	r5, #0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002326:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002328:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800232c:	4621      	mov	r1, r4
 800232e:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002330:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002332:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002334:	9507      	str	r5, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002336:	9509      	str	r5, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002338:	f7fe fdba 	bl	8000eb0 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800233c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002340:	a801      	add	r0, sp, #4
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002342:	9303      	str	r3, [sp, #12]
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002344:	9401      	str	r4, [sp, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002346:	f7fe fe61 	bl	800100c <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 800234a:	462a      	mov	r2, r5
 800234c:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 8002350:	4628      	mov	r0, r5
 8002352:	f7fe fd43 	bl	8000ddc <HAL_RCC_MCOConfig>
}
 8002356:	b015      	add	sp, #84	; 0x54
 8002358:	bd30      	pop	{r4, r5, pc}
 800235a:	0000      	movs	r0, r0
 800235c:	0000      	movs	r0, r0
	...

08002360 <main>:
{
 8002360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002364:	b099      	sub	sp, #100	; 0x64
  HAL_Init();
 8002366:	f7fd ff17 	bl	8000198 <HAL_Init>
  SystemClock_Config();
 800236a:	f7ff ffb5 	bl	80022d8 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236e:	2210      	movs	r2, #16
 8002370:	2100      	movs	r1, #0
 8002372:	a810      	add	r0, sp, #64	; 0x40
 8002374:	f001 f87f 	bl	8003476 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002378:	4bb3      	ldr	r3, [pc, #716]	; (8002648 <main+0x2e8>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RED_Pin|GREEN_Pin|BLUE_Pin, GPIO_PIN_RESET);
 800237a:	f44f 4160 	mov.w	r1, #57344	; 0xe000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800237e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, RED_Pin|GREEN_Pin|BLUE_Pin, GPIO_PIN_RESET);
 8002380:	48b2      	ldr	r0, [pc, #712]	; (800264c <main+0x2ec>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002382:	f042 0210 	orr.w	r2, r2, #16
 8002386:	619a      	str	r2, [r3, #24]
 8002388:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, EN_3_3V_Pin|EN_12V_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED_Pin GREEN_Pin BLUE_Pin */
  GPIO_InitStruct.Pin = RED_Pin|GREEN_Pin|BLUE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238a:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800238c:	f002 0210 	and.w	r2, r2, #16
 8002390:	9203      	str	r2, [sp, #12]
 8002392:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002394:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002396:	2601      	movs	r6, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002398:	f042 0220 	orr.w	r2, r2, #32
 800239c:	619a      	str	r2, [r3, #24]
 800239e:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a0:	f04f 0802 	mov.w	r8, #2
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023a4:	f002 0220 	and.w	r2, r2, #32
 80023a8:	9204      	str	r2, [sp, #16]
 80023aa:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ac:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(ON_BTN_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : CONNECT_BTN_Pin */
  GPIO_InitStruct.Pin = CONNECT_BTN_Pin;
 80023ae:	f04f 0a04 	mov.w	sl, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b2:	f042 0204 	orr.w	r2, r2, #4
 80023b6:	619a      	str	r2, [r3, #24]
 80023b8:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(CONNECT_BTN_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : IRQ_Pin */
  GPIO_InitStruct.Pin = IRQ_Pin;
 80023ba:	f04f 0908 	mov.w	r9, #8
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023be:	f002 0204 	and.w	r2, r2, #4
 80023c2:	9205      	str	r2, [sp, #20]
 80023c4:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c6:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023c8:	4da1      	ldr	r5, [pc, #644]	; (8002650 <main+0x2f0>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ca:	f042 0208 	orr.w	r2, r2, #8
 80023ce:	619a      	str	r2, [r3, #24]
 80023d0:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, RED_Pin|GREEN_Pin|BLUE_Pin, GPIO_PIN_RESET);
 80023d2:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023d4:	f003 0308 	and.w	r3, r3, #8
 80023d8:	9306      	str	r3, [sp, #24]
 80023da:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOC, RED_Pin|GREEN_Pin|BLUE_Pin, GPIO_PIN_RESET);
 80023dc:	f7fe fb48 	bl	8000a70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, BAT_CHECK_Pin|LED_4_Pin|LED_3_Pin|LED_2_Pin 
 80023e0:	2200      	movs	r2, #0
 80023e2:	f24f 0164 	movw	r1, #61540	; 0xf064
 80023e6:	489b      	ldr	r0, [pc, #620]	; (8002654 <main+0x2f4>)
 80023e8:	f7fe fb42 	bl	8000a70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, EN_3_3V_Pin|EN_12V_Pin, GPIO_PIN_RESET);
 80023ec:	2200      	movs	r2, #0
 80023ee:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80023f2:	4899      	ldr	r0, [pc, #612]	; (8002658 <main+0x2f8>)
 80023f4:	f7fe fb3c 	bl	8000a70 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = RED_Pin|GREEN_Pin|BLUE_Pin;
 80023f8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023fc:	a910      	add	r1, sp, #64	; 0x40
 80023fe:	4893      	ldr	r0, [pc, #588]	; (800264c <main+0x2ec>)
  GPIO_InitStruct.Pin = RED_Pin|GREEN_Pin|BLUE_Pin;
 8002400:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002402:	9611      	str	r6, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002404:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002406:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800240a:	f7fe fa49 	bl	80008a0 <HAL_GPIO_Init>
  HAL_GPIO_Init(ON_BTN_GPIO_Port, &GPIO_InitStruct);
 800240e:	a910      	add	r1, sp, #64	; 0x40
 8002410:	4891      	ldr	r0, [pc, #580]	; (8002658 <main+0x2f8>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002412:	9511      	str	r5, [sp, #68]	; 0x44
  GPIO_InitStruct.Pin = ON_BTN_Pin;
 8002414:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002418:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
  HAL_GPIO_Init(ON_BTN_GPIO_Port, &GPIO_InitStruct);
 800241c:	f7fe fa40 	bl	80008a0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002420:	4b8e      	ldr	r3, [pc, #568]	; (800265c <main+0x2fc>)
  HAL_GPIO_Init(CONNECT_BTN_GPIO_Port, &GPIO_InitStruct);
 8002422:	a910      	add	r1, sp, #64	; 0x40
 8002424:	488c      	ldr	r0, [pc, #560]	; (8002658 <main+0x2f8>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002426:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Pin = CONNECT_BTN_Pin;
 8002428:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800242c:	9612      	str	r6, [sp, #72]	; 0x48
  HAL_GPIO_Init(CONNECT_BTN_GPIO_Port, &GPIO_InitStruct);
 800242e:	f7fe fa37 	bl	80008a0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 8002432:	a910      	add	r1, sp, #64	; 0x40
 8002434:	4888      	ldr	r0, [pc, #544]	; (8002658 <main+0x2f8>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002436:	9511      	str	r5, [sp, #68]	; 0x44
  GPIO_InitStruct.Pin = IRQ_Pin;
 8002438:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243c:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 800243e:	f7fe fa2f 	bl	80008a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BAT_CHECK_Pin CE_Pin CSN_Pin */
  GPIO_InitStruct.Pin = BAT_CHECK_Pin|CE_Pin|CSN_Pin;
 8002442:	2364      	movs	r3, #100	; 0x64
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002444:	a910      	add	r1, sp, #64	; 0x40
 8002446:	4883      	ldr	r0, [pc, #524]	; (8002654 <main+0x2f4>)
  GPIO_InitStruct.Pin = BAT_CHECK_Pin|CE_Pin|CSN_Pin;
 8002448:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800244a:	9611      	str	r6, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244c:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800244e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002452:	f7fe fa25 	bl	80008a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_4_Pin LED_3_Pin LED_2_Pin LED_1_Pin */
  GPIO_InitStruct.Pin = LED_4_Pin|LED_3_Pin|LED_2_Pin|LED_1_Pin;
 8002456:	f44f 4370 	mov.w	r3, #61440	; 0xf000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800245a:	a910      	add	r1, sp, #64	; 0x40
 800245c:	487d      	ldr	r0, [pc, #500]	; (8002654 <main+0x2f4>)
  GPIO_InitStruct.Pin = LED_4_Pin|LED_3_Pin|LED_2_Pin|LED_1_Pin;
 800245e:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002460:	9611      	str	r6, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002462:	9612      	str	r6, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002464:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002468:	f7fe fa1a 	bl	80008a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800246c:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002470:	a910      	add	r1, sp, #64	; 0x40
 8002472:	4879      	ldr	r0, [pc, #484]	; (8002658 <main+0x2f8>)
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002474:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002476:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800247a:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800247e:	f7fe fa0f 	bl	80008a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_3_3V_Pin EN_12V_Pin */
  GPIO_InitStruct.Pin = EN_3_3V_Pin|EN_12V_Pin;
 8002482:	f44f 6340 	mov.w	r3, #3072	; 0xc00
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002486:	a910      	add	r1, sp, #64	; 0x40
 8002488:	4873      	ldr	r0, [pc, #460]	; (8002658 <main+0x2f8>)
  GPIO_InitStruct.Pin = EN_3_3V_Pin|EN_12V_Pin;
 800248a:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800248c:	9611      	str	r6, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248e:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002490:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002494:	f7fe fa04 	bl	80008a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002498:	4622      	mov	r2, r4
 800249a:	4621      	mov	r1, r4
 800249c:	4648      	mov	r0, r9
 800249e:	f7fe f9a7 	bl	80007f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80024a2:	4648      	mov	r0, r9
 80024a4:	f7fe f9d8 	bl	8000858 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80024a8:	4621      	mov	r1, r4
 80024aa:	4622      	mov	r2, r4
 80024ac:	2009      	movs	r0, #9
 80024ae:	f7fe f99f 	bl	80007f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80024b2:	2009      	movs	r0, #9
 80024b4:	f7fe f9d0 	bl	8000858 <HAL_NVIC_EnableIRQ>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80024b8:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi1.Instance = SPI1;
 80024bc:	4868      	ldr	r0, [pc, #416]	; (8002660 <main+0x300>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80024be:	4a69      	ldr	r2, [pc, #420]	; (8002664 <main+0x304>)
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80024c0:	f44f 2b60 	mov.w	fp, #917504	; 0xe0000
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80024c4:	e880 000c 	stmia.w	r0, {r2, r3}
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80024c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024cc:	6183      	str	r3, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80024ce:	2318      	movs	r3, #24
 80024d0:	61c3      	str	r3, [r0, #28]
  hspi1.Init.CRCPolynomial = 10;
 80024d2:	230a      	movs	r3, #10
  hadc2.Instance = ADC2;
 80024d4:	4d64      	ldr	r5, [pc, #400]	; (8002668 <main+0x308>)
  hspi1.Init.CRCPolynomial = 10;
 80024d6:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80024d8:	6084      	str	r4, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80024da:	60c4      	str	r4, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024dc:	6104      	str	r4, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024de:	6144      	str	r4, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024e0:	6204      	str	r4, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80024e2:	6244      	str	r4, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024e4:	6284      	str	r4, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024e6:	f7fe feef 	bl	80012c8 <HAL_SPI_Init>
  hadc2.Instance = ADC2;
 80024ea:	4b60      	ldr	r3, [pc, #384]	; (800266c <main+0x30c>)
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80024ec:	4628      	mov	r0, r5
  hadc2.Instance = ADC2;
 80024ee:	602b      	str	r3, [r5, #0]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80024f0:	f8c5 b01c 	str.w	fp, [r5, #28]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80024f4:	60ac      	str	r4, [r5, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80024f6:	732c      	strb	r4, [r5, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80024f8:	752c      	strb	r4, [r5, #20]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80024fa:	606c      	str	r4, [r5, #4]
  hadc2.Init.NbrOfConversion = 1;
 80024fc:	612e      	str	r6, [r5, #16]
  ADC_ChannelConfTypeDef sConfig = {0};
 80024fe:	9410      	str	r4, [sp, #64]	; 0x40
 8002500:	9411      	str	r4, [sp, #68]	; 0x44
 8002502:	9412      	str	r4, [sp, #72]	; 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002504:	f7fe f860 	bl	80005c8 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_9;
 8002508:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800250a:	a910      	add	r1, sp, #64	; 0x40
 800250c:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_9;
 800250e:	9310      	str	r3, [sp, #64]	; 0x40
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002510:	9611      	str	r6, [sp, #68]	; 0x44
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002512:	9412      	str	r4, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002514:	f7fd ff18 	bl	8000348 <HAL_ADC_ConfigChannel>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002518:	221c      	movs	r2, #28
 800251a:	4621      	mov	r1, r4
 800251c:	a810      	add	r0, sp, #64	; 0x40
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800251e:	9409      	str	r4, [sp, #36]	; 0x24
 8002520:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002522:	f000 ffa8 	bl	8003476 <memset>
  htim2.Init.Prescaler = 719;
 8002526:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800252a:	f240 23cf 	movw	r3, #719	; 0x2cf
  htim2.Instance = TIM2;
 800252e:	4d50      	ldr	r5, [pc, #320]	; (8002670 <main+0x310>)
  hadc1.Instance = ADC1;
 8002530:	4f50      	ldr	r7, [pc, #320]	; (8002674 <main+0x314>)
  htim2.Init.Prescaler = 719;
 8002532:	e885 000a 	stmia.w	r5, {r1, r3}
  htim2.Init.Period = 1000;
 8002536:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800253a:	4628      	mov	r0, r5
  htim2.Init.Period = 1000;
 800253c:	60eb      	str	r3, [r5, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800253e:	60ac      	str	r4, [r5, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002540:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002542:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002544:	f7ff fad0 	bl	8001ae8 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002548:	a909      	add	r1, sp, #36	; 0x24
 800254a:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800254c:	9409      	str	r4, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800254e:	940a      	str	r4, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002550:	f7ff fc52 	bl	8001df8 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002554:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002556:	4622      	mov	r2, r4
 8002558:	a910      	add	r1, sp, #64	; 0x40
 800255a:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800255c:	9310      	str	r3, [sp, #64]	; 0x40
  sConfigOC.Pulse = 0;
 800255e:	9411      	str	r4, [sp, #68]	; 0x44
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002560:	9412      	str	r4, [sp, #72]	; 0x48
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002562:	9414      	str	r4, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002564:	f7ff fb34 	bl	8001bd0 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002568:	4652      	mov	r2, sl
 800256a:	a910      	add	r1, sp, #64	; 0x40
 800256c:	4628      	mov	r0, r5
 800256e:	f7ff fb2f 	bl	8001bd0 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002572:	464a      	mov	r2, r9
 8002574:	a910      	add	r1, sp, #64	; 0x40
 8002576:	4628      	mov	r0, r5
 8002578:	f7ff fb2a 	bl	8001bd0 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800257c:	220c      	movs	r2, #12
 800257e:	a910      	add	r1, sp, #64	; 0x40
 8002580:	4628      	mov	r0, r5
 8002582:	f7ff fb25 	bl	8001bd0 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim2);
 8002586:	4628      	mov	r0, r5
 8002588:	f000 fe50 	bl	800322c <HAL_TIM_MspPostInit>
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800258c:	f8c7 b01c 	str.w	fp, [r7, #28]
  htim4.Init.Prescaler = 7199;
 8002590:	f641 4b1f 	movw	fp, #7199	; 0x1c1f
  hadc1.Instance = ADC1;
 8002594:	4b38      	ldr	r3, [pc, #224]	; (8002678 <main+0x318>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002596:	4638      	mov	r0, r7
  hadc1.Instance = ADC1;
 8002598:	603b      	str	r3, [r7, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800259a:	60bc      	str	r4, [r7, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800259c:	733c      	strb	r4, [r7, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800259e:	753c      	strb	r4, [r7, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80025a0:	607c      	str	r4, [r7, #4]
  hadc1.Init.NbrOfConversion = 1;
 80025a2:	613e      	str	r6, [r7, #16]
  ADC_ChannelConfTypeDef sConfig = {0};
 80025a4:	9410      	str	r4, [sp, #64]	; 0x40
 80025a6:	9411      	str	r4, [sp, #68]	; 0x44
 80025a8:	9412      	str	r4, [sp, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80025aa:	f7fe f80d 	bl	80005c8 <HAL_ADC_Init>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80025ae:	a910      	add	r1, sp, #64	; 0x40
 80025b0:	4638      	mov	r0, r7
  sConfig.Channel = ADC_CHANNEL_8;
 80025b2:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80025b6:	9611      	str	r6, [sp, #68]	; 0x44
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80025b8:	9412      	str	r4, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80025ba:	f7fd fec5 	bl	8000348 <HAL_ADC_ConfigChannel>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025be:	221c      	movs	r2, #28
 80025c0:	4621      	mov	r1, r4
 80025c2:	a810      	add	r0, sp, #64	; 0x40
  htim4.Instance = TIM4;
 80025c4:	4f2d      	ldr	r7, [pc, #180]	; (800267c <main+0x31c>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c6:	9409      	str	r4, [sp, #36]	; 0x24
 80025c8:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025ca:	f000 ff54 	bl	8003476 <memset>
  htim4.Init.Prescaler = 7199;
 80025ce:	4b2c      	ldr	r3, [pc, #176]	; (8002680 <main+0x320>)
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 80025d0:	4638      	mov	r0, r7
  htim4.Init.Prescaler = 7199;
 80025d2:	e887 0808 	stmia.w	r7, {r3, fp}
  htim4.Init.Period = 59999;
 80025d6:	f64e 235f 	movw	r3, #59999	; 0xea5f
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025da:	60bc      	str	r4, [r7, #8]
  htim4.Init.Period = 59999;
 80025dc:	60fb      	str	r3, [r7, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025de:	613c      	str	r4, [r7, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025e0:	61bc      	str	r4, [r7, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 80025e2:	f7ff fa67 	bl	8001ab4 <HAL_TIM_OC_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80025e6:	a909      	add	r1, sp, #36	; 0x24
 80025e8:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025ea:	9409      	str	r4, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025ec:	940a      	str	r4, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80025ee:	f7ff fc03 	bl	8001df8 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.Pulse = 6000;
 80025f2:	f241 7370 	movw	r3, #6000	; 0x1770
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025f6:	4622      	mov	r2, r4
 80025f8:	a910      	add	r1, sp, #64	; 0x40
 80025fa:	4638      	mov	r0, r7
  sConfigOC.Pulse = 6000;
 80025fc:	9311      	str	r3, [sp, #68]	; 0x44
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80025fe:	9410      	str	r4, [sp, #64]	; 0x40
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002600:	9412      	str	r4, [sp, #72]	; 0x48
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002602:	9414      	str	r4, [sp, #80]	; 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002604:	f7ff fab6 	bl	8001b74 <HAL_TIM_OC_ConfigChannel>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002608:	221c      	movs	r2, #28
 800260a:	4621      	mov	r1, r4
 800260c:	a810      	add	r0, sp, #64	; 0x40
  htim3.Instance = TIM3;
 800260e:	4f1d      	ldr	r7, [pc, #116]	; (8002684 <main+0x324>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002610:	9409      	str	r4, [sp, #36]	; 0x24
 8002612:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002614:	f000 ff2f 	bl	8003476 <memset>
  htim3.Instance = TIM3;
 8002618:	4b1b      	ldr	r3, [pc, #108]	; (8002688 <main+0x328>)
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800261a:	4638      	mov	r0, r7
  htim3.Init.Prescaler = 7199;
 800261c:	e887 0808 	stmia.w	r7, {r3, fp}
  htim3.Init.Period = 9999;
 8002620:	f242 730f 	movw	r3, #9999	; 0x270f
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002624:	60bc      	str	r4, [r7, #8]
  htim3.Init.Period = 9999;
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	9301      	str	r3, [sp, #4]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800262a:	613c      	str	r4, [r7, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800262c:	61bc      	str	r4, [r7, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800262e:	f7ff fa41 	bl	8001ab4 <HAL_TIM_OC_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002632:	a909      	add	r1, sp, #36	; 0x24
 8002634:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002636:	9409      	str	r4, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002638:	940a      	str	r4, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800263a:	f7ff fbdd 	bl	8001df8 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.Pulse = 10000;
 800263e:	f242 7210 	movw	r2, #10000	; 0x2710
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002642:	a910      	add	r1, sp, #64	; 0x40
 8002644:	e022      	b.n	800268c <main+0x32c>
 8002646:	bf00      	nop
 8002648:	40021000 	.word	0x40021000
 800264c:	40011000 	.word	0x40011000
 8002650:	10110000 	.word	0x10110000
 8002654:	40010c00 	.word	0x40010c00
 8002658:	40010800 	.word	0x40010800
 800265c:	10210000 	.word	0x10210000
 8002660:	200001b0 	.word	0x200001b0
 8002664:	40013000 	.word	0x40013000
 8002668:	200000a0 	.word	0x200000a0
 800266c:	40012800 	.word	0x40012800
 8002670:	20000208 	.word	0x20000208
 8002674:	20000110 	.word	0x20000110
 8002678:	40012400 	.word	0x40012400
 800267c:	20000060 	.word	0x20000060
 8002680:	40000800 	.word	0x40000800
 8002684:	200000d0 	.word	0x200000d0
 8002688:	40000400 	.word	0x40000400
  sConfigOC.Pulse = 10000;
 800268c:	9211      	str	r2, [sp, #68]	; 0x44
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800268e:	4638      	mov	r0, r7
 8002690:	220c      	movs	r2, #12
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002692:	9410      	str	r4, [sp, #64]	; 0x40
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002694:	9412      	str	r4, [sp, #72]	; 0x48
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002696:	9414      	str	r4, [sp, #80]	; 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002698:	f7ff fa6c 	bl	8001b74 <HAL_TIM_OC_ConfigChannel>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800269c:	221c      	movs	r2, #28
 800269e:	4621      	mov	r1, r4
 80026a0:	a809      	add	r0, sp, #36	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026a2:	9407      	str	r4, [sp, #28]
 80026a4:	9408      	str	r4, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026a6:	f000 fee6 	bl	8003476 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80026aa:	4621      	mov	r1, r4
 80026ac:	2220      	movs	r2, #32
 80026ae:	a810      	add	r0, sp, #64	; 0x40
 80026b0:	f000 fee1 	bl	8003476 <memset>
  htim1.Instance = TIM1;
 80026b4:	4f92      	ldr	r7, [pc, #584]	; (8002900 <main+0x5a0>)
 80026b6:	4a93      	ldr	r2, [pc, #588]	; (8002904 <main+0x5a4>)
  htim1.Init.Period = 9999;
 80026b8:	9b01      	ldr	r3, [sp, #4]
  htim1.Init.Prescaler = 7199;
 80026ba:	e887 0804 	stmia.w	r7, {r2, fp}
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80026be:	f44f 5b00 	mov.w	fp, #8192	; 0x2000
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80026c2:	4638      	mov	r0, r7
  htim1.Init.Period = 9999;
 80026c4:	60fb      	str	r3, [r7, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026c6:	60bc      	str	r4, [r7, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026c8:	613c      	str	r4, [r7, #16]
  htim1.Init.RepetitionCounter = 0;
 80026ca:	617c      	str	r4, [r7, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026cc:	61bc      	str	r4, [r7, #24]
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80026ce:	f7ff f9f1 	bl	8001ab4 <HAL_TIM_OC_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80026d2:	a907      	add	r1, sp, #28
 80026d4:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026d6:	9407      	str	r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026d8:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80026da:	f7ff fb8d 	bl	8001df8 <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026de:	4622      	mov	r2, r4
 80026e0:	a909      	add	r1, sp, #36	; 0x24
 80026e2:	4638      	mov	r0, r7
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80026e4:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80026e6:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026e8:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80026ea:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026ec:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80026ee:	940e      	str	r4, [sp, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80026f0:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026f2:	f7ff fa3f 	bl	8001b74 <HAL_TIM_OC_ConfigChannel>
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80026f6:	a910      	add	r1, sp, #64	; 0x40
 80026f8:	4638      	mov	r0, r7
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80026fa:	9410      	str	r4, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80026fc:	9411      	str	r4, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80026fe:	9412      	str	r4, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.DeadTime = 0;
 8002700:	9413      	str	r4, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002702:	9414      	str	r4, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002704:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002708:	9417      	str	r4, [sp, #92]	; 0x5c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800270a:	f7ff fb93 	bl	8001e34 <HAL_TIMEx_ConfigBreakDeadTime>
  DWT_Init();//   
 800270e:	f000 f981 	bl	8002a14 <DWT_Init>
  uint8_t res = isChipConnected(); //    SPI
 8002712:	f000 faa1 	bl	8002c58 <isChipConnected>
  res = NRF_Init(); // 
 8002716:	f000 fc0b 	bl	8002f30 <NRF_Init>
  setAutoAck(true);
 800271a:	4630      	mov	r0, r6
 800271c:	f000 fbc4 	bl	8002ea8 <setAutoAck>
  enableAckPayload();
 8002720:	f000 fb82 	bl	8002e28 <enableAckPayload>
  enableDynamicPayloads();
 8002724:	f000 fb66 	bl	8002df4 <enableDynamicPayloads>
  setChannel(19);
 8002728:	2013      	movs	r0, #19
 800272a:	f000 fa8e 	bl	8002c4a <setChannel>
  openReadingPipe(1, pipe1);
 800272e:	a372      	add	r3, pc, #456	; (adr r3, 80028f8 <main+0x598>)
 8002730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002734:	4630      	mov	r0, r6
 8002736:	f000 fac7 	bl	8002cc8 <openReadingPipe>
  startListening();
 800273a:	f000 fb11 	bl	8002d60 <startListening>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800273e:	4621      	mov	r1, r4
 8002740:	4628      	mov	r0, r5
 8002742:	f7ff fab5 	bl	8001cb0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002746:	4651      	mov	r1, sl
 8002748:	4628      	mov	r0, r5
 800274a:	f7ff fab1 	bl	8001cb0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800274e:	4649      	mov	r1, r9
 8002750:	4628      	mov	r0, r5
 8002752:	f7ff faad 	bl	8001cb0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002756:	210c      	movs	r1, #12
 8002758:	4628      	mov	r0, r5
 800275a:	f7ff faa9 	bl	8001cb0 <HAL_TIM_PWM_Start>
  uint8_t status = get_status();
 800275e:	f000 fa71 	bl	8002c44 <get_status>
  status = getPALevel();
 8002762:	f000 fbbc 	bl	8002ede <getPALevel>
  status = getChannel();
 8002766:	f000 fa74 	bl	8002c52 <getChannel>
  status = getDataRate();
 800276a:	f000 fc43 	bl	8002ff4 <getDataRate>
  HAL_GPIO_WritePin(GPIOB, LED_1_Pin,GPIO_PIN_SET);
 800276e:	4632      	mov	r2, r6
 8002770:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002774:	4864      	ldr	r0, [pc, #400]	; (8002908 <main+0x5a8>)
 8002776:	f7fe f97b 	bl	8000a70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED_2_Pin,GPIO_PIN_SET);
 800277a:	4632      	mov	r2, r6
 800277c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002780:	4861      	ldr	r0, [pc, #388]	; (8002908 <main+0x5a8>)
 8002782:	f7fe f975 	bl	8000a70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED_3_Pin,GPIO_PIN_SET);
 8002786:	4632      	mov	r2, r6
 8002788:	4659      	mov	r1, fp
 800278a:	485f      	ldr	r0, [pc, #380]	; (8002908 <main+0x5a8>)
 800278c:	f7fe f970 	bl	8000a70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED_4_Pin,GPIO_PIN_SET);
 8002790:	4632      	mov	r2, r6
 8002792:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002796:	485c      	ldr	r0, [pc, #368]	; (8002908 <main+0x5a8>)
 8002798:	f7fe f96a 	bl	8000a70 <HAL_GPIO_WritePin>
  if((HAL_GPIO_ReadPin(GPIOA,ON_BTN_Pin))== 1)
 800279c:	4641      	mov	r1, r8
 800279e:	485b      	ldr	r0, [pc, #364]	; (800290c <main+0x5ac>)
 80027a0:	f7fe f960 	bl	8000a64 <HAL_GPIO_ReadPin>
 80027a4:	42b0      	cmp	r0, r6
 80027a6:	d12c      	bne.n	8002802 <main+0x4a2>
	  HAL_Delay(2000);
 80027a8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80027ac:	f7fd fd18 	bl	80001e0 <HAL_Delay>
	  if((HAL_GPIO_ReadPin(GPIOA,ON_BTN_Pin))== 1)
 80027b0:	4641      	mov	r1, r8
 80027b2:	4856      	ldr	r0, [pc, #344]	; (800290c <main+0x5ac>)
 80027b4:	f7fe f956 	bl	8000a64 <HAL_GPIO_ReadPin>
 80027b8:	42b0      	cmp	r0, r6
 80027ba:	4604      	mov	r4, r0
 80027bc:	d121      	bne.n	8002802 <main+0x4a2>
		  HAL_Delay(2000);
 80027be:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80027c2:	f7fd fd0d 	bl	80001e0 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOA, EN_12V_Pin, GPIO_PIN_SET);
 80027c6:	4622      	mov	r2, r4
 80027c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027cc:	484f      	ldr	r0, [pc, #316]	; (800290c <main+0x5ac>)
 80027ce:	f7fe f94f 	bl	8000a70 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, EN_3_3V_Pin,GPIO_PIN_SET);
 80027d2:	4622      	mov	r2, r4
 80027d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027d8:	484c      	ldr	r0, [pc, #304]	; (800290c <main+0x5ac>)
 80027da:	f7fe f949 	bl	8000a70 <HAL_GPIO_WritePin>
		  while ((HAL_GPIO_ReadPin(GPIOA,ON_BTN_Pin))== 1)
 80027de:	4c4b      	ldr	r4, [pc, #300]	; (800290c <main+0x5ac>)
			  HAL_GPIO_WritePin(GPIOB, LED_4_Pin|LED_1_Pin,GPIO_PIN_RESET);
 80027e0:	4d49      	ldr	r5, [pc, #292]	; (8002908 <main+0x5a8>)
		  while ((HAL_GPIO_ReadPin(GPIOA,ON_BTN_Pin))== 1)
 80027e2:	2102      	movs	r1, #2
 80027e4:	4620      	mov	r0, r4
 80027e6:	f7fe f93d 	bl	8000a64 <HAL_GPIO_ReadPin>
 80027ea:	2801      	cmp	r0, #1
 80027ec:	d07c      	beq.n	80028e8 <main+0x588>
		  HAL_Delay(2000);
 80027ee:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80027f2:	f7fd fcf5 	bl	80001e0 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOB, LED_4_Pin,GPIO_PIN_SET);
 80027f6:	2201      	movs	r2, #1
 80027f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027fc:	4842      	ldr	r0, [pc, #264]	; (8002908 <main+0x5a8>)
 80027fe:	f7fe f937 	bl	8000a70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED_1_Pin,GPIO_PIN_RESET);
 8002802:	2200      	movs	r2, #0
 8002804:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002808:	483f      	ldr	r0, [pc, #252]	; (8002908 <main+0x5a8>)
 800280a:	f7fe f931 	bl	8000a70 <HAL_GPIO_WritePin>
  unique_id();
 800280e:	f7ff fd4d 	bl	80022ac <unique_id>
  HAL_ADCEx_Calibration_Start(&hadc2);
 8002812:	483f      	ldr	r0, [pc, #252]	; (8002910 <main+0x5b0>)
 8002814:	f7fd ff72 	bl	80006fc <HAL_ADCEx_Calibration_Start>
  HAL_TIM_OC_Start_IT(&htim3,TIM_CHANNEL_4);
 8002818:	210c      	movs	r1, #12
 800281a:	483e      	ldr	r0, [pc, #248]	; (8002914 <main+0x5b4>)
 800281c:	f7ff fa9e 	bl	8001d5c <HAL_TIM_OC_Start_IT>
  HAL_TIM_Base_Start(&htim1); //   search
 8002820:	4837      	ldr	r0, [pc, #220]	; (8002900 <main+0x5a0>)
 8002822:	f7ff f831 	bl	8001888 <HAL_TIM_Base_Start>
  HAL_GPIO_WritePin(GPIOC, RED_Pin,GPIO_PIN_SET);
 8002826:	2201      	movs	r2, #1
 8002828:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800282c:	483a      	ldr	r0, [pc, #232]	; (8002918 <main+0x5b8>)
 800282e:	f7fe f91f 	bl	8000a70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GREEN_Pin,GPIO_PIN_SET);
 8002832:	2201      	movs	r2, #1
 8002834:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002838:	4837      	ldr	r0, [pc, #220]	; (8002918 <main+0x5b8>)
 800283a:	f7fe f919 	bl	8000a70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, BLUE_Pin,GPIO_PIN_SET);
 800283e:	2201      	movs	r2, #1
 8002840:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002844:	4834      	ldr	r0, [pc, #208]	; (8002918 <main+0x5b8>)
 8002846:	f7fe f913 	bl	8000a70 <HAL_GPIO_WritePin>
  address_0 = (*(__IO uint32_t*) 0x08004000); // id    .
 800284a:	4b34      	ldr	r3, [pc, #208]	; (800291c <main+0x5bc>)
	 	if(available(&pipe_num)) //    -
 800284c:	4d34      	ldr	r5, [pc, #208]	; (8002920 <main+0x5c0>)
  address_0 = (*(__IO uint32_t*) 0x08004000); // id    .
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	4b34      	ldr	r3, [pc, #208]	; (8002924 <main+0x5c4>)
	 	if((HAL_GPIO_ReadPin(GPIOA,ON_BTN_Pin))== 1)
 8002852:	4c2e      	ldr	r4, [pc, #184]	; (800290c <main+0x5ac>)
  address_0 = (*(__IO uint32_t*) 0x08004000); // id    .
 8002854:	601a      	str	r2, [r3, #0]
  address_1 = (*(__IO uint32_t*) 0x08004004); // id    .
 8002856:	4b34      	ldr	r3, [pc, #208]	; (8002928 <main+0x5c8>)
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	4b34      	ldr	r3, [pc, #208]	; (800292c <main+0x5cc>)
 800285c:	601a      	str	r2, [r3, #0]
  address_2 = (*(__IO uint32_t*) 0x08004008); // id    .
 800285e:	4b34      	ldr	r3, [pc, #208]	; (8002930 <main+0x5d0>)
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	4b34      	ldr	r3, [pc, #208]	; (8002934 <main+0x5d4>)
 8002864:	601a      	str	r2, [r3, #0]
	 	if(available(&pipe_num)) //    -
 8002866:	482e      	ldr	r0, [pc, #184]	; (8002920 <main+0x5c0>)
 8002868:	f000 fa14 	bl	8002c94 <available>
 800286c:	b110      	cbz	r0, 8002874 <main+0x514>
	  		TEST(pipe_num);
 800286e:	7828      	ldrb	r0, [r5, #0]
 8002870:	f7ff fcae 	bl	80021d0 <TEST>
	 	if((HAL_GPIO_ReadPin(GPIOA,ON_BTN_Pin))== 1)
 8002874:	2102      	movs	r1, #2
 8002876:	4620      	mov	r0, r4
 8002878:	f7fe f8f4 	bl	8000a64 <HAL_GPIO_ReadPin>
 800287c:	2801      	cmp	r0, #1
 800287e:	d1f2      	bne.n	8002866 <main+0x506>
	 		HAL_Delay(2000);
 8002880:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002884:	f7fd fcac 	bl	80001e0 <HAL_Delay>
		 	if((HAL_GPIO_ReadPin(GPIOA,ON_BTN_Pin))== 1)
 8002888:	2102      	movs	r1, #2
 800288a:	4620      	mov	r0, r4
 800288c:	f7fe f8ea 	bl	8000a64 <HAL_GPIO_ReadPin>
 8002890:	2801      	cmp	r0, #1
 8002892:	d1e8      	bne.n	8002866 <main+0x506>
		 		HAL_GPIO_WritePin(GPIOB, LED_1_Pin,GPIO_PIN_RESET);
 8002894:	2200      	movs	r2, #0
 8002896:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800289a:	481b      	ldr	r0, [pc, #108]	; (8002908 <main+0x5a8>)
 800289c:	f7fe f8e8 	bl	8000a70 <HAL_GPIO_WritePin>
		 		HAL_GPIO_WritePin(GPIOB, LED_2_Pin,GPIO_PIN_RESET);
 80028a0:	2200      	movs	r2, #0
 80028a2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80028a6:	4818      	ldr	r0, [pc, #96]	; (8002908 <main+0x5a8>)
 80028a8:	f7fe f8e2 	bl	8000a70 <HAL_GPIO_WritePin>
		 		HAL_GPIO_WritePin(GPIOB, LED_3_Pin,GPIO_PIN_RESET);
 80028ac:	2200      	movs	r2, #0
 80028ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80028b2:	4815      	ldr	r0, [pc, #84]	; (8002908 <main+0x5a8>)
 80028b4:	f7fe f8dc 	bl	8000a70 <HAL_GPIO_WritePin>
		 		HAL_GPIO_WritePin(GPIOB, LED_4_Pin,GPIO_PIN_RESET);
 80028b8:	2200      	movs	r2, #0
 80028ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028be:	4812      	ldr	r0, [pc, #72]	; (8002908 <main+0x5a8>)
 80028c0:	f7fe f8d6 	bl	8000a70 <HAL_GPIO_WritePin>
		 		HAL_GPIO_WritePin(GPIOA, EN_12V_Pin, GPIO_PIN_RESET);
 80028c4:	2200      	movs	r2, #0
 80028c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028ca:	4810      	ldr	r0, [pc, #64]	; (800290c <main+0x5ac>)
 80028cc:	f7fe f8d0 	bl	8000a70 <HAL_GPIO_WritePin>
		 		HAL_GPIO_WritePin(GPIOA, EN_3_3V_Pin,GPIO_PIN_RESET);
 80028d0:	2200      	movs	r2, #0
 80028d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028d6:	480d      	ldr	r0, [pc, #52]	; (800290c <main+0x5ac>)
 80028d8:	f7fe f8ca 	bl	8000a70 <HAL_GPIO_WritePin>
		 			TIM2->CCR1 = 500;
 80028dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80028e0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80028e4:	635a      	str	r2, [r3, #52]	; 0x34
 80028e6:	e7fd      	b.n	80028e4 <main+0x584>
			  HAL_GPIO_WritePin(GPIOB, LED_4_Pin|LED_1_Pin,GPIO_PIN_RESET);
 80028e8:	2200      	movs	r2, #0
 80028ea:	f44f 4110 	mov.w	r1, #36864	; 0x9000
 80028ee:	4628      	mov	r0, r5
 80028f0:	f7fe f8be 	bl	8000a70 <HAL_GPIO_WritePin>
 80028f4:	e775      	b.n	80027e2 <main+0x482>
 80028f6:	bf00      	nop
 80028f8:	e8f0f0e2 	.word	0xe8f0f0e2
 80028fc:	000000e8 	.word	0x000000e8
 8002900:	2000014c 	.word	0x2000014c
 8002904:	40012c00 	.word	0x40012c00
 8002908:	40010c00 	.word	0x40010c00
 800290c:	40010800 	.word	0x40010800
 8002910:	200000a0 	.word	0x200000a0
 8002914:	200000d0 	.word	0x200000d0
 8002918:	40011000 	.word	0x40011000
 800291c:	08004000 	.word	0x08004000
 8002920:	20000048 	.word	0x20000048
 8002924:	20000030 	.word	0x20000030
 8002928:	08004004 	.word	0x08004004
 800292c:	20000034 	.word	0x20000034
 8002930:	08004008 	.word	0x08004008
 8002934:	20000038 	.word	0x20000038

08002938 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	int c = 0;
        if(GPIO_Pin == CONNECT_BTN_Pin)
 8002938:	2804      	cmp	r0, #4
{
 800293a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
        if(GPIO_Pin == CONNECT_BTN_Pin)
 800293e:	d11b      	bne.n	8002978 <HAL_GPIO_EXTI_Callback+0x40>
 8002940:	2400      	movs	r4, #0
        {

        	while((HAL_GPIO_ReadPin(GPIOA,CONNECT_BTN_Pin))== 0)
 8002942:	4e29      	ldr	r6, [pc, #164]	; (80029e8 <HAL_GPIO_EXTI_Callback+0xb0>)
        			//TIM2->CCR1 = 500;
        			//    
        			flash_unlock();
        			flash_erase_page(0x08004000);
        			flash_write(0x08004000, 0xFFFFFFFF );
        			flash_write(0x08004004, 0xFFFFFFFF );
 8002944:	4f29      	ldr	r7, [pc, #164]	; (80029ec <HAL_GPIO_EXTI_Callback+0xb4>)
        			flash_write(0x08004008, 0xFFFFFFFF );
 8002946:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 8002a10 <HAL_GPIO_EXTI_Callback+0xd8>
        	while((HAL_GPIO_ReadPin(GPIOA,CONNECT_BTN_Pin))== 0)
 800294a:	2104      	movs	r1, #4
 800294c:	4630      	mov	r0, r6
 800294e:	f7fe f889 	bl	8000a64 <HAL_GPIO_ReadPin>
 8002952:	b198      	cbz	r0, 800297c <HAL_GPIO_EXTI_Callback+0x44>
        			while((HAL_GPIO_ReadPin(GPIOA,CONNECT_BTN_Pin))== 0) TIM2->CCR1 = 500;
        			TIM2->CCR1 = 0;
        			//break;
        		}
        	}
        	if ((c < 500000)&&(c > 10000))
 8002954:	f5a4 541c 	sub.w	r4, r4, #9984	; 0x2700
 8002958:	4b25      	ldr	r3, [pc, #148]	; (80029f0 <HAL_GPIO_EXTI_Callback+0xb8>)
 800295a:	3c11      	subs	r4, #17
 800295c:	429c      	cmp	r4, r3
 800295e:	d80b      	bhi.n	8002978 <HAL_GPIO_EXTI_Callback+0x40>
        	{
        		TIM2->CCR3 = 500;
 8002960:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002964:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
        		TIM2->CCR4 = 500;
        		//HAL_GPIO_WritePin(GPIOC, RED_Pin, GPIO_PIN_SET);
        		HAL_TIM_Base_Start_IT(&htim4);
 8002968:	4822      	ldr	r0, [pc, #136]	; (80029f4 <HAL_GPIO_EXTI_Callback+0xbc>)
        		TIM2->CCR3 = 500;
 800296a:	63da      	str	r2, [r3, #60]	; 0x3c
        		TIM2->CCR4 = 500;
 800296c:	641a      	str	r2, [r3, #64]	; 0x40
        		HAL_TIM_Base_Start_IT(&htim4);
 800296e:	f7fe ff9d 	bl	80018ac <HAL_TIM_Base_Start_IT>
        		connect_flag = 1;
 8002972:	2201      	movs	r2, #1
 8002974:	4b20      	ldr	r3, [pc, #128]	; (80029f8 <HAL_GPIO_EXTI_Callback+0xc0>)
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        		if(((HAL_GPIO_ReadPin(GPIOA,CONNECT_BTN_Pin))== 0)&&(c==500000))
 800297c:	2104      	movs	r1, #4
 800297e:	4630      	mov	r0, r6
 8002980:	f7fe f870 	bl	8000a64 <HAL_GPIO_ReadPin>
        		c++;
 8002984:	3401      	adds	r4, #1
        		if(((HAL_GPIO_ReadPin(GPIOA,CONNECT_BTN_Pin))== 0)&&(c==500000))
 8002986:	4605      	mov	r5, r0
 8002988:	2800      	cmp	r0, #0
 800298a:	d1de      	bne.n	800294a <HAL_GPIO_EXTI_Callback+0x12>
 800298c:	4b1b      	ldr	r3, [pc, #108]	; (80029fc <HAL_GPIO_EXTI_Callback+0xc4>)
 800298e:	429c      	cmp	r4, r3
 8002990:	d1db      	bne.n	800294a <HAL_GPIO_EXTI_Callback+0x12>
        			flash_unlock();
 8002992:	f7ff fa77 	bl	8001e84 <flash_unlock>
        			flash_erase_page(0x08004000);
 8002996:	481a      	ldr	r0, [pc, #104]	; (8002a00 <HAL_GPIO_EXTI_Callback+0xc8>)
 8002998:	f7ff fa90 	bl	8001ebc <flash_erase_page>
        			flash_write(0x08004000, 0xFFFFFFFF );
 800299c:	f04f 31ff 	mov.w	r1, #4294967295
 80029a0:	4817      	ldr	r0, [pc, #92]	; (8002a00 <HAL_GPIO_EXTI_Callback+0xc8>)
 80029a2:	f7ff faa3 	bl	8001eec <flash_write>
        			flash_write(0x08004004, 0xFFFFFFFF );
 80029a6:	f04f 31ff 	mov.w	r1, #4294967295
 80029aa:	4638      	mov	r0, r7
 80029ac:	f7ff fa9e 	bl	8001eec <flash_write>
        			flash_write(0x08004008, 0xFFFFFFFF );
 80029b0:	f04f 31ff 	mov.w	r1, #4294967295
 80029b4:	4640      	mov	r0, r8
 80029b6:	f7ff fa99 	bl	8001eec <flash_write>
        			flash_lock();
 80029ba:	f7ff fa6f 	bl	8001e9c <flash_lock>
        			address_0 = 0;
 80029be:	4b11      	ldr	r3, [pc, #68]	; (8002a04 <HAL_GPIO_EXTI_Callback+0xcc>)
 80029c0:	601d      	str	r5, [r3, #0]
        			address_1 = 0;
 80029c2:	4b11      	ldr	r3, [pc, #68]	; (8002a08 <HAL_GPIO_EXTI_Callback+0xd0>)
 80029c4:	601d      	str	r5, [r3, #0]
        			address_2 = 0;
 80029c6:	4b11      	ldr	r3, [pc, #68]	; (8002a0c <HAL_GPIO_EXTI_Callback+0xd4>)
 80029c8:	601d      	str	r5, [r3, #0]
 80029ca:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
        			while((HAL_GPIO_ReadPin(GPIOA,CONNECT_BTN_Pin))== 0) TIM2->CCR1 = 500;
 80029ce:	2104      	movs	r1, #4
 80029d0:	4630      	mov	r0, r6
 80029d2:	f7fe f847 	bl	8000a64 <HAL_GPIO_ReadPin>
 80029d6:	b110      	cbz	r0, 80029de <HAL_GPIO_EXTI_Callback+0xa6>
        			TIM2->CCR1 = 0;
 80029d8:	2300      	movs	r3, #0
 80029da:	636b      	str	r3, [r5, #52]	; 0x34
 80029dc:	e7b5      	b.n	800294a <HAL_GPIO_EXTI_Callback+0x12>
        			while((HAL_GPIO_ReadPin(GPIOA,CONNECT_BTN_Pin))== 0) TIM2->CCR1 = 500;
 80029de:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80029e2:	636b      	str	r3, [r5, #52]	; 0x34
 80029e4:	e7f3      	b.n	80029ce <HAL_GPIO_EXTI_Callback+0x96>
 80029e6:	bf00      	nop
 80029e8:	40010800 	.word	0x40010800
 80029ec:	08004004 	.word	0x08004004
 80029f0:	00077a0e 	.word	0x00077a0e
 80029f4:	20000060 	.word	0x20000060
 80029f8:	20000040 	.word	0x20000040
 80029fc:	0007a120 	.word	0x0007a120
 8002a00:	08004000 	.word	0x08004000
 8002a04:	20000030 	.word	0x20000030
 8002a08:	20000034 	.word	0x20000034
 8002a0c:	20000038 	.word	0x20000038
 8002a10:	08004008 	.word	0x08004008

08002a14 <DWT_Init>:
uint8_t txDelay = 0;


void DWT_Init(void)
{
    SCB_DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //   
 8002a14:	4a05      	ldr	r2, [pc, #20]	; (8002a2c <DWT_Init+0x18>)
 8002a16:	6813      	ldr	r3, [r2, #0]
 8002a18:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a1c:	6013      	str	r3, [r2, #0]
	DWT_CONTROL |= DWT_CTRL_CYCCNTENA_Msk;   //  
 8002a1e:	4a04      	ldr	r2, [pc, #16]	; (8002a30 <DWT_Init+0x1c>)
 8002a20:	6813      	ldr	r3, [r2, #0]
 8002a22:	f043 0301 	orr.w	r3, r3, #1
 8002a26:	6013      	str	r3, [r2, #0]
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	e000edfc 	.word	0xe000edfc
 8002a30:	e0001000 	.word	0xe0001000

08002a34 <delay_us>:
}

void delay_us(uint32_t us) // DelayMicro
{
    uint32_t us_count_tic =  us * (SystemCoreClock / 1000000);
 8002a34:	4b06      	ldr	r3, [pc, #24]	; (8002a50 <delay_us+0x1c>)
 8002a36:	4a07      	ldr	r2, [pc, #28]	; (8002a54 <delay_us+0x20>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	fbb3 f3f2 	udiv	r3, r3, r2
    DWT->CYCCNT = 0U; //  
 8002a3e:	2200      	movs	r2, #0
    uint32_t us_count_tic =  us * (SystemCoreClock / 1000000);
 8002a40:	4358      	muls	r0, r3
    DWT->CYCCNT = 0U; //  
 8002a42:	4b05      	ldr	r3, [pc, #20]	; (8002a58 <delay_us+0x24>)
 8002a44:	605a      	str	r2, [r3, #4]
    while(DWT->CYCCNT < us_count_tic);
 8002a46:	685a      	ldr	r2, [r3, #4]
 8002a48:	4290      	cmp	r0, r2
 8002a4a:	d8fc      	bhi.n	8002a46 <delay_us+0x12>
}
 8002a4c:	4770      	bx	lr
 8002a4e:	bf00      	nop
 8002a50:	2000000c 	.word	0x2000000c
 8002a54:	000f4240 	.word	0x000f4240
 8002a58:	e0001000 	.word	0xe0001000

08002a5c <csn>:

void csn(uint8_t level)
{
 8002a5c:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, level);
 8002a5e:	4602      	mov	r2, r0
 8002a60:	2140      	movs	r1, #64	; 0x40
 8002a62:	4804      	ldr	r0, [pc, #16]	; (8002a74 <csn+0x18>)
 8002a64:	f7fe f804 	bl	8000a70 <HAL_GPIO_WritePin>
	delay_us(5);
}
 8002a68:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	delay_us(5);
 8002a6c:	2005      	movs	r0, #5
 8002a6e:	f7ff bfe1 	b.w	8002a34 <delay_us>
 8002a72:	bf00      	nop
 8002a74:	40010c00 	.word	0x40010c00

08002a78 <ce>:

void ce(uint8_t level)
{
	HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, level);
 8002a78:	4602      	mov	r2, r0
 8002a7a:	2120      	movs	r1, #32
 8002a7c:	4801      	ldr	r0, [pc, #4]	; (8002a84 <ce+0xc>)
 8002a7e:	f7fd bff7 	b.w	8000a70 <HAL_GPIO_WritePin>
 8002a82:	bf00      	nop
 8002a84:	40010c00 	.word	0x40010c00

08002a88 <read_register>:
}

uint8_t read_register(uint8_t reg)
{
 8002a88:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t addr = R_REGISTER | (REGISTER_MASK & reg);
 8002a8a:	f000 001f 	and.w	r0, r0, #31
 8002a8e:	f88d 000e 	strb.w	r0, [sp, #14]
	uint8_t dt = 0;
 8002a92:	2000      	movs	r0, #0

	csn(LOW);
	HAL_SPI_TransmitReceive(&hspi1, &addr, &dt, 1, 1000);
 8002a94:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
	uint8_t dt = 0;
 8002a98:	ac04      	add	r4, sp, #16
	HAL_SPI_TransmitReceive(&hspi1, &addr, &dt, 1, 1000);
 8002a9a:	4d0d      	ldr	r5, [pc, #52]	; (8002ad0 <read_register+0x48>)
	uint8_t dt = 0;
 8002a9c:	f804 0d01 	strb.w	r0, [r4, #-1]!
	csn(LOW);
 8002aa0:	f7ff ffdc 	bl	8002a5c <csn>
	HAL_SPI_TransmitReceive(&hspi1, &addr, &dt, 1, 1000);
 8002aa4:	4622      	mov	r2, r4
 8002aa6:	f10d 010e 	add.w	r1, sp, #14
 8002aaa:	9600      	str	r6, [sp, #0]
 8002aac:	2301      	movs	r3, #1
 8002aae:	4628      	mov	r0, r5
 8002ab0:	f7fe fcee 	bl	8001490 <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)0xff, &dt, 1, 1000);
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	4622      	mov	r2, r4
 8002ab8:	21ff      	movs	r1, #255	; 0xff
 8002aba:	9600      	str	r6, [sp, #0]
 8002abc:	4628      	mov	r0, r5
 8002abe:	f7fe fce7 	bl	8001490 <HAL_SPI_TransmitReceive>
	csn(HIGH);
 8002ac2:	2001      	movs	r0, #1
 8002ac4:	f7ff ffca 	bl	8002a5c <csn>
	return dt;
}
 8002ac8:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8002acc:	b004      	add	sp, #16
 8002ace:	bd70      	pop	{r4, r5, r6, pc}
 8002ad0:	200001b0 	.word	0x200001b0

08002ad4 <write_registerMy>:

uint8_t write_registerMy(uint8_t reg, const uint8_t* buf, uint8_t len)
{
	uint8_t status = 0;
 8002ad4:	2300      	movs	r3, #0
{
 8002ad6:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t addr = W_REGISTER | (REGISTER_MASK & reg);

	csn(LOW);
	HAL_SPI_TransmitReceive(&hspi1, &addr, &status, 1, 100);
 8002ad8:	2564      	movs	r5, #100	; 0x64
{
 8002ada:	460e      	mov	r6, r1
 8002adc:	4617      	mov	r7, r2
	uint8_t addr = W_REGISTER | (REGISTER_MASK & reg);
 8002ade:	f000 001f 	and.w	r0, r0, #31
{
 8002ae2:	b085      	sub	sp, #20
	HAL_SPI_TransmitReceive(&hspi1, &addr, &status, 1, 100);
 8002ae4:	4c0f      	ldr	r4, [pc, #60]	; (8002b24 <write_registerMy+0x50>)
	uint8_t addr = W_REGISTER | (REGISTER_MASK & reg);
 8002ae6:	f040 0020 	orr.w	r0, r0, #32
 8002aea:	f88d 000f 	strb.w	r0, [sp, #15]
	csn(LOW);
 8002aee:	4618      	mov	r0, r3
	uint8_t status = 0;
 8002af0:	f88d 300e 	strb.w	r3, [sp, #14]
	csn(LOW);
 8002af4:	f7ff ffb2 	bl	8002a5c <csn>
	HAL_SPI_TransmitReceive(&hspi1, &addr, &status, 1, 100);
 8002af8:	f10d 020e 	add.w	r2, sp, #14
 8002afc:	f10d 010f 	add.w	r1, sp, #15
 8002b00:	9500      	str	r5, [sp, #0]
 8002b02:	2301      	movs	r3, #1
 8002b04:	4620      	mov	r0, r4
 8002b06:	f7fe fcc3 	bl	8001490 <HAL_SPI_TransmitReceive>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, len, 100);
 8002b0a:	462b      	mov	r3, r5
 8002b0c:	463a      	mov	r2, r7
 8002b0e:	4631      	mov	r1, r6
 8002b10:	4620      	mov	r0, r4
 8002b12:	f7fe fc14 	bl	800133e <HAL_SPI_Transmit>
	csn(HIGH);
 8002b16:	2001      	movs	r0, #1
 8002b18:	f7ff ffa0 	bl	8002a5c <csn>
	return status;
}
 8002b1c:	f89d 000e 	ldrb.w	r0, [sp, #14]
 8002b20:	b005      	add	sp, #20
 8002b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b24:	200001b0 	.word	0x200001b0

08002b28 <write_register>:

uint8_t write_register(uint8_t reg, uint8_t value)
{
	uint8_t status = 0;
 8002b28:	2300      	movs	r3, #0
{
 8002b2a:	b510      	push	{r4, lr}
	uint8_t addr = W_REGISTER | (REGISTER_MASK & reg);
 8002b2c:	f000 001f 	and.w	r0, r0, #31
{
 8002b30:	b086      	sub	sp, #24
	uint8_t addr = W_REGISTER | (REGISTER_MASK & reg);
 8002b32:	f040 0020 	orr.w	r0, r0, #32
 8002b36:	f88d 0017 	strb.w	r0, [sp, #23]
	csn(LOW);
 8002b3a:	4618      	mov	r0, r3
{
 8002b3c:	f88d 100f 	strb.w	r1, [sp, #15]
	uint8_t status = 0;
 8002b40:	f88d 3016 	strb.w	r3, [sp, #22]
	csn(LOW);
 8002b44:	f7ff ff8a 	bl	8002a5c <csn>
	HAL_SPI_TransmitReceive(&hspi1, &addr, &status, 1, 100);
 8002b48:	2364      	movs	r3, #100	; 0x64
 8002b4a:	4c0c      	ldr	r4, [pc, #48]	; (8002b7c <write_register+0x54>)
 8002b4c:	9300      	str	r3, [sp, #0]
 8002b4e:	f10d 0216 	add.w	r2, sp, #22
 8002b52:	f10d 0117 	add.w	r1, sp, #23
 8002b56:	2301      	movs	r3, #1
 8002b58:	4620      	mov	r0, r4
 8002b5a:	f7fe fc99 	bl	8001490 <HAL_SPI_TransmitReceive>
	HAL_SPI_Transmit(&hspi1, &value, 1, 1000);
 8002b5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b62:	2201      	movs	r2, #1
 8002b64:	f10d 010f 	add.w	r1, sp, #15
 8002b68:	4620      	mov	r0, r4
 8002b6a:	f7fe fbe8 	bl	800133e <HAL_SPI_Transmit>
	csn(HIGH);
 8002b6e:	2001      	movs	r0, #1
 8002b70:	f7ff ff74 	bl	8002a5c <csn>
	return status;
}
 8002b74:	f89d 0016 	ldrb.w	r0, [sp, #22]
 8002b78:	b006      	add	sp, #24
 8002b7a:	bd10      	pop	{r4, pc}
 8002b7c:	200001b0 	.word	0x200001b0

08002b80 <read_payload>:
	csn(HIGH);
	return status;
}

uint8_t read_payload(void* buf, uint8_t data_len)
{
 8002b80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t status = 0;
	uint8_t* current = (uint8_t*)buf;

	if(data_len > payload_size)
 8002b82:	4b1b      	ldr	r3, [pc, #108]	; (8002bf0 <read_payload+0x70>)
{
 8002b84:	4607      	mov	r7, r0
	if(data_len > payload_size)
 8002b86:	781c      	ldrb	r4, [r3, #0]
	{
		data_len = payload_size;
	}

	uint8_t blank_len = dynamic_payloads_enabled ? 0 : payload_size - data_len;
 8002b88:	4b1a      	ldr	r3, [pc, #104]	; (8002bf4 <read_payload+0x74>)
 8002b8a:	428c      	cmp	r4, r1
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	4626      	mov	r6, r4
 8002b90:	bf28      	it	cs
 8002b92:	460e      	movcs	r6, r1
 8002b94:	b9eb      	cbnz	r3, 8002bd2 <read_payload+0x52>
 8002b96:	1ba4      	subs	r4, r4, r6
 8002b98:	b2e4      	uxtb	r4, r4

	uint8_t addr = R_RX_PAYLOAD;
 8002b9a:	2361      	movs	r3, #97	; 0x61
 8002b9c:	ad02      	add	r5, sp, #8
 8002b9e:	f805 3d02 	strb.w	r3, [r5, #-2]!
	csn(LOW);
 8002ba2:	2000      	movs	r0, #0
 8002ba4:	f7ff ff5a 	bl	8002a5c <csn>
	HAL_SPI_Transmit(&hspi1, &addr, 1, 100);
 8002ba8:	4629      	mov	r1, r5
 8002baa:	2364      	movs	r3, #100	; 0x64
 8002bac:	2201      	movs	r2, #1
 8002bae:	4812      	ldr	r0, [pc, #72]	; (8002bf8 <read_payload+0x78>)
 8002bb0:	f7fe fbc5 	bl	800133e <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*)current, data_len, 100);
 8002bb4:	4632      	mov	r2, r6
 8002bb6:	2364      	movs	r3, #100	; 0x64
 8002bb8:	4639      	mov	r1, r7
 8002bba:	480f      	ldr	r0, [pc, #60]	; (8002bf8 <read_payload+0x78>)
 8002bbc:	f7fe fd58 	bl	8001670 <HAL_SPI_Receive>

	while(blank_len--)
	{
		uint8_t empt = 0;
 8002bc0:	2500      	movs	r5, #0
		HAL_SPI_Receive(&hspi1, &empt, 1, 100);
 8002bc2:	4e0d      	ldr	r6, [pc, #52]	; (8002bf8 <read_payload+0x78>)
	while(blank_len--)
 8002bc4:	b93c      	cbnz	r4, 8002bd6 <read_payload+0x56>
	}

	csn(HIGH);
 8002bc6:	2001      	movs	r0, #1
 8002bc8:	f7ff ff48 	bl	8002a5c <csn>
	return status;
}
 8002bcc:	4620      	mov	r0, r4
 8002bce:	b003      	add	sp, #12
 8002bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t blank_len = dynamic_payloads_enabled ? 0 : payload_size - data_len;
 8002bd2:	2400      	movs	r4, #0
 8002bd4:	e7e1      	b.n	8002b9a <read_payload+0x1a>
		HAL_SPI_Receive(&hspi1, &empt, 1, 100);
 8002bd6:	2364      	movs	r3, #100	; 0x64
 8002bd8:	2201      	movs	r2, #1
 8002bda:	f10d 0107 	add.w	r1, sp, #7
 8002bde:	4630      	mov	r0, r6
 8002be0:	3c01      	subs	r4, #1
		uint8_t empt = 0;
 8002be2:	f88d 5007 	strb.w	r5, [sp, #7]
 8002be6:	b2e4      	uxtb	r4, r4
		HAL_SPI_Receive(&hspi1, &empt, 1, 100);
 8002be8:	f7fe fd42 	bl	8001670 <HAL_SPI_Receive>
 8002bec:	e7ea      	b.n	8002bc4 <read_payload+0x44>
 8002bee:	bf00      	nop
 8002bf0:	2000004a 	.word	0x2000004a
 8002bf4:	20000248 	.word	0x20000248
 8002bf8:	200001b0 	.word	0x200001b0

08002bfc <spiTrans>:
{
	return spiTrans(FLUSH_TX);
}

uint8_t spiTrans(uint8_t cmd)
{
 8002bfc:	b510      	push	{r4, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	f88d 000f 	strb.w	r0, [sp, #15]
	uint8_t status = 0;
 8002c04:	2000      	movs	r0, #0
 8002c06:	ac06      	add	r4, sp, #24
 8002c08:	f804 0d01 	strb.w	r0, [r4, #-1]!
	csn(LOW);
 8002c0c:	f7ff ff26 	bl	8002a5c <csn>
	HAL_SPI_TransmitReceive(&hspi1, &cmd, &status, 1, 1000);
 8002c10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c14:	4622      	mov	r2, r4
 8002c16:	9300      	str	r3, [sp, #0]
 8002c18:	f10d 010f 	add.w	r1, sp, #15
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	4805      	ldr	r0, [pc, #20]	; (8002c34 <spiTrans+0x38>)
 8002c20:	f7fe fc36 	bl	8001490 <HAL_SPI_TransmitReceive>
	csn(HIGH);
 8002c24:	2001      	movs	r0, #1
 8002c26:	f7ff ff19 	bl	8002a5c <csn>
	return status;
}
 8002c2a:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8002c2e:	b006      	add	sp, #24
 8002c30:	bd10      	pop	{r4, pc}
 8002c32:	bf00      	nop
 8002c34:	200001b0 	.word	0x200001b0

08002c38 <flush_rx>:
	return spiTrans(FLUSH_RX);
 8002c38:	20e2      	movs	r0, #226	; 0xe2
 8002c3a:	f7ff bfdf 	b.w	8002bfc <spiTrans>

08002c3e <flush_tx>:
	return spiTrans(FLUSH_TX);
 8002c3e:	20e1      	movs	r0, #225	; 0xe1
 8002c40:	f7ff bfdc 	b.w	8002bfc <spiTrans>

08002c44 <get_status>:

uint8_t get_status(void)
{
	return spiTrans(NOP);
 8002c44:	20ff      	movs	r0, #255	; 0xff
 8002c46:	f7ff bfd9 	b.w	8002bfc <spiTrans>

08002c4a <setChannel>:
}

void setChannel(uint8_t channel)
{
	write_register(RF_CH, channel);
 8002c4a:	4601      	mov	r1, r0
 8002c4c:	2005      	movs	r0, #5
 8002c4e:	f7ff bf6b 	b.w	8002b28 <write_register>

08002c52 <getChannel>:
}

uint8_t getChannel()
{
	return read_register(RF_CH);
 8002c52:	2005      	movs	r0, #5
 8002c54:	f7ff bf18 	b.w	8002a88 <read_register>

08002c58 <isChipConnected>:
	write_register(NRF_CONFIG, (read_register(NRF_CONFIG)) & ~(1 << PRIM_RX));
	return (setup != 0 && setup != 0xff);
}

bool isChipConnected()
{
 8002c58:	b508      	push	{r3, lr}
	uint8_t setup = read_register(SETUP_AW);
 8002c5a:	2003      	movs	r0, #3
 8002c5c:	f7ff ff14 	bl	8002a88 <read_register>

	if(setup >= 1 && setup <= 3)
 8002c60:	3801      	subs	r0, #1
 8002c62:	b2c0      	uxtb	r0, r0
	{
		return true;
	}

	return false;
}
 8002c64:	2802      	cmp	r0, #2
 8002c66:	bf8c      	ite	hi
 8002c68:	2000      	movhi	r0, #0
 8002c6a:	2001      	movls	r0, #1
 8002c6c:	bd08      	pop	{r3, pc}

08002c6e <powerUp>:
	write_register(NRF_CONFIG, read_register(NRF_CONFIG) & ~(1 << PWR_UP));
}

//Power up now. Radio will not power down unless instructed by MCU for config changes etc.
void powerUp(void)
{
 8002c6e:	b508      	push	{r3, lr}
	uint8_t cfg = read_register(NRF_CONFIG);
 8002c70:	2000      	movs	r0, #0
 8002c72:	f7ff ff09 	bl	8002a88 <read_register>
 8002c76:	4601      	mov	r1, r0
	// if not powered up then power up and wait for the radio to initialize
	if(!(cfg & (1 << PWR_UP)))
 8002c78:	f010 0002 	ands.w	r0, r0, #2
 8002c7c:	d109      	bne.n	8002c92 <powerUp+0x24>
	{
		write_register(NRF_CONFIG, cfg | (1 << PWR_UP));
 8002c7e:	f041 0102 	orr.w	r1, r1, #2
 8002c82:	b2c9      	uxtb	r1, r1
 8002c84:	f7ff ff50 	bl	8002b28 <write_register>
		HAL_Delay(5);
	}
}
 8002c88:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_Delay(5);
 8002c8c:	2005      	movs	r0, #5
 8002c8e:	f7fd baa7 	b.w	80001e0 <HAL_Delay>
 8002c92:	bd08      	pop	{r3, pc}

08002c94 <available>:
{
	return available(NULL);
}

bool available(uint8_t* pipe_num)
{
 8002c94:	b510      	push	{r4, lr}
 8002c96:	4604      	mov	r4, r0
	if(!(read_register(FIFO_STATUS) & (1 << RX_EMPTY)))
 8002c98:	2017      	movs	r0, #23
 8002c9a:	f7ff fef5 	bl	8002a88 <read_register>
 8002c9e:	07c3      	lsls	r3, r0, #31
 8002ca0:	d407      	bmi.n	8002cb2 <available+0x1e>
	{
		if(pipe_num) // If the caller wants the pipe number, include that
 8002ca2:	b124      	cbz	r4, 8002cae <available+0x1a>
		{
			uint8_t status = get_status();
 8002ca4:	f7ff ffce 	bl	8002c44 <get_status>
			*pipe_num = (status >> RX_P_NO) & 0x07;
 8002ca8:	f3c0 0042 	ubfx	r0, r0, #1, #3
 8002cac:	7020      	strb	r0, [r4, #0]
		}

		return 1;
 8002cae:	2001      	movs	r0, #1
	}

	return 0;
}
 8002cb0:	bd10      	pop	{r4, pc}
	return 0;
 8002cb2:	2000      	movs	r0, #0
 8002cb4:	bd10      	pop	{r4, pc}

08002cb6 <read>:

void read(void* buf, uint8_t len)
{
 8002cb6:	b508      	push	{r3, lr}
	read_payload(buf, len);
 8002cb8:	f7ff ff62 	bl	8002b80 <read_payload>
	write_register(NRF_STATUS, (1 << RX_DR) | (1 << MAX_RT) | (1 << TX_DS));
}
 8002cbc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	write_register(NRF_STATUS, (1 << RX_DR) | (1 << MAX_RT) | (1 << TX_DS));
 8002cc0:	2170      	movs	r1, #112	; 0x70
 8002cc2:	2007      	movs	r0, #7
 8002cc4:	f7ff bf30 	b.w	8002b28 <write_register>

08002cc8 <openReadingPipe>:

static const uint8_t child_payload_size[] = {RX_PW_P0, RX_PW_P1, RX_PW_P2, RX_PW_P3, RX_PW_P4, RX_PW_P5};


void openReadingPipe(uint8_t child, uint64_t address)
{
 8002cc8:	b513      	push	{r0, r1, r4, lr}
	if(child == 0)
 8002cca:	4604      	mov	r4, r0
{
 8002ccc:	e9cd 2300 	strd	r2, r3, [sp]
	if(child == 0)
 8002cd0:	bb00      	cbnz	r0, 8002d14 <openReadingPipe+0x4c>
	{
		memcpy(pipe0_reading_address, &address, addr_width);
 8002cd2:	4b13      	ldr	r3, [pc, #76]	; (8002d20 <openReadingPipe+0x58>)
 8002cd4:	4669      	mov	r1, sp
 8002cd6:	781a      	ldrb	r2, [r3, #0]
 8002cd8:	4812      	ldr	r0, [pc, #72]	; (8002d24 <openReadingPipe+0x5c>)
 8002cda:	f000 fbc1 	bl	8003460 <memcpy>

	if(child <= 6)
	{
		// For pipes 2-5, only write the LSB
		if(child < 2)
		  write_registerMy(child_pipe[child], (const uint8_t*)&address, addr_width);
 8002cde:	4b10      	ldr	r3, [pc, #64]	; (8002d20 <openReadingPipe+0x58>)
 8002ce0:	781a      	ldrb	r2, [r3, #0]
		else
		  write_registerMy(child_pipe[child], (const uint8_t*)&address, 1);
 8002ce2:	4b11      	ldr	r3, [pc, #68]	; (8002d28 <openReadingPipe+0x60>)
 8002ce4:	4669      	mov	r1, sp
 8002ce6:	5d18      	ldrb	r0, [r3, r4]
 8002ce8:	f7ff fef4 	bl	8002ad4 <write_registerMy>

		write_register(child_payload_size[child], payload_size);
 8002cec:	4b0f      	ldr	r3, [pc, #60]	; (8002d2c <openReadingPipe+0x64>)
 8002cee:	7819      	ldrb	r1, [r3, #0]
 8002cf0:	4b0f      	ldr	r3, [pc, #60]	; (8002d30 <openReadingPipe+0x68>)
 8002cf2:	5d18      	ldrb	r0, [r3, r4]
 8002cf4:	f7ff ff18 	bl	8002b28 <write_register>
		write_register(EN_RXADDR, read_register(EN_RXADDR) | (1 << child_pipe_enable[child]));
 8002cf8:	2002      	movs	r0, #2
 8002cfa:	f7ff fec5 	bl	8002a88 <read_register>
 8002cfe:	2101      	movs	r1, #1
 8002d00:	4b0c      	ldr	r3, [pc, #48]	; (8002d34 <openReadingPipe+0x6c>)
 8002d02:	5d1b      	ldrb	r3, [r3, r4]
 8002d04:	4099      	lsls	r1, r3
 8002d06:	4301      	orrs	r1, r0
 8002d08:	b2c9      	uxtb	r1, r1
 8002d0a:	2002      	movs	r0, #2
 8002d0c:	f7ff ff0c 	bl	8002b28 <write_register>
	}
}
 8002d10:	b002      	add	sp, #8
 8002d12:	bd10      	pop	{r4, pc}
	if(child <= 6)
 8002d14:	2806      	cmp	r0, #6
 8002d16:	d8fb      	bhi.n	8002d10 <openReadingPipe+0x48>
		if(child < 2)
 8002d18:	2801      	cmp	r0, #1
 8002d1a:	d0e0      	beq.n	8002cde <openReadingPipe+0x16>
		  write_registerMy(child_pipe[child], (const uint8_t*)&address, 1);
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	e7e0      	b.n	8002ce2 <openReadingPipe+0x1a>
 8002d20:	20000049 	.word	0x20000049
 8002d24:	2000004b 	.word	0x2000004b
 8002d28:	080034c6 	.word	0x080034c6
 8002d2c:	2000004a 	.word	0x2000004a
 8002d30:	080034c0 	.word	0x080034c0
 8002d34:	080034cc 	.word	0x080034cc

08002d38 <closeReadingPipe>:
        addr_width = 2;
    }
}

void closeReadingPipe(uint8_t pipe)
{
 8002d38:	b510      	push	{r4, lr}
 8002d3a:	4604      	mov	r4, r0
	write_register(EN_RXADDR, read_register(EN_RXADDR) & ~(1 << child_pipe_enable[pipe]));
 8002d3c:	2002      	movs	r0, #2
 8002d3e:	f7ff fea3 	bl	8002a88 <read_register>
 8002d42:	2101      	movs	r1, #1
 8002d44:	4b05      	ldr	r3, [pc, #20]	; (8002d5c <closeReadingPipe+0x24>)
 8002d46:	5d1b      	ldrb	r3, [r3, r4]
}
 8002d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	write_register(EN_RXADDR, read_register(EN_RXADDR) & ~(1 << child_pipe_enable[pipe]));
 8002d4c:	4099      	lsls	r1, r3
 8002d4e:	ea20 0101 	bic.w	r1, r0, r1
 8002d52:	b2c9      	uxtb	r1, r1
 8002d54:	2002      	movs	r0, #2
 8002d56:	f7ff bee7 	b.w	8002b28 <write_register>
 8002d5a:	bf00      	nop
 8002d5c:	080034cc 	.word	0x080034cc

08002d60 <startListening>:
{
 8002d60:	b508      	push	{r3, lr}
	powerUp();
 8002d62:	f7ff ff84 	bl	8002c6e <powerUp>
	write_register(NRF_CONFIG, read_register(NRF_CONFIG) | (1 << PRIM_RX));
 8002d66:	2000      	movs	r0, #0
 8002d68:	f7ff fe8e 	bl	8002a88 <read_register>
 8002d6c:	f040 0101 	orr.w	r1, r0, #1
 8002d70:	b2c9      	uxtb	r1, r1
 8002d72:	2000      	movs	r0, #0
 8002d74:	f7ff fed8 	bl	8002b28 <write_register>
	write_register(NRF_STATUS, (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT));
 8002d78:	2170      	movs	r1, #112	; 0x70
 8002d7a:	2007      	movs	r0, #7
 8002d7c:	f7ff fed4 	bl	8002b28 <write_register>
	ce(HIGH);
 8002d80:	2001      	movs	r0, #1
 8002d82:	f7ff fe79 	bl	8002a78 <ce>
	if(pipe0_reading_address[0] > 0)
 8002d86:	490a      	ldr	r1, [pc, #40]	; (8002db0 <startListening+0x50>)
 8002d88:	7808      	ldrb	r0, [r1, #0]
 8002d8a:	b168      	cbz	r0, 8002da8 <startListening+0x48>
		write_registerMy(RX_ADDR_P0, pipe0_reading_address, addr_width);
 8002d8c:	4b09      	ldr	r3, [pc, #36]	; (8002db4 <startListening+0x54>)
 8002d8e:	200a      	movs	r0, #10
 8002d90:	781a      	ldrb	r2, [r3, #0]
 8002d92:	f7ff fe9f 	bl	8002ad4 <write_registerMy>
	if(read_register(FEATURE) & (1 << EN_ACK_PAY))
 8002d96:	201d      	movs	r0, #29
 8002d98:	f7ff fe76 	bl	8002a88 <read_register>
 8002d9c:	0783      	lsls	r3, r0, #30
 8002d9e:	d506      	bpl.n	8002dae <startListening+0x4e>
}
 8002da0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		flush_tx();
 8002da4:	f7ff bf4b 	b.w	8002c3e <flush_tx>
		closeReadingPipe(0);
 8002da8:	f7ff ffc6 	bl	8002d38 <closeReadingPipe>
 8002dac:	e7f3      	b.n	8002d96 <startListening+0x36>
 8002dae:	bd08      	pop	{r3, pc}
 8002db0:	2000004b 	.word	0x2000004b
 8002db4:	20000049 	.word	0x20000049

08002db8 <toggle_features>:

void toggle_features(void)
{
	uint8_t addr = ACTIVATE;
 8002db8:	2350      	movs	r3, #80	; 0x50
{
 8002dba:	b537      	push	{r0, r1, r2, r4, r5, lr}
	csn(LOW);
	HAL_SPI_Transmit(&hspi1, &addr, 1, 1000);
 8002dbc:	4d0c      	ldr	r5, [pc, #48]	; (8002df0 <toggle_features+0x38>)
	uint8_t addr = ACTIVATE;
 8002dbe:	ac02      	add	r4, sp, #8
 8002dc0:	f804 3d01 	strb.w	r3, [r4, #-1]!
	csn(LOW);
 8002dc4:	2000      	movs	r0, #0
 8002dc6:	f7ff fe49 	bl	8002a5c <csn>
	HAL_SPI_Transmit(&hspi1, &addr, 1, 1000);
 8002dca:	4621      	mov	r1, r4
 8002dcc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	4628      	mov	r0, r5
 8002dd4:	f7fe fab3 	bl	800133e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)0x73, 1, 1000);
 8002dd8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ddc:	2201      	movs	r2, #1
 8002dde:	2173      	movs	r1, #115	; 0x73
 8002de0:	4628      	mov	r0, r5
 8002de2:	f7fe faac 	bl	800133e <HAL_SPI_Transmit>
	csn(HIGH);
 8002de6:	2001      	movs	r0, #1
 8002de8:	f7ff fe38 	bl	8002a5c <csn>
}
 8002dec:	b003      	add	sp, #12
 8002dee:	bd30      	pop	{r4, r5, pc}
 8002df0:	200001b0 	.word	0x200001b0

08002df4 <enableDynamicPayloads>:

void enableDynamicPayloads(void)
{
 8002df4:	b508      	push	{r3, lr}
	write_register(FEATURE, read_register(FEATURE) | (1 << EN_DPL));
 8002df6:	201d      	movs	r0, #29
 8002df8:	f7ff fe46 	bl	8002a88 <read_register>
 8002dfc:	f040 0104 	orr.w	r1, r0, #4
 8002e00:	b2c9      	uxtb	r1, r1
 8002e02:	201d      	movs	r0, #29
 8002e04:	f7ff fe90 	bl	8002b28 <write_register>
	write_register(DYNPD, read_register(DYNPD) | (1 << DPL_P5) | (1 << DPL_P4) | (1 << DPL_P3) | (1 << DPL_P2) | (1 << DPL_P1) | (1 << DPL_P0));
 8002e08:	201c      	movs	r0, #28
 8002e0a:	f7ff fe3d 	bl	8002a88 <read_register>
 8002e0e:	f040 013f 	orr.w	r1, r0, #63	; 0x3f
 8002e12:	b2c9      	uxtb	r1, r1
 8002e14:	201c      	movs	r0, #28
 8002e16:	f7ff fe87 	bl	8002b28 <write_register>
	dynamic_payloads_enabled = true;
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	4b01      	ldr	r3, [pc, #4]	; (8002e24 <enableDynamicPayloads+0x30>)
 8002e1e:	701a      	strb	r2, [r3, #0]
 8002e20:	bd08      	pop	{r3, pc}
 8002e22:	bf00      	nop
 8002e24:	20000248 	.word	0x20000248

08002e28 <enableAckPayload>:
	write_register(DYNPD, 0);
	dynamic_payloads_enabled = false;
}

void enableAckPayload(void)
{
 8002e28:	b508      	push	{r3, lr}
	write_register(FEATURE, read_register(FEATURE) | (1 << EN_ACK_PAY) | (1 << EN_DPL));
 8002e2a:	201d      	movs	r0, #29
 8002e2c:	f7ff fe2c 	bl	8002a88 <read_register>
 8002e30:	f040 0106 	orr.w	r1, r0, #6
 8002e34:	b2c9      	uxtb	r1, r1
 8002e36:	201d      	movs	r0, #29
 8002e38:	f7ff fe76 	bl	8002b28 <write_register>
	write_register(DYNPD, read_register(DYNPD) | (1 << DPL_P1) | (1 << DPL_P0));
 8002e3c:	201c      	movs	r0, #28
 8002e3e:	f7ff fe23 	bl	8002a88 <read_register>
 8002e42:	f040 0103 	orr.w	r1, r0, #3
 8002e46:	b2c9      	uxtb	r1, r1
 8002e48:	201c      	movs	r0, #28
 8002e4a:	f7ff fe6d 	bl	8002b28 <write_register>
	dynamic_payloads_enabled = true;
 8002e4e:	2201      	movs	r2, #1
 8002e50:	4b01      	ldr	r3, [pc, #4]	; (8002e58 <enableAckPayload+0x30>)
 8002e52:	701a      	strb	r2, [r3, #0]
 8002e54:	bd08      	pop	{r3, pc}
 8002e56:	bf00      	nop
 8002e58:	20000248 	.word	0x20000248

08002e5c <writeAckPayload>:
{
    write_register(FEATURE, read_register(FEATURE) | (1 << EN_DYN_ACK));
}

void writeAckPayload(uint8_t pipe, const void* buf, uint8_t len)
{
 8002e5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002e5e:	4617      	mov	r7, r2
 8002e60:	460e      	mov	r6, r1
	const uint8_t* current = (const uint8_t*)buf;
	uint8_t data_len = rf24_min(len, 32);
	uint8_t addr = W_ACK_PAYLOAD | (pipe & 0x07);
 8002e62:	f000 0007 	and.w	r0, r0, #7
 8002e66:	ac02      	add	r4, sp, #8
	csn(LOW);
	HAL_SPI_Transmit(&hspi1, &addr, 1, 1000);
 8002e68:	4d0e      	ldr	r5, [pc, #56]	; (8002ea4 <writeAckPayload+0x48>)
	uint8_t addr = W_ACK_PAYLOAD | (pipe & 0x07);
 8002e6a:	f060 0057 	orn	r0, r0, #87	; 0x57
 8002e6e:	f804 0d01 	strb.w	r0, [r4, #-1]!
	csn(LOW);
 8002e72:	2000      	movs	r0, #0
 8002e74:	f7ff fdf2 	bl	8002a5c <csn>
	HAL_SPI_Transmit(&hspi1, &addr, 1, 1000);
 8002e78:	4621      	mov	r1, r4
 8002e7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e7e:	2201      	movs	r2, #1
 8002e80:	4628      	mov	r0, r5
 8002e82:	f7fe fa5c 	bl	800133e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)current, data_len, 1000);
 8002e86:	2f20      	cmp	r7, #32
 8002e88:	463a      	mov	r2, r7
 8002e8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e8e:	bf28      	it	cs
 8002e90:	2220      	movcs	r2, #32
 8002e92:	4631      	mov	r1, r6
 8002e94:	4628      	mov	r0, r5
 8002e96:	f7fe fa52 	bl	800133e <HAL_SPI_Transmit>
	csn(HIGH);
 8002e9a:	2001      	movs	r0, #1
 8002e9c:	f7ff fdde 	bl	8002a5c <csn>
}
 8002ea0:	b003      	add	sp, #12
 8002ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ea4:	200001b0 	.word	0x200001b0

08002ea8 <setAutoAck>:
	return p_variant;
}

void setAutoAck(bool enable)
{
	if(enable)
 8002ea8:	4601      	mov	r1, r0
 8002eaa:	b100      	cbz	r0, 8002eae <setAutoAck+0x6>
		write_register(EN_AA, 0x3F);
 8002eac:	213f      	movs	r1, #63	; 0x3f
	else
		write_register(EN_AA, 0);
 8002eae:	2001      	movs	r0, #1
 8002eb0:	f7ff be3a 	b.w	8002b28 <write_register>

08002eb4 <setPALevel>:
		write_register(EN_AA, en_aa);
	}
}

void setPALevel(uint8_t level)
{
 8002eb4:	b510      	push	{r4, lr}
 8002eb6:	4604      	mov	r4, r0
  uint8_t setup = read_register(RF_SETUP) & 0xF8;
 8002eb8:	2006      	movs	r0, #6
 8002eba:	f7ff fde5 	bl	8002a88 <read_register>

  if(level > 3) // If invalid level, go to max PA
 8002ebe:	2c03      	cmp	r4, #3
  {
	  level = (RF24_PA_MAX << 1) + 1;		// +1 to support the SI24R1 chip extra bit
 8002ec0:	bf8e      	itee	hi
 8002ec2:	2407      	movhi	r4, #7
  }
  else
  {
	  level = (level << 1) + 1;	 		// Else set level as requested
 8002ec4:	0064      	lslls	r4, r4, #1
 8002ec6:	3401      	addls	r4, #1
  uint8_t setup = read_register(RF_SETUP) & 0xF8;
 8002ec8:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
	  level = (level << 1) + 1;	 		// Else set level as requested
 8002ecc:	bf98      	it	ls
 8002ece:	f004 04ff 	andls.w	r4, r4, #255	; 0xff
  }

  write_register(RF_SETUP, setup |= level);	// Write it to the chip
 8002ed2:	4321      	orrs	r1, r4
 8002ed4:	2006      	movs	r0, #6
}
 8002ed6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  write_register(RF_SETUP, setup |= level);	// Write it to the chip
 8002eda:	f7ff be25 	b.w	8002b28 <write_register>

08002ede <getPALevel>:

uint8_t getPALevel(void)
{
 8002ede:	b508      	push	{r3, lr}
	return (read_register(RF_SETUP) & ((1 << RF_PWR_LOW) | (1 << RF_PWR_HIGH))) >> 1;
 8002ee0:	2006      	movs	r0, #6
 8002ee2:	f7ff fdd1 	bl	8002a88 <read_register>
}
 8002ee6:	f3c0 0041 	ubfx	r0, r0, #1, #2
 8002eea:	bd08      	pop	{r3, pc}

08002eec <setDataRate>:

bool setDataRate(rf24_datarate_e speed)
{
 8002eec:	b538      	push	{r3, r4, r5, lr}
 8002eee:	4605      	mov	r5, r0
	bool result = false;
	uint8_t setup = read_register(RF_SETUP);
 8002ef0:	2006      	movs	r0, #6
 8002ef2:	f7ff fdc9 	bl	8002a88 <read_register>
	setup &= ~((1 << RF_DR_LOW) | (1 << RF_DR_HIGH));
	txDelay = 85;

	if(speed == RF24_250KBPS)
 8002ef6:	2d02      	cmp	r5, #2
	setup &= ~((1 << RF_DR_LOW) | (1 << RF_DR_HIGH));
 8002ef8:	f000 04d7 	and.w	r4, r0, #215	; 0xd7
 8002efc:	4b0b      	ldr	r3, [pc, #44]	; (8002f2c <setDataRate+0x40>)
	if(speed == RF24_250KBPS)
 8002efe:	d10e      	bne.n	8002f1e <setDataRate+0x32>
	{
		setup |= (1 << RF_DR_LOW);
		txDelay = 155;
 8002f00:	229b      	movs	r2, #155	; 0x9b
		setup |= (1 << RF_DR_LOW);
 8002f02:	f044 0420 	orr.w	r4, r4, #32
			setup |= (1 << RF_DR_HIGH);
			txDelay = 65;
		}
	}

	write_register(RF_SETUP, setup);
 8002f06:	4621      	mov	r1, r4
 8002f08:	2006      	movs	r0, #6
			txDelay = 65;
 8002f0a:	701a      	strb	r2, [r3, #0]
	write_register(RF_SETUP, setup);
 8002f0c:	f7ff fe0c 	bl	8002b28 <write_register>
	uint8_t ggg = read_register(RF_SETUP);
 8002f10:	2006      	movs	r0, #6
 8002f12:	f7ff fdb9 	bl	8002a88 <read_register>
	{
		result = true;
	}

	return result;
}
 8002f16:	1a23      	subs	r3, r4, r0
 8002f18:	4258      	negs	r0, r3
 8002f1a:	4158      	adcs	r0, r3
 8002f1c:	bd38      	pop	{r3, r4, r5, pc}
		if(speed == RF24_2MBPS)
 8002f1e:	2d01      	cmp	r5, #1
	txDelay = 85;
 8002f20:	bf12      	itee	ne
 8002f22:	2255      	movne	r2, #85	; 0x55
			setup |= (1 << RF_DR_HIGH);
 8002f24:	f044 0408 	orreq.w	r4, r4, #8
			txDelay = 65;
 8002f28:	2241      	moveq	r2, #65	; 0x41
 8002f2a:	e7ec      	b.n	8002f06 <setDataRate+0x1a>
 8002f2c:	20000050 	.word	0x20000050

08002f30 <NRF_Init>:
	payload_size = 32;
 8002f30:	2220      	movs	r2, #32
{
 8002f32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	addr_width = 5;
 8002f34:	2705      	movs	r7, #5
	p_variant = false;
 8002f36:	2400      	movs	r4, #0
	payload_size = 32;
 8002f38:	4b29      	ldr	r3, [pc, #164]	; (8002fe0 <NRF_Init+0xb0>)
	p_variant = false;
 8002f3a:	4e2a      	ldr	r6, [pc, #168]	; (8002fe4 <NRF_Init+0xb4>)
	payload_size = 32;
 8002f3c:	701a      	strb	r2, [r3, #0]
	addr_width = 5;
 8002f3e:	4b2a      	ldr	r3, [pc, #168]	; (8002fe8 <NRF_Init+0xb8>)
	dynamic_payloads_enabled = false;
 8002f40:	4d2a      	ldr	r5, [pc, #168]	; (8002fec <NRF_Init+0xbc>)
	addr_width = 5;
 8002f42:	701f      	strb	r7, [r3, #0]
	pipe0_reading_address[0] = 0;
 8002f44:	4b2a      	ldr	r3, [pc, #168]	; (8002ff0 <NRF_Init+0xc0>)
	ce(LOW);
 8002f46:	4620      	mov	r0, r4
	pipe0_reading_address[0] = 0;
 8002f48:	701c      	strb	r4, [r3, #0]
	p_variant = false;
 8002f4a:	7034      	strb	r4, [r6, #0]
	dynamic_payloads_enabled = false;
 8002f4c:	702c      	strb	r4, [r5, #0]
	ce(LOW);
 8002f4e:	f7ff fd93 	bl	8002a78 <ce>
	csn(HIGH);
 8002f52:	2001      	movs	r0, #1
 8002f54:	f7ff fd82 	bl	8002a5c <csn>
	HAL_Delay(5);
 8002f58:	4638      	mov	r0, r7
 8002f5a:	f7fd f941 	bl	80001e0 <HAL_Delay>
	write_register(NRF_CONFIG, 0x0C); // Reset NRF_CONFIG and enable 16-bit CRC.
 8002f5e:	210c      	movs	r1, #12
 8002f60:	4620      	mov	r0, r4
 8002f62:	f7ff fde1 	bl	8002b28 <write_register>
	write_register(NRF_CONFIG, disable);
}

void setRetries(uint8_t delay, uint8_t count)
{
	write_register(SETUP_RETR, (delay&0xf)<<ARD | (count&0xf)<<ARC);
 8002f66:	215f      	movs	r1, #95	; 0x5f
 8002f68:	2004      	movs	r0, #4
 8002f6a:	f7ff fddd 	bl	8002b28 <write_register>
	setPALevel(RF24_PA_MAX); // Reset value is MAX
 8002f6e:	2003      	movs	r0, #3
 8002f70:	f7ff ffa0 	bl	8002eb4 <setPALevel>
	if(setDataRate(RF24_250KBPS)) // check for connected module and if this is a p nRF24l01 variant
 8002f74:	2002      	movs	r0, #2
 8002f76:	f7ff ffb9 	bl	8002eec <setDataRate>
 8002f7a:	b108      	cbz	r0, 8002f80 <NRF_Init+0x50>
		p_variant = true;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	7033      	strb	r3, [r6, #0]
	setup = read_register(RF_SETUP);
 8002f80:	2006      	movs	r0, #6
 8002f82:	f7ff fd81 	bl	8002a88 <read_register>
	dynamic_payloads_enabled = false;
 8002f86:	2600      	movs	r6, #0
	setup = read_register(RF_SETUP);
 8002f88:	4604      	mov	r4, r0
	setDataRate(RF24_1MBPS); // Then set the data rate to the slowest (and most reliable) speed supported by all hardware.
 8002f8a:	2000      	movs	r0, #0
 8002f8c:	f7ff ffae 	bl	8002eec <setDataRate>
	toggle_features();
 8002f90:	f7ff ff12 	bl	8002db8 <toggle_features>
	write_register(FEATURE, 0);
 8002f94:	2100      	movs	r1, #0
 8002f96:	201d      	movs	r0, #29
 8002f98:	f7ff fdc6 	bl	8002b28 <write_register>
	write_register(DYNPD, 0);
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	201c      	movs	r0, #28
 8002fa0:	f7ff fdc2 	bl	8002b28 <write_register>
	write_register(NRF_STATUS, (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT));
 8002fa4:	2170      	movs	r1, #112	; 0x70
 8002fa6:	2007      	movs	r0, #7
	dynamic_payloads_enabled = false;
 8002fa8:	702e      	strb	r6, [r5, #0]
	write_register(NRF_STATUS, (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT));
 8002faa:	f7ff fdbd 	bl	8002b28 <write_register>
	setChannel(76);
 8002fae:	204c      	movs	r0, #76	; 0x4c
 8002fb0:	f7ff fe4b 	bl	8002c4a <setChannel>
	flush_rx();
 8002fb4:	f7ff fe40 	bl	8002c38 <flush_rx>
	flush_tx();
 8002fb8:	f7ff fe41 	bl	8002c3e <flush_tx>
	powerUp(); //Power up by default when begin() is called
 8002fbc:	f7ff fe57 	bl	8002c6e <powerUp>
	write_register(NRF_CONFIG, (read_register(NRF_CONFIG)) & ~(1 << PRIM_RX));
 8002fc0:	4630      	mov	r0, r6
 8002fc2:	f7ff fd61 	bl	8002a88 <read_register>
 8002fc6:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
 8002fca:	4630      	mov	r0, r6
 8002fcc:	f7ff fdac 	bl	8002b28 <write_register>
	return (setup != 0 && setup != 0xff);
 8002fd0:	1e60      	subs	r0, r4, #1
 8002fd2:	b2c0      	uxtb	r0, r0
}
 8002fd4:	28fd      	cmp	r0, #253	; 0xfd
 8002fd6:	bf8c      	ite	hi
 8002fd8:	2000      	movhi	r0, #0
 8002fda:	2001      	movls	r0, #1
 8002fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	2000004a 	.word	0x2000004a
 8002fe4:	20000249 	.word	0x20000249
 8002fe8:	20000049 	.word	0x20000049
 8002fec:	20000248 	.word	0x20000248
 8002ff0:	2000004b 	.word	0x2000004b

08002ff4 <getDataRate>:
{
 8002ff4:	b508      	push	{r3, lr}
	uint8_t dr = read_register(RF_SETUP) & ((1 << RF_DR_LOW) | (1 << RF_DR_HIGH));
 8002ff6:	2006      	movs	r0, #6
 8002ff8:	f7ff fd46 	bl	8002a88 <read_register>
 8002ffc:	f000 0028 	and.w	r0, r0, #40	; 0x28
	if(dr == (1 << RF_DR_LOW))
 8003000:	2820      	cmp	r0, #32
 8003002:	d004      	beq.n	800300e <getDataRate+0x1a>
		result = RF24_250KBPS;
 8003004:	f1a0 0308 	sub.w	r3, r0, #8
 8003008:	4258      	negs	r0, r3
 800300a:	4158      	adcs	r0, r3
 800300c:	bd08      	pop	{r3, pc}
 800300e:	2002      	movs	r0, #2
}
 8003010:	bd08      	pop	{r3, pc}
	...

08003014 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003014:	4b0e      	ldr	r3, [pc, #56]	; (8003050 <HAL_MspInit+0x3c>)
{
 8003016:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003018:	699a      	ldr	r2, [r3, #24]
 800301a:	f042 0201 	orr.w	r2, r2, #1
 800301e:	619a      	str	r2, [r3, #24]
 8003020:	699a      	ldr	r2, [r3, #24]
 8003022:	f002 0201 	and.w	r2, r2, #1
 8003026:	9200      	str	r2, [sp, #0]
 8003028:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800302a:	69da      	ldr	r2, [r3, #28]
 800302c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003030:	61da      	str	r2, [r3, #28]
 8003032:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003034:	4a07      	ldr	r2, [pc, #28]	; (8003054 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8003036:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800303a:	9301      	str	r3, [sp, #4]
 800303c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800303e:	6853      	ldr	r3, [r2, #4]
 8003040:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003044:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003048:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800304a:	b002      	add	sp, #8
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	40021000 	.word	0x40021000
 8003054:	40010000 	.word	0x40010000

08003058 <HAL_ADC_MspInit>:
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003058:	2210      	movs	r2, #16
{
 800305a:	b510      	push	{r4, lr}
 800305c:	4604      	mov	r4, r0
 800305e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003060:	eb0d 0002 	add.w	r0, sp, r2
 8003064:	2100      	movs	r1, #0
 8003066:	f000 fa06 	bl	8003476 <memset>
  if(hadc->Instance==ADC1)
 800306a:	6823      	ldr	r3, [r4, #0]
 800306c:	4a1b      	ldr	r2, [pc, #108]	; (80030dc <HAL_ADC_MspInit+0x84>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d11c      	bne.n	80030ac <HAL_ADC_MspInit+0x54>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003072:	4b1b      	ldr	r3, [pc, #108]	; (80030e0 <HAL_ADC_MspInit+0x88>)
 8003074:	699a      	ldr	r2, [r3, #24]
 8003076:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800307a:	619a      	str	r2, [r3, #24]
 800307c:	699a      	ldr	r2, [r3, #24]
 800307e:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8003082:	9200      	str	r2, [sp, #0]
 8003084:	9a00      	ldr	r2, [sp, #0]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003086:	699a      	ldr	r2, [r3, #24]
 8003088:	f042 0208 	orr.w	r2, r2, #8
 800308c:	619a      	str	r2, [r3, #24]
 800308e:	699b      	ldr	r3, [r3, #24]
 8003090:	f003 0308 	and.w	r3, r3, #8
 8003094:	9301      	str	r3, [sp, #4]
 8003096:	9b01      	ldr	r3, [sp, #4]
    /**ADC1 GPIO Configuration    
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = ADC1_IN8_BAT_Pin;
 8003098:	2301      	movs	r3, #1
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
    /**ADC2 GPIO Configuration    
    PB1     ------> ADC2_IN9 
    */
    GPIO_InitStruct.Pin = ADC2_IN9_LIGHT_Pin;
 800309a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800309c:	2303      	movs	r3, #3
    HAL_GPIO_Init(ADC2_IN9_LIGHT_GPIO_Port, &GPIO_InitStruct);
 800309e:	a904      	add	r1, sp, #16
 80030a0:	4810      	ldr	r0, [pc, #64]	; (80030e4 <HAL_ADC_MspInit+0x8c>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80030a2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(ADC2_IN9_LIGHT_GPIO_Port, &GPIO_InitStruct);
 80030a4:	f7fd fbfc 	bl	80008a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80030a8:	b008      	add	sp, #32
 80030aa:	bd10      	pop	{r4, pc}
  else if(hadc->Instance==ADC2)
 80030ac:	4a0e      	ldr	r2, [pc, #56]	; (80030e8 <HAL_ADC_MspInit+0x90>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d1fa      	bne.n	80030a8 <HAL_ADC_MspInit+0x50>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80030b2:	4b0b      	ldr	r3, [pc, #44]	; (80030e0 <HAL_ADC_MspInit+0x88>)
 80030b4:	699a      	ldr	r2, [r3, #24]
 80030b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80030ba:	619a      	str	r2, [r3, #24]
 80030bc:	699a      	ldr	r2, [r3, #24]
 80030be:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 80030c2:	9202      	str	r2, [sp, #8]
 80030c4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030c6:	699a      	ldr	r2, [r3, #24]
 80030c8:	f042 0208 	orr.w	r2, r2, #8
 80030cc:	619a      	str	r2, [r3, #24]
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	f003 0308 	and.w	r3, r3, #8
 80030d4:	9303      	str	r3, [sp, #12]
 80030d6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = ADC2_IN9_LIGHT_Pin;
 80030d8:	2302      	movs	r3, #2
 80030da:	e7de      	b.n	800309a <HAL_ADC_MspInit+0x42>
 80030dc:	40012400 	.word	0x40012400
 80030e0:	40021000 	.word	0x40021000
 80030e4:	40010c00 	.word	0x40010c00
 80030e8:	40012800 	.word	0x40012800

080030ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80030ec:	b510      	push	{r4, lr}
 80030ee:	4604      	mov	r4, r0
 80030f0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030f2:	2210      	movs	r2, #16
 80030f4:	2100      	movs	r1, #0
 80030f6:	a802      	add	r0, sp, #8
 80030f8:	f000 f9bd 	bl	8003476 <memset>
  if(hspi->Instance==SPI1)
 80030fc:	6822      	ldr	r2, [r4, #0]
 80030fe:	4b16      	ldr	r3, [pc, #88]	; (8003158 <HAL_SPI_MspInit+0x6c>)
 8003100:	429a      	cmp	r2, r3
 8003102:	d126      	bne.n	8003152 <HAL_SPI_MspInit+0x66>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003104:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8003108:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800310a:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 800310c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003110:	619a      	str	r2, [r3, #24]
 8003112:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003114:	4811      	ldr	r0, [pc, #68]	; (800315c <HAL_SPI_MspInit+0x70>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003116:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800311a:	9200      	str	r2, [sp, #0]
 800311c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800311e:	699a      	ldr	r2, [r3, #24]
 8003120:	f042 0204 	orr.w	r2, r2, #4
 8003124:	619a      	str	r2, [r3, #24]
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	f003 0304 	and.w	r3, r3, #4
 800312c:	9301      	str	r3, [sp, #4]
 800312e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003130:	23a0      	movs	r3, #160	; 0xa0
 8003132:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003134:	2302      	movs	r3, #2
 8003136:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003138:	2303      	movs	r3, #3
 800313a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800313c:	f7fd fbb0 	bl	80008a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003140:	2340      	movs	r3, #64	; 0x40
 8003142:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003144:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003146:	a902      	add	r1, sp, #8
 8003148:	4804      	ldr	r0, [pc, #16]	; (800315c <HAL_SPI_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800314a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800314e:	f7fd fba7 	bl	80008a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003152:	b006      	add	sp, #24
 8003154:	bd10      	pop	{r4, pc}
 8003156:	bf00      	nop
 8003158:	40013000 	.word	0x40013000
 800315c:	40010800 	.word	0x40010800

08003160 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8003160:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if(htim_oc->Instance==TIM1)
 8003162:	6803      	ldr	r3, [r0, #0]
 8003164:	4a1f      	ldr	r2, [pc, #124]	; (80031e4 <HAL_TIM_OC_MspInit+0x84>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d114      	bne.n	8003194 <HAL_TIM_OC_MspInit+0x34>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800316a:	4b1f      	ldr	r3, [pc, #124]	; (80031e8 <HAL_TIM_OC_MspInit+0x88>)
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800316c:	201b      	movs	r0, #27
    __HAL_RCC_TIM1_CLK_ENABLE();
 800316e:	699a      	ldr	r2, [r3, #24]
 8003170:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003174:	619a      	str	r2, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003176:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003178:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800317a:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 800317c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003180:	9301      	str	r3, [sp, #4]
 8003182:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003184:	f7fd fb34 	bl	80007f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003188:	201b      	movs	r0, #27
  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800318a:	f7fd fb65 	bl	8000858 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800318e:	b005      	add	sp, #20
 8003190:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_oc->Instance==TIM3)
 8003194:	4a15      	ldr	r2, [pc, #84]	; (80031ec <HAL_TIM_OC_MspInit+0x8c>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d110      	bne.n	80031bc <HAL_TIM_OC_MspInit+0x5c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800319a:	4b13      	ldr	r3, [pc, #76]	; (80031e8 <HAL_TIM_OC_MspInit+0x88>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800319c:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 800319e:	69da      	ldr	r2, [r3, #28]
 80031a0:	f042 0202 	orr.w	r2, r2, #2
 80031a4:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80031a6:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031a8:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80031aa:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031ac:	f003 0302 	and.w	r3, r3, #2
 80031b0:	9302      	str	r3, [sp, #8]
 80031b2:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80031b4:	f7fd fb1c 	bl	80007f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80031b8:	201d      	movs	r0, #29
 80031ba:	e7e6      	b.n	800318a <HAL_TIM_OC_MspInit+0x2a>
  else if(htim_oc->Instance==TIM4)
 80031bc:	4a0c      	ldr	r2, [pc, #48]	; (80031f0 <HAL_TIM_OC_MspInit+0x90>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d1e5      	bne.n	800318e <HAL_TIM_OC_MspInit+0x2e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80031c2:	4b09      	ldr	r3, [pc, #36]	; (80031e8 <HAL_TIM_OC_MspInit+0x88>)
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80031c4:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 80031c6:	69da      	ldr	r2, [r3, #28]
 80031c8:	f042 0204 	orr.w	r2, r2, #4
 80031cc:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80031ce:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 80031d0:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80031d2:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 80031d4:	f003 0304 	and.w	r3, r3, #4
 80031d8:	9303      	str	r3, [sp, #12]
 80031da:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80031dc:	f7fd fb08 	bl	80007f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80031e0:	201e      	movs	r0, #30
 80031e2:	e7d2      	b.n	800318a <HAL_TIM_OC_MspInit+0x2a>
 80031e4:	40012c00 	.word	0x40012c00
 80031e8:	40021000 	.word	0x40021000
 80031ec:	40000400 	.word	0x40000400
 80031f0:	40000800 	.word	0x40000800

080031f4 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM2)
 80031f4:	6803      	ldr	r3, [r0, #0]
{
 80031f6:	b507      	push	{r0, r1, r2, lr}
  if(htim_pwm->Instance==TIM2)
 80031f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031fc:	d112      	bne.n	8003224 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031fe:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003202:	69da      	ldr	r2, [r3, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003204:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003206:	f042 0201 	orr.w	r2, r2, #1
 800320a:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800320c:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 800320e:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003210:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	9301      	str	r3, [sp, #4]
 8003218:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800321a:	f7fd fae9 	bl	80007f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800321e:	201c      	movs	r0, #28
 8003220:	f7fd fb1a 	bl	8000858 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003224:	b003      	add	sp, #12
 8003226:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800322c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800322c:	b510      	push	{r4, lr}
 800322e:	4604      	mov	r4, r0
 8003230:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003232:	2210      	movs	r2, #16
 8003234:	2100      	movs	r1, #0
 8003236:	a802      	add	r0, sp, #8
 8003238:	f000 f91d 	bl	8003476 <memset>
  if(htim->Instance==TIM2)
 800323c:	6823      	ldr	r3, [r4, #0]
 800323e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003242:	d12d      	bne.n	80032a0 <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003244:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003248:	699a      	ldr	r2, [r3, #24]
    PB11     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = LEFT_Pin|RIGHT_Pin|GABARIT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800324a:	2402      	movs	r4, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800324c:	f042 0208 	orr.w	r2, r2, #8
 8003250:	619a      	str	r2, [r3, #24]
 8003252:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003254:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003256:	f002 0208 	and.w	r2, r2, #8
 800325a:	9200      	str	r2, [sp, #0]
 800325c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800325e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003260:	4810      	ldr	r0, [pc, #64]	; (80032a4 <HAL_TIM_MspPostInit+0x78>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003262:	f042 0204 	orr.w	r2, r2, #4
 8003266:	619a      	str	r2, [r3, #24]
 8003268:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800326a:	9403      	str	r4, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800326c:	f003 0304 	and.w	r3, r3, #4
 8003270:	9301      	str	r3, [sp, #4]
 8003272:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = LEFT_Pin|RIGHT_Pin|GABARIT_Pin;
 8003274:	f640 4308 	movw	r3, #3080	; 0xc08
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003278:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pin = LEFT_Pin|RIGHT_Pin|GABARIT_Pin;
 800327a:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800327c:	f7fd fb10 	bl	80008a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = STOP_Pin;
 8003280:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(STOP_GPIO_Port, &GPIO_InitStruct);
 8003284:	a902      	add	r1, sp, #8
 8003286:	4808      	ldr	r0, [pc, #32]	; (80032a8 <HAL_TIM_MspPostInit+0x7c>)
    GPIO_InitStruct.Pin = STOP_Pin;
 8003288:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800328a:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800328c:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(STOP_GPIO_Port, &GPIO_InitStruct);
 800328e:	f7fd fb07 	bl	80008a0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_ENABLE();
 8003292:	4a06      	ldr	r2, [pc, #24]	; (80032ac <HAL_TIM_MspPostInit+0x80>)
 8003294:	6853      	ldr	r3, [r2, #4]
 8003296:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800329a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800329e:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80032a0:	b006      	add	sp, #24
 80032a2:	bd10      	pop	{r4, pc}
 80032a4:	40010c00 	.word	0x40010c00
 80032a8:	40010800 	.word	0x40010800
 80032ac:	40010000 	.word	0x40010000

080032b0 <NMI_Handler>:
 80032b0:	4770      	bx	lr

080032b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032b2:	e7fe      	b.n	80032b2 <HardFault_Handler>

080032b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032b4:	e7fe      	b.n	80032b4 <MemManage_Handler>

080032b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032b6:	e7fe      	b.n	80032b6 <BusFault_Handler>

080032b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032b8:	e7fe      	b.n	80032b8 <UsageFault_Handler>

080032ba <SVC_Handler>:
 80032ba:	4770      	bx	lr

080032bc <DebugMon_Handler>:
 80032bc:	4770      	bx	lr

080032be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032be:	4770      	bx	lr

080032c0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032c0:	f7fc bf7c 	b.w	80001bc <HAL_IncTick>

080032c4 <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80032c4:	2004      	movs	r0, #4
 80032c6:	f7fd bbdf 	b.w	8000a88 <HAL_GPIO_EXTI_IRQHandler>

080032ca <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80032ca:	2008      	movs	r0, #8
 80032cc:	f7fd bbdc 	b.w	8000a88 <HAL_GPIO_EXTI_IRQHandler>

080032d0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80032d0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */
sek++;
 80032d2:	4c0c      	ldr	r4, [pc, #48]	; (8003304 <TIM1_CC_IRQHandler+0x34>)
 80032d4:	6823      	ldr	r3, [r4, #0]
 80032d6:	3301      	adds	r3, #1
if (sek == 2)
 80032d8:	2b02      	cmp	r3, #2
sek++;
 80032da:	6023      	str	r3, [r4, #0]
if (sek == 2)
 80032dc:	d10d      	bne.n	80032fa <TIM1_CC_IRQHandler+0x2a>
{
	search_flag = 1;
 80032de:	2201      	movs	r2, #1
 80032e0:	4b09      	ldr	r3, [pc, #36]	; (8003308 <TIM1_CC_IRQHandler+0x38>)
	HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 80032e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032e6:	4809      	ldr	r0, [pc, #36]	; (800330c <TIM1_CC_IRQHandler+0x3c>)
	search_flag = 1;
 80032e8:	601a      	str	r2, [r3, #0]
	HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 80032ea:	f7fd fbc6 	bl	8000a7a <HAL_GPIO_TogglePin>
	HAL_TIM_OC_Stop_IT(&htim1, TIM_CHANNEL_1);
 80032ee:	2100      	movs	r1, #0
 80032f0:	4807      	ldr	r0, [pc, #28]	; (8003310 <TIM1_CC_IRQHandler+0x40>)
 80032f2:	f7fe fd7f 	bl	8001df4 <HAL_TIM_OC_Stop_IT>
	sek = 0;
 80032f6:	2300      	movs	r3, #0
 80032f8:	6023      	str	r3, [r4, #0]
}
  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80032fa:	4805      	ldr	r0, [pc, #20]	; (8003310 <TIM1_CC_IRQHandler+0x40>)
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80032fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_TIM_IRQHandler(&htim1);
 8003300:	f7fe bafe 	b.w	8001900 <HAL_TIM_IRQHandler>
 8003304:	20000058 	.word	0x20000058
 8003308:	20000008 	.word	0x20000008
 800330c:	40011000 	.word	0x40011000
 8003310:	2000014c 	.word	0x2000014c

08003314 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003314:	4801      	ldr	r0, [pc, #4]	; (800331c <TIM2_IRQHandler+0x8>)
 8003316:	f7fe baf3 	b.w	8001900 <HAL_TIM_IRQHandler>
 800331a:	bf00      	nop
 800331c:	20000208 	.word	0x20000208

08003320 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003320:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003322:	4806      	ldr	r0, [pc, #24]	; (800333c <TIM3_IRQHandler+0x1c>)
 8003324:	f7fe faec 	bl	8001900 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOC, GREEN_Pin);
 8003328:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800332c:	4804      	ldr	r0, [pc, #16]	; (8003340 <TIM3_IRQHandler+0x20>)
 800332e:	f7fd fba4 	bl	8000a7a <HAL_GPIO_TogglePin>
  light_check();
  /* USER CODE END TIM3_IRQn 1 */
}
 8003332:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  light_check();
 8003336:	f7fe bf97 	b.w	8002268 <light_check>
 800333a:	bf00      	nop
 800333c:	200000d0 	.word	0x200000d0
 8003340:	40011000 	.word	0x40011000

08003344 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003344:	b538      	push	{r3, r4, r5, lr}
  /* USER CODE BEGIN TIM4_IRQn 0 */
	c++;
 8003346:	4d0b      	ldr	r5, [pc, #44]	; (8003374 <TIM4_IRQHandler+0x30>)
 8003348:	682b      	ldr	r3, [r5, #0]
 800334a:	3301      	adds	r3, #1
	//HAL_GPIO_TogglePin(GPIOC,RED_Pin);
	if (c==4)
 800334c:	2b04      	cmp	r3, #4
	c++;
 800334e:	602b      	str	r3, [r5, #0]
	if (c==4)
 8003350:	d10a      	bne.n	8003368 <TIM4_IRQHandler+0x24>
	{
		connect_flag=0;
 8003352:	2400      	movs	r4, #0
 8003354:	4b08      	ldr	r3, [pc, #32]	; (8003378 <TIM4_IRQHandler+0x34>)
		HAL_TIM_Base_Stop_IT(&htim4);
 8003356:	4809      	ldr	r0, [pc, #36]	; (800337c <TIM4_IRQHandler+0x38>)
		connect_flag=0;
 8003358:	601c      	str	r4, [r3, #0]
		HAL_TIM_Base_Stop_IT(&htim4);
 800335a:	f7fe fab7 	bl	80018cc <HAL_TIM_Base_Stop_IT>
		c=0;
		TIM2->CCR3 = 0;
 800335e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
		c=0;
 8003362:	602c      	str	r4, [r5, #0]
		TIM2->CCR3 = 0;
 8003364:	63dc      	str	r4, [r3, #60]	; 0x3c
		TIM2->CCR4 = 0;
 8003366:	641c      	str	r4, [r3, #64]	; 0x40
		//HAL_GPIO_WritePin(GPIOC,RED_Pin, GPIO_PIN_RESET);
	}
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003368:	4804      	ldr	r0, [pc, #16]	; (800337c <TIM4_IRQHandler+0x38>)
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800336a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_TIM_IRQHandler(&htim4);
 800336e:	f7fe bac7 	b.w	8001900 <HAL_TIM_IRQHandler>
 8003372:	bf00      	nop
 8003374:	20000054 	.word	0x20000054
 8003378:	20000040 	.word	0x20000040
 800337c:	20000060 	.word	0x20000060

08003380 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003380:	4b0f      	ldr	r3, [pc, #60]	; (80033c0 <SystemInit+0x40>)
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	f042 0201 	orr.w	r2, r2, #1
 8003388:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800338a:	6859      	ldr	r1, [r3, #4]
 800338c:	4a0d      	ldr	r2, [pc, #52]	; (80033c4 <SystemInit+0x44>)
 800338e:	400a      	ands	r2, r1
 8003390:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003398:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800339c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80033a4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80033a6:	685a      	ldr	r2, [r3, #4]
 80033a8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80033ac:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80033ae:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80033b2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80033b4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80033b8:	4b03      	ldr	r3, [pc, #12]	; (80033c8 <SystemInit+0x48>)
 80033ba:	609a      	str	r2, [r3, #8]
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	40021000 	.word	0x40021000
 80033c4:	f8ff0000 	.word	0xf8ff0000
 80033c8:	e000ed00 	.word	0xe000ed00

080033cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80033cc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80033ce:	e003      	b.n	80033d8 <LoopCopyDataInit>

080033d0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80033d0:	4b0b      	ldr	r3, [pc, #44]	; (8003400 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80033d2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80033d4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80033d6:	3104      	adds	r1, #4

080033d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80033d8:	480a      	ldr	r0, [pc, #40]	; (8003404 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80033da:	4b0b      	ldr	r3, [pc, #44]	; (8003408 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80033dc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80033de:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80033e0:	d3f6      	bcc.n	80033d0 <CopyDataInit>
  ldr r2, =_sbss
 80033e2:	4a0a      	ldr	r2, [pc, #40]	; (800340c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80033e4:	e002      	b.n	80033ec <LoopFillZerobss>

080033e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80033e6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80033e8:	f842 3b04 	str.w	r3, [r2], #4

080033ec <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80033ec:	4b08      	ldr	r3, [pc, #32]	; (8003410 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80033ee:	429a      	cmp	r2, r3
  bcc FillZerobss
 80033f0:	d3f9      	bcc.n	80033e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80033f2:	f7ff ffc5 	bl	8003380 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80033f6:	f000 f80f 	bl	8003418 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80033fa:	f7fe ffb1 	bl	8002360 <main>
  bx lr
 80033fe:	4770      	bx	lr
  ldr r3, =_sidata
 8003400:	080034f4 	.word	0x080034f4
  ldr r0, =_sdata
 8003404:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003408:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 800340c:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8003410:	2000024c 	.word	0x2000024c

08003414 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003414:	e7fe      	b.n	8003414 <ADC1_2_IRQHandler>
	...

08003418 <__libc_init_array>:
 8003418:	b570      	push	{r4, r5, r6, lr}
 800341a:	2500      	movs	r5, #0
 800341c:	4e0c      	ldr	r6, [pc, #48]	; (8003450 <__libc_init_array+0x38>)
 800341e:	4c0d      	ldr	r4, [pc, #52]	; (8003454 <__libc_init_array+0x3c>)
 8003420:	1ba4      	subs	r4, r4, r6
 8003422:	10a4      	asrs	r4, r4, #2
 8003424:	42a5      	cmp	r5, r4
 8003426:	d109      	bne.n	800343c <__libc_init_array+0x24>
 8003428:	f000 f82e 	bl	8003488 <_init>
 800342c:	2500      	movs	r5, #0
 800342e:	4e0a      	ldr	r6, [pc, #40]	; (8003458 <__libc_init_array+0x40>)
 8003430:	4c0a      	ldr	r4, [pc, #40]	; (800345c <__libc_init_array+0x44>)
 8003432:	1ba4      	subs	r4, r4, r6
 8003434:	10a4      	asrs	r4, r4, #2
 8003436:	42a5      	cmp	r5, r4
 8003438:	d105      	bne.n	8003446 <__libc_init_array+0x2e>
 800343a:	bd70      	pop	{r4, r5, r6, pc}
 800343c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003440:	4798      	blx	r3
 8003442:	3501      	adds	r5, #1
 8003444:	e7ee      	b.n	8003424 <__libc_init_array+0xc>
 8003446:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800344a:	4798      	blx	r3
 800344c:	3501      	adds	r5, #1
 800344e:	e7f2      	b.n	8003436 <__libc_init_array+0x1e>
 8003450:	080034ec 	.word	0x080034ec
 8003454:	080034ec 	.word	0x080034ec
 8003458:	080034ec 	.word	0x080034ec
 800345c:	080034f0 	.word	0x080034f0

08003460 <memcpy>:
 8003460:	b510      	push	{r4, lr}
 8003462:	1e43      	subs	r3, r0, #1
 8003464:	440a      	add	r2, r1
 8003466:	4291      	cmp	r1, r2
 8003468:	d100      	bne.n	800346c <memcpy+0xc>
 800346a:	bd10      	pop	{r4, pc}
 800346c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003470:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003474:	e7f7      	b.n	8003466 <memcpy+0x6>

08003476 <memset>:
 8003476:	4603      	mov	r3, r0
 8003478:	4402      	add	r2, r0
 800347a:	4293      	cmp	r3, r2
 800347c:	d100      	bne.n	8003480 <memset+0xa>
 800347e:	4770      	bx	lr
 8003480:	f803 1b01 	strb.w	r1, [r3], #1
 8003484:	e7f9      	b.n	800347a <memset+0x4>
	...

08003488 <_init>:
 8003488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800348a:	bf00      	nop
 800348c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800348e:	bc08      	pop	{r3}
 8003490:	469e      	mov	lr, r3
 8003492:	4770      	bx	lr

08003494 <_fini>:
 8003494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003496:	bf00      	nop
 8003498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800349a:	bc08      	pop	{r3}
 800349c:	469e      	mov	lr, r3
 800349e:	4770      	bx	lr
