
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172242                       # Simulator instruction rate (inst/s)
host_mem_usage                              201571124                       # Number of bytes of host memory used
host_op_rate                                   197545                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                117900.75                       # Real time elapsed on the host
host_tick_rate                                9082730                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 20307507534                       # Number of instructions simulated
sim_ops                                   23290741038                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  115                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  203                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                  141                       # Number of system calls
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.workload.numSyscalls                  164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7754009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15507084                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    95.384569                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      358680042                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    376035711                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      1736491                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    552179958                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     12921712                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     13009264                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses        87552                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      753022393                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       82583229                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          136                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads       1382781062                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes      1363813942                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      1728291                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         738257228                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    270764038                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     17021256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts     91640754                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   3739339886                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    4368543647                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2555990956                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.709139                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.640146                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1451411255     56.78%     56.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    234597671      9.18%     65.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    278878115     10.91%     76.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     53597628      2.10%     78.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4    165017551      6.46%     85.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     46816408      1.83%     87.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     29225716      1.14%     88.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     25682574      1.00%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    270764038     10.59%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2555990956                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     81061135                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       3747907643                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            779679560                       # Number of loads committed
system.switch_cpus0.commit.membars           18912188                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   2701686103     61.84%     61.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    219019007      5.01%     66.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     31443204      0.72%     67.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     20803578      0.48%     68.05% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      8559671      0.20%     68.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     28368328      0.65%     68.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     34136369      0.78%     69.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      4775670      0.11%     69.79% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     29610822      0.68%     70.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      1891162      0.04%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    779679560     17.85%     88.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    508570173     11.64%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   4368543647                       # Class of committed instruction
system.switch_cpus0.commit.refs            1288249733                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        262047984                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         3739339886                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           4368543647                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.686755                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.686755                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1620707275                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         8220                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    357824554                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    4477347124                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       241827660                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        568207363                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       1793139                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts        60211                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    135473682                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          753022393                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        433332533                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2132078553                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       935190                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3863666350                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles          114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        3602678                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.293232                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    434129060                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    454184983                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.504536                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2568009121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.753416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.875309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1707746637     66.50%     66.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       110712196      4.31%     70.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        61249386      2.39%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        81793960      3.19%     76.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        82399283      3.21%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        61004540      2.38%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6       140408329      5.47%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        34433314      1.34%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       288261476     11.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2568009121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                   2120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      2348380                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       745714730                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.727974                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1323771717                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         511697964                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      143295240                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    794316119                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     17080740                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts       267854                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    514255466                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   4460177040                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    812073753                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3033974                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   4437456532                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1132669                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     48038960                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1793139                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     52996223                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        70681                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads    218809505                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2257                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        95418                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     18491167                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     14636541                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      5685286                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        95418                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       961047                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1387333                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       4484584870                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           4417633929                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.583245                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2615610741                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.720255                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            4417878863                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      5311447354                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     3142680170                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.456123                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.456123                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           84      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   2725280105     61.37%     61.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    219050762      4.93%     66.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     66.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     33346383      0.75%     67.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     20804230      0.47%     67.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      9340164      0.21%     67.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     29288071      0.66%     68.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     34136374      0.77%     69.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      5716520      0.13%     69.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     36607682      0.82%     70.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      1891162      0.04%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            5      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    812301058     18.29%     88.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    512727907     11.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    4440490507                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           85681962                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.019296                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       14281746     16.67%     16.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       3767136      4.40%     21.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     21.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     21.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     21.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt           65      0.00%     21.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      3364511      3.93%     24.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      2370529      2.77%     27.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            1      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1807797      2.11%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      25422035     29.67%     59.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     34668142     40.46%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    4214820549                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads  10926061510                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   4133601833                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   4180303498                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        4443096299                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       4440490507                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     17080741                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     91633309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         9082                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        59484                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    180607461                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2568009121                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.729157                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.152318                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1168324864     45.50%     45.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    382818022     14.91%     60.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    258386935     10.06%     70.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    197385412      7.69%     78.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    203236462      7.91%     86.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5    151487480      5.90%     91.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    112030687      4.36%     96.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     48539063      1.89%     98.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     45800196      1.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2568009121                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.729155                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     311351836                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    608619668                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    284032096                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    371601857                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     45624657                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     38860393                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    794316119                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    514255466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     4954489891                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     196171388                       # number of misc regfile writes
system.switch_cpus0.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      252889727                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   4843587797                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents     102555976                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       299049192                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     298125422                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents     15285029                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   7936857489                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    4467780430                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   4969179369                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        636039279                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      29390671                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       1793139                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    486141816                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       125591450                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   5312590226                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    892095966                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     25821130                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        777122867                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     17080753                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    420852207                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          6745409824                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         8932394471                       # The number of ROB writes
system.switch_cpus0.timesIdled                     20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       346216620                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      219840741                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    37.970344                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      173729823                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    457540821                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      3037398                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    395337916                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     22339254                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     22348471                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         9217                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      508720030                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       32578585                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          128                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        797223669                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       773532462                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      3035748                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         484916362                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    196944149                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     29895875                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    166731310                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   2812012334                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3202163421                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2546065831                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.257691                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.375179                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1610762301     63.26%     63.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    399313268     15.68%     78.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    122117443      4.80%     83.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     73666770      2.89%     86.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     46055223      1.81%     88.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     34778549      1.37%     89.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     33048768      1.30%     91.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     29379360      1.15%     92.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    196944149      7.74%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2546065831                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     30009618                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2658906236                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            629580804                       # Number of loads committed
system.switch_cpus1.commit.membars           36538687                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1757410181     54.88%     54.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     59953338      1.87%     56.75% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     55238162      1.73%     58.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     36539446      1.14%     59.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     15037178      0.47%     60.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     49826124      1.56%     61.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     59961283      1.87%     63.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      8390259      0.26%     63.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     52019633      1.62%     65.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      3321607      0.10%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    629580804     19.66%     85.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    474885406     14.83%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3202163421                       # Class of committed instruction
system.switch_cpus1.commit.refs            1104466210                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        493305207                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         2812012334                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3202163421                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.913229                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.913229                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1924042768                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         1670                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    172448021                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3398332386                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       151174470                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        373728850                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       3085254                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         5034                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    115978640                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          508720030                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        361687940                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2200943955                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       678234                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3023877062                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        6173808                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.198099                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    363979013                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    228647662                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.177517                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2568009983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.337282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.696503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1929372278     75.13%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        88109432      3.43%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        58951681      2.30%     80.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        56007743      2.18%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        54876101      2.14%     85.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        32497155      1.27%     86.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        36676618      1.43%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        34083133      1.33%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       277435842     10.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2568009983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                   1258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      4163286                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       497989948                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.304847                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1191209336                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         481694606                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      146448383                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    658608637                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     30002274                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        15307                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    487149370                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3368537938                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    709514730                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      5848275                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3350862334                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       2037637                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    110240709                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3085254                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    112796103                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1244                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     49648894                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1783                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        80634                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     54260680                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     29027808                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores     12263937                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        80634                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1726272                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2437014                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3253722235                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3294988702                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.602649                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       1960853962                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.283090                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3295568157                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3420370246                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2048969488                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.095016                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.095016                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass          110      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1802621938     53.70%     53.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     59985483      1.79%     55.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     55.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     58585818      1.75%     57.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     36540567      1.09%     58.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     16413064      0.49%     58.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     51439048      1.53%     60.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     59961306      1.79%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv     10043582      0.30%     62.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     64331384      1.92%     64.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     64.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     64.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3321607      0.10%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            3      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    709907532     21.15%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    483559167     14.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3356710609                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           83327070                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.024824                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4826043      5.79%      5.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         11299      0.01%      5.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      5.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      5.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          131      0.00%      5.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      6448272      7.74%     13.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      4275726      5.13%     18.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            1      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      1640562      1.97%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      33664261     40.40%     61.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     32460775     38.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    2831391710                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8172587442                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2761792550                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   2841654199                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3338535661                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3356710609                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     30002277                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    166374376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        25700                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       106402                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    319195282                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2568009983                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.307125                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.976506                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1421846659     55.37%     55.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    385423032     15.01%     70.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    223074409      8.69%     79.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    153012173      5.96%     85.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    135781044      5.29%     90.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     86906192      3.38%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     81598205      3.18%     96.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     44088278      1.72%     98.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     36279991      1.41%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2568009983                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.307125                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     608645859                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads   1192196529                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    533196152                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    693338303                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     45546383                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     53613339                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    658608637                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    487149370                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     5309188432                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     344575145                       # number of misc regfile writes
system.switch_cpus1.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      287316538                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3419251902                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      43116208                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       210214511                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     107096748                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents       112520                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6456170875                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3379367154                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   3641355447                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        429028784                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      57083338                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       3085254                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    282292784                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       222103415                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3396380126                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1356072104                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     40879436                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        654376917                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     30002290                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    763347540                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5718013774                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         6759739480                       # The number of ROB writes
system.switch_cpus1.timesIdled                     20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       630865380                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      397726031                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    80.396948                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      238649219                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    296838654                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect      4610477                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    410389313                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     15708675                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     15714613                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses         5938                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      484838506                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       20263011                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted          135                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads        885003225                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       871426797                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts      4609298                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         457541460                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    192771729                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     20778419                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts    119414298                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   3062815249                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    3412105547                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   2550692840                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.337717                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.421315                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   1552285762     60.86%     60.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    375800745     14.73%     75.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    228577713      8.96%     84.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     52750910      2.07%     86.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     32292414      1.27%     87.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     18191921      0.71%     88.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     27557969      1.08%     89.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     70463677      2.76%     92.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    192771729      7.56%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   2550692840                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     18549108                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       2919281493                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            723679221                       # Number of loads committed
system.switch_cpus2.commit.membars           23086740                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   2074537576     60.80%     60.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult    120071968      3.52%     64.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv      2308577      0.07%     64.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     38391426      1.13%     65.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     25395965      0.74%     66.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt     10451339      0.31%     66.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     34630543      1.01%     67.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc     41674382      1.22%     68.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      5831335      0.17%     68.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc     40699492      1.19%     70.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu      2308603      0.07%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    723679221     21.21%     91.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    292125120      8.56%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   3412105547                       # Class of committed instruction
system.switch_cpus2.commit.refs            1015804341                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts        305776121                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         3062815249                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           3412105547                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.838448                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.838448                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles   1840222531                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred         1204                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    232119301                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    3581801318                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles       151296419                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        452895510                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles       4643377                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts         4130                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles    118951855                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          484838506                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        260314480                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           2300758673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes       888546                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            3295562206                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles           81                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        9289112                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.188799                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    262606322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    274620905                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.283313                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   2568009696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.428987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.778591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      1846524980     71.90%     71.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       165125212      6.43%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        49995713      1.95%     80.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        55907973      2.18%     82.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        57873503      2.25%     84.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        20538493      0.80%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        28860132      1.12%     86.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        16004075      0.62%     87.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       327179615     12.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   2568009696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                   1545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      5145393                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       466254722                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.364449                       # Inst execution rate
system.switch_cpus2.iew.exec_refs          1068286368                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         295411293                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      246481995                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    744857653                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     20852231                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts      2463108                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    297454028                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   3531416249                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    772875075                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      8016841                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   3503920805                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents      10035930                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    117201847                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       4643377                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    130835717                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      1551498                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     28741291                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          904                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        45323                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     28717443                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads     21178431                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores      5328901                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        45323                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1445915                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      3699478                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       3406977754                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           3468321069                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.682879                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       2326552011                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.350586                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            3469963927                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      3914683580                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     2523651124                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.192680                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.192680                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   2106526943     59.98%     59.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult    120082086      3.42%     63.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv      2308577      0.07%     63.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     40697768      1.16%     64.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     25396910      0.72%     65.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt     11438915      0.33%     65.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     35772725      1.02%     66.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc     41674396      1.19%     67.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv      6980683      0.20%     68.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc     48885481      1.39%     69.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     69.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     69.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     69.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      2308603      0.07%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          141      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    774259240     22.05%     91.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    295605117      8.42%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    3511937649                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           63084410                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.017963                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       12152039     19.26%     19.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt          105      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      4549105      7.21%     26.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc      3001993      4.76%     31.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            5      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc      1064111      1.69%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      27477233     43.56%     76.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     14839819     23.52%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    3201266961                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   8923570857                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   3137359472                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   3218365888                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        3510564017                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       3511937649                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     20852232                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    119310663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        81805                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        73813                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    219204994                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   2568009696                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.367572                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.995019                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1326643762     51.66%     51.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    475048377     18.50%     70.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    218159426      8.50%     78.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    162124922      6.31%     84.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    126783926      4.94%     89.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     59012318      2.30%     92.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6    123199737      4.80%     97.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     43497886      1.69%     98.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     33539342      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   2568009696                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.367571                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses     373755034                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads    731480349                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses    330961597                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes    432406280                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     69657136                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     22934985                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    744857653                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    297454028                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     4132543861                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     239488107                       # number of misc regfile writes
system.switch_cpus2.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles      525624592                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   3802592491                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents     251624690                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       199585468                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents      32914366                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.ROBFullEvents        67223                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.RenameLookups   6277352827                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    3554110128                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   3981793658                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        519786874                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents      20203551                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles       4643377                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    355316127                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps       179201123                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   3935875269                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles    963053254                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     28421991                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        720017335                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     20852235                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups    496386437                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          5889439123                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         7080356998                       # The number of ROB writes
system.switch_cpus2.timesIdled                     20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads       410064267                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes      265817737                       # number of vector regfile writes
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    90.278241                       # BTB Hit Percentage
system.switch_cpus3.branchPred.BTBHits      224401474                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBLookups    248566512                       # Number of BTB lookups
system.switch_cpus3.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.condIncorrect      2530632                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.condPredicted    427075921                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.indirectHits     18270800                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectLookups     18521664                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectMisses       250864                       # Number of indirect misses.
system.switch_cpus3.branchPred.lookups      567343299                       # Number of BP lookups
system.switch_cpus3.branchPred.usedRAS       50449648                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPredindirectMispredicted          385                       # Number of mispredicted indirect branches.
system.switch_cpus3.cc_regfile_reads        965835705                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       946772219                       # number of cc regfile writes
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.branchMispredicts      2446458                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.branches         547538629                       # Number of branches committed
system.switch_cpus3.commit.bw_lim_events    200660709                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.commitNonSpecStalls     24056388                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.commitSquashedInsts    128419027                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.committedInsts   2932347066                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    3396227086                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.committed_per_cycle::samples   2551302599                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.331174                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.428922                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0   1635456978     64.10%     64.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    284319479     11.14%     75.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2    182820529      7.17%     82.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     60873043      2.39%     84.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     84929414      3.33%     88.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     29995974      1.18%     89.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     37061089      1.45%     90.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7     35185384      1.38%     92.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8    200660709      7.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total   2551302599                       # Number of insts commited each cycle
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.function_calls     48203224                       # Number of function calls committed.
system.switch_cpus3.commit.int_insts       2849847926                       # Number of committed integer instructions.
system.switch_cpus3.commit.loads            637180970                       # Number of loads committed
system.switch_cpus3.commit.membars           26728866                       # Number of memory barriers committed
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu   1959273430     57.69%     57.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult    101510525      2.99%     60.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     44451378      1.31%     61.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp     29402328      0.87%     62.85% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt     12100644      0.36%     63.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     40093743      1.18%     64.39% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMultAcc     48250263      1.42%     65.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv      6751957      0.20%     66.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMisc     41861504      1.23%     67.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu      2672805      0.08%     67.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc       167050      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    637180970     18.76%     86.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    472510489     13.91%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   3396227086                       # Class of committed instruction
system.switch_cpus3.commit.refs            1109691459                       # Number of memory references committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.vec_insts        397535340                       # Number of committed Vector instructions.
system.switch_cpus3.committedInsts         2932347066                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           3396227086                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.875753                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.875753                       # CPI: Total CPI of All Threads
system.switch_cpus3.decode.BlockedCycles   1641029367                       # Number of cycles decode is blocked
system.switch_cpus3.decode.BranchMispred        84191                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.BranchResolved    223701307                       # Number of times decode resolved a branch
system.switch_cpus3.decode.DecodedInsts    3549255605                       # Number of instructions handled by decode
system.switch_cpus3.decode.IdleCycles       312023246                       # Number of cycles decode is idle
system.switch_cpus3.decode.RunCycles        532803255                       # Number of cycles decode is running
system.switch_cpus3.decode.SquashCycles       2495261                       # Number of cycles decode is squashing
system.switch_cpus3.decode.SquashedInsts       338860                       # Number of squashed instructions handled by decode
system.switch_cpus3.decode.UnblockCycles     79658123                       # Number of cycles decode is unblocking
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.fetch.Branches          567343299                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.CacheLines        472577401                       # Number of cache lines fetched
system.switch_cpus3.fetch.Cycles           2090981246                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.IcacheSquashes       583075                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.Insts            3099168693                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.MiscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.SquashCycles        5158870                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.branchRate         0.220927                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.icacheStallCycles    474448487                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.predictedBranches    293121922                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.rate               1.206836                       # Number of inst fetches per cycle
system.switch_cpus3.fetch.rateDist::samples   2568009253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.392969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.636086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0      1844766079     71.84%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        88494057      3.45%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2       103204600      4.02%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        63014883      2.45%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4       104012013      4.05%     85.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5        48366381      1.88%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        30288496      1.18%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7        33304204      1.30%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       252558540      9.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total   2568009253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.idleCycles                   1988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2888515                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches       557010114                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.364990                       # Inst execution rate
system.switch_cpus3.iew.exec_refs          1172973534                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores         477141781                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       28870760                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    657634448                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts     24142374                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        21851                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts    480840572                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts   3524621347                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    695831753                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3956270                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts   3505309330                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1061329                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     14465074                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       2495261                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     15549754                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1733                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.lsq.thread0.forwLoads     72257639                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1864                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        76717                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads     40137163                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.squashedLoads     20453476                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.squashedStores      8330078                       # Number of stores squashed
system.switch_cpus3.iew.memOrderViolationEvents        76717                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1362465                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1526050                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers       3383047657                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count           3463446062                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.600219                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers       2030569332                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.348688                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent            3464114433                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads      3813125057                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes     2252660613                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.141875                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.141875                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu   1991361610     56.75%     56.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult    101541186      2.89%     59.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     47145140      1.34%     60.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp     29403319      0.84%     61.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt     12740489      0.36%     62.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     41390629      1.18%     63.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc     48250273      1.37%     64.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv      8081935      0.23%     64.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc     51767632      1.48%     66.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     66.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     66.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     66.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      2672805      0.08%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc       167053      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     66.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    696010497     19.83%     86.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    478733033     13.64%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    3509265601                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           84392261                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.024048                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        6730212      7.97%      7.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult       5308651      6.29%     14.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt          113      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult      4943556      5.86%     20.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc      3115504      3.69%     23.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            5      0.00%     23.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc      1320530      1.56%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      31358617     37.16%     62.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite     31615073     37.46%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses    3100450497                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   8710052956                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   3034786634                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes   3099833234                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded        3500478972                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued       3509265601                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded     24142375                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    128394242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        16914                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        85986                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    258859422                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   2568009253                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.366532                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.958798                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1355249331     52.77%     52.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    379012346     14.76%     67.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    263905066     10.28%     77.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    178521723      6.95%     84.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4    153099290      5.96%     90.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     90062877      3.51%     94.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     70294308      2.74%     96.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     40513935      1.58%     98.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     37350377      1.45%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   2568009253                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.366530                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses     493207365                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads    960896673                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses    428659428                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes    553258712                       # Number of vector instruction queue writes
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.memDep0.conflictingLoads     33726293                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     20130389                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    657634448                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    480840572                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads     4944651127                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes     277275214                       # number of misc regfile writes
system.switch_cpus3.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.rename.BlockCycles       54230616                       # Number of cycles rename is blocking
system.switch_cpus3.rename.CommittedMaps   3688187362                       # Number of HB maps that are committed
system.switch_cpus3.rename.IQFullEvents      27923155                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.IdleCycles       351706262                       # Number of cycles rename is idle
system.switch_cpus3.rename.LQFullEvents     149263805                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.ROBFullEvents        75139                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.RenameLookups   6582747200                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.RenamedInsts    3533835724                       # Number of instructions processed by rename
system.switch_cpus3.rename.RenamedOperands   3862607950                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RunCycles        572040418                       # Number of cycles rename is running
system.switch_cpus3.rename.SQFullEvents     248027245                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.SquashCycles       2495261                       # Number of cycles rename is squashing
system.switch_cpus3.rename.UnblockCycles    481264009                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.UndoneMaps       174420569                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.int_rename_lookups   3800056375                       # Number of integer rename lookups
system.switch_cpus3.rename.serializeStallCycles   1106272684                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.serializingInsts     32895248                       # count of serializing insts renamed
system.switch_cpus3.rename.skidInsts        421238304                       # count of insts added to the skid buffer
system.switch_cpus3.rename.tempSerializingInsts     24142533                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.vec_rename_lookups    612718418                       # Number of vector rename lookups
system.switch_cpus3.rob.rob_reads          5875285871                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         7066003115                       # The number of ROB writes
system.switch_cpus3.timesIdled                     14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.vec_regfile_reads       507611972                       # number of vector regfile reads
system.switch_cpus3.vec_regfile_writes      319985767                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        43054                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           28                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     40059438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3512                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     80118879                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3540                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7660104                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3258174                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4494901                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93904                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93904                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7660105                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     11633489                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     11627603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     23261092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23261092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    705405056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    704154240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1409559296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1409559296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7754009                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7754009    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7754009                       # Request fanout histogram
system.membus.reqLayer0.occupancy         24407245945                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         24341485174                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        73835150537                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   2000204364                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    260314417                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2260518781                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   2000204364                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    260314417                       # number of overall hits
system.cpu2.icache.overall_hits::total     2260518781                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          874                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           62                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           936                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          874                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           62                       # number of overall misses
system.cpu2.icache.overall_misses::total          936                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      5149950                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5149950                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      5149950                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5149950                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   2000205238                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    260314479                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2260519717                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   2000205238                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    260314479                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2260519717                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 83063.709677                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  5502.083333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 83063.709677                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  5502.083333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          287                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    57.400000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          299                       # number of writebacks
system.cpu2.icache.writebacks::total              299                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      4488588                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4488588                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      4488588                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4488588                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 84690.339623                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 84690.339623                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 84690.339623                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 84690.339623                       # average overall mshr miss latency
system.cpu2.icache.replacements                   299                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   2000204364                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    260314417                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2260518781                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          874                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           62                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          936                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      5149950                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5149950                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    260314479                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2260519717                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 83063.709677                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  5502.083333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      4488588                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4488588                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 84690.339623                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 84690.339623                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.115147                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2260519708                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              927                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2438532.586839                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   598.676191                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    24.438956                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.959417                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.039165                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.998582                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      88160269890                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     88160269890                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    633389750                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    915995699                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1549385449                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    633389750                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    915995699                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1549385449                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      6152122                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     52743232                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      58895354                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      6152122                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     52743232                       # number of overall misses
system.cpu2.dcache.overall_misses::total     58895354                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 1947617179779                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1947617179779                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 1947617179779                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1947617179779                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    639541872                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    968738931                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1608280803                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    639541872                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    968738931                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1608280803                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.009620                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.054445                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.036620                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.009620                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.054445                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.036620                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 36926.390476                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33069.114073                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 36926.390476                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33069.114073                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        69551                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets    119010441                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             3447                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets        1550287                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    20.177256                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    76.766715                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4144320                       # number of writebacks
system.cpu2.dcache.writebacks::total          4144320                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     43630010                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     43630010                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     43630010                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     43630010                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      9113222                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9113222                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      9113222                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9113222                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 266742114363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 266742114363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 266742114363                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 266742114363                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.009407                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005666                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.009407                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005666                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 29269.792217                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 29269.792217                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 29269.792217                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 29269.792217                       # average overall mshr miss latency
system.cpu2.dcache.replacements              15265254                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    453503587                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    644653560                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1098157147                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5814049                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     52605062                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     58419111                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1940300987907                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1940300987907                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    697258622                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   1156576258                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.012658                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.075446                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.050510                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 36884.301893                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33213.463106                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     43509202                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     43509202                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9095860                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9095860                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 266479278012                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 266479278012                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.013045                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007864                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 29296.765563                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 29296.765563                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    179886163                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    271342139                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     451228302                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       338073                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       138170                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       476243                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   7316191872                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   7316191872                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    271480309                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    451704545                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.001876                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000509                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001054                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 52950.654064                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 15362.308469                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       120808                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       120808                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        17362                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        17362                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    262836351                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    262836351                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000064                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 15138.598721                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15138.598721                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     13495618                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     20778240                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     34273858                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           73                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          240                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          313                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     16095366                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     16095366                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     20778480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     34274171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 67064.025000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 51422.894569                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data          141                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data           99                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      1013310                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1013310                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10235.454545                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10235.454545                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     13495691                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     20778278                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     34273969                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     20778278                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     34273969                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1633198825                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15265510                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           106.986195                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   135.198975                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   120.800337                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.528121                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.471876                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      53673791686                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     53673791686                       # Number of data accesses
system.cpu3.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu3.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst   1922448247                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst    472577327                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      2395025574                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst   1922448247                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst    472577327                       # number of overall hits
system.cpu3.icache.overall_hits::total     2395025574                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          862                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst           73                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           935                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          862                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst           73                       # number of overall misses
system.cpu3.icache.overall_misses::total          935                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst      7054806                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7054806                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst      7054806                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7054806                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst   1922449109                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst    472577400                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   2395026509                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst   1922449109                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst    472577400                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   2395026509                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 96641.178082                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  7545.247059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 96641.178082                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  7545.247059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          311                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    62.200000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          292                       # number of writebacks
system.cpu3.icache.writebacks::total              292                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           19                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      5599893                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5599893                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      5599893                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5599893                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 103701.722222                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 103701.722222                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 103701.722222                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 103701.722222                       # average overall mshr miss latency
system.cpu3.icache.replacements                   292                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst   1922448247                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst    472577327                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     2395025574                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          862                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst           73                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          935                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst      7054806                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7054806                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst   1922449109                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst    472577400                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   2395026509                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 96641.178082                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  7545.247059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      5599893                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5599893                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 103701.722222                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 103701.722222                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          623.927144                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         2395026490                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              916                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         2614657.740175                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   595.701890                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    28.225253                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.954650                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.045233                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      93406034767                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     93406034767                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data    690207921                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    976046529                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      1666254450                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data    690207921                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    976046529                       # number of overall hits
system.cpu3.dcache.overall_hits::total     1666254450                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      7003021                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     37552584                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      44555605                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      7003021                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     37552584                       # number of overall misses
system.cpu3.dcache.overall_misses::total     44555605                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 1451119392406                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1451119392406                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 1451119392406                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1451119392406                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    697210942                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data   1013599113                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   1710810055                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    697210942                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data   1013599113                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   1710810055                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.010044                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.037049                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.026044                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.010044                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.037049                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.026044                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 38642.331308                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32568.728276                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 38642.331308                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 32568.728276                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        56900                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         5117                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1752                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             49                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    32.477169                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   104.428571                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      9068854                       # number of writebacks
system.cpu3.dcache.writebacks::total          9068854                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data     26970714                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     26970714                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data     26970714                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     26970714                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     10581870                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     10581870                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     10581870                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     10581870                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 310834737765                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 310834737765                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 310834737765                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 310834737765                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.010440                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006185                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.010440                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006185                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 29374.272956                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 29374.272956                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 29374.272956                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 29374.272956                       # average overall mshr miss latency
system.cpu3.dcache.replacements              17584852                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data    395853069                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    527770270                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      923623339                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      6556260                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     37374578                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     43930838                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 1436366751528                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1436366751528                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    402409329                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    565144848                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    967554177                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.016293                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.066133                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.045404                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 38431.651363                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32696.092698                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data     26849837                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     26849837                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data     10524741                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     10524741                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 307988087682                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 307988087682                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.018623                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010878                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 29263.246258                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 29263.246258                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data    294354852                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    448276259                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     742631111                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       446761                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       178006                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       624767                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  14752640878                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  14752640878                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data    294801613                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    448454265                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    743255878                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.001515                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000397                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000841                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 82877.211319                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 23613.028342                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data       120877                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       120877                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        57129                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        57129                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   2846650083                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2846650083                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000127                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 49828.459854                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 49828.459854                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data     15390145                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data     24056180                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total     39446325                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           95                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          285                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          380                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data     18868833                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     18868833                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data     15390240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data     24056465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total     39446705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 66206.431579                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 49654.823684                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus3.data          163                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          163                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          122                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          122                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1268514                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1268514                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 10397.655738                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10397.655738                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data     15390240                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data     24056224                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total     39446464                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data     15390240                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data     24056224                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total     39446464                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         1762732347                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         17585108                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           100.240064                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   137.800615                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   118.198704                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.538284                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.461714                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses      57288088276                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses     57288088276                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1890151308                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    433332458                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2323483766                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1890151308                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    433332458                       # number of overall hits
system.cpu0.icache.overall_hits::total     2323483766                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          928                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           74                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1002                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          928                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           74                       # number of overall misses
system.cpu0.icache.overall_misses::total         1002                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      6817116                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6817116                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      6817116                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6817116                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1890152236                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    433332532                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2323484768                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1890152236                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    433332532                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2323484768                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 92123.189189                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6803.508982                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 92123.189189                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6803.508982                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          284                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.800000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          361                       # number of writebacks
system.cpu0.icache.writebacks::total              361                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           58                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           58                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      5617407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5617407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      5617407                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5617407                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 96851.844828                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 96851.844828                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 96851.844828                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 96851.844828                       # average overall mshr miss latency
system.cpu0.icache.replacements                   361                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1890151308                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    433332458                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2323483766                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           74                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1002                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      6817116                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6817116                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1890152236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    433332532                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2323484768                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 92123.189189                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6803.508982                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           58                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      5617407                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5617407                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 96851.844828                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 96851.844828                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          622.903928                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2323484752                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              986                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2356475.407708                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   594.368130                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    28.535798                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.952513                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.045730                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998243                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      90615906938                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     90615906938                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    629575194                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1016525279                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1646100473                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    629575194                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1016525279                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1646100473                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5298470                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     36835941                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42134411                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5298470                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     36835941                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42134411                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1190772808302                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1190772808302                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1190772808302                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1190772808302                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    634873664                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1053361220                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1688234884                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    634873664                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1053361220                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1688234884                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.008346                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.034970                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.024958                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.008346                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.034970                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.024958                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 32326.384938                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28261.290001                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 32326.384938                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28261.290001                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       840968                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2409                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            85716                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.811097                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   126.789474                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8565736                       # number of writebacks
system.cpu0.dcache.writebacks::total          8565736                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25351820                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25351820                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25351820                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25351820                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11484121                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11484121                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11484121                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11484121                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 293479536785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 293479536785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 293479536785                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 293479536785                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.010902                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006802                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.010902                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006802                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 25555.245960                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25555.245960                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 25555.245960                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25555.245960                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16794425                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    380044675                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    525179298                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      905223973                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4939108                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     36631421                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     41570529                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1181795709156                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1181795709156                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    384983783                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    561810719                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    946794502                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012829                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.065202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043907                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 32261.803580                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28428.690651                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25239369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25239369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     11392052                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11392052                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 291515973441                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 291515973441                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.020277                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 25589.417380                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25589.417380                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249530519                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    491345981                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     740876500                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       359362                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       204520                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       563882                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   8977099146                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8977099146                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    249889881                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    491550501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    741440382                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001438                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000416                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000761                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 43893.502572                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15920.173274                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       112451                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       112451                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        92069                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92069                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1963563344                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1963563344                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000187                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 21327.084513                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21327.084513                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      5561743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     17006431                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     22568174                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         4665                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        14884                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        19549                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    165954324                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    165954324                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      5566408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     17021315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     22587723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000838                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000874                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000865                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11149.847084                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8489.146453                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data         7456                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         7456                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data         7428                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7428                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data     74589624                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     74589624                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000436                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000329                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10041.683360                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10041.683360                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      5566408                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     17021141                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     22587549                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      5566408                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     17021141                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     22587549                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1708050890                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16794681                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           101.701895                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   121.080148                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   134.919163                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.472969                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.527028                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      55485919673                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     55485919673                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1949091507                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    361687860                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2310779367                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1949091507                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    361687860                       # number of overall hits
system.cpu1.icache.overall_hits::total     2310779367                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          888                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           80                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           968                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          888                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           80                       # number of overall misses
system.cpu1.icache.overall_misses::total          968                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      7114437                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7114437                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      7114437                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7114437                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1949092395                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    361687940                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2310780335                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1949092395                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    361687940                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2310780335                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 88930.462500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  7349.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 88930.462500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  7349.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          374                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    62.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          315                       # number of writebacks
system.cpu1.icache.writebacks::total              315                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           29                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           29                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      4985652                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4985652                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      4985652                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4985652                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 97757.882353                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 97757.882353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 97757.882353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 97757.882353                       # average overall mshr miss latency
system.cpu1.icache.replacements                   315                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1949091507                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    361687860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2310779367                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          888                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           80                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          968                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      7114437                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7114437                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1949092395                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    361687940                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2310780335                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 88930.462500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  7349.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           29                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      4985652                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4985652                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 97757.882353                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 97757.882353                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.960446                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2310780306                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              939                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2460894.894569                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   597.097372                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    26.863074                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.956887                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.043050                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      90120434004                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     90120434004                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    729957036                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   1004419761                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1734376797                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    729957036                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   1004419761                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1734376797                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6846089                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     23490883                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      30336972                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6846089                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     23490883                       # number of overall misses
system.cpu1.dcache.overall_misses::total     30336972                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 826485130336                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 826485130336                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 826485130336                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 826485130336                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    736803125                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1027910644                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1764713769                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    736803125                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1027910644                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1764713769                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009292                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.022853                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017191                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009292                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.022853                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017191                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 35183.229610                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27243.494517                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 35183.229610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27243.494517                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        43164                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        45455                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1002                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            286                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    43.077844                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   158.933566                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5846608                       # number of writebacks
system.cpu1.dcache.writebacks::total          5846608                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     14618843                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     14618843                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     14618843                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     14618843                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8872040                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8872040                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8872040                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8872040                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 239273288535                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 239273288535                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 239273288535                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 239273288535                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.008631                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005027                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.008631                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005027                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26969.365392                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26969.365392                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26969.365392                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26969.365392                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15720273                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    415658593                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    559487445                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      975146038                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6173628                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     23433465                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     29607093                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 825056194008                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 825056194008                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    421832221                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    582920910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1004753131                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.014635                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.040200                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029467                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 35208.459099                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27866.842382                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     14572931                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14572931                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      8860534                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8860534                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 238994899335                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 238994899335                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.015200                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008819                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 26972.967920                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26972.967920                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    314298443                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    444932316                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     759230759                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       672461                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        57418                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       729879                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1428936328                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1428936328                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    314970904                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    444989734                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    759960638                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002135                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000129                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000960                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 24886.556968                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  1957.771532                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data        45912                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        45912                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        11506                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11506                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    278389200                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    278389200                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 24195.132974                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24195.132974                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     19717750                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     29895631                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     49613381                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2072                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          329                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2401                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data     25321908                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     25321908                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     19719822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     29895960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     49615782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000105                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000048                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 76966.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10546.400666                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          329                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          329                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data     25047522                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     25047522                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 76132.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76132.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     19719822                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     29895672                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     49615494                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     19719822                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     29895672                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     49615494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1849326201                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15720529                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           117.637657                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   143.155190                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   112.844129                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.559200                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.440797                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      59661961969                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     59661961969                       # Number of data accesses
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          39773126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19128893                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          211                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28685721                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286311                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286311                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           216                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     39772911                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34474644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     26617105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     27339957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     31745976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             120178316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        14336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2162091520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        13056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1515913088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        12288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1461957248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        13824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   2019070464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7159085824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7755402                       # Total snoops (count)
system.tol2bus.snoopTraffic                 417047424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         47814840                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000975                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031231                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47768240     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  46572      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     28      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           47814840                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        59882283783                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            110505                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy      22087878167                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy           113006                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23985422277                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            122178                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       18522838677                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            106335                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       19027349660                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.8                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data    121259904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data    104427008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data    129345536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus3.data    141346304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         496390528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    209014656                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      209014656                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       947343                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       815836                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data      1010512                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus3.data      1104268                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3878051                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1632927                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1632927                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data    113235928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         2152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     97516894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         2510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data    120786520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus3.inst         3108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus3.data    131993177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            463543516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         2152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         2510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus3.inst         3108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     195183798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           195183798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     195183798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data    113235928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         2152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     97516894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         2510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data    120786520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus3.inst         3108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus3.data    131993177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           658727314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3265854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1894293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1631087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples   2020455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus3.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus3.data::samples   2207443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000139841754                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       185095                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       185095                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           13305787                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3084505                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3878051                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1632927                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  7756102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3265854                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  2640                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           477894                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           496099                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           542907                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           515696                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           476155                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           450240                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           442480                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           450347                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           460746                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           483158                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          505788                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          524590                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          510394                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          498876                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          482404                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          435688                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           188266                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           209652                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           239154                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           228560                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           209512                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           189059                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           185158                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           177880                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           183290                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           205290                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          224384                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          234696                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          215316                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          207498                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          202252                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          165868                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.25                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.31                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                222176393303                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               38767310000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           367553805803                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    28655.12                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               47405.12                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4149390                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1509969                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                53.52                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               46.24                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              7756102                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3265854                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3345267                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3393624                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 492763                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 449902                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                  37005                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                  31743                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   1696                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                   1365                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     53                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     42                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                129077                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                134224                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                179370                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                182713                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                187471                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                187546                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                187920                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                187849                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                187715                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                187615                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                187747                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                188324                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                189470                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                192397                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                190902                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                186513                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                185798                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                185551                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  7433                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                   176                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                    15                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      5359932                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   131.575221                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   126.440689                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    56.874657                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       304416      5.68%      5.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      4922933     91.85%     97.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        68330      1.27%     98.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        15662      0.29%     99.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        14699      0.27%     99.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        14388      0.27%     99.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        19267      0.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          172      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           65      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      5359932                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       185095                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     41.888987                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    39.678654                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    13.670597                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              4      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           956      0.52%      0.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23        10081      5.45%      5.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31        29822     16.11%     22.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        43947     23.74%     45.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        41043     22.17%     67.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        28988     15.66%     83.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        16653      9.00%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         8047      4.35%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         3440      1.86%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1376      0.74%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          485      0.26%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          171      0.09%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           50      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           20      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       185095                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       185095                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.644102                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.603590                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.201028                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           50079     27.06%     27.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            4447      2.40%     29.46% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          110313     59.60%     89.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            4989      2.70%     91.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           13495      7.29%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             578      0.31%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22            1052      0.57%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23              53      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              84      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       185095                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             496221568                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 168960                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              209013440                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              496390528                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           209014656                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      463.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      195.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   463.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   195.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.15                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.62                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860622862                       # Total gap between requests
system.mem_ctrls0.avgGap                    194314.08                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data    121234752                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data    104389568                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data    129309120                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus3.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus3.data    141276352                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    209013440                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3227.310554601980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 113212440.600160166621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 2151.540369734653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 97481931.306927412748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 2510.130431357096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 120752513.825895249844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus3.inst 3107.780534061166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus3.data 131927853.566338121891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 195182662.316454768181                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1894686                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1631672                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data      2021024                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus3.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus3.data      2208536                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3265854                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2806330                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  93660926092                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      1648548                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  79047811990                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      1815554                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data  87881479681                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus3.inst      2401130                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus3.data 106954916478                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 25065289393845                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     51969.07                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     49433.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     45793.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     48445.90                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     43227.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     43483.64                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus3.inst     46175.58                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus3.data     48427.97                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   7674957.11                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   51.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         19140297960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         10173302040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        27857738160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        8553460680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    458663118660                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     24967847040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      633888433020                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       591.942949                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  60968391262                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 974133976462                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         19129659360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         10167639900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        27501980520                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        8494198020                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    458656478730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     24973464960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      633456089970                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       591.539214                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  60980753541                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 974121614183                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data    121586304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data    104420480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data    129320448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus3.data    140781056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         496122624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    208031616                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      208031616                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       949893                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       815785                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data      1010316                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus3.data      1099852                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3875958                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1625247                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1625247                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         3347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data    113540730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         3825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     97510798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         2988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data    120763092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus3.inst         3227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus3.data    131465332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            463293339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         3347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         3825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         2988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus3.inst         3227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           13387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     194265807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           194265807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     194265807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         3347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data    113540730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         3825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     97510798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         2988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data    120763092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus3.inst         3227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus3.data    131465332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           657559147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3250494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1899400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1631005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples   2020097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus3.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus3.data::samples   2198641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000120801332                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       184282                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       184282                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           13292220                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3070056                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3875958                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1625247                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  7751916                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3250494                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  2549                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           474744                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           497570                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           542458                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           514071                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           480008                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           450356                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           441729                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           449208                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           461824                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           480558                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          502729                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          526091                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          508441                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          498368                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          480394                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          440818                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           186070                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           204842                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           241988                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           224274                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           205210                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           187534                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           179692                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           179906                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           186436                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           206152                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          222249                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          236362                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          215508                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          208506                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          196590                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          169148                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.25                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.32                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                222148803603                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               38746835000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           367449434853                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    28666.70                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47416.70                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4147224                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1501922                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                53.52                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.21                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              7751916                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3250494                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3345124                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3392939                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 490902                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 448459                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                  36889                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                  31762                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                   1766                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                   1434                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     51                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     41                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                128326                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                133398                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                178717                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                181895                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                186689                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                186771                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                187085                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                186915                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                186753                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                186729                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                186850                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                187408                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                188690                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                191558                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                189963                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                185696                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                184995                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                184701                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  7161                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                   164                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      5350684                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   131.569882                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   126.434843                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    56.904738                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       303980      5.68%      5.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      4914538     91.85%     97.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        68077      1.27%     98.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        15669      0.29%     99.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        14533      0.27%     99.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        14319      0.27%     99.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        19287      0.36%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          207      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           74      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      5350684                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       184282                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     42.051503                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    39.841604                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    13.699807                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              7      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           114      0.06%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          732      0.40%      0.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         2856      1.55%      2.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         7015      3.81%      5.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        12080      6.56%     12.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        17117      9.29%     21.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        21007     11.40%     33.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        22565     12.24%     45.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        21840     11.85%     57.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        19434     10.55%     67.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        16142      8.76%     76.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55        12617      6.85%     83.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         9733      5.28%     88.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         7104      3.85%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         4848      2.63%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         3344      1.81%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         2185      1.19%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79         1383      0.75%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          880      0.48%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87          504      0.27%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91          306      0.17%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95          199      0.11%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99          122      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103           70      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107           36      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111           20      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115           15      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::116-119            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-123            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       184282                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       184282                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.638549                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.598172                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.198490                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           50185     27.23%     27.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            4306      2.34%     29.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          109868     59.62%     89.19% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            4839      2.63%     91.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           13349      7.24%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             602      0.33%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22            1028      0.56%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              31      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              67      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       184282                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             495959488                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 163136                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              208029888                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              496122624                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           208031616                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      463.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      194.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   463.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   194.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.14                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.62                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860431042                       # Total gap between requests
system.mem_ctrls1.avgGap                    194659.25                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data    121561600                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data    104384320                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data    129286208                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus3.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus3.data    140713024                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    208029888                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 3346.840575142794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 113517660.507611125708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 3824.960657306051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 97477030.576085239649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 2988.250513520352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 120731117.952218458056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus3.inst 3227.310554601980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus3.data 131401801.945938006043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 194264193.638619154692                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1899786                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1631570                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data      2020632                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus3.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus3.data      2199704                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3250494                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      2466810                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  93876922084                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      2927972                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  79092914603                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      2173690                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data  87891308665                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus3.inst      3074080                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus3.data 106577646949                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 25064732449753                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     44050.18                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     49414.47                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     45749.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     48476.57                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     43473.80                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     43496.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus3.inst     56927.41                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus3.data     48450.90                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   7711053.29                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   51.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         19143603780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         10175055330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        27840452220                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        8565764220                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    458479262310                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     25122693120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      633859499460                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       591.915930                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  61368245937                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 973734121787                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         19060308540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         10130790450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        27490028160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        8401673520                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    458737715700                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     24905052480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      633258237330                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       591.354454                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  60796472935                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 974305894789                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      9594309                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      7240748                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      7092487                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      8377872                       # number of demand (read+write) hits
system.l2.demand_hits::total                 32305419                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      9594309                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      7240748                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      7092487                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      8377872                       # number of overall hits
system.l2.overall_hits::total                32305419                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           55                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1897237                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1631621                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      2020828                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data      2204120                       # number of demand (read+write) misses
system.l2.demand_misses::total                7754010                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           55                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1897237                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1631621                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           46                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      2020828                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data      2204120                       # number of overall misses
system.l2.overall_misses::total               7754010                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      5534007                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 192715140540                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      4909341                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 163290724407                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      4400184                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 191797113372                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      5522331                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data 221566254231                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     769389598413                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5534007                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 192715140540                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      4909341                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 163290724407                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      4400184                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 191797113372                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      5522331                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data 221566254231                       # number of overall miss cycles
system.l2.overall_miss_latency::total    769389598413                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     11491546                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      8872369                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      9113315                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data     10581992                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             40059429                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     11491546                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      8872369                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      9113315                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data     10581992                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            40059429                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.165098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.980392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.183899                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.978723                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.221745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.981481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.208290                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.193563                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.165098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.980392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.183899                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.978723                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.221745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.981481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.208290                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.193563                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 100618.309091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 101576.735295                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 98186.820000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 100078.832282                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 95656.173913                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 94910.162256                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 104194.924528                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 100523.680304                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99224.736415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 100618.309091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 101576.735295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 98186.820000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 100078.832282                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 95656.173913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 94910.162256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 104194.924528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 100523.680304                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99224.736415                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3258174                       # number of writebacks
system.l2.writebacks::total                   3258174                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1897236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1631621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      2020828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data      2204120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7754009                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1897236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1631621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      2020828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data      2204120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7754009                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      5064020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 176499875933                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      4481431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 149345872851                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      4006038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 174527491369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      5070405                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data 202729824795                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 703121686842                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      5064020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 176499875933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      4481431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 149345872851                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      4006038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 174527491369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      5070405                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data 202729824795                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 703121686842                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.165098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.980392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.183899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.978723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.221745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.981481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.208290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.193563                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.165098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.980392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.183899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.978723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.221745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.981481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.208290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.193563                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 92073.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 93030.005720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 89628.620000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 91532.208062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 87087.782609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 86364.347371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 95668.018868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 91977.671268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90678.471851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 92073.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 93030.005720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 89628.620000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 91532.208062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 87087.782609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 86364.347371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 95668.018868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 91977.671268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90678.471851                       # average overall mshr miss latency
system.l2.replacements                        7755393                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15870719                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15870719                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15870719                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15870719                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          211                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              211                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          211                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          211                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1222                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1222                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data        80986                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        10152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        69032                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data        32237                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                192407                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        11080                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data         1357                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data        56573                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data        24894                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93904                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   1106462796                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data    129247899                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data   5616474171                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data   2485121091                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9337305957                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        92066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data        11509                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data       125605                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data        57131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286311                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.120348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.117908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.450404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.435735                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.327979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 99861.263177                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 95245.319823                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 99278.351351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 99828.114847                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99434.592318                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        11080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data         1357                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data        56573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data        24894                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93904                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1011751494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data    117660122                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5132947116                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data   2272432467                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8534791199                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.120348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.117908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.450404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.435735                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.327979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 91313.311733                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 86706.058954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 90731.393350                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 91284.344300                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90888.473324                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              204                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5534007                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      4909341                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      4400184                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      5522331                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     20365863                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           55                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            207                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.980392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.978723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 100618.309091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 98186.820000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 95656.173913                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 104194.924528                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99832.661765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          204                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      5064020                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      4481431                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      4006038                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      5070405                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18621894                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.980392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.978723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 92073.090909                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 89628.620000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 87087.782609                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 95668.018868                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91283.794118                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      9513323                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      7230596                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      7023455                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      8345635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          32113009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1886157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1630264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1964255                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data      2179226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7659902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 191608677744                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 163161476508                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 186180639201                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data 219081133140                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 760031926593                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data     11399480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      8860860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      8987710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data     10524861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      39772911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.165460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.183985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.218549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.207055                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.192591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 101586.812627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 100082.855604                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 94784.352949                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 100531.625972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99222.147567                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1886156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1630264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1964255                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data      2179226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7659901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 175488124439                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 149228212729                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 169394544253                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 200457392328                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 694568273749                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.165460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.183985                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.218549                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.207055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.192591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 93040.090236                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 91536.225255                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 86238.570986                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 91985.591365                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90675.881287                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                   104440846                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7788161                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.410206                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.830895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      809.053536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      450.164143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      442.229738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      508.036818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.154150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  7305.672322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.165212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  6925.634103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.133833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  7678.352029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst     0.147225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  8625.425998                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.024690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.015504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.222951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.211354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.234325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.263227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          766                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6753                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19878                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5293                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1289402641                       # Number of tag accesses
system.l2.tags.data_accesses               1289402641                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
