
.\rom_0x08003000.elf:     file format elf32-littlearm
.\rom_0x08003000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08003000

Program Header:
0x70000001 off    0x0000a118 vaddr 0x0800a118 paddr 0x0800a118 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x08000000 paddr 0x08000000 align 2**15
         filesz 0x0000a5a0 memsz 0x0000a5a0 flags r-x
    LOAD off    0x00010000 vaddr 0x20000000 paddr 0x0800a5a0 align 2**15
         filesz 0x00000580 memsz 0x000005dc flags rw-
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007118  08003000  08003000  00003000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0800a118  0800a118  0000a118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000480  0800a120  0800a120  0000a120  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000580  20000000  0800a5a0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000005c  20000580  0800ab20  00010580  2**2
                  ALLOC
  5 .debug_info   00003924  00000000  00000000  00010580  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000eec  00000000  00000000  00013ea4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 00000160  00000000  00000000  00014d90  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000b13  00000000  00000000  00014ef0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000f7c  00000000  00000000  00015a03  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .comment      00000030  00000000  00000000  0001697f  2**0
                  CONTENTS, READONLY
 11 .ARM.attributes 00000031  00000000  00000000  000169af  2**0
                  CONTENTS, READONLY
 12 .debug_frame  000011c4  00000000  00000000  000169e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000099e  00000000  00000000  00017ba4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000001b0  00000000  00000000  00018542  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08003000 l    d  .text	00000000 .text
0800a118 l    d  .ARM.exidx	00000000 .ARM.exidx
0800a120 l    d  .rodata	00000000 .rodata
20000000 l    d  .data	00000000 .data
20000580 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
20004fff l       *ABS*	00000000 RAM_END
20004c00 l       *ABS*	00000000 PSP_BASE
20004c00 l       *ABS*	00000000 MSP_LIMIT
20005000 l       *ABS*	00000000 MSP_BASE
00000400 l       *ABS*	00000000 MSP_SIZE
08003179 l       .text	00000000 _PSR
0800313a l       .text	00000000 _loop
0800316c l       .text	00000000 fmt
0800317d l       .text	00000000 _r0
08003181 l       .text	00000000 _r1
08003185 l       .text	00000000 _r2
08003189 l       .text	00000000 _r3
0800318d l       .text	00000000 _r4
08003191 l       .text	00000000 _r5
08003195 l       .text	00000000 _r6
08003199 l       .text	00000000 _r7
0800319d l       .text	00000000 _r8
080031a1 l       .text	00000000 _r9
080031a5 l       .text	00000000 _r10
080031a9 l       .text	00000000 _r11
080031ad l       .text	00000000 _r12
080031b1 l       .text	00000000 _PSP
00000000 l    df *ABS*	00000000 clock.c
00000000 l    df *ABS*	00000000 core_cm3.c
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 runtime.c
20000580 l       .bss	00000000 .LANCHOR0
20000580 l     O .bss	00000004 heap.4796
00000000 l    df *ABS*	00000000 stm32f10x_it.c
080035d4 l     F .text	00000038 Stack_Dump
20000584 l       .bss	00000000 .LANCHOR1
0800a120 l     O .rodata	00000020 Stack_reg
00000000 l    df *ABS*	00000000 systick.c
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 impure.c
20000004 l     O .data	000000f0 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
0800a144 l       .rodata	00000000 .LANCHOR0
0800a144 l     O .rodata	00000010 blanks.6752
0800a154 l     O .rodata	00000010 zeroes.6753
00000000 l    df *ABS*	00000000 dtoa.c
08005528 l     F .text	0000014a quorem
00000000 l    df *ABS*	00000000 locale.c
200000f4 l       .data	00000000 .LANCHOR0
200000f4 l     O .data	00000020 lc_ctype_charset
20000118 l     O .data	00000020 lc_message_charset
20000138 l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
20000170 l       .data	00000000 .LANCHOR0
200005a4 l       .bss	00000000 .LANCHOR1
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
0800a168 l       .rodata	00000000 .LANCHOR0
0800a168 l     O .rodata	0000000c p05.5301
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800a290 l       .rodata	00000000 .LANCHOR0
0800a290 l     O .rodata	00000010 blanks.6696
0800a2a0 l     O .rodata	00000010 zeroes.6697
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
08008e88 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _arm_fixunsdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 
0800382c g     F .text	00000006 EXTI2_IRQHandler
0800327c g     F .text	00000006 __set_PRIMASK
080075c8 g     F .text	00000034 _mprec_log10
08007644 g     F .text	0000005e __any_on
0800a240 g     O .rodata	00000028 __mprec_tinytens
0800996c g     F .text	00000012 .hidden __aeabi_dcmple
08008d94 g     F .text	0000001a cleanup_glue
08009a94 g     F .text	00000030 .hidden __gnu_uldivmod_helper
080032e8 g     F .text	00000026 Key_Poll_Init
080098a8 g     F .text	0000007a .hidden __cmpdf2
080037bc g     F .text	00000010 DebugMon_Handler
080098a8 g     F .text	0000007a .hidden __eqdf2
08009ac4 g     F .text	00000352 .hidden __divdi3
08009418 g     F .text	0000005a .hidden __floatdidf
08004054 g     F .text	0000001a vsprintf
080038f0 g     F .text	00000006 TIM1_CC_IRQHandler
08003650 g     F .text	0000012a HardFault_Handler
08006600 g     F .text	00000052 _setlocale_r
08006d68 g     F .text	00000002 __malloc_unlock
08003284 g     F .text	00000006 __get_FAULTMASK
080037dc g     F .text	0000000e SysTick_Handler
080032a4 g     F .text	00000004 __REV
080037f4 g     F .text	00000006 PVD_IRQHandler
08008838 g     F .text	000000ce memmove
080037cc g     F .text	00000010 PendSV_Handler
08003640 g     F .text	00000010 NMI_Handler
08006d6c g     F .text	0000006c _Balloc
08003834 g     F .text	00000006 EXTI3_IRQHandler
08009898 g     F .text	0000008a .hidden __gtdf2
080032e0 g     F .text	00000006 __STREXW
080032c8 g     F .text	00000006 __LDREXW
200005d8 g     O .bss	00000004 errno
08009934 g     F .text	00000010 .hidden __aeabi_cdcmple
08003a2c g     F .text	0000000c SysTick_Get_Load_Time
080034b4 g     F .text	000000dc Main
20000590 g     O .bss	00000004 Uart1_Rx_Data
08003a90 g     F .text	0000003e TIM2_Stopwatch_Start
08006cbc g     F .text	000000a6 memcpy
08009924 g     F .text	00000020 .hidden __aeabi_cdrcmple
08003470 g     F .text	0000001c LED_Display
08004070 g     F .text	000014b4 _svfprintf_r
080093a8 g     F .text	00000022 .hidden __floatsidf
080098a0 g     F .text	00000082 .hidden __ltdf2
08003884 g     F .text	00000006 USB_HP_CAN_TX_IRQHandler
0800381c g     F .text	00000006 EXTI0_IRQHandler
080034a0 g     F .text	00000012 LED_All_Off
08003950 g     F .text	00000006 I2C2_EV_IRQHandler
20000584 g     O .bss	00000004 SysTick_Flag
08009a38 g     F .text	00000000 .hidden __aeabi_uldivmod
080076a4 g     F .text	00000050 __fpclassifyd
08007568 g     F .text	0000005e __ratio
080032b0 g     F .text	00000006 __RBIT
20000000 g       .data	00000000 __RW_BASE__
0800669c g     F .text	00000010 malloc
08008e88 g     F .text	0000025c .hidden __udivsi3
0800a178 g     O .rodata	000000c8 __mprec_tens
0800379c g     F .text	00000010 UsageFault_Handler
0800328c g     F .text	00000006 __set_FAULTMASK
08006654 g     F .text	0000000a __locale_charset
080099f8 g     F .text	00000040 .hidden __fixunsdfsi
0800387c g     F .text	00000006 ADC1_2_IRQHandler
200005a4 g     O .bss	00000004 __malloc_top_pad
20000114 g     O .data	00000004 __mb_cur_max
08009388 g     F .text	0000001e .hidden __aeabi_ui2d
08006678 g     F .text	00000008 _localeconv_r
08006fc8 g     F .text	00000012 __i2b
08003960 g     F .text	00000006 SPI1_IRQHandler
0800389c g     F .text	00000006 CAN_SCE_IRQHandler
08009104 g     F .text	00000000 .hidden __aeabi_drsub
080076f4 g     F .text	00000026 _sbrk_r
080037fc g     F .text	00000006 TAMPER_IRQHandler
08003440 g     F .text	0000002e LED_Init
08003d40 g     F .text	00000022 TIM3_Out_Stop
08009958 g     F .text	00000012 .hidden __aeabi_dcmplt
080031ec g     F .text	00000058 Clock_Init
200005d0 g     O .bss	00000004 __malloc_max_sbrked_mem
080093cc g     F .text	0000003a .hidden __extendsfdf2
080096c8 g     F .text	000001d0 .hidden __aeabi_ddiv
08009110 g     F .text	00000276 .hidden __adddf3
20000580 g       .data	00000000 __RW_LIMIT__
08003f48 g     F .text	00000060 Uart1_Printf
08007400 g     F .text	000000ac __b2d
08009474 g     F .text	00000254 .hidden __aeabi_dmul
08003294 g     F .text	00000006 __get_CONTROL
0800a140 g     O .rodata	00000004 _global_impure_ptr
080089a8 g     F .text	000003ea _realloc_r
08009e18 g     F .text	00000300 .hidden __udivdi3
0800385c g     F .text	00000006 DMA1_Channel4_IRQHandler
0800a268 g     O .rodata	00000028 __mprec_bigtens
08006e9c g     F .text	00000098 __s2b
08009388 g     F .text	0000001e .hidden __floatunsidf
08003590 g     F .text	00000044 _sbrk
0800728c g     F .text	00000042 __mcmp
08003fa8 g     F .text	00000016 Uart1_Get_Pressed
08003fd8 g     F .text	00000042 Uart1_RX_Interrupt_Enable
080039a8 g     F .text	00000006 USART3_IRQHandler
08003804 g     F .text	00000006 RTC_IRQHandler
08003244 g     F .text	00000008 __get_PSP
0800339c g     F .text	000000a4 Key_ISR_Enable
0800324c g     F .text	00000006 __set_PSP
08003874 g     F .text	00000006 DMA1_Channel7_IRQHandler
08008db0 g     F .text	000000d6 _reclaim_reent
08006f34 g     F .text	0000003c __hi0bits
080099a8 g     F .text	0000004e .hidden __fixdfsi
08003c84 g     F .text	00000018 TIM4_Change_Value
08003ad0 g     F .text	00000026 TIM2_Stopwatch_Stop
08003908 g     F .text	00000036 TIM4_IRQHandler
08009110 g     F .text	00000276 .hidden __aeabi_dadd
080098a0 g     F .text	00000082 .hidden __ledf2
08003894 g     F .text	00000006 CAN_RX1_IRQHandler
0800711c g     F .text	000000b8 __pow5mult
08009408 g     F .text	0000006a .hidden __aeabi_ul2d
200005a0 g     O .bss	00000004 __nlocale_changed
00000000  w      *UND*	00000000 __sf_fake_stderr
080031b8 g     F .text	00000000 _HardFault_Handler
08003940 g     F .text	00000006 I2C1_EV_IRQHandler
080030ec g     F .text	00000000 __start
080032b8 g     F .text	00000008 __LDREXB
08009994 g     F .text	00000012 .hidden __aeabi_dcmpgt
0800386c g     F .text	00000006 DMA1_Channel6_IRQHandler
08006c2c g     F .text	00000090 memchr
080086a0 g     F .text	00000198 _free_r
08003900 g     F .text	00000006 TIM3_IRQHandler
08003814 g     F .text	00000006 RCC_IRQHandler
08006660 g     F .text	0000000c __locale_mb_cur_max
08009980 g     F .text	00000012 .hidden __aeabi_dcmpge
080038e8 g     F .text	00000006 TIM1_TRG_COM_IRQHandler
08003844 g     F .text	00000006 DMA1_Channel1_IRQHandler
08003274 g     F .text	00000006 __get_PRIMASK
2000059c g     O .bss	00000004 __mlocale_changed
0800910c g     F .text	0000027a .hidden __aeabi_dsub
08003c40 g     F .text	00000020 TIM4_Check_Timeout
20000578 g     O .data	00000004 __malloc_sbrk_base
00000580 g       *ABS*	00000000 __RW_SIZE__
08009408 g     F .text	0000006a .hidden __floatundidf
080071d4 g     F .text	000000b6 __lshift
080079b8 g     F .text	00000104 __ssprint_r
080039b0 g     F .text	00000006 EXTI15_10_IRQHandler
2000058c g     O .bss	00000004 TIM4_Expired
0800a5a0 g       *ABS*	00000000 __RW_LOAD_ADDR__
080039c8 g     F .text	00000048 SysTick_Run
080032ac g     F .text	00000004 __REVSH
08006fdc g     F .text	00000140 __multiply
200005a8 g     O .bss	00000028 __malloc_current_mallinfo
080074ac g     F .text	000000ba __d2b
0800333c g     F .text	0000002e Key_Wait_Key_Released
080093a8 g     F .text	00000022 .hidden __aeabi_i2d
0800a120 g       .rodata	00000000 __RO_BASE__
08009100  w    F .text	00000002 .hidden __aeabi_ldiv0
080038a4 g     F .text	00000032 EXTI9_5_IRQHandler
080096c8 g     F .text	000001d0 .hidden __divdf3
080075fc g     F .text	00000046 __copybits
20000170 g     O .data	00000408 __malloc_av_
08009474 g     F .text	00000254 .hidden __muldf3
08006d64 g     F .text	00000002 __malloc_lock
08008598 g     F .text	00000062 _calloc_r
08003af8 g     F .text	000000e4 TIM2_Delay
08003968 g     F .text	00000006 SPI2_IRQHandler
00000000  w      *UND*	00000000 __sf_fake_stdin
0800388c g     F .text	00000006 USB_LP_CAN_RX0_IRQHandler
08008908 g     F .text	0000009e memset
0800377c g     F .text	00000010 MemManage_Handler
200005d4 g     O .bss	00000004 __malloc_max_total_mem
200005d8 g       .bss	00000000 __ZI_LIMIT__
08008e88 g     F .text	00000000 .hidden __aeabi_uidiv
080037ac g     F .text	00000010 SVC_Handler
08003a48 g     F .text	00000048 SysTick_OS_Tick
0800329c g     F .text	00000006 __set_CONTROL
08005674 g     F .text	00000f8a _dtoa_r
080066bc g     F .text	0000056e _malloc_r
08009418 g     F .text	0000005a .hidden __aeabi_l2d
08003f04 g     F .text	00000042 Uart1_Send_String
08003ec8 g     F .text	0000003a Uart1_Send_Byte
08003310 g     F .text	0000002a Key_Get_Pressed
08003c9c g     F .text	0000004c TIM3_Out_Init
0800348c g     F .text	00000012 LED_All_On
08003864 g     F .text	00000006 DMA1_Channel5_IRQHandler
0800383c g     F .text	00000006 EXTI4_IRQHandler
080085fc g     F .text	000000a2 _malloc_trim_r
0800771c g     F .text	00000000 strcmp
08003254 g     F .text	00000008 __get_MSP
0800a5a0 g       .rodata	00000000 __RO_LIMIT__
080098a8 g     F .text	0000007a .hidden __nedf2
20000588 g     O .bss	00000004 Key_Value
20000598 g     O .bss	00000004 _PathLocale
08004020 g     F .text	00000032 _vsprintf_r
08003854 g     F .text	00000006 DMA1_Channel3_IRQHandler
08006680 g     F .text	00000012 setlocale
080032a8 g     F .text	00000004 __REV16
20000000 g     O .data	00000004 _impure_ptr
080038e0 g     F .text	00000006 TIM1_UP_IRQHandler
08006674 g     F .text	00000004 __locale_cjk_lang
08007abc g     F .text	00000adc _svfiprintf_r
0000005c g       *ABS*	00000000 __ZI_SIZE__
080037ec g     F .text	00000006 WWDG_IRQHandler
0800325c g     F .text	00000006 __set_MSP
080073bc g     F .text	00000042 __ulp
08003a38 g     F .text	0000000e SysTick_Stop
080038f8 g     F .text	00000006 TIM2_IRQHandler
080099f8 g     F .text	00000040 .hidden __aeabi_d2uiz
20000580 g       .bss	00000000 __ZI_BASE__
08006694 g     F .text	00000008 localeconv
080038d8 g     F .text	00000006 TIM1_BRK_IRQHandler
080090e4 g     F .text	0000001a .hidden __aeabi_uidivmod
08003824 g     F .text	00000006 EXTI1_IRQHandler
0800326c g     F .text	00000006 __set_BASEPRI
08009944 g     F .text	00000012 .hidden __aeabi_dcmpeq
08003c60 g     F .text	00000022 TIM4_Stop
0800336c g     F .text	0000002e Key_Wait_Key_Pressed
08003e10 g     F .text	000000b8 Uart1_Init
080039b8 g     F .text	00000006 RTCAlarm_IRQHandler
080039a0 g     F .text	00000006 USART2_IRQHandler
2000057c g     O .data	00000004 __malloc_trim_threshold
0800666c g     F .text	00000008 __locale_msgcharset
080032d8 g     F .text	00000008 __STREXH
080072d0 g     F .text	000000ea __mdiff
080099a8 g     F .text	0000004e .hidden __aeabi_d2iz
080032c0 g     F .text	00000008 __LDREXH
08003958 g     F .text	00000006 I2C2_ER_IRQHandler
0800384c g     F .text	00000006 DMA1_Channel2_IRQHandler
00000000  w      *UND*	00000000 __sf_fake_stdout
20000594 g     O .bss	00000004 Uart1_Rx_In
08009100  w    F .text	00000002 .hidden __aeabi_idiv0
0800380c g     F .text	00000006 FLASH_IRQHandler
0800378c g     F .text	00000010 BusFault_Handler
08003970 g     F .text	00000030 USART1_IRQHandler
08003a20 g     F .text	0000000c SysTick_Get_Time
08007958 g     F .text	0000005e strlen
08003d64 g     F .text	000000a8 TIM4_Repeat_Interrupt_Enable
08003264 g     F .text	00000006 __get_BASEPRI
08009934 g     F .text	00000010 .hidden __aeabi_cdcmpeq
08009898 g     F .text	0000008a .hidden __gedf2
08003fc0 g     F .text	00000018 Uart1_Get_Char
08003bdc g     F .text	00000062 TIM4_Repeat
08009a64 g     F .text	00000030 .hidden __gnu_ldivmod_helper
08003948 g     F .text	00000006 I2C1_ER_IRQHandler
08003ce8 g     F .text	00000058 TIM3_Out_Freq_Generation
080093cc g     F .text	0000003a .hidden __aeabi_f2d
080032d0 g     F .text	00000008 __STREXB
0800910c g     F .text	0000027a .hidden __subdf3
08003126 g     F .text	00000000 _Print_Reg
08006f70 g     F .text	00000056 __lo0bits
0800360c g     F .text	00000032 Invalid_ISR
08003a10 g     F .text	00000010 SysTick_Check_Timeout
080039c0 g     F .text	00000006 USBWakeUp_IRQHandler
080066ac g     F .text	00000010 free
08006e10 g     F .text	0000008c __multadd
08006dd8 g     F .text	00000036 _Bfree



Disassembly of section .text:

08003000 <__start-0xec>:
 8003000:	20005000 	andcs	r5, r0, r0
 8003004:	080030ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, ip, sp}
 8003008:	00000000 	andeq	r0, r0, r0
 800300c:	080031b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, ip, sp}
	...
 800303c:	080037dd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}
 8003040:	080037ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}
 8003044:	080037f5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}
 8003048:	080037fd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
 800304c:	08003805 	stmdaeq	r0, {r0, r2, fp, ip, sp}
 8003050:	0800380d 	stmdaeq	r0, {r0, r2, r3, fp, ip, sp}
 8003054:	08003815 	stmdaeq	r0, {r0, r2, r4, fp, ip, sp}
 8003058:	0800381d 	stmdaeq	r0, {r0, r2, r3, r4, fp, ip, sp}
 800305c:	08003825 	stmdaeq	r0, {r0, r2, r5, fp, ip, sp}
 8003060:	0800382d 	stmdaeq	r0, {r0, r2, r3, r5, fp, ip, sp}
 8003064:	08003835 	stmdaeq	r0, {r0, r2, r4, r5, fp, ip, sp}
 8003068:	0800383d 	stmdaeq	r0, {r0, r2, r3, r4, r5, fp, ip, sp}
 800306c:	08003845 	stmdaeq	r0, {r0, r2, r6, fp, ip, sp}
 8003070:	0800384d 	stmdaeq	r0, {r0, r2, r3, r6, fp, ip, sp}
 8003074:	08003855 	stmdaeq	r0, {r0, r2, r4, r6, fp, ip, sp}
 8003078:	0800385d 	stmdaeq	r0, {r0, r2, r3, r4, r6, fp, ip, sp}
 800307c:	08003865 	stmdaeq	r0, {r0, r2, r5, r6, fp, ip, sp}
 8003080:	0800386d 	stmdaeq	r0, {r0, r2, r3, r5, r6, fp, ip, sp}
 8003084:	08003875 	stmdaeq	r0, {r0, r2, r4, r5, r6, fp, ip, sp}
 8003088:	0800387d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, fp, ip, sp}
	...
 800309c:	080038a5 	stmdaeq	r0, {r0, r2, r5, r7, fp, ip, sp}
 80030a0:	080038d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, fp, ip, sp}
 80030a4:	080038e1 	stmdaeq	r0, {r0, r5, r6, r7, fp, ip, sp}
 80030a8:	080038e9 	stmdaeq	r0, {r0, r3, r5, r6, r7, fp, ip, sp}
 80030ac:	080038f1 	stmdaeq	r0, {r0, r4, r5, r6, r7, fp, ip, sp}
 80030b0:	080038f9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, fp, ip, sp}
 80030b4:	08003901 	stmdaeq	r0, {r0, r8, fp, ip, sp}
 80030b8:	08003909 	stmdaeq	r0, {r0, r3, r8, fp, ip, sp}
 80030bc:	08003941 	stmdaeq	r0, {r0, r6, r8, fp, ip, sp}
 80030c0:	08003949 	stmdaeq	r0, {r0, r3, r6, r8, fp, ip, sp}
 80030c4:	08003951 	stmdaeq	r0, {r0, r4, r6, r8, fp, ip, sp}
 80030c8:	08003959 	stmdaeq	r0, {r0, r3, r4, r6, r8, fp, ip, sp}
 80030cc:	08003961 	stmdaeq	r0, {r0, r5, r6, r8, fp, ip, sp}
 80030d0:	08003969 	stmdaeq	r0, {r0, r3, r5, r6, r8, fp, ip, sp}
 80030d4:	08003971 	stmdaeq	r0, {r0, r4, r5, r6, r8, fp, ip, sp}
 80030d8:	080039a1 	stmdaeq	r0, {r0, r5, r7, r8, fp, ip, sp}
 80030dc:	080039a9 	stmdaeq	r0, {r0, r3, r5, r7, r8, fp, ip, sp}
 80030e0:	080039b1 	stmdaeq	r0, {r0, r4, r5, r7, r8, fp, ip, sp}
 80030e4:	080039b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, fp, ip, sp}
 80030e8:	080039c1 	stmdaeq	r0, {r0, r6, r7, r8, fp, ip, sp}

080030ec <__start>:
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 80030ec:	4837      	ldr	r0, [pc, #220]	; (80031cc <_HardFault_Handler+0x14>)
	ldr		r1, =__RW_BASE__
 80030ee:	4938      	ldr	r1, [pc, #224]	; (80031d0 <_HardFault_Handler+0x18>)
	ldr		r3, =__ZI_BASE__
 80030f0:	4b38      	ldr	r3, [pc, #224]	; (80031d4 <_HardFault_Handler+0x1c>)

	cmp		r0, r1
 80030f2:	4288      	cmp	r0, r1
	beq		2f
 80030f4:	d006      	beq.n	8003104 <__start+0x18>

1:
	cmp		r1, r3
 80030f6:	4299      	cmp	r1, r3
	ittt	lo
 80030f8:	bf3e      	ittt	cc
	ldrlo	r2, [r0], #4
 80030fa:	f850 2b04 	ldrcc.w	r2, [r0], #4
	strlo	r2, [r1], #4
 80030fe:	f841 2b04 	strcc.w	r2, [r1], #4
	blo		1b
 8003102:	e7f8      	bcc.n	80030f6 <__start+0xa>

2:
	ldr		r1, =__ZI_LIMIT__
 8003104:	4934      	ldr	r1, [pc, #208]	; (80031d8 <_HardFault_Handler+0x20>)
	mov		r2, #0x0
 8003106:	f04f 0200 	mov.w	r2, #0
3:
	cmp		r3, r1
 800310a:	428b      	cmp	r3, r1
	itt		lo
 800310c:	bf3c      	itt	cc
	strlo	r2, [r3], #4
 800310e:	f843 2b04 	strcc.w	r2, [r3], #4
	blo		3b
 8003112:	e7fa      	bcc.n	800310a <__start+0x1e>
	.equ PSP_BASE,	(MSP_LIMIT)
	.equ MSP_BASE,	(RAM_END + 1)
	.equ MSP_SIZE,	(1*1024)
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	ldr		r0, =PSP_BASE
 8003114:	4831      	ldr	r0, [pc, #196]	; (80031dc <_HardFault_Handler+0x24>)
	msr		psp, r0
 8003116:	f380 8809 	msr	PSP, r0
	ldr		r0, =(0x1<<1)|(0x0<<0)
 800311a:	4831      	ldr	r0, [pc, #196]	; (80031e0 <_HardFault_Handler+0x28>)
	msr		control, r0
 800311c:	f380 8814 	msr	CONTROL, r0

	bl		Main
 8003120:	f000 f9c8 	bl	80034b4 <Main>

	b		.
 8003124:	e7fe      	b.n	8003124 <__start+0x38>

08003126 <_Print_Reg>:
    .extern	Uart1_Printf

    .global _Print_Reg
  	.type 	_Print_Reg, %function
_Print_Reg:
    PUSH	{r0-r12,lr}
 8003126:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    MRS     r1, PSR
 800312a:	f3ef 8103 	mrs	r1, PSR
    PUSH    {r0, r1}
 800312e:	b403      	push	{r0, r1}

    MOV     r6, #14
 8003130:	f04f 060e 	mov.w	r6, #14
    MOV     r4, #4
 8003134:	f04f 0404 	mov.w	r4, #4
    LDR     r5, =_PSR
 8003138:	4d2a      	ldr	r5, [pc, #168]	; (80031e4 <_HardFault_Handler+0x2c>)

0800313a <_loop>:
_loop:
    LDR     r0, =fmt
 800313a:	482b      	ldr	r0, [pc, #172]	; (80031e8 <_HardFault_Handler+0x30>)
    MOV     r1, r5
 800313c:	4629      	mov	r1, r5
    LDR     r2, [sp, r4]
 800313e:	f85d 2004 	ldr.w	r2, [sp, r4]
    BL      Uart1_Printf
 8003142:	f000 ff01 	bl	8003f48 <Uart1_Printf>

    ADD     r4, r4, #4
 8003146:	f104 0404 	add.w	r4, r4, #4
    ADD     r5, r5, #4
 800314a:	f105 0504 	add.w	r5, r5, #4
    SUBS    r6, r6, #1
 800314e:	3e01      	subs	r6, #1
    BGT     _loop
 8003150:	dcf3      	bgt.n	800313a <_loop>

    LDR     r0, =fmt
 8003152:	4825      	ldr	r0, [pc, #148]	; (80031e8 <_HardFault_Handler+0x30>)
    MOV     r1, r5
 8003154:	4629      	mov	r1, r5
    MRS     r2, psp
 8003156:	f3ef 8209 	mrs	r2, PSP
    BL      Uart1_Printf
 800315a:	f000 fef5 	bl	8003f48 <Uart1_Printf>

    POP     {r0, r1}
 800315e:	bc03      	pop	{r0, r1}
	MSR     APSR_nzcvq, r1
 8003160:	f381 8800 	msr	CPSR_f, r1
	MSR     IEPSR, r1
 8003164:	f381 8807 	msr	IEPSR, r1
    POP		{r0-r12, pc}
 8003168:	e8bd 9fff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}

0800316c <fmt>:
 800316c:	3a207325 	bcc	881fe08 <__RW_LOAD_ADDR__+0x815868>
 8003170:	25783020 	ldrbcs	r3, [r8, #-32]!	; 0xffffffe0
 8003174:	0a58382e 	beq	9611234 <__RW_LOAD_ADDR__+0x1606c94>
	...

08003179 <_PSR>:
 8003179:	00525350 	subseq	r5, r2, r0, asr r3

0800317d <_r0>:
 800317d:	00303052 	eorseq	r3, r0, r2, asr r0

08003181 <_r1>:
 8003181:	00313052 	eorseq	r3, r1, r2, asr r0

08003185 <_r2>:
 8003185:	00323052 	eorseq	r3, r2, r2, asr r0

08003189 <_r3>:
 8003189:	00333052 	eorseq	r3, r3, r2, asr r0

0800318d <_r4>:
 800318d:	00343052 	eorseq	r3, r4, r2, asr r0

08003191 <_r5>:
 8003191:	00353052 	eorseq	r3, r5, r2, asr r0

08003195 <_r6>:
 8003195:	00363052 	eorseq	r3, r6, r2, asr r0

08003199 <_r7>:
 8003199:	00373052 	eorseq	r3, r7, r2, asr r0

0800319d <_r8>:
 800319d:	00383052 	eorseq	r3, r8, r2, asr r0

080031a1 <_r9>:
 80031a1:	00393052 	eorseq	r3, r9, r2, asr r0

080031a5 <_r10>:
 80031a5:	00303152 	eorseq	r3, r0, r2, asr r1

080031a9 <_r11>:
 80031a9:	00313152 	eorseq	r3, r1, r2, asr r1

080031ad <_r12>:
 80031ad:	00323152 	eorseq	r3, r2, r2, asr r1

080031b1 <_PSP>:
 80031b1:	00505350 	subseq	r5, r0, r0, asr r3
 80031b5:	01bf0000 			; <UNDEFINED> instruction: 0x01bf0000

080031b8 <_HardFault_Handler>:

    .global _HardFault_Handler
  	.type 	_HardFault_Handler, %function
_HardFault_Handler:

	PUSH	{r0, lr}
 80031b8:	b501      	push	{r0, lr}
	BL    	_Print_Reg
 80031ba:	f7ff ffb4 	bl	8003126 <_Print_Reg>
	ADD   	r0, sp, #8
 80031be:	a802      	add	r0, sp, #8
	LDR   	r1, [sp, #4]
 80031c0:	9901      	ldr	r1, [sp, #4]
	MRS   	r2, psp
 80031c2:	f3ef 8209 	mrs	r2, PSP
	BL    	HardFault_Handler
 80031c6:	f000 fa43 	bl	8003650 <HardFault_Handler>
	POP	 	{r0, pc}
 80031ca:	bd01      	pop	{r0, pc}
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 80031cc:	0800a5a0 	stmdaeq	r0, {r5, r7, r8, sl, sp, pc}
	ldr		r1, =__RW_BASE__
 80031d0:	20000000 	andcs	r0, r0, r0
	ldr		r3, =__ZI_BASE__
 80031d4:	20000580 	andcs	r0, r0, r0, lsl #11
	ldrlo	r2, [r0], #4
	strlo	r2, [r1], #4
	blo		1b

2:
	ldr		r1, =__ZI_LIMIT__
 80031d8:	200005d8 	ldrdcs	r0, [r0], -r8
	.equ PSP_BASE,	(MSP_LIMIT)
	.equ MSP_BASE,	(RAM_END + 1)
	.equ MSP_SIZE,	(1*1024)
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	ldr		r0, =PSP_BASE
 80031dc:	20004c00 	andcs	r4, r0, r0, lsl #24
	msr		psp, r0
	ldr		r0, =(0x1<<1)|(0x0<<0)
 80031e0:	00000002 	andeq	r0, r0, r2
    MRS     r1, PSR
    PUSH    {r0, r1}

    MOV     r6, #14
    MOV     r4, #4
    LDR     r5, =_PSR
 80031e4:	08003179 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8, ip, sp}
_loop:
    LDR     r0, =fmt
 80031e8:	0800316c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip, sp}

080031ec <Clock_Init>:
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
 80031ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80031f4:	2201      	movs	r2, #1
 80031f6:	601a      	str	r2, [r3, #0]
	Macro_Set_Bit(RCC->CR, 16);
 80031f8:	6819      	ldr	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 80031fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 80031fe:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 8003202:	f2c0 021d 	movt	r2, #29
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 8003206:	6019      	str	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 8003208:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(RCC->CR, 24);
 800320a:	681a      	ldr	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 800320c:	4619      	mov	r1, r3
void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
	Macro_Set_Bit(RCC->CR, 24);
 800320e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003212:	601a      	str	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 8003214:	680a      	ldr	r2, [r1, #0]
 8003216:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800321a:	0192      	lsls	r2, r2, #6
 800321c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003220:	d5f8      	bpl.n	8003214 <Clock_Init+0x28>
    Macro_Write_Block(FLASH->ACR, 0x3, 0x2, 0);
 8003222:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003226:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800322a:	6811      	ldr	r1, [r2, #0]
 800322c:	f021 0103 	bic.w	r1, r1, #3
 8003230:	f041 0102 	orr.w	r1, r1, #2
 8003234:	6011      	str	r1, [r2, #0]
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 0);
 8003236:	685a      	ldr	r2, [r3, #4]
 8003238:	f022 0203 	bic.w	r2, r2, #3
 800323c:	f042 0202 	orr.w	r2, r2, #2
 8003240:	605a      	str	r2, [r3, #4]
 8003242:	4770      	bx	lr

08003244 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
 8003244:	f3ef 8009 	mrs	r0, PSP
 8003248:	4600      	mov	r0, r0
 800324a:	4770      	bx	lr

0800324c <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
 800324c:	f380 8809 	msr	PSP, r0
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop

08003254 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
 8003254:	f3ef 8008 	mrs	r0, MSP
 8003258:	4600      	mov	r0, r0
 800325a:	4770      	bx	lr

0800325c <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
 800325c:	f380 8808 	msr	MSP, r0
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop

08003264 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 8003264:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  return(result);
}
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop

0800326c <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 800326c:	f380 8811 	msr	BASEPRI, r0
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop

08003274 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003274:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop

0800327c <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 800327c:	f380 8810 	msr	PRIMASK, r0
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop

08003284 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 8003284:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop

0800328c <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 800328c:	f380 8813 	msr	FAULTMASK, r0
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop

08003294 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8003294:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop

0800329c <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
 800329c:	f380 8814 	msr	CONTROL, r0
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop

080032a4 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 80032a4:	ba00      	rev	r0, r0
  return(result);
}
 80032a6:	4770      	bx	lr

080032a8 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 80032a8:	ba40      	rev16	r0, r0
  return(result);
}
 80032aa:	4770      	bx	lr

080032ac <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 80032ac:	bac0      	revsh	r0, r0
  return(result);
}
 80032ae:	4770      	bx	lr

080032b0 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b0:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop

080032b8 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 80032b8:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
 80032bc:	b2c0      	uxtb	r0, r0
 80032be:	4770      	bx	lr

080032c0 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 80032c0:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
 80032c4:	b280      	uxth	r0, r0
 80032c6:	4770      	bx	lr

080032c8 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 80032c8:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop

080032d0 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80032d0:	e8c1 0f43 	strexb	r3, r0, [r1]
 80032d4:	4618      	mov	r0, r3
   return(result);
}
 80032d6:	4770      	bx	lr

080032d8 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80032d8:	e8c1 0f53 	strexh	r3, r0, [r1]
 80032dc:	4618      	mov	r0, r3
   return(result);
}
 80032de:	4770      	bx	lr

080032e0 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 80032e0:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop

080032e8 <Key_Poll_Init>:
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80032e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80032ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80032f0:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 80032f2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80032f6:	f041 0108 	orr.w	r1, r1, #8
 80032fa:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 80032fc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003306:	f042 4288 	orr.w	r2, r2, #1140850688	; 0x44000000
 800330a:	601a      	str	r2, [r3, #0]
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop

08003310 <Key_Get_Pressed>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 8003310:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8003314:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003318:	6888      	ldr	r0, [r1, #8]
 800331a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800331e:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 8003322:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8003326:	688a      	ldr	r2, [r1, #8]
 8003328:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 800332c:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 8003330:	4290      	cmp	r0, r2
 8003332:	d1f1      	bne.n	8003318 <Key_Get_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 8003334:	3b01      	subs	r3, #1
 8003336:	d1f6      	bne.n	8003326 <Key_Get_Pressed+0x16>

		if(i == COUNT_FOR_CHAT) break;
	}

	return k;
}
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop

0800333c <Key_Wait_Key_Released>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 800333c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003340:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003344:	6881      	ldr	r1, [r0, #8]
 8003346:	f644 6320 	movw	r3, #20000	; 0x4e20
 800334a:	f081 01c0 	eor.w	r1, r1, #192	; 0xc0
 800334e:	f3c1 1181 	ubfx	r1, r1, #6, #2
 8003352:	6882      	ldr	r2, [r0, #8]
 8003354:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 8003358:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 800335c:	4291      	cmp	r1, r2
 800335e:	d1f1      	bne.n	8003344 <Key_Wait_Key_Released+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 8003360:	3b01      	subs	r3, #1
 8003362:	d1f6      	bne.n	8003352 <Key_Wait_Key_Released+0x16>
	return k;
}

void Key_Wait_Key_Released(void)
{
	while(Key_Get_Pressed());
 8003364:	2900      	cmp	r1, #0
 8003366:	d1ed      	bne.n	8003344 <Key_Wait_Key_Released+0x8>
}
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop

0800336c <Key_Wait_Key_Pressed>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 800336c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8003370:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003374:	6888      	ldr	r0, [r1, #8]
 8003376:	f644 6320 	movw	r3, #20000	; 0x4e20
 800337a:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 800337e:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8003382:	688a      	ldr	r2, [r1, #8]
 8003384:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 8003388:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 800338c:	4290      	cmp	r0, r2
 800338e:	d1f1      	bne.n	8003374 <Key_Wait_Key_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 8003390:	3b01      	subs	r3, #1
 8003392:	d1f6      	bne.n	8003382 <Key_Wait_Key_Pressed+0x16>

int Key_Wait_Key_Pressed(void)
{
	int k;

	while((k = Key_Get_Pressed()) == 0);
 8003394:	2800      	cmp	r0, #0
 8003396:	d0ed      	beq.n	8003374 <Key_Wait_Key_Pressed+0x8>
	return k;
}
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop

0800339c <Key_ISR_Enable>:

void Key_ISR_Enable(int en)
{
 800339c:	b410      	push	{r4}
	if(en)
 800339e:	b9b0      	cbnz	r0, 80033ce <Key_ISR_Enable+0x32>
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 80033a0:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80033a4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80033a8:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
	}

	else
	{
		NVIC_DisableIRQ((IRQn_Type)23);
		Macro_Clear_Bit(RCC->APB2ENR,3);
 80033ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033b0:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
 80033b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80033b8:	699a      	ldr	r2, [r3, #24]
 80033ba:	f022 0208 	bic.w	r2, r2, #8
 80033be:	619a      	str	r2, [r3, #24]
		Macro_Clear_Bit(RCC->APB2ENR,0);
 80033c0:	699a      	ldr	r2, [r3, #24]
 80033c2:	f022 0201 	bic.w	r2, r2, #1
 80033c6:	619a      	str	r2, [r3, #24]
	}
}
 80033c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80033cc:	4770      	bx	lr

void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
 80033ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80033d6:	699a      	ldr	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 80033d8:	f44f 6140 	mov.w	r1, #3072	; 0xc00

void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
 80033dc:	f042 0208 	orr.w	r2, r2, #8
 80033e0:	619a      	str	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR,0);
 80033e2:	699a      	ldr	r2, [r3, #24]

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 80033e4:	f2c4 0101 	movt	r1, #16385	; 0x4001
void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);
 80033e8:	f042 0201 	orr.w	r2, r2, #1
 80033ec:	619a      	str	r2, [r3, #24]

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 80033ee:	680b      	ldr	r3, [r1, #0]
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 80033f0:	2200      	movs	r2, #0
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 80033f2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80033f6:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 80033fa:	600b      	str	r3, [r1, #0]
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 80033fc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003400:	68d1      	ldr	r1, [r2, #12]
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 8003402:	f44f 6380 	mov.w	r3, #1024	; 0x400
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 8003406:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800340a:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
 800340e:	60d1      	str	r1, [r2, #12]
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 8003410:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003414:	68dc      	ldr	r4, [r3, #12]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8003416:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 800341a:	f044 04c0 	orr.w	r4, r4, #192	; 0xc0
		EXTI->PR = (0x3<<6);
 800341e:	20c0      	movs	r0, #192	; 0xc0
 8003420:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003424:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 8003428:	60dc      	str	r4, [r3, #12]
		EXTI->PR = (0x3<<6);
 800342a:	6158      	str	r0, [r3, #20]
 800342c:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
		NVIC_ClearPendingIRQ((IRQn_Type)23);
		Macro_Write_Block(EXTI->IMR,0x3,0x3,6);
 8003430:	6818      	ldr	r0, [r3, #0]
 8003432:	f040 00c0 	orr.w	r0, r0, #192	; 0xc0
 8003436:	6018      	str	r0, [r3, #0]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8003438:	6011      	str	r1, [r2, #0]
	{
		NVIC_DisableIRQ((IRQn_Type)23);
		Macro_Clear_Bit(RCC->APB2ENR,3);
		Macro_Clear_Bit(RCC->APB2ENR,0);
	}
}
 800343a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800343e:	4770      	bx	lr

08003440 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003440:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003444:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003448:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 800344a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 800344e:	f041 0108 	orr.w	r1, r1, #8
 8003452:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 8003454:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003458:	685a      	ldr	r2, [r3, #4]
 800345a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800345e:	f042 0266 	orr.w	r2, r2, #102	; 0x66
 8003462:	605a      	str	r2, [r3, #4]
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 8003464:	68da      	ldr	r2, [r3, #12]
 8003466:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800346a:	60da      	str	r2, [r3, #12]
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop

08003470 <LED_Display>:
}

void LED_Display(unsigned int num)
{
	Macro_Write_Block(GPIOB->ODR, 0x3, (~num & 3), 8);
 8003470:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003474:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003478:	68da      	ldr	r2, [r3, #12]
 800347a:	43c0      	mvns	r0, r0
 800347c:	f000 0003 	and.w	r0, r0, #3
 8003480:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003484:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003488:	60da      	str	r2, [r3, #12]
 800348a:	4770      	bx	lr

0800348c <LED_All_On>:
}

void LED_All_On(void)
{
	Macro_Clear_Area(GPIOB->ODR, 0x3, 8);
 800348c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003490:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003494:	68da      	ldr	r2, [r3, #12]
 8003496:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800349a:	60da      	str	r2, [r3, #12]
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop

080034a0 <LED_All_Off>:
}

void LED_All_Off(void)
{
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 80034a0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80034a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80034a8:	68da      	ldr	r2, [r3, #12]
 80034aa:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80034ae:	60da      	str	r2, [r3, #12]
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop

080034b4 <Main>:
extern volatile int Uart1_Rx_In;
extern volatile int Uart1_Rx_Data;
extern volatile int TIM4_Expired;

void Main(void)
{
 80034b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034b8:	b083      	sub	sp, #12
#include "device_driver.h"

static void Sys_Init(void)
{
	Clock_Init();
 80034ba:	f7ff fe97 	bl	80031ec <Clock_Init>
	LED_Init();
 80034be:	f7ff ffbf 	bl	8003440 <LED_Init>
	Uart_Init(115200);
 80034c2:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 80034c6:	f000 fca3 	bl	8003e10 <Uart1_Init>
	Key_Poll_Init();
 80034ca:	f7ff ff0d 	bl	80032e8 <Key_Poll_Init>

	SCB->VTOR = 0x08003000;
 80034ce:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80034d2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80034d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80034da:	f6c0 0200 	movt	r2, #2048	; 0x800
	SCB->SHCSR = 0;
 80034de:	2700      	movs	r7, #0
void Main(void)
{
	int d = 1;

	Sys_Init();
	Uart1_Printf("Timer Interrupt Test\n");
 80034e0:	f24a 20b0 	movw	r0, #41648	; 0xa2b0
	Clock_Init();
	LED_Init();
	Uart_Init(115200);
	Key_Poll_Init();

	SCB->VTOR = 0x08003000;
 80034e4:	609a      	str	r2, [r3, #8]
void Main(void)
{
	int d = 1;

	Sys_Init();
	Uart1_Printf("Timer Interrupt Test\n");
 80034e6:	f6c0 0000 	movt	r0, #2048	; 0x800
	LED_Init();
	Uart_Init(115200);
	Key_Poll_Init();

	SCB->VTOR = 0x08003000;
	SCB->SHCSR = 0;
 80034ea:	625f      	str	r7, [r3, #36]	; 0x24
void Main(void)
{
	int d = 1;

	Sys_Init();
	Uart1_Printf("Timer Interrupt Test\n");
 80034ec:	f000 fd2c 	bl	8003f48 <Uart1_Printf>

	Key_ISR_Enable(1);
 80034f0:	2001      	movs	r0, #1
 80034f2:	f7ff ff53 	bl	800339c <Key_ISR_Enable>
	Uart1_RX_Interrupt_Enable(1);
 80034f6:	2001      	movs	r0, #1
 80034f8:	f000 fd6e 	bl	8003fd8 <Uart1_RX_Interrupt_Enable>
 80034fc:	f240 5588 	movw	r5, #1416	; 0x588
	TIM4_Repeat_Interrupt_Enable(1, 200);
 8003500:	2001      	movs	r0, #1
 8003502:	21c8      	movs	r1, #200	; 0xc8
 8003504:	f240 5494 	movw	r4, #1428	; 0x594
 8003508:	f000 fc2c 	bl	8003d64 <TIM4_Repeat_Interrupt_Enable>
 800350c:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8003510:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8003514:	f240 5990 	movw	r9, #1424	; 0x590
 8003518:	f240 568c 	movw	r6, #1420	; 0x58c
extern volatile int Uart1_Rx_Data;
extern volatile int TIM4_Expired;

void Main(void)
{
	int d = 1;
 800351c:	2301      	movs	r3, #1
	Uart1_RX_Interrupt_Enable(1);
	TIM4_Repeat_Interrupt_Enable(1, 200);

	for(;;)
	{
		if(Key_Value)
 800351e:	46a8      	mov	r8, r5
		{
			Uart1_Printf("KEY=%d\n", Key_Value);
			Key_Value = 0;
		}

	    if(Uart1_Rx_In)
 8003520:	46a2      	mov	sl, r4
 8003522:	f2c2 0900 	movt	r9, #8192	; 0x2000
 8003526:	f2c2 0600 	movt	r6, #8192	; 0x2000
extern volatile int Uart1_Rx_Data;
extern volatile int TIM4_Expired;

void Main(void)
{
	int d = 1;
 800352a:	9301      	str	r3, [sp, #4]
 800352c:	e005      	b.n	800353a <Main+0x86>
		{
			Uart1_Printf("KEY=%d\n", Key_Value);
			Key_Value = 0;
		}

	    if(Uart1_Rx_In)
 800352e:	6822      	ldr	r2, [r4, #0]
	    {
			Uart1_Printf("RX Data=%c\n", Uart1_Rx_Data);
			Uart1_Rx_In = 0;
	    }

	    if(TIM4_Expired)
 8003530:	f2c2 0b00 	movt	fp, #8192	; 0x2000
		{
			Uart1_Printf("KEY=%d\n", Key_Value);
			Key_Value = 0;
		}

	    if(Uart1_Rx_In)
 8003534:	b9aa      	cbnz	r2, 8003562 <Main+0xae>
	    {
			Uart1_Printf("RX Data=%c\n", Uart1_Rx_Data);
			Uart1_Rx_In = 0;
	    }

	    if(TIM4_Expired)
 8003536:	6832      	ldr	r2, [r6, #0]
 8003538:	bb02      	cbnz	r2, 800357c <Main+0xc8>
	Uart1_RX_Interrupt_Enable(1);
	TIM4_Repeat_Interrupt_Enable(1, 200);

	for(;;)
	{
		if(Key_Value)
 800353a:	682a      	ldr	r2, [r5, #0]
	    {
			Uart1_Printf("RX Data=%c\n", Uart1_Rx_Data);
			Uart1_Rx_In = 0;
	    }

	    if(TIM4_Expired)
 800353c:	f240 5b8c 	movw	fp, #1420	; 0x58c
	Uart1_RX_Interrupt_Enable(1);
	TIM4_Repeat_Interrupt_Enable(1, 200);

	for(;;)
	{
		if(Key_Value)
 8003540:	2a00      	cmp	r2, #0
 8003542:	d0f4      	beq.n	800352e <Main+0x7a>
		{
			Uart1_Printf("KEY=%d\n", Key_Value);
 8003544:	f24a 20c8 	movw	r0, #41672	; 0xa2c8
 8003548:	f8d8 1000 	ldr.w	r1, [r8]
 800354c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003550:	f000 fcfa 	bl	8003f48 <Uart1_Printf>
			Key_Value = 0;
 8003554:	f8c8 7000 	str.w	r7, [r8]
		}

	    if(Uart1_Rx_In)
 8003558:	6822      	ldr	r2, [r4, #0]
	    {
			Uart1_Printf("RX Data=%c\n", Uart1_Rx_Data);
			Uart1_Rx_In = 0;
	    }

	    if(TIM4_Expired)
 800355a:	f2c2 0b00 	movt	fp, #8192	; 0x2000
		{
			Uart1_Printf("KEY=%d\n", Key_Value);
			Key_Value = 0;
		}

	    if(Uart1_Rx_In)
 800355e:	2a00      	cmp	r2, #0
 8003560:	d0e9      	beq.n	8003536 <Main+0x82>
	    {
			Uart1_Printf("RX Data=%c\n", Uart1_Rx_Data);
 8003562:	f24a 20d0 	movw	r0, #41680	; 0xa2d0
 8003566:	f8d9 1000 	ldr.w	r1, [r9]
 800356a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800356e:	f000 fceb 	bl	8003f48 <Uart1_Printf>
			Uart1_Rx_In = 0;
 8003572:	f8ca 7000 	str.w	r7, [sl]
	    }

	    if(TIM4_Expired)
 8003576:	6832      	ldr	r2, [r6, #0]
 8003578:	2a00      	cmp	r2, #0
 800357a:	d0de      	beq.n	800353a <Main+0x86>
	    {
			LED_Display(d^=0x3);
 800357c:	9b01      	ldr	r3, [sp, #4]
 800357e:	f083 0303 	eor.w	r3, r3, #3
 8003582:	4618      	mov	r0, r3
 8003584:	9301      	str	r3, [sp, #4]
 8003586:	f7ff ff73 	bl	8003470 <LED_Display>
			TIM4_Expired = 0;
 800358a:	f8cb 7000 	str.w	r7, [fp]
 800358e:	e7d4      	b.n	800353a <Main+0x86>

08003590 <_sbrk>:
#include "device_driver.h"

char * _sbrk(int inc)
{
 8003590:	b410      	push	{r4}
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 8003592:	f240 5380 	movw	r3, #1408	; 0x580
 8003596:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800359a:	6819      	ldr	r1, [r3, #0]
#include "device_driver.h"

char * _sbrk(int inc)
{
 800359c:	4602      	mov	r2, r0
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 800359e:	b181      	cbz	r1, 80035c2 <_sbrk+0x32>
 80035a0:	4c0b      	ldr	r4, [pc, #44]	; (80035d0 <_sbrk+0x40>)
 80035a2:	4608      	mov	r0, r1
 80035a4:	f024 0107 	bic.w	r1, r4, #7

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);
 80035a8:	3207      	adds	r2, #7
 80035aa:	4402      	add	r2, r0
 80035ac:	f022 0207 	bic.w	r2, r2, #7

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 80035b0:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 80035b4:	428a      	cmp	r2, r1

	heap = nextHeap;
 80035b6:	bf34      	ite	cc
 80035b8:	601a      	strcc	r2, [r3, #0]
	if(heap == (char *)0) heap = (char *)HEAP_BASE;

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 80035ba:	2000      	movcs	r0, #0

	heap = nextHeap;
	return prevHeap;
}
 80035bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035c0:	4770      	bx	lr
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 80035c2:	4903      	ldr	r1, [pc, #12]	; (80035d0 <_sbrk+0x40>)
 80035c4:	f021 0107 	bic.w	r1, r1, #7
 80035c8:	6019      	str	r1, [r3, #0]
 80035ca:	4608      	mov	r0, r1
 80035cc:	e7ec      	b.n	80035a8 <_sbrk+0x18>
 80035ce:	bf00      	nop
 80035d0:	200005df 	ldrdcs	r0, [r0], -pc	; <UNPREDICTABLE>

080035d4 <Stack_Dump>:
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 80035d4:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 80035d6:	2300      	movs	r3, #0
 80035d8:	4d0b      	ldr	r5, [pc, #44]	; (8003608 <Stack_Dump+0x34>)
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 80035da:	b083      	sub	sp, #12
 80035dc:	4606      	mov	r6, r0
 80035de:	460f      	mov	r7, r1
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 80035e0:	461c      	mov	r4, r3
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 80035e2:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 80035e6:	f24a 20dc 	movw	r0, #41692	; 0xa2dc
 80035ea:	f855 3f04 	ldr.w	r3, [r5, #4]!
 80035ee:	9200      	str	r2, [sp, #0]
 80035f0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80035f4:	4622      	mov	r2, r4
 80035f6:	4631      	mov	r1, r6

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 80035f8:	3401      	adds	r4, #1
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 80035fa:	f000 fca5 	bl	8003f48 <Uart1_Printf>

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 80035fe:	2c08      	cmp	r4, #8
 8003600:	4623      	mov	r3, r4
 8003602:	d1ee      	bne.n	80035e2 <Stack_Dump+0xe>
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
	}
}
 8003604:	b003      	add	sp, #12
 8003606:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003608:	0800a11c 	stmdaeq	r0, {r2, r3, r4, r8, sp, pc}

0800360c <Invalid_ISR>:
/* Includes ------------------------------------------------------------------*/

#include "device_driver.h"

void Invalid_ISR(void)
{
 800360c:	b508      	push	{r3, lr}
  Uart1_Printf("Invalid_Exception: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0));
 800360e:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 8003612:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003616:	6861      	ldr	r1, [r4, #4]
 8003618:	f24a 20f0 	movw	r0, #41712	; 0xa2f0
 800361c:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003620:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003624:	f000 fc90 	bl	8003f48 <Uart1_Printf>
  Uart1_Printf("Invalid_ISR: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0) - 16);
 8003628:	6861      	ldr	r1, [r4, #4]
 800362a:	f24a 3008 	movw	r0, #41736	; 0xa308
 800362e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003632:	3910      	subs	r1, #16
 8003634:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003638:	f000 fc86 	bl	8003f48 <Uart1_Printf>
 800363c:	e7fe      	b.n	800363c <Invalid_ISR+0x30>
 800363e:	bf00      	nop

08003640 <NMI_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NMI_Handler(void)
{
	Uart1_Printf("NMI!\n");
 8003640:	f24a 301c 	movw	r0, #41756	; 0xa31c
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NMI_Handler(void)
{
 8003644:	b508      	push	{r3, lr}
	Uart1_Printf("NMI!\n");
 8003646:	f6c0 0000 	movt	r0, #2048	; 0x800
 800364a:	f000 fc7d 	bl	8003f48 <Uart1_Printf>
 800364e:	e7fe      	b.n	800364e <NMI_Handler+0xe>

08003650 <HardFault_Handler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003650:	4604      	mov	r4, r0
	Uart1_Printf("Hard Fault!\n");
 8003652:	f24a 3024 	movw	r0, #41764	; 0xa324
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003656:	b508      	push	{r3, lr}
	Uart1_Printf("Hard Fault!\n");
 8003658:	f6c0 0000 	movt	r0, #2048	; 0x800
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 800365c:	4616      	mov	r6, r2
 800365e:	460d      	mov	r5, r1
	Uart1_Printf("Hard Fault!\n");
 8003660:	f000 fc72 	bl	8003f48 <Uart1_Printf>
	}
}

static void Fault_Report(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
 8003664:	f24a 3034 	movw	r0, #41780	; 0xa334
 8003668:	4629      	mov	r1, r5
 800366a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800366e:	f000 fc6b 	bl	8003f48 <Uart1_Printf>
	Uart1_Printf("MSP=0x%.8X\n", msp);
 8003672:	f24a 304c 	movw	r0, #41804	; 0xa34c
 8003676:	4621      	mov	r1, r4
 8003678:	f6c0 0000 	movt	r0, #2048	; 0x800
 800367c:	f000 fc64 	bl	8003f48 <Uart1_Printf>
	Uart1_Printf("PSP=0x%.8X\n", psp);
 8003680:	f24a 3058 	movw	r0, #41816	; 0xa358
 8003684:	4631      	mov	r1, r6
 8003686:	f6c0 0000 	movt	r0, #2048	; 0x800
 800368a:	f000 fc5d 	bl	8003f48 <Uart1_Printf>

	switch((lr & (0xF<<28))|(lr & 0xF))
 800368e:	230f      	movs	r3, #15
 8003690:	f2cf 0300 	movt	r3, #61440	; 0xf000
 8003694:	2209      	movs	r2, #9
 8003696:	402b      	ands	r3, r5
 8003698:	f2cf 0200 	movt	r2, #61440	; 0xf000
 800369c:	4293      	cmp	r3, r2
 800369e:	d050      	beq.n	8003742 <HardFault_Handler+0xf2>
 80036a0:	220d      	movs	r2, #13
 80036a2:	f2cf 0200 	movt	r2, #61440	; 0xf000
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d059      	beq.n	800375e <HardFault_Handler+0x10e>
 80036aa:	2201      	movs	r2, #1
 80036ac:	f2cf 0200 	movt	r2, #61440	; 0xf000
 80036b0:	4293      	cmp	r3, r2
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
 80036b2:	bf04      	itt	eq
 80036b4:	f24a 3064 	movweq	r0, #41828	; 0xa364
 80036b8:	f6c0 0000 	movteq	r0, #2048	; 0x800
{
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
	Uart1_Printf("MSP=0x%.8X\n", msp);
	Uart1_Printf("PSP=0x%.8X\n", psp);

	switch((lr & (0xF<<28))|(lr & 0xF))
 80036bc:	d045      	beq.n	800374a <HardFault_Handler+0xfa>
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Exception occurs from thread mode with MSP\n"); Stack_Dump("MSP", msp); break;
		case 0xF000000d: Uart1_Printf("Exception occurs from thread mode with PSP\n"); Stack_Dump("PSP", psp); break;
		default: Uart1_Printf("Invalid exception return value => %#.8X\n", lr & 0xf); break;
 80036be:	f24a 30e8 	movw	r0, #41960	; 0xa3e8
 80036c2:	f005 010f 	and.w	r1, r5, #15
 80036c6:	f6c0 0000 	movt	r0, #2048	; 0x800
 80036ca:	f000 fc3d 	bl	8003f48 <Uart1_Printf>
	}

	Uart1_Printf("SHCSR => %#.8X\n", SCB->SHCSR);
 80036ce:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 80036d2:	f2ce 0400 	movt	r4, #57344	; 0xe000
 80036d6:	f24a 4014 	movw	r0, #42004	; 0xa414
 80036da:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80036dc:	f6c0 0000 	movt	r0, #2048	; 0x800
 80036e0:	f000 fc32 	bl	8003f48 <Uart1_Printf>
	Uart1_Printf("CFSR(Fault Reason) => %#.8X\n", SCB->CFSR);
 80036e4:	f24a 4024 	movw	r0, #42020	; 0xa424
 80036e8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80036ea:	f6c0 0000 	movt	r0, #2048	; 0x800
 80036ee:	f000 fc2b 	bl	8003f48 <Uart1_Printf>
{
	Uart1_Printf("Hard Fault!\n");

	Fault_Report(msp, lr, psp);

	Uart1_Printf("MMFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 7));
 80036f2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80036f4:	f24a 4044 	movw	r0, #42052	; 0xa444
 80036f8:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 80036fc:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003700:	f000 fc22 	bl	8003f48 <Uart1_Printf>
	Uart1_Printf("MMFAR => %#.8X\n", SCB->MMFAR);
 8003704:	f24a 4058 	movw	r0, #42072	; 0xa458
 8003708:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800370a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800370e:	f000 fc1b 	bl	8003f48 <Uart1_Printf>
	Uart1_Printf("BFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 15));
 8003712:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003714:	f24a 4068 	movw	r0, #42088	; 0xa468
 8003718:	f3c1 31c0 	ubfx	r1, r1, #15, #1
 800371c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003720:	f000 fc12 	bl	8003f48 <Uart1_Printf>
	Uart1_Printf("BFAR => %#.8X\n", SCB->BFAR);
 8003724:	f24a 407c 	movw	r0, #42108	; 0xa47c
 8003728:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800372a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800372e:	f000 fc0b 	bl	8003f48 <Uart1_Printf>
	Uart1_Printf("HFSR(Hard Fault Reason) => %#.8X\n", SCB->HFSR);
 8003732:	f24a 408c 	movw	r0, #42124	; 0xa48c
 8003736:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003738:	f6c0 0000 	movt	r0, #2048	; 0x800
 800373c:	f000 fc04 	bl	8003f48 <Uart1_Printf>
 8003740:	e7fe      	b.n	8003740 <HardFault_Handler+0xf0>
	Uart1_Printf("PSP=0x%.8X\n", psp);

	switch((lr & (0xF<<28))|(lr & 0xF))
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Exception occurs from thread mode with MSP\n"); Stack_Dump("MSP", msp); break;
 8003742:	f24a 308c 	movw	r0, #41868	; 0xa38c
 8003746:	f6c0 0000 	movt	r0, #2048	; 0x800
 800374a:	f000 fbfd 	bl	8003f48 <Uart1_Printf>
 800374e:	f24a 3088 	movw	r0, #41864	; 0xa388
 8003752:	4621      	mov	r1, r4
 8003754:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003758:	f7ff ff3c 	bl	80035d4 <Stack_Dump>
 800375c:	e7b7      	b.n	80036ce <HardFault_Handler+0x7e>
		case 0xF000000d: Uart1_Printf("Exception occurs from thread mode with PSP\n"); Stack_Dump("PSP", psp); break;
 800375e:	f24a 30b8 	movw	r0, #41912	; 0xa3b8
 8003762:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003766:	f000 fbef 	bl	8003f48 <Uart1_Printf>
 800376a:	f24a 30e4 	movw	r0, #41956	; 0xa3e4
 800376e:	4631      	mov	r1, r6
 8003770:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003774:	f7ff ff2e 	bl	80035d4 <Stack_Dump>
 8003778:	e7a9      	b.n	80036ce <HardFault_Handler+0x7e>
 800377a:	bf00      	nop

0800377c <MemManage_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MemManage_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Memory Management Fault!\n");
 800377c:	f24a 40b0 	movw	r0, #42160	; 0xa4b0
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MemManage_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003780:	b508      	push	{r3, lr}
	Uart1_Printf("Memory Management Fault!\n");
 8003782:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003786:	f000 fbdf 	bl	8003f48 <Uart1_Printf>
 800378a:	e7fe      	b.n	800378a <MemManage_Handler+0xe>

0800378c <BusFault_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void BusFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Bus Fault!\n");
 800378c:	f24a 40cc 	movw	r0, #42188	; 0xa4cc
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void BusFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003790:	b508      	push	{r3, lr}
	Uart1_Printf("Bus Fault!\n");
 8003792:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003796:	f000 fbd7 	bl	8003f48 <Uart1_Printf>
 800379a:	e7fe      	b.n	800379a <BusFault_Handler+0xe>

0800379c <UsageFault_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UsageFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Usage Fault!\n");
 800379c:	f24a 40d8 	movw	r0, #42200	; 0xa4d8
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UsageFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 80037a0:	b508      	push	{r3, lr}
	Uart1_Printf("Usage Fault!\n");
 80037a2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80037a6:	f000 fbcf 	bl	8003f48 <Uart1_Printf>
 80037aa:	e7fe      	b.n	80037aa <UsageFault_Handler+0xe>

080037ac <SVC_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SVC_Handler(void)
{
	Uart1_Printf("SVC Call\n");
 80037ac:	f24a 40e8 	movw	r0, #42216	; 0xa4e8
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SVC_Handler(void)
{
 80037b0:	b508      	push	{r3, lr}
	Uart1_Printf("SVC Call\n");
 80037b2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80037b6:	f000 fbc7 	bl	8003f48 <Uart1_Printf>
 80037ba:	e7fe      	b.n	80037ba <SVC_Handler+0xe>

080037bc <DebugMon_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DebugMon_Handler(void)
{
	Uart1_Printf("DebugMon Call\n");
 80037bc:	f24a 40f4 	movw	r0, #42228	; 0xa4f4
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DebugMon_Handler(void)
{
 80037c0:	b508      	push	{r3, lr}
	Uart1_Printf("DebugMon Call\n");
 80037c2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80037c6:	f000 fbbf 	bl	8003f48 <Uart1_Printf>
 80037ca:	e7fe      	b.n	80037ca <DebugMon_Handler+0xe>

080037cc <PendSV_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PendSV_Handler(void)
{
	Uart1_Printf("PendSV Call\n");
 80037cc:	f24a 5004 	movw	r0, #42244	; 0xa504
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PendSV_Handler(void)
{
 80037d0:	b508      	push	{r3, lr}
	Uart1_Printf("PendSV Call\n");
 80037d2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80037d6:	f000 fbb7 	bl	8003f48 <Uart1_Printf>
 80037da:	e7fe      	b.n	80037da <PendSV_Handler+0xe>

080037dc <SysTick_Handler>:
 *******************************************************************************/
volatile int SysTick_Flag = 0;

void SysTick_Handler(void)
{
	SysTick_Flag = 1;
 80037dc:	f240 5384 	movw	r3, #1412	; 0x584
 80037e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037e4:	2201      	movs	r2, #1
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop

080037ec <WWDG_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void WWDG_IRQHandler(void)
{
 80037ec:	b508      	push	{r3, lr}
  Invalid_ISR();
 80037ee:	f7ff ff0d 	bl	800360c <Invalid_ISR>
 80037f2:	bf00      	nop

080037f4 <PVD_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PVD_IRQHandler(void)
{
 80037f4:	b508      	push	{r3, lr}
  Invalid_ISR();
 80037f6:	f7ff ff09 	bl	800360c <Invalid_ISR>
 80037fa:	bf00      	nop

080037fc <TAMPER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TAMPER_IRQHandler(void)
{
 80037fc:	b508      	push	{r3, lr}
  Invalid_ISR();
 80037fe:	f7ff ff05 	bl	800360c <Invalid_ISR>
 8003802:	bf00      	nop

08003804 <RTC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTC_IRQHandler(void)
{
 8003804:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003806:	f7ff ff01 	bl	800360c <Invalid_ISR>
 800380a:	bf00      	nop

0800380c <FLASH_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void FLASH_IRQHandler(void)
{
 800380c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800380e:	f7ff fefd 	bl	800360c <Invalid_ISR>
 8003812:	bf00      	nop

08003814 <RCC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RCC_IRQHandler(void)
{
 8003814:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003816:	f7ff fef9 	bl	800360c <Invalid_ISR>
 800381a:	bf00      	nop

0800381c <EXTI0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI0_IRQHandler(void)
{
 800381c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800381e:	f7ff fef5 	bl	800360c <Invalid_ISR>
 8003822:	bf00      	nop

08003824 <EXTI1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8003824:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003826:	f7ff fef1 	bl	800360c <Invalid_ISR>
 800382a:	bf00      	nop

0800382c <EXTI2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI2_IRQHandler(void)
{
 800382c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800382e:	f7ff feed 	bl	800360c <Invalid_ISR>
 8003832:	bf00      	nop

08003834 <EXTI3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8003834:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003836:	f7ff fee9 	bl	800360c <Invalid_ISR>
 800383a:	bf00      	nop

0800383c <EXTI4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI4_IRQHandler(void)
{
 800383c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800383e:	f7ff fee5 	bl	800360c <Invalid_ISR>
 8003842:	bf00      	nop

08003844 <DMA1_Channel1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
 8003844:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003846:	f7ff fee1 	bl	800360c <Invalid_ISR>
 800384a:	bf00      	nop

0800384c <DMA1_Channel2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
 800384c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800384e:	f7ff fedd 	bl	800360c <Invalid_ISR>
 8003852:	bf00      	nop

08003854 <DMA1_Channel3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
 8003854:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003856:	f7ff fed9 	bl	800360c <Invalid_ISR>
 800385a:	bf00      	nop

0800385c <DMA1_Channel4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
 800385c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800385e:	f7ff fed5 	bl	800360c <Invalid_ISR>
 8003862:	bf00      	nop

08003864 <DMA1_Channel5_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
 8003864:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003866:	f7ff fed1 	bl	800360c <Invalid_ISR>
 800386a:	bf00      	nop

0800386c <DMA1_Channel6_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
 800386c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800386e:	f7ff fecd 	bl	800360c <Invalid_ISR>
 8003872:	bf00      	nop

08003874 <DMA1_Channel7_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
 8003874:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003876:	f7ff fec9 	bl	800360c <Invalid_ISR>
 800387a:	bf00      	nop

0800387c <ADC1_2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 800387c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800387e:	f7ff fec5 	bl	800360c <Invalid_ISR>
 8003882:	bf00      	nop

08003884 <USB_HP_CAN_TX_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8003884:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003886:	f7ff fec1 	bl	800360c <Invalid_ISR>
 800388a:	bf00      	nop

0800388c <USB_LP_CAN_RX0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 800388c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800388e:	f7ff febd 	bl	800360c <Invalid_ISR>
 8003892:	bf00      	nop

08003894 <CAN_RX1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8003894:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003896:	f7ff feb9 	bl	800360c <Invalid_ISR>
 800389a:	bf00      	nop

0800389c <CAN_SCE_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 800389c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800389e:	f7ff feb5 	bl	800360c <Invalid_ISR>
 80038a2:	bf00      	nop

080038a4 <EXTI9_5_IRQHandler>:
 * Return         : None
 *******************************************************************************/
volatile int Key_Value = 0;

void EXTI9_5_IRQHandler(void)
{
 80038a4:	b430      	push	{r4, r5}
	Key_Value = Macro_Extract_Area(EXTI->PR, 0x3, 6);
 80038a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038aa:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80038ae:	695d      	ldr	r5, [r3, #20]
 80038b0:	f240 5284 	movw	r2, #1412	; 0x584
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 80038b4:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80038b8:	f3c5 1581 	ubfx	r5, r5, #6, #2

	EXTI->PR = 0x3<<6;
 80038bc:	24c0      	movs	r4, #192	; 0xc0
 *******************************************************************************/
volatile int Key_Value = 0;

void EXTI9_5_IRQHandler(void)
{
	Key_Value = Macro_Extract_Area(EXTI->PR, 0x3, 6);
 80038be:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80038c2:	f2ce 0100 	movt	r1, #57344	; 0xe000
 80038c6:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80038ca:	6055      	str	r5, [r2, #4]

	EXTI->PR = 0x3<<6;
 80038cc:	615c      	str	r4, [r3, #20]
 80038ce:	f8c1 0180 	str.w	r0, [r1, #384]	; 0x180
	NVIC_ClearPendingIRQ(23);
}
 80038d2:	bc30      	pop	{r4, r5}
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop

080038d8 <TIM1_BRK_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 80038d8:	b508      	push	{r3, lr}
  Invalid_ISR();
 80038da:	f7ff fe97 	bl	800360c <Invalid_ISR>
 80038de:	bf00      	nop

080038e0 <TIM1_UP_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 80038e0:	b508      	push	{r3, lr}
  Invalid_ISR();
 80038e2:	f7ff fe93 	bl	800360c <Invalid_ISR>
 80038e6:	bf00      	nop

080038e8 <TIM1_TRG_COM_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 80038e8:	b508      	push	{r3, lr}
  Invalid_ISR();
 80038ea:	f7ff fe8f 	bl	800360c <Invalid_ISR>
 80038ee:	bf00      	nop

080038f0 <TIM1_CC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 80038f0:	b508      	push	{r3, lr}
  Invalid_ISR();
 80038f2:	f7ff fe8b 	bl	800360c <Invalid_ISR>
 80038f6:	bf00      	nop

080038f8 <TIM2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM2_IRQHandler(void)
{
 80038f8:	b508      	push	{r3, lr}
  Invalid_ISR();
 80038fa:	f7ff fe87 	bl	800360c <Invalid_ISR>
 80038fe:	bf00      	nop

08003900 <TIM3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM3_IRQHandler(void)
{
 8003900:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003902:	f7ff fe83 	bl	800360c <Invalid_ISR>
 8003906:	bf00      	nop

08003908 <TIM4_IRQHandler>:
 * Return         : None
 *******************************************************************************/
volatile int TIM4_Expired = 0;

void TIM4_IRQHandler(void)
{
 8003908:	b430      	push	{r4, r5}
	Macro_Clear_Bit(TIM4->SR, 0);
 800390a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800390e:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8003912:	8a0b      	ldrh	r3, [r1, #16]
 8003914:	f44f 4061 	mov.w	r0, #57600	; 0xe100
 8003918:	f023 0301 	bic.w	r3, r3, #1
 800391c:	041b      	lsls	r3, r3, #16
	NVIC_ClearPendingIRQ(30);
	TIM4_Expired = 1;
 800391e:	f240 5284 	movw	r2, #1412	; 0x584
 8003922:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
 8003926:	2401      	movs	r4, #1
 *******************************************************************************/
volatile int TIM4_Expired = 0;

void TIM4_IRQHandler(void)
{
	Macro_Clear_Bit(TIM4->SR, 0);
 8003928:	0c1b      	lsrs	r3, r3, #16
 800392a:	f2ce 0000 	movt	r0, #57344	; 0xe000
	NVIC_ClearPendingIRQ(30);
	TIM4_Expired = 1;
 800392e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 *******************************************************************************/
volatile int TIM4_Expired = 0;

void TIM4_IRQHandler(void)
{
	Macro_Clear_Bit(TIM4->SR, 0);
 8003932:	820b      	strh	r3, [r1, #16]
 8003934:	f8c0 5180 	str.w	r5, [r0, #384]	; 0x180
	NVIC_ClearPendingIRQ(30);
	TIM4_Expired = 1;
 8003938:	6094      	str	r4, [r2, #8]
}
 800393a:	bc30      	pop	{r4, r5}
 800393c:	4770      	bx	lr
 800393e:	bf00      	nop

08003940 <I2C1_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8003940:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003942:	f7ff fe63 	bl	800360c <Invalid_ISR>
 8003946:	bf00      	nop

08003948 <I2C1_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8003948:	b508      	push	{r3, lr}
  Invalid_ISR();
 800394a:	f7ff fe5f 	bl	800360c <Invalid_ISR>
 800394e:	bf00      	nop

08003950 <I2C2_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8003950:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003952:	f7ff fe5b 	bl	800360c <Invalid_ISR>
 8003956:	bf00      	nop

08003958 <I2C2_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8003958:	b508      	push	{r3, lr}
  Invalid_ISR();
 800395a:	f7ff fe57 	bl	800360c <Invalid_ISR>
 800395e:	bf00      	nop

08003960 <SPI1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SPI1_IRQHandler(void)
{
 8003960:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003962:	f7ff fe53 	bl	800360c <Invalid_ISR>
 8003966:	bf00      	nop

08003968 <SPI2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SPI2_IRQHandler(void)
{
 8003968:	b508      	push	{r3, lr}
  Invalid_ISR();
 800396a:	f7ff fe4f 	bl	800360c <Invalid_ISR>
 800396e:	bf00      	nop

08003970 <USART1_IRQHandler>:
 *******************************************************************************/
volatile int Uart1_Rx_In = 0;
volatile int Uart1_Rx_Data = 0;

void USART1_IRQHandler(void)
{
 8003970:	b410      	push	{r4}
	Uart1_Rx_Data = (unsigned char)USART1->DR;
 8003972:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003976:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800397a:	889c      	ldrh	r4, [r3, #4]
 800397c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003980:	f240 5384 	movw	r3, #1412	; 0x584
 8003984:	b2e4      	uxtb	r4, r4
 8003986:	f2c2 0300 	movt	r3, #8192	; 0x2000
	Uart1_Rx_In = 1;
 800398a:	2001      	movs	r0, #1
 800398c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003990:	2120      	movs	r1, #32
volatile int Uart1_Rx_In = 0;
volatile int Uart1_Rx_Data = 0;

void USART1_IRQHandler(void)
{
	Uart1_Rx_Data = (unsigned char)USART1->DR;
 8003992:	60dc      	str	r4, [r3, #12]
	Uart1_Rx_In = 1;
 8003994:	6118      	str	r0, [r3, #16]
 8003996:	f8c2 1184 	str.w	r1, [r2, #388]	; 0x184
	NVIC_ClearPendingIRQ(37);
}
 800399a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <USART2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART2_IRQHandler(void)
{
 80039a0:	b508      	push	{r3, lr}
  Invalid_ISR();
 80039a2:	f7ff fe33 	bl	800360c <Invalid_ISR>
 80039a6:	bf00      	nop

080039a8 <USART3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART3_IRQHandler(void)
{
 80039a8:	b508      	push	{r3, lr}
  Invalid_ISR();
 80039aa:	f7ff fe2f 	bl	800360c <Invalid_ISR>
 80039ae:	bf00      	nop

080039b0 <EXTI15_10_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 80039b0:	b508      	push	{r3, lr}
  Invalid_ISR();
 80039b2:	f7ff fe2b 	bl	800360c <Invalid_ISR>
 80039b6:	bf00      	nop

080039b8 <RTCAlarm_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 80039b8:	b508      	push	{r3, lr}
  Invalid_ISR();
 80039ba:	f7ff fe27 	bl	800360c <Invalid_ISR>
 80039be:	bf00      	nop

080039c0 <USBWakeUp_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 80039c0:	b508      	push	{r3, lr}
  Invalid_ISR();
 80039c2:	f7ff fe23 	bl	800360c <Invalid_ISR>
 80039c6:	bf00      	nop

080039c8 <SysTick_Run>:
#include "device_driver.h"

void SysTick_Run(unsigned int msec)
{
 80039c8:	b538      	push	{r3, r4, r5, lr}
	SysTick->CTRL = (0<<2)+(0<<1)+(0<<0);
 80039ca:	f24e 0410 	movw	r4, #57360	; 0xe010
 80039ce:	f2ce 0400 	movt	r4, #57344	; 0xe000
 80039d2:	2500      	movs	r5, #0
 80039d4:	6025      	str	r5, [r4, #0]
	SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 80039d6:	f005 fcd7 	bl	8009388 <__aeabi_ui2d>
 80039da:	a30b      	add	r3, pc, #44	; (adr r3, 8003a08 <SysTick_Run+0x40>)
 80039dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e0:	f005 fd48 	bl	8009474 <__aeabi_dmul>
 80039e4:	2300      	movs	r3, #0
 80039e6:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80039ea:	2200      	movs	r2, #0
 80039ec:	f005 fb90 	bl	8009110 <__adddf3>
 80039f0:	f006 f802 	bl	80099f8 <__aeabi_d2uiz>
 80039f4:	6060      	str	r0, [r4, #4]
	SysTick->VAL = 0;
 80039f6:	60a5      	str	r5, [r4, #8]
	Macro_Set_Bit(SysTick->CTRL, 0);
 80039f8:	6823      	ldr	r3, [r4, #0]
 80039fa:	f043 0301 	orr.w	r3, r3, #1
 80039fe:	6023      	str	r3, [r4, #0]
 8003a00:	bd38      	pop	{r3, r4, r5, pc}
 8003a02:	bf00      	nop
 8003a04:	f3af 8000 	nop.w
 8003a08:	00000000 	andeq	r0, r0, r0
 8003a0c:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08003a10 <SysTick_Check_Timeout>:
}

int SysTick_Check_Timeout(void)
{
	return ((SysTick->CTRL >> 16) & 0x1);
 8003a10:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a14:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a18:	6818      	ldr	r0, [r3, #0]
}
 8003a1a:	f3c0 4000 	ubfx	r0, r0, #16, #1
 8003a1e:	4770      	bx	lr

08003a20 <SysTick_Get_Time>:

unsigned int SysTick_Get_Time(void)
{
	return SysTick->VAL;
 8003a20:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a24:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a28:	6898      	ldr	r0, [r3, #8]
}
 8003a2a:	4770      	bx	lr

08003a2c <SysTick_Get_Load_Time>:

unsigned int SysTick_Get_Load_Time(void)
{
	return SysTick->LOAD;
 8003a2c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a30:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a34:	6858      	ldr	r0, [r3, #4]
}
 8003a36:	4770      	bx	lr

08003a38 <SysTick_Stop>:

void SysTick_Stop(void)
{
	SysTick->CTRL = 0;
 8003a38:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a3c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a40:	2200      	movs	r2, #0
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop

08003a48 <SysTick_OS_Tick>:
}

void SysTick_OS_Tick(unsigned int msec)
{
 8003a48:	b510      	push	{r4, lr}
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
 8003a4a:	f24e 0410 	movw	r4, #57360	; 0xe010
 8003a4e:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003a52:	2302      	movs	r3, #2
 8003a54:	6023      	str	r3, [r4, #0]
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003a56:	f005 fc97 	bl	8009388 <__aeabi_ui2d>
 8003a5a:	a30b      	add	r3, pc, #44	; (adr r3, 8003a88 <SysTick_OS_Tick+0x40>)
 8003a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a60:	f005 fd08 	bl	8009474 <__aeabi_dmul>
 8003a64:	2300      	movs	r3, #0
 8003a66:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f005 fb50 	bl	8009110 <__adddf3>
 8003a70:	f005 ffc2 	bl	80099f8 <__aeabi_d2uiz>
  SysTick->VAL = 0;
 8003a74:	2300      	movs	r3, #0
}

void SysTick_OS_Tick(unsigned int msec)
{
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003a76:	6060      	str	r0, [r4, #4]
  SysTick->VAL = 0;
 8003a78:	60a3      	str	r3, [r4, #8]
  Macro_Set_Bit(SysTick->CTRL, 0);
 8003a7a:	6823      	ldr	r3, [r4, #0]
 8003a7c:	f043 0301 	orr.w	r3, r3, #1
 8003a80:	6023      	str	r3, [r4, #0]
 8003a82:	bd10      	pop	{r4, pc}
 8003a84:	f3af 8000 	nop.w
 8003a88:	00000000 	andeq	r0, r0, r0
 8003a8c:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08003a90 <TIM2_Stopwatch_Start>:
#define TIM3_FREQ 	  		(8000000) 	      	// Hz
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
 8003a90:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003a92:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003a96:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003a9a:	69d5      	ldr	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 8003a9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003aa0:	f045 0501 	orr.w	r5, r5, #1

	TIM2->CR1 = (1<<4)|(1<<3);
 8003aa4:	2418      	movs	r4, #24
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8003aa6:	f240 509f 	movw	r0, #1439	; 0x59f
	TIM2->ARR = TIM2_MAX;
 8003aaa:	f64f 71ff 	movw	r1, #65535	; 0xffff
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003aae:	61d5      	str	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 8003ab0:	801c      	strh	r4, [r3, #0]
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8003ab2:	8518      	strh	r0, [r3, #40]	; 0x28
	TIM2->ARR = TIM2_MAX;
 8003ab4:	8599      	strh	r1, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM2->EGR,0);
 8003ab6:	8a9a      	ldrh	r2, [r3, #20]
 8003ab8:	b292      	uxth	r2, r2
 8003aba:	f042 0201 	orr.w	r2, r2, #1
 8003abe:	829a      	strh	r2, [r3, #20]
	Macro_Set_Bit(TIM2->CR1, 0);
 8003ac0:	881a      	ldrh	r2, [r3, #0]
 8003ac2:	b292      	uxth	r2, r2
 8003ac4:	f042 0201 	orr.w	r2, r2, #1
 8003ac8:	801a      	strh	r2, [r3, #0]
}
 8003aca:	bc30      	pop	{r4, r5}
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop

08003ad0 <TIM2_Stopwatch_Stop>:

unsigned int TIM2_Stopwatch_Stop(void)
{
	unsigned int time;

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003ad0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003ad4:	8813      	ldrh	r3, [r2, #0]
	time = (TIM2_MAX - TIM2->CNT) * TIM2_TICK;
 8003ad6:	f64f 71ec 	movw	r1, #65516	; 0xffec

unsigned int TIM2_Stopwatch_Stop(void)
{
	unsigned int time;

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003ada:	f023 0301 	bic.w	r3, r3, #1
 8003ade:	041b      	lsls	r3, r3, #16
 8003ae0:	0c1b      	lsrs	r3, r3, #16
 8003ae2:	8013      	strh	r3, [r2, #0]
	time = (TIM2_MAX - TIM2->CNT) * TIM2_TICK;
 8003ae4:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 8003ae6:	f2c0 0113 	movt	r1, #19
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	f06f 0013 	mvn.w	r0, #19
	return time;
}
 8003af0:	fb00 1003 	mla	r0, r0, r3, r1
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop

08003af8 <TIM2_Delay>:
#else

/* Delay Time Extended */

void TIM2_Delay(int time)
{
 8003af8:	b470      	push	{r4, r5, r6}
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003afa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003afe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003b02:	69de      	ldr	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003b04:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	TIM2->CR1 = (1<<4)|(1<<3);
 8003b08:	2418      	movs	r4, #24
	TIM2->ARR = 0xffff;
 8003b0a:	f64f 71ff 	movw	r1, #65535	; 0xffff
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003b0e:	f046 0601 	orr.w	r6, r6, #1

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003b12:	f240 559f 	movw	r5, #1439	; 0x59f
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003b16:	61de      	str	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003b18:	8515      	strh	r5, [r2, #40]	; 0x28
	TIM2->CR1 = (1<<4)|(1<<3);
 8003b1a:	8014      	strh	r4, [r2, #0]
	TIM2->ARR = 0xffff;
 8003b1c:	8591      	strh	r1, [r2, #44]	; 0x2c
/* Delay Time Extended */

void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 8003b1e:	2132      	movs	r1, #50	; 0x32
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b20:	8a93      	ldrh	r3, [r2, #20]
/* Delay Time Extended */

void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 8003b22:	fb01 f000 	mul.w	r0, r1, r0
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b26:	b29b      	uxth	r3, r3
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003b28:	f248 0401 	movw	r4, #32769	; 0x8001
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b2c:	f043 0301 	orr.w	r3, r3, #1
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003b30:	f2c8 0400 	movt	r4, #32768	; 0x8000
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b34:	8293      	strh	r3, [r2, #20]
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003b36:	fba4 1400 	umull	r1, r4, r4, r0

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 8003b3a:	8993      	ldrh	r3, [r2, #12]

	for(i=0; i<(t/0xffffu); i++)
 8003b3c:	0be4      	lsrs	r4, r4, #15

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	f043 0301 	orr.w	r3, r3, #1
 8003b44:	8193      	strh	r3, [r2, #12]

	for(i=0; i<(t/0xffffu); i++)
 8003b46:	bf18      	it	ne
 8003b48:	2100      	movne	r1, #0
 8003b4a:	d015      	beq.n	8003b78 <TIM2_Delay+0x80>
	{
		Macro_Set_Bit(TIM2->EGR,0);
 8003b4c:	8a93      	ldrh	r3, [r2, #20]
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	f043 0301 	orr.w	r3, r3, #1
 8003b54:	8293      	strh	r3, [r2, #20]
		Macro_Clear_Bit(TIM2->SR, 0);
 8003b56:	8a13      	ldrh	r3, [r2, #16]
 8003b58:	f023 0301 	bic.w	r3, r3, #1
 8003b5c:	041b      	lsls	r3, r3, #16
 8003b5e:	0c1b      	lsrs	r3, r3, #16
 8003b60:	8213      	strh	r3, [r2, #16]
		Macro_Set_Bit(TIM2->CR1, 0);
 8003b62:	8813      	ldrh	r3, [r2, #0]
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	f043 0301 	orr.w	r3, r3, #1
 8003b6a:	8013      	strh	r3, [r2, #0]
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003b6c:	8a13      	ldrh	r3, [r2, #16]
 8003b6e:	07dd      	lsls	r5, r3, #31
 8003b70:	d5fc      	bpl.n	8003b6c <TIM2_Delay+0x74>
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003b72:	3101      	adds	r1, #1
 8003b74:	42a1      	cmp	r1, r4
 8003b76:	d1e9      	bne.n	8003b4c <TIM2_Delay+0x54>
		Macro_Clear_Bit(TIM2->SR, 0);
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffffu;
 8003b78:	f248 0301 	movw	r3, #32769	; 0x8001
 8003b7c:	f2c8 0300 	movt	r3, #32768	; 0x8000
 8003b80:	fba3 2300 	umull	r2, r3, r3, r0
 8003b84:	0bdb      	lsrs	r3, r3, #15
 8003b86:	ebc3 4303 	rsb	r3, r3, r3, lsl #16
 8003b8a:	1ac2      	subs	r2, r0, r3
 8003b8c:	b292      	uxth	r2, r2
 8003b8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003b92:	859a      	strh	r2, [r3, #44]	; 0x2c
	Macro_Set_Bit(TIM2->EGR,0);
 8003b94:	8a9a      	ldrh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
	Macro_Set_Bit(TIM2->CR1, 0);
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003b96:	4619      	mov	r1, r3
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffffu;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b98:	b292      	uxth	r2, r2
 8003b9a:	f042 0201 	orr.w	r2, r2, #1
 8003b9e:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
 8003ba0:	8a1a      	ldrh	r2, [r3, #16]
 8003ba2:	f022 0201 	bic.w	r2, r2, #1
 8003ba6:	0412      	lsls	r2, r2, #16
 8003ba8:	0c12      	lsrs	r2, r2, #16
 8003baa:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM2->CR1, 0);
 8003bac:	881a      	ldrh	r2, [r3, #0]
 8003bae:	b292      	uxth	r2, r2
 8003bb0:	f042 0201 	orr.w	r2, r2, #1
 8003bb4:	801a      	strh	r2, [r3, #0]
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003bb6:	8a0b      	ldrh	r3, [r1, #16]
 8003bb8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003bbc:	07db      	lsls	r3, r3, #31
 8003bbe:	d5fa      	bpl.n	8003bb6 <TIM2_Delay+0xbe>

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003bc0:	8813      	ldrh	r3, [r2, #0]
 8003bc2:	f023 0301 	bic.w	r3, r3, #1
 8003bc6:	041b      	lsls	r3, r3, #16
 8003bc8:	0c1b      	lsrs	r3, r3, #16
 8003bca:	8013      	strh	r3, [r2, #0]
	Macro_Clear_Bit(TIM2->DIER, 0);
 8003bcc:	8993      	ldrh	r3, [r2, #12]
 8003bce:	f023 0301 	bic.w	r3, r3, #1
 8003bd2:	041b      	lsls	r3, r3, #16
 8003bd4:	0c1b      	lsrs	r3, r3, #16
 8003bd6:	8193      	strh	r3, [r2, #12]
}
 8003bd8:	bc70      	pop	{r4, r5, r6}
 8003bda:	4770      	bx	lr

08003bdc <TIM4_Repeat>:

#endif

void TIM4_Repeat(int time)
{
 8003bdc:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003bde:	eb00 0080 	add.w	r0, r0, r0, lsl #2

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003be2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003be6:	f2c4 0202 	movt	r2, #16386	; 0x4002

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003bea:	eb00 0080 	add.w	r0, r0, r0, lsl #2

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003bee:	69d5      	ldr	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003bf0:	0040      	lsls	r0, r0, #1
 8003bf2:	3801      	subs	r0, #1

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
 8003bf4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003bf8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003bfc:	2410      	movs	r4, #16

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003bfe:	f045 0504 	orr.w	r5, r5, #4

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003c02:	b280      	uxth	r0, r0
void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003c04:	f240 519f 	movw	r1, #1439	; 0x59f

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003c08:	61d5      	str	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
 8003c0a:	801c      	strh	r4, [r3, #0]
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003c0c:	8519      	strh	r1, [r3, #40]	; 0x28
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003c0e:	8598      	strh	r0, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM4->EGR,0);
 8003c10:	8a9a      	ldrh	r2, [r3, #20]
 8003c12:	b292      	uxth	r2, r2
 8003c14:	f042 0201 	orr.w	r2, r2, #1
 8003c18:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM4->SR, 0);
 8003c1a:	8a1a      	ldrh	r2, [r3, #16]
 8003c1c:	f022 0201 	bic.w	r2, r2, #1
 8003c20:	40a2      	lsls	r2, r4
 8003c22:	40e2      	lsrs	r2, r4
 8003c24:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM4->DIER, 0);
 8003c26:	899a      	ldrh	r2, [r3, #12]
 8003c28:	b292      	uxth	r2, r2
 8003c2a:	f042 0201 	orr.w	r2, r2, #1
 8003c2e:	819a      	strh	r2, [r3, #12]
	Macro_Set_Bit(TIM4->CR1, 0);
 8003c30:	881a      	ldrh	r2, [r3, #0]
 8003c32:	b292      	uxth	r2, r2
 8003c34:	f042 0201 	orr.w	r2, r2, #1
 8003c38:	801a      	strh	r2, [r3, #0]
}
 8003c3a:	bc30      	pop	{r4, r5}
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop

08003c40 <TIM4_Check_Timeout>:

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
 8003c40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c44:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003c48:	8a18      	ldrh	r0, [r3, #16]
 8003c4a:	f010 0001 	ands.w	r0, r0, #1
 8003c4e:	d006      	beq.n	8003c5e <TIM4_Check_Timeout+0x1e>
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8003c50:	8a1a      	ldrh	r2, [r3, #16]
		return 1;
 8003c52:	2001      	movs	r0, #1

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8003c54:	f022 0201 	bic.w	r2, r2, #1
 8003c58:	0412      	lsls	r2, r2, #16
 8003c5a:	0c12      	lsrs	r2, r2, #16
 8003c5c:	821a      	strh	r2, [r3, #16]
	}
	else
	{
		return 0;
	}
}
 8003c5e:	4770      	bx	lr

08003c60 <TIM4_Stop>:

void TIM4_Stop(void)
{
	Macro_Clear_Bit(TIM4->CR1, 0);
 8003c60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c64:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003c68:	881a      	ldrh	r2, [r3, #0]
 8003c6a:	f022 0201 	bic.w	r2, r2, #1
 8003c6e:	0412      	lsls	r2, r2, #16
 8003c70:	0c12      	lsrs	r2, r2, #16
 8003c72:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM4->DIER, 0);
 8003c74:	899a      	ldrh	r2, [r3, #12]
 8003c76:	f022 0201 	bic.w	r2, r2, #1
 8003c7a:	0412      	lsls	r2, r2, #16
 8003c7c:	0c12      	lsrs	r2, r2, #16
 8003c7e:	819a      	strh	r2, [r3, #12]
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop

08003c84 <TIM4_Change_Value>:
}

void TIM4_Change_Value(int time)
{
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003c84:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003c88:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003c8c:	0040      	lsls	r0, r0, #1
 8003c8e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c92:	b280      	uxth	r0, r0
 8003c94:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003c98:	8598      	strh	r0, [r3, #44]	; 0x2c
 8003c9a:	4770      	bx	lr

08003c9c <TIM3_Out_Init>:
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
 8003c9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ca0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003ca4:	69da      	ldr	r2, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003ca6:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
 8003caa:	f042 0202 	orr.w	r2, r2, #2
 8003cae:	61da      	str	r2, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003cb0:	699a      	ldr	r2, [r3, #24]
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003cb2:	f2c4 0101 	movt	r1, #16385	; 0x4001
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003cb6:	f042 0208 	orr.w	r2, r2, #8
 8003cba:	619a      	str	r2, [r3, #24]
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003cbc:	680b      	ldr	r3, [r1, #0]
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8003cbe:	f44f 6280 	mov.w	r2, #1024	; 0x400

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003cc2:	f023 030f 	bic.w	r3, r3, #15
 8003cc6:	f043 030b 	orr.w	r3, r3, #11
 8003cca:	600b      	str	r3, [r1, #0]
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8003ccc:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8003cd0:	8b93      	ldrh	r3, [r2, #28]
	TIM3->CCER = (0<<9)|(1<<8);
 8003cd2:	f44f 7180 	mov.w	r1, #256	; 0x100
void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8003cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cda:	041b      	lsls	r3, r3, #16
 8003cdc:	0c1b      	lsrs	r3, r3, #16
 8003cde:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003ce2:	8393      	strh	r3, [r2, #28]
	TIM3->CCER = (0<<9)|(1<<8);
 8003ce4:	8411      	strh	r1, [r2, #32]
 8003ce6:	4770      	bx	lr

08003ce8 <TIM3_Out_Freq_Generation>:
}

void TIM3_Out_Freq_Generation(unsigned short freq)
{
 8003ce8:	b510      	push	{r4, lr}
	TIM3->PSC = (unsigned int)(TIMXCLK/(double)TIM3_FREQ + 0.5)-1;
 8003cea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003cee:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8003cf2:	2308      	movs	r3, #8
 8003cf4:	8523      	strh	r3, [r4, #40]	; 0x28
	TIM3->ARR = (double)TIM3_FREQ/freq-1;
 8003cf6:	f005 fb57 	bl	80093a8 <__aeabi_i2d>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	a10e      	add	r1, pc, #56	; (adr r1, 8003d38 <TIM3_Out_Freq_Generation+0x50>)
 8003d00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003d04:	f005 fce0 	bl	80096c8 <__aeabi_ddiv>
 8003d08:	2300      	movs	r3, #0
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8003d10:	f005 f9fc 	bl	800910c <__aeabi_dsub>
 8003d14:	f005 fe70 	bl	80099f8 <__aeabi_d2uiz>
 8003d18:	b280      	uxth	r0, r0
 8003d1a:	85a0      	strh	r0, [r4, #44]	; 0x2c
	TIM3->CCR3 = TIM3->ARR/2;
 8003d1c:	8da2      	ldrh	r2, [r4, #44]	; 0x2c

	Macro_Set_Bit(TIM3->EGR,0);
	TIM3->CR1 = (1<<4)|(0<<3)|(0<<1)|(1<<0);
 8003d1e:	2311      	movs	r3, #17

void TIM3_Out_Freq_Generation(unsigned short freq)
{
	TIM3->PSC = (unsigned int)(TIMXCLK/(double)TIM3_FREQ + 0.5)-1;
	TIM3->ARR = (double)TIM3_FREQ/freq-1;
	TIM3->CCR3 = TIM3->ARR/2;
 8003d20:	f3c2 024e 	ubfx	r2, r2, #1, #15
 8003d24:	87a2      	strh	r2, [r4, #60]	; 0x3c

	Macro_Set_Bit(TIM3->EGR,0);
 8003d26:	8aa2      	ldrh	r2, [r4, #20]
 8003d28:	b292      	uxth	r2, r2
 8003d2a:	f042 0201 	orr.w	r2, r2, #1
 8003d2e:	82a2      	strh	r2, [r4, #20]
	TIM3->CR1 = (1<<4)|(0<<3)|(0<<1)|(1<<0);
 8003d30:	8023      	strh	r3, [r4, #0]
 8003d32:	bd10      	pop	{r4, pc}
 8003d34:	f3af 8000 	nop.w
 8003d38:	00000000 	andeq	r0, r0, r0
 8003d3c:	415e8480 	cmpmi	lr, r0, lsl #9

08003d40 <TIM3_Out_Stop>:
}

void TIM3_Out_Stop(void)
{
	Macro_Clear_Bit(TIM3->CR1, 0);
 8003d40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d44:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003d48:	881a      	ldrh	r2, [r3, #0]
 8003d4a:	f022 0201 	bic.w	r2, r2, #1
 8003d4e:	0412      	lsls	r2, r2, #16
 8003d50:	0c12      	lsrs	r2, r2, #16
 8003d52:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM3->DIER, 0);
 8003d54:	899a      	ldrh	r2, [r3, #12]
 8003d56:	f022 0201 	bic.w	r2, r2, #1
 8003d5a:	0412      	lsls	r2, r2, #16
 8003d5c:	0c12      	lsrs	r2, r2, #16
 8003d5e:	819a      	strh	r2, [r3, #12]
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop

08003d64 <TIM4_Repeat_Interrupt_Enable>:
}

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
 8003d64:	b430      	push	{r4, r5}
	if(en)
 8003d66:	b9c8      	cbnz	r0, 8003d9c <TIM4_Repeat_Interrupt_Enable+0x38>
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8003d68:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003d6c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003d70:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	}

	else
	{
		NVIC_DisableIRQ(30);
		Macro_Clear_Bit(TIM4->CR1, 0);
 8003d74:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003d78:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
 8003d7c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003d80:	881a      	ldrh	r2, [r3, #0]
 8003d82:	f022 0201 	bic.w	r2, r2, #1
 8003d86:	0412      	lsls	r2, r2, #16
 8003d88:	0c12      	lsrs	r2, r2, #16
 8003d8a:	801a      	strh	r2, [r3, #0]
		Macro_Clear_Bit(TIM4->DIER, 0);
 8003d8c:	899a      	ldrh	r2, [r3, #12]
 8003d8e:	f022 0201 	bic.w	r2, r2, #1
 8003d92:	0412      	lsls	r2, r2, #16
 8003d94:	0c12      	lsrs	r2, r2, #16
 8003d96:	819a      	strh	r2, [r3, #12]
	}
}
 8003d98:	bc30      	pop	{r4, r5}
 8003d9a:	4770      	bx	lr

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);
 8003d9c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003da0:	f2c4 0202 	movt	r2, #16386	; 0x4002

		TIM4->CR1 = (1<<4)|(0<<3);
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003da4:	eb01 0181 	add.w	r1, r1, r1, lsl #2

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);
 8003da8:	69d5      	ldr	r5, [r2, #28]

		TIM4->CR1 = (1<<4)|(0<<3);
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003daa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8003dae:	0049      	lsls	r1, r1, #1
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);

		TIM4->CR1 = (1<<4)|(0<<3);
 8003db0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003db4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003db8:	2410      	movs	r4, #16
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003dba:	b289      	uxth	r1, r1

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);
 8003dbc:	f045 0504 	orr.w	r5, r5, #4

		TIM4->CR1 = (1<<4)|(0<<3);
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003dc0:	f240 509f 	movw	r0, #1439	; 0x59f

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);
 8003dc4:	61d5      	str	r5, [r2, #28]

		TIM4->CR1 = (1<<4)|(0<<3);
 8003dc6:	801c      	strh	r4, [r3, #0]
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003dc8:	8518      	strh	r0, [r3, #40]	; 0x28
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003dca:	8599      	strh	r1, [r3, #44]	; 0x2c
		Macro_Set_Bit(TIM4->EGR,0);
 8003dcc:	8a9a      	ldrh	r2, [r3, #20]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8003dce:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8003dd2:	b292      	uxth	r2, r2
 8003dd4:	f042 0201 	orr.w	r2, r2, #1
 8003dd8:	829a      	strh	r2, [r3, #20]

		// TIM4->SR �������Ϳ��� Timer Pending Clear
		TIM4->SR &=~(1<<0); 
 8003dda:	8a1a      	ldrh	r2, [r3, #16]
 8003ddc:	f2ce 0100 	movt	r1, #57344	; 0xe000
 8003de0:	f022 0201 	bic.w	r2, r2, #1
 8003de4:	40a2      	lsls	r2, r4
 8003de6:	40e2      	lsrs	r2, r4
 8003de8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003dec:	821a      	strh	r2, [r3, #16]
 8003dee:	f8c1 0180 	str.w	r0, [r1, #384]	; 0x180
		// NVIC���� 30�� ���ͷ�Ʈ Pending Clear => NVIC�� Macro ���
		NVIC_ClearPendingIRQ(30);
		// TIM4->DIER �������Ϳ��� Timer ���ͷ�Ʈ ���
		TIM4->DIER |= (1<<0);
 8003df2:	899a      	ldrh	r2, [r3, #12]
 8003df4:	b292      	uxth	r2, r2
 8003df6:	f042 0201 	orr.w	r2, r2, #1
 8003dfa:	819a      	strh	r2, [r3, #12]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8003dfc:	6008      	str	r0, [r1, #0]
		// NVIC���� 30�� ���ͷ�Ʈ�� ������� ���� => NVIC�� Macro ���
		NVIC_EnableIRQ(30);
		// TIM4 Start
		TIM4->CR1 |=(1<<0);
 8003dfe:	881a      	ldrh	r2, [r3, #0]
 8003e00:	b292      	uxth	r2, r2
 8003e02:	f042 0201 	orr.w	r2, r2, #1
 8003e06:	801a      	strh	r2, [r3, #0]
	{
		NVIC_DisableIRQ(30);
		Macro_Clear_Bit(TIM4->CR1, 0);
		Macro_Clear_Bit(TIM4->DIER, 0);
	}
}
 8003e08:	bc30      	pop	{r4, r5}
 8003e0a:	4770      	bx	lr
 8003e0c:	f3af 8000 	nop.w

08003e10 <Uart1_Init>:
#include <string.h>
#include <stdlib.h>
#include <ctype.h>

void Uart1_Init(int baud)
{
 8003e10:	b570      	push	{r4, r5, r6, lr}
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 8003e12:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003e16:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003e1a:	6991      	ldr	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8003e1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
{
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 8003e20:	f041 0104 	orr.w	r1, r1, #4
 8003e24:	6191      	str	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
 8003e26:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8003e28:	f2c4 0301 	movt	r3, #16385	; 0x4001
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
	Macro_Set_Bit(RCC->APB2ENR, 14);
 8003e2c:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003e30:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8003e32:	685a      	ldr	r2, [r3, #4]
 8003e34:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8003e38:	f442 620a 	orr.w	r2, r2, #2208	; 0x8a0
 8003e3c:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(GPIOA->ODR, 10);
 8003e3e:	68da      	ldr	r2, [r3, #12]
 8003e40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003e44:	60da      	str	r2, [r3, #12]

	div = PCLK2/(16. * baud);
 8003e46:	f005 faaf 	bl	80093a8 <__aeabi_i2d>
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8003e52:	f005 fb0f 	bl	8009474 <__aeabi_dmul>
 8003e56:	4602      	mov	r2, r0
 8003e58:	460b      	mov	r3, r1
 8003e5a:	a119      	add	r1, pc, #100	; (adr r1, 8003ec0 <Uart1_Init+0xb0>)
 8003e5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003e60:	f005 fc32 	bl	80096c8 <__aeabi_ddiv>
 8003e64:	460d      	mov	r5, r1
 8003e66:	4604      	mov	r4, r0
	mant = (int)div;
 8003e68:	f005 fd9e 	bl	80099a8 <__aeabi_d2iz>
 8003e6c:	4606      	mov	r6, r0
	frac = (int)((div - mant) * 16. + 0.5);
 8003e6e:	f005 fa8b 	bl	8009388 <__aeabi_ui2d>
 8003e72:	4602      	mov	r2, r0
 8003e74:	460b      	mov	r3, r1
 8003e76:	4620      	mov	r0, r4
 8003e78:	4629      	mov	r1, r5
 8003e7a:	f005 f947 	bl	800910c <__aeabi_dsub>
 8003e7e:	2300      	movs	r3, #0
 8003e80:	2200      	movs	r2, #0
 8003e82:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8003e86:	f005 faf5 	bl	8009474 <__aeabi_dmul>
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003e92:	f005 f93d 	bl	8009110 <__adddf3>
 8003e96:	f005 fd87 	bl	80099a8 <__aeabi_d2iz>
	mant += frac >> 4;
 8003e9a:	eb06 1610 	add.w	r6, r6, r0, lsr #4
	frac &= 0xf;
 8003e9e:	f000 000f 	and.w	r0, r0, #15

	USART1->BRR = (mant<<4)+(frac<<0);
 8003ea2:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 8003ea6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003eaa:	f2c4 0301 	movt	r3, #16385	; 0x4001
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
	USART1->CR2 = 0<<12;
 8003eae:	2200      	movs	r2, #0
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 8003eb0:	b280      	uxth	r0, r0
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 8003eb2:	f242 010c 	movw	r1, #8204	; 0x200c
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 8003eb6:	8118      	strh	r0, [r3, #8]
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 8003eb8:	8199      	strh	r1, [r3, #12]
	USART1->CR2 = 0<<12;
 8003eba:	821a      	strh	r2, [r3, #16]
	USART1->CR3 = 0;
 8003ebc:	829a      	strh	r2, [r3, #20]
 8003ebe:	bd70      	pop	{r4, r5, r6, pc}
 8003ec0:	00000000 	andeq	r0, r0, r0
 8003ec4:	41912a88 	orrsmi	r2, r1, r8, lsl #21

08003ec8 <Uart1_Send_Byte>:
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8003ec8:	280a      	cmp	r0, #10
 8003eca:	d00c      	beq.n	8003ee6 <Uart1_Send_Byte+0x1e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003ecc:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003ed0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003ed4:	880a      	ldrh	r2, [r1, #0]
 8003ed6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003eda:	0612      	lsls	r2, r2, #24
 8003edc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003ee0:	d5f8      	bpl.n	8003ed4 <Uart1_Send_Byte+0xc>
	USART1->DR = data;
 8003ee2:	8098      	strh	r0, [r3, #4]
 8003ee4:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003ee6:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003eea:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003eee:	880a      	ldrh	r2, [r1, #0]
 8003ef0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003ef4:	0612      	lsls	r2, r2, #24
 8003ef6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003efa:	d5f8      	bpl.n	8003eee <Uart1_Send_Byte+0x26>
		USART1->DR = 0x0d;
 8003efc:	220d      	movs	r2, #13
 8003efe:	809a      	strh	r2, [r3, #4]
 8003f00:	e7e4      	b.n	8003ecc <Uart1_Send_Byte+0x4>
 8003f02:	bf00      	nop

08003f04 <Uart1_Send_String>:
	while(Macro_Check_Bit_Clear(USART1->SR, 7));
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
 8003f04:	b430      	push	{r4, r5}
	while(*pt!=0)
 8003f06:	7804      	ldrb	r4, [r0, #0]
 8003f08:	b194      	cbz	r4, 8003f30 <Uart1_Send_String+0x2c>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003f0a:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003f0e:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 8003f12:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8003f14:	2c0a      	cmp	r4, #10
 8003f16:	d00d      	beq.n	8003f34 <Uart1_Send_String+0x30>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003f18:	880a      	ldrh	r2, [r1, #0]
 8003f1a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003f1e:	0612      	lsls	r2, r2, #24
 8003f20:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003f24:	d5f8      	bpl.n	8003f18 <Uart1_Send_String+0x14>
	USART1->DR = data;
 8003f26:	809c      	strh	r4, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8003f28:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8003f2c:	2c00      	cmp	r4, #0
 8003f2e:	d1f1      	bne.n	8003f14 <Uart1_Send_String+0x10>
	{
		Uart1_Send_Byte(*pt++);
	}
}
 8003f30:	bc30      	pop	{r4, r5}
 8003f32:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003f34:	880a      	ldrh	r2, [r1, #0]
 8003f36:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003f3a:	0612      	lsls	r2, r2, #24
 8003f3c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003f40:	d5f8      	bpl.n	8003f34 <Uart1_Send_String+0x30>
		USART1->DR = 0x0d;
 8003f42:	809d      	strh	r5, [r3, #4]
 8003f44:	e7e8      	b.n	8003f18 <Uart1_Send_String+0x14>
 8003f46:	bf00      	nop

08003f48 <Uart1_Printf>:
		Uart1_Send_Byte(*pt++);
	}
}

void Uart1_Printf(char *fmt,...)
{
 8003f48:	b40f      	push	{r0, r1, r2, r3}
 8003f4a:	b530      	push	{r4, r5, lr}
 8003f4c:	b0c3      	sub	sp, #268	; 0x10c
 8003f4e:	ab46      	add	r3, sp, #280	; 0x118
 8003f50:	f853 1b04 	ldr.w	r1, [r3], #4
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
 8003f54:	a802      	add	r0, sp, #8
 8003f56:	461a      	mov	r2, r3
void Uart1_Printf(char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
 8003f58:	9301      	str	r3, [sp, #4]
	vsprintf(string,fmt,ap);
 8003f5a:	f000 f87b 	bl	8004054 <vsprintf>
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8003f5e:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8003f62:	b198      	cbz	r0, 8003f8c <Uart1_Printf+0x44>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003f64:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003f68:	ac02      	add	r4, sp, #8
 8003f6a:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 8003f6e:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8003f70:	280a      	cmp	r0, #10
 8003f72:	d010      	beq.n	8003f96 <Uart1_Printf+0x4e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003f74:	880a      	ldrh	r2, [r1, #0]
 8003f76:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003f7a:	0612      	lsls	r2, r2, #24
 8003f7c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003f80:	d5f8      	bpl.n	8003f74 <Uart1_Printf+0x2c>
	USART1->DR = data;
 8003f82:	8098      	strh	r0, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8003f84:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8003f88:	2800      	cmp	r0, #0
 8003f8a:	d1f1      	bne.n	8003f70 <Uart1_Printf+0x28>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Uart1_Send_String(string);
	va_end(ap);
}
 8003f8c:	b043      	add	sp, #268	; 0x10c
 8003f8e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003f92:	b004      	add	sp, #16
 8003f94:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003f96:	880a      	ldrh	r2, [r1, #0]
 8003f98:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003f9c:	0612      	lsls	r2, r2, #24
 8003f9e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003fa2:	d5f8      	bpl.n	8003f96 <Uart1_Printf+0x4e>
		USART1->DR = 0x0d;
 8003fa4:	809d      	strh	r5, [r3, #4]
 8003fa6:	e7e5      	b.n	8003f74 <Uart1_Printf+0x2c>

08003fa8 <Uart1_Get_Pressed>:
	va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8003fa8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003fac:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003fb0:	8818      	ldrh	r0, [r3, #0]
 8003fb2:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8003fb6:	b108      	cbz	r0, 8003fbc <Uart1_Get_Pressed+0x14>
	{
		return (char)USART1->DR;
 8003fb8:	8898      	ldrh	r0, [r3, #4]
 8003fba:	b2c0      	uxtb	r0, r0

	else
	{
		return (char)0;
	}
}
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop

08003fc0 <Uart1_Get_Char>:
	va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8003fc0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003fc4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003fc8:	8813      	ldrh	r3, [r2, #0]
 8003fca:	0699      	lsls	r1, r3, #26
 8003fcc:	d5fc      	bpl.n	8003fc8 <Uart1_Get_Char+0x8>
	{
		return (char)USART1->DR;
 8003fce:	8890      	ldrh	r0, [r2, #4]
 8003fd0:	b2c0      	uxtb	r0, r0

char Uart1_Get_Char(void)
{
	char rx;

	while((rx = Uart1_Get_Pressed()) == 0);
 8003fd2:	2800      	cmp	r0, #0
 8003fd4:	d0f8      	beq.n	8003fc8 <Uart1_Get_Char+0x8>

	return rx;
}
 8003fd6:	4770      	bx	lr

08003fd8 <Uart1_RX_Interrupt_Enable>:

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(USART1->CR1, 5);
 8003fd8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003fdc:	f2c4 0201 	movt	r2, #16385	; 0x4001
	return rx;
}

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
 8003fe0:	b968      	cbnz	r0, 8003ffe <Uart1_RX_Interrupt_Enable+0x26>
		NVIC_EnableIRQ(37);
	}

	else
	{
		Macro_Clear_Bit(USART1->CR1, 5);
 8003fe2:	8993      	ldrh	r3, [r2, #12]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8003fe4:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8003fe8:	f023 0320 	bic.w	r3, r3, #32
 8003fec:	041b      	lsls	r3, r3, #16
 8003fee:	0c1b      	lsrs	r3, r3, #16
 8003ff0:	f2ce 0100 	movt	r1, #57344	; 0xe000
 8003ff4:	2020      	movs	r0, #32
 8003ff6:	8193      	strh	r3, [r2, #12]
 8003ff8:	f8c1 0084 	str.w	r0, [r1, #132]	; 0x84
 8003ffc:	4770      	bx	lr

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(USART1->CR1, 5);
 8003ffe:	8990      	ldrh	r0, [r2, #12]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8004000:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8004004:	b280      	uxth	r0, r0
 8004006:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800400a:	2120      	movs	r1, #32
 800400c:	f040 0020 	orr.w	r0, r0, #32
 8004010:	8190      	strh	r0, [r2, #12]
 8004012:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8004016:	6059      	str	r1, [r3, #4]
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	f3af 8000 	nop.w

08004020 <_vsprintf_r>:
 8004020:	b530      	push	{r4, r5, lr}
 8004022:	b09b      	sub	sp, #108	; 0x6c
 8004024:	460c      	mov	r4, r1
 8004026:	4669      	mov	r1, sp
 8004028:	9400      	str	r4, [sp, #0]
 800402a:	f44f 7502 	mov.w	r5, #520	; 0x208
 800402e:	9404      	str	r4, [sp, #16]
 8004030:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8004034:	f8ad 500c 	strh.w	r5, [sp, #12]
 8004038:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800403c:	9402      	str	r4, [sp, #8]
 800403e:	9405      	str	r4, [sp, #20]
 8004040:	f8ad 500e 	strh.w	r5, [sp, #14]
 8004044:	f000 f814 	bl	8004070 <_svfprintf_r>
 8004048:	9b00      	ldr	r3, [sp, #0]
 800404a:	2200      	movs	r2, #0
 800404c:	701a      	strb	r2, [r3, #0]
 800404e:	b01b      	add	sp, #108	; 0x6c
 8004050:	bd30      	pop	{r4, r5, pc}
 8004052:	bf00      	nop

08004054 <vsprintf>:
 8004054:	b430      	push	{r4, r5}
 8004056:	f240 0400 	movw	r4, #0
 800405a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800405e:	460d      	mov	r5, r1
 8004060:	4613      	mov	r3, r2
 8004062:	4601      	mov	r1, r0
 8004064:	462a      	mov	r2, r5
 8004066:	6820      	ldr	r0, [r4, #0]
 8004068:	bc30      	pop	{r4, r5}
 800406a:	f7ff bfd9 	b.w	8004020 <_vsprintf_r>
 800406e:	bf00      	nop

08004070 <_svfprintf_r>:
 8004070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004074:	b0c9      	sub	sp, #292	; 0x124
 8004076:	4691      	mov	r9, r2
 8004078:	9314      	str	r3, [sp, #80]	; 0x50
 800407a:	910b      	str	r1, [sp, #44]	; 0x2c
 800407c:	900e      	str	r0, [sp, #56]	; 0x38
 800407e:	f002 fafb 	bl	8006678 <_localeconv_r>
 8004082:	6800      	ldr	r0, [r0, #0]
 8004084:	901a      	str	r0, [sp, #104]	; 0x68
 8004086:	f003 fc67 	bl	8007958 <strlen>
 800408a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800408c:	89a3      	ldrh	r3, [r4, #12]
 800408e:	901d      	str	r0, [sp, #116]	; 0x74
 8004090:	0618      	lsls	r0, r3, #24
 8004092:	d503      	bpl.n	800409c <_svfprintf_r+0x2c>
 8004094:	6923      	ldr	r3, [r4, #16]
 8004096:	2b00      	cmp	r3, #0
 8004098:	f001 8079 	beq.w	800518e <_svfprintf_r+0x111e>
 800409c:	f24a 1544 	movw	r5, #41284	; 0xa144
 80040a0:	ac38      	add	r4, sp, #224	; 0xe0
 80040a2:	f6c0 0500 	movt	r5, #2048	; 0x800
 80040a6:	9515      	str	r5, [sp, #84]	; 0x54
 80040a8:	f10d 05df 	add.w	r5, sp, #223	; 0xdf
 80040ac:	9508      	str	r5, [sp, #32]
 80040ae:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80040b0:	af38      	add	r7, sp, #224	; 0xe0
 80040b2:	9409      	str	r4, [sp, #36]	; 0x24
 80040b4:	f24a 547c 	movw	r4, #42364	; 0xa57c
 80040b8:	f105 0610 	add.w	r6, r5, #16
 80040bc:	9d08      	ldr	r5, [sp, #32]
 80040be:	2300      	movs	r3, #0
 80040c0:	f6c0 0400 	movt	r4, #2048	; 0x800
 80040c4:	9311      	str	r3, [sp, #68]	; 0x44
 80040c6:	9417      	str	r4, [sp, #92]	; 0x5c
 80040c8:	1b7c      	subs	r4, r7, r5
 80040ca:	931b      	str	r3, [sp, #108]	; 0x6c
 80040cc:	931c      	str	r3, [sp, #112]	; 0x70
 80040ce:	9319      	str	r3, [sp, #100]	; 0x64
 80040d0:	931e      	str	r3, [sp, #120]	; 0x78
 80040d2:	9312      	str	r3, [sp, #72]	; 0x48
 80040d4:	9421      	str	r4, [sp, #132]	; 0x84
 80040d6:	932d      	str	r3, [sp, #180]	; 0xb4
 80040d8:	932c      	str	r3, [sp, #176]	; 0xb0
 80040da:	972b      	str	r7, [sp, #172]	; 0xac
 80040dc:	f899 3000 	ldrb.w	r3, [r9]
 80040e0:	2b25      	cmp	r3, #37	; 0x25
 80040e2:	bf18      	it	ne
 80040e4:	2b00      	cmpne	r3, #0
 80040e6:	f000 80b3 	beq.w	8004250 <_svfprintf_r+0x1e0>
 80040ea:	f109 0201 	add.w	r2, r9, #1
 80040ee:	4614      	mov	r4, r2
 80040f0:	3201      	adds	r2, #1
 80040f2:	7823      	ldrb	r3, [r4, #0]
 80040f4:	2b25      	cmp	r3, #37	; 0x25
 80040f6:	bf18      	it	ne
 80040f8:	2b00      	cmpne	r3, #0
 80040fa:	d1f8      	bne.n	80040ee <_svfprintf_r+0x7e>
 80040fc:	ebb4 0509 	subs.w	r5, r4, r9
 8004100:	d00f      	beq.n	8004122 <_svfprintf_r+0xb2>
 8004102:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004104:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004106:	3301      	adds	r3, #1
 8004108:	f8c7 9000 	str.w	r9, [r7]
 800410c:	2b07      	cmp	r3, #7
 800410e:	607d      	str	r5, [r7, #4]
 8004110:	442a      	add	r2, r5
 8004112:	932c      	str	r3, [sp, #176]	; 0xb0
 8004114:	922d      	str	r2, [sp, #180]	; 0xb4
 8004116:	bfd8      	it	le
 8004118:	3708      	addle	r7, #8
 800411a:	dc7f      	bgt.n	800421c <_svfprintf_r+0x1ac>
 800411c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800411e:	4428      	add	r0, r5
 8004120:	9012      	str	r0, [sp, #72]	; 0x48
 8004122:	7823      	ldrb	r3, [r4, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	f000 8081 	beq.w	800422c <_svfprintf_r+0x1bc>
 800412a:	2300      	movs	r3, #0
 800412c:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8004130:	461a      	mov	r2, r3
 8004132:	9313      	str	r3, [sp, #76]	; 0x4c
 8004134:	930a      	str	r3, [sp, #40]	; 0x28
 8004136:	f104 0901 	add.w	r9, r4, #1
 800413a:	7863      	ldrb	r3, [r4, #1]
 800413c:	f04f 34ff 	mov.w	r4, #4294967295
 8004140:	940c      	str	r4, [sp, #48]	; 0x30
 8004142:	f109 0901 	add.w	r9, r9, #1
 8004146:	f1a3 0120 	sub.w	r1, r3, #32
 800414a:	2958      	cmp	r1, #88	; 0x58
 800414c:	f200 840a 	bhi.w	8004964 <_svfprintf_r+0x8f4>
 8004150:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004154:	0408038e 	streq	r0, [r8], #-910	; 0xfffffc72
 8004158:	03950408 	orrseq	r0, r5, #8, 8	; 0x8000000
 800415c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004160:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004164:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004168:	0348039c 	movteq	r0, #33692	; 0x839c
 800416c:	005d0408 	subseq	r0, sp, r8, lsl #8
 8004170:	04080235 	streq	r0, [r8], #-565	; 0xfffffdcb
 8004174:	03f603ef 	mvnseq	r0, #-1140850685	; 0xbc000003
 8004178:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 800417c:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8004180:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8004184:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8004188:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800418c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004190:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004194:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004198:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800419c:	0290026e 	addseq	r0, r0, #-536870906	; 0xe0000006
 80041a0:	02900408 	addseq	r0, r0, #8, 8	; 0x8000000
 80041a4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041a8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041ac:	040802cd 	streq	r0, [r8], #-717	; 0xfffffd33
 80041b0:	02d40408 	sbcseq	r0, r4, #8, 8	; 0x8000000
 80041b4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041b8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041bc:	02550408 	subseq	r0, r5, #8, 8	; 0x8000000
 80041c0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041c4:	040803bc 	streq	r0, [r8], #-956	; 0xfffffc44
 80041c8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041cc:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041d0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041d4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041d8:	03a80408 			; <UNDEFINED> instruction: 0x03a80408
 80041dc:	029003d7 	addseq	r0, r0, #1543503875	; 0x5c000003
 80041e0:	02900290 	addseq	r0, r0, #144, 4
 80041e4:	03d70387 	bicseq	r0, r7, #469762050	; 0x1c000002
 80041e8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041ec:	0408034c 	streq	r0, [r8], #-844	; 0xfffffcb4
 80041f0:	0224035e 	eoreq	r0, r4, #2013265921	; 0x78000001
 80041f4:	02f00370 	rscseq	r0, r0, #112, 6	; 0xc0000001
 80041f8:	02f70408 	rscseq	r0, r7, #8, 8	; 0x8000000
 80041fc:	00800408 	addeq	r0, r0, r8, lsl #8
 8004200:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004204:	9c130320 	ldcls	3, cr0, [r3], {32}
 8004208:	9314      	str	r3, [sp, #80]	; 0x50
 800420a:	4264      	negs	r4, r4
 800420c:	9413      	str	r4, [sp, #76]	; 0x4c
 800420e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004210:	f045 0504 	orr.w	r5, r5, #4
 8004214:	950a      	str	r5, [sp, #40]	; 0x28
 8004216:	f899 3000 	ldrb.w	r3, [r9]
 800421a:	e792      	b.n	8004142 <_svfprintf_r+0xd2>
 800421c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800421e:	aa2b      	add	r2, sp, #172	; 0xac
 8004220:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004222:	f003 fbc9 	bl	80079b8 <__ssprint_r>
 8004226:	b940      	cbnz	r0, 800423a <_svfprintf_r+0x1ca>
 8004228:	af38      	add	r7, sp, #224	; 0xe0
 800422a:	e777      	b.n	800411c <_svfprintf_r+0xac>
 800422c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800422e:	b123      	cbz	r3, 800423a <_svfprintf_r+0x1ca>
 8004230:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004232:	aa2b      	add	r2, sp, #172	; 0xac
 8004234:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004236:	f003 fbbf 	bl	80079b8 <__ssprint_r>
 800423a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800423c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800423e:	89a3      	ldrh	r3, [r4, #12]
 8004240:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004244:	bf18      	it	ne
 8004246:	f04f 30ff 	movne.w	r0, #4294967295
 800424a:	b049      	add	sp, #292	; 0x124
 800424c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004250:	464c      	mov	r4, r9
 8004252:	e766      	b.n	8004122 <_svfprintf_r+0xb2>
 8004254:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004256:	9316      	str	r3, [sp, #88]	; 0x58
 8004258:	06a3      	lsls	r3, r4, #26
 800425a:	f140 81d9 	bpl.w	8004610 <_svfprintf_r+0x5a0>
 800425e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004260:	2301      	movs	r3, #1
 8004262:	1dea      	adds	r2, r5, #7
 8004264:	f022 0207 	bic.w	r2, r2, #7
 8004268:	f102 0408 	add.w	r4, r2, #8
 800426c:	9414      	str	r4, [sp, #80]	; 0x50
 800426e:	e9d2 4500 	ldrd	r4, r5, [r2]
 8004272:	f04f 0a00 	mov.w	sl, #0
 8004276:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 800427a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800427c:	2800      	cmp	r0, #0
 800427e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004280:	bfa2      	ittt	ge
 8004282:	990a      	ldrge	r1, [sp, #40]	; 0x28
 8004284:	f021 0180 	bicge.w	r1, r1, #128	; 0x80
 8004288:	910a      	strge	r1, [sp, #40]	; 0x28
 800428a:	ea54 0205 	orrs.w	r2, r4, r5
 800428e:	bf0c      	ite	eq
 8004290:	2200      	moveq	r2, #0
 8004292:	2201      	movne	r2, #1
 8004294:	2800      	cmp	r0, #0
 8004296:	bf18      	it	ne
 8004298:	f042 0201 	orrne.w	r2, r2, #1
 800429c:	2a00      	cmp	r2, #0
 800429e:	f000 83e5 	beq.w	8004a6c <_svfprintf_r+0x9fc>
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	f000 8509 	beq.w	8004cba <_svfprintf_r+0xc4a>
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	f10d 02df 	add.w	r2, sp, #223	; 0xdf
 80042ae:	f040 8159 	bne.w	8004564 <_svfprintf_r+0x4f4>
 80042b2:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
 80042b6:	f004 010f 	and.w	r1, r4, #15
 80042ba:	0923      	lsrs	r3, r4, #4
 80042bc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 80042c0:	0928      	lsrs	r0, r5, #4
 80042c2:	f81c 1001 	ldrb.w	r1, [ip, r1]
 80042c6:	461c      	mov	r4, r3
 80042c8:	4605      	mov	r5, r0
 80042ca:	4690      	mov	r8, r2
 80042cc:	ea54 0005 	orrs.w	r0, r4, r5
 80042d0:	f102 32ff 	add.w	r2, r2, #4294967295
 80042d4:	f888 1000 	strb.w	r1, [r8]
 80042d8:	d1ed      	bne.n	80042b6 <_svfprintf_r+0x246>
 80042da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042dc:	ebc8 0303 	rsb	r3, r8, r3
 80042e0:	9310      	str	r3, [sp, #64]	; 0x40
 80042e2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80042e4:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80042e6:	42a5      	cmp	r5, r4
 80042e8:	bfb8      	it	lt
 80042ea:	4625      	movlt	r5, r4
 80042ec:	2400      	movs	r4, #0
 80042ee:	950d      	str	r5, [sp, #52]	; 0x34
 80042f0:	9418      	str	r4, [sp, #96]	; 0x60
 80042f2:	f1ba 0f00 	cmp.w	sl, #0
 80042f6:	d002      	beq.n	80042fe <_svfprintf_r+0x28e>
 80042f8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80042fa:	3501      	adds	r5, #1
 80042fc:	950d      	str	r5, [sp, #52]	; 0x34
 80042fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004300:	f013 0302 	ands.w	r3, r3, #2
 8004304:	930f      	str	r3, [sp, #60]	; 0x3c
 8004306:	bf1e      	ittt	ne
 8004308:	9c0d      	ldrne	r4, [sp, #52]	; 0x34
 800430a:	3402      	addne	r4, #2
 800430c:	940d      	strne	r4, [sp, #52]	; 0x34
 800430e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004310:	f014 0584 	ands.w	r5, r4, #132	; 0x84
 8004314:	f040 8346 	bne.w	80049a4 <_svfprintf_r+0x934>
 8004318:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800431a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800431c:	ebc0 0b04 	rsb	fp, r0, r4
 8004320:	f1bb 0f00 	cmp.w	fp, #0
 8004324:	f340 833e 	ble.w	80049a4 <_svfprintf_r+0x934>
 8004328:	f1bb 0f10 	cmp.w	fp, #16
 800432c:	f24a 1a44 	movw	sl, #41284	; 0xa144
 8004330:	992d      	ldr	r1, [sp, #180]	; 0xb4
 8004332:	bfdc      	itt	le
 8004334:	f6c0 0a00 	movtle	sl, #2048	; 0x800
 8004338:	9a2c      	ldrle	r2, [sp, #176]	; 0xb0
 800433a:	dd32      	ble.n	80043a2 <_svfprintf_r+0x332>
 800433c:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8004340:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
 8004344:	9520      	str	r5, [sp, #128]	; 0x80
 8004346:	46d8      	mov	r8, fp
 8004348:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800434a:	46d3      	mov	fp, sl
 800434c:	2410      	movs	r4, #16
 800434e:	46ca      	mov	sl, r9
 8004350:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8004352:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8004356:	e004      	b.n	8004362 <_svfprintf_r+0x2f2>
 8004358:	f1a8 0810 	sub.w	r8, r8, #16
 800435c:	f1b8 0f10 	cmp.w	r8, #16
 8004360:	dd19      	ble.n	8004396 <_svfprintf_r+0x326>
 8004362:	3201      	adds	r2, #1
 8004364:	3110      	adds	r1, #16
 8004366:	2a07      	cmp	r2, #7
 8004368:	603d      	str	r5, [r7, #0]
 800436a:	607c      	str	r4, [r7, #4]
 800436c:	f107 0708 	add.w	r7, r7, #8
 8004370:	922c      	str	r2, [sp, #176]	; 0xb0
 8004372:	912d      	str	r1, [sp, #180]	; 0xb4
 8004374:	ddf0      	ble.n	8004358 <_svfprintf_r+0x2e8>
 8004376:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004378:	4649      	mov	r1, r9
 800437a:	aa2b      	add	r2, sp, #172	; 0xac
 800437c:	af38      	add	r7, sp, #224	; 0xe0
 800437e:	f003 fb1b 	bl	80079b8 <__ssprint_r>
 8004382:	2800      	cmp	r0, #0
 8004384:	f47f af59 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004388:	f1a8 0810 	sub.w	r8, r8, #16
 800438c:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800438e:	f1b8 0f10 	cmp.w	r8, #16
 8004392:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8004394:	dce5      	bgt.n	8004362 <_svfprintf_r+0x2f2>
 8004396:	46d1      	mov	r9, sl
 8004398:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800439a:	46da      	mov	sl, fp
 800439c:	46c3      	mov	fp, r8
 800439e:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 80043a2:	3201      	adds	r2, #1
 80043a4:	eb0b 0401 	add.w	r4, fp, r1
 80043a8:	2a07      	cmp	r2, #7
 80043aa:	922c      	str	r2, [sp, #176]	; 0xb0
 80043ac:	942d      	str	r4, [sp, #180]	; 0xb4
 80043ae:	e887 0c00 	stmia.w	r7, {sl, fp}
 80043b2:	f300 82ec 	bgt.w	800498e <_svfprintf_r+0x91e>
 80043b6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80043ba:	3708      	adds	r7, #8
 80043bc:	f1ba 0f00 	cmp.w	sl, #0
 80043c0:	d00e      	beq.n	80043e0 <_svfprintf_r+0x370>
 80043c2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80043c4:	f10d 028f 	add.w	r2, sp, #143	; 0x8f
 80043c8:	3401      	adds	r4, #1
 80043ca:	603a      	str	r2, [r7, #0]
 80043cc:	3301      	adds	r3, #1
 80043ce:	2201      	movs	r2, #1
 80043d0:	2b07      	cmp	r3, #7
 80043d2:	607a      	str	r2, [r7, #4]
 80043d4:	942d      	str	r4, [sp, #180]	; 0xb4
 80043d6:	bfd8      	it	le
 80043d8:	3708      	addle	r7, #8
 80043da:	932c      	str	r3, [sp, #176]	; 0xb0
 80043dc:	f300 8402 	bgt.w	8004be4 <_svfprintf_r+0xb74>
 80043e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80043e2:	b16b      	cbz	r3, 8004400 <_svfprintf_r+0x390>
 80043e4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80043e6:	aa24      	add	r2, sp, #144	; 0x90
 80043e8:	3402      	adds	r4, #2
 80043ea:	603a      	str	r2, [r7, #0]
 80043ec:	3301      	adds	r3, #1
 80043ee:	2202      	movs	r2, #2
 80043f0:	2b07      	cmp	r3, #7
 80043f2:	607a      	str	r2, [r7, #4]
 80043f4:	942d      	str	r4, [sp, #180]	; 0xb4
 80043f6:	bfd8      	it	le
 80043f8:	3708      	addle	r7, #8
 80043fa:	932c      	str	r3, [sp, #176]	; 0xb0
 80043fc:	f300 83fe 	bgt.w	8004bfc <_svfprintf_r+0xb8c>
 8004400:	2d80      	cmp	r5, #128	; 0x80
 8004402:	f000 8346 	beq.w	8004a92 <_svfprintf_r+0xa22>
 8004406:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004408:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800440a:	ebc3 0a05 	rsb	sl, r3, r5
 800440e:	f1ba 0f00 	cmp.w	sl, #0
 8004412:	dd43      	ble.n	800449c <_svfprintf_r+0x42c>
 8004414:	f1ba 0f10 	cmp.w	sl, #16
 8004418:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800441a:	bfdc      	itt	le
 800441c:	4d94      	ldrle	r5, [pc, #592]	; (8004670 <_svfprintf_r+0x600>)
 800441e:	950f      	strle	r5, [sp, #60]	; 0x3c
 8004420:	dd27      	ble.n	8004472 <_svfprintf_r+0x402>
 8004422:	4893      	ldr	r0, [pc, #588]	; (8004670 <_svfprintf_r+0x600>)
 8004424:	4622      	mov	r2, r4
 8004426:	2510      	movs	r5, #16
 8004428:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800442c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800442e:	900f      	str	r0, [sp, #60]	; 0x3c
 8004430:	e004      	b.n	800443c <_svfprintf_r+0x3cc>
 8004432:	f1aa 0a10 	sub.w	sl, sl, #16
 8004436:	f1ba 0f10 	cmp.w	sl, #16
 800443a:	dd19      	ble.n	8004470 <_svfprintf_r+0x400>
 800443c:	3301      	adds	r3, #1
 800443e:	3210      	adds	r2, #16
 8004440:	2b07      	cmp	r3, #7
 8004442:	603e      	str	r6, [r7, #0]
 8004444:	607d      	str	r5, [r7, #4]
 8004446:	f107 0708 	add.w	r7, r7, #8
 800444a:	932c      	str	r3, [sp, #176]	; 0xb0
 800444c:	922d      	str	r2, [sp, #180]	; 0xb4
 800444e:	ddf0      	ble.n	8004432 <_svfprintf_r+0x3c2>
 8004450:	4658      	mov	r0, fp
 8004452:	4621      	mov	r1, r4
 8004454:	aa2b      	add	r2, sp, #172	; 0xac
 8004456:	af38      	add	r7, sp, #224	; 0xe0
 8004458:	f003 faae 	bl	80079b8 <__ssprint_r>
 800445c:	2800      	cmp	r0, #0
 800445e:	f47f aeec 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004462:	f1aa 0a10 	sub.w	sl, sl, #16
 8004466:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004468:	f1ba 0f10 	cmp.w	sl, #16
 800446c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800446e:	dce5      	bgt.n	800443c <_svfprintf_r+0x3cc>
 8004470:	4614      	mov	r4, r2
 8004472:	3301      	adds	r3, #1
 8004474:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004476:	2b07      	cmp	r3, #7
 8004478:	4454      	add	r4, sl
 800447a:	932c      	str	r3, [sp, #176]	; 0xb0
 800447c:	e887 0420 	stmia.w	r7, {r5, sl}
 8004480:	bfd8      	it	le
 8004482:	3708      	addle	r7, #8
 8004484:	942d      	str	r4, [sp, #180]	; 0xb4
 8004486:	dd09      	ble.n	800449c <_svfprintf_r+0x42c>
 8004488:	980e      	ldr	r0, [sp, #56]	; 0x38
 800448a:	aa2b      	add	r2, sp, #172	; 0xac
 800448c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800448e:	f003 fa93 	bl	80079b8 <__ssprint_r>
 8004492:	2800      	cmp	r0, #0
 8004494:	f47f aed1 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004498:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800449a:	af38      	add	r7, sp, #224	; 0xe0
 800449c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800449e:	05eb      	lsls	r3, r5, #23
 80044a0:	f100 8282 	bmi.w	80049a8 <_svfprintf_r+0x938>
 80044a4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80044a6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80044a8:	3301      	adds	r3, #1
 80044aa:	f8c7 8000 	str.w	r8, [r7]
 80044ae:	2b07      	cmp	r3, #7
 80044b0:	442c      	add	r4, r5
 80044b2:	607d      	str	r5, [r7, #4]
 80044b4:	942d      	str	r4, [sp, #180]	; 0xb4
 80044b6:	932c      	str	r3, [sp, #176]	; 0xb0
 80044b8:	f300 837a 	bgt.w	8004bb0 <_svfprintf_r+0xb40>
 80044bc:	3708      	adds	r7, #8
 80044be:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80044c0:	076b      	lsls	r3, r5, #29
 80044c2:	d540      	bpl.n	8004546 <_svfprintf_r+0x4d6>
 80044c4:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80044c6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80044c8:	1a45      	subs	r5, r0, r1
 80044ca:	2d00      	cmp	r5, #0
 80044cc:	dd3b      	ble.n	8004546 <_svfprintf_r+0x4d6>
 80044ce:	2d10      	cmp	r5, #16
 80044d0:	f24a 1a44 	movw	sl, #41284	; 0xa144
 80044d4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80044d6:	f6c0 0a00 	movt	sl, #2048	; 0x800
 80044da:	dd22      	ble.n	8004522 <_svfprintf_r+0x4b2>
 80044dc:	4622      	mov	r2, r4
 80044de:	f04f 0810 	mov.w	r8, #16
 80044e2:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 80044e6:	9c15      	ldr	r4, [sp, #84]	; 0x54
 80044e8:	e002      	b.n	80044f0 <_svfprintf_r+0x480>
 80044ea:	3d10      	subs	r5, #16
 80044ec:	2d10      	cmp	r5, #16
 80044ee:	dd17      	ble.n	8004520 <_svfprintf_r+0x4b0>
 80044f0:	3301      	adds	r3, #1
 80044f2:	3210      	adds	r2, #16
 80044f4:	2b07      	cmp	r3, #7
 80044f6:	e887 0110 	stmia.w	r7, {r4, r8}
 80044fa:	932c      	str	r3, [sp, #176]	; 0xb0
 80044fc:	f107 0708 	add.w	r7, r7, #8
 8004500:	922d      	str	r2, [sp, #180]	; 0xb4
 8004502:	ddf2      	ble.n	80044ea <_svfprintf_r+0x47a>
 8004504:	4658      	mov	r0, fp
 8004506:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004508:	aa2b      	add	r2, sp, #172	; 0xac
 800450a:	af38      	add	r7, sp, #224	; 0xe0
 800450c:	f003 fa54 	bl	80079b8 <__ssprint_r>
 8004510:	2800      	cmp	r0, #0
 8004512:	f47f ae92 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004516:	3d10      	subs	r5, #16
 8004518:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800451a:	2d10      	cmp	r5, #16
 800451c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800451e:	dce7      	bgt.n	80044f0 <_svfprintf_r+0x480>
 8004520:	4614      	mov	r4, r2
 8004522:	3301      	adds	r3, #1
 8004524:	442c      	add	r4, r5
 8004526:	2b07      	cmp	r3, #7
 8004528:	932c      	str	r3, [sp, #176]	; 0xb0
 800452a:	942d      	str	r4, [sp, #180]	; 0xb4
 800452c:	f8c7 a000 	str.w	sl, [r7]
 8004530:	607d      	str	r5, [r7, #4]
 8004532:	dd08      	ble.n	8004546 <_svfprintf_r+0x4d6>
 8004534:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004536:	aa2b      	add	r2, sp, #172	; 0xac
 8004538:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800453a:	f003 fa3d 	bl	80079b8 <__ssprint_r>
 800453e:	2800      	cmp	r0, #0
 8004540:	f47f ae7b 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004544:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004546:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8004548:	990d      	ldr	r1, [sp, #52]	; 0x34
 800454a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800454c:	4281      	cmp	r1, r0
 800454e:	bfac      	ite	ge
 8004550:	186d      	addge	r5, r5, r1
 8004552:	182d      	addlt	r5, r5, r0
 8004554:	9512      	str	r5, [sp, #72]	; 0x48
 8004556:	2c00      	cmp	r4, #0
 8004558:	f040 8335 	bne.w	8004bc6 <_svfprintf_r+0xb56>
 800455c:	2300      	movs	r3, #0
 800455e:	af38      	add	r7, sp, #224	; 0xe0
 8004560:	932c      	str	r3, [sp, #176]	; 0xb0
 8004562:	e5bb      	b.n	80040dc <_svfprintf_r+0x6c>
 8004564:	08e3      	lsrs	r3, r4, #3
 8004566:	08e9      	lsrs	r1, r5, #3
 8004568:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 800456c:	4690      	mov	r8, r2
 800456e:	460d      	mov	r5, r1
 8004570:	f004 0207 	and.w	r2, r4, #7
 8004574:	461c      	mov	r4, r3
 8004576:	f102 0330 	add.w	r3, r2, #48	; 0x30
 800457a:	ea54 0105 	orrs.w	r1, r4, r5
 800457e:	f108 32ff 	add.w	r2, r8, #4294967295
 8004582:	f888 3000 	strb.w	r3, [r8]
 8004586:	d1ed      	bne.n	8004564 <_svfprintf_r+0x4f4>
 8004588:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800458a:	4641      	mov	r1, r8
 800458c:	07e0      	lsls	r0, r4, #31
 800458e:	f100 84f5 	bmi.w	8004f7c <_svfprintf_r+0xf0c>
 8004592:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004594:	ebc8 0505 	rsb	r5, r8, r5
 8004598:	9510      	str	r5, [sp, #64]	; 0x40
 800459a:	e6a2      	b.n	80042e2 <_svfprintf_r+0x272>
 800459c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800459e:	9316      	str	r3, [sp, #88]	; 0x58
 80045a0:	f015 0320 	ands.w	r3, r5, #32
 80045a4:	f000 80b4 	beq.w	8004710 <_svfprintf_r+0x6a0>
 80045a8:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80045aa:	2300      	movs	r3, #0
 80045ac:	1de2      	adds	r2, r4, #7
 80045ae:	f022 0207 	bic.w	r2, r2, #7
 80045b2:	f102 0508 	add.w	r5, r2, #8
 80045b6:	9514      	str	r5, [sp, #80]	; 0x50
 80045b8:	e9d2 4500 	ldrd	r4, r5, [r2]
 80045bc:	e659      	b.n	8004272 <_svfprintf_r+0x202>
 80045be:	f899 3000 	ldrb.w	r3, [r9]
 80045c2:	f109 0401 	add.w	r4, r9, #1
 80045c6:	2b2a      	cmp	r3, #42	; 0x2a
 80045c8:	f000 8791 	beq.w	80054ee <_svfprintf_r+0x147e>
 80045cc:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80045d0:	2909      	cmp	r1, #9
 80045d2:	bf82      	ittt	hi
 80045d4:	46a1      	movhi	r9, r4
 80045d6:	2400      	movhi	r4, #0
 80045d8:	940c      	strhi	r4, [sp, #48]	; 0x30
 80045da:	f63f adb4 	bhi.w	8004146 <_svfprintf_r+0xd6>
 80045de:	2000      	movs	r0, #0
 80045e0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80045e4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80045e8:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 80045ec:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80045f0:	2909      	cmp	r1, #9
 80045f2:	d9f5      	bls.n	80045e0 <_svfprintf_r+0x570>
 80045f4:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 80045f8:	46a1      	mov	r9, r4
 80045fa:	900c      	str	r0, [sp, #48]	; 0x30
 80045fc:	e5a3      	b.n	8004146 <_svfprintf_r+0xd6>
 80045fe:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004600:	9316      	str	r3, [sp, #88]	; 0x58
 8004602:	f045 0510 	orr.w	r5, r5, #16
 8004606:	950a      	str	r5, [sp, #40]	; 0x28
 8004608:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800460a:	06a3      	lsls	r3, r4, #26
 800460c:	f53f ae27 	bmi.w	800425e <_svfprintf_r+0x1ee>
 8004610:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004612:	06ed      	lsls	r5, r5, #27
 8004614:	f100 83c4 	bmi.w	8004da0 <_svfprintf_r+0xd30>
 8004618:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800461a:	0664      	lsls	r4, r4, #25
 800461c:	f140 83c0 	bpl.w	8004da0 <_svfprintf_r+0xd30>
 8004620:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004622:	2500      	movs	r5, #0
 8004624:	2301      	movs	r3, #1
 8004626:	3004      	adds	r0, #4
 8004628:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 800462c:	9014      	str	r0, [sp, #80]	; 0x50
 800462e:	e620      	b.n	8004272 <_svfprintf_r+0x202>
 8004630:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004632:	9316      	str	r3, [sp, #88]	; 0x58
 8004634:	f044 0410 	orr.w	r4, r4, #16
 8004638:	940a      	str	r4, [sp, #40]	; 0x28
 800463a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800463c:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004640:	06a9      	lsls	r1, r5, #26
 8004642:	f140 8165 	bpl.w	8004910 <_svfprintf_r+0x8a0>
 8004646:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004648:	1de3      	adds	r3, r4, #7
 800464a:	f023 0307 	bic.w	r3, r3, #7
 800464e:	f103 0508 	add.w	r5, r3, #8
 8004652:	9514      	str	r5, [sp, #80]	; 0x50
 8004654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004658:	4614      	mov	r4, r2
 800465a:	461d      	mov	r5, r3
 800465c:	2a00      	cmp	r2, #0
 800465e:	f173 0000 	sbcs.w	r0, r3, #0
 8004662:	f2c0 83bb 	blt.w	8004ddc <_svfprintf_r+0xd6c>
 8004666:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 800466a:	2301      	movs	r3, #1
 800466c:	e605      	b.n	800427a <_svfprintf_r+0x20a>
 800466e:	bf00      	nop
 8004670:	0800a154 	stmdaeq	r0, {r2, r4, r6, r8, sp, pc}
 8004674:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004676:	9316      	str	r3, [sp, #88]	; 0x58
 8004678:	0725      	lsls	r5, r4, #28
 800467a:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 800467e:	f140 84ab 	bpl.w	8004fd8 <_svfprintf_r+0xf68>
 8004682:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004684:	1deb      	adds	r3, r5, #7
 8004686:	f023 0307 	bic.w	r3, r3, #7
 800468a:	f103 0408 	add.w	r4, r3, #8
 800468e:	9414      	str	r4, [sp, #80]	; 0x50
 8004690:	681d      	ldr	r5, [r3, #0]
 8004692:	951b      	str	r5, [sp, #108]	; 0x6c
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	931c      	str	r3, [sp, #112]	; 0x70
 8004698:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800469a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800469c:	f003 f802 	bl	80076a4 <__fpclassifyd>
 80046a0:	2801      	cmp	r0, #1
 80046a2:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80046a4:	f040 8478 	bne.w	8004f98 <_svfprintf_r+0xf28>
 80046a8:	2200      	movs	r2, #0
 80046aa:	2300      	movs	r3, #0
 80046ac:	991c      	ldr	r1, [sp, #112]	; 0x70
 80046ae:	f005 f953 	bl	8009958 <__aeabi_dcmplt>
 80046b2:	2800      	cmp	r0, #0
 80046b4:	f040 864a 	bne.w	800534c <_svfprintf_r+0x12dc>
 80046b8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80046bc:	2503      	movs	r5, #3
 80046be:	2400      	movs	r4, #0
 80046c0:	f24a 5840 	movw	r8, #42304	; 0xa540
 80046c4:	f24a 533c 	movw	r3, #42300	; 0xa53c
 80046c8:	950d      	str	r5, [sp, #52]	; 0x34
 80046ca:	f6c0 0800 	movt	r8, #2048	; 0x800
 80046ce:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80046d0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046d4:	940c      	str	r4, [sp, #48]	; 0x30
 80046d6:	9c16      	ldr	r4, [sp, #88]	; 0x58
 80046d8:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80046dc:	950a      	str	r5, [sp, #40]	; 0x28
 80046de:	2503      	movs	r5, #3
 80046e0:	2c47      	cmp	r4, #71	; 0x47
 80046e2:	bfd8      	it	le
 80046e4:	4698      	movle	r8, r3
 80046e6:	9510      	str	r5, [sp, #64]	; 0x40
 80046e8:	2400      	movs	r4, #0
 80046ea:	9418      	str	r4, [sp, #96]	; 0x60
 80046ec:	e601      	b.n	80042f2 <_svfprintf_r+0x282>
 80046ee:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80046f0:	f045 0508 	orr.w	r5, r5, #8
 80046f4:	950a      	str	r5, [sp, #40]	; 0x28
 80046f6:	f899 3000 	ldrb.w	r3, [r9]
 80046fa:	e522      	b.n	8004142 <_svfprintf_r+0xd2>
 80046fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80046fe:	9316      	str	r3, [sp, #88]	; 0x58
 8004700:	f044 0410 	orr.w	r4, r4, #16
 8004704:	940a      	str	r4, [sp, #40]	; 0x28
 8004706:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004708:	f015 0320 	ands.w	r3, r5, #32
 800470c:	f47f af4c 	bne.w	80045a8 <_svfprintf_r+0x538>
 8004710:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004712:	f014 0210 	ands.w	r2, r4, #16
 8004716:	f040 834c 	bne.w	8004db2 <_svfprintf_r+0xd42>
 800471a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800471c:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 8004720:	f000 8347 	beq.w	8004db2 <_svfprintf_r+0xd42>
 8004724:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004726:	4613      	mov	r3, r2
 8004728:	2500      	movs	r5, #0
 800472a:	3004      	adds	r0, #4
 800472c:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004730:	9014      	str	r0, [sp, #80]	; 0x50
 8004732:	e59e      	b.n	8004272 <_svfprintf_r+0x202>
 8004734:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004736:	f045 0520 	orr.w	r5, r5, #32
 800473a:	950a      	str	r5, [sp, #40]	; 0x28
 800473c:	f899 3000 	ldrb.w	r3, [r9]
 8004740:	e4ff      	b.n	8004142 <_svfprintf_r+0xd2>
 8004742:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004744:	2500      	movs	r5, #0
 8004746:	9316      	str	r3, [sp, #88]	; 0x58
 8004748:	3404      	adds	r4, #4
 800474a:	f88d 508f 	strb.w	r5, [sp, #143]	; 0x8f
 800474e:	f854 8c04 	ldr.w	r8, [r4, #-4]
 8004752:	f1b8 0f00 	cmp.w	r8, #0
 8004756:	f000 85d9 	beq.w	800530c <_svfprintf_r+0x129c>
 800475a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800475c:	2800      	cmp	r0, #0
 800475e:	4640      	mov	r0, r8
 8004760:	f2c0 85ab 	blt.w	80052ba <_svfprintf_r+0x124a>
 8004764:	4629      	mov	r1, r5
 8004766:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004768:	f002 fa60 	bl	8006c2c <memchr>
 800476c:	2800      	cmp	r0, #0
 800476e:	f000 85ff 	beq.w	8005370 <_svfprintf_r+0x1300>
 8004772:	9414      	str	r4, [sp, #80]	; 0x50
 8004774:	ebc8 0000 	rsb	r0, r8, r0
 8004778:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800477a:	950c      	str	r5, [sp, #48]	; 0x30
 800477c:	42a0      	cmp	r0, r4
 800477e:	bfb8      	it	lt
 8004780:	4604      	movlt	r4, r0
 8004782:	9410      	str	r4, [sp, #64]	; 0x40
 8004784:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
 8004788:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800478a:	950d      	str	r5, [sp, #52]	; 0x34
 800478c:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004790:	9418      	str	r4, [sp, #96]	; 0x60
 8004792:	e5ae      	b.n	80042f2 <_svfprintf_r+0x282>
 8004794:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004796:	f24a 5460 	movw	r4, #42336	; 0xa560
 800479a:	f6c0 0400 	movt	r4, #2048	; 0x800
 800479e:	9316      	str	r3, [sp, #88]	; 0x58
 80047a0:	06a8      	lsls	r0, r5, #26
 80047a2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 80047a6:	9419      	str	r4, [sp, #100]	; 0x64
 80047a8:	f140 809c 	bpl.w	80048e4 <_svfprintf_r+0x874>
 80047ac:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80047ae:	1de3      	adds	r3, r4, #7
 80047b0:	f023 0307 	bic.w	r3, r3, #7
 80047b4:	f103 0508 	add.w	r5, r3, #8
 80047b8:	9514      	str	r5, [sp, #80]	; 0x50
 80047ba:	e9d3 4500 	ldrd	r4, r5, [r3]
 80047be:	980a      	ldr	r0, [sp, #40]	; 0x28
 80047c0:	07c3      	lsls	r3, r0, #31
 80047c2:	f140 8227 	bpl.w	8004c14 <_svfprintf_r+0xba4>
 80047c6:	ea54 0105 	orrs.w	r1, r4, r5
 80047ca:	f000 8223 	beq.w	8004c14 <_svfprintf_r+0xba4>
 80047ce:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80047d0:	2330      	movs	r3, #48	; 0x30
 80047d2:	f040 0002 	orr.w	r0, r0, #2
 80047d6:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 80047da:	900a      	str	r0, [sp, #40]	; 0x28
 80047dc:	2302      	movs	r3, #2
 80047de:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 80047e2:	e546      	b.n	8004272 <_svfprintf_r+0x202>
 80047e4:	f899 3000 	ldrb.w	r3, [r9]
 80047e8:	222b      	movs	r2, #43	; 0x2b
 80047ea:	e4aa      	b.n	8004142 <_svfprintf_r+0xd2>
 80047ec:	f899 3000 	ldrb.w	r3, [r9]
 80047f0:	4649      	mov	r1, r9
 80047f2:	2b6c      	cmp	r3, #108	; 0x6c
 80047f4:	bf05      	ittet	eq
 80047f6:	f109 0901 	addeq.w	r9, r9, #1
 80047fa:	9d0a      	ldreq	r5, [sp, #40]	; 0x28
 80047fc:	9c0a      	ldrne	r4, [sp, #40]	; 0x28
 80047fe:	f045 0520 	orreq.w	r5, r5, #32
 8004802:	bf0b      	itete	eq
 8004804:	784b      	ldrbeq	r3, [r1, #1]
 8004806:	f044 0410 	orrne.w	r4, r4, #16
 800480a:	950a      	streq	r5, [sp, #40]	; 0x28
 800480c:	940a      	strne	r4, [sp, #40]	; 0x28
 800480e:	e498      	b.n	8004142 <_svfprintf_r+0xd2>
 8004810:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004812:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004816:	06a9      	lsls	r1, r5, #26
 8004818:	f140 83eb 	bpl.w	8004ff2 <_svfprintf_r+0xf82>
 800481c:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800481e:	6821      	ldr	r1, [r4, #0]
 8004820:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8004822:	4622      	mov	r2, r4
 8004824:	17e5      	asrs	r5, r4, #31
 8004826:	462b      	mov	r3, r5
 8004828:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800482a:	e9c1 2300 	strd	r2, r3, [r1]
 800482e:	3504      	adds	r5, #4
 8004830:	9514      	str	r5, [sp, #80]	; 0x50
 8004832:	e453      	b.n	80040dc <_svfprintf_r+0x6c>
 8004834:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004836:	f24a 5060 	movw	r0, #42336	; 0xa560
 800483a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800483c:	2378      	movs	r3, #120	; 0x78
 800483e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004842:	f88d 3091 	strb.w	r3, [sp, #145]	; 0x91
 8004846:	f045 0502 	orr.w	r5, r5, #2
 800484a:	9316      	str	r3, [sp, #88]	; 0x58
 800484c:	950a      	str	r5, [sp, #40]	; 0x28
 800484e:	2330      	movs	r3, #48	; 0x30
 8004850:	1d15      	adds	r5, r2, #4
 8004852:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8004856:	9514      	str	r5, [sp, #80]	; 0x50
 8004858:	2302      	movs	r3, #2
 800485a:	6814      	ldr	r4, [r2, #0]
 800485c:	2500      	movs	r5, #0
 800485e:	9019      	str	r0, [sp, #100]	; 0x64
 8004860:	e507      	b.n	8004272 <_svfprintf_r+0x202>
 8004862:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004864:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 8004868:	940a      	str	r4, [sp, #40]	; 0x28
 800486a:	f899 3000 	ldrb.w	r3, [r9]
 800486e:	e468      	b.n	8004142 <_svfprintf_r+0xd2>
 8004870:	f899 3000 	ldrb.w	r3, [r9]
 8004874:	2a00      	cmp	r2, #0
 8004876:	f47f ac64 	bne.w	8004142 <_svfprintf_r+0xd2>
 800487a:	2220      	movs	r2, #32
 800487c:	e461      	b.n	8004142 <_svfprintf_r+0xd2>
 800487e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004880:	f045 0501 	orr.w	r5, r5, #1
 8004884:	950a      	str	r5, [sp, #40]	; 0x28
 8004886:	f899 3000 	ldrb.w	r3, [r9]
 800488a:	e45a      	b.n	8004142 <_svfprintf_r+0xd2>
 800488c:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800488e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004890:	6824      	ldr	r4, [r4, #0]
 8004892:	1d2b      	adds	r3, r5, #4
 8004894:	2c00      	cmp	r4, #0
 8004896:	9413      	str	r4, [sp, #76]	; 0x4c
 8004898:	f6ff acb5 	blt.w	8004206 <_svfprintf_r+0x196>
 800489c:	9314      	str	r3, [sp, #80]	; 0x50
 800489e:	f899 3000 	ldrb.w	r3, [r9]
 80048a2:	e44e      	b.n	8004142 <_svfprintf_r+0xd2>
 80048a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80048a6:	2401      	movs	r4, #1
 80048a8:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80048aa:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80048ae:	9316      	str	r3, [sp, #88]	; 0x58
 80048b0:	2300      	movs	r3, #0
 80048b2:	6812      	ldr	r2, [r2, #0]
 80048b4:	3504      	adds	r5, #4
 80048b6:	469a      	mov	sl, r3
 80048b8:	940d      	str	r4, [sp, #52]	; 0x34
 80048ba:	9514      	str	r5, [sp, #80]	; 0x50
 80048bc:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 80048c0:	930c      	str	r3, [sp, #48]	; 0x30
 80048c2:	9318      	str	r3, [sp, #96]	; 0x60
 80048c4:	9410      	str	r4, [sp, #64]	; 0x40
 80048c6:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
 80048ca:	e518      	b.n	80042fe <_svfprintf_r+0x28e>
 80048cc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80048ce:	f24a 544c 	movw	r4, #42316	; 0xa54c
 80048d2:	f6c0 0400 	movt	r4, #2048	; 0x800
 80048d6:	9316      	str	r3, [sp, #88]	; 0x58
 80048d8:	06a8      	lsls	r0, r5, #26
 80048da:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 80048de:	9419      	str	r4, [sp, #100]	; 0x64
 80048e0:	f53f af64 	bmi.w	80047ac <_svfprintf_r+0x73c>
 80048e4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80048e6:	06e1      	lsls	r1, r4, #27
 80048e8:	f100 8253 	bmi.w	8004d92 <_svfprintf_r+0xd22>
 80048ec:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80048ee:	0662      	lsls	r2, r4, #25
 80048f0:	f140 824f 	bpl.w	8004d92 <_svfprintf_r+0xd22>
 80048f4:	9814      	ldr	r0, [sp, #80]	; 0x50
 80048f6:	2500      	movs	r5, #0
 80048f8:	3004      	adds	r0, #4
 80048fa:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 80048fe:	9014      	str	r0, [sp, #80]	; 0x50
 8004900:	e75d      	b.n	80047be <_svfprintf_r+0x74e>
 8004902:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004904:	9316      	str	r3, [sp, #88]	; 0x58
 8004906:	06a9      	lsls	r1, r5, #26
 8004908:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 800490c:	f53f ae9b 	bmi.w	8004646 <_svfprintf_r+0x5d6>
 8004910:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004912:	06e2      	lsls	r2, r4, #27
 8004914:	f100 8255 	bmi.w	8004dc2 <_svfprintf_r+0xd52>
 8004918:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800491a:	0663      	lsls	r3, r4, #25
 800491c:	f140 8251 	bpl.w	8004dc2 <_svfprintf_r+0xd52>
 8004920:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004922:	3004      	adds	r0, #4
 8004924:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 8004928:	9014      	str	r0, [sp, #80]	; 0x50
 800492a:	4622      	mov	r2, r4
 800492c:	17e5      	asrs	r5, r4, #31
 800492e:	462b      	mov	r3, r5
 8004930:	e694      	b.n	800465c <_svfprintf_r+0x5ec>
 8004932:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004934:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8004938:	950a      	str	r5, [sp, #40]	; 0x28
 800493a:	f899 3000 	ldrb.w	r3, [r9]
 800493e:	e400      	b.n	8004142 <_svfprintf_r+0xd2>
 8004940:	2400      	movs	r4, #0
 8004942:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004946:	4620      	mov	r0, r4
 8004948:	9413      	str	r4, [sp, #76]	; 0x4c
 800494a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800494e:	f819 3b01 	ldrb.w	r3, [r9], #1
 8004952:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8004956:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800495a:	2909      	cmp	r1, #9
 800495c:	d9f5      	bls.n	800494a <_svfprintf_r+0x8da>
 800495e:	9013      	str	r0, [sp, #76]	; 0x4c
 8004960:	f7ff bbf1 	b.w	8004146 <_svfprintf_r+0xd6>
 8004964:	9316      	str	r3, [sp, #88]	; 0x58
 8004966:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 800496a:	2b00      	cmp	r3, #0
 800496c:	f43f ac5e 	beq.w	800422c <_svfprintf_r+0x1bc>
 8004970:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8004972:	2300      	movs	r3, #0
 8004974:	2501      	movs	r5, #1
 8004976:	469a      	mov	sl, r3
 8004978:	950d      	str	r5, [sp, #52]	; 0x34
 800497a:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800497e:	f88d 40b8 	strb.w	r4, [sp, #184]	; 0xb8
 8004982:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8004986:	930c      	str	r3, [sp, #48]	; 0x30
 8004988:	9318      	str	r3, [sp, #96]	; 0x60
 800498a:	9510      	str	r5, [sp, #64]	; 0x40
 800498c:	e4b7      	b.n	80042fe <_svfprintf_r+0x28e>
 800498e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004990:	aa2b      	add	r2, sp, #172	; 0xac
 8004992:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004994:	f003 f810 	bl	80079b8 <__ssprint_r>
 8004998:	2800      	cmp	r0, #0
 800499a:	f47f ac4e 	bne.w	800423a <_svfprintf_r+0x1ca>
 800499e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80049a2:	af38      	add	r7, sp, #224	; 0xe0
 80049a4:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80049a6:	e509      	b.n	80043bc <_svfprintf_r+0x34c>
 80049a8:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80049aa:	2d65      	cmp	r5, #101	; 0x65
 80049ac:	f340 80b9 	ble.w	8004b22 <_svfprintf_r+0xab2>
 80049b0:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80049b2:	2200      	movs	r2, #0
 80049b4:	2300      	movs	r3, #0
 80049b6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80049b8:	f004 ffc4 	bl	8009944 <__aeabi_dcmpeq>
 80049bc:	2800      	cmp	r0, #0
 80049be:	f000 812c 	beq.w	8004c1a <_svfprintf_r+0xbaa>
 80049c2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80049c4:	2201      	movs	r2, #1
 80049c6:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 80049c8:	3401      	adds	r4, #1
 80049ca:	4413      	add	r3, r2
 80049cc:	607a      	str	r2, [r7, #4]
 80049ce:	2b07      	cmp	r3, #7
 80049d0:	942d      	str	r4, [sp, #180]	; 0xb4
 80049d2:	603d      	str	r5, [r7, #0]
 80049d4:	bfd8      	it	le
 80049d6:	3708      	addle	r7, #8
 80049d8:	932c      	str	r3, [sp, #176]	; 0xb0
 80049da:	f300 8316 	bgt.w	800500a <_svfprintf_r+0xf9a>
 80049de:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80049e0:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80049e2:	42ab      	cmp	r3, r5
 80049e4:	db03      	blt.n	80049ee <_svfprintf_r+0x97e>
 80049e6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80049e8:	07ed      	lsls	r5, r5, #31
 80049ea:	f57f ad68 	bpl.w	80044be <_svfprintf_r+0x44e>
 80049ee:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80049f0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80049f2:	442c      	add	r4, r5
 80049f4:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80049f6:	3301      	adds	r3, #1
 80049f8:	942d      	str	r4, [sp, #180]	; 0xb4
 80049fa:	2b07      	cmp	r3, #7
 80049fc:	932c      	str	r3, [sp, #176]	; 0xb0
 80049fe:	603d      	str	r5, [r7, #0]
 8004a00:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004a02:	607d      	str	r5, [r7, #4]
 8004a04:	bfd8      	it	le
 8004a06:	3708      	addle	r7, #8
 8004a08:	f300 835e 	bgt.w	80050c8 <_svfprintf_r+0x1058>
 8004a0c:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004a0e:	f105 38ff 	add.w	r8, r5, #4294967295
 8004a12:	f1b8 0f00 	cmp.w	r8, #0
 8004a16:	f77f ad52 	ble.w	80044be <_svfprintf_r+0x44e>
 8004a1a:	f1b8 0f10 	cmp.w	r8, #16
 8004a1e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004a20:	f340 81aa 	ble.w	8004d78 <_svfprintf_r+0xd08>
 8004a24:	4dac      	ldr	r5, [pc, #688]	; (8004cd8 <_svfprintf_r+0xc68>)
 8004a26:	f04f 0a10 	mov.w	sl, #16
 8004a2a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8004a2e:	950f      	str	r5, [sp, #60]	; 0x3c
 8004a30:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004a32:	e005      	b.n	8004a40 <_svfprintf_r+0x9d0>
 8004a34:	f1a8 0810 	sub.w	r8, r8, #16
 8004a38:	f1b8 0f10 	cmp.w	r8, #16
 8004a3c:	f340 819e 	ble.w	8004d7c <_svfprintf_r+0xd0c>
 8004a40:	3301      	adds	r3, #1
 8004a42:	3410      	adds	r4, #16
 8004a44:	2b07      	cmp	r3, #7
 8004a46:	e887 0440 	stmia.w	r7, {r6, sl}
 8004a4a:	932c      	str	r3, [sp, #176]	; 0xb0
 8004a4c:	f107 0708 	add.w	r7, r7, #8
 8004a50:	942d      	str	r4, [sp, #180]	; 0xb4
 8004a52:	ddef      	ble.n	8004a34 <_svfprintf_r+0x9c4>
 8004a54:	4628      	mov	r0, r5
 8004a56:	4659      	mov	r1, fp
 8004a58:	aa2b      	add	r2, sp, #172	; 0xac
 8004a5a:	af38      	add	r7, sp, #224	; 0xe0
 8004a5c:	f002 ffac 	bl	80079b8 <__ssprint_r>
 8004a60:	2800      	cmp	r0, #0
 8004a62:	f47f abea 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004a66:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004a68:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004a6a:	e7e3      	b.n	8004a34 <_svfprintf_r+0x9c4>
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f040 80b4 	bne.w	8004bda <_svfprintf_r+0xb6a>
 8004a72:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004a74:	07e2      	lsls	r2, r4, #31
 8004a76:	bf5c      	itt	pl
 8004a78:	9310      	strpl	r3, [sp, #64]	; 0x40
 8004a7a:	f10d 08e0 	addpl.w	r8, sp, #224	; 0xe0
 8004a7e:	f57f ac30 	bpl.w	80042e2 <_svfprintf_r+0x272>
 8004a82:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004a84:	2330      	movs	r3, #48	; 0x30
 8004a86:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8004a8a:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 8004a8e:	9510      	str	r5, [sp, #64]	; 0x40
 8004a90:	e427      	b.n	80042e2 <_svfprintf_r+0x272>
 8004a92:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004a94:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004a96:	1a45      	subs	r5, r0, r1
 8004a98:	2d00      	cmp	r5, #0
 8004a9a:	f77f acb4 	ble.w	8004406 <_svfprintf_r+0x396>
 8004a9e:	2d10      	cmp	r5, #16
 8004aa0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004aa2:	bfdc      	itt	le
 8004aa4:	4a8c      	ldrle	r2, [pc, #560]	; (8004cd8 <_svfprintf_r+0xc68>)
 8004aa6:	920f      	strle	r2, [sp, #60]	; 0x3c
 8004aa8:	dd24      	ble.n	8004af4 <_svfprintf_r+0xa84>
 8004aaa:	488b      	ldr	r0, [pc, #556]	; (8004cd8 <_svfprintf_r+0xc68>)
 8004aac:	4622      	mov	r2, r4
 8004aae:	f04f 0b10 	mov.w	fp, #16
 8004ab2:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8004ab6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004ab8:	900f      	str	r0, [sp, #60]	; 0x3c
 8004aba:	e002      	b.n	8004ac2 <_svfprintf_r+0xa52>
 8004abc:	3d10      	subs	r5, #16
 8004abe:	2d10      	cmp	r5, #16
 8004ac0:	dd17      	ble.n	8004af2 <_svfprintf_r+0xa82>
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	3210      	adds	r2, #16
 8004ac6:	2b07      	cmp	r3, #7
 8004ac8:	e887 0840 	stmia.w	r7, {r6, fp}
 8004acc:	932c      	str	r3, [sp, #176]	; 0xb0
 8004ace:	f107 0708 	add.w	r7, r7, #8
 8004ad2:	922d      	str	r2, [sp, #180]	; 0xb4
 8004ad4:	ddf2      	ble.n	8004abc <_svfprintf_r+0xa4c>
 8004ad6:	4650      	mov	r0, sl
 8004ad8:	4621      	mov	r1, r4
 8004ada:	aa2b      	add	r2, sp, #172	; 0xac
 8004adc:	af38      	add	r7, sp, #224	; 0xe0
 8004ade:	f002 ff6b 	bl	80079b8 <__ssprint_r>
 8004ae2:	2800      	cmp	r0, #0
 8004ae4:	f47f aba9 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004ae8:	3d10      	subs	r5, #16
 8004aea:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004aec:	2d10      	cmp	r5, #16
 8004aee:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004af0:	dce7      	bgt.n	8004ac2 <_svfprintf_r+0xa52>
 8004af2:	4614      	mov	r4, r2
 8004af4:	3301      	adds	r3, #1
 8004af6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004af8:	2b07      	cmp	r3, #7
 8004afa:	442c      	add	r4, r5
 8004afc:	932c      	str	r3, [sp, #176]	; 0xb0
 8004afe:	e887 0022 	stmia.w	r7, {r1, r5}
 8004b02:	bfd8      	it	le
 8004b04:	3708      	addle	r7, #8
 8004b06:	942d      	str	r4, [sp, #180]	; 0xb4
 8004b08:	f77f ac7d 	ble.w	8004406 <_svfprintf_r+0x396>
 8004b0c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004b0e:	aa2b      	add	r2, sp, #172	; 0xac
 8004b10:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b12:	f002 ff51 	bl	80079b8 <__ssprint_r>
 8004b16:	2800      	cmp	r0, #0
 8004b18:	f47f ab8f 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004b1c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004b1e:	af38      	add	r7, sp, #224	; 0xe0
 8004b20:	e471      	b.n	8004406 <_svfprintf_r+0x396>
 8004b22:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004b24:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004b26:	2d01      	cmp	r5, #1
 8004b28:	f340 81e2 	ble.w	8004ef0 <_svfprintf_r+0xe80>
 8004b2c:	2101      	movs	r1, #1
 8004b2e:	1c62      	adds	r2, r4, #1
 8004b30:	440b      	add	r3, r1
 8004b32:	f8c7 8000 	str.w	r8, [r7]
 8004b36:	2b07      	cmp	r3, #7
 8004b38:	6079      	str	r1, [r7, #4]
 8004b3a:	922d      	str	r2, [sp, #180]	; 0xb4
 8004b3c:	bfd8      	it	le
 8004b3e:	3708      	addle	r7, #8
 8004b40:	932c      	str	r3, [sp, #176]	; 0xb0
 8004b42:	f300 81f4 	bgt.w	8004f2e <_svfprintf_r+0xebe>
 8004b46:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004b48:	1c5c      	adds	r4, r3, #1
 8004b4a:	f8dd a074 	ldr.w	sl, [sp, #116]	; 0x74
 8004b4e:	2c07      	cmp	r4, #7
 8004b50:	942c      	str	r4, [sp, #176]	; 0xb0
 8004b52:	603d      	str	r5, [r7, #0]
 8004b54:	4492      	add	sl, r2
 8004b56:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004b58:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004b5c:	607d      	str	r5, [r7, #4]
 8004b5e:	bfd8      	it	le
 8004b60:	3708      	addle	r7, #8
 8004b62:	f300 81d7 	bgt.w	8004f14 <_svfprintf_r+0xea4>
 8004b66:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004b68:	2200      	movs	r2, #0
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004b6e:	f004 fee9 	bl	8009944 <__aeabi_dcmpeq>
 8004b72:	2800      	cmp	r0, #0
 8004b74:	f040 80b2 	bne.w	8004cdc <_svfprintf_r+0xc6c>
 8004b78:	3401      	adds	r4, #1
 8004b7a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004b7c:	2c07      	cmp	r4, #7
 8004b7e:	f108 0201 	add.w	r2, r8, #1
 8004b82:	f105 33ff 	add.w	r3, r5, #4294967295
 8004b86:	942c      	str	r4, [sp, #176]	; 0xb0
 8004b88:	449a      	add	sl, r3
 8004b8a:	603a      	str	r2, [r7, #0]
 8004b8c:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004b90:	607b      	str	r3, [r7, #4]
 8004b92:	f300 80e4 	bgt.w	8004d5e <_svfprintf_r+0xcee>
 8004b96:	3708      	adds	r7, #8
 8004b98:	1c63      	adds	r3, r4, #1
 8004b9a:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8004b9c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8004b9e:	2b07      	cmp	r3, #7
 8004ba0:	aa27      	add	r2, sp, #156	; 0x9c
 8004ba2:	932c      	str	r3, [sp, #176]	; 0xb0
 8004ba4:	4454      	add	r4, sl
 8004ba6:	e887 0024 	stmia.w	r7, {r2, r5}
 8004baa:	942d      	str	r4, [sp, #180]	; 0xb4
 8004bac:	f77f ac86 	ble.w	80044bc <_svfprintf_r+0x44c>
 8004bb0:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004bb2:	aa2b      	add	r2, sp, #172	; 0xac
 8004bb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004bb6:	f002 feff 	bl	80079b8 <__ssprint_r>
 8004bba:	2800      	cmp	r0, #0
 8004bbc:	f47f ab3d 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004bc0:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004bc2:	af38      	add	r7, sp, #224	; 0xe0
 8004bc4:	e47b      	b.n	80044be <_svfprintf_r+0x44e>
 8004bc6:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004bc8:	aa2b      	add	r2, sp, #172	; 0xac
 8004bca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004bcc:	f002 fef4 	bl	80079b8 <__ssprint_r>
 8004bd0:	2800      	cmp	r0, #0
 8004bd2:	f43f acc3 	beq.w	800455c <_svfprintf_r+0x4ec>
 8004bd6:	f7ff bb30 	b.w	800423a <_svfprintf_r+0x1ca>
 8004bda:	9210      	str	r2, [sp, #64]	; 0x40
 8004bdc:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 8004be0:	f7ff bb7f 	b.w	80042e2 <_svfprintf_r+0x272>
 8004be4:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004be6:	aa2b      	add	r2, sp, #172	; 0xac
 8004be8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004bea:	f002 fee5 	bl	80079b8 <__ssprint_r>
 8004bee:	2800      	cmp	r0, #0
 8004bf0:	f47f ab23 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004bf4:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004bf6:	af38      	add	r7, sp, #224	; 0xe0
 8004bf8:	f7ff bbf2 	b.w	80043e0 <_svfprintf_r+0x370>
 8004bfc:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004bfe:	aa2b      	add	r2, sp, #172	; 0xac
 8004c00:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004c02:	f002 fed9 	bl	80079b8 <__ssprint_r>
 8004c06:	2800      	cmp	r0, #0
 8004c08:	f47f ab17 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004c0c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004c0e:	af38      	add	r7, sp, #224	; 0xe0
 8004c10:	f7ff bbf6 	b.w	8004400 <_svfprintf_r+0x390>
 8004c14:	2302      	movs	r3, #2
 8004c16:	f7ff bb2c 	b.w	8004272 <_svfprintf_r+0x202>
 8004c1a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	f340 81ff 	ble.w	8005020 <_svfprintf_r+0xfb0>
 8004c22:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004c24:	9818      	ldr	r0, [sp, #96]	; 0x60
 8004c26:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004c28:	4285      	cmp	r5, r0
 8004c2a:	bfa8      	it	ge
 8004c2c:	4605      	movge	r5, r0
 8004c2e:	2d00      	cmp	r5, #0
 8004c30:	4441      	add	r1, r8
 8004c32:	910c      	str	r1, [sp, #48]	; 0x30
 8004c34:	dd0c      	ble.n	8004c50 <_svfprintf_r+0xbe0>
 8004c36:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004c38:	442c      	add	r4, r5
 8004c3a:	f8c7 8000 	str.w	r8, [r7]
 8004c3e:	3301      	adds	r3, #1
 8004c40:	607d      	str	r5, [r7, #4]
 8004c42:	2b07      	cmp	r3, #7
 8004c44:	942d      	str	r4, [sp, #180]	; 0xb4
 8004c46:	932c      	str	r3, [sp, #176]	; 0xb0
 8004c48:	bfd8      	it	le
 8004c4a:	3708      	addle	r7, #8
 8004c4c:	f300 8343 	bgt.w	80052d6 <_svfprintf_r+0x1266>
 8004c50:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004c52:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8004c56:	ebc5 0a02 	rsb	sl, r5, r2
 8004c5a:	f1ba 0f00 	cmp.w	sl, #0
 8004c5e:	f340 80dd 	ble.w	8004e1c <_svfprintf_r+0xdac>
 8004c62:	f1ba 0f10 	cmp.w	sl, #16
 8004c66:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004c68:	bfdc      	itt	le
 8004c6a:	4d1b      	ldrle	r5, [pc, #108]	; (8004cd8 <_svfprintf_r+0xc68>)
 8004c6c:	950f      	strle	r5, [sp, #60]	; 0x3c
 8004c6e:	f340 80c0 	ble.w	8004df2 <_svfprintf_r+0xd82>
 8004c72:	4d19      	ldr	r5, [pc, #100]	; (8004cd8 <_svfprintf_r+0xc68>)
 8004c74:	4622      	mov	r2, r4
 8004c76:	f04f 0b10 	mov.w	fp, #16
 8004c7a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004c7c:	950f      	str	r5, [sp, #60]	; 0x3c
 8004c7e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004c80:	e005      	b.n	8004c8e <_svfprintf_r+0xc1e>
 8004c82:	f1aa 0a10 	sub.w	sl, sl, #16
 8004c86:	f1ba 0f10 	cmp.w	sl, #16
 8004c8a:	f340 80b1 	ble.w	8004df0 <_svfprintf_r+0xd80>
 8004c8e:	3301      	adds	r3, #1
 8004c90:	3210      	adds	r2, #16
 8004c92:	2b07      	cmp	r3, #7
 8004c94:	e887 0840 	stmia.w	r7, {r6, fp}
 8004c98:	932c      	str	r3, [sp, #176]	; 0xb0
 8004c9a:	f107 0708 	add.w	r7, r7, #8
 8004c9e:	922d      	str	r2, [sp, #180]	; 0xb4
 8004ca0:	ddef      	ble.n	8004c82 <_svfprintf_r+0xc12>
 8004ca2:	4628      	mov	r0, r5
 8004ca4:	4621      	mov	r1, r4
 8004ca6:	aa2b      	add	r2, sp, #172	; 0xac
 8004ca8:	af38      	add	r7, sp, #224	; 0xe0
 8004caa:	f002 fe85 	bl	80079b8 <__ssprint_r>
 8004cae:	2800      	cmp	r0, #0
 8004cb0:	f47f aac3 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004cb4:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004cb6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004cb8:	e7e3      	b.n	8004c82 <_svfprintf_r+0xc12>
 8004cba:	2d00      	cmp	r5, #0
 8004cbc:	bf08      	it	eq
 8004cbe:	2c0a      	cmpeq	r4, #10
 8004cc0:	f080 8141 	bcs.w	8004f46 <_svfprintf_r+0xed6>
 8004cc4:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004cc6:	3430      	adds	r4, #48	; 0x30
 8004cc8:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8004ccc:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 8004cd0:	9510      	str	r5, [sp, #64]	; 0x40
 8004cd2:	f7ff bb06 	b.w	80042e2 <_svfprintf_r+0x272>
 8004cd6:	bf00      	nop
 8004cd8:	0800a154 	stmdaeq	r0, {r2, r4, r6, r8, sp, pc}
 8004cdc:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004cde:	f105 38ff 	add.w	r8, r5, #4294967295
 8004ce2:	f1b8 0f00 	cmp.w	r8, #0
 8004ce6:	f77f af57 	ble.w	8004b98 <_svfprintf_r+0xb28>
 8004cea:	f1b8 0f10 	cmp.w	r8, #16
 8004cee:	bfdc      	itt	le
 8004cf0:	4ba8      	ldrle	r3, [pc, #672]	; (8004f94 <_svfprintf_r+0xf24>)
 8004cf2:	930f      	strle	r3, [sp, #60]	; 0x3c
 8004cf4:	dd28      	ble.n	8004d48 <_svfprintf_r+0xcd8>
 8004cf6:	4da7      	ldr	r5, [pc, #668]	; (8004f94 <_svfprintf_r+0xf24>)
 8004cf8:	4653      	mov	r3, sl
 8004cfa:	f04f 0b10 	mov.w	fp, #16
 8004cfe:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8004d02:	950f      	str	r5, [sp, #60]	; 0x3c
 8004d04:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004d06:	e004      	b.n	8004d12 <_svfprintf_r+0xca2>
 8004d08:	f1a8 0810 	sub.w	r8, r8, #16
 8004d0c:	f1b8 0f10 	cmp.w	r8, #16
 8004d10:	dd19      	ble.n	8004d46 <_svfprintf_r+0xcd6>
 8004d12:	3401      	adds	r4, #1
 8004d14:	3310      	adds	r3, #16
 8004d16:	2c07      	cmp	r4, #7
 8004d18:	e887 0840 	stmia.w	r7, {r6, fp}
 8004d1c:	942c      	str	r4, [sp, #176]	; 0xb0
 8004d1e:	f107 0708 	add.w	r7, r7, #8
 8004d22:	932d      	str	r3, [sp, #180]	; 0xb4
 8004d24:	ddf0      	ble.n	8004d08 <_svfprintf_r+0xc98>
 8004d26:	4628      	mov	r0, r5
 8004d28:	4651      	mov	r1, sl
 8004d2a:	aa2b      	add	r2, sp, #172	; 0xac
 8004d2c:	af38      	add	r7, sp, #224	; 0xe0
 8004d2e:	f002 fe43 	bl	80079b8 <__ssprint_r>
 8004d32:	2800      	cmp	r0, #0
 8004d34:	f47f aa81 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004d38:	f1a8 0810 	sub.w	r8, r8, #16
 8004d3c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8004d3e:	f1b8 0f10 	cmp.w	r8, #16
 8004d42:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8004d44:	dce5      	bgt.n	8004d12 <_svfprintf_r+0xca2>
 8004d46:	469a      	mov	sl, r3
 8004d48:	3401      	adds	r4, #1
 8004d4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d4c:	2c07      	cmp	r4, #7
 8004d4e:	44c2      	add	sl, r8
 8004d50:	942c      	str	r4, [sp, #176]	; 0xb0
 8004d52:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004d56:	e887 0108 	stmia.w	r7, {r3, r8}
 8004d5a:	f77f af1c 	ble.w	8004b96 <_svfprintf_r+0xb26>
 8004d5e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004d60:	aa2b      	add	r2, sp, #172	; 0xac
 8004d62:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d64:	f002 fe28 	bl	80079b8 <__ssprint_r>
 8004d68:	2800      	cmp	r0, #0
 8004d6a:	f47f aa66 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004d6e:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 8004d72:	af38      	add	r7, sp, #224	; 0xe0
 8004d74:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8004d76:	e70f      	b.n	8004b98 <_svfprintf_r+0xb28>
 8004d78:	4d86      	ldr	r5, [pc, #536]	; (8004f94 <_svfprintf_r+0xf24>)
 8004d7a:	950f      	str	r5, [sp, #60]	; 0x3c
 8004d7c:	3301      	adds	r3, #1
 8004d7e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004d80:	2b07      	cmp	r3, #7
 8004d82:	4444      	add	r4, r8
 8004d84:	932c      	str	r3, [sp, #176]	; 0xb0
 8004d86:	942d      	str	r4, [sp, #180]	; 0xb4
 8004d88:	e887 0120 	stmia.w	r7, {r5, r8}
 8004d8c:	f77f ab96 	ble.w	80044bc <_svfprintf_r+0x44c>
 8004d90:	e70e      	b.n	8004bb0 <_svfprintf_r+0xb40>
 8004d92:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004d94:	3504      	adds	r5, #4
 8004d96:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004d9a:	9514      	str	r5, [sp, #80]	; 0x50
 8004d9c:	2500      	movs	r5, #0
 8004d9e:	e50e      	b.n	80047be <_svfprintf_r+0x74e>
 8004da0:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004da2:	2301      	movs	r3, #1
 8004da4:	3504      	adds	r5, #4
 8004da6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004daa:	9514      	str	r5, [sp, #80]	; 0x50
 8004dac:	2500      	movs	r5, #0
 8004dae:	f7ff ba60 	b.w	8004272 <_svfprintf_r+0x202>
 8004db2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004db4:	3504      	adds	r5, #4
 8004db6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004dba:	9514      	str	r5, [sp, #80]	; 0x50
 8004dbc:	2500      	movs	r5, #0
 8004dbe:	f7ff ba58 	b.w	8004272 <_svfprintf_r+0x202>
 8004dc2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004dc4:	3504      	adds	r5, #4
 8004dc6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004dca:	9514      	str	r5, [sp, #80]	; 0x50
 8004dcc:	4622      	mov	r2, r4
 8004dce:	17e5      	asrs	r5, r4, #31
 8004dd0:	462b      	mov	r3, r5
 8004dd2:	2a00      	cmp	r2, #0
 8004dd4:	f173 0000 	sbcs.w	r0, r3, #0
 8004dd8:	f6bf ac45 	bge.w	8004666 <_svfprintf_r+0x5f6>
 8004ddc:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8004de0:	4264      	negs	r4, r4
 8004de2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8004de6:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8004dea:	2301      	movs	r3, #1
 8004dec:	f7ff ba45 	b.w	800427a <_svfprintf_r+0x20a>
 8004df0:	4614      	mov	r4, r2
 8004df2:	3301      	adds	r3, #1
 8004df4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004df6:	2b07      	cmp	r3, #7
 8004df8:	4454      	add	r4, sl
 8004dfa:	932c      	str	r3, [sp, #176]	; 0xb0
 8004dfc:	e887 0420 	stmia.w	r7, {r5, sl}
 8004e00:	bfd8      	it	le
 8004e02:	3708      	addle	r7, #8
 8004e04:	942d      	str	r4, [sp, #180]	; 0xb4
 8004e06:	dd09      	ble.n	8004e1c <_svfprintf_r+0xdac>
 8004e08:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004e0a:	aa2b      	add	r2, sp, #172	; 0xac
 8004e0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e0e:	f002 fdd3 	bl	80079b8 <__ssprint_r>
 8004e12:	2800      	cmp	r0, #0
 8004e14:	f47f aa11 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004e18:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004e1a:	af38      	add	r7, sp, #224	; 0xe0
 8004e1c:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8004e1e:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004e20:	44a8      	add	r8, r5
 8004e22:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004e24:	42ab      	cmp	r3, r5
 8004e26:	db49      	blt.n	8004ebc <_svfprintf_r+0xe4c>
 8004e28:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004e2a:	07e9      	lsls	r1, r5, #31
 8004e2c:	d446      	bmi.n	8004ebc <_svfprintf_r+0xe4c>
 8004e2e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004e30:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004e32:	ebc8 0500 	rsb	r5, r8, r0
 8004e36:	1acb      	subs	r3, r1, r3
 8004e38:	42ab      	cmp	r3, r5
 8004e3a:	bfb8      	it	lt
 8004e3c:	461d      	movlt	r5, r3
 8004e3e:	2d00      	cmp	r5, #0
 8004e40:	dd0c      	ble.n	8004e5c <_svfprintf_r+0xdec>
 8004e42:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8004e44:	442c      	add	r4, r5
 8004e46:	f8c7 8000 	str.w	r8, [r7]
 8004e4a:	3201      	adds	r2, #1
 8004e4c:	607d      	str	r5, [r7, #4]
 8004e4e:	2a07      	cmp	r2, #7
 8004e50:	942d      	str	r4, [sp, #180]	; 0xb4
 8004e52:	922c      	str	r2, [sp, #176]	; 0xb0
 8004e54:	bfd8      	it	le
 8004e56:	3708      	addle	r7, #8
 8004e58:	f300 824a 	bgt.w	80052f0 <_svfprintf_r+0x1280>
 8004e5c:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8004e60:	ebc5 0803 	rsb	r8, r5, r3
 8004e64:	f1b8 0f00 	cmp.w	r8, #0
 8004e68:	f77f ab29 	ble.w	80044be <_svfprintf_r+0x44e>
 8004e6c:	f1b8 0f10 	cmp.w	r8, #16
 8004e70:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004e72:	dd81      	ble.n	8004d78 <_svfprintf_r+0xd08>
 8004e74:	4d47      	ldr	r5, [pc, #284]	; (8004f94 <_svfprintf_r+0xf24>)
 8004e76:	f04f 0a10 	mov.w	sl, #16
 8004e7a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8004e7e:	950f      	str	r5, [sp, #60]	; 0x3c
 8004e80:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004e82:	e005      	b.n	8004e90 <_svfprintf_r+0xe20>
 8004e84:	f1a8 0810 	sub.w	r8, r8, #16
 8004e88:	f1b8 0f10 	cmp.w	r8, #16
 8004e8c:	f77f af76 	ble.w	8004d7c <_svfprintf_r+0xd0c>
 8004e90:	3301      	adds	r3, #1
 8004e92:	3410      	adds	r4, #16
 8004e94:	2b07      	cmp	r3, #7
 8004e96:	e887 0440 	stmia.w	r7, {r6, sl}
 8004e9a:	932c      	str	r3, [sp, #176]	; 0xb0
 8004e9c:	f107 0708 	add.w	r7, r7, #8
 8004ea0:	942d      	str	r4, [sp, #180]	; 0xb4
 8004ea2:	ddef      	ble.n	8004e84 <_svfprintf_r+0xe14>
 8004ea4:	4628      	mov	r0, r5
 8004ea6:	4659      	mov	r1, fp
 8004ea8:	aa2b      	add	r2, sp, #172	; 0xac
 8004eaa:	af38      	add	r7, sp, #224	; 0xe0
 8004eac:	f002 fd84 	bl	80079b8 <__ssprint_r>
 8004eb0:	2800      	cmp	r0, #0
 8004eb2:	f47f a9c2 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004eb6:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004eb8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004eba:	e7e3      	b.n	8004e84 <_svfprintf_r+0xe14>
 8004ebc:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004ebe:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8004ec0:	442c      	add	r4, r5
 8004ec2:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004ec4:	3201      	adds	r2, #1
 8004ec6:	942d      	str	r4, [sp, #180]	; 0xb4
 8004ec8:	2a07      	cmp	r2, #7
 8004eca:	922c      	str	r2, [sp, #176]	; 0xb0
 8004ecc:	603d      	str	r5, [r7, #0]
 8004ece:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004ed0:	607d      	str	r5, [r7, #4]
 8004ed2:	bfd8      	it	le
 8004ed4:	3708      	addle	r7, #8
 8004ed6:	ddaa      	ble.n	8004e2e <_svfprintf_r+0xdbe>
 8004ed8:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004eda:	aa2b      	add	r2, sp, #172	; 0xac
 8004edc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ede:	f002 fd6b 	bl	80079b8 <__ssprint_r>
 8004ee2:	2800      	cmp	r0, #0
 8004ee4:	f47f a9a9 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004ee8:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004eea:	af38      	add	r7, sp, #224	; 0xe0
 8004eec:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004eee:	e79e      	b.n	8004e2e <_svfprintf_r+0xdbe>
 8004ef0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004ef2:	07ea      	lsls	r2, r5, #31
 8004ef4:	f53f ae1a 	bmi.w	8004b2c <_svfprintf_r+0xabc>
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f104 0a01 	add.w	sl, r4, #1
 8004efe:	189c      	adds	r4, r3, r2
 8004f00:	f8c7 8000 	str.w	r8, [r7]
 8004f04:	2c07      	cmp	r4, #7
 8004f06:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004f0a:	942c      	str	r4, [sp, #176]	; 0xb0
 8004f0c:	607a      	str	r2, [r7, #4]
 8004f0e:	f77f ae42 	ble.w	8004b96 <_svfprintf_r+0xb26>
 8004f12:	e724      	b.n	8004d5e <_svfprintf_r+0xcee>
 8004f14:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004f16:	aa2b      	add	r2, sp, #172	; 0xac
 8004f18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004f1a:	f002 fd4d 	bl	80079b8 <__ssprint_r>
 8004f1e:	2800      	cmp	r0, #0
 8004f20:	f47f a98b 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004f24:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 8004f28:	af38      	add	r7, sp, #224	; 0xe0
 8004f2a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8004f2c:	e61b      	b.n	8004b66 <_svfprintf_r+0xaf6>
 8004f2e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004f30:	aa2b      	add	r2, sp, #172	; 0xac
 8004f32:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004f34:	f002 fd40 	bl	80079b8 <__ssprint_r>
 8004f38:	2800      	cmp	r0, #0
 8004f3a:	f47f a97e 	bne.w	800423a <_svfprintf_r+0x1ca>
 8004f3e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004f40:	af38      	add	r7, sp, #224	; 0xe0
 8004f42:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004f44:	e5ff      	b.n	8004b46 <_svfprintf_r+0xad6>
 8004f46:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
 8004f4a:	4620      	mov	r0, r4
 8004f4c:	4629      	mov	r1, r5
 8004f4e:	220a      	movs	r2, #10
 8004f50:	2300      	movs	r3, #0
 8004f52:	f004 fd71 	bl	8009a38 <__aeabi_uldivmod>
 8004f56:	46d8      	mov	r8, fp
 8004f58:	4620      	mov	r0, r4
 8004f5a:	4629      	mov	r1, r5
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004f62:	3230      	adds	r2, #48	; 0x30
 8004f64:	f888 2000 	strb.w	r2, [r8]
 8004f68:	220a      	movs	r2, #10
 8004f6a:	f004 fd65 	bl	8009a38 <__aeabi_uldivmod>
 8004f6e:	4604      	mov	r4, r0
 8004f70:	460d      	mov	r5, r1
 8004f72:	ea54 0005 	orrs.w	r0, r4, r5
 8004f76:	d1e8      	bne.n	8004f4a <_svfprintf_r+0xeda>
 8004f78:	f7ff b9af 	b.w	80042da <_svfprintf_r+0x26a>
 8004f7c:	2b30      	cmp	r3, #48	; 0x30
 8004f7e:	f43f a9ac 	beq.w	80042da <_svfprintf_r+0x26a>
 8004f82:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8004f84:	2330      	movs	r3, #48	; 0x30
 8004f86:	4690      	mov	r8, r2
 8004f88:	f801 3c01 	strb.w	r3, [r1, #-1]
 8004f8c:	1aa4      	subs	r4, r4, r2
 8004f8e:	9410      	str	r4, [sp, #64]	; 0x40
 8004f90:	f7ff b9a7 	b.w	80042e2 <_svfprintf_r+0x272>
 8004f94:	0800a154 	stmdaeq	r0, {r2, r4, r6, r8, sp, pc}
 8004f98:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004f9a:	f002 fb83 	bl	80076a4 <__fpclassifyd>
 8004f9e:	2800      	cmp	r0, #0
 8004fa0:	f040 80ab 	bne.w	80050fa <_svfprintf_r+0x108a>
 8004fa4:	2503      	movs	r5, #3
 8004fa6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004fa8:	f24a 5848 	movw	r8, #42312	; 0xa548
 8004fac:	f24a 5344 	movw	r3, #42308	; 0xa544
 8004fb0:	950d      	str	r5, [sp, #52]	; 0x34
 8004fb2:	f6c0 0800 	movt	r8, #2048	; 0x800
 8004fb6:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8004fb8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004fbc:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8004fc0:	900c      	str	r0, [sp, #48]	; 0x30
 8004fc2:	940a      	str	r4, [sp, #40]	; 0x28
 8004fc4:	2d47      	cmp	r5, #71	; 0x47
 8004fc6:	bfd8      	it	le
 8004fc8:	4698      	movle	r8, r3
 8004fca:	2403      	movs	r4, #3
 8004fcc:	9018      	str	r0, [sp, #96]	; 0x60
 8004fce:	9410      	str	r4, [sp, #64]	; 0x40
 8004fd0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004fd4:	f7ff b98d 	b.w	80042f2 <_svfprintf_r+0x282>
 8004fd8:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004fda:	1de3      	adds	r3, r4, #7
 8004fdc:	f023 0307 	bic.w	r3, r3, #7
 8004fe0:	f103 0508 	add.w	r5, r3, #8
 8004fe4:	9514      	str	r5, [sp, #80]	; 0x50
 8004fe6:	681c      	ldr	r4, [r3, #0]
 8004fe8:	941b      	str	r4, [sp, #108]	; 0x6c
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	931c      	str	r3, [sp, #112]	; 0x70
 8004fee:	f7ff bb53 	b.w	8004698 <_svfprintf_r+0x628>
 8004ff2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004ff4:	06e2      	lsls	r2, r4, #27
 8004ff6:	d572      	bpl.n	80050de <_svfprintf_r+0x106e>
 8004ff8:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004ffa:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8004ffc:	3504      	adds	r5, #4
 8004ffe:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8005002:	9514      	str	r5, [sp, #80]	; 0x50
 8005004:	601c      	str	r4, [r3, #0]
 8005006:	f7ff b869 	b.w	80040dc <_svfprintf_r+0x6c>
 800500a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800500c:	aa2b      	add	r2, sp, #172	; 0xac
 800500e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005010:	f002 fcd2 	bl	80079b8 <__ssprint_r>
 8005014:	2800      	cmp	r0, #0
 8005016:	f47f a910 	bne.w	800423a <_svfprintf_r+0x1ca>
 800501a:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800501c:	af38      	add	r7, sp, #224	; 0xe0
 800501e:	e4de      	b.n	80049de <_svfprintf_r+0x96e>
 8005020:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8005022:	2101      	movs	r1, #1
 8005024:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8005026:	3401      	adds	r4, #1
 8005028:	440a      	add	r2, r1
 800502a:	942d      	str	r4, [sp, #180]	; 0xb4
 800502c:	2a07      	cmp	r2, #7
 800502e:	922c      	str	r2, [sp, #176]	; 0xb0
 8005030:	603d      	str	r5, [r7, #0]
 8005032:	6079      	str	r1, [r7, #4]
 8005034:	f300 8112 	bgt.w	800525c <_svfprintf_r+0x11ec>
 8005038:	3708      	adds	r7, #8
 800503a:	4619      	mov	r1, r3
 800503c:	b929      	cbnz	r1, 800504a <_svfprintf_r+0xfda>
 800503e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8005040:	b91d      	cbnz	r5, 800504a <_svfprintf_r+0xfda>
 8005042:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005044:	07e8      	lsls	r0, r5, #31
 8005046:	f57f aa3a 	bpl.w	80044be <_svfprintf_r+0x44e>
 800504a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800504c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800504e:	3301      	adds	r3, #1
 8005050:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8005052:	4422      	add	r2, r4
 8005054:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8005056:	2b07      	cmp	r3, #7
 8005058:	922d      	str	r2, [sp, #180]	; 0xb4
 800505a:	607d      	str	r5, [r7, #4]
 800505c:	603c      	str	r4, [r7, #0]
 800505e:	bfd8      	it	le
 8005060:	3708      	addle	r7, #8
 8005062:	932c      	str	r3, [sp, #176]	; 0xb0
 8005064:	f300 81ba 	bgt.w	80053dc <_svfprintf_r+0x136c>
 8005068:	f1c1 0a00 	rsb	sl, r1, #0
 800506c:	f1ba 0f00 	cmp.w	sl, #0
 8005070:	f340 8116 	ble.w	80052a0 <_svfprintf_r+0x1230>
 8005074:	f1ba 0f10 	cmp.w	sl, #16
 8005078:	bfdc      	itt	le
 800507a:	4c9c      	ldrle	r4, [pc, #624]	; (80052ec <_svfprintf_r+0x127c>)
 800507c:	940f      	strle	r4, [sp, #60]	; 0x3c
 800507e:	f340 80f9 	ble.w	8005274 <_svfprintf_r+0x1204>
 8005082:	4d9a      	ldr	r5, [pc, #616]	; (80052ec <_svfprintf_r+0x127c>)
 8005084:	2410      	movs	r4, #16
 8005086:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800508a:	950f      	str	r5, [sp, #60]	; 0x3c
 800508c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800508e:	e005      	b.n	800509c <_svfprintf_r+0x102c>
 8005090:	f1aa 0a10 	sub.w	sl, sl, #16
 8005094:	f1ba 0f10 	cmp.w	sl, #16
 8005098:	f340 80ec 	ble.w	8005274 <_svfprintf_r+0x1204>
 800509c:	3301      	adds	r3, #1
 800509e:	3210      	adds	r2, #16
 80050a0:	2b07      	cmp	r3, #7
 80050a2:	603e      	str	r6, [r7, #0]
 80050a4:	607c      	str	r4, [r7, #4]
 80050a6:	f107 0708 	add.w	r7, r7, #8
 80050aa:	932c      	str	r3, [sp, #176]	; 0xb0
 80050ac:	922d      	str	r2, [sp, #180]	; 0xb4
 80050ae:	ddef      	ble.n	8005090 <_svfprintf_r+0x1020>
 80050b0:	4628      	mov	r0, r5
 80050b2:	4659      	mov	r1, fp
 80050b4:	aa2b      	add	r2, sp, #172	; 0xac
 80050b6:	af38      	add	r7, sp, #224	; 0xe0
 80050b8:	f002 fc7e 	bl	80079b8 <__ssprint_r>
 80050bc:	2800      	cmp	r0, #0
 80050be:	f47f a8bc 	bne.w	800423a <_svfprintf_r+0x1ca>
 80050c2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80050c4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80050c6:	e7e3      	b.n	8005090 <_svfprintf_r+0x1020>
 80050c8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80050ca:	aa2b      	add	r2, sp, #172	; 0xac
 80050cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050ce:	f002 fc73 	bl	80079b8 <__ssprint_r>
 80050d2:	2800      	cmp	r0, #0
 80050d4:	f47f a8b1 	bne.w	800423a <_svfprintf_r+0x1ca>
 80050d8:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80050da:	af38      	add	r7, sp, #224	; 0xe0
 80050dc:	e496      	b.n	8004a0c <_svfprintf_r+0x99c>
 80050de:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80050e0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80050e2:	3404      	adds	r4, #4
 80050e4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80050e8:	f015 0f40 	tst.w	r5, #64	; 0x40
 80050ec:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80050ee:	9414      	str	r4, [sp, #80]	; 0x50
 80050f0:	bf14      	ite	ne
 80050f2:	801d      	strhne	r5, [r3, #0]
 80050f4:	601d      	streq	r5, [r3, #0]
 80050f6:	f7fe bff1 	b.w	80040dc <_svfprintf_r+0x6c>
 80050fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80050fc:	9c16      	ldr	r4, [sp, #88]	; 0x58
 80050fe:	3501      	adds	r5, #1
 8005100:	f024 0520 	bic.w	r5, r4, #32
 8005104:	bf04      	itt	eq
 8005106:	2406      	moveq	r4, #6
 8005108:	940c      	streq	r4, [sp, #48]	; 0x30
 800510a:	d006      	beq.n	800511a <_svfprintf_r+0x10aa>
 800510c:	2d47      	cmp	r5, #71	; 0x47
 800510e:	d104      	bne.n	800511a <_svfprintf_r+0x10aa>
 8005110:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005112:	2c00      	cmp	r4, #0
 8005114:	bf08      	it	eq
 8005116:	2401      	moveq	r4, #1
 8005118:	940c      	str	r4, [sp, #48]	; 0x30
 800511a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800511c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800511e:	2b00      	cmp	r3, #0
 8005120:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8005124:	940f      	str	r4, [sp, #60]	; 0x3c
 8005126:	bfbd      	ittte	lt
 8005128:	461c      	movlt	r4, r3
 800512a:	f04f 0b2d 	movlt.w	fp, #45	; 0x2d
 800512e:	f104 4a00 	addlt.w	sl, r4, #2147483648	; 0x80000000
 8005132:	f8dd a070 	ldrge.w	sl, [sp, #112]	; 0x70
 8005136:	bfa8      	it	ge
 8005138:	f04f 0b00 	movge.w	fp, #0
 800513c:	f1b5 0446 	subs.w	r4, r5, #70	; 0x46
 8005140:	4261      	negs	r1, r4
 8005142:	4161      	adcs	r1, r4
 8005144:	2900      	cmp	r1, #0
 8005146:	d030      	beq.n	80051aa <_svfprintf_r+0x113a>
 8005148:	2003      	movs	r0, #3
 800514a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800514c:	4653      	mov	r3, sl
 800514e:	9000      	str	r0, [sp, #0]
 8005150:	a825      	add	r0, sp, #148	; 0x94
 8005152:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005154:	9002      	str	r0, [sp, #8]
 8005156:	a826      	add	r0, sp, #152	; 0x98
 8005158:	9401      	str	r4, [sp, #4]
 800515a:	9003      	str	r0, [sp, #12]
 800515c:	a829      	add	r0, sp, #164	; 0xa4
 800515e:	9004      	str	r0, [sp, #16]
 8005160:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005162:	9107      	str	r1, [sp, #28]
 8005164:	f000 fa86 	bl	8005674 <_dtoa_r>
 8005168:	2d47      	cmp	r5, #71	; 0x47
 800516a:	9907      	ldr	r1, [sp, #28]
 800516c:	4680      	mov	r8, r0
 800516e:	d103      	bne.n	8005178 <_svfprintf_r+0x1108>
 8005170:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005172:	07e0      	lsls	r0, r4, #31
 8005174:	f140 80f0 	bpl.w	8005358 <_svfprintf_r+0x12e8>
 8005178:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800517a:	4444      	add	r4, r8
 800517c:	b351      	cbz	r1, 80051d4 <_svfprintf_r+0x1164>
 800517e:	f898 3000 	ldrb.w	r3, [r8]
 8005182:	2b30      	cmp	r3, #48	; 0x30
 8005184:	f000 8184 	beq.w	8005490 <_svfprintf_r+0x1420>
 8005188:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800518a:	441c      	add	r4, r3
 800518c:	e022      	b.n	80051d4 <_svfprintf_r+0x1164>
 800518e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005190:	2140      	movs	r1, #64	; 0x40
 8005192:	f001 fa93 	bl	80066bc <_malloc_r>
 8005196:	6020      	str	r0, [r4, #0]
 8005198:	6120      	str	r0, [r4, #16]
 800519a:	2800      	cmp	r0, #0
 800519c:	f000 81b6 	beq.w	800550c <_svfprintf_r+0x149c>
 80051a0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80051a2:	2340      	movs	r3, #64	; 0x40
 80051a4:	6163      	str	r3, [r4, #20]
 80051a6:	f7fe bf79 	b.w	800409c <_svfprintf_r+0x2c>
 80051aa:	2d45      	cmp	r5, #69	; 0x45
 80051ac:	f040 8131 	bne.w	8005412 <_svfprintf_r+0x13a2>
 80051b0:	980c      	ldr	r0, [sp, #48]	; 0x30
 80051b2:	2102      	movs	r1, #2
 80051b4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80051b6:	4653      	mov	r3, sl
 80051b8:	1c44      	adds	r4, r0, #1
 80051ba:	9100      	str	r1, [sp, #0]
 80051bc:	9401      	str	r4, [sp, #4]
 80051be:	a925      	add	r1, sp, #148	; 0x94
 80051c0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80051c2:	9102      	str	r1, [sp, #8]
 80051c4:	a926      	add	r1, sp, #152	; 0x98
 80051c6:	9103      	str	r1, [sp, #12]
 80051c8:	a929      	add	r1, sp, #164	; 0xa4
 80051ca:	9104      	str	r1, [sp, #16]
 80051cc:	f000 fa52 	bl	8005674 <_dtoa_r>
 80051d0:	4680      	mov	r8, r0
 80051d2:	4404      	add	r4, r0
 80051d4:	2300      	movs	r3, #0
 80051d6:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80051d8:	2200      	movs	r2, #0
 80051da:	4651      	mov	r1, sl
 80051dc:	f004 fbb2 	bl	8009944 <__aeabi_dcmpeq>
 80051e0:	4623      	mov	r3, r4
 80051e2:	b948      	cbnz	r0, 80051f8 <_svfprintf_r+0x1188>
 80051e4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80051e6:	429c      	cmp	r4, r3
 80051e8:	d906      	bls.n	80051f8 <_svfprintf_r+0x1188>
 80051ea:	2130      	movs	r1, #48	; 0x30
 80051ec:	1c5a      	adds	r2, r3, #1
 80051ee:	9229      	str	r2, [sp, #164]	; 0xa4
 80051f0:	7019      	strb	r1, [r3, #0]
 80051f2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80051f4:	429c      	cmp	r4, r3
 80051f6:	d8f9      	bhi.n	80051ec <_svfprintf_r+0x117c>
 80051f8:	2d47      	cmp	r5, #71	; 0x47
 80051fa:	ebc8 0303 	rsb	r3, r8, r3
 80051fe:	9311      	str	r3, [sp, #68]	; 0x44
 8005200:	f000 80ae 	beq.w	8005360 <_svfprintf_r+0x12f0>
 8005204:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8005206:	2c65      	cmp	r4, #101	; 0x65
 8005208:	f340 818a 	ble.w	8005520 <_svfprintf_r+0x14b0>
 800520c:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800520e:	2d66      	cmp	r5, #102	; 0x66
 8005210:	f000 8101 	beq.w	8005416 <_svfprintf_r+0x13a6>
 8005214:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8005216:	9418      	str	r4, [sp, #96]	; 0x60
 8005218:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800521a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800521c:	42ac      	cmp	r4, r5
 800521e:	f2c0 80ea 	blt.w	80053f6 <_svfprintf_r+0x1386>
 8005222:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005224:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8005226:	07e0      	lsls	r0, r4, #31
 8005228:	bf4b      	itete	mi
 800522a:	3501      	addmi	r5, #1
 800522c:	ea25 73e5 	bicpl.w	r3, r5, r5, asr #31
 8005230:	ea25 73e5 	bicmi.w	r3, r5, r5, asr #31
 8005234:	2467      	movpl	r4, #103	; 0x67
 8005236:	bf4d      	iteet	mi
 8005238:	2467      	movmi	r4, #103	; 0x67
 800523a:	9510      	strpl	r5, [sp, #64]	; 0x40
 800523c:	9416      	strpl	r4, [sp, #88]	; 0x58
 800523e:	9510      	strmi	r5, [sp, #64]	; 0x40
 8005240:	bf48      	it	mi
 8005242:	9416      	strmi	r4, [sp, #88]	; 0x58
 8005244:	f1bb 0f00 	cmp.w	fp, #0
 8005248:	d175      	bne.n	8005336 <_svfprintf_r+0x12c6>
 800524a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800524c:	930d      	str	r3, [sp, #52]	; 0x34
 800524e:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8005252:	940a      	str	r4, [sp, #40]	; 0x28
 8005254:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8005258:	f7ff b84b 	b.w	80042f2 <_svfprintf_r+0x282>
 800525c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800525e:	aa2b      	add	r2, sp, #172	; 0xac
 8005260:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005262:	f002 fba9 	bl	80079b8 <__ssprint_r>
 8005266:	2800      	cmp	r0, #0
 8005268:	f47e afe7 	bne.w	800423a <_svfprintf_r+0x1ca>
 800526c:	9925      	ldr	r1, [sp, #148]	; 0x94
 800526e:	af38      	add	r7, sp, #224	; 0xe0
 8005270:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005272:	e6e3      	b.n	800503c <_svfprintf_r+0xfcc>
 8005274:	3301      	adds	r3, #1
 8005276:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8005278:	2b07      	cmp	r3, #7
 800527a:	4452      	add	r2, sl
 800527c:	932c      	str	r3, [sp, #176]	; 0xb0
 800527e:	e887 0410 	stmia.w	r7, {r4, sl}
 8005282:	bfd8      	it	le
 8005284:	3708      	addle	r7, #8
 8005286:	922d      	str	r2, [sp, #180]	; 0xb4
 8005288:	dd0a      	ble.n	80052a0 <_svfprintf_r+0x1230>
 800528a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800528c:	aa2b      	add	r2, sp, #172	; 0xac
 800528e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005290:	f002 fb92 	bl	80079b8 <__ssprint_r>
 8005294:	2800      	cmp	r0, #0
 8005296:	f47e afd0 	bne.w	800423a <_svfprintf_r+0x1ca>
 800529a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800529c:	af38      	add	r7, sp, #224	; 0xe0
 800529e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80052a0:	3301      	adds	r3, #1
 80052a2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80052a4:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80052a6:	2b07      	cmp	r3, #7
 80052a8:	932c      	str	r3, [sp, #176]	; 0xb0
 80052aa:	4414      	add	r4, r2
 80052ac:	f8c7 8000 	str.w	r8, [r7]
 80052b0:	942d      	str	r4, [sp, #180]	; 0xb4
 80052b2:	607d      	str	r5, [r7, #4]
 80052b4:	f77f a902 	ble.w	80044bc <_svfprintf_r+0x44c>
 80052b8:	e47a      	b.n	8004bb0 <_svfprintf_r+0xb40>
 80052ba:	950c      	str	r5, [sp, #48]	; 0x30
 80052bc:	f002 fb4c 	bl	8007958 <strlen>
 80052c0:	9414      	str	r4, [sp, #80]	; 0x50
 80052c2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80052c4:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80052c8:	9418      	str	r4, [sp, #96]	; 0x60
 80052ca:	ea20 75e0 	bic.w	r5, r0, r0, asr #31
 80052ce:	9010      	str	r0, [sp, #64]	; 0x40
 80052d0:	950d      	str	r5, [sp, #52]	; 0x34
 80052d2:	f7ff b80e 	b.w	80042f2 <_svfprintf_r+0x282>
 80052d6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80052d8:	aa2b      	add	r2, sp, #172	; 0xac
 80052da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80052dc:	f002 fb6c 	bl	80079b8 <__ssprint_r>
 80052e0:	2800      	cmp	r0, #0
 80052e2:	f47e afaa 	bne.w	800423a <_svfprintf_r+0x1ca>
 80052e6:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80052e8:	af38      	add	r7, sp, #224	; 0xe0
 80052ea:	e4b1      	b.n	8004c50 <_svfprintf_r+0xbe0>
 80052ec:	0800a154 	stmdaeq	r0, {r2, r4, r6, r8, sp, pc}
 80052f0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80052f2:	aa2b      	add	r2, sp, #172	; 0xac
 80052f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80052f6:	f002 fb5f 	bl	80079b8 <__ssprint_r>
 80052fa:	2800      	cmp	r0, #0
 80052fc:	f47e af9d 	bne.w	800423a <_svfprintf_r+0x1ca>
 8005300:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005302:	af38      	add	r7, sp, #224	; 0xe0
 8005304:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005306:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	e5a7      	b.n	8004e5c <_svfprintf_r+0xdec>
 800530c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800530e:	46c2      	mov	sl, r8
 8005310:	f24a 5874 	movw	r8, #42356	; 0xa574
 8005314:	9414      	str	r4, [sp, #80]	; 0x50
 8005316:	2d06      	cmp	r5, #6
 8005318:	bf28      	it	cs
 800531a:	2506      	movcs	r5, #6
 800531c:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005320:	9510      	str	r5, [sp, #64]	; 0x40
 8005322:	4654      	mov	r4, sl
 8005324:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8005328:	f8cd a060 	str.w	sl, [sp, #96]	; 0x60
 800532c:	950d      	str	r5, [sp, #52]	; 0x34
 800532e:	f6c0 0800 	movt	r8, #2048	; 0x800
 8005332:	f7fe bfde 	b.w	80042f2 <_svfprintf_r+0x282>
 8005336:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005338:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 800533c:	2400      	movs	r4, #0
 800533e:	930d      	str	r3, [sp, #52]	; 0x34
 8005340:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8005344:	950a      	str	r5, [sp, #40]	; 0x28
 8005346:	940c      	str	r4, [sp, #48]	; 0x30
 8005348:	f7fe bfd6 	b.w	80042f8 <_svfprintf_r+0x288>
 800534c:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8005350:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8005354:	f7ff b9b2 	b.w	80046bc <_svfprintf_r+0x64c>
 8005358:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800535a:	ebc8 0303 	rsb	r3, r8, r3
 800535e:	9311      	str	r3, [sp, #68]	; 0x44
 8005360:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005362:	1cda      	adds	r2, r3, #3
 8005364:	db11      	blt.n	800538a <_svfprintf_r+0x131a>
 8005366:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005368:	429c      	cmp	r4, r3
 800536a:	db0e      	blt.n	800538a <_svfprintf_r+0x131a>
 800536c:	9318      	str	r3, [sp, #96]	; 0x60
 800536e:	e753      	b.n	8005218 <_svfprintf_r+0x11a8>
 8005370:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005372:	9414      	str	r4, [sp, #80]	; 0x50
 8005374:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8005378:	950d      	str	r5, [sp, #52]	; 0x34
 800537a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800537c:	9018      	str	r0, [sp, #96]	; 0x60
 800537e:	900c      	str	r0, [sp, #48]	; 0x30
 8005380:	9510      	str	r5, [sp, #64]	; 0x40
 8005382:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8005386:	f7fe bfb4 	b.w	80042f2 <_svfprintf_r+0x282>
 800538a:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800538c:	3d02      	subs	r5, #2
 800538e:	9516      	str	r5, [sp, #88]	; 0x58
 8005390:	3b01      	subs	r3, #1
 8005392:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8005394:	2b00      	cmp	r3, #0
 8005396:	9325      	str	r3, [sp, #148]	; 0x94
 8005398:	bfba      	itte	lt
 800539a:	425b      	neglt	r3, r3
 800539c:	222d      	movlt	r2, #45	; 0x2d
 800539e:	222b      	movge	r2, #43	; 0x2b
 80053a0:	2b09      	cmp	r3, #9
 80053a2:	f88d 509c 	strb.w	r5, [sp, #156]	; 0x9c
 80053a6:	f88d 209d 	strb.w	r2, [sp, #157]	; 0x9d
 80053aa:	dc43      	bgt.n	8005434 <_svfprintf_r+0x13c4>
 80053ac:	3330      	adds	r3, #48	; 0x30
 80053ae:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
 80053b2:	2330      	movs	r3, #48	; 0x30
 80053b4:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
 80053b8:	ab28      	add	r3, sp, #160	; 0xa0
 80053ba:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80053bc:	aa27      	add	r2, sp, #156	; 0x9c
 80053be:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80053c0:	1a9a      	subs	r2, r3, r2
 80053c2:	2d01      	cmp	r5, #1
 80053c4:	921e      	str	r2, [sp, #120]	; 0x78
 80053c6:	4414      	add	r4, r2
 80053c8:	9410      	str	r4, [sp, #64]	; 0x40
 80053ca:	dd78      	ble.n	80054be <_svfprintf_r+0x144e>
 80053cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80053ce:	2400      	movs	r4, #0
 80053d0:	9418      	str	r4, [sp, #96]	; 0x60
 80053d2:	3301      	adds	r3, #1
 80053d4:	9310      	str	r3, [sp, #64]	; 0x40
 80053d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80053da:	e733      	b.n	8005244 <_svfprintf_r+0x11d4>
 80053dc:	980e      	ldr	r0, [sp, #56]	; 0x38
 80053de:	aa2b      	add	r2, sp, #172	; 0xac
 80053e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80053e2:	f002 fae9 	bl	80079b8 <__ssprint_r>
 80053e6:	2800      	cmp	r0, #0
 80053e8:	f47e af27 	bne.w	800423a <_svfprintf_r+0x1ca>
 80053ec:	9925      	ldr	r1, [sp, #148]	; 0x94
 80053ee:	af38      	add	r7, sp, #224	; 0xe0
 80053f0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80053f2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80053f4:	e638      	b.n	8005068 <_svfprintf_r+0xff8>
 80053f6:	9d18      	ldr	r5, [sp, #96]	; 0x60
 80053f8:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80053fa:	2d00      	cmp	r5, #0
 80053fc:	bfd4      	ite	le
 80053fe:	f1c5 0302 	rsble	r3, r5, #2
 8005402:	2301      	movgt	r3, #1
 8005404:	441c      	add	r4, r3
 8005406:	2567      	movs	r5, #103	; 0x67
 8005408:	9410      	str	r4, [sp, #64]	; 0x40
 800540a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 800540e:	9516      	str	r5, [sp, #88]	; 0x58
 8005410:	e718      	b.n	8005244 <_svfprintf_r+0x11d4>
 8005412:	2002      	movs	r0, #2
 8005414:	e699      	b.n	800514a <_svfprintf_r+0x10da>
 8005416:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8005418:	2d00      	cmp	r5, #0
 800541a:	9518      	str	r5, [sp, #96]	; 0x60
 800541c:	dd58      	ble.n	80054d0 <_svfprintf_r+0x1460>
 800541e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005420:	2c00      	cmp	r4, #0
 8005422:	d144      	bne.n	80054ae <_svfprintf_r+0x143e>
 8005424:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005426:	07ed      	lsls	r5, r5, #31
 8005428:	d441      	bmi.n	80054ae <_svfprintf_r+0x143e>
 800542a:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800542c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8005430:	9410      	str	r4, [sp, #64]	; 0x40
 8005432:	e707      	b.n	8005244 <_svfprintf_r+0x11d4>
 8005434:	f246 6167 	movw	r1, #26215	; 0x6667
 8005438:	f10d 05aa 	add.w	r5, sp, #170	; 0xaa
 800543c:	f2c6 6166 	movt	r1, #26214	; 0x6666
 8005440:	fb81 2003 	smull	r2, r0, r1, r3
 8005444:	17da      	asrs	r2, r3, #31
 8005446:	462c      	mov	r4, r5
 8005448:	3d01      	subs	r5, #1
 800544a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
 800544e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8005452:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
 8005456:	4613      	mov	r3, r2
 8005458:	2b09      	cmp	r3, #9
 800545a:	f100 0230 	add.w	r2, r0, #48	; 0x30
 800545e:	7022      	strb	r2, [r4, #0]
 8005460:	dcee      	bgt.n	8005440 <_svfprintf_r+0x13d0>
 8005462:	f10d 00ab 	add.w	r0, sp, #171	; 0xab
 8005466:	3330      	adds	r3, #48	; 0x30
 8005468:	42a8      	cmp	r0, r5
 800546a:	b2da      	uxtb	r2, r3
 800546c:	f804 2c01 	strb.w	r2, [r4, #-1]
 8005470:	d953      	bls.n	800551a <_svfprintf_r+0x14aa>
 8005472:	f10d 019d 	add.w	r1, sp, #157	; 0x9d
 8005476:	4623      	mov	r3, r4
 8005478:	e001      	b.n	800547e <_svfprintf_r+0x140e>
 800547a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800547e:	4283      	cmp	r3, r0
 8005480:	f801 2f01 	strb.w	r2, [r1, #1]!
 8005484:	d1f9      	bne.n	800547a <_svfprintf_r+0x140a>
 8005486:	ad48      	add	r5, sp, #288	; 0x120
 8005488:	ebc4 0345 	rsb	r3, r4, r5, lsl #1
 800548c:	3bf6      	subs	r3, #246	; 0xf6
 800548e:	e794      	b.n	80053ba <_svfprintf_r+0x134a>
 8005490:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005492:	2200      	movs	r2, #0
 8005494:	2300      	movs	r3, #0
 8005496:	4651      	mov	r1, sl
 8005498:	f004 fa54 	bl	8009944 <__aeabi_dcmpeq>
 800549c:	2800      	cmp	r0, #0
 800549e:	f47f ae73 	bne.w	8005188 <_svfprintf_r+0x1118>
 80054a2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80054a4:	f1c0 0301 	rsb	r3, r0, #1
 80054a8:	9325      	str	r3, [sp, #148]	; 0x94
 80054aa:	441c      	add	r4, r3
 80054ac:	e692      	b.n	80051d4 <_svfprintf_r+0x1164>
 80054ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80054b0:	9c18      	ldr	r4, [sp, #96]	; 0x60
 80054b2:	1c6b      	adds	r3, r5, #1
 80054b4:	441c      	add	r4, r3
 80054b6:	9410      	str	r4, [sp, #64]	; 0x40
 80054b8:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 80054bc:	e6c2      	b.n	8005244 <_svfprintf_r+0x11d4>
 80054be:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80054c0:	f014 0301 	ands.w	r3, r4, #1
 80054c4:	d182      	bne.n	80053cc <_svfprintf_r+0x135c>
 80054c6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80054c8:	9318      	str	r3, [sp, #96]	; 0x60
 80054ca:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 80054ce:	e6b9      	b.n	8005244 <_svfprintf_r+0x11d4>
 80054d0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80054d2:	b935      	cbnz	r5, 80054e2 <_svfprintf_r+0x1472>
 80054d4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80054d6:	07e4      	lsls	r4, r4, #31
 80054d8:	bf5c      	itt	pl
 80054da:	2301      	movpl	r3, #1
 80054dc:	9310      	strpl	r3, [sp, #64]	; 0x40
 80054de:	f57f aeb1 	bpl.w	8005244 <_svfprintf_r+0x11d4>
 80054e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80054e4:	3502      	adds	r5, #2
 80054e6:	9510      	str	r5, [sp, #64]	; 0x40
 80054e8:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 80054ec:	e6aa      	b.n	8005244 <_svfprintf_r+0x11d4>
 80054ee:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80054f0:	f899 3001 	ldrb.w	r3, [r9, #1]
 80054f4:	46a1      	mov	r9, r4
 80054f6:	682d      	ldr	r5, [r5, #0]
 80054f8:	950c      	str	r5, [sp, #48]	; 0x30
 80054fa:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80054fc:	1d29      	adds	r1, r5, #4
 80054fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005500:	9114      	str	r1, [sp, #80]	; 0x50
 8005502:	2d00      	cmp	r5, #0
 8005504:	f6be ae1d 	bge.w	8004142 <_svfprintf_r+0xd2>
 8005508:	f7fe be18 	b.w	800413c <_svfprintf_r+0xcc>
 800550c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800550e:	230c      	movs	r3, #12
 8005510:	f04f 30ff 	mov.w	r0, #4294967295
 8005514:	602b      	str	r3, [r5, #0]
 8005516:	f7fe be98 	b.w	800424a <_svfprintf_r+0x1da>
 800551a:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
 800551e:	e74c      	b.n	80053ba <_svfprintf_r+0x134a>
 8005520:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005522:	e735      	b.n	8005390 <_svfprintf_r+0x1320>
 8005524:	0000      	movs	r0, r0
	...

08005528 <quorem>:
 8005528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800552c:	468c      	mov	ip, r1
 800552e:	6903      	ldr	r3, [r0, #16]
 8005530:	4683      	mov	fp, r0
 8005532:	690d      	ldr	r5, [r1, #16]
 8005534:	b085      	sub	sp, #20
 8005536:	429d      	cmp	r5, r3
 8005538:	bfc8      	it	gt
 800553a:	2000      	movgt	r0, #0
 800553c:	f300 8096 	bgt.w	800566c <quorem+0x144>
 8005540:	3d01      	subs	r5, #1
 8005542:	f101 0414 	add.w	r4, r1, #20
 8005546:	f10b 0a14 	add.w	sl, fp, #20
 800554a:	f854 1025 	ldr.w	r1, [r4, r5, lsl #2]
 800554e:	00aa      	lsls	r2, r5, #2
 8005550:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8005554:	4691      	mov	r9, r2
 8005556:	3101      	adds	r1, #1
 8005558:	9202      	str	r2, [sp, #8]
 800555a:	f8cd c004 	str.w	ip, [sp, #4]
 800555e:	4452      	add	r2, sl
 8005560:	9203      	str	r2, [sp, #12]
 8005562:	f003 fc91 	bl	8008e88 <__aeabi_uidiv>
 8005566:	44a1      	add	r9, r4
 8005568:	f8dd c004 	ldr.w	ip, [sp, #4]
 800556c:	4680      	mov	r8, r0
 800556e:	2800      	cmp	r0, #0
 8005570:	d041      	beq.n	80055f6 <quorem+0xce>
 8005572:	2100      	movs	r1, #0
 8005574:	4622      	mov	r2, r4
 8005576:	4608      	mov	r0, r1
 8005578:	4653      	mov	r3, sl
 800557a:	460f      	mov	r7, r1
 800557c:	f852 1b04 	ldr.w	r1, [r2], #4
 8005580:	681e      	ldr	r6, [r3, #0]
 8005582:	4591      	cmp	r9, r2
 8005584:	fa1f fe81 	uxth.w	lr, r1
 8005588:	ea4f 4111 	mov.w	r1, r1, lsr #16
 800558c:	fb0e 7708 	mla	r7, lr, r8, r7
 8005590:	fa1f fe86 	uxth.w	lr, r6
 8005594:	fb01 f108 	mul.w	r1, r1, r8
 8005598:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 800559c:	b2bf      	uxth	r7, r7
 800559e:	ebc7 0000 	rsb	r0, r7, r0
 80055a2:	4486      	add	lr, r0
 80055a4:	b288      	uxth	r0, r1
 80055a6:	ebc0 4016 	rsb	r0, r0, r6, lsr #16
 80055aa:	ea4f 4711 	mov.w	r7, r1, lsr #16
 80055ae:	eb00 402e 	add.w	r0, r0, lr, asr #16
 80055b2:	fa1f fe8e 	uxth.w	lr, lr
 80055b6:	ea4e 4100 	orr.w	r1, lr, r0, lsl #16
 80055ba:	ea4f 4020 	mov.w	r0, r0, asr #16
 80055be:	f843 1b04 	str.w	r1, [r3], #4
 80055c2:	d2db      	bcs.n	800557c <quorem+0x54>
 80055c4:	9a02      	ldr	r2, [sp, #8]
 80055c6:	f85a 3002 	ldr.w	r3, [sl, r2]
 80055ca:	b9a3      	cbnz	r3, 80055f6 <quorem+0xce>
 80055cc:	9a03      	ldr	r2, [sp, #12]
 80055ce:	1f13      	subs	r3, r2, #4
 80055d0:	459a      	cmp	sl, r3
 80055d2:	d20e      	bcs.n	80055f2 <quorem+0xca>
 80055d4:	f852 3c04 	ldr.w	r3, [r2, #-4]
 80055d8:	b95b      	cbnz	r3, 80055f2 <quorem+0xca>
 80055da:	f1a2 0308 	sub.w	r3, r2, #8
 80055de:	e001      	b.n	80055e4 <quorem+0xbc>
 80055e0:	6812      	ldr	r2, [r2, #0]
 80055e2:	b932      	cbnz	r2, 80055f2 <quorem+0xca>
 80055e4:	459a      	cmp	sl, r3
 80055e6:	461a      	mov	r2, r3
 80055e8:	f105 35ff 	add.w	r5, r5, #4294967295
 80055ec:	f1a3 0304 	sub.w	r3, r3, #4
 80055f0:	d3f6      	bcc.n	80055e0 <quorem+0xb8>
 80055f2:	f8cb 5010 	str.w	r5, [fp, #16]
 80055f6:	4661      	mov	r1, ip
 80055f8:	4658      	mov	r0, fp
 80055fa:	f001 fe47 	bl	800728c <__mcmp>
 80055fe:	2800      	cmp	r0, #0
 8005600:	db33      	blt.n	800566a <quorem+0x142>
 8005602:	f108 0801 	add.w	r8, r8, #1
 8005606:	4653      	mov	r3, sl
 8005608:	2200      	movs	r2, #0
 800560a:	f854 6b04 	ldr.w	r6, [r4], #4
 800560e:	6818      	ldr	r0, [r3, #0]
 8005610:	45a1      	cmp	r9, r4
 8005612:	b2b1      	uxth	r1, r6
 8005614:	ea4f 4616 	mov.w	r6, r6, lsr #16
 8005618:	ebc1 0202 	rsb	r2, r1, r2
 800561c:	b287      	uxth	r7, r0
 800561e:	eb02 0107 	add.w	r1, r2, r7
 8005622:	ebc6 4210 	rsb	r2, r6, r0, lsr #16
 8005626:	eb02 4221 	add.w	r2, r2, r1, asr #16
 800562a:	b289      	uxth	r1, r1
 800562c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005630:	ea4f 4222 	mov.w	r2, r2, asr #16
 8005634:	f843 1b04 	str.w	r1, [r3], #4
 8005638:	d2e7      	bcs.n	800560a <quorem+0xe2>
 800563a:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
 800563e:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
 8005642:	b992      	cbnz	r2, 800566a <quorem+0x142>
 8005644:	1f1a      	subs	r2, r3, #4
 8005646:	4592      	cmp	sl, r2
 8005648:	d20d      	bcs.n	8005666 <quorem+0x13e>
 800564a:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800564e:	b952      	cbnz	r2, 8005666 <quorem+0x13e>
 8005650:	3b08      	subs	r3, #8
 8005652:	e001      	b.n	8005658 <quorem+0x130>
 8005654:	6812      	ldr	r2, [r2, #0]
 8005656:	b932      	cbnz	r2, 8005666 <quorem+0x13e>
 8005658:	459a      	cmp	sl, r3
 800565a:	461a      	mov	r2, r3
 800565c:	f105 35ff 	add.w	r5, r5, #4294967295
 8005660:	f1a3 0304 	sub.w	r3, r3, #4
 8005664:	d3f6      	bcc.n	8005654 <quorem+0x12c>
 8005666:	f8cb 5010 	str.w	r5, [fp, #16]
 800566a:	4640      	mov	r0, r8
 800566c:	b005      	add	sp, #20
 800566e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005672:	bf00      	nop

08005674 <_dtoa_r>:
 8005674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005678:	b09b      	sub	sp, #108	; 0x6c
 800567a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800567c:	4604      	mov	r4, r0
 800567e:	4692      	mov	sl, r2
 8005680:	469b      	mov	fp, r3
 8005682:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8005684:	2e00      	cmp	r6, #0
 8005686:	f000 82bb 	beq.w	8005c00 <_dtoa_r+0x58c>
 800568a:	6833      	ldr	r3, [r6, #0]
 800568c:	b153      	cbz	r3, 80056a4 <_dtoa_r+0x30>
 800568e:	6872      	ldr	r2, [r6, #4]
 8005690:	2601      	movs	r6, #1
 8005692:	4619      	mov	r1, r3
 8005694:	4096      	lsls	r6, r2
 8005696:	609e      	str	r6, [r3, #8]
 8005698:	605a      	str	r2, [r3, #4]
 800569a:	f001 fb9d 	bl	8006dd8 <_Bfree>
 800569e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056a0:	2200      	movs	r2, #0
 80056a2:	601a      	str	r2, [r3, #0]
 80056a4:	f1bb 0f00 	cmp.w	fp, #0
 80056a8:	bfb4      	ite	lt
 80056aa:	2301      	movlt	r3, #1
 80056ac:	2300      	movge	r3, #0
 80056ae:	602b      	str	r3, [r5, #0]
 80056b0:	f04f 0300 	mov.w	r3, #0
 80056b4:	bfb4      	ite	lt
 80056b6:	f02b 4900 	biclt.w	r9, fp, #2147483648	; 0x80000000
 80056ba:	46d9      	movge	r9, fp
 80056bc:	461a      	mov	r2, r3
 80056be:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80056c2:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 80056c6:	ea09 0303 	and.w	r3, r9, r3
 80056ca:	bfb8      	it	lt
 80056cc:	46cb      	movlt	fp, r9
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d014      	beq.n	80056fc <_dtoa_r+0x88>
 80056d2:	2200      	movs	r2, #0
 80056d4:	2300      	movs	r3, #0
 80056d6:	4650      	mov	r0, sl
 80056d8:	4659      	mov	r1, fp
 80056da:	f004 f933 	bl	8009944 <__aeabi_dcmpeq>
 80056de:	4680      	mov	r8, r0
 80056e0:	b328      	cbz	r0, 800572e <_dtoa_r+0xba>
 80056e2:	9e26      	ldr	r6, [sp, #152]	; 0x98
 80056e4:	2301      	movs	r3, #1
 80056e6:	6033      	str	r3, [r6, #0]
 80056e8:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80056ea:	2e00      	cmp	r6, #0
 80056ec:	f000 80dc 	beq.w	80058a8 <_dtoa_r+0x234>
 80056f0:	4baf      	ldr	r3, [pc, #700]	; (80059b0 <_dtoa_r+0x33c>)
 80056f2:	1e58      	subs	r0, r3, #1
 80056f4:	6033      	str	r3, [r6, #0]
 80056f6:	b01b      	add	sp, #108	; 0x6c
 80056f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056fc:	9e26      	ldr	r6, [sp, #152]	; 0x98
 80056fe:	f24a 508c 	movw	r0, #42380	; 0xa58c
 8005702:	f242 730f 	movw	r3, #9999	; 0x270f
 8005706:	f6c0 0000 	movt	r0, #2048	; 0x800
 800570a:	6033      	str	r3, [r6, #0]
 800570c:	f1ba 0f00 	cmp.w	sl, #0
 8005710:	f000 80aa 	beq.w	8005868 <_dtoa_r+0x1f4>
 8005714:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005716:	2e00      	cmp	r6, #0
 8005718:	d0ed      	beq.n	80056f6 <_dtoa_r+0x82>
 800571a:	78c3      	ldrb	r3, [r0, #3]
 800571c:	2b00      	cmp	r3, #0
 800571e:	f040 80b2 	bne.w	8005886 <_dtoa_r+0x212>
 8005722:	1cc3      	adds	r3, r0, #3
 8005724:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005726:	6033      	str	r3, [r6, #0]
 8005728:	b01b      	add	sp, #108	; 0x6c
 800572a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800572e:	aa19      	add	r2, sp, #100	; 0x64
 8005730:	ab18      	add	r3, sp, #96	; 0x60
 8005732:	9200      	str	r2, [sp, #0]
 8005734:	4620      	mov	r0, r4
 8005736:	9301      	str	r3, [sp, #4]
 8005738:	4652      	mov	r2, sl
 800573a:	465b      	mov	r3, fp
 800573c:	f001 feb6 	bl	80074ac <__d2b>
 8005740:	ea5f 5519 	movs.w	r5, r9, lsr #20
 8005744:	900b      	str	r0, [sp, #44]	; 0x2c
 8005746:	f040 80a1 	bne.w	800588c <_dtoa_r+0x218>
 800574a:	9f18      	ldr	r7, [sp, #96]	; 0x60
 800574c:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8005750:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8005752:	443d      	add	r5, r7
 8005754:	429d      	cmp	r5, r3
 8005756:	f2c0 8278 	blt.w	8005c4a <_dtoa_r+0x5d6>
 800575a:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 800575e:	f205 4212 	addw	r2, r5, #1042	; 0x412
 8005762:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8005766:	fa2a f202 	lsr.w	r2, sl, r2
 800576a:	1b5b      	subs	r3, r3, r5
 800576c:	fa09 f003 	lsl.w	r0, r9, r3
 8005770:	4310      	orrs	r0, r2
 8005772:	f003 fe09 	bl	8009388 <__aeabi_ui2d>
 8005776:	3d01      	subs	r5, #1
 8005778:	46b8      	mov	r8, r7
 800577a:	2601      	movs	r6, #1
 800577c:	9615      	str	r6, [sp, #84]	; 0x54
 800577e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005782:	2300      	movs	r3, #0
 8005784:	2200      	movs	r2, #0
 8005786:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 800578a:	f003 fcbf 	bl	800910c <__aeabi_dsub>
 800578e:	a382      	add	r3, pc, #520	; (adr r3, 8005998 <_dtoa_r+0x324>)
 8005790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005794:	f003 fe6e 	bl	8009474 <__aeabi_dmul>
 8005798:	a381      	add	r3, pc, #516	; (adr r3, 80059a0 <_dtoa_r+0x32c>)
 800579a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800579e:	f003 fcb7 	bl	8009110 <__adddf3>
 80057a2:	4606      	mov	r6, r0
 80057a4:	4628      	mov	r0, r5
 80057a6:	460f      	mov	r7, r1
 80057a8:	f003 fdfe 	bl	80093a8 <__aeabi_i2d>
 80057ac:	a37e      	add	r3, pc, #504	; (adr r3, 80059a8 <_dtoa_r+0x334>)
 80057ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b2:	f003 fe5f 	bl	8009474 <__aeabi_dmul>
 80057b6:	4602      	mov	r2, r0
 80057b8:	460b      	mov	r3, r1
 80057ba:	4630      	mov	r0, r6
 80057bc:	4639      	mov	r1, r7
 80057be:	f003 fca7 	bl	8009110 <__adddf3>
 80057c2:	4606      	mov	r6, r0
 80057c4:	460f      	mov	r7, r1
 80057c6:	f004 f8ef 	bl	80099a8 <__aeabi_d2iz>
 80057ca:	4639      	mov	r1, r7
 80057cc:	2200      	movs	r2, #0
 80057ce:	2300      	movs	r3, #0
 80057d0:	9004      	str	r0, [sp, #16]
 80057d2:	4630      	mov	r0, r6
 80057d4:	f004 f8c0 	bl	8009958 <__aeabi_dcmplt>
 80057d8:	2800      	cmp	r0, #0
 80057da:	f040 8226 	bne.w	8005c2a <_dtoa_r+0x5b6>
 80057de:	9e04      	ldr	r6, [sp, #16]
 80057e0:	2e16      	cmp	r6, #22
 80057e2:	bf84      	itt	hi
 80057e4:	2601      	movhi	r6, #1
 80057e6:	960f      	strhi	r6, [sp, #60]	; 0x3c
 80057e8:	d812      	bhi.n	8005810 <_dtoa_r+0x19c>
 80057ea:	f24a 1178 	movw	r1, #41336	; 0xa178
 80057ee:	4652      	mov	r2, sl
 80057f0:	f6c0 0100 	movt	r1, #2048	; 0x800
 80057f4:	465b      	mov	r3, fp
 80057f6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80057fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057fe:	f004 f8c9 	bl	8009994 <__aeabi_dcmpgt>
 8005802:	2800      	cmp	r0, #0
 8005804:	f000 821f 	beq.w	8005c46 <_dtoa_r+0x5d2>
 8005808:	3e01      	subs	r6, #1
 800580a:	9604      	str	r6, [sp, #16]
 800580c:	2600      	movs	r6, #0
 800580e:	960f      	str	r6, [sp, #60]	; 0x3c
 8005810:	ebc5 0508 	rsb	r5, r5, r8
 8005814:	3d01      	subs	r5, #1
 8005816:	9506      	str	r5, [sp, #24]
 8005818:	bf49      	itett	mi
 800581a:	426e      	negmi	r6, r5
 800581c:	2600      	movpl	r6, #0
 800581e:	960a      	strmi	r6, [sp, #40]	; 0x28
 8005820:	2600      	movmi	r6, #0
 8005822:	bf54      	ite	pl
 8005824:	960a      	strpl	r6, [sp, #40]	; 0x28
 8005826:	9606      	strmi	r6, [sp, #24]
 8005828:	9e04      	ldr	r6, [sp, #16]
 800582a:	2e00      	cmp	r6, #0
 800582c:	f2c0 81f1 	blt.w	8005c12 <_dtoa_r+0x59e>
 8005830:	f8dd e018 	ldr.w	lr, [sp, #24]
 8005834:	960e      	str	r6, [sp, #56]	; 0x38
 8005836:	44b6      	add	lr, r6
 8005838:	2600      	movs	r6, #0
 800583a:	f8cd e018 	str.w	lr, [sp, #24]
 800583e:	960c      	str	r6, [sp, #48]	; 0x30
 8005840:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005842:	2e09      	cmp	r6, #9
 8005844:	d835      	bhi.n	80058b2 <_dtoa_r+0x23e>
 8005846:	2e05      	cmp	r6, #5
 8005848:	bfc4      	itt	gt
 800584a:	3e04      	subgt	r6, #4
 800584c:	9624      	strgt	r6, [sp, #144]	; 0x90
 800584e:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005850:	bfcc      	ite	gt
 8005852:	2500      	movgt	r5, #0
 8005854:	2501      	movle	r5, #1
 8005856:	1eb3      	subs	r3, r6, #2
 8005858:	2b03      	cmp	r3, #3
 800585a:	d82c      	bhi.n	80058b6 <_dtoa_r+0x242>
 800585c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005860:	02290361 	eoreq	r0, r9, #-2080374783	; 0x84000001
 8005864:	058d0370 	streq	r0, [sp, #880]	; 0x370
 8005868:	f24a 5280 	movw	r2, #42368	; 0xa580
 800586c:	f24a 538c 	movw	r3, #42380	; 0xa58c
 8005870:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8005874:	f6c0 0200 	movt	r2, #2048	; 0x800
 8005878:	f6c0 0300 	movt	r3, #2048	; 0x800
 800587c:	2800      	cmp	r0, #0
 800587e:	bf0c      	ite	eq
 8005880:	4610      	moveq	r0, r2
 8005882:	4618      	movne	r0, r3
 8005884:	e746      	b.n	8005714 <_dtoa_r+0xa0>
 8005886:	f100 0308 	add.w	r3, r0, #8
 800588a:	e74b      	b.n	8005724 <_dtoa_r+0xb0>
 800588c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005890:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 8005894:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005898:	4650      	mov	r0, sl
 800589a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800589e:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80058a2:	f443 1140 	orr.w	r1, r3, #3145728	; 0x300000
 80058a6:	e76c      	b.n	8005782 <_dtoa_r+0x10e>
 80058a8:	f24a 507c 	movw	r0, #42364	; 0xa57c
 80058ac:	f6c0 0000 	movt	r0, #2048	; 0x800
 80058b0:	e721      	b.n	80056f6 <_dtoa_r+0x82>
 80058b2:	2600      	movs	r6, #0
 80058b4:	9624      	str	r6, [sp, #144]	; 0x90
 80058b6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80058b8:	2300      	movs	r3, #0
 80058ba:	4619      	mov	r1, r3
 80058bc:	4620      	mov	r0, r4
 80058be:	f04f 36ff 	mov.w	r6, #4294967295
 80058c2:	9325      	str	r3, [sp, #148]	; 0x94
 80058c4:	606b      	str	r3, [r5, #4]
 80058c6:	9609      	str	r6, [sp, #36]	; 0x24
 80058c8:	9614      	str	r6, [sp, #80]	; 0x50
 80058ca:	f001 fa4f 	bl	8006d6c <_Balloc>
 80058ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058d0:	2601      	movs	r6, #1
 80058d2:	960d      	str	r6, [sp, #52]	; 0x34
 80058d4:	6028      	str	r0, [r5, #0]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	9308      	str	r3, [sp, #32]
 80058da:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80058dc:	2b00      	cmp	r3, #0
 80058de:	f2c0 80c7 	blt.w	8005a70 <_dtoa_r+0x3fc>
 80058e2:	9e04      	ldr	r6, [sp, #16]
 80058e4:	2e0e      	cmp	r6, #14
 80058e6:	f300 80c3 	bgt.w	8005a70 <_dtoa_r+0x3fc>
 80058ea:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 80058ee:	f24a 1378 	movw	r3, #41336	; 0xa178
 80058f2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80058f4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80058f8:	ea4f 72de 	mov.w	r2, lr, lsr #31
 80058fc:	2e00      	cmp	r6, #0
 80058fe:	bfcc      	ite	gt
 8005900:	2200      	movgt	r2, #0
 8005902:	f002 0201 	andle.w	r2, r2, #1
 8005906:	9e04      	ldr	r6, [sp, #16]
 8005908:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800590c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005910:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005914:	2a00      	cmp	r2, #0
 8005916:	f040 846e 	bne.w	80061f6 <_dtoa_r+0xb82>
 800591a:	4602      	mov	r2, r0
 800591c:	460b      	mov	r3, r1
 800591e:	4650      	mov	r0, sl
 8005920:	4659      	mov	r1, fp
 8005922:	f003 fed1 	bl	80096c8 <__aeabi_ddiv>
 8005926:	9e08      	ldr	r6, [sp, #32]
 8005928:	f004 f83e 	bl	80099a8 <__aeabi_d2iz>
 800592c:	1c75      	adds	r5, r6, #1
 800592e:	4680      	mov	r8, r0
 8005930:	f003 fd3a 	bl	80093a8 <__aeabi_i2d>
 8005934:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005938:	f003 fd9c 	bl	8009474 <__aeabi_dmul>
 800593c:	4602      	mov	r2, r0
 800593e:	460b      	mov	r3, r1
 8005940:	4650      	mov	r0, sl
 8005942:	4659      	mov	r1, fp
 8005944:	f003 fbe2 	bl	800910c <__aeabi_dsub>
 8005948:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800594a:	f8dd e020 	ldr.w	lr, [sp, #32]
 800594e:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8005952:	2a01      	cmp	r2, #1
 8005954:	f88e 3000 	strb.w	r3, [lr]
 8005958:	4606      	mov	r6, r0
 800595a:	460f      	mov	r7, r1
 800595c:	d05b      	beq.n	8005a16 <_dtoa_r+0x3a2>
 800595e:	2300      	movs	r3, #0
 8005960:	2200      	movs	r2, #0
 8005962:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005966:	f003 fd85 	bl	8009474 <__aeabi_dmul>
 800596a:	2200      	movs	r2, #0
 800596c:	2300      	movs	r3, #0
 800596e:	4606      	mov	r6, r0
 8005970:	460f      	mov	r7, r1
 8005972:	f003 ffe7 	bl	8009944 <__aeabi_dcmpeq>
 8005976:	2800      	cmp	r0, #0
 8005978:	f040 8519 	bne.w	80063ae <_dtoa_r+0xd3a>
 800597c:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005980:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005982:	9908      	ldr	r1, [sp, #32]
 8005984:	4482      	add	sl, r0
 8005986:	f8cd a00c 	str.w	sl, [sp, #12]
 800598a:	f101 0902 	add.w	r9, r1, #2
 800598e:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8005992:	e01a      	b.n	80059ca <_dtoa_r+0x356>
 8005994:	f3af 8000 	nop.w
 8005998:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
 800599c:	3fd287a7 	svccc	0x00d287a7
 80059a0:	8b60c8b3 	blhi	9837c74 <__RW_LOAD_ADDR__+0x182d6d4>
 80059a4:	3fc68a28 	svccc	0x00c68a28
 80059a8:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
 80059ac:	3fd34413 	svccc	0x00d34413
 80059b0:	0800a57d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r8, sl, sp, pc}
 80059b4:	f003 fd5e 	bl	8009474 <__aeabi_dmul>
 80059b8:	2200      	movs	r2, #0
 80059ba:	2300      	movs	r3, #0
 80059bc:	4606      	mov	r6, r0
 80059be:	460f      	mov	r7, r1
 80059c0:	f003 ffc0 	bl	8009944 <__aeabi_dcmpeq>
 80059c4:	2800      	cmp	r0, #0
 80059c6:	f040 84f2 	bne.w	80063ae <_dtoa_r+0xd3a>
 80059ca:	4652      	mov	r2, sl
 80059cc:	465b      	mov	r3, fp
 80059ce:	4630      	mov	r0, r6
 80059d0:	4639      	mov	r1, r7
 80059d2:	f003 fe79 	bl	80096c8 <__aeabi_ddiv>
 80059d6:	464d      	mov	r5, r9
 80059d8:	f003 ffe6 	bl	80099a8 <__aeabi_d2iz>
 80059dc:	4680      	mov	r8, r0
 80059de:	f003 fce3 	bl	80093a8 <__aeabi_i2d>
 80059e2:	4652      	mov	r2, sl
 80059e4:	465b      	mov	r3, fp
 80059e6:	f003 fd45 	bl	8009474 <__aeabi_dmul>
 80059ea:	4602      	mov	r2, r0
 80059ec:	460b      	mov	r3, r1
 80059ee:	4630      	mov	r0, r6
 80059f0:	4639      	mov	r1, r7
 80059f2:	f003 fb8b 	bl	800910c <__aeabi_dsub>
 80059f6:	f108 0e30 	add.w	lr, r8, #48	; 0x30
 80059fa:	f809 ec01 	strb.w	lr, [r9, #-1]
 80059fe:	2300      	movs	r3, #0
 8005a00:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005a0a:	45f1      	cmp	r9, lr
 8005a0c:	f109 0901 	add.w	r9, r9, #1
 8005a10:	4606      	mov	r6, r0
 8005a12:	460f      	mov	r7, r1
 8005a14:	d1ce      	bne.n	80059b4 <_dtoa_r+0x340>
 8005a16:	4632      	mov	r2, r6
 8005a18:	463b      	mov	r3, r7
 8005a1a:	4630      	mov	r0, r6
 8005a1c:	4639      	mov	r1, r7
 8005a1e:	f003 fb77 	bl	8009110 <__adddf3>
 8005a22:	4606      	mov	r6, r0
 8005a24:	460f      	mov	r7, r1
 8005a26:	4632      	mov	r2, r6
 8005a28:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a2c:	463b      	mov	r3, r7
 8005a2e:	f003 ff93 	bl	8009958 <__aeabi_dcmplt>
 8005a32:	2800      	cmp	r0, #0
 8005a34:	f000 8570 	beq.w	8006518 <_dtoa_r+0xea4>
 8005a38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a3c:	9e04      	ldr	r6, [sp, #16]
 8005a3e:	462a      	mov	r2, r5
 8005a40:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8005a44:	9508      	str	r5, [sp, #32]
 8005a46:	9616      	str	r6, [sp, #88]	; 0x58
 8005a48:	e005      	b.n	8005a56 <_dtoa_r+0x3e2>
 8005a4a:	454b      	cmp	r3, r9
 8005a4c:	f000 84b8 	beq.w	80063c0 <_dtoa_r+0xd4c>
 8005a50:	f813 8c01 	ldrb.w	r8, [r3, #-1]
 8005a54:	461a      	mov	r2, r3
 8005a56:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005a5a:	f102 33ff 	add.w	r3, r2, #4294967295
 8005a5e:	d0f4      	beq.n	8005a4a <_dtoa_r+0x3d6>
 8005a60:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8005a62:	9208      	str	r2, [sp, #32]
 8005a64:	f108 0201 	add.w	r2, r8, #1
 8005a68:	9604      	str	r6, [sp, #16]
 8005a6a:	b2d2      	uxtb	r2, r2
 8005a6c:	701a      	strb	r2, [r3, #0]
 8005a6e:	e0b1      	b.n	8005bd4 <_dtoa_r+0x560>
 8005a70:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8005a72:	2e00      	cmp	r6, #0
 8005a74:	f040 80f1 	bne.w	8005c5a <_dtoa_r+0x5e6>
 8005a78:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005a7a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005a7c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 8005a80:	9806      	ldr	r0, [sp, #24]
 8005a82:	2800      	cmp	r0, #0
 8005a84:	bfc8      	it	gt
 8005a86:	2d00      	cmpgt	r5, #0
 8005a88:	dd09      	ble.n	8005a9e <_dtoa_r+0x42a>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005a8e:	42ab      	cmp	r3, r5
 8005a90:	bfa8      	it	ge
 8005a92:	462b      	movge	r3, r5
 8005a94:	1aed      	subs	r5, r5, r3
 8005a96:	1ac9      	subs	r1, r1, r3
 8005a98:	1ac0      	subs	r0, r0, r3
 8005a9a:	910a      	str	r1, [sp, #40]	; 0x28
 8005a9c:	9006      	str	r0, [sp, #24]
 8005a9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005aa0:	2a00      	cmp	r2, #0
 8005aa2:	dd1c      	ble.n	8005ade <_dtoa_r+0x46a>
 8005aa4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	f000 8479 	beq.w	800639e <_dtoa_r+0xd2a>
 8005aac:	2e00      	cmp	r6, #0
 8005aae:	dd10      	ble.n	8005ad2 <_dtoa_r+0x45e>
 8005ab0:	4641      	mov	r1, r8
 8005ab2:	4632      	mov	r2, r6
 8005ab4:	4620      	mov	r0, r4
 8005ab6:	f001 fb31 	bl	800711c <__pow5mult>
 8005aba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005abc:	4680      	mov	r8, r0
 8005abe:	4620      	mov	r0, r4
 8005ac0:	4641      	mov	r1, r8
 8005ac2:	f001 fa8b 	bl	8006fdc <__multiply>
 8005ac6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ac8:	4607      	mov	r7, r0
 8005aca:	4620      	mov	r0, r4
 8005acc:	f001 f984 	bl	8006dd8 <_Bfree>
 8005ad0:	970b      	str	r7, [sp, #44]	; 0x2c
 8005ad2:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 8005ad6:	ebbe 0206 	subs.w	r2, lr, r6
 8005ada:	f040 84a7 	bne.w	800642c <_dtoa_r+0xdb8>
 8005ade:	4620      	mov	r0, r4
 8005ae0:	2101      	movs	r1, #1
 8005ae2:	f001 fa71 	bl	8006fc8 <__i2b>
 8005ae6:	4606      	mov	r6, r0
 8005ae8:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005aea:	2800      	cmp	r0, #0
 8005aec:	dd05      	ble.n	8005afa <_dtoa_r+0x486>
 8005aee:	4631      	mov	r1, r6
 8005af0:	4620      	mov	r0, r4
 8005af2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005af4:	f001 fb12 	bl	800711c <__pow5mult>
 8005af8:	4606      	mov	r6, r0
 8005afa:	9924      	ldr	r1, [sp, #144]	; 0x90
 8005afc:	2901      	cmp	r1, #1
 8005afe:	f340 8390 	ble.w	8006222 <_dtoa_r+0xbae>
 8005b02:	2700      	movs	r7, #0
 8005b04:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005b06:	2800      	cmp	r0, #0
 8005b08:	f040 836c 	bne.w	80061e4 <_dtoa_r+0xb70>
 8005b0c:	2001      	movs	r0, #1
 8005b0e:	9b06      	ldr	r3, [sp, #24]
 8005b10:	4403      	add	r3, r0
 8005b12:	f013 031f 	ands.w	r3, r3, #31
 8005b16:	f000 8293 	beq.w	8006040 <_dtoa_r+0x9cc>
 8005b1a:	f1c3 0220 	rsb	r2, r3, #32
 8005b1e:	2a04      	cmp	r2, #4
 8005b20:	f340 8568 	ble.w	80065f4 <_dtoa_r+0xf80>
 8005b24:	f1c3 031c 	rsb	r3, r3, #28
 8005b28:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005b2a:	9a06      	ldr	r2, [sp, #24]
 8005b2c:	441d      	add	r5, r3
 8005b2e:	4419      	add	r1, r3
 8005b30:	910a      	str	r1, [sp, #40]	; 0x28
 8005b32:	441a      	add	r2, r3
 8005b34:	9206      	str	r2, [sp, #24]
 8005b36:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005b38:	2900      	cmp	r1, #0
 8005b3a:	dd05      	ble.n	8005b48 <_dtoa_r+0x4d4>
 8005b3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b3e:	4620      	mov	r0, r4
 8005b40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b42:	f001 fb47 	bl	80071d4 <__lshift>
 8005b46:	900b      	str	r0, [sp, #44]	; 0x2c
 8005b48:	9a06      	ldr	r2, [sp, #24]
 8005b4a:	2a00      	cmp	r2, #0
 8005b4c:	dd04      	ble.n	8005b58 <_dtoa_r+0x4e4>
 8005b4e:	4631      	mov	r1, r6
 8005b50:	4620      	mov	r0, r4
 8005b52:	f001 fb3f 	bl	80071d4 <__lshift>
 8005b56:	4606      	mov	r6, r0
 8005b58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	f040 8321 	bne.w	80061a2 <_dtoa_r+0xb2e>
 8005b60:	9824      	ldr	r0, [sp, #144]	; 0x90
 8005b62:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b64:	2802      	cmp	r0, #2
 8005b66:	bfd4      	ite	le
 8005b68:	2300      	movle	r3, #0
 8005b6a:	2301      	movgt	r3, #1
 8005b6c:	2900      	cmp	r1, #0
 8005b6e:	bfc8      	it	gt
 8005b70:	2300      	movgt	r3, #0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	f000 821a 	beq.w	8005fac <_dtoa_r+0x938>
 8005b78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b7a:	2800      	cmp	r0, #0
 8005b7c:	f040 820f 	bne.w	8005f9e <_dtoa_r+0x92a>
 8005b80:	4631      	mov	r1, r6
 8005b82:	4603      	mov	r3, r0
 8005b84:	2205      	movs	r2, #5
 8005b86:	4620      	mov	r0, r4
 8005b88:	f001 f942 	bl	8006e10 <__multadd>
 8005b8c:	4606      	mov	r6, r0
 8005b8e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005b90:	4631      	mov	r1, r6
 8005b92:	f001 fb7b 	bl	800728c <__mcmp>
 8005b96:	2800      	cmp	r0, #0
 8005b98:	f340 8201 	ble.w	8005f9e <_dtoa_r+0x92a>
 8005b9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ba0:	2500      	movs	r5, #0
 8005ba2:	9a04      	ldr	r2, [sp, #16]
 8005ba4:	2331      	movs	r3, #49	; 0x31
 8005ba6:	3201      	adds	r2, #1
 8005ba8:	f889 3000 	strb.w	r3, [r9]
 8005bac:	9204      	str	r2, [sp, #16]
 8005bae:	f109 0301 	add.w	r3, r9, #1
 8005bb2:	9308      	str	r3, [sp, #32]
 8005bb4:	4631      	mov	r1, r6
 8005bb6:	4620      	mov	r0, r4
 8005bb8:	f001 f90e 	bl	8006dd8 <_Bfree>
 8005bbc:	f1b8 0f00 	cmp.w	r8, #0
 8005bc0:	d008      	beq.n	8005bd4 <_dtoa_r+0x560>
 8005bc2:	4545      	cmp	r5, r8
 8005bc4:	bf18      	it	ne
 8005bc6:	2d00      	cmpne	r5, #0
 8005bc8:	f040 824a 	bne.w	8006060 <_dtoa_r+0x9ec>
 8005bcc:	4641      	mov	r1, r8
 8005bce:	4620      	mov	r0, r4
 8005bd0:	f001 f902 	bl	8006dd8 <_Bfree>
 8005bd4:	4620      	mov	r0, r4
 8005bd6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005bd8:	f001 f8fe 	bl	8006dd8 <_Bfree>
 8005bdc:	9e04      	ldr	r6, [sp, #16]
 8005bde:	2200      	movs	r2, #0
 8005be0:	4648      	mov	r0, r9
 8005be2:	1c73      	adds	r3, r6, #1
 8005be4:	9e08      	ldr	r6, [sp, #32]
 8005be6:	7032      	strb	r2, [r6, #0]
 8005be8:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8005bea:	6033      	str	r3, [r6, #0]
 8005bec:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005bee:	2e00      	cmp	r6, #0
 8005bf0:	f43f ad81 	beq.w	80056f6 <_dtoa_r+0x82>
 8005bf4:	9808      	ldr	r0, [sp, #32]
 8005bf6:	6030      	str	r0, [r6, #0]
 8005bf8:	4648      	mov	r0, r9
 8005bfa:	b01b      	add	sp, #108	; 0x6c
 8005bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c00:	2010      	movs	r0, #16
 8005c02:	f000 fd4b 	bl	800669c <malloc>
 8005c06:	6260      	str	r0, [r4, #36]	; 0x24
 8005c08:	6046      	str	r6, [r0, #4]
 8005c0a:	6086      	str	r6, [r0, #8]
 8005c0c:	6006      	str	r6, [r0, #0]
 8005c0e:	60c6      	str	r6, [r0, #12]
 8005c10:	e548      	b.n	80056a4 <_dtoa_r+0x30>
 8005c12:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005c14:	f8dd e010 	ldr.w	lr, [sp, #16]
 8005c18:	ebce 0606 	rsb	r6, lr, r6
 8005c1c:	960a      	str	r6, [sp, #40]	; 0x28
 8005c1e:	f1ce 0600 	rsb	r6, lr, #0
 8005c22:	960c      	str	r6, [sp, #48]	; 0x30
 8005c24:	2600      	movs	r6, #0
 8005c26:	960e      	str	r6, [sp, #56]	; 0x38
 8005c28:	e60a      	b.n	8005840 <_dtoa_r+0x1cc>
 8005c2a:	9804      	ldr	r0, [sp, #16]
 8005c2c:	f003 fbbc 	bl	80093a8 <__aeabi_i2d>
 8005c30:	4632      	mov	r2, r6
 8005c32:	463b      	mov	r3, r7
 8005c34:	f003 fe86 	bl	8009944 <__aeabi_dcmpeq>
 8005c38:	2800      	cmp	r0, #0
 8005c3a:	f47f add0 	bne.w	80057de <_dtoa_r+0x16a>
 8005c3e:	9e04      	ldr	r6, [sp, #16]
 8005c40:	3e01      	subs	r6, #1
 8005c42:	9604      	str	r6, [sp, #16]
 8005c44:	e5cb      	b.n	80057de <_dtoa_r+0x16a>
 8005c46:	900f      	str	r0, [sp, #60]	; 0x3c
 8005c48:	e5e2      	b.n	8005810 <_dtoa_r+0x19c>
 8005c4a:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8005c4e:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8005c52:	1b40      	subs	r0, r0, r5
 8005c54:	fa0a f000 	lsl.w	r0, sl, r0
 8005c58:	e58b      	b.n	8005772 <_dtoa_r+0xfe>
 8005c5a:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005c5c:	2e01      	cmp	r6, #1
 8005c5e:	f340 8415 	ble.w	800648c <_dtoa_r+0xe18>
 8005c62:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005c64:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005c66:	1e46      	subs	r6, r0, #1
 8005c68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005c6a:	42b1      	cmp	r1, r6
 8005c6c:	bfaf      	iteee	ge
 8005c6e:	ebc6 0601 	rsbge	r6, r6, r1
 8005c72:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8005c74:	960c      	strlt	r6, [sp, #48]	; 0x30
 8005c76:	ebc2 0306 	rsblt	r3, r2, r6
 8005c7a:	bfbf      	itttt	lt
 8005c7c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005c7e:	18f6      	addlt	r6, r6, r3
 8005c80:	960e      	strlt	r6, [sp, #56]	; 0x38
 8005c82:	2600      	movlt	r6, #0
 8005c84:	2800      	cmp	r0, #0
 8005c86:	bfb9      	ittee	lt
 8005c88:	2300      	movlt	r3, #0
 8005c8a:	990a      	ldrlt	r1, [sp, #40]	; 0x28
 8005c8c:	9d0a      	ldrge	r5, [sp, #40]	; 0x28
 8005c8e:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 8005c90:	bfb8      	it	lt
 8005c92:	ebc0 0501 	rsblt	r5, r0, r1
 8005c96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c98:	4620      	mov	r0, r4
 8005c9a:	f8dd e018 	ldr.w	lr, [sp, #24]
 8005c9e:	2101      	movs	r1, #1
 8005ca0:	441a      	add	r2, r3
 8005ca2:	920a      	str	r2, [sp, #40]	; 0x28
 8005ca4:	449e      	add	lr, r3
 8005ca6:	f8cd e018 	str.w	lr, [sp, #24]
 8005caa:	f001 f98d 	bl	8006fc8 <__i2b>
 8005cae:	4680      	mov	r8, r0
 8005cb0:	e6e6      	b.n	8005a80 <_dtoa_r+0x40c>
 8005cb2:	2600      	movs	r6, #0
 8005cb4:	960d      	str	r6, [sp, #52]	; 0x34
 8005cb6:	9e04      	ldr	r6, [sp, #16]
 8005cb8:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8005cbc:	44b6      	add	lr, r6
 8005cbe:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
 8005cc2:	f10e 0601 	add.w	r6, lr, #1
 8005cc6:	9609      	str	r6, [sp, #36]	; 0x24
 8005cc8:	2e00      	cmp	r6, #0
 8005cca:	f340 8359 	ble.w	8006380 <_dtoa_r+0xd0c>
 8005cce:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005cd0:	2e0e      	cmp	r6, #14
 8005cd2:	bf8c      	ite	hi
 8005cd4:	2500      	movhi	r5, #0
 8005cd6:	f005 0501 	andls.w	r5, r5, #1
 8005cda:	4637      	mov	r7, r6
 8005cdc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005cde:	2f17      	cmp	r7, #23
 8005ce0:	f04f 0100 	mov.w	r1, #0
 8005ce4:	6071      	str	r1, [r6, #4]
 8005ce6:	d909      	bls.n	8005cfc <_dtoa_r+0x688>
 8005ce8:	2201      	movs	r2, #1
 8005cea:	2304      	movs	r3, #4
 8005cec:	005b      	lsls	r3, r3, #1
 8005cee:	4611      	mov	r1, r2
 8005cf0:	f103 0014 	add.w	r0, r3, #20
 8005cf4:	3201      	adds	r2, #1
 8005cf6:	42b8      	cmp	r0, r7
 8005cf8:	d9f8      	bls.n	8005cec <_dtoa_r+0x678>
 8005cfa:	6071      	str	r1, [r6, #4]
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	f001 f835 	bl	8006d6c <_Balloc>
 8005d02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d04:	6030      	str	r0, [r6, #0]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	9308      	str	r3, [sp, #32]
 8005d0a:	2d00      	cmp	r5, #0
 8005d0c:	f43f ade5 	beq.w	80058da <_dtoa_r+0x266>
 8005d10:	9e04      	ldr	r6, [sp, #16]
 8005d12:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
 8005d16:	2e00      	cmp	r6, #0
 8005d18:	f340 81ab 	ble.w	8006072 <_dtoa_r+0x9fe>
 8005d1c:	f006 020f 	and.w	r2, r6, #15
 8005d20:	f24a 1378 	movw	r3, #41336	; 0xa178
 8005d24:	1135      	asrs	r5, r6, #4
 8005d26:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005d2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d2e:	06e9      	lsls	r1, r5, #27
 8005d30:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005d34:	f140 818f 	bpl.w	8006056 <_dtoa_r+0x9e2>
 8005d38:	f24a 2368 	movw	r3, #41576	; 0xa268
 8005d3c:	4650      	mov	r0, sl
 8005d3e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005d42:	4659      	mov	r1, fp
 8005d44:	f005 050f 	and.w	r5, r5, #15
 8005d48:	f04f 0803 	mov.w	r8, #3
 8005d4c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d50:	f003 fcba 	bl	80096c8 <__aeabi_ddiv>
 8005d54:	4682      	mov	sl, r0
 8005d56:	468b      	mov	fp, r1
 8005d58:	b19d      	cbz	r5, 8005d82 <_dtoa_r+0x70e>
 8005d5a:	f24a 2968 	movw	r9, #41576	; 0xa268
 8005d5e:	f6c0 0900 	movt	r9, #2048	; 0x800
 8005d62:	07ea      	lsls	r2, r5, #31
 8005d64:	4630      	mov	r0, r6
 8005d66:	4639      	mov	r1, r7
 8005d68:	d507      	bpl.n	8005d7a <_dtoa_r+0x706>
 8005d6a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005d6e:	f108 0801 	add.w	r8, r8, #1
 8005d72:	f003 fb7f 	bl	8009474 <__aeabi_dmul>
 8005d76:	4606      	mov	r6, r0
 8005d78:	460f      	mov	r7, r1
 8005d7a:	106d      	asrs	r5, r5, #1
 8005d7c:	f109 0908 	add.w	r9, r9, #8
 8005d80:	d1ef      	bne.n	8005d62 <_dtoa_r+0x6ee>
 8005d82:	4632      	mov	r2, r6
 8005d84:	463b      	mov	r3, r7
 8005d86:	4650      	mov	r0, sl
 8005d88:	4659      	mov	r1, fp
 8005d8a:	f003 fc9d 	bl	80096c8 <__aeabi_ddiv>
 8005d8e:	4606      	mov	r6, r0
 8005d90:	460f      	mov	r7, r1
 8005d92:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8005d94:	b150      	cbz	r0, 8005dac <_dtoa_r+0x738>
 8005d96:	2300      	movs	r3, #0
 8005d98:	4630      	mov	r0, r6
 8005d9a:	4639      	mov	r1, r7
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8005da2:	f003 fdd9 	bl	8009958 <__aeabi_dcmplt>
 8005da6:	2800      	cmp	r0, #0
 8005da8:	f040 8315 	bne.w	80063d6 <_dtoa_r+0xd62>
 8005dac:	4640      	mov	r0, r8
 8005dae:	f003 fafb 	bl	80093a8 <__aeabi_i2d>
 8005db2:	4632      	mov	r2, r6
 8005db4:	463b      	mov	r3, r7
 8005db6:	f003 fb5d 	bl	8009474 <__aeabi_dmul>
 8005dba:	2300      	movs	r3, #0
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8005dc2:	f003 f9a5 	bl	8009110 <__adddf3>
 8005dc6:	4680      	mov	r8, r0
 8005dc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005dca:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8005dce:	2800      	cmp	r0, #0
 8005dd0:	f000 80c9 	beq.w	8005f66 <_dtoa_r+0x8f2>
 8005dd4:	9904      	ldr	r1, [sp, #16]
 8005dd6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8005dda:	9116      	str	r1, [sp, #88]	; 0x58
 8005ddc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005dde:	2a00      	cmp	r2, #0
 8005de0:	f000 8179 	beq.w	80060d6 <_dtoa_r+0xa62>
 8005de4:	f24a 1378 	movw	r3, #41336	; 0xa178
 8005de8:	9a08      	ldr	r2, [sp, #32]
 8005dea:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005dee:	2100      	movs	r1, #0
 8005df0:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 8005df4:	2000      	movs	r0, #0
 8005df6:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8005dfa:	1c55      	adds	r5, r2, #1
 8005dfc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005e00:	f8cd c008 	str.w	ip, [sp, #8]
 8005e04:	f003 fc60 	bl	80096c8 <__aeabi_ddiv>
 8005e08:	4642      	mov	r2, r8
 8005e0a:	464b      	mov	r3, r9
 8005e0c:	f003 f97e 	bl	800910c <__aeabi_dsub>
 8005e10:	4682      	mov	sl, r0
 8005e12:	468b      	mov	fp, r1
 8005e14:	4630      	mov	r0, r6
 8005e16:	4639      	mov	r1, r7
 8005e18:	f003 fdc6 	bl	80099a8 <__aeabi_d2iz>
 8005e1c:	4680      	mov	r8, r0
 8005e1e:	f003 fac3 	bl	80093a8 <__aeabi_i2d>
 8005e22:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8005e26:	fa5f f888 	uxtb.w	r8, r8
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	4630      	mov	r0, r6
 8005e30:	4639      	mov	r1, r7
 8005e32:	f003 f96b 	bl	800910c <__aeabi_dsub>
 8005e36:	f8dd e020 	ldr.w	lr, [sp, #32]
 8005e3a:	f88e 8000 	strb.w	r8, [lr]
 8005e3e:	4606      	mov	r6, r0
 8005e40:	460f      	mov	r7, r1
 8005e42:	4650      	mov	r0, sl
 8005e44:	4659      	mov	r1, fp
 8005e46:	4632      	mov	r2, r6
 8005e48:	463b      	mov	r3, r7
 8005e4a:	f003 fda3 	bl	8009994 <__aeabi_dcmpgt>
 8005e4e:	2800      	cmp	r0, #0
 8005e50:	f040 83c2 	bne.w	80065d8 <_dtoa_r+0xf64>
 8005e54:	2100      	movs	r1, #0
 8005e56:	4632      	mov	r2, r6
 8005e58:	463b      	mov	r3, r7
 8005e5a:	2000      	movs	r0, #0
 8005e5c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8005e60:	f003 f954 	bl	800910c <__aeabi_dsub>
 8005e64:	4602      	mov	r2, r0
 8005e66:	460b      	mov	r3, r1
 8005e68:	4650      	mov	r0, sl
 8005e6a:	4659      	mov	r1, fp
 8005e6c:	f003 fd92 	bl	8009994 <__aeabi_dcmpgt>
 8005e70:	f8dd c008 	ldr.w	ip, [sp, #8]
 8005e74:	2800      	cmp	r0, #0
 8005e76:	f040 8314 	bne.w	80064a2 <_dtoa_r+0xe2e>
 8005e7a:	f1bc 0f01 	cmp.w	ip, #1
 8005e7e:	f340 80f5 	ble.w	800606c <_dtoa_r+0x9f8>
 8005e82:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e86:	9417      	str	r4, [sp, #92]	; 0x5c
 8005e88:	44e1      	add	r9, ip
 8005e8a:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 8005e8e:	46a9      	mov	r9, r5
 8005e90:	e010      	b.n	8005eb4 <_dtoa_r+0x840>
 8005e92:	2100      	movs	r1, #0
 8005e94:	2000      	movs	r0, #0
 8005e96:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8005e9a:	f003 f937 	bl	800910c <__aeabi_dsub>
 8005e9e:	4652      	mov	r2, sl
 8005ea0:	465b      	mov	r3, fp
 8005ea2:	f003 fd59 	bl	8009958 <__aeabi_dcmplt>
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	f040 82f9 	bne.w	800649e <_dtoa_r+0xe2a>
 8005eac:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005eae:	4581      	cmp	r9, r0
 8005eb0:	f000 80db 	beq.w	800606a <_dtoa_r+0x9f6>
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	4650      	mov	r0, sl
 8005eb8:	4659      	mov	r1, fp
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005ec0:	f003 fad8 	bl	8009474 <__aeabi_dmul>
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005ecc:	4682      	mov	sl, r0
 8005ece:	468b      	mov	fp, r1
 8005ed0:	4630      	mov	r0, r6
 8005ed2:	4639      	mov	r1, r7
 8005ed4:	f003 face 	bl	8009474 <__aeabi_dmul>
 8005ed8:	460d      	mov	r5, r1
 8005eda:	4604      	mov	r4, r0
 8005edc:	f003 fd64 	bl	80099a8 <__aeabi_d2iz>
 8005ee0:	4680      	mov	r8, r0
 8005ee2:	f003 fa61 	bl	80093a8 <__aeabi_i2d>
 8005ee6:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8005eea:	fa5f f888 	uxtb.w	r8, r8
 8005eee:	4602      	mov	r2, r0
 8005ef0:	460b      	mov	r3, r1
 8005ef2:	4620      	mov	r0, r4
 8005ef4:	4629      	mov	r1, r5
 8005ef6:	f003 f909 	bl	800910c <__aeabi_dsub>
 8005efa:	4652      	mov	r2, sl
 8005efc:	465b      	mov	r3, fp
 8005efe:	f809 8b01 	strb.w	r8, [r9], #1
 8005f02:	4606      	mov	r6, r0
 8005f04:	460f      	mov	r7, r1
 8005f06:	f003 fd27 	bl	8009958 <__aeabi_dcmplt>
 8005f0a:	4632      	mov	r2, r6
 8005f0c:	463b      	mov	r3, r7
 8005f0e:	2800      	cmp	r0, #0
 8005f10:	d0bf      	beq.n	8005e92 <_dtoa_r+0x81e>
 8005f12:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8005f14:	464d      	mov	r5, r9
 8005f16:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8005f18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f1c:	9604      	str	r6, [sp, #16]
 8005f1e:	9508      	str	r5, [sp, #32]
 8005f20:	e658      	b.n	8005bd4 <_dtoa_r+0x560>
 8005f22:	2600      	movs	r6, #0
 8005f24:	960d      	str	r6, [sp, #52]	; 0x34
 8005f26:	9825      	ldr	r0, [sp, #148]	; 0x94
 8005f28:	2800      	cmp	r0, #0
 8005f2a:	f340 8233 	ble.w	8006394 <_dtoa_r+0xd20>
 8005f2e:	280e      	cmp	r0, #14
 8005f30:	bf8c      	ite	hi
 8005f32:	2500      	movhi	r5, #0
 8005f34:	f005 0501 	andls.w	r5, r5, #1
 8005f38:	4607      	mov	r7, r0
 8005f3a:	9014      	str	r0, [sp, #80]	; 0x50
 8005f3c:	9009      	str	r0, [sp, #36]	; 0x24
 8005f3e:	e6cd      	b.n	8005cdc <_dtoa_r+0x668>
 8005f40:	2601      	movs	r6, #1
 8005f42:	960d      	str	r6, [sp, #52]	; 0x34
 8005f44:	e7ef      	b.n	8005f26 <_dtoa_r+0x8b2>
 8005f46:	4640      	mov	r0, r8
 8005f48:	f003 fa2e 	bl	80093a8 <__aeabi_i2d>
 8005f4c:	4632      	mov	r2, r6
 8005f4e:	463b      	mov	r3, r7
 8005f50:	f003 fa90 	bl	8009474 <__aeabi_dmul>
 8005f54:	2300      	movs	r3, #0
 8005f56:	2200      	movs	r2, #0
 8005f58:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8005f5c:	f003 f8d8 	bl	8009110 <__adddf3>
 8005f60:	4680      	mov	r8, r0
 8005f62:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8005f66:	2300      	movs	r3, #0
 8005f68:	4630      	mov	r0, r6
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8005f70:	4639      	mov	r1, r7
 8005f72:	f003 f8cb 	bl	800910c <__aeabi_dsub>
 8005f76:	4642      	mov	r2, r8
 8005f78:	464b      	mov	r3, r9
 8005f7a:	4682      	mov	sl, r0
 8005f7c:	468b      	mov	fp, r1
 8005f7e:	f003 fd09 	bl	8009994 <__aeabi_dcmpgt>
 8005f82:	4606      	mov	r6, r0
 8005f84:	2800      	cmp	r0, #0
 8005f86:	f040 80a3 	bne.w	80060d0 <_dtoa_r+0xa5c>
 8005f8a:	4642      	mov	r2, r8
 8005f8c:	4650      	mov	r0, sl
 8005f8e:	4659      	mov	r1, fp
 8005f90:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005f94:	f003 fce0 	bl	8009958 <__aeabi_dcmplt>
 8005f98:	2800      	cmp	r0, #0
 8005f9a:	d067      	beq.n	800606c <_dtoa_r+0x9f8>
 8005f9c:	46b0      	mov	r8, r6
 8005f9e:	9925      	ldr	r1, [sp, #148]	; 0x94
 8005fa0:	2500      	movs	r5, #0
 8005fa2:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005fa6:	43c9      	mvns	r1, r1
 8005fa8:	9104      	str	r1, [sp, #16]
 8005faa:	e603      	b.n	8005bb4 <_dtoa_r+0x540>
 8005fac:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005fae:	2800      	cmp	r0, #0
 8005fb0:	f040 8164 	bne.w	800627c <_dtoa_r+0xc08>
 8005fb4:	2500      	movs	r5, #0
 8005fb6:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8005fba:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005fbe:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8005fc2:	e002      	b.n	8005fca <_dtoa_r+0x956>
 8005fc4:	f000 ff24 	bl	8006e10 <__multadd>
 8005fc8:	4681      	mov	r9, r0
 8005fca:	4631      	mov	r1, r6
 8005fcc:	4648      	mov	r0, r9
 8005fce:	f7ff faab 	bl	8005528 <quorem>
 8005fd2:	4649      	mov	r1, r9
 8005fd4:	220a      	movs	r2, #10
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8005fdc:	f80b 7005 	strb.w	r7, [fp, r5]
 8005fe0:	3501      	adds	r5, #1
 8005fe2:	4620      	mov	r0, r4
 8005fe4:	4555      	cmp	r5, sl
 8005fe6:	dbed      	blt.n	8005fc4 <_dtoa_r+0x950>
 8005fe8:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005fec:	461d      	mov	r5, r3
 8005fee:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ff0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 8005ff4:	2801      	cmp	r0, #1
 8005ff6:	bfac      	ite	ge
 8005ff8:	4483      	addge	fp, r0
 8005ffa:	f10b 0b01 	addlt.w	fp, fp, #1
 8005ffe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006000:	2201      	movs	r2, #1
 8006002:	4620      	mov	r0, r4
 8006004:	f001 f8e6 	bl	80071d4 <__lshift>
 8006008:	4631      	mov	r1, r6
 800600a:	900b      	str	r0, [sp, #44]	; 0x2c
 800600c:	f001 f93e 	bl	800728c <__mcmp>
 8006010:	2800      	cmp	r0, #0
 8006012:	f340 826f 	ble.w	80064f4 <_dtoa_r+0xe80>
 8006016:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
 800601a:	9908      	ldr	r1, [sp, #32]
 800601c:	e005      	b.n	800602a <_dtoa_r+0x9b6>
 800601e:	428b      	cmp	r3, r1
 8006020:	f000 8228 	beq.w	8006474 <_dtoa_r+0xe00>
 8006024:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8006028:	469b      	mov	fp, r3
 800602a:	2a39      	cmp	r2, #57	; 0x39
 800602c:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006030:	d0f5      	beq.n	800601e <_dtoa_r+0x9aa>
 8006032:	3201      	adds	r2, #1
 8006034:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006038:	701a      	strb	r2, [r3, #0]
 800603a:	f8cd b020 	str.w	fp, [sp, #32]
 800603e:	e5b9      	b.n	8005bb4 <_dtoa_r+0x540>
 8006040:	231c      	movs	r3, #28
 8006042:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 8006046:	441d      	add	r5, r3
 8006048:	9806      	ldr	r0, [sp, #24]
 800604a:	449e      	add	lr, r3
 800604c:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 8006050:	4418      	add	r0, r3
 8006052:	9006      	str	r0, [sp, #24]
 8006054:	e56f      	b.n	8005b36 <_dtoa_r+0x4c2>
 8006056:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 800605a:	f04f 0802 	mov.w	r8, #2
 800605e:	e67b      	b.n	8005d58 <_dtoa_r+0x6e4>
 8006060:	4629      	mov	r1, r5
 8006062:	4620      	mov	r0, r4
 8006064:	f000 feb8 	bl	8006dd8 <_Bfree>
 8006068:	e5b0      	b.n	8005bcc <_dtoa_r+0x558>
 800606a:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800606c:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8006070:	e433      	b.n	80058da <_dtoa_r+0x266>
 8006072:	9e04      	ldr	r6, [sp, #16]
 8006074:	4275      	negs	r5, r6
 8006076:	2d00      	cmp	r5, #0
 8006078:	f000 819d 	beq.w	80063b6 <_dtoa_r+0xd42>
 800607c:	f005 020f 	and.w	r2, r5, #15
 8006080:	f24a 1378 	movw	r3, #41336	; 0xa178
 8006084:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006088:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800608c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006094:	f003 f9ee 	bl	8009474 <__aeabi_dmul>
 8006098:	112d      	asrs	r5, r5, #4
 800609a:	4606      	mov	r6, r0
 800609c:	460f      	mov	r7, r1
 800609e:	f000 8297 	beq.w	80065d0 <_dtoa_r+0xf5c>
 80060a2:	f24a 2968 	movw	r9, #41576	; 0xa268
 80060a6:	f04f 0802 	mov.w	r8, #2
 80060aa:	f6c0 0900 	movt	r9, #2048	; 0x800
 80060ae:	07eb      	lsls	r3, r5, #31
 80060b0:	4630      	mov	r0, r6
 80060b2:	4639      	mov	r1, r7
 80060b4:	d507      	bpl.n	80060c6 <_dtoa_r+0xa52>
 80060b6:	e9d9 2300 	ldrd	r2, r3, [r9]
 80060ba:	f108 0801 	add.w	r8, r8, #1
 80060be:	f003 f9d9 	bl	8009474 <__aeabi_dmul>
 80060c2:	4606      	mov	r6, r0
 80060c4:	460f      	mov	r7, r1
 80060c6:	106d      	asrs	r5, r5, #1
 80060c8:	f109 0908 	add.w	r9, r9, #8
 80060cc:	d1ef      	bne.n	80060ae <_dtoa_r+0xa3a>
 80060ce:	e660      	b.n	8005d92 <_dtoa_r+0x71e>
 80060d0:	2600      	movs	r6, #0
 80060d2:	46b0      	mov	r8, r6
 80060d4:	e562      	b.n	8005b9c <_dtoa_r+0x528>
 80060d6:	f10c 3bff 	add.w	fp, ip, #4294967295
 80060da:	f24a 1178 	movw	r1, #41336	; 0xa178
 80060de:	f6c0 0100 	movt	r1, #2048	; 0x800
 80060e2:	9808      	ldr	r0, [sp, #32]
 80060e4:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80060e8:	4642      	mov	r2, r8
 80060ea:	464b      	mov	r3, r9
 80060ec:	f100 0a01 	add.w	sl, r0, #1
 80060f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80060f4:	f8cd c008 	str.w	ip, [sp, #8]
 80060f8:	f003 f9bc 	bl	8009474 <__aeabi_dmul>
 80060fc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006100:	4639      	mov	r1, r7
 8006102:	4630      	mov	r0, r6
 8006104:	f003 fc50 	bl	80099a8 <__aeabi_d2iz>
 8006108:	4605      	mov	r5, r0
 800610a:	f003 f94d 	bl	80093a8 <__aeabi_i2d>
 800610e:	3530      	adds	r5, #48	; 0x30
 8006110:	4602      	mov	r2, r0
 8006112:	460b      	mov	r3, r1
 8006114:	4630      	mov	r0, r6
 8006116:	4639      	mov	r1, r7
 8006118:	f002 fff8 	bl	800910c <__aeabi_dsub>
 800611c:	460f      	mov	r7, r1
 800611e:	9908      	ldr	r1, [sp, #32]
 8006120:	4606      	mov	r6, r0
 8006122:	700d      	strb	r5, [r1, #0]
 8006124:	f8dd c008 	ldr.w	ip, [sp, #8]
 8006128:	f1bc 0f01 	cmp.w	ip, #1
 800612c:	d022      	beq.n	8006174 <_dtoa_r+0xb00>
 800612e:	9a08      	ldr	r2, [sp, #32]
 8006130:	4630      	mov	r0, r6
 8006132:	4639      	mov	r1, r7
 8006134:	f102 39ff 	add.w	r9, r2, #4294967295
 8006138:	4615      	mov	r5, r2
 800613a:	44e1      	add	r9, ip
 800613c:	2300      	movs	r3, #0
 800613e:	2200      	movs	r2, #0
 8006140:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8006144:	f003 f996 	bl	8009474 <__aeabi_dmul>
 8006148:	460f      	mov	r7, r1
 800614a:	4606      	mov	r6, r0
 800614c:	f003 fc2c 	bl	80099a8 <__aeabi_d2iz>
 8006150:	4680      	mov	r8, r0
 8006152:	f003 f929 	bl	80093a8 <__aeabi_i2d>
 8006156:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800615a:	4602      	mov	r2, r0
 800615c:	460b      	mov	r3, r1
 800615e:	4630      	mov	r0, r6
 8006160:	4639      	mov	r1, r7
 8006162:	f002 ffd3 	bl	800910c <__aeabi_dsub>
 8006166:	f805 8f01 	strb.w	r8, [r5, #1]!
 800616a:	454d      	cmp	r5, r9
 800616c:	d1e6      	bne.n	800613c <_dtoa_r+0xac8>
 800616e:	4606      	mov	r6, r0
 8006170:	460f      	mov	r7, r1
 8006172:	44da      	add	sl, fp
 8006174:	2300      	movs	r3, #0
 8006176:	2200      	movs	r2, #0
 8006178:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800617c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006180:	f002 ffc6 	bl	8009110 <__adddf3>
 8006184:	4632      	mov	r2, r6
 8006186:	463b      	mov	r3, r7
 8006188:	f003 fbe6 	bl	8009958 <__aeabi_dcmplt>
 800618c:	2800      	cmp	r0, #0
 800618e:	f000 8154 	beq.w	800643a <_dtoa_r+0xdc6>
 8006192:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006196:	4652      	mov	r2, sl
 8006198:	f81a 8c01 	ldrb.w	r8, [sl, #-1]
 800619c:	f8cd a020 	str.w	sl, [sp, #32]
 80061a0:	e459      	b.n	8005a56 <_dtoa_r+0x3e2>
 80061a2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80061a4:	4631      	mov	r1, r6
 80061a6:	f001 f871 	bl	800728c <__mcmp>
 80061aa:	2800      	cmp	r0, #0
 80061ac:	f6bf acd8 	bge.w	8005b60 <_dtoa_r+0x4ec>
 80061b0:	f8dd e010 	ldr.w	lr, [sp, #16]
 80061b4:	4620      	mov	r0, r4
 80061b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80061b8:	220a      	movs	r2, #10
 80061ba:	2300      	movs	r3, #0
 80061bc:	f10e 3eff 	add.w	lr, lr, #4294967295
 80061c0:	f8cd e010 	str.w	lr, [sp, #16]
 80061c4:	f000 fe24 	bl	8006e10 <__multadd>
 80061c8:	900b      	str	r0, [sp, #44]	; 0x2c
 80061ca:	980d      	ldr	r0, [sp, #52]	; 0x34
 80061cc:	2800      	cmp	r0, #0
 80061ce:	d141      	bne.n	8006254 <_dtoa_r+0xbe0>
 80061d0:	9914      	ldr	r1, [sp, #80]	; 0x50
 80061d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80061d4:	2900      	cmp	r1, #0
 80061d6:	dc03      	bgt.n	80061e0 <_dtoa_r+0xb6c>
 80061d8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80061da:	2a02      	cmp	r2, #2
 80061dc:	f300 8207 	bgt.w	80065ee <_dtoa_r+0xf7a>
 80061e0:	9309      	str	r3, [sp, #36]	; 0x24
 80061e2:	e6e7      	b.n	8005fb4 <_dtoa_r+0x940>
 80061e4:	6933      	ldr	r3, [r6, #16]
 80061e6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80061ea:	6918      	ldr	r0, [r3, #16]
 80061ec:	f000 fea2 	bl	8006f34 <__hi0bits>
 80061f0:	f1c0 0020 	rsb	r0, r0, #32
 80061f4:	e48b      	b.n	8005b0e <_dtoa_r+0x49a>
 80061f6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80061f8:	2e00      	cmp	r6, #0
 80061fa:	f040 818b 	bne.w	8006514 <_dtoa_r+0xea0>
 80061fe:	2300      	movs	r3, #0
 8006200:	2200      	movs	r2, #0
 8006202:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8006206:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800620a:	f003 f933 	bl	8009474 <__aeabi_dmul>
 800620e:	4652      	mov	r2, sl
 8006210:	465b      	mov	r3, fp
 8006212:	f003 fbb5 	bl	8009980 <__aeabi_dcmpge>
 8006216:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006218:	46b0      	mov	r8, r6
 800621a:	2800      	cmp	r0, #0
 800621c:	f47f aebf 	bne.w	8005f9e <_dtoa_r+0x92a>
 8006220:	e4bc      	b.n	8005b9c <_dtoa_r+0x528>
 8006222:	f1ba 0f00 	cmp.w	sl, #0
 8006226:	f47f ac6c 	bne.w	8005b02 <_dtoa_r+0x48e>
 800622a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800622e:	4657      	mov	r7, sl
 8006230:	2b00      	cmp	r3, #0
 8006232:	f47f ac67 	bne.w	8005b04 <_dtoa_r+0x490>
 8006236:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800623a:	0d3f      	lsrs	r7, r7, #20
 800623c:	053f      	lsls	r7, r7, #20
 800623e:	2f00      	cmp	r7, #0
 8006240:	f43f ac60 	beq.w	8005b04 <_dtoa_r+0x490>
 8006244:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006246:	2701      	movs	r7, #1
 8006248:	9b06      	ldr	r3, [sp, #24]
 800624a:	3201      	adds	r2, #1
 800624c:	920a      	str	r2, [sp, #40]	; 0x28
 800624e:	3301      	adds	r3, #1
 8006250:	9306      	str	r3, [sp, #24]
 8006252:	e457      	b.n	8005b04 <_dtoa_r+0x490>
 8006254:	2300      	movs	r3, #0
 8006256:	4641      	mov	r1, r8
 8006258:	220a      	movs	r2, #10
 800625a:	4620      	mov	r0, r4
 800625c:	f000 fdd8 	bl	8006e10 <__multadd>
 8006260:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006262:	9924      	ldr	r1, [sp, #144]	; 0x90
 8006264:	2a00      	cmp	r2, #0
 8006266:	bfcc      	ite	gt
 8006268:	2300      	movgt	r3, #0
 800626a:	2301      	movle	r3, #1
 800626c:	2902      	cmp	r1, #2
 800626e:	bfd8      	it	le
 8006270:	2300      	movle	r3, #0
 8006272:	4680      	mov	r8, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	f040 81b6 	bne.w	80065e6 <_dtoa_r+0xf72>
 800627a:	9209      	str	r2, [sp, #36]	; 0x24
 800627c:	2d00      	cmp	r5, #0
 800627e:	dd05      	ble.n	800628c <_dtoa_r+0xc18>
 8006280:	4641      	mov	r1, r8
 8006282:	462a      	mov	r2, r5
 8006284:	4620      	mov	r0, r4
 8006286:	f000 ffa5 	bl	80071d4 <__lshift>
 800628a:	4680      	mov	r8, r0
 800628c:	46c4      	mov	ip, r8
 800628e:	2f00      	cmp	r7, #0
 8006290:	f040 8153 	bne.w	800653a <_dtoa_r+0xec6>
 8006294:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006296:	f00a 0301 	and.w	r3, sl, #1
 800629a:	9a08      	ldr	r2, [sp, #32]
 800629c:	4637      	mov	r7, r6
 800629e:	9808      	ldr	r0, [sp, #32]
 80062a0:	46e1      	mov	r9, ip
 80062a2:	440a      	add	r2, r1
 80062a4:	9309      	str	r3, [sp, #36]	; 0x24
 80062a6:	920a      	str	r2, [sp, #40]	; 0x28
 80062a8:	1c45      	adds	r5, r0, #1
 80062aa:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80062ac:	e00a      	b.n	80062c4 <_dtoa_r+0xc50>
 80062ae:	f000 fdaf 	bl	8006e10 <__multadd>
 80062b2:	4649      	mov	r1, r9
 80062b4:	220a      	movs	r2, #10
 80062b6:	2300      	movs	r3, #0
 80062b8:	4680      	mov	r8, r0
 80062ba:	4620      	mov	r0, r4
 80062bc:	f000 fda8 	bl	8006e10 <__multadd>
 80062c0:	4681      	mov	r9, r0
 80062c2:	3501      	adds	r5, #1
 80062c4:	4639      	mov	r1, r7
 80062c6:	4630      	mov	r0, r6
 80062c8:	f7ff f92e 	bl	8005528 <quorem>
 80062cc:	4641      	mov	r1, r8
 80062ce:	4682      	mov	sl, r0
 80062d0:	4630      	mov	r0, r6
 80062d2:	f000 ffdb 	bl	800728c <__mcmp>
 80062d6:	464a      	mov	r2, r9
 80062d8:	4639      	mov	r1, r7
 80062da:	4683      	mov	fp, r0
 80062dc:	4620      	mov	r0, r4
 80062de:	f000 fff7 	bl	80072d0 <__mdiff>
 80062e2:	f10a 0230 	add.w	r2, sl, #48	; 0x30
 80062e6:	9205      	str	r2, [sp, #20]
 80062e8:	f105 3eff 	add.w	lr, r5, #4294967295
 80062ec:	f8cd e018 	str.w	lr, [sp, #24]
 80062f0:	68c2      	ldr	r2, [r0, #12]
 80062f2:	4603      	mov	r3, r0
 80062f4:	2a00      	cmp	r2, #0
 80062f6:	d13e      	bne.n	8006376 <_dtoa_r+0xd02>
 80062f8:	4619      	mov	r1, r3
 80062fa:	4630      	mov	r0, r6
 80062fc:	9302      	str	r3, [sp, #8]
 80062fe:	f000 ffc5 	bl	800728c <__mcmp>
 8006302:	9b02      	ldr	r3, [sp, #8]
 8006304:	4602      	mov	r2, r0
 8006306:	4620      	mov	r0, r4
 8006308:	4619      	mov	r1, r3
 800630a:	9202      	str	r2, [sp, #8]
 800630c:	f000 fd64 	bl	8006dd8 <_Bfree>
 8006310:	9a02      	ldr	r2, [sp, #8]
 8006312:	9824      	ldr	r0, [sp, #144]	; 0x90
 8006314:	4310      	orrs	r0, r2
 8006316:	d103      	bne.n	8006320 <_dtoa_r+0xcac>
 8006318:	9909      	ldr	r1, [sp, #36]	; 0x24
 800631a:	2900      	cmp	r1, #0
 800631c:	f000 814a 	beq.w	80065b4 <_dtoa_r+0xf40>
 8006320:	f1bb 0f00 	cmp.w	fp, #0
 8006324:	f2c0 80c3 	blt.w	80064ae <_dtoa_r+0xe3a>
 8006328:	9924      	ldr	r1, [sp, #144]	; 0x90
 800632a:	ea5b 0101 	orrs.w	r1, fp, r1
 800632e:	d103      	bne.n	8006338 <_dtoa_r+0xcc4>
 8006330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006332:	2b00      	cmp	r3, #0
 8006334:	f000 80bb 	beq.w	80064ae <_dtoa_r+0xe3a>
 8006338:	2a00      	cmp	r2, #0
 800633a:	f300 811b 	bgt.w	8006574 <_dtoa_r+0xf00>
 800633e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006340:	46ab      	mov	fp, r5
 8006342:	9a05      	ldr	r2, [sp, #20]
 8006344:	429d      	cmp	r5, r3
 8006346:	f805 2c01 	strb.w	r2, [r5, #-1]
 800634a:	f000 8124 	beq.w	8006596 <_dtoa_r+0xf22>
 800634e:	4631      	mov	r1, r6
 8006350:	220a      	movs	r2, #10
 8006352:	2300      	movs	r3, #0
 8006354:	4620      	mov	r0, r4
 8006356:	f000 fd5b 	bl	8006e10 <__multadd>
 800635a:	45c8      	cmp	r8, r9
 800635c:	4641      	mov	r1, r8
 800635e:	f04f 020a 	mov.w	r2, #10
 8006362:	f04f 0300 	mov.w	r3, #0
 8006366:	4606      	mov	r6, r0
 8006368:	4620      	mov	r0, r4
 800636a:	d1a0      	bne.n	80062ae <_dtoa_r+0xc3a>
 800636c:	f000 fd50 	bl	8006e10 <__multadd>
 8006370:	4680      	mov	r8, r0
 8006372:	4681      	mov	r9, r0
 8006374:	e7a5      	b.n	80062c2 <_dtoa_r+0xc4e>
 8006376:	2201      	movs	r2, #1
 8006378:	e7c5      	b.n	8006306 <_dtoa_r+0xc92>
 800637a:	2601      	movs	r6, #1
 800637c:	960d      	str	r6, [sp, #52]	; 0x34
 800637e:	e49a      	b.n	8005cb6 <_dtoa_r+0x642>
 8006380:	2e0e      	cmp	r6, #14
 8006382:	bf8c      	ite	hi
 8006384:	2200      	movhi	r2, #0
 8006386:	2201      	movls	r2, #1
 8006388:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800638a:	2300      	movs	r3, #0
 800638c:	4015      	ands	r5, r2
 800638e:	4619      	mov	r1, r3
 8006390:	6073      	str	r3, [r6, #4]
 8006392:	e4b3      	b.n	8005cfc <_dtoa_r+0x688>
 8006394:	2201      	movs	r2, #1
 8006396:	9225      	str	r2, [sp, #148]	; 0x94
 8006398:	9214      	str	r2, [sp, #80]	; 0x50
 800639a:	9209      	str	r2, [sp, #36]	; 0x24
 800639c:	e7f4      	b.n	8006388 <_dtoa_r+0xd14>
 800639e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063a0:	4620      	mov	r0, r4
 80063a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80063a4:	f000 feba 	bl	800711c <__pow5mult>
 80063a8:	900b      	str	r0, [sp, #44]	; 0x2c
 80063aa:	f7ff bb98 	b.w	8005ade <_dtoa_r+0x46a>
 80063ae:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80063b2:	9508      	str	r5, [sp, #32]
 80063b4:	e40e      	b.n	8005bd4 <_dtoa_r+0x560>
 80063b6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80063ba:	f04f 0802 	mov.w	r8, #2
 80063be:	e4e8      	b.n	8005d92 <_dtoa_r+0x71e>
 80063c0:	9e16      	ldr	r6, [sp, #88]	; 0x58
 80063c2:	2130      	movs	r1, #48	; 0x30
 80063c4:	9208      	str	r2, [sp, #32]
 80063c6:	2231      	movs	r2, #49	; 0x31
 80063c8:	3601      	adds	r6, #1
 80063ca:	f889 1000 	strb.w	r1, [r9]
 80063ce:	9604      	str	r6, [sp, #16]
 80063d0:	701a      	strb	r2, [r3, #0]
 80063d2:	f7ff bbff 	b.w	8005bd4 <_dtoa_r+0x560>
 80063d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80063d8:	2900      	cmp	r1, #0
 80063da:	f43f adb4 	beq.w	8005f46 <_dtoa_r+0x8d2>
 80063de:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80063e0:	2a00      	cmp	r2, #0
 80063e2:	f77f ae43 	ble.w	800606c <_dtoa_r+0x9f8>
 80063e6:	2300      	movs	r3, #0
 80063e8:	2200      	movs	r2, #0
 80063ea:	4630      	mov	r0, r6
 80063ec:	4639      	mov	r1, r7
 80063ee:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80063f2:	f003 f83f 	bl	8009474 <__aeabi_dmul>
 80063f6:	9b04      	ldr	r3, [sp, #16]
 80063f8:	3b01      	subs	r3, #1
 80063fa:	9316      	str	r3, [sp, #88]	; 0x58
 80063fc:	4606      	mov	r6, r0
 80063fe:	f108 0001 	add.w	r0, r8, #1
 8006402:	460f      	mov	r7, r1
 8006404:	f002 ffd0 	bl	80093a8 <__aeabi_i2d>
 8006408:	4602      	mov	r2, r0
 800640a:	460b      	mov	r3, r1
 800640c:	4630      	mov	r0, r6
 800640e:	4639      	mov	r1, r7
 8006410:	f003 f830 	bl	8009474 <__aeabi_dmul>
 8006414:	2300      	movs	r3, #0
 8006416:	2200      	movs	r2, #0
 8006418:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800641c:	f002 fe78 	bl	8009110 <__adddf3>
 8006420:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
 8006424:	4680      	mov	r8, r0
 8006426:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800642a:	e4d7      	b.n	8005ddc <_dtoa_r+0x768>
 800642c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800642e:	4620      	mov	r0, r4
 8006430:	f000 fe74 	bl	800711c <__pow5mult>
 8006434:	900b      	str	r0, [sp, #44]	; 0x2c
 8006436:	f7ff bb52 	b.w	8005ade <_dtoa_r+0x46a>
 800643a:	2100      	movs	r1, #0
 800643c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006440:	2000      	movs	r0, #0
 8006442:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8006446:	f002 fe61 	bl	800910c <__aeabi_dsub>
 800644a:	4632      	mov	r2, r6
 800644c:	463b      	mov	r3, r7
 800644e:	f003 faa1 	bl	8009994 <__aeabi_dcmpgt>
 8006452:	2800      	cmp	r0, #0
 8006454:	f43f ae0a 	beq.w	800606c <_dtoa_r+0x9f8>
 8006458:	4653      	mov	r3, sl
 800645a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800645e:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8006462:	2a30      	cmp	r2, #48	; 0x30
 8006464:	d0f8      	beq.n	8006458 <_dtoa_r+0xde4>
 8006466:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8006468:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800646c:	9308      	str	r3, [sp, #32]
 800646e:	9604      	str	r6, [sp, #16]
 8006470:	f7ff bbb0 	b.w	8005bd4 <_dtoa_r+0x560>
 8006474:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006478:	2331      	movs	r3, #49	; 0x31
 800647a:	9904      	ldr	r1, [sp, #16]
 800647c:	f8cd b020 	str.w	fp, [sp, #32]
 8006480:	3101      	adds	r1, #1
 8006482:	f889 3000 	strb.w	r3, [r9]
 8006486:	9104      	str	r1, [sp, #16]
 8006488:	f7ff bb94 	b.w	8005bb4 <_dtoa_r+0x540>
 800648c:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800648e:	2e00      	cmp	r6, #0
 8006490:	d069      	beq.n	8006566 <_dtoa_r+0xef2>
 8006492:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006496:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006498:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800649a:	f7ff bbfc 	b.w	8005c96 <_dtoa_r+0x622>
 800649e:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80064a0:	464d      	mov	r5, r9
 80064a2:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064a6:	462a      	mov	r2, r5
 80064a8:	9508      	str	r5, [sp, #32]
 80064aa:	f7ff bad4 	b.w	8005a56 <_dtoa_r+0x3e2>
 80064ae:	2a00      	cmp	r2, #0
 80064b0:	960b      	str	r6, [sp, #44]	; 0x2c
 80064b2:	46cc      	mov	ip, r9
 80064b4:	463e      	mov	r6, r7
 80064b6:	9f05      	ldr	r7, [sp, #20]
 80064b8:	dd12      	ble.n	80064e0 <_dtoa_r+0xe6c>
 80064ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80064bc:	2201      	movs	r2, #1
 80064be:	4620      	mov	r0, r4
 80064c0:	f8cd 9008 	str.w	r9, [sp, #8]
 80064c4:	f000 fe86 	bl	80071d4 <__lshift>
 80064c8:	4631      	mov	r1, r6
 80064ca:	900b      	str	r0, [sp, #44]	; 0x2c
 80064cc:	f000 fede 	bl	800728c <__mcmp>
 80064d0:	f8dd c008 	ldr.w	ip, [sp, #8]
 80064d4:	2800      	cmp	r0, #0
 80064d6:	dd77      	ble.n	80065c8 <_dtoa_r+0xf54>
 80064d8:	2f39      	cmp	r7, #57	; 0x39
 80064da:	d062      	beq.n	80065a2 <_dtoa_r+0xf2e>
 80064dc:	f10a 0731 	add.w	r7, sl, #49	; 0x31
 80064e0:	9b06      	ldr	r3, [sp, #24]
 80064e2:	4645      	mov	r5, r8
 80064e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064e8:	46e0      	mov	r8, ip
 80064ea:	1c58      	adds	r0, r3, #1
 80064ec:	701f      	strb	r7, [r3, #0]
 80064ee:	9008      	str	r0, [sp, #32]
 80064f0:	f7ff bb60 	b.w	8005bb4 <_dtoa_r+0x540>
 80064f4:	d102      	bne.n	80064fc <_dtoa_r+0xe88>
 80064f6:	07fb      	lsls	r3, r7, #31
 80064f8:	f53f ad8d 	bmi.w	8006016 <_dtoa_r+0x9a2>
 80064fc:	465b      	mov	r3, fp
 80064fe:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006502:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8006506:	2a30      	cmp	r2, #48	; 0x30
 8006508:	d0f8      	beq.n	80064fc <_dtoa_r+0xe88>
 800650a:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800650e:	9308      	str	r3, [sp, #32]
 8006510:	f7ff bb50 	b.w	8005bb4 <_dtoa_r+0x540>
 8006514:	2600      	movs	r6, #0
 8006516:	e541      	b.n	8005f9c <_dtoa_r+0x928>
 8006518:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800651c:	4632      	mov	r2, r6
 800651e:	463b      	mov	r3, r7
 8006520:	f003 fa10 	bl	8009944 <__aeabi_dcmpeq>
 8006524:	2800      	cmp	r0, #0
 8006526:	f43f af42 	beq.w	80063ae <_dtoa_r+0xd3a>
 800652a:	f018 0f01 	tst.w	r8, #1
 800652e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006532:	f43f af3e 	beq.w	80063b2 <_dtoa_r+0xd3e>
 8006536:	f7ff ba81 	b.w	8005a3c <_dtoa_r+0x3c8>
 800653a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800653e:	4620      	mov	r0, r4
 8006540:	f000 fc14 	bl	8006d6c <_Balloc>
 8006544:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006548:	f108 010c 	add.w	r1, r8, #12
 800654c:	1c9a      	adds	r2, r3, #2
 800654e:	0092      	lsls	r2, r2, #2
 8006550:	4605      	mov	r5, r0
 8006552:	300c      	adds	r0, #12
 8006554:	f000 fbb2 	bl	8006cbc <memcpy>
 8006558:	4620      	mov	r0, r4
 800655a:	4629      	mov	r1, r5
 800655c:	2201      	movs	r2, #1
 800655e:	f000 fe39 	bl	80071d4 <__lshift>
 8006562:	4684      	mov	ip, r0
 8006564:	e696      	b.n	8006294 <_dtoa_r+0xc20>
 8006566:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006568:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800656a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800656c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006570:	f7ff bb91 	b.w	8005c96 <_dtoa_r+0x622>
 8006574:	960b      	str	r6, [sp, #44]	; 0x2c
 8006576:	463e      	mov	r6, r7
 8006578:	9f05      	ldr	r7, [sp, #20]
 800657a:	46cc      	mov	ip, r9
 800657c:	2f39      	cmp	r7, #57	; 0x39
 800657e:	d010      	beq.n	80065a2 <_dtoa_r+0xf2e>
 8006580:	9b06      	ldr	r3, [sp, #24]
 8006582:	3701      	adds	r7, #1
 8006584:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006588:	4645      	mov	r5, r8
 800658a:	1c58      	adds	r0, r3, #1
 800658c:	46e0      	mov	r8, ip
 800658e:	701f      	strb	r7, [r3, #0]
 8006590:	9008      	str	r0, [sp, #32]
 8006592:	f7ff bb0f 	b.w	8005bb4 <_dtoa_r+0x540>
 8006596:	960b      	str	r6, [sp, #44]	; 0x2c
 8006598:	4645      	mov	r5, r8
 800659a:	463e      	mov	r6, r7
 800659c:	46c8      	mov	r8, r9
 800659e:	9f05      	ldr	r7, [sp, #20]
 80065a0:	e52d      	b.n	8005ffe <_dtoa_r+0x98a>
 80065a2:	9b06      	ldr	r3, [sp, #24]
 80065a4:	2239      	movs	r2, #57	; 0x39
 80065a6:	4645      	mov	r5, r8
 80065a8:	9908      	ldr	r1, [sp, #32]
 80065aa:	46e0      	mov	r8, ip
 80065ac:	f103 0b01 	add.w	fp, r3, #1
 80065b0:	701a      	strb	r2, [r3, #0]
 80065b2:	e53a      	b.n	800602a <_dtoa_r+0x9b6>
 80065b4:	960b      	str	r6, [sp, #44]	; 0x2c
 80065b6:	463e      	mov	r6, r7
 80065b8:	9f05      	ldr	r7, [sp, #20]
 80065ba:	46cc      	mov	ip, r9
 80065bc:	2f39      	cmp	r7, #57	; 0x39
 80065be:	d0f0      	beq.n	80065a2 <_dtoa_r+0xf2e>
 80065c0:	f1bb 0f00 	cmp.w	fp, #0
 80065c4:	dc8a      	bgt.n	80064dc <_dtoa_r+0xe68>
 80065c6:	e78b      	b.n	80064e0 <_dtoa_r+0xe6c>
 80065c8:	d18a      	bne.n	80064e0 <_dtoa_r+0xe6c>
 80065ca:	07fa      	lsls	r2, r7, #31
 80065cc:	d588      	bpl.n	80064e0 <_dtoa_r+0xe6c>
 80065ce:	e783      	b.n	80064d8 <_dtoa_r+0xe64>
 80065d0:	f04f 0802 	mov.w	r8, #2
 80065d4:	f7ff bbdd 	b.w	8005d92 <_dtoa_r+0x71e>
 80065d8:	9e16      	ldr	r6, [sp, #88]	; 0x58
 80065da:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80065de:	9508      	str	r5, [sp, #32]
 80065e0:	9604      	str	r6, [sp, #16]
 80065e2:	f7ff baf7 	b.w	8005bd4 <_dtoa_r+0x560>
 80065e6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80065e8:	9209      	str	r2, [sp, #36]	; 0x24
 80065ea:	f7ff bac5 	b.w	8005b78 <_dtoa_r+0x504>
 80065ee:	9309      	str	r3, [sp, #36]	; 0x24
 80065f0:	f7ff bac2 	b.w	8005b78 <_dtoa_r+0x504>
 80065f4:	f43f aa9f 	beq.w	8005b36 <_dtoa_r+0x4c2>
 80065f8:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 80065fc:	e521      	b.n	8006042 <_dtoa_r+0x9ce>
 80065fe:	bf00      	nop

08006600 <_setlocale_r>:
 8006600:	b510      	push	{r4, lr}
 8006602:	4614      	mov	r4, r2
 8006604:	b13a      	cbz	r2, 8006616 <_setlocale_r+0x16>
 8006606:	f24a 5190 	movw	r1, #42384	; 0xa590
 800660a:	4610      	mov	r0, r2
 800660c:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006610:	f001 f884 	bl	800771c <strcmp>
 8006614:	b920      	cbnz	r0, 8006620 <_setlocale_r+0x20>
 8006616:	f24a 5038 	movw	r0, #42296	; 0xa538
 800661a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800661e:	bd10      	pop	{r4, pc}
 8006620:	f24a 5138 	movw	r1, #42296	; 0xa538
 8006624:	4620      	mov	r0, r4
 8006626:	f6c0 0100 	movt	r1, #2048	; 0x800
 800662a:	f001 f877 	bl	800771c <strcmp>
 800662e:	2800      	cmp	r0, #0
 8006630:	d0f1      	beq.n	8006616 <_setlocale_r+0x16>
 8006632:	f24a 3130 	movw	r1, #41776	; 0xa330
 8006636:	4620      	mov	r0, r4
 8006638:	f6c0 0100 	movt	r1, #2048	; 0x800
 800663c:	f001 f86e 	bl	800771c <strcmp>
 8006640:	f24a 5338 	movw	r3, #42296	; 0xa538
 8006644:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006648:	2800      	cmp	r0, #0
 800664a:	bf0c      	ite	eq
 800664c:	4618      	moveq	r0, r3
 800664e:	2000      	movne	r0, #0
 8006650:	bd10      	pop	{r4, pc}
 8006652:	bf00      	nop

08006654 <__locale_charset>:
 8006654:	f240 00f4 	movw	r0, #244	; 0xf4
 8006658:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800665c:	4770      	bx	lr
 800665e:	bf00      	nop

08006660 <__locale_mb_cur_max>:
 8006660:	f240 03f4 	movw	r3, #244	; 0xf4
 8006664:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006668:	6a18      	ldr	r0, [r3, #32]
 800666a:	4770      	bx	lr

0800666c <__locale_msgcharset>:
 800666c:	4800      	ldr	r0, [pc, #0]	; (8006670 <__locale_msgcharset+0x4>)
 800666e:	4770      	bx	lr
 8006670:	20000118 	andcs	r0, r0, r8, lsl r1

08006674 <__locale_cjk_lang>:
 8006674:	2000      	movs	r0, #0
 8006676:	4770      	bx	lr

08006678 <_localeconv_r>:
 8006678:	4800      	ldr	r0, [pc, #0]	; (800667c <_localeconv_r+0x4>)
 800667a:	4770      	bx	lr
 800667c:	20000138 	andcs	r0, r0, r8, lsr r1

08006680 <setlocale>:
 8006680:	f240 0300 	movw	r3, #0
 8006684:	460a      	mov	r2, r1
 8006686:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800668a:	4601      	mov	r1, r0
 800668c:	6818      	ldr	r0, [r3, #0]
 800668e:	f7ff bfb7 	b.w	8006600 <_setlocale_r>
 8006692:	bf00      	nop

08006694 <localeconv>:
 8006694:	4800      	ldr	r0, [pc, #0]	; (8006698 <localeconv+0x4>)
 8006696:	4770      	bx	lr
 8006698:	20000138 	andcs	r0, r0, r8, lsr r1

0800669c <malloc>:
 800669c:	f240 0300 	movw	r3, #0
 80066a0:	4601      	mov	r1, r0
 80066a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80066a6:	6818      	ldr	r0, [r3, #0]
 80066a8:	f000 b808 	b.w	80066bc <_malloc_r>

080066ac <free>:
 80066ac:	f240 0300 	movw	r3, #0
 80066b0:	4601      	mov	r1, r0
 80066b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80066b6:	6818      	ldr	r0, [r3, #0]
 80066b8:	f001 bff2 	b.w	80086a0 <_free_r>

080066bc <_malloc_r>:
 80066bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c0:	f101 040b 	add.w	r4, r1, #11
 80066c4:	2c16      	cmp	r4, #22
 80066c6:	b083      	sub	sp, #12
 80066c8:	bf8e      	itee	hi
 80066ca:	f024 0407 	bichi.w	r4, r4, #7
 80066ce:	2300      	movls	r3, #0
 80066d0:	2410      	movls	r4, #16
 80066d2:	4607      	mov	r7, r0
 80066d4:	bf88      	it	hi
 80066d6:	0fe3      	lsrhi	r3, r4, #31
 80066d8:	428c      	cmp	r4, r1
 80066da:	bf2c      	ite	cs
 80066dc:	4619      	movcs	r1, r3
 80066de:	f043 0101 	orrcc.w	r1, r3, #1
 80066e2:	2900      	cmp	r1, #0
 80066e4:	f040 80ba 	bne.w	800685c <_malloc_r+0x1a0>
 80066e8:	f000 fb3c 	bl	8006d64 <__malloc_lock>
 80066ec:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80066f0:	d220      	bcs.n	8006734 <_malloc_r+0x78>
 80066f2:	f240 1670 	movw	r6, #368	; 0x170
 80066f6:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 80066fa:	f2c2 0600 	movt	r6, #8192	; 0x2000
 80066fe:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
 8006702:	68d3      	ldr	r3, [r2, #12]
 8006704:	4293      	cmp	r3, r2
 8006706:	f000 81f7 	beq.w	8006af8 <_malloc_r+0x43c>
 800670a:	6859      	ldr	r1, [r3, #4]
 800670c:	f103 0808 	add.w	r8, r3, #8
 8006710:	68da      	ldr	r2, [r3, #12]
 8006712:	4638      	mov	r0, r7
 8006714:	f021 0403 	bic.w	r4, r1, #3
 8006718:	6899      	ldr	r1, [r3, #8]
 800671a:	4423      	add	r3, r4
 800671c:	685c      	ldr	r4, [r3, #4]
 800671e:	60ca      	str	r2, [r1, #12]
 8006720:	f044 0401 	orr.w	r4, r4, #1
 8006724:	6091      	str	r1, [r2, #8]
 8006726:	605c      	str	r4, [r3, #4]
 8006728:	f000 fb1e 	bl	8006d68 <__malloc_unlock>
 800672c:	4640      	mov	r0, r8
 800672e:	b003      	add	sp, #12
 8006730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006734:	ea5f 2c54 	movs.w	ip, r4, lsr #9
 8006738:	bf04      	itt	eq
 800673a:	257e      	moveq	r5, #126	; 0x7e
 800673c:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
 8006740:	f040 8094 	bne.w	800686c <_malloc_r+0x1b0>
 8006744:	f240 1670 	movw	r6, #368	; 0x170
 8006748:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800674c:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8006750:	68eb      	ldr	r3, [r5, #12]
 8006752:	429d      	cmp	r5, r3
 8006754:	d106      	bne.n	8006764 <_malloc_r+0xa8>
 8006756:	e00d      	b.n	8006774 <_malloc_r+0xb8>
 8006758:	2a00      	cmp	r2, #0
 800675a:	f280 8164 	bge.w	8006a26 <_malloc_r+0x36a>
 800675e:	68db      	ldr	r3, [r3, #12]
 8006760:	429d      	cmp	r5, r3
 8006762:	d007      	beq.n	8006774 <_malloc_r+0xb8>
 8006764:	6859      	ldr	r1, [r3, #4]
 8006766:	f021 0103 	bic.w	r1, r1, #3
 800676a:	1b0a      	subs	r2, r1, r4
 800676c:	2a0f      	cmp	r2, #15
 800676e:	ddf3      	ble.n	8006758 <_malloc_r+0x9c>
 8006770:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006774:	f10c 0c01 	add.w	ip, ip, #1
 8006778:	f240 1270 	movw	r2, #368	; 0x170
 800677c:	6933      	ldr	r3, [r6, #16]
 800677e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006782:	f102 0e08 	add.w	lr, r2, #8
 8006786:	4573      	cmp	r3, lr
 8006788:	bf08      	it	eq
 800678a:	6851      	ldreq	r1, [r2, #4]
 800678c:	d023      	beq.n	80067d6 <_malloc_r+0x11a>
 800678e:	6858      	ldr	r0, [r3, #4]
 8006790:	f020 0003 	bic.w	r0, r0, #3
 8006794:	1b01      	subs	r1, r0, r4
 8006796:	290f      	cmp	r1, #15
 8006798:	f300 8192 	bgt.w	8006ac0 <_malloc_r+0x404>
 800679c:	2900      	cmp	r1, #0
 800679e:	f8c2 e014 	str.w	lr, [r2, #20]
 80067a2:	f8c2 e010 	str.w	lr, [r2, #16]
 80067a6:	da6c      	bge.n	8006882 <_malloc_r+0x1c6>
 80067a8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80067ac:	f080 8161 	bcs.w	8006a72 <_malloc_r+0x3b6>
 80067b0:	08c0      	lsrs	r0, r0, #3
 80067b2:	f04f 0801 	mov.w	r8, #1
 80067b6:	6851      	ldr	r1, [r2, #4]
 80067b8:	eb02 05c0 	add.w	r5, r2, r0, lsl #3
 80067bc:	1080      	asrs	r0, r0, #2
 80067be:	fa08 f800 	lsl.w	r8, r8, r0
 80067c2:	ea48 0801 	orr.w	r8, r8, r1
 80067c6:	68a8      	ldr	r0, [r5, #8]
 80067c8:	4641      	mov	r1, r8
 80067ca:	60dd      	str	r5, [r3, #12]
 80067cc:	f8c2 8004 	str.w	r8, [r2, #4]
 80067d0:	6098      	str	r0, [r3, #8]
 80067d2:	60ab      	str	r3, [r5, #8]
 80067d4:	60c3      	str	r3, [r0, #12]
 80067d6:	2201      	movs	r2, #1
 80067d8:	ea4f 03ac 	mov.w	r3, ip, asr #2
 80067dc:	fa02 f303 	lsl.w	r3, r2, r3
 80067e0:	428b      	cmp	r3, r1
 80067e2:	d85c      	bhi.n	800689e <_malloc_r+0x1e2>
 80067e4:	4219      	tst	r1, r3
 80067e6:	d10b      	bne.n	8006800 <_malloc_r+0x144>
 80067e8:	4093      	lsls	r3, r2
 80067ea:	f02c 0c03 	bic.w	ip, ip, #3
 80067ee:	4219      	tst	r1, r3
 80067f0:	f10c 0c04 	add.w	ip, ip, #4
 80067f4:	d104      	bne.n	8006800 <_malloc_r+0x144>
 80067f6:	005b      	lsls	r3, r3, #1
 80067f8:	f10c 0c04 	add.w	ip, ip, #4
 80067fc:	4219      	tst	r1, r3
 80067fe:	d0fa      	beq.n	80067f6 <_malloc_r+0x13a>
 8006800:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
 8006804:	46e1      	mov	r9, ip
 8006806:	4640      	mov	r0, r8
 8006808:	68c2      	ldr	r2, [r0, #12]
 800680a:	4290      	cmp	r0, r2
 800680c:	d107      	bne.n	800681e <_malloc_r+0x162>
 800680e:	e16b      	b.n	8006ae8 <_malloc_r+0x42c>
 8006810:	2900      	cmp	r1, #0
 8006812:	f280 817b 	bge.w	8006b0c <_malloc_r+0x450>
 8006816:	68d2      	ldr	r2, [r2, #12]
 8006818:	4290      	cmp	r0, r2
 800681a:	f000 8165 	beq.w	8006ae8 <_malloc_r+0x42c>
 800681e:	6855      	ldr	r5, [r2, #4]
 8006820:	f025 0503 	bic.w	r5, r5, #3
 8006824:	1b29      	subs	r1, r5, r4
 8006826:	290f      	cmp	r1, #15
 8006828:	ddf2      	ble.n	8006810 <_malloc_r+0x154>
 800682a:	4690      	mov	r8, r2
 800682c:	68d5      	ldr	r5, [r2, #12]
 800682e:	4638      	mov	r0, r7
 8006830:	1913      	adds	r3, r2, r4
 8006832:	f858 7f08 	ldr.w	r7, [r8, #8]!
 8006836:	f044 0c01 	orr.w	ip, r4, #1
 800683a:	f041 0401 	orr.w	r4, r1, #1
 800683e:	f8c2 c004 	str.w	ip, [r2, #4]
 8006842:	60fd      	str	r5, [r7, #12]
 8006844:	60af      	str	r7, [r5, #8]
 8006846:	6173      	str	r3, [r6, #20]
 8006848:	6133      	str	r3, [r6, #16]
 800684a:	f8c3 e00c 	str.w	lr, [r3, #12]
 800684e:	f8c3 e008 	str.w	lr, [r3, #8]
 8006852:	605c      	str	r4, [r3, #4]
 8006854:	5059      	str	r1, [r3, r1]
 8006856:	f000 fa87 	bl	8006d68 <__malloc_unlock>
 800685a:	e767      	b.n	800672c <_malloc_r+0x70>
 800685c:	f04f 0800 	mov.w	r8, #0
 8006860:	230c      	movs	r3, #12
 8006862:	6003      	str	r3, [r0, #0]
 8006864:	4640      	mov	r0, r8
 8006866:	b003      	add	sp, #12
 8006868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800686c:	f1bc 0f04 	cmp.w	ip, #4
 8006870:	f200 80eb 	bhi.w	8006a4a <_malloc_r+0x38e>
 8006874:	ea4f 1c94 	mov.w	ip, r4, lsr #6
 8006878:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 800687c:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006880:	e760      	b.n	8006744 <_malloc_r+0x88>
 8006882:	181a      	adds	r2, r3, r0
 8006884:	f103 0808 	add.w	r8, r3, #8
 8006888:	4638      	mov	r0, r7
 800688a:	6853      	ldr	r3, [r2, #4]
 800688c:	f043 0301 	orr.w	r3, r3, #1
 8006890:	6053      	str	r3, [r2, #4]
 8006892:	f000 fa69 	bl	8006d68 <__malloc_unlock>
 8006896:	4640      	mov	r0, r8
 8006898:	b003      	add	sp, #12
 800689a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800689e:	68b5      	ldr	r5, [r6, #8]
 80068a0:	686b      	ldr	r3, [r5, #4]
 80068a2:	f023 0a03 	bic.w	sl, r3, #3
 80068a6:	4554      	cmp	r4, sl
 80068a8:	d804      	bhi.n	80068b4 <_malloc_r+0x1f8>
 80068aa:	ebc4 030a 	rsb	r3, r4, sl
 80068ae:	2b0f      	cmp	r3, #15
 80068b0:	f300 80a8 	bgt.w	8006a04 <_malloc_r+0x348>
 80068b4:	f240 59a4 	movw	r9, #1444	; 0x5a4
 80068b8:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 80068bc:	f2c2 0900 	movt	r9, #8192	; 0x2000
 80068c0:	4638      	mov	r0, r7
 80068c2:	3101      	adds	r1, #1
 80068c4:	eb05 020a 	add.w	r2, r5, sl
 80068c8:	f8d9 3000 	ldr.w	r3, [r9]
 80068cc:	9201      	str	r2, [sp, #4]
 80068ce:	4423      	add	r3, r4
 80068d0:	bf17      	itett	ne
 80068d2:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
 80068d6:	f103 0b10 	addeq.w	fp, r3, #16
 80068da:	330f      	addne	r3, #15
 80068dc:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
 80068e0:	bf18      	it	ne
 80068e2:	f023 0b0f 	bicne.w	fp, r3, #15
 80068e6:	4659      	mov	r1, fp
 80068e8:	f000 ff04 	bl	80076f4 <_sbrk_r>
 80068ec:	9a01      	ldr	r2, [sp, #4]
 80068ee:	f1b0 3fff 	cmp.w	r0, #4294967295
 80068f2:	4680      	mov	r8, r0
 80068f4:	f000 8120 	beq.w	8006b38 <_malloc_r+0x47c>
 80068f8:	4282      	cmp	r2, r0
 80068fa:	f200 811a 	bhi.w	8006b32 <_malloc_r+0x476>
 80068fe:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006902:	4542      	cmp	r2, r8
 8006904:	445b      	add	r3, fp
 8006906:	f8c9 3004 	str.w	r3, [r9, #4]
 800690a:	f000 8165 	beq.w	8006bd8 <_malloc_r+0x51c>
 800690e:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8006912:	f240 1070 	movw	r0, #368	; 0x170
 8006916:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800691a:	3101      	adds	r1, #1
 800691c:	bf17      	itett	ne
 800691e:	ebc2 0208 	rsbne	r2, r2, r8
 8006922:	f8c0 8408 	streq.w	r8, [r0, #1032]	; 0x408
 8006926:	189b      	addne	r3, r3, r2
 8006928:	f8c9 3004 	strne.w	r3, [r9, #4]
 800692c:	f018 0307 	ands.w	r3, r8, #7
 8006930:	4638      	mov	r0, r7
 8006932:	bf1f      	itttt	ne
 8006934:	f1c3 0208 	rsbne	r2, r3, #8
 8006938:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 800693c:	4490      	addne	r8, r2
 800693e:	f103 0208 	addne.w	r2, r3, #8
 8006942:	eb08 030b 	add.w	r3, r8, fp
 8006946:	bf08      	it	eq
 8006948:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 800694c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006950:	ebc3 0b02 	rsb	fp, r3, r2
 8006954:	4659      	mov	r1, fp
 8006956:	f000 fecd 	bl	80076f4 <_sbrk_r>
 800695a:	f240 52a4 	movw	r2, #1444	; 0x5a4
 800695e:	f8c6 8008 	str.w	r8, [r6, #8]
 8006962:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006966:	1c43      	adds	r3, r0, #1
 8006968:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800696c:	bf15      	itete	ne
 800696e:	ebc8 0100 	rsbne	r1, r8, r0
 8006972:	2101      	moveq	r1, #1
 8006974:	4459      	addne	r1, fp
 8006976:	f04f 0b00 	moveq.w	fp, #0
 800697a:	bf18      	it	ne
 800697c:	f041 0101 	orrne.w	r1, r1, #1
 8006980:	42b5      	cmp	r5, r6
 8006982:	445b      	add	r3, fp
 8006984:	f8c8 1004 	str.w	r1, [r8, #4]
 8006988:	f8c9 3004 	str.w	r3, [r9, #4]
 800698c:	d018      	beq.n	80069c0 <_malloc_r+0x304>
 800698e:	f1ba 0f0f 	cmp.w	sl, #15
 8006992:	f240 8100 	bls.w	8006b96 <_malloc_r+0x4da>
 8006996:	f1aa 000c 	sub.w	r0, sl, #12
 800699a:	6869      	ldr	r1, [r5, #4]
 800699c:	f020 0007 	bic.w	r0, r0, #7
 80069a0:	f04f 0c05 	mov.w	ip, #5
 80069a4:	eb05 0e00 	add.w	lr, r5, r0
 80069a8:	280f      	cmp	r0, #15
 80069aa:	f001 0101 	and.w	r1, r1, #1
 80069ae:	ea40 0101 	orr.w	r1, r0, r1
 80069b2:	6069      	str	r1, [r5, #4]
 80069b4:	f8ce c004 	str.w	ip, [lr, #4]
 80069b8:	f8ce c008 	str.w	ip, [lr, #8]
 80069bc:	f200 8118 	bhi.w	8006bf0 <_malloc_r+0x534>
 80069c0:	f240 52a4 	movw	r2, #1444	; 0x5a4
 80069c4:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 80069c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80069cc:	68b5      	ldr	r5, [r6, #8]
 80069ce:	428b      	cmp	r3, r1
 80069d0:	f8d9 1030 	ldr.w	r1, [r9, #48]	; 0x30
 80069d4:	bf88      	it	hi
 80069d6:	62d3      	strhi	r3, [r2, #44]	; 0x2c
 80069d8:	f240 52a4 	movw	r2, #1444	; 0x5a4
 80069dc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80069e0:	428b      	cmp	r3, r1
 80069e2:	bf88      	it	hi
 80069e4:	6313      	strhi	r3, [r2, #48]	; 0x30
 80069e6:	686a      	ldr	r2, [r5, #4]
 80069e8:	f022 0203 	bic.w	r2, r2, #3
 80069ec:	4294      	cmp	r4, r2
 80069ee:	ebc4 0302 	rsb	r3, r4, r2
 80069f2:	d801      	bhi.n	80069f8 <_malloc_r+0x33c>
 80069f4:	2b0f      	cmp	r3, #15
 80069f6:	dc05      	bgt.n	8006a04 <_malloc_r+0x348>
 80069f8:	4638      	mov	r0, r7
 80069fa:	f04f 0800 	mov.w	r8, #0
 80069fe:	f000 f9b3 	bl	8006d68 <__malloc_unlock>
 8006a02:	e693      	b.n	800672c <_malloc_r+0x70>
 8006a04:	192a      	adds	r2, r5, r4
 8006a06:	f043 0301 	orr.w	r3, r3, #1
 8006a0a:	4638      	mov	r0, r7
 8006a0c:	f044 0401 	orr.w	r4, r4, #1
 8006a10:	606c      	str	r4, [r5, #4]
 8006a12:	f105 0808 	add.w	r8, r5, #8
 8006a16:	60b2      	str	r2, [r6, #8]
 8006a18:	6053      	str	r3, [r2, #4]
 8006a1a:	f000 f9a5 	bl	8006d68 <__malloc_unlock>
 8006a1e:	4640      	mov	r0, r8
 8006a20:	b003      	add	sp, #12
 8006a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a26:	4419      	add	r1, r3
 8006a28:	68da      	ldr	r2, [r3, #12]
 8006a2a:	689c      	ldr	r4, [r3, #8]
 8006a2c:	4638      	mov	r0, r7
 8006a2e:	684d      	ldr	r5, [r1, #4]
 8006a30:	f103 0808 	add.w	r8, r3, #8
 8006a34:	60e2      	str	r2, [r4, #12]
 8006a36:	f045 0501 	orr.w	r5, r5, #1
 8006a3a:	6094      	str	r4, [r2, #8]
 8006a3c:	604d      	str	r5, [r1, #4]
 8006a3e:	f000 f993 	bl	8006d68 <__malloc_unlock>
 8006a42:	4640      	mov	r0, r8
 8006a44:	b003      	add	sp, #12
 8006a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a4a:	f1bc 0f14 	cmp.w	ip, #20
 8006a4e:	bf9c      	itt	ls
 8006a50:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 8006a54:	ea4f 054c 	movls.w	r5, ip, lsl #1
 8006a58:	f67f ae74 	bls.w	8006744 <_malloc_r+0x88>
 8006a5c:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8006a60:	f200 808f 	bhi.w	8006b82 <_malloc_r+0x4c6>
 8006a64:	ea4f 3c14 	mov.w	ip, r4, lsr #12
 8006a68:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 8006a6c:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006a70:	e668      	b.n	8006744 <_malloc_r+0x88>
 8006a72:	0a42      	lsrs	r2, r0, #9
 8006a74:	2a04      	cmp	r2, #4
 8006a76:	d958      	bls.n	8006b2a <_malloc_r+0x46e>
 8006a78:	2a14      	cmp	r2, #20
 8006a7a:	bf9c      	itt	ls
 8006a7c:	f102 015b 	addls.w	r1, r2, #91	; 0x5b
 8006a80:	004d      	lslls	r5, r1, #1
 8006a82:	d905      	bls.n	8006a90 <_malloc_r+0x3d4>
 8006a84:	2a54      	cmp	r2, #84	; 0x54
 8006a86:	f200 80bc 	bhi.w	8006c02 <_malloc_r+0x546>
 8006a8a:	0b01      	lsrs	r1, r0, #12
 8006a8c:	316e      	adds	r1, #110	; 0x6e
 8006a8e:	004d      	lsls	r5, r1, #1
 8006a90:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8006a94:	f240 1870 	movw	r8, #368	; 0x170
 8006a98:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8006a9c:	68aa      	ldr	r2, [r5, #8]
 8006a9e:	42aa      	cmp	r2, r5
 8006aa0:	d07f      	beq.n	8006ba2 <_malloc_r+0x4e6>
 8006aa2:	6851      	ldr	r1, [r2, #4]
 8006aa4:	f021 0103 	bic.w	r1, r1, #3
 8006aa8:	4288      	cmp	r0, r1
 8006aaa:	d202      	bcs.n	8006ab2 <_malloc_r+0x3f6>
 8006aac:	6892      	ldr	r2, [r2, #8]
 8006aae:	4295      	cmp	r5, r2
 8006ab0:	d1f7      	bne.n	8006aa2 <_malloc_r+0x3e6>
 8006ab2:	68d0      	ldr	r0, [r2, #12]
 8006ab4:	6871      	ldr	r1, [r6, #4]
 8006ab6:	60d8      	str	r0, [r3, #12]
 8006ab8:	609a      	str	r2, [r3, #8]
 8006aba:	6083      	str	r3, [r0, #8]
 8006abc:	60d3      	str	r3, [r2, #12]
 8006abe:	e68a      	b.n	80067d6 <_malloc_r+0x11a>
 8006ac0:	191d      	adds	r5, r3, r4
 8006ac2:	f041 0601 	orr.w	r6, r1, #1
 8006ac6:	f044 0401 	orr.w	r4, r4, #1
 8006aca:	4638      	mov	r0, r7
 8006acc:	605c      	str	r4, [r3, #4]
 8006ace:	f103 0808 	add.w	r8, r3, #8
 8006ad2:	6155      	str	r5, [r2, #20]
 8006ad4:	6115      	str	r5, [r2, #16]
 8006ad6:	f8c5 e00c 	str.w	lr, [r5, #12]
 8006ada:	f8c5 e008 	str.w	lr, [r5, #8]
 8006ade:	606e      	str	r6, [r5, #4]
 8006ae0:	5069      	str	r1, [r5, r1]
 8006ae2:	f000 f941 	bl	8006d68 <__malloc_unlock>
 8006ae6:	e621      	b.n	800672c <_malloc_r+0x70>
 8006ae8:	f109 0901 	add.w	r9, r9, #1
 8006aec:	3008      	adds	r0, #8
 8006aee:	f019 0f03 	tst.w	r9, #3
 8006af2:	f47f ae89 	bne.w	8006808 <_malloc_r+0x14c>
 8006af6:	e028      	b.n	8006b4a <_malloc_r+0x48e>
 8006af8:	f103 0208 	add.w	r2, r3, #8
 8006afc:	695b      	ldr	r3, [r3, #20]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	bf08      	it	eq
 8006b02:	f10c 0c02 	addeq.w	ip, ip, #2
 8006b06:	f43f ae37 	beq.w	8006778 <_malloc_r+0xbc>
 8006b0a:	e5fe      	b.n	800670a <_malloc_r+0x4e>
 8006b0c:	4690      	mov	r8, r2
 8006b0e:	4415      	add	r5, r2
 8006b10:	68d3      	ldr	r3, [r2, #12]
 8006b12:	4638      	mov	r0, r7
 8006b14:	f858 2f08 	ldr.w	r2, [r8, #8]!
 8006b18:	6869      	ldr	r1, [r5, #4]
 8006b1a:	f041 0101 	orr.w	r1, r1, #1
 8006b1e:	6069      	str	r1, [r5, #4]
 8006b20:	60d3      	str	r3, [r2, #12]
 8006b22:	609a      	str	r2, [r3, #8]
 8006b24:	f000 f920 	bl	8006d68 <__malloc_unlock>
 8006b28:	e600      	b.n	800672c <_malloc_r+0x70>
 8006b2a:	0981      	lsrs	r1, r0, #6
 8006b2c:	3138      	adds	r1, #56	; 0x38
 8006b2e:	004d      	lsls	r5, r1, #1
 8006b30:	e7ae      	b.n	8006a90 <_malloc_r+0x3d4>
 8006b32:	42b5      	cmp	r5, r6
 8006b34:	f43f aee3 	beq.w	80068fe <_malloc_r+0x242>
 8006b38:	68b5      	ldr	r5, [r6, #8]
 8006b3a:	686a      	ldr	r2, [r5, #4]
 8006b3c:	f022 0203 	bic.w	r2, r2, #3
 8006b40:	e754      	b.n	80069ec <_malloc_r+0x330>
 8006b42:	f8d8 8000 	ldr.w	r8, [r8]
 8006b46:	4590      	cmp	r8, r2
 8006b48:	d16d      	bne.n	8006c26 <_malloc_r+0x56a>
 8006b4a:	f01c 0f03 	tst.w	ip, #3
 8006b4e:	f1a8 0208 	sub.w	r2, r8, #8
 8006b52:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006b56:	d1f4      	bne.n	8006b42 <_malloc_r+0x486>
 8006b58:	6872      	ldr	r2, [r6, #4]
 8006b5a:	ea22 0203 	bic.w	r2, r2, r3
 8006b5e:	6072      	str	r2, [r6, #4]
 8006b60:	005b      	lsls	r3, r3, #1
 8006b62:	4293      	cmp	r3, r2
 8006b64:	f63f ae9b 	bhi.w	800689e <_malloc_r+0x1e2>
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f43f ae98 	beq.w	800689e <_malloc_r+0x1e2>
 8006b6e:	421a      	tst	r2, r3
 8006b70:	46cc      	mov	ip, r9
 8006b72:	f47f ae45 	bne.w	8006800 <_malloc_r+0x144>
 8006b76:	005b      	lsls	r3, r3, #1
 8006b78:	f10c 0c04 	add.w	ip, ip, #4
 8006b7c:	421a      	tst	r2, r3
 8006b7e:	d0fa      	beq.n	8006b76 <_malloc_r+0x4ba>
 8006b80:	e63e      	b.n	8006800 <_malloc_r+0x144>
 8006b82:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8006b86:	d818      	bhi.n	8006bba <_malloc_r+0x4fe>
 8006b88:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
 8006b8c:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 8006b90:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006b94:	e5d6      	b.n	8006744 <_malloc_r+0x88>
 8006b96:	2301      	movs	r3, #1
 8006b98:	4645      	mov	r5, r8
 8006b9a:	f8c8 3004 	str.w	r3, [r8, #4]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	e724      	b.n	80069ec <_malloc_r+0x330>
 8006ba2:	f04f 0901 	mov.w	r9, #1
 8006ba6:	108d      	asrs	r5, r1, #2
 8006ba8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006bac:	4610      	mov	r0, r2
 8006bae:	fa09 f505 	lsl.w	r5, r9, r5
 8006bb2:	4329      	orrs	r1, r5
 8006bb4:	f8c8 1004 	str.w	r1, [r8, #4]
 8006bb8:	e77d      	b.n	8006ab6 <_malloc_r+0x3fa>
 8006bba:	f240 5354 	movw	r3, #1364	; 0x554
 8006bbe:	459c      	cmp	ip, r3
 8006bc0:	bf95      	itete	ls
 8006bc2:	ea4f 4c94 	movls.w	ip, r4, lsr #18
 8006bc6:	25fc      	movhi	r5, #252	; 0xfc
 8006bc8:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 8006bcc:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 8006bd0:	bf98      	it	ls
 8006bd2:	ea4f 054c 	movls.w	r5, ip, lsl #1
 8006bd6:	e5b5      	b.n	8006744 <_malloc_r+0x88>
 8006bd8:	f3c2 010b 	ubfx	r1, r2, #0, #12
 8006bdc:	2900      	cmp	r1, #0
 8006bde:	f47f ae96 	bne.w	800690e <_malloc_r+0x252>
 8006be2:	68b2      	ldr	r2, [r6, #8]
 8006be4:	eb0b 010a 	add.w	r1, fp, sl
 8006be8:	f041 0101 	orr.w	r1, r1, #1
 8006bec:	6051      	str	r1, [r2, #4]
 8006bee:	e6e7      	b.n	80069c0 <_malloc_r+0x304>
 8006bf0:	f105 0108 	add.w	r1, r5, #8
 8006bf4:	4638      	mov	r0, r7
 8006bf6:	9201      	str	r2, [sp, #4]
 8006bf8:	f001 fd52 	bl	80086a0 <_free_r>
 8006bfc:	9a01      	ldr	r2, [sp, #4]
 8006bfe:	6853      	ldr	r3, [r2, #4]
 8006c00:	e6de      	b.n	80069c0 <_malloc_r+0x304>
 8006c02:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006c06:	d803      	bhi.n	8006c10 <_malloc_r+0x554>
 8006c08:	0bc1      	lsrs	r1, r0, #15
 8006c0a:	3177      	adds	r1, #119	; 0x77
 8006c0c:	004d      	lsls	r5, r1, #1
 8006c0e:	e73f      	b.n	8006a90 <_malloc_r+0x3d4>
 8006c10:	f240 5154 	movw	r1, #1364	; 0x554
 8006c14:	428a      	cmp	r2, r1
 8006c16:	bf95      	itete	ls
 8006c18:	0c81      	lsrls	r1, r0, #18
 8006c1a:	25fc      	movhi	r5, #252	; 0xfc
 8006c1c:	317c      	addls	r1, #124	; 0x7c
 8006c1e:	217e      	movhi	r1, #126	; 0x7e
 8006c20:	bf98      	it	ls
 8006c22:	004d      	lslls	r5, r1, #1
 8006c24:	e734      	b.n	8006a90 <_malloc_r+0x3d4>
 8006c26:	6872      	ldr	r2, [r6, #4]
 8006c28:	e79a      	b.n	8006b60 <_malloc_r+0x4a4>
 8006c2a:	bf00      	nop

08006c2c <memchr>:
 8006c2c:	0783      	lsls	r3, r0, #30
 8006c2e:	b2c9      	uxtb	r1, r1
 8006c30:	b470      	push	{r4, r5, r6}
 8006c32:	d03f      	beq.n	8006cb4 <memchr+0x88>
 8006c34:	1e54      	subs	r4, r2, #1
 8006c36:	b32a      	cbz	r2, 8006c84 <memchr+0x58>
 8006c38:	7803      	ldrb	r3, [r0, #0]
 8006c3a:	428b      	cmp	r3, r1
 8006c3c:	d023      	beq.n	8006c86 <memchr+0x5a>
 8006c3e:	1c43      	adds	r3, r0, #1
 8006c40:	e004      	b.n	8006c4c <memchr+0x20>
 8006c42:	b1fc      	cbz	r4, 8006c84 <memchr+0x58>
 8006c44:	7805      	ldrb	r5, [r0, #0]
 8006c46:	4614      	mov	r4, r2
 8006c48:	428d      	cmp	r5, r1
 8006c4a:	d01c      	beq.n	8006c86 <memchr+0x5a>
 8006c4c:	f013 0f03 	tst.w	r3, #3
 8006c50:	4618      	mov	r0, r3
 8006c52:	f104 32ff 	add.w	r2, r4, #4294967295
 8006c56:	f103 0301 	add.w	r3, r3, #1
 8006c5a:	d1f2      	bne.n	8006c42 <memchr+0x16>
 8006c5c:	2c03      	cmp	r4, #3
 8006c5e:	d814      	bhi.n	8006c8a <memchr+0x5e>
 8006c60:	1e65      	subs	r5, r4, #1
 8006c62:	b34c      	cbz	r4, 8006cb8 <memchr+0x8c>
 8006c64:	7803      	ldrb	r3, [r0, #0]
 8006c66:	428b      	cmp	r3, r1
 8006c68:	d00d      	beq.n	8006c86 <memchr+0x5a>
 8006c6a:	1c42      	adds	r2, r0, #1
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	e002      	b.n	8006c76 <memchr+0x4a>
 8006c70:	7804      	ldrb	r4, [r0, #0]
 8006c72:	428c      	cmp	r4, r1
 8006c74:	d007      	beq.n	8006c86 <memchr+0x5a>
 8006c76:	42ab      	cmp	r3, r5
 8006c78:	4610      	mov	r0, r2
 8006c7a:	f103 0301 	add.w	r3, r3, #1
 8006c7e:	f102 0201 	add.w	r2, r2, #1
 8006c82:	d1f5      	bne.n	8006c70 <memchr+0x44>
 8006c84:	2000      	movs	r0, #0
 8006c86:	bc70      	pop	{r4, r5, r6}
 8006c88:	4770      	bx	lr
 8006c8a:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 8006c8e:	4603      	mov	r3, r0
 8006c90:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8006c94:	4618      	mov	r0, r3
 8006c96:	3304      	adds	r3, #4
 8006c98:	6802      	ldr	r2, [r0, #0]
 8006c9a:	4072      	eors	r2, r6
 8006c9c:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 8006ca0:	ea25 0202 	bic.w	r2, r5, r2
 8006ca4:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8006ca8:	d1da      	bne.n	8006c60 <memchr+0x34>
 8006caa:	3c04      	subs	r4, #4
 8006cac:	4618      	mov	r0, r3
 8006cae:	2c03      	cmp	r4, #3
 8006cb0:	d8f0      	bhi.n	8006c94 <memchr+0x68>
 8006cb2:	e7d5      	b.n	8006c60 <memchr+0x34>
 8006cb4:	4614      	mov	r4, r2
 8006cb6:	e7d1      	b.n	8006c5c <memchr+0x30>
 8006cb8:	4620      	mov	r0, r4
 8006cba:	e7e4      	b.n	8006c86 <memchr+0x5a>

08006cbc <memcpy>:
 8006cbc:	2a0f      	cmp	r2, #15
 8006cbe:	b4f0      	push	{r4, r5, r6, r7}
 8006cc0:	d945      	bls.n	8006d4e <memcpy+0x92>
 8006cc2:	ea40 0301 	orr.w	r3, r0, r1
 8006cc6:	079b      	lsls	r3, r3, #30
 8006cc8:	d145      	bne.n	8006d56 <memcpy+0x9a>
 8006cca:	f1a2 0710 	sub.w	r7, r2, #16
 8006cce:	460c      	mov	r4, r1
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	093f      	lsrs	r7, r7, #4
 8006cd4:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 8006cd8:	3610      	adds	r6, #16
 8006cda:	6825      	ldr	r5, [r4, #0]
 8006cdc:	3310      	adds	r3, #16
 8006cde:	3410      	adds	r4, #16
 8006ce0:	f843 5c10 	str.w	r5, [r3, #-16]
 8006ce4:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 8006ce8:	f843 5c0c 	str.w	r5, [r3, #-12]
 8006cec:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8006cf0:	f843 5c08 	str.w	r5, [r3, #-8]
 8006cf4:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8006cf8:	f843 5c04 	str.w	r5, [r3, #-4]
 8006cfc:	42b3      	cmp	r3, r6
 8006cfe:	d1ec      	bne.n	8006cda <memcpy+0x1e>
 8006d00:	1c7b      	adds	r3, r7, #1
 8006d02:	f002 0c0f 	and.w	ip, r2, #15
 8006d06:	f1bc 0f03 	cmp.w	ip, #3
 8006d0a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8006d0e:	4419      	add	r1, r3
 8006d10:	4403      	add	r3, r0
 8006d12:	d922      	bls.n	8006d5a <memcpy+0x9e>
 8006d14:	460e      	mov	r6, r1
 8006d16:	461d      	mov	r5, r3
 8006d18:	4664      	mov	r4, ip
 8006d1a:	f856 7b04 	ldr.w	r7, [r6], #4
 8006d1e:	3c04      	subs	r4, #4
 8006d20:	2c03      	cmp	r4, #3
 8006d22:	f845 7b04 	str.w	r7, [r5], #4
 8006d26:	d8f8      	bhi.n	8006d1a <memcpy+0x5e>
 8006d28:	f1ac 0404 	sub.w	r4, ip, #4
 8006d2c:	f002 0203 	and.w	r2, r2, #3
 8006d30:	f024 0403 	bic.w	r4, r4, #3
 8006d34:	3404      	adds	r4, #4
 8006d36:	4423      	add	r3, r4
 8006d38:	4421      	add	r1, r4
 8006d3a:	b132      	cbz	r2, 8006d4a <memcpy+0x8e>
 8006d3c:	440a      	add	r2, r1
 8006d3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d42:	4291      	cmp	r1, r2
 8006d44:	f803 4b01 	strb.w	r4, [r3], #1
 8006d48:	d1f9      	bne.n	8006d3e <memcpy+0x82>
 8006d4a:	bcf0      	pop	{r4, r5, r6, r7}
 8006d4c:	4770      	bx	lr
 8006d4e:	4603      	mov	r3, r0
 8006d50:	2a00      	cmp	r2, #0
 8006d52:	d1f3      	bne.n	8006d3c <memcpy+0x80>
 8006d54:	e7f9      	b.n	8006d4a <memcpy+0x8e>
 8006d56:	4603      	mov	r3, r0
 8006d58:	e7f0      	b.n	8006d3c <memcpy+0x80>
 8006d5a:	4662      	mov	r2, ip
 8006d5c:	2a00      	cmp	r2, #0
 8006d5e:	d1ed      	bne.n	8006d3c <memcpy+0x80>
 8006d60:	e7f3      	b.n	8006d4a <memcpy+0x8e>
 8006d62:	bf00      	nop

08006d64 <__malloc_lock>:
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop

08006d68 <__malloc_unlock>:
 8006d68:	4770      	bx	lr
 8006d6a:	bf00      	nop

08006d6c <_Balloc>:
 8006d6c:	b570      	push	{r4, r5, r6, lr}
 8006d6e:	4606      	mov	r6, r0
 8006d70:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006d72:	460d      	mov	r5, r1
 8006d74:	b164      	cbz	r4, 8006d90 <_Balloc+0x24>
 8006d76:	68e2      	ldr	r2, [r4, #12]
 8006d78:	b19a      	cbz	r2, 8006da2 <_Balloc+0x36>
 8006d7a:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 8006d7e:	b1e3      	cbz	r3, 8006dba <_Balloc+0x4e>
 8006d80:	6819      	ldr	r1, [r3, #0]
 8006d82:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 8006d86:	2200      	movs	r2, #0
 8006d88:	4618      	mov	r0, r3
 8006d8a:	611a      	str	r2, [r3, #16]
 8006d8c:	60da      	str	r2, [r3, #12]
 8006d8e:	bd70      	pop	{r4, r5, r6, pc}
 8006d90:	2010      	movs	r0, #16
 8006d92:	f7ff fc83 	bl	800669c <malloc>
 8006d96:	6270      	str	r0, [r6, #36]	; 0x24
 8006d98:	6044      	str	r4, [r0, #4]
 8006d9a:	6084      	str	r4, [r0, #8]
 8006d9c:	6004      	str	r4, [r0, #0]
 8006d9e:	60c4      	str	r4, [r0, #12]
 8006da0:	4604      	mov	r4, r0
 8006da2:	2221      	movs	r2, #33	; 0x21
 8006da4:	4630      	mov	r0, r6
 8006da6:	2104      	movs	r1, #4
 8006da8:	f001 fbf6 	bl	8008598 <_calloc_r>
 8006dac:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006dae:	60e0      	str	r0, [r4, #12]
 8006db0:	68da      	ldr	r2, [r3, #12]
 8006db2:	2a00      	cmp	r2, #0
 8006db4:	d1e1      	bne.n	8006d7a <_Balloc+0xe>
 8006db6:	2000      	movs	r0, #0
 8006db8:	bd70      	pop	{r4, r5, r6, pc}
 8006dba:	2301      	movs	r3, #1
 8006dbc:	4630      	mov	r0, r6
 8006dbe:	4619      	mov	r1, r3
 8006dc0:	fa03 f405 	lsl.w	r4, r3, r5
 8006dc4:	1d62      	adds	r2, r4, #5
 8006dc6:	0092      	lsls	r2, r2, #2
 8006dc8:	f001 fbe6 	bl	8008598 <_calloc_r>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	2800      	cmp	r0, #0
 8006dd0:	d0f1      	beq.n	8006db6 <_Balloc+0x4a>
 8006dd2:	6045      	str	r5, [r0, #4]
 8006dd4:	6084      	str	r4, [r0, #8]
 8006dd6:	e7d6      	b.n	8006d86 <_Balloc+0x1a>

08006dd8 <_Bfree>:
 8006dd8:	b530      	push	{r4, r5, lr}
 8006dda:	4604      	mov	r4, r0
 8006ddc:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006dde:	b083      	sub	sp, #12
 8006de0:	b155      	cbz	r5, 8006df8 <_Bfree+0x20>
 8006de2:	b139      	cbz	r1, 8006df4 <_Bfree+0x1c>
 8006de4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006de6:	684a      	ldr	r2, [r1, #4]
 8006de8:	68db      	ldr	r3, [r3, #12]
 8006dea:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006dee:	6008      	str	r0, [r1, #0]
 8006df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006df4:	b003      	add	sp, #12
 8006df6:	bd30      	pop	{r4, r5, pc}
 8006df8:	2010      	movs	r0, #16
 8006dfa:	9101      	str	r1, [sp, #4]
 8006dfc:	f7ff fc4e 	bl	800669c <malloc>
 8006e00:	9901      	ldr	r1, [sp, #4]
 8006e02:	6260      	str	r0, [r4, #36]	; 0x24
 8006e04:	6045      	str	r5, [r0, #4]
 8006e06:	6085      	str	r5, [r0, #8]
 8006e08:	6005      	str	r5, [r0, #0]
 8006e0a:	60c5      	str	r5, [r0, #12]
 8006e0c:	e7e9      	b.n	8006de2 <_Bfree+0xa>
 8006e0e:	bf00      	nop

08006e10 <__multadd>:
 8006e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e14:	4688      	mov	r8, r1
 8006e16:	f8d1 a010 	ldr.w	sl, [r1, #16]
 8006e1a:	b082      	sub	sp, #8
 8006e1c:	4681      	mov	r9, r0
 8006e1e:	f101 0514 	add.w	r5, r1, #20
 8006e22:	2400      	movs	r4, #0
 8006e24:	682f      	ldr	r7, [r5, #0]
 8006e26:	3401      	adds	r4, #1
 8006e28:	45a2      	cmp	sl, r4
 8006e2a:	b2be      	uxth	r6, r7
 8006e2c:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8006e30:	fb02 3606 	mla	r6, r2, r6, r3
 8006e34:	fb02 f307 	mul.w	r3, r2, r7
 8006e38:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 8006e3c:	b2b6      	uxth	r6, r6
 8006e3e:	eb06 4603 	add.w	r6, r6, r3, lsl #16
 8006e42:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8006e46:	f845 6b04 	str.w	r6, [r5], #4
 8006e4a:	dceb      	bgt.n	8006e24 <__multadd+0x14>
 8006e4c:	b153      	cbz	r3, 8006e64 <__multadd+0x54>
 8006e4e:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8006e52:	4592      	cmp	sl, r2
 8006e54:	da0a      	bge.n	8006e6c <__multadd+0x5c>
 8006e56:	eb08 018a 	add.w	r1, r8, sl, lsl #2
 8006e5a:	f10a 0201 	add.w	r2, sl, #1
 8006e5e:	614b      	str	r3, [r1, #20]
 8006e60:	f8c8 2010 	str.w	r2, [r8, #16]
 8006e64:	4640      	mov	r0, r8
 8006e66:	b002      	add	sp, #8
 8006e68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e6c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006e70:	4648      	mov	r0, r9
 8006e72:	9301      	str	r3, [sp, #4]
 8006e74:	3101      	adds	r1, #1
 8006e76:	f7ff ff79 	bl	8006d6c <_Balloc>
 8006e7a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006e7e:	f108 010c 	add.w	r1, r8, #12
 8006e82:	3202      	adds	r2, #2
 8006e84:	0092      	lsls	r2, r2, #2
 8006e86:	4604      	mov	r4, r0
 8006e88:	300c      	adds	r0, #12
 8006e8a:	f7ff ff17 	bl	8006cbc <memcpy>
 8006e8e:	4641      	mov	r1, r8
 8006e90:	4648      	mov	r0, r9
 8006e92:	46a0      	mov	r8, r4
 8006e94:	f7ff ffa0 	bl	8006dd8 <_Bfree>
 8006e98:	9b01      	ldr	r3, [sp, #4]
 8006e9a:	e7dc      	b.n	8006e56 <__multadd+0x46>

08006e9c <__s2b>:
 8006e9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ea0:	4699      	mov	r9, r3
 8006ea2:	f648 6339 	movw	r3, #36409	; 0x8e39
 8006ea6:	f109 0508 	add.w	r5, r9, #8
 8006eaa:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
 8006eae:	460c      	mov	r4, r1
 8006eb0:	4607      	mov	r7, r0
 8006eb2:	4690      	mov	r8, r2
 8006eb4:	fb83 1305 	smull	r1, r3, r3, r5
 8006eb8:	17ed      	asrs	r5, r5, #31
 8006eba:	9e08      	ldr	r6, [sp, #32]
 8006ebc:	ebc5 0363 	rsb	r3, r5, r3, asr #1
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	dd35      	ble.n	8006f30 <__s2b+0x94>
 8006ec4:	2501      	movs	r5, #1
 8006ec6:	2100      	movs	r1, #0
 8006ec8:	006d      	lsls	r5, r5, #1
 8006eca:	3101      	adds	r1, #1
 8006ecc:	42ab      	cmp	r3, r5
 8006ece:	dcfb      	bgt.n	8006ec8 <__s2b+0x2c>
 8006ed0:	4638      	mov	r0, r7
 8006ed2:	f7ff ff4b 	bl	8006d6c <_Balloc>
 8006ed6:	f1b8 0f09 	cmp.w	r8, #9
 8006eda:	f04f 0301 	mov.w	r3, #1
 8006ede:	bfdc      	itt	le
 8006ee0:	340a      	addle	r4, #10
 8006ee2:	f04f 0809 	movle.w	r8, #9
 8006ee6:	6146      	str	r6, [r0, #20]
 8006ee8:	6103      	str	r3, [r0, #16]
 8006eea:	dd10      	ble.n	8006f0e <__s2b+0x72>
 8006eec:	f104 0609 	add.w	r6, r4, #9
 8006ef0:	4444      	add	r4, r8
 8006ef2:	4635      	mov	r5, r6
 8006ef4:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006ef8:	4601      	mov	r1, r0
 8006efa:	220a      	movs	r2, #10
 8006efc:	4638      	mov	r0, r7
 8006efe:	3b30      	subs	r3, #48	; 0x30
 8006f00:	f7ff ff86 	bl	8006e10 <__multadd>
 8006f04:	42a5      	cmp	r5, r4
 8006f06:	d1f5      	bne.n	8006ef4 <__s2b+0x58>
 8006f08:	eb06 0408 	add.w	r4, r6, r8
 8006f0c:	3c08      	subs	r4, #8
 8006f0e:	45c1      	cmp	r9, r8
 8006f10:	dd0c      	ble.n	8006f2c <__s2b+0x90>
 8006f12:	ebc8 0809 	rsb	r8, r8, r9
 8006f16:	44a0      	add	r8, r4
 8006f18:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006f1c:	4601      	mov	r1, r0
 8006f1e:	220a      	movs	r2, #10
 8006f20:	4638      	mov	r0, r7
 8006f22:	3b30      	subs	r3, #48	; 0x30
 8006f24:	f7ff ff74 	bl	8006e10 <__multadd>
 8006f28:	4544      	cmp	r4, r8
 8006f2a:	d1f5      	bne.n	8006f18 <__s2b+0x7c>
 8006f2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f30:	2100      	movs	r1, #0
 8006f32:	e7cd      	b.n	8006ed0 <__s2b+0x34>

08006f34 <__hi0bits>:
 8006f34:	0c03      	lsrs	r3, r0, #16
 8006f36:	bf06      	itte	eq
 8006f38:	0400      	lsleq	r0, r0, #16
 8006f3a:	2310      	moveq	r3, #16
 8006f3c:	2300      	movne	r3, #0
 8006f3e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006f42:	bf04      	itt	eq
 8006f44:	0200      	lsleq	r0, r0, #8
 8006f46:	3308      	addeq	r3, #8
 8006f48:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006f4c:	bf04      	itt	eq
 8006f4e:	0100      	lsleq	r0, r0, #4
 8006f50:	3304      	addeq	r3, #4
 8006f52:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006f56:	bf04      	itt	eq
 8006f58:	0080      	lsleq	r0, r0, #2
 8006f5a:	3302      	addeq	r3, #2
 8006f5c:	2800      	cmp	r0, #0
 8006f5e:	db05      	blt.n	8006f6c <__hi0bits+0x38>
 8006f60:	0042      	lsls	r2, r0, #1
 8006f62:	d401      	bmi.n	8006f68 <__hi0bits+0x34>
 8006f64:	2020      	movs	r0, #32
 8006f66:	4770      	bx	lr
 8006f68:	1c58      	adds	r0, r3, #1
 8006f6a:	4770      	bx	lr
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	4770      	bx	lr

08006f70 <__lo0bits>:
 8006f70:	6803      	ldr	r3, [r0, #0]
 8006f72:	4602      	mov	r2, r0
 8006f74:	f013 0007 	ands.w	r0, r3, #7
 8006f78:	d009      	beq.n	8006f8e <__lo0bits+0x1e>
 8006f7a:	07d9      	lsls	r1, r3, #31
 8006f7c:	d421      	bmi.n	8006fc2 <__lo0bits+0x52>
 8006f7e:	0798      	lsls	r0, r3, #30
 8006f80:	bf4b      	itete	mi
 8006f82:	085b      	lsrmi	r3, r3, #1
 8006f84:	089b      	lsrpl	r3, r3, #2
 8006f86:	2001      	movmi	r0, #1
 8006f88:	2002      	movpl	r0, #2
 8006f8a:	6013      	str	r3, [r2, #0]
 8006f8c:	4770      	bx	lr
 8006f8e:	b299      	uxth	r1, r3
 8006f90:	b909      	cbnz	r1, 8006f96 <__lo0bits+0x26>
 8006f92:	0c1b      	lsrs	r3, r3, #16
 8006f94:	2010      	movs	r0, #16
 8006f96:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006f9a:	bf04      	itt	eq
 8006f9c:	0a1b      	lsreq	r3, r3, #8
 8006f9e:	3008      	addeq	r0, #8
 8006fa0:	0719      	lsls	r1, r3, #28
 8006fa2:	bf04      	itt	eq
 8006fa4:	091b      	lsreq	r3, r3, #4
 8006fa6:	3004      	addeq	r0, #4
 8006fa8:	0799      	lsls	r1, r3, #30
 8006faa:	bf04      	itt	eq
 8006fac:	089b      	lsreq	r3, r3, #2
 8006fae:	3002      	addeq	r0, #2
 8006fb0:	07d9      	lsls	r1, r3, #31
 8006fb2:	d404      	bmi.n	8006fbe <__lo0bits+0x4e>
 8006fb4:	085b      	lsrs	r3, r3, #1
 8006fb6:	d101      	bne.n	8006fbc <__lo0bits+0x4c>
 8006fb8:	2020      	movs	r0, #32
 8006fba:	4770      	bx	lr
 8006fbc:	3001      	adds	r0, #1
 8006fbe:	6013      	str	r3, [r2, #0]
 8006fc0:	4770      	bx	lr
 8006fc2:	2000      	movs	r0, #0
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop

08006fc8 <__i2b>:
 8006fc8:	b510      	push	{r4, lr}
 8006fca:	460c      	mov	r4, r1
 8006fcc:	2101      	movs	r1, #1
 8006fce:	f7ff fecd 	bl	8006d6c <_Balloc>
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	6144      	str	r4, [r0, #20]
 8006fd6:	6102      	str	r2, [r0, #16]
 8006fd8:	bd10      	pop	{r4, pc}
 8006fda:	bf00      	nop

08006fdc <__multiply>:
 8006fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fe0:	460c      	mov	r4, r1
 8006fe2:	690e      	ldr	r6, [r1, #16]
 8006fe4:	b085      	sub	sp, #20
 8006fe6:	6915      	ldr	r5, [r2, #16]
 8006fe8:	4693      	mov	fp, r2
 8006fea:	42ae      	cmp	r6, r5
 8006fec:	da04      	bge.n	8006ff8 <__multiply+0x1c>
 8006fee:	4632      	mov	r2, r6
 8006ff0:	465c      	mov	r4, fp
 8006ff2:	462e      	mov	r6, r5
 8006ff4:	468b      	mov	fp, r1
 8006ff6:	4615      	mov	r5, r2
 8006ff8:	68a3      	ldr	r3, [r4, #8]
 8006ffa:	eb06 0905 	add.w	r9, r6, r5
 8006ffe:	6861      	ldr	r1, [r4, #4]
 8007000:	4599      	cmp	r9, r3
 8007002:	bfc8      	it	gt
 8007004:	3101      	addgt	r1, #1
 8007006:	f7ff feb1 	bl	8006d6c <_Balloc>
 800700a:	f100 0a14 	add.w	sl, r0, #20
 800700e:	9002      	str	r0, [sp, #8]
 8007010:	eb0a 0189 	add.w	r1, sl, r9, lsl #2
 8007014:	9101      	str	r1, [sp, #4]
 8007016:	458a      	cmp	sl, r1
 8007018:	d206      	bcs.n	8007028 <__multiply+0x4c>
 800701a:	9a01      	ldr	r2, [sp, #4]
 800701c:	4653      	mov	r3, sl
 800701e:	2000      	movs	r0, #0
 8007020:	f843 0b04 	str.w	r0, [r3], #4
 8007024:	429a      	cmp	r2, r3
 8007026:	d8fb      	bhi.n	8007020 <__multiply+0x44>
 8007028:	f10b 0b14 	add.w	fp, fp, #20
 800702c:	3414      	adds	r4, #20
 800702e:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8007032:	9400      	str	r4, [sp, #0]
 8007034:	45ab      	cmp	fp, r5
 8007036:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800703a:	bf3c      	itt	cc
 800703c:	f8cd 900c 	strcc.w	r9, [sp, #12]
 8007040:	46a9      	movcc	r9, r5
 8007042:	d254      	bcs.n	80070ee <__multiply+0x112>
 8007044:	f85b 3b04 	ldr.w	r3, [fp], #4
 8007048:	b29c      	uxth	r4, r3
 800704a:	2c00      	cmp	r4, #0
 800704c:	d064      	beq.n	8007118 <__multiply+0x13c>
 800704e:	9900      	ldr	r1, [sp, #0]
 8007050:	4652      	mov	r2, sl
 8007052:	2500      	movs	r5, #0
 8007054:	46a4      	mov	ip, r4
 8007056:	e000      	b.n	800705a <__multiply+0x7e>
 8007058:	461a      	mov	r2, r3
 800705a:	f851 4b04 	ldr.w	r4, [r1], #4
 800705e:	4613      	mov	r3, r2
 8007060:	6817      	ldr	r7, [r2, #0]
 8007062:	428e      	cmp	r6, r1
 8007064:	fa1f f884 	uxth.w	r8, r4
 8007068:	ea4f 4414 	mov.w	r4, r4, lsr #16
 800706c:	b2b8      	uxth	r0, r7
 800706e:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8007072:	fb0c 0808 	mla	r8, ip, r8, r0
 8007076:	fb0c 7004 	mla	r0, ip, r4, r7
 800707a:	4445      	add	r5, r8
 800707c:	eb00 4015 	add.w	r0, r0, r5, lsr #16
 8007080:	b2ad      	uxth	r5, r5
 8007082:	ea45 4400 	orr.w	r4, r5, r0, lsl #16
 8007086:	ea4f 4510 	mov.w	r5, r0, lsr #16
 800708a:	f843 4b04 	str.w	r4, [r3], #4
 800708e:	d8e3      	bhi.n	8007058 <__multiply+0x7c>
 8007090:	6055      	str	r5, [r2, #4]
 8007092:	f85b 4c04 	ldr.w	r4, [fp, #-4]
 8007096:	0c24      	lsrs	r4, r4, #16
 8007098:	d023      	beq.n	80070e2 <__multiply+0x106>
 800709a:	f8da 1000 	ldr.w	r1, [sl]
 800709e:	4650      	mov	r0, sl
 80070a0:	9b00      	ldr	r3, [sp, #0]
 80070a2:	2700      	movs	r7, #0
 80070a4:	460d      	mov	r5, r1
 80070a6:	e000      	b.n	80070aa <__multiply+0xce>
 80070a8:	4610      	mov	r0, r2
 80070aa:	f8b3 c000 	ldrh.w	ip, [r3]
 80070ae:	0c2d      	lsrs	r5, r5, #16
 80070b0:	4602      	mov	r2, r0
 80070b2:	b289      	uxth	r1, r1
 80070b4:	fb04 550c 	mla	r5, r4, ip, r5
 80070b8:	442f      	add	r7, r5
 80070ba:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 80070be:	f842 1b04 	str.w	r1, [r2], #4
 80070c2:	6841      	ldr	r1, [r0, #4]
 80070c4:	f853 cb04 	ldr.w	ip, [r3], #4
 80070c8:	460d      	mov	r5, r1
 80070ca:	b289      	uxth	r1, r1
 80070cc:	429e      	cmp	r6, r3
 80070ce:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80070d2:	fb04 110c 	mla	r1, r4, ip, r1
 80070d6:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 80070da:	ea4f 4711 	mov.w	r7, r1, lsr #16
 80070de:	d8e3      	bhi.n	80070a8 <__multiply+0xcc>
 80070e0:	6041      	str	r1, [r0, #4]
 80070e2:	45d9      	cmp	r9, fp
 80070e4:	f10a 0a04 	add.w	sl, sl, #4
 80070e8:	d8ac      	bhi.n	8007044 <__multiply+0x68>
 80070ea:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80070ee:	f1b9 0f00 	cmp.w	r9, #0
 80070f2:	dd0a      	ble.n	800710a <__multiply+0x12e>
 80070f4:	9b01      	ldr	r3, [sp, #4]
 80070f6:	3b04      	subs	r3, #4
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	b11a      	cbz	r2, 8007104 <__multiply+0x128>
 80070fc:	e005      	b.n	800710a <__multiply+0x12e>
 80070fe:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007102:	b912      	cbnz	r2, 800710a <__multiply+0x12e>
 8007104:	f1b9 0901 	subs.w	r9, r9, #1
 8007108:	d1f9      	bne.n	80070fe <__multiply+0x122>
 800710a:	9902      	ldr	r1, [sp, #8]
 800710c:	4608      	mov	r0, r1
 800710e:	f8c1 9010 	str.w	r9, [r1, #16]
 8007112:	b005      	add	sp, #20
 8007114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007118:	461c      	mov	r4, r3
 800711a:	e7bc      	b.n	8007096 <__multiply+0xba>

0800711c <__pow5mult>:
 800711c:	f012 0303 	ands.w	r3, r2, #3
 8007120:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007124:	4614      	mov	r4, r2
 8007126:	b083      	sub	sp, #12
 8007128:	4607      	mov	r7, r0
 800712a:	460e      	mov	r6, r1
 800712c:	d12b      	bne.n	8007186 <__pow5mult+0x6a>
 800712e:	10a4      	asrs	r4, r4, #2
 8007130:	d01c      	beq.n	800716c <__pow5mult+0x50>
 8007132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007134:	2b00      	cmp	r3, #0
 8007136:	d032      	beq.n	800719e <__pow5mult+0x82>
 8007138:	689d      	ldr	r5, [r3, #8]
 800713a:	2d00      	cmp	r5, #0
 800713c:	d03a      	beq.n	80071b4 <__pow5mult+0x98>
 800713e:	f04f 0900 	mov.w	r9, #0
 8007142:	e004      	b.n	800714e <__pow5mult+0x32>
 8007144:	1064      	asrs	r4, r4, #1
 8007146:	d011      	beq.n	800716c <__pow5mult+0x50>
 8007148:	6828      	ldr	r0, [r5, #0]
 800714a:	b198      	cbz	r0, 8007174 <__pow5mult+0x58>
 800714c:	4605      	mov	r5, r0
 800714e:	07e0      	lsls	r0, r4, #31
 8007150:	d5f8      	bpl.n	8007144 <__pow5mult+0x28>
 8007152:	4631      	mov	r1, r6
 8007154:	462a      	mov	r2, r5
 8007156:	4638      	mov	r0, r7
 8007158:	f7ff ff40 	bl	8006fdc <__multiply>
 800715c:	4631      	mov	r1, r6
 800715e:	4680      	mov	r8, r0
 8007160:	4638      	mov	r0, r7
 8007162:	f7ff fe39 	bl	8006dd8 <_Bfree>
 8007166:	1064      	asrs	r4, r4, #1
 8007168:	4646      	mov	r6, r8
 800716a:	d1ed      	bne.n	8007148 <__pow5mult+0x2c>
 800716c:	4630      	mov	r0, r6
 800716e:	b003      	add	sp, #12
 8007170:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007174:	4638      	mov	r0, r7
 8007176:	4629      	mov	r1, r5
 8007178:	462a      	mov	r2, r5
 800717a:	f7ff ff2f 	bl	8006fdc <__multiply>
 800717e:	6028      	str	r0, [r5, #0]
 8007180:	f8c0 9000 	str.w	r9, [r0]
 8007184:	e7e2      	b.n	800714c <__pow5mult+0x30>
 8007186:	f24a 1268 	movw	r2, #41320	; 0xa168
 800718a:	1e5d      	subs	r5, r3, #1
 800718c:	f6c0 0200 	movt	r2, #2048	; 0x800
 8007190:	2300      	movs	r3, #0
 8007192:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8007196:	f7ff fe3b 	bl	8006e10 <__multadd>
 800719a:	4606      	mov	r6, r0
 800719c:	e7c7      	b.n	800712e <__pow5mult+0x12>
 800719e:	2010      	movs	r0, #16
 80071a0:	9301      	str	r3, [sp, #4]
 80071a2:	f7ff fa7b 	bl	800669c <malloc>
 80071a6:	9b01      	ldr	r3, [sp, #4]
 80071a8:	6278      	str	r0, [r7, #36]	; 0x24
 80071aa:	6043      	str	r3, [r0, #4]
 80071ac:	6083      	str	r3, [r0, #8]
 80071ae:	6003      	str	r3, [r0, #0]
 80071b0:	60c3      	str	r3, [r0, #12]
 80071b2:	4603      	mov	r3, r0
 80071b4:	2101      	movs	r1, #1
 80071b6:	4638      	mov	r0, r7
 80071b8:	9301      	str	r3, [sp, #4]
 80071ba:	f7ff fdd7 	bl	8006d6c <_Balloc>
 80071be:	9b01      	ldr	r3, [sp, #4]
 80071c0:	f240 2271 	movw	r2, #625	; 0x271
 80071c4:	2101      	movs	r1, #1
 80071c6:	6142      	str	r2, [r0, #20]
 80071c8:	4605      	mov	r5, r0
 80071ca:	2200      	movs	r2, #0
 80071cc:	6101      	str	r1, [r0, #16]
 80071ce:	6098      	str	r0, [r3, #8]
 80071d0:	6002      	str	r2, [r0, #0]
 80071d2:	e7b4      	b.n	800713e <__pow5mult+0x22>

080071d4 <__lshift>:
 80071d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071d8:	4693      	mov	fp, r2
 80071da:	690a      	ldr	r2, [r1, #16]
 80071dc:	460f      	mov	r7, r1
 80071de:	ea4f 156b 	mov.w	r5, fp, asr #5
 80071e2:	688b      	ldr	r3, [r1, #8]
 80071e4:	eb05 0902 	add.w	r9, r5, r2
 80071e8:	4680      	mov	r8, r0
 80071ea:	f109 0601 	add.w	r6, r9, #1
 80071ee:	6849      	ldr	r1, [r1, #4]
 80071f0:	429e      	cmp	r6, r3
 80071f2:	dd03      	ble.n	80071fc <__lshift+0x28>
 80071f4:	005b      	lsls	r3, r3, #1
 80071f6:	3101      	adds	r1, #1
 80071f8:	429e      	cmp	r6, r3
 80071fa:	dcfb      	bgt.n	80071f4 <__lshift+0x20>
 80071fc:	4640      	mov	r0, r8
 80071fe:	f7ff fdb5 	bl	8006d6c <_Balloc>
 8007202:	2d00      	cmp	r5, #0
 8007204:	4682      	mov	sl, r0
 8007206:	f100 0414 	add.w	r4, r0, #20
 800720a:	dd09      	ble.n	8007220 <__lshift+0x4c>
 800720c:	2300      	movs	r3, #0
 800720e:	4622      	mov	r2, r4
 8007210:	4619      	mov	r1, r3
 8007212:	3301      	adds	r3, #1
 8007214:	f842 1b04 	str.w	r1, [r2], #4
 8007218:	42ab      	cmp	r3, r5
 800721a:	d1fa      	bne.n	8007212 <__lshift+0x3e>
 800721c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8007220:	693a      	ldr	r2, [r7, #16]
 8007222:	f01b 0b1f 	ands.w	fp, fp, #31
 8007226:	f107 0314 	add.w	r3, r7, #20
 800722a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800722e:	d01f      	beq.n	8007270 <__lshift+0x9c>
 8007230:	f1cb 0e20 	rsb	lr, fp, #32
 8007234:	2000      	movs	r0, #0
 8007236:	e000      	b.n	800723a <__lshift+0x66>
 8007238:	462c      	mov	r4, r5
 800723a:	6819      	ldr	r1, [r3, #0]
 800723c:	4625      	mov	r5, r4
 800723e:	fa01 f10b 	lsl.w	r1, r1, fp
 8007242:	4308      	orrs	r0, r1
 8007244:	f845 0b04 	str.w	r0, [r5], #4
 8007248:	f853 0b04 	ldr.w	r0, [r3], #4
 800724c:	4293      	cmp	r3, r2
 800724e:	fa20 f00e 	lsr.w	r0, r0, lr
 8007252:	d3f1      	bcc.n	8007238 <__lshift+0x64>
 8007254:	6060      	str	r0, [r4, #4]
 8007256:	b108      	cbz	r0, 800725c <__lshift+0x88>
 8007258:	f109 0602 	add.w	r6, r9, #2
 800725c:	4640      	mov	r0, r8
 800725e:	3e01      	subs	r6, #1
 8007260:	4639      	mov	r1, r7
 8007262:	f8ca 6010 	str.w	r6, [sl, #16]
 8007266:	f7ff fdb7 	bl	8006dd8 <_Bfree>
 800726a:	4650      	mov	r0, sl
 800726c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007270:	f853 1b04 	ldr.w	r1, [r3], #4
 8007274:	429a      	cmp	r2, r3
 8007276:	f844 1b04 	str.w	r1, [r4], #4
 800727a:	d9ef      	bls.n	800725c <__lshift+0x88>
 800727c:	f853 1b04 	ldr.w	r1, [r3], #4
 8007280:	429a      	cmp	r2, r3
 8007282:	f844 1b04 	str.w	r1, [r4], #4
 8007286:	d8f3      	bhi.n	8007270 <__lshift+0x9c>
 8007288:	e7e8      	b.n	800725c <__lshift+0x88>
 800728a:	bf00      	nop

0800728c <__mcmp>:
 800728c:	6902      	ldr	r2, [r0, #16]
 800728e:	690b      	ldr	r3, [r1, #16]
 8007290:	b410      	push	{r4}
 8007292:	1ad2      	subs	r2, r2, r3
 8007294:	bf18      	it	ne
 8007296:	4610      	movne	r0, r2
 8007298:	d112      	bne.n	80072c0 <__mcmp+0x34>
 800729a:	009a      	lsls	r2, r3, #2
 800729c:	3014      	adds	r0, #20
 800729e:	3114      	adds	r1, #20
 80072a0:	1883      	adds	r3, r0, r2
 80072a2:	4411      	add	r1, r2
 80072a4:	e001      	b.n	80072aa <__mcmp+0x1e>
 80072a6:	4298      	cmp	r0, r3
 80072a8:	d20d      	bcs.n	80072c6 <__mcmp+0x3a>
 80072aa:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80072ae:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80072b2:	42a2      	cmp	r2, r4
 80072b4:	d0f7      	beq.n	80072a6 <__mcmp+0x1a>
 80072b6:	4294      	cmp	r4, r2
 80072b8:	bf94      	ite	ls
 80072ba:	2001      	movls	r0, #1
 80072bc:	f04f 30ff 	movhi.w	r0, #4294967295
 80072c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072c4:	4770      	bx	lr
 80072c6:	2000      	movs	r0, #0
 80072c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop

080072d0 <__mdiff>:
 80072d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072d4:	4688      	mov	r8, r1
 80072d6:	4605      	mov	r5, r0
 80072d8:	4611      	mov	r1, r2
 80072da:	4640      	mov	r0, r8
 80072dc:	4614      	mov	r4, r2
 80072de:	f7ff ffd5 	bl	800728c <__mcmp>
 80072e2:	1e06      	subs	r6, r0, #0
 80072e4:	d05f      	beq.n	80073a6 <__mdiff+0xd6>
 80072e6:	bfbc      	itt	lt
 80072e8:	4643      	movlt	r3, r8
 80072ea:	46a0      	movlt	r8, r4
 80072ec:	4628      	mov	r0, r5
 80072ee:	bfb8      	it	lt
 80072f0:	461c      	movlt	r4, r3
 80072f2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80072f6:	bfac      	ite	ge
 80072f8:	2600      	movge	r6, #0
 80072fa:	2601      	movlt	r6, #1
 80072fc:	f7ff fd36 	bl	8006d6c <_Balloc>
 8007300:	f8d8 c010 	ldr.w	ip, [r8, #16]
 8007304:	f104 0914 	add.w	r9, r4, #20
 8007308:	6922      	ldr	r2, [r4, #16]
 800730a:	f108 0814 	add.w	r8, r8, #20
 800730e:	4644      	mov	r4, r8
 8007310:	464d      	mov	r5, r9
 8007312:	eb08 088c 	add.w	r8, r8, ip, lsl #2
 8007316:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 800731a:	2200      	movs	r2, #0
 800731c:	4682      	mov	sl, r0
 800731e:	f100 0314 	add.w	r3, r0, #20
 8007322:	60c6      	str	r6, [r0, #12]
 8007324:	f854 7b04 	ldr.w	r7, [r4], #4
 8007328:	f855 0b04 	ldr.w	r0, [r5], #4
 800732c:	4621      	mov	r1, r4
 800732e:	b2be      	uxth	r6, r7
 8007330:	45a9      	cmp	r9, r5
 8007332:	4432      	add	r2, r6
 8007334:	fa1f fb80 	uxth.w	fp, r0
 8007338:	ebcb 0602 	rsb	r6, fp, r2
 800733c:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8007340:	ebc2 4217 	rsb	r2, r2, r7, lsr #16
 8007344:	eb02 4226 	add.w	r2, r2, r6, asr #16
 8007348:	b2b6      	uxth	r6, r6
 800734a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 800734e:	ea4f 4222 	mov.w	r2, r2, asr #16
 8007352:	f843 6b04 	str.w	r6, [r3], #4
 8007356:	d8e5      	bhi.n	8007324 <__mdiff+0x54>
 8007358:	45a0      	cmp	r8, r4
 800735a:	461d      	mov	r5, r3
 800735c:	d916      	bls.n	800738c <__mdiff+0xbc>
 800735e:	f851 0b04 	ldr.w	r0, [r1], #4
 8007362:	4588      	cmp	r8, r1
 8007364:	b286      	uxth	r6, r0
 8007366:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800736a:	4432      	add	r2, r6
 800736c:	eb00 4022 	add.w	r0, r0, r2, asr #16
 8007370:	b292      	uxth	r2, r2
 8007372:	ea42 4600 	orr.w	r6, r2, r0, lsl #16
 8007376:	ea4f 4220 	mov.w	r2, r0, asr #16
 800737a:	f843 6b04 	str.w	r6, [r3], #4
 800737e:	d8ee      	bhi.n	800735e <__mdiff+0x8e>
 8007380:	43e3      	mvns	r3, r4
 8007382:	4443      	add	r3, r8
 8007384:	f023 0303 	bic.w	r3, r3, #3
 8007388:	3304      	adds	r3, #4
 800738a:	442b      	add	r3, r5
 800738c:	3b04      	subs	r3, #4
 800738e:	b92e      	cbnz	r6, 800739c <__mdiff+0xcc>
 8007390:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007394:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007398:	2a00      	cmp	r2, #0
 800739a:	d0f9      	beq.n	8007390 <__mdiff+0xc0>
 800739c:	4650      	mov	r0, sl
 800739e:	f8ca c010 	str.w	ip, [sl, #16]
 80073a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a6:	4628      	mov	r0, r5
 80073a8:	4631      	mov	r1, r6
 80073aa:	f7ff fcdf 	bl	8006d6c <_Balloc>
 80073ae:	2201      	movs	r2, #1
 80073b0:	4603      	mov	r3, r0
 80073b2:	615e      	str	r6, [r3, #20]
 80073b4:	611a      	str	r2, [r3, #16]
 80073b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073ba:	bf00      	nop

080073bc <__ulp>:
 80073bc:	2300      	movs	r3, #0
 80073be:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80073c2:	400b      	ands	r3, r1
 80073c4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	dd02      	ble.n	80073d2 <__ulp+0x16>
 80073cc:	4619      	mov	r1, r3
 80073ce:	2000      	movs	r0, #0
 80073d0:	4770      	bx	lr
 80073d2:	425b      	negs	r3, r3
 80073d4:	151b      	asrs	r3, r3, #20
 80073d6:	2b13      	cmp	r3, #19
 80073d8:	dd0b      	ble.n	80073f2 <__ulp+0x36>
 80073da:	2b32      	cmp	r3, #50	; 0x32
 80073dc:	f04f 0100 	mov.w	r1, #0
 80073e0:	bfdb      	ittet	le
 80073e2:	2201      	movle	r2, #1
 80073e4:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
 80073e8:	2301      	movgt	r3, #1
 80073ea:	fa02 f303 	lslle.w	r3, r2, r3
 80073ee:	4618      	mov	r0, r3
 80073f0:	4770      	bx	lr
 80073f2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80073f6:	2000      	movs	r0, #0
 80073f8:	fa42 f103 	asr.w	r1, r2, r3
 80073fc:	4770      	bx	lr
 80073fe:	bf00      	nop

08007400 <__b2d>:
 8007400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007402:	f100 0614 	add.w	r6, r0, #20
 8007406:	6904      	ldr	r4, [r0, #16]
 8007408:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800740c:	1f27      	subs	r7, r4, #4
 800740e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8007412:	4628      	mov	r0, r5
 8007414:	f7ff fd8e 	bl	8006f34 <__hi0bits>
 8007418:	280a      	cmp	r0, #10
 800741a:	f1c0 0320 	rsb	r3, r0, #32
 800741e:	600b      	str	r3, [r1, #0]
 8007420:	dc18      	bgt.n	8007454 <__b2d+0x54>
 8007422:	42be      	cmp	r6, r7
 8007424:	f1c0 010b 	rsb	r1, r0, #11
 8007428:	fa25 fc01 	lsr.w	ip, r5, r1
 800742c:	f100 0015 	add.w	r0, r0, #21
 8007430:	bf34      	ite	cc
 8007432:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 8007436:	2100      	movcs	r1, #0
 8007438:	fa05 f500 	lsl.w	r5, r5, r0
 800743c:	f04c 5c7f 	orr.w	ip, ip, #1069547520	; 0x3fc00000
 8007440:	f44c 1340 	orr.w	r3, ip, #3145728	; 0x300000
 8007444:	bf38      	it	cc
 8007446:	fa24 f101 	lsrcc.w	r1, r4, r1
 800744a:	ea41 0205 	orr.w	r2, r1, r5
 800744e:	4619      	mov	r1, r3
 8007450:	4610      	mov	r0, r2
 8007452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007454:	42be      	cmp	r6, r7
 8007456:	bf36      	itet	cc
 8007458:	f1a4 0708 	subcc.w	r7, r4, #8
 800745c:	2100      	movcs	r1, #0
 800745e:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 8007462:	f1b0 040b 	subs.w	r4, r0, #11
 8007466:	d019      	beq.n	800749c <__b2d+0x9c>
 8007468:	40a5      	lsls	r5, r4
 800746a:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 800746e:	42b7      	cmp	r7, r6
 8007470:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 8007474:	fa21 fc00 	lsr.w	ip, r1, r0
 8007478:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800747c:	ea45 030c 	orr.w	r3, r5, ip
 8007480:	bf8c      	ite	hi
 8007482:	f857 5c04 	ldrhi.w	r5, [r7, #-4]
 8007486:	2000      	movls	r0, #0
 8007488:	fa01 f104 	lsl.w	r1, r1, r4
 800748c:	bf88      	it	hi
 800748e:	fa25 f000 	lsrhi.w	r0, r5, r0
 8007492:	ea40 0201 	orr.w	r2, r0, r1
 8007496:	4619      	mov	r1, r3
 8007498:	4610      	mov	r0, r2
 800749a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800749c:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 80074a0:	460a      	mov	r2, r1
 80074a2:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 80074a6:	4610      	mov	r0, r2
 80074a8:	4619      	mov	r1, r3
 80074aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080074ac <__d2b>:
 80074ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074b0:	b082      	sub	sp, #8
 80074b2:	2101      	movs	r1, #1
 80074b4:	461d      	mov	r5, r3
 80074b6:	f3c3 560a 	ubfx	r6, r3, #20, #11
 80074ba:	4614      	mov	r4, r2
 80074bc:	9f08      	ldr	r7, [sp, #32]
 80074be:	f7ff fc55 	bl	8006d6c <_Balloc>
 80074c2:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80074c6:	4684      	mov	ip, r0
 80074c8:	b10e      	cbz	r6, 80074ce <__d2b+0x22>
 80074ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80074ce:	9301      	str	r3, [sp, #4]
 80074d0:	b324      	cbz	r4, 800751c <__d2b+0x70>
 80074d2:	a802      	add	r0, sp, #8
 80074d4:	f840 4d08 	str.w	r4, [r0, #-8]!
 80074d8:	4668      	mov	r0, sp
 80074da:	f7ff fd49 	bl	8006f70 <__lo0bits>
 80074de:	2800      	cmp	r0, #0
 80074e0:	d134      	bne.n	800754c <__d2b+0xa0>
 80074e2:	9b00      	ldr	r3, [sp, #0]
 80074e4:	9901      	ldr	r1, [sp, #4]
 80074e6:	f8cc 3014 	str.w	r3, [ip, #20]
 80074ea:	f8cc 1018 	str.w	r1, [ip, #24]
 80074ee:	2900      	cmp	r1, #0
 80074f0:	bf0c      	ite	eq
 80074f2:	2101      	moveq	r1, #1
 80074f4:	2102      	movne	r1, #2
 80074f6:	f8cc 1010 	str.w	r1, [ip, #16]
 80074fa:	b9de      	cbnz	r6, 8007534 <__d2b+0x88>
 80074fc:	eb0c 0381 	add.w	r3, ip, r1, lsl #2
 8007500:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007504:	6038      	str	r0, [r7, #0]
 8007506:	6918      	ldr	r0, [r3, #16]
 8007508:	f7ff fd14 	bl	8006f34 <__hi0bits>
 800750c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800750e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007512:	6018      	str	r0, [r3, #0]
 8007514:	4660      	mov	r0, ip
 8007516:	b002      	add	sp, #8
 8007518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800751c:	a801      	add	r0, sp, #4
 800751e:	f7ff fd27 	bl	8006f70 <__lo0bits>
 8007522:	9b01      	ldr	r3, [sp, #4]
 8007524:	2101      	movs	r1, #1
 8007526:	f8cc 3014 	str.w	r3, [ip, #20]
 800752a:	3020      	adds	r0, #32
 800752c:	f8cc 1010 	str.w	r1, [ip, #16]
 8007530:	2e00      	cmp	r6, #0
 8007532:	d0e3      	beq.n	80074fc <__d2b+0x50>
 8007534:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007536:	f2a6 4833 	subw	r8, r6, #1075	; 0x433
 800753a:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 800753e:	4440      	add	r0, r8
 8007540:	6038      	str	r0, [r7, #0]
 8007542:	4660      	mov	r0, ip
 8007544:	6013      	str	r3, [r2, #0]
 8007546:	b002      	add	sp, #8
 8007548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800754c:	9b01      	ldr	r3, [sp, #4]
 800754e:	f1c0 0420 	rsb	r4, r0, #32
 8007552:	9a00      	ldr	r2, [sp, #0]
 8007554:	fa03 f404 	lsl.w	r4, r3, r4
 8007558:	40c3      	lsrs	r3, r0
 800755a:	4322      	orrs	r2, r4
 800755c:	4619      	mov	r1, r3
 800755e:	9301      	str	r3, [sp, #4]
 8007560:	f8cc 2014 	str.w	r2, [ip, #20]
 8007564:	e7c1      	b.n	80074ea <__d2b+0x3e>
 8007566:	bf00      	nop

08007568 <__ratio>:
 8007568:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800756c:	b083      	sub	sp, #12
 800756e:	4688      	mov	r8, r1
 8007570:	4669      	mov	r1, sp
 8007572:	4606      	mov	r6, r0
 8007574:	f7ff ff44 	bl	8007400 <__b2d>
 8007578:	460d      	mov	r5, r1
 800757a:	4604      	mov	r4, r0
 800757c:	a901      	add	r1, sp, #4
 800757e:	4640      	mov	r0, r8
 8007580:	f7ff ff3e 	bl	8007400 <__b2d>
 8007584:	f8d8 e010 	ldr.w	lr, [r8, #16]
 8007588:	462f      	mov	r7, r5
 800758a:	4602      	mov	r2, r0
 800758c:	6930      	ldr	r0, [r6, #16]
 800758e:	460b      	mov	r3, r1
 8007590:	4689      	mov	r9, r1
 8007592:	ebce 0e00 	rsb	lr, lr, r0
 8007596:	e89d 0003 	ldmia.w	sp, {r0, r1}
 800759a:	ebc1 0c00 	rsb	ip, r1, r0
 800759e:	eb0c 114e 	add.w	r1, ip, lr, lsl #5
 80075a2:	2900      	cmp	r1, #0
 80075a4:	bfc9      	itett	gt
 80075a6:	eb05 5701 	addgt.w	r7, r5, r1, lsl #20
 80075aa:	eba3 5901 	suble.w	r9, r3, r1, lsl #20
 80075ae:	4624      	movgt	r4, r4
 80075b0:	463d      	movgt	r5, r7
 80075b2:	bfdc      	itt	le
 80075b4:	4612      	movle	r2, r2
 80075b6:	464b      	movle	r3, r9
 80075b8:	4620      	mov	r0, r4
 80075ba:	4629      	mov	r1, r5
 80075bc:	f002 f884 	bl	80096c8 <__aeabi_ddiv>
 80075c0:	b003      	add	sp, #12
 80075c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80075c6:	bf00      	nop

080075c8 <_mprec_log10>:
 80075c8:	2817      	cmp	r0, #23
 80075ca:	b510      	push	{r4, lr}
 80075cc:	4604      	mov	r4, r0
 80075ce:	dd0c      	ble.n	80075ea <_mprec_log10+0x22>
 80075d0:	2100      	movs	r1, #0
 80075d2:	2000      	movs	r0, #0
 80075d4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80075d8:	2300      	movs	r3, #0
 80075da:	2200      	movs	r2, #0
 80075dc:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80075e0:	f001 ff48 	bl	8009474 <__aeabi_dmul>
 80075e4:	3c01      	subs	r4, #1
 80075e6:	d1f7      	bne.n	80075d8 <_mprec_log10+0x10>
 80075e8:	bd10      	pop	{r4, pc}
 80075ea:	f24a 1368 	movw	r3, #41320	; 0xa168
 80075ee:	f6c0 0300 	movt	r3, #2048	; 0x800
 80075f2:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80075f6:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80075fa:	bd10      	pop	{r4, pc}

080075fc <__copybits>:
 80075fc:	b470      	push	{r4, r5, r6}
 80075fe:	3901      	subs	r1, #1
 8007600:	6915      	ldr	r5, [r2, #16]
 8007602:	f102 0314 	add.w	r3, r2, #20
 8007606:	114e      	asrs	r6, r1, #5
 8007608:	3601      	adds	r6, #1
 800760a:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800760e:	42ab      	cmp	r3, r5
 8007610:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8007614:	d20c      	bcs.n	8007630 <__copybits+0x34>
 8007616:	4601      	mov	r1, r0
 8007618:	f853 4b04 	ldr.w	r4, [r3], #4
 800761c:	429d      	cmp	r5, r3
 800761e:	f841 4b04 	str.w	r4, [r1], #4
 8007622:	d8f9      	bhi.n	8007618 <__copybits+0x1c>
 8007624:	1aab      	subs	r3, r5, r2
 8007626:	3b15      	subs	r3, #21
 8007628:	f023 0303 	bic.w	r3, r3, #3
 800762c:	3304      	adds	r3, #4
 800762e:	4418      	add	r0, r3
 8007630:	4286      	cmp	r6, r0
 8007632:	d904      	bls.n	800763e <__copybits+0x42>
 8007634:	2300      	movs	r3, #0
 8007636:	f840 3b04 	str.w	r3, [r0], #4
 800763a:	4286      	cmp	r6, r0
 800763c:	d8fb      	bhi.n	8007636 <__copybits+0x3a>
 800763e:	bc70      	pop	{r4, r5, r6}
 8007640:	4770      	bx	lr
 8007642:	bf00      	nop

08007644 <__any_on>:
 8007644:	6903      	ldr	r3, [r0, #16]
 8007646:	114a      	asrs	r2, r1, #5
 8007648:	b410      	push	{r4}
 800764a:	4293      	cmp	r3, r2
 800764c:	f100 0414 	add.w	r4, r0, #20
 8007650:	bfb8      	it	lt
 8007652:	eb04 0383 	addlt.w	r3, r4, r3, lsl #2
 8007656:	db13      	blt.n	8007680 <__any_on+0x3c>
 8007658:	dd10      	ble.n	800767c <__any_on+0x38>
 800765a:	f011 011f 	ands.w	r1, r1, #31
 800765e:	d00d      	beq.n	800767c <__any_on+0x38>
 8007660:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 8007664:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007668:	fa20 f201 	lsr.w	r2, r0, r1
 800766c:	fa02 f101 	lsl.w	r1, r2, r1
 8007670:	4281      	cmp	r1, r0
 8007672:	d005      	beq.n	8007680 <__any_on+0x3c>
 8007674:	2001      	movs	r0, #1
 8007676:	f85d 4b04 	ldr.w	r4, [sp], #4
 800767a:	4770      	bx	lr
 800767c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007680:	429c      	cmp	r4, r3
 8007682:	d20a      	bcs.n	800769a <__any_on+0x56>
 8007684:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8007688:	3b04      	subs	r3, #4
 800768a:	b122      	cbz	r2, 8007696 <__any_on+0x52>
 800768c:	e7f2      	b.n	8007674 <__any_on+0x30>
 800768e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007692:	2a00      	cmp	r2, #0
 8007694:	d1ee      	bne.n	8007674 <__any_on+0x30>
 8007696:	429c      	cmp	r4, r3
 8007698:	d3f9      	bcc.n	800768e <__any_on+0x4a>
 800769a:	2000      	movs	r0, #0
 800769c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076a0:	4770      	bx	lr
 80076a2:	bf00      	nop

080076a4 <__fpclassifyd>:
 80076a4:	ea50 0301 	orrs.w	r3, r0, r1
 80076a8:	d101      	bne.n	80076ae <__fpclassifyd+0xa>
 80076aa:	2002      	movs	r0, #2
 80076ac:	4770      	bx	lr
 80076ae:	f1d0 0301 	rsbs	r3, r0, #1
 80076b2:	bf38      	it	cc
 80076b4:	2300      	movcc	r3, #0
 80076b6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80076ba:	bf08      	it	eq
 80076bc:	2800      	cmpeq	r0, #0
 80076be:	d0f4      	beq.n	80076aa <__fpclassifyd+0x6>
 80076c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80076c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80076c8:	f5a1 1080 	sub.w	r0, r1, #1048576	; 0x100000
 80076cc:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 80076d0:	4290      	cmp	r0, r2
 80076d2:	d801      	bhi.n	80076d8 <__fpclassifyd+0x34>
 80076d4:	2004      	movs	r0, #4
 80076d6:	4770      	bx	lr
 80076d8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80076dc:	d201      	bcs.n	80076e2 <__fpclassifyd+0x3e>
 80076de:	2003      	movs	r0, #3
 80076e0:	4770      	bx	lr
 80076e2:	2000      	movs	r0, #0
 80076e4:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 80076e8:	4281      	cmp	r1, r0
 80076ea:	bf14      	ite	ne
 80076ec:	2000      	movne	r0, #0
 80076ee:	f003 0001 	andeq.w	r0, r3, #1
 80076f2:	4770      	bx	lr

080076f4 <_sbrk_r>:
 80076f4:	b538      	push	{r3, r4, r5, lr}
 80076f6:	f240 54d8 	movw	r4, #1496	; 0x5d8
 80076fa:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80076fe:	4605      	mov	r5, r0
 8007700:	4608      	mov	r0, r1
 8007702:	2300      	movs	r3, #0
 8007704:	6023      	str	r3, [r4, #0]
 8007706:	f7fb ff43 	bl	8003590 <_sbrk>
 800770a:	1c43      	adds	r3, r0, #1
 800770c:	d000      	beq.n	8007710 <_sbrk_r+0x1c>
 800770e:	bd38      	pop	{r3, r4, r5, pc}
 8007710:	6823      	ldr	r3, [r4, #0]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d0fb      	beq.n	800770e <_sbrk_r+0x1a>
 8007716:	602b      	str	r3, [r5, #0]
 8007718:	bd38      	pop	{r3, r4, r5, pc}
 800771a:	bf00      	nop

0800771c <strcmp>:
 800771c:	ea40 0c01 	orr.w	ip, r0, r1
 8007720:	f01c 0f07 	tst.w	ip, #7
 8007724:	d127      	bne.n	8007776 <strcmp+0x5a>
 8007726:	f1bd 0d10 	subs.w	sp, sp, #16
 800772a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800772e:	e9cd 6700 	strd	r6, r7, [sp]
 8007732:	f06f 0600 	mvn.w	r6, #0
 8007736:	f04f 0700 	mov.w	r7, #0
 800773a:	bf00      	nop
 800773c:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007740:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 8007744:	42a2      	cmp	r2, r4
 8007746:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 800774a:	ea2c 0c02 	bic.w	ip, ip, r2
 800774e:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007752:	bf08      	it	eq
 8007754:	f1bc 0f00 	cmpeq.w	ip, #0
 8007758:	f040 80e5 	bne.w	8007926 <strcmp+0x20a>
 800775c:	42ab      	cmp	r3, r5
 800775e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007762:	ea2c 0c03 	bic.w	ip, ip, r3
 8007766:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800776a:	bf08      	it	eq
 800776c:	f1bc 0f00 	cmpeq.w	ip, #0
 8007770:	f040 80d6 	bne.w	8007920 <strcmp+0x204>
 8007774:	e7e2      	b.n	800773c <strcmp+0x20>
 8007776:	f010 0c03 	ands.w	ip, r0, #3
 800777a:	d021      	beq.n	80077c0 <strcmp+0xa4>
 800777c:	f020 0003 	bic.w	r0, r0, #3
 8007780:	f850 2b04 	ldr.w	r2, [r0], #4
 8007784:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
 8007788:	d008      	beq.n	800779c <strcmp+0x80>
 800778a:	d20f      	bcs.n	80077ac <strcmp+0x90>
 800778c:	f811 cb01 	ldrb.w	ip, [r1], #1
 8007790:	fa5f f392 	uxtb.w	r3, r2, ror #8
 8007794:	ebb3 0c0c 	subs.w	ip, r3, ip
 8007798:	d110      	bne.n	80077bc <strcmp+0xa0>
 800779a:	b17b      	cbz	r3, 80077bc <strcmp+0xa0>
 800779c:	f811 cb01 	ldrb.w	ip, [r1], #1
 80077a0:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
 80077a4:	ebb3 0c0c 	subs.w	ip, r3, ip
 80077a8:	d108      	bne.n	80077bc <strcmp+0xa0>
 80077aa:	b13b      	cbz	r3, 80077bc <strcmp+0xa0>
 80077ac:	f811 cb01 	ldrb.w	ip, [r1], #1
 80077b0:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
 80077b4:	ebb3 0c0c 	subs.w	ip, r3, ip
 80077b8:	d100      	bne.n	80077bc <strcmp+0xa0>
 80077ba:	b90b      	cbnz	r3, 80077c0 <strcmp+0xa4>
 80077bc:	4660      	mov	r0, ip
 80077be:	4770      	bx	lr
 80077c0:	f1bd 0d10 	subs.w	sp, sp, #16
 80077c4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80077c8:	e9cd 6700 	strd	r6, r7, [sp]
 80077cc:	f06f 0600 	mvn.w	r6, #0
 80077d0:	f04f 0700 	mov.w	r7, #0
 80077d4:	f011 0c03 	ands.w	ip, r1, #3
 80077d8:	d133      	bne.n	8007842 <strcmp+0x126>
 80077da:	f010 0f04 	tst.w	r0, #4
 80077de:	d00f      	beq.n	8007800 <strcmp+0xe4>
 80077e0:	f850 2b04 	ldr.w	r2, [r0], #4
 80077e4:	f851 4b04 	ldr.w	r4, [r1], #4
 80077e8:	42a2      	cmp	r2, r4
 80077ea:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 80077ee:	ea2c 0c02 	bic.w	ip, ip, r2
 80077f2:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 80077f6:	bf08      	it	eq
 80077f8:	f1bc 0f00 	cmpeq.w	ip, #0
 80077fc:	f040 8093 	bne.w	8007926 <strcmp+0x20a>
 8007800:	f011 0f04 	tst.w	r1, #4
 8007804:	d099      	beq.n	800773a <strcmp+0x1e>
 8007806:	f851 5b04 	ldr.w	r5, [r1], #4
 800780a:	bf00      	nop
 800780c:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007810:	42aa      	cmp	r2, r5
 8007812:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007816:	ea2c 0c02 	bic.w	ip, ip, r2
 800781a:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800781e:	bf08      	it	eq
 8007820:	f1bc 0f00 	cmpeq.w	ip, #0
 8007824:	d179      	bne.n	800791a <strcmp+0x1fe>
 8007826:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 800782a:	42a3      	cmp	r3, r4
 800782c:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007830:	ea2c 0c03 	bic.w	ip, ip, r3
 8007834:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007838:	bf08      	it	eq
 800783a:	f1bc 0f00 	cmpeq.w	ip, #0
 800783e:	d169      	bne.n	8007914 <strcmp+0x1f8>
 8007840:	e7e4      	b.n	800780c <strcmp+0xf0>
 8007842:	f021 0103 	bic.w	r1, r1, #3
 8007846:	f1bc 0f02 	cmp.w	ip, #2
 800784a:	d020      	beq.n	800788e <strcmp+0x172>
 800784c:	da3f      	bge.n	80078ce <strcmp+0x1b2>
 800784e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007852:	bf00      	nop
 8007854:	f850 3b04 	ldr.w	r3, [r0], #4
 8007858:	ea4f 2515 	mov.w	r5, r5, lsr #8
 800785c:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007860:	ea2c 0c03 	bic.w	ip, ip, r3
 8007864:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007868:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
 800786c:	ea03 2216 	and.w	r2, r3, r6, lsr #8
 8007870:	bf08      	it	eq
 8007872:	42aa      	cmpeq	r2, r5
 8007874:	d151      	bne.n	800791a <strcmp+0x1fe>
 8007876:	f851 5b04 	ldr.w	r5, [r1], #4
 800787a:	f1bc 0f00 	cmp.w	ip, #0
 800787e:	ea82 0303 	eor.w	r3, r2, r3
 8007882:	ea4f 6205 	mov.w	r2, r5, lsl #24
 8007886:	bf08      	it	eq
 8007888:	4293      	cmpeq	r3, r2
 800788a:	d140      	bne.n	800790e <strcmp+0x1f2>
 800788c:	e7e2      	b.n	8007854 <strcmp+0x138>
 800788e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007892:	bf00      	nop
 8007894:	f850 3b04 	ldr.w	r3, [r0], #4
 8007898:	ea4f 4515 	mov.w	r5, r5, lsr #16
 800789c:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 80078a0:	ea2c 0c03 	bic.w	ip, ip, r3
 80078a4:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 80078a8:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
 80078ac:	ea03 4216 	and.w	r2, r3, r6, lsr #16
 80078b0:	bf08      	it	eq
 80078b2:	42aa      	cmpeq	r2, r5
 80078b4:	d131      	bne.n	800791a <strcmp+0x1fe>
 80078b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80078ba:	f1bc 0f00 	cmp.w	ip, #0
 80078be:	ea82 0303 	eor.w	r3, r2, r3
 80078c2:	ea4f 4205 	mov.w	r2, r5, lsl #16
 80078c6:	bf08      	it	eq
 80078c8:	4293      	cmpeq	r3, r2
 80078ca:	d120      	bne.n	800790e <strcmp+0x1f2>
 80078cc:	e7e2      	b.n	8007894 <strcmp+0x178>
 80078ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80078d2:	bf00      	nop
 80078d4:	f850 3b04 	ldr.w	r3, [r0], #4
 80078d8:	ea4f 6515 	mov.w	r5, r5, lsr #24
 80078dc:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 80078e0:	ea2c 0c03 	bic.w	ip, ip, r3
 80078e4:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 80078e8:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
 80078ec:	ea03 6216 	and.w	r2, r3, r6, lsr #24
 80078f0:	bf08      	it	eq
 80078f2:	42aa      	cmpeq	r2, r5
 80078f4:	d111      	bne.n	800791a <strcmp+0x1fe>
 80078f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80078fa:	f1bc 0f00 	cmp.w	ip, #0
 80078fe:	ea82 0303 	eor.w	r3, r2, r3
 8007902:	ea4f 2205 	mov.w	r2, r5, lsl #8
 8007906:	bf08      	it	eq
 8007908:	4293      	cmpeq	r3, r2
 800790a:	d100      	bne.n	800790e <strcmp+0x1f2>
 800790c:	e7e2      	b.n	80078d4 <strcmp+0x1b8>
 800790e:	ba19      	rev	r1, r3
 8007910:	ba12      	rev	r2, r2
 8007912:	e00a      	b.n	800792a <strcmp+0x20e>
 8007914:	ba19      	rev	r1, r3
 8007916:	ba22      	rev	r2, r4
 8007918:	e007      	b.n	800792a <strcmp+0x20e>
 800791a:	ba11      	rev	r1, r2
 800791c:	ba2a      	rev	r2, r5
 800791e:	e004      	b.n	800792a <strcmp+0x20e>
 8007920:	ba19      	rev	r1, r3
 8007922:	ba2a      	rev	r2, r5
 8007924:	e001      	b.n	800792a <strcmp+0x20e>
 8007926:	ba11      	rev	r1, r2
 8007928:	ba22      	rev	r2, r4
 800792a:	fa9c f08c 	rev.w	r0, ip
 800792e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007932:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007936:	f11d 0d10 	adds.w	sp, sp, #16
 800793a:	b138      	cbz	r0, 800794c <strcmp+0x230>
 800793c:	fab0 f080 	clz	r0, r0
 8007940:	f1c0 0018 	rsb	r0, r0, #24
 8007944:	fa21 f100 	lsr.w	r1, r1, r0
 8007948:	fa22 f200 	lsr.w	r2, r2, r0
 800794c:	2001      	movs	r0, #1
 800794e:	4291      	cmp	r1, r2
 8007950:	bf98      	it	ls
 8007952:	4180      	sbcls	r0, r0
 8007954:	4770      	bx	lr
 8007956:	bf00      	nop

08007958 <strlen>:
 8007958:	f020 0103 	bic.w	r1, r0, #3
 800795c:	f010 0003 	ands.w	r0, r0, #3
 8007960:	f1c0 0000 	rsb	r0, r0, #0
 8007964:	f851 3b04 	ldr.w	r3, [r1], #4
 8007968:	f100 0c04 	add.w	ip, r0, #4
 800796c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8007970:	f06f 0200 	mvn.w	r2, #0
 8007974:	bf1c      	itt	ne
 8007976:	fa22 f20c 	lsrne.w	r2, r2, ip
 800797a:	4313      	orrne	r3, r2
 800797c:	f04f 0c01 	mov.w	ip, #1
 8007980:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8007984:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8007988:	eba3 020c 	sub.w	r2, r3, ip
 800798c:	ea22 0203 	bic.w	r2, r2, r3
 8007990:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8007994:	bf04      	itt	eq
 8007996:	f851 3b04 	ldreq.w	r3, [r1], #4
 800799a:	3004      	addeq	r0, #4
 800799c:	d0f4      	beq.n	8007988 <strlen+0x30>
 800799e:	f013 0fff 	tst.w	r3, #255	; 0xff
 80079a2:	bf1f      	itttt	ne
 80079a4:	3001      	addne	r0, #1
 80079a6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 80079aa:	3001      	addne	r0, #1
 80079ac:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 80079b0:	bf18      	it	ne
 80079b2:	3001      	addne	r0, #1
 80079b4:	4770      	bx	lr
 80079b6:	bf00      	nop

080079b8 <__ssprint_r>:
 80079b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079bc:	4692      	mov	sl, r2
 80079be:	6894      	ldr	r4, [r2, #8]
 80079c0:	b083      	sub	sp, #12
 80079c2:	4680      	mov	r8, r0
 80079c4:	460d      	mov	r5, r1
 80079c6:	6816      	ldr	r6, [r2, #0]
 80079c8:	2c00      	cmp	r4, #0
 80079ca:	d071      	beq.n	8007ab0 <__ssprint_r+0xf8>
 80079cc:	f04f 0b00 	mov.w	fp, #0
 80079d0:	6808      	ldr	r0, [r1, #0]
 80079d2:	688b      	ldr	r3, [r1, #8]
 80079d4:	465c      	mov	r4, fp
 80079d6:	2c00      	cmp	r4, #0
 80079d8:	d045      	beq.n	8007a66 <__ssprint_r+0xae>
 80079da:	429c      	cmp	r4, r3
 80079dc:	461f      	mov	r7, r3
 80079de:	d348      	bcc.n	8007a72 <__ssprint_r+0xba>
 80079e0:	89ab      	ldrh	r3, [r5, #12]
 80079e2:	f413 6f90 	tst.w	r3, #1152	; 0x480
 80079e6:	bf08      	it	eq
 80079e8:	46b9      	moveq	r9, r7
 80079ea:	d02c      	beq.n	8007a46 <__ssprint_r+0x8e>
 80079ec:	696f      	ldr	r7, [r5, #20]
 80079ee:	1c62      	adds	r2, r4, #1
 80079f0:	6929      	ldr	r1, [r5, #16]
 80079f2:	eb07 0947 	add.w	r9, r7, r7, lsl #1
 80079f6:	1a47      	subs	r7, r0, r1
 80079f8:	443a      	add	r2, r7
 80079fa:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
 80079fe:	ea4f 0969 	mov.w	r9, r9, asr #1
 8007a02:	4591      	cmp	r9, r2
 8007a04:	bf34      	ite	cc
 8007a06:	4691      	movcc	r9, r2
 8007a08:	464a      	movcs	r2, r9
 8007a0a:	055b      	lsls	r3, r3, #21
 8007a0c:	d534      	bpl.n	8007a78 <__ssprint_r+0xc0>
 8007a0e:	4611      	mov	r1, r2
 8007a10:	4640      	mov	r0, r8
 8007a12:	f7fe fe53 	bl	80066bc <_malloc_r>
 8007a16:	2800      	cmp	r0, #0
 8007a18:	d038      	beq.n	8007a8c <__ssprint_r+0xd4>
 8007a1a:	6929      	ldr	r1, [r5, #16]
 8007a1c:	463a      	mov	r2, r7
 8007a1e:	9001      	str	r0, [sp, #4]
 8007a20:	f7ff f94c 	bl	8006cbc <memcpy>
 8007a24:	89aa      	ldrh	r2, [r5, #12]
 8007a26:	9b01      	ldr	r3, [sp, #4]
 8007a28:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8007a2c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007a30:	81aa      	strh	r2, [r5, #12]
 8007a32:	19d8      	adds	r0, r3, r7
 8007a34:	f8c5 9014 	str.w	r9, [r5, #20]
 8007a38:	ebc7 0709 	rsb	r7, r7, r9
 8007a3c:	46a1      	mov	r9, r4
 8007a3e:	60af      	str	r7, [r5, #8]
 8007a40:	4627      	mov	r7, r4
 8007a42:	612b      	str	r3, [r5, #16]
 8007a44:	6028      	str	r0, [r5, #0]
 8007a46:	464a      	mov	r2, r9
 8007a48:	4659      	mov	r1, fp
 8007a4a:	f000 fef5 	bl	8008838 <memmove>
 8007a4e:	f8da 2008 	ldr.w	r2, [sl, #8]
 8007a52:	68ab      	ldr	r3, [r5, #8]
 8007a54:	6828      	ldr	r0, [r5, #0]
 8007a56:	1b14      	subs	r4, r2, r4
 8007a58:	1bdb      	subs	r3, r3, r7
 8007a5a:	60ab      	str	r3, [r5, #8]
 8007a5c:	4448      	add	r0, r9
 8007a5e:	6028      	str	r0, [r5, #0]
 8007a60:	f8ca 4008 	str.w	r4, [sl, #8]
 8007a64:	b324      	cbz	r4, 8007ab0 <__ssprint_r+0xf8>
 8007a66:	f8d6 b000 	ldr.w	fp, [r6]
 8007a6a:	3608      	adds	r6, #8
 8007a6c:	f856 4c04 	ldr.w	r4, [r6, #-4]
 8007a70:	e7b1      	b.n	80079d6 <__ssprint_r+0x1e>
 8007a72:	4627      	mov	r7, r4
 8007a74:	46a1      	mov	r9, r4
 8007a76:	e7e6      	b.n	8007a46 <__ssprint_r+0x8e>
 8007a78:	4640      	mov	r0, r8
 8007a7a:	f000 ff95 	bl	80089a8 <_realloc_r>
 8007a7e:	4603      	mov	r3, r0
 8007a80:	2800      	cmp	r0, #0
 8007a82:	d1d6      	bne.n	8007a32 <__ssprint_r+0x7a>
 8007a84:	4640      	mov	r0, r8
 8007a86:	6929      	ldr	r1, [r5, #16]
 8007a88:	f000 fe0a 	bl	80086a0 <_free_r>
 8007a8c:	89aa      	ldrh	r2, [r5, #12]
 8007a8e:	f04f 34ff 	mov.w	r4, #4294967295
 8007a92:	230c      	movs	r3, #12
 8007a94:	4620      	mov	r0, r4
 8007a96:	f8c8 3000 	str.w	r3, [r8]
 8007a9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	81aa      	strh	r2, [r5, #12]
 8007aa2:	f8ca 3008 	str.w	r3, [sl, #8]
 8007aa6:	f8ca 3004 	str.w	r3, [sl, #4]
 8007aaa:	b003      	add	sp, #12
 8007aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ab0:	4620      	mov	r0, r4
 8007ab2:	f8ca 4004 	str.w	r4, [sl, #4]
 8007ab6:	b003      	add	sp, #12
 8007ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007abc <_svfiprintf_r>:
 8007abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ac0:	b0b3      	sub	sp, #204	; 0xcc
 8007ac2:	4692      	mov	sl, r2
 8007ac4:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ac6:	898b      	ldrh	r3, [r1, #12]
 8007ac8:	9108      	str	r1, [sp, #32]
 8007aca:	061a      	lsls	r2, r3, #24
 8007acc:	9005      	str	r0, [sp, #20]
 8007ace:	d503      	bpl.n	8007ad8 <_svfiprintf_r+0x1c>
 8007ad0:	690b      	ldr	r3, [r1, #16]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	f000 8522 	beq.w	800851c <_svfiprintf_r+0xa60>
 8007ad8:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8007adc:	f24a 2590 	movw	r5, #41616	; 0xa290
 8007ae0:	4646      	mov	r6, r8
 8007ae2:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007ae6:	f10d 0487 	add.w	r4, sp, #135	; 0x87
 8007aea:	2300      	movs	r3, #0
 8007aec:	950d      	str	r5, [sp, #52]	; 0x34
 8007aee:	f105 0710 	add.w	r7, r5, #16
 8007af2:	930e      	str	r3, [sp, #56]	; 0x38
 8007af4:	ebc4 0508 	rsb	r5, r4, r8
 8007af8:	9401      	str	r4, [sp, #4]
 8007afa:	930a      	str	r3, [sp, #40]	; 0x28
 8007afc:	9511      	str	r5, [sp, #68]	; 0x44
 8007afe:	9317      	str	r3, [sp, #92]	; 0x5c
 8007b00:	9316      	str	r3, [sp, #88]	; 0x58
 8007b02:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 8007b06:	f89a 3000 	ldrb.w	r3, [sl]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	bf18      	it	ne
 8007b0e:	2b25      	cmpne	r3, #37	; 0x25
 8007b10:	f000 83ca 	beq.w	80082a8 <_svfiprintf_r+0x7ec>
 8007b14:	f10a 0201 	add.w	r2, sl, #1
 8007b18:	4614      	mov	r4, r2
 8007b1a:	3201      	adds	r2, #1
 8007b1c:	7823      	ldrb	r3, [r4, #0]
 8007b1e:	2b25      	cmp	r3, #37	; 0x25
 8007b20:	bf18      	it	ne
 8007b22:	2b00      	cmpne	r3, #0
 8007b24:	d1f8      	bne.n	8007b18 <_svfiprintf_r+0x5c>
 8007b26:	ebb4 050a 	subs.w	r5, r4, sl
 8007b2a:	d010      	beq.n	8007b4e <_svfiprintf_r+0x92>
 8007b2c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007b2e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007b30:	3301      	adds	r3, #1
 8007b32:	f8c6 a000 	str.w	sl, [r6]
 8007b36:	2b07      	cmp	r3, #7
 8007b38:	6075      	str	r5, [r6, #4]
 8007b3a:	442a      	add	r2, r5
 8007b3c:	9316      	str	r3, [sp, #88]	; 0x58
 8007b3e:	9217      	str	r2, [sp, #92]	; 0x5c
 8007b40:	bfd8      	it	le
 8007b42:	3608      	addle	r6, #8
 8007b44:	f300 8436 	bgt.w	80083b4 <_svfiprintf_r+0x8f8>
 8007b48:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007b4a:	4428      	add	r0, r5
 8007b4c:	900a      	str	r0, [sp, #40]	; 0x28
 8007b4e:	7823      	ldrb	r3, [r4, #0]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	f000 83bc 	beq.w	80082ce <_svfiprintf_r+0x812>
 8007b56:	2300      	movs	r3, #0
 8007b58:	f104 0a01 	add.w	sl, r4, #1
 8007b5c:	4619      	mov	r1, r3
 8007b5e:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 8007b62:	4608      	mov	r0, r1
 8007b64:	9304      	str	r3, [sp, #16]
 8007b66:	9302      	str	r3, [sp, #8]
 8007b68:	7863      	ldrb	r3, [r4, #1]
 8007b6a:	f04f 34ff 	mov.w	r4, #4294967295
 8007b6e:	9403      	str	r4, [sp, #12]
 8007b70:	f10a 0a01 	add.w	sl, sl, #1
 8007b74:	f1a3 0220 	sub.w	r2, r3, #32
 8007b78:	2a58      	cmp	r2, #88	; 0x58
 8007b7a:	f200 82b5 	bhi.w	80080e8 <_svfiprintf_r+0x62c>
 8007b7e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007b82:	02b302a3 	adcseq	r0, r3, #805306378	; 0x3000000a
 8007b86:	02aa02b3 	adceq	r0, sl, #805306379	; 0x3000000b
 8007b8a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007b8e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007b92:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007b96:	02850059 	addeq	r0, r5, #89	; 0x59
 8007b9a:	006102b3 	strhteq	r0, [r1], #-35	; 0xffffffdd
 8007b9e:	02b3020c 	adcseq	r0, r3, #12, 4	; 0xc0000000
 8007ba2:	01f70205 	mvnseq	r0, r5, lsl #4
 8007ba6:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007baa:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007bae:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007bb2:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007bb6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bba:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bbe:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bc2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bc6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bca:	02b301dc 	adcseq	r0, r3, #220, 2	; 0x37
 8007bce:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bd2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bd6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bda:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bde:	026902b3 	rsbeq	r0, r9, #805306379	; 0x3000000b
 8007be2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007be6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bea:	022c02b3 	eoreq	r0, ip, #805306379	; 0x3000000b
 8007bee:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bf2:	02b30245 	adcseq	r0, r3, #1342177284	; 0x50000004
 8007bf6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bfa:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bfe:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c02:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c06:	01ca02b3 	strheq	r0, [sl, #35]	; 0x23
 8007c0a:	02b301b0 	adcseq	r0, r3, #176, 2	; 0x2c
 8007c0e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c12:	01b001a9 	lsrseq	r0, r9, #3
 8007c16:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c1a:	02b30197 	adcseq	r0, r3, #-1073741787	; 0xc0000025
 8007c1e:	01310185 	teqeq	r1, r5, lsl #3
 8007c22:	017e0142 	cmneq	lr, r2, asr #2
 8007c26:	015902b3 	ldrheq	r0, [r9, #-35]	; 0xffffffdd
 8007c2a:	006802b3 	strhteq	r0, [r8], #-35	; 0xffffffdd
 8007c2e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c32:	9c0b0289 	sfmls	f0, 4, [fp], {137}	; 0x89
 8007c36:	1d23      	adds	r3, r4, #4
 8007c38:	6820      	ldr	r0, [r4, #0]
 8007c3a:	2800      	cmp	r0, #0
 8007c3c:	f280 8400 	bge.w	8008440 <_svfiprintf_r+0x984>
 8007c40:	4240      	negs	r0, r0
 8007c42:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c44:	9d02      	ldr	r5, [sp, #8]
 8007c46:	f045 0504 	orr.w	r5, r5, #4
 8007c4a:	9502      	str	r5, [sp, #8]
 8007c4c:	f89a 3000 	ldrb.w	r3, [sl]
 8007c50:	e78e      	b.n	8007b70 <_svfiprintf_r+0xb4>
 8007c52:	9d02      	ldr	r5, [sp, #8]
 8007c54:	9004      	str	r0, [sp, #16]
 8007c56:	06aa      	lsls	r2, r5, #26
 8007c58:	f140 81c8 	bpl.w	8007fec <_svfiprintf_r+0x530>
 8007c5c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007c5e:	2301      	movs	r3, #1
 8007c60:	1de2      	adds	r2, r4, #7
 8007c62:	f022 0207 	bic.w	r2, r2, #7
 8007c66:	f102 0508 	add.w	r5, r2, #8
 8007c6a:	950b      	str	r5, [sp, #44]	; 0x2c
 8007c6c:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007c70:	f04f 0c00 	mov.w	ip, #0
 8007c74:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 8007c78:	9a03      	ldr	r2, [sp, #12]
 8007c7a:	2a00      	cmp	r2, #0
 8007c7c:	bfa2      	ittt	ge
 8007c7e:	9802      	ldrge	r0, [sp, #8]
 8007c80:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 8007c84:	9002      	strge	r0, [sp, #8]
 8007c86:	ea54 0105 	orrs.w	r1, r4, r5
 8007c8a:	9803      	ldr	r0, [sp, #12]
 8007c8c:	bf0c      	ite	eq
 8007c8e:	2200      	moveq	r2, #0
 8007c90:	2201      	movne	r2, #1
 8007c92:	2800      	cmp	r0, #0
 8007c94:	bf18      	it	ne
 8007c96:	f042 0201 	orrne.w	r2, r2, #1
 8007c9a:	2a00      	cmp	r2, #0
 8007c9c:	f000 8306 	beq.w	80082ac <_svfiprintf_r+0x7f0>
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	f000 83ab 	beq.w	80083fc <_svfiprintf_r+0x940>
 8007ca6:	2b02      	cmp	r3, #2
 8007ca8:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 8007cac:	d179      	bne.n	8007da2 <_svfiprintf_r+0x2e6>
 8007cae:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8007cb2:	f004 010f 	and.w	r1, r4, #15
 8007cb6:	0923      	lsrs	r3, r4, #4
 8007cb8:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8007cbc:	0928      	lsrs	r0, r5, #4
 8007cbe:	f81b 1001 	ldrb.w	r1, [fp, r1]
 8007cc2:	461c      	mov	r4, r3
 8007cc4:	4605      	mov	r5, r0
 8007cc6:	4691      	mov	r9, r2
 8007cc8:	ea54 0005 	orrs.w	r0, r4, r5
 8007ccc:	f102 32ff 	add.w	r2, r2, #4294967295
 8007cd0:	f889 1000 	strb.w	r1, [r9]
 8007cd4:	d1ed      	bne.n	8007cb2 <_svfiprintf_r+0x1f6>
 8007cd6:	ebc9 0308 	rsb	r3, r9, r8
 8007cda:	9306      	str	r3, [sp, #24]
 8007cdc:	9c06      	ldr	r4, [sp, #24]
 8007cde:	9d03      	ldr	r5, [sp, #12]
 8007ce0:	42ac      	cmp	r4, r5
 8007ce2:	bfb8      	it	lt
 8007ce4:	462c      	movlt	r4, r5
 8007ce6:	f1bc 0f00 	cmp.w	ip, #0
 8007cea:	d000      	beq.n	8007cee <_svfiprintf_r+0x232>
 8007cec:	3401      	adds	r4, #1
 8007cee:	9b02      	ldr	r3, [sp, #8]
 8007cf0:	9d02      	ldr	r5, [sp, #8]
 8007cf2:	f013 0302 	ands.w	r3, r3, #2
 8007cf6:	9309      	str	r3, [sp, #36]	; 0x24
 8007cf8:	bf18      	it	ne
 8007cfa:	3402      	addne	r4, #2
 8007cfc:	f015 0584 	ands.w	r5, r5, #132	; 0x84
 8007d00:	950c      	str	r5, [sp, #48]	; 0x30
 8007d02:	f040 8201 	bne.w	8008108 <_svfiprintf_r+0x64c>
 8007d06:	9804      	ldr	r0, [sp, #16]
 8007d08:	1b05      	subs	r5, r0, r4
 8007d0a:	2d00      	cmp	r5, #0
 8007d0c:	f340 81fc 	ble.w	8008108 <_svfiprintf_r+0x64c>
 8007d10:	2d10      	cmp	r5, #16
 8007d12:	f24a 2390 	movw	r3, #41616	; 0xa290
 8007d16:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007d18:	f340 840d 	ble.w	8008536 <_svfiprintf_r+0xa7a>
 8007d1c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8007d20:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8007d24:	9410      	str	r4, [sp, #64]	; 0x40
 8007d26:	f04f 0b10 	mov.w	fp, #16
 8007d2a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007d2c:	9307      	str	r3, [sp, #28]
 8007d2e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007d32:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8007d34:	e002      	b.n	8007d3c <_svfiprintf_r+0x280>
 8007d36:	3d10      	subs	r5, #16
 8007d38:	2d10      	cmp	r5, #16
 8007d3a:	dd17      	ble.n	8007d6c <_svfiprintf_r+0x2b0>
 8007d3c:	3201      	adds	r2, #1
 8007d3e:	3110      	adds	r1, #16
 8007d40:	2a07      	cmp	r2, #7
 8007d42:	e886 0810 	stmia.w	r6, {r4, fp}
 8007d46:	9216      	str	r2, [sp, #88]	; 0x58
 8007d48:	f106 0608 	add.w	r6, r6, #8
 8007d4c:	9117      	str	r1, [sp, #92]	; 0x5c
 8007d4e:	ddf2      	ble.n	8007d36 <_svfiprintf_r+0x27a>
 8007d50:	9805      	ldr	r0, [sp, #20]
 8007d52:	4649      	mov	r1, r9
 8007d54:	aa15      	add	r2, sp, #84	; 0x54
 8007d56:	4646      	mov	r6, r8
 8007d58:	f7ff fe2e 	bl	80079b8 <__ssprint_r>
 8007d5c:	2800      	cmp	r0, #0
 8007d5e:	f040 82bd 	bne.w	80082dc <_svfiprintf_r+0x820>
 8007d62:	3d10      	subs	r5, #16
 8007d64:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007d66:	2d10      	cmp	r5, #16
 8007d68:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007d6a:	dce7      	bgt.n	8007d3c <_svfiprintf_r+0x280>
 8007d6c:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8007d70:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8007d72:	3201      	adds	r2, #1
 8007d74:	9b07      	ldr	r3, [sp, #28]
 8007d76:	2a07      	cmp	r2, #7
 8007d78:	4429      	add	r1, r5
 8007d7a:	9216      	str	r2, [sp, #88]	; 0x58
 8007d7c:	e886 0028 	stmia.w	r6, {r3, r5}
 8007d80:	bfd8      	it	le
 8007d82:	3608      	addle	r6, #8
 8007d84:	9117      	str	r1, [sp, #92]	; 0x5c
 8007d86:	f340 81c1 	ble.w	800810c <_svfiprintf_r+0x650>
 8007d8a:	9805      	ldr	r0, [sp, #20]
 8007d8c:	aa15      	add	r2, sp, #84	; 0x54
 8007d8e:	9908      	ldr	r1, [sp, #32]
 8007d90:	f7ff fe12 	bl	80079b8 <__ssprint_r>
 8007d94:	2800      	cmp	r0, #0
 8007d96:	f040 82a1 	bne.w	80082dc <_svfiprintf_r+0x820>
 8007d9a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007d9c:	4646      	mov	r6, r8
 8007d9e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007da0:	e1b4      	b.n	800810c <_svfiprintf_r+0x650>
 8007da2:	08e3      	lsrs	r3, r4, #3
 8007da4:	08e9      	lsrs	r1, r5, #3
 8007da6:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 8007daa:	4691      	mov	r9, r2
 8007dac:	460d      	mov	r5, r1
 8007dae:	f004 0207 	and.w	r2, r4, #7
 8007db2:	461c      	mov	r4, r3
 8007db4:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8007db8:	ea54 0105 	orrs.w	r1, r4, r5
 8007dbc:	f109 32ff 	add.w	r2, r9, #4294967295
 8007dc0:	f889 3000 	strb.w	r3, [r9]
 8007dc4:	d1ed      	bne.n	8007da2 <_svfiprintf_r+0x2e6>
 8007dc6:	9c02      	ldr	r4, [sp, #8]
 8007dc8:	4649      	mov	r1, r9
 8007dca:	07e0      	lsls	r0, r4, #31
 8007dcc:	f140 8347 	bpl.w	800845e <_svfiprintf_r+0x9a2>
 8007dd0:	2b30      	cmp	r3, #48	; 0x30
 8007dd2:	d080      	beq.n	8007cd6 <_svfiprintf_r+0x21a>
 8007dd4:	2330      	movs	r3, #48	; 0x30
 8007dd6:	ebc2 0408 	rsb	r4, r2, r8
 8007dda:	4691      	mov	r9, r2
 8007ddc:	9406      	str	r4, [sp, #24]
 8007dde:	f801 3c01 	strb.w	r3, [r1, #-1]
 8007de2:	e77b      	b.n	8007cdc <_svfiprintf_r+0x220>
 8007de4:	9d02      	ldr	r5, [sp, #8]
 8007de6:	9004      	str	r0, [sp, #16]
 8007de8:	f015 0320 	ands.w	r3, r5, #32
 8007dec:	f000 813c 	beq.w	8008068 <_svfiprintf_r+0x5ac>
 8007df0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007df2:	2300      	movs	r3, #0
 8007df4:	1de2      	adds	r2, r4, #7
 8007df6:	f022 0207 	bic.w	r2, r2, #7
 8007dfa:	f102 0508 	add.w	r5, r2, #8
 8007dfe:	950b      	str	r5, [sp, #44]	; 0x2c
 8007e00:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007e04:	e734      	b.n	8007c70 <_svfiprintf_r+0x1b4>
 8007e06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e08:	9d02      	ldr	r5, [sp, #8]
 8007e0a:	9004      	str	r0, [sp, #16]
 8007e0c:	f045 0502 	orr.w	r5, r5, #2
 8007e10:	9502      	str	r5, [sp, #8]
 8007e12:	1d1d      	adds	r5, r3, #4
 8007e14:	950b      	str	r5, [sp, #44]	; 0x2c
 8007e16:	f24a 5560 	movw	r5, #42336	; 0xa560
 8007e1a:	681c      	ldr	r4, [r3, #0]
 8007e1c:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007e20:	2330      	movs	r3, #48	; 0x30
 8007e22:	950e      	str	r5, [sp, #56]	; 0x38
 8007e24:	2500      	movs	r5, #0
 8007e26:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8007e2a:	2378      	movs	r3, #120	; 0x78
 8007e2c:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 8007e30:	2302      	movs	r3, #2
 8007e32:	e71d      	b.n	8007c70 <_svfiprintf_r+0x1b4>
 8007e34:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007e36:	9004      	str	r0, [sp, #16]
 8007e38:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007e3a:	f8d4 9000 	ldr.w	r9, [r4]
 8007e3e:	2400      	movs	r4, #0
 8007e40:	1d05      	adds	r5, r0, #4
 8007e42:	f88d 404f 	strb.w	r4, [sp, #79]	; 0x4f
 8007e46:	f1b9 0f00 	cmp.w	r9, #0
 8007e4a:	f000 8379 	beq.w	8008540 <_svfiprintf_r+0xa84>
 8007e4e:	9803      	ldr	r0, [sp, #12]
 8007e50:	2800      	cmp	r0, #0
 8007e52:	4648      	mov	r0, r9
 8007e54:	f2c0 834b 	blt.w	80084ee <_svfiprintf_r+0xa32>
 8007e58:	4621      	mov	r1, r4
 8007e5a:	9a03      	ldr	r2, [sp, #12]
 8007e5c:	f7fe fee6 	bl	8006c2c <memchr>
 8007e60:	2800      	cmp	r0, #0
 8007e62:	f000 837a 	beq.w	800855a <_svfiprintf_r+0xa9e>
 8007e66:	950b      	str	r5, [sp, #44]	; 0x2c
 8007e68:	ebc9 0000 	rsb	r0, r9, r0
 8007e6c:	9d03      	ldr	r5, [sp, #12]
 8007e6e:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8007e72:	42a8      	cmp	r0, r5
 8007e74:	bfb8      	it	lt
 8007e76:	4605      	movlt	r5, r0
 8007e78:	9403      	str	r4, [sp, #12]
 8007e7a:	9506      	str	r5, [sp, #24]
 8007e7c:	e72e      	b.n	8007cdc <_svfiprintf_r+0x220>
 8007e7e:	9c02      	ldr	r4, [sp, #8]
 8007e80:	f044 0420 	orr.w	r4, r4, #32
 8007e84:	9402      	str	r4, [sp, #8]
 8007e86:	f89a 3000 	ldrb.w	r3, [sl]
 8007e8a:	e671      	b.n	8007b70 <_svfiprintf_r+0xb4>
 8007e8c:	9c02      	ldr	r4, [sp, #8]
 8007e8e:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007e92:	06a0      	lsls	r0, r4, #26
 8007e94:	f100 831e 	bmi.w	80084d4 <_svfiprintf_r+0xa18>
 8007e98:	9c02      	ldr	r4, [sp, #8]
 8007e9a:	06e1      	lsls	r1, r4, #27
 8007e9c:	f140 8330 	bpl.w	8008500 <_svfiprintf_r+0xa44>
 8007ea0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007ea2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007ea4:	3504      	adds	r5, #4
 8007ea6:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8007eaa:	950b      	str	r5, [sp, #44]	; 0x2c
 8007eac:	601c      	str	r4, [r3, #0]
 8007eae:	e62a      	b.n	8007b06 <_svfiprintf_r+0x4a>
 8007eb0:	f89a 3000 	ldrb.w	r3, [sl]
 8007eb4:	4652      	mov	r2, sl
 8007eb6:	2b6c      	cmp	r3, #108	; 0x6c
 8007eb8:	bf05      	ittet	eq
 8007eba:	f10a 0a01 	addeq.w	sl, sl, #1
 8007ebe:	9c02      	ldreq	r4, [sp, #8]
 8007ec0:	9d02      	ldrne	r5, [sp, #8]
 8007ec2:	f044 0420 	orreq.w	r4, r4, #32
 8007ec6:	bf0b      	itete	eq
 8007ec8:	7853      	ldrbeq	r3, [r2, #1]
 8007eca:	f045 0510 	orrne.w	r5, r5, #16
 8007ece:	9402      	streq	r4, [sp, #8]
 8007ed0:	9502      	strne	r5, [sp, #8]
 8007ed2:	e64d      	b.n	8007b70 <_svfiprintf_r+0xb4>
 8007ed4:	9d02      	ldr	r5, [sp, #8]
 8007ed6:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8007eda:	9502      	str	r5, [sp, #8]
 8007edc:	f89a 3000 	ldrb.w	r3, [sl]
 8007ee0:	e646      	b.n	8007b70 <_svfiprintf_r+0xb4>
 8007ee2:	9d02      	ldr	r5, [sp, #8]
 8007ee4:	9004      	str	r0, [sp, #16]
 8007ee6:	06ab      	lsls	r3, r5, #26
 8007ee8:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007eec:	d52f      	bpl.n	8007f4e <_svfiprintf_r+0x492>
 8007eee:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007ef0:	1de3      	adds	r3, r4, #7
 8007ef2:	f023 0307 	bic.w	r3, r3, #7
 8007ef6:	f103 0508 	add.w	r5, r3, #8
 8007efa:	950b      	str	r5, [sp, #44]	; 0x2c
 8007efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f00:	4614      	mov	r4, r2
 8007f02:	461d      	mov	r5, r3
 8007f04:	2a00      	cmp	r2, #0
 8007f06:	f173 0000 	sbcs.w	r0, r3, #0
 8007f0a:	f2c0 82c8 	blt.w	800849e <_svfiprintf_r+0x9e2>
 8007f0e:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8007f12:	2301      	movs	r3, #1
 8007f14:	e6b0      	b.n	8007c78 <_svfiprintf_r+0x1bc>
 8007f16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f18:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 8007f1c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007f1e:	2401      	movs	r4, #1
 8007f20:	2200      	movs	r2, #0
 8007f22:	9004      	str	r0, [sp, #16]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	3504      	adds	r5, #4
 8007f28:	9406      	str	r4, [sp, #24]
 8007f2a:	950b      	str	r5, [sp, #44]	; 0x2c
 8007f2c:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 8007f30:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8007f34:	2500      	movs	r5, #0
 8007f36:	9503      	str	r5, [sp, #12]
 8007f38:	e6d9      	b.n	8007cee <_svfiprintf_r+0x232>
 8007f3a:	9c02      	ldr	r4, [sp, #8]
 8007f3c:	9004      	str	r0, [sp, #16]
 8007f3e:	f044 0410 	orr.w	r4, r4, #16
 8007f42:	9402      	str	r4, [sp, #8]
 8007f44:	9d02      	ldr	r5, [sp, #8]
 8007f46:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007f4a:	06ab      	lsls	r3, r5, #26
 8007f4c:	d4cf      	bmi.n	8007eee <_svfiprintf_r+0x432>
 8007f4e:	9c02      	ldr	r4, [sp, #8]
 8007f50:	06e5      	lsls	r5, r4, #27
 8007f52:	f100 8297 	bmi.w	8008484 <_svfiprintf_r+0x9c8>
 8007f56:	9c02      	ldr	r4, [sp, #8]
 8007f58:	0664      	lsls	r4, r4, #25
 8007f5a:	f140 8293 	bpl.w	8008484 <_svfiprintf_r+0x9c8>
 8007f5e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007f60:	3004      	adds	r0, #4
 8007f62:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 8007f66:	900b      	str	r0, [sp, #44]	; 0x2c
 8007f68:	4622      	mov	r2, r4
 8007f6a:	17e5      	asrs	r5, r4, #31
 8007f6c:	462b      	mov	r3, r5
 8007f6e:	e7c9      	b.n	8007f04 <_svfiprintf_r+0x448>
 8007f70:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007f74:	2000      	movs	r0, #0
 8007f76:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007f7a:	f81a 3b01 	ldrb.w	r3, [sl], #1
 8007f7e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8007f82:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007f86:	2a09      	cmp	r2, #9
 8007f88:	d9f5      	bls.n	8007f76 <_svfiprintf_r+0x4ba>
 8007f8a:	e5f3      	b.n	8007b74 <_svfiprintf_r+0xb8>
 8007f8c:	9c02      	ldr	r4, [sp, #8]
 8007f8e:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8007f92:	9402      	str	r4, [sp, #8]
 8007f94:	f89a 3000 	ldrb.w	r3, [sl]
 8007f98:	e5ea      	b.n	8007b70 <_svfiprintf_r+0xb4>
 8007f9a:	f89a 3000 	ldrb.w	r3, [sl]
 8007f9e:	f10a 0501 	add.w	r5, sl, #1
 8007fa2:	2b2a      	cmp	r3, #42	; 0x2a
 8007fa4:	f000 82e1 	beq.w	800856a <_svfiprintf_r+0xaae>
 8007fa8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007fac:	2a09      	cmp	r2, #9
 8007fae:	bf82      	ittt	hi
 8007fb0:	2400      	movhi	r4, #0
 8007fb2:	46aa      	movhi	sl, r5
 8007fb4:	9403      	strhi	r4, [sp, #12]
 8007fb6:	f63f addd 	bhi.w	8007b74 <_svfiprintf_r+0xb8>
 8007fba:	2400      	movs	r4, #0
 8007fbc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8007fc0:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007fc4:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8007fc8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007fcc:	2a09      	cmp	r2, #9
 8007fce:	d9f5      	bls.n	8007fbc <_svfiprintf_r+0x500>
 8007fd0:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 8007fd4:	46aa      	mov	sl, r5
 8007fd6:	9403      	str	r4, [sp, #12]
 8007fd8:	e5cc      	b.n	8007b74 <_svfiprintf_r+0xb8>
 8007fda:	9c02      	ldr	r4, [sp, #8]
 8007fdc:	9004      	str	r0, [sp, #16]
 8007fde:	f044 0410 	orr.w	r4, r4, #16
 8007fe2:	9402      	str	r4, [sp, #8]
 8007fe4:	9d02      	ldr	r5, [sp, #8]
 8007fe6:	06aa      	lsls	r2, r5, #26
 8007fe8:	f53f ae38 	bmi.w	8007c5c <_svfiprintf_r+0x1a0>
 8007fec:	9c02      	ldr	r4, [sp, #8]
 8007fee:	06e3      	lsls	r3, r4, #27
 8007ff0:	f100 8267 	bmi.w	80084c2 <_svfiprintf_r+0xa06>
 8007ff4:	9c02      	ldr	r4, [sp, #8]
 8007ff6:	0665      	lsls	r5, r4, #25
 8007ff8:	f140 8263 	bpl.w	80084c2 <_svfiprintf_r+0xa06>
 8007ffc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007ffe:	2500      	movs	r5, #0
 8008000:	2301      	movs	r3, #1
 8008002:	3004      	adds	r0, #4
 8008004:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8008008:	900b      	str	r0, [sp, #44]	; 0x2c
 800800a:	e631      	b.n	8007c70 <_svfiprintf_r+0x1b4>
 800800c:	9d02      	ldr	r5, [sp, #8]
 800800e:	f24a 544c 	movw	r4, #42316	; 0xa54c
 8008012:	f6c0 0400 	movt	r4, #2048	; 0x800
 8008016:	940e      	str	r4, [sp, #56]	; 0x38
 8008018:	06ac      	lsls	r4, r5, #26
 800801a:	9004      	str	r0, [sp, #16]
 800801c:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8008020:	d543      	bpl.n	80080aa <_svfiprintf_r+0x5ee>
 8008022:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008024:	1de2      	adds	r2, r4, #7
 8008026:	f022 0207 	bic.w	r2, r2, #7
 800802a:	f102 0508 	add.w	r5, r2, #8
 800802e:	950b      	str	r5, [sp, #44]	; 0x2c
 8008030:	e9d2 4500 	ldrd	r4, r5, [r2]
 8008034:	9802      	ldr	r0, [sp, #8]
 8008036:	07c2      	lsls	r2, r0, #31
 8008038:	d554      	bpl.n	80080e4 <_svfiprintf_r+0x628>
 800803a:	ea54 0105 	orrs.w	r1, r4, r5
 800803e:	d051      	beq.n	80080e4 <_svfiprintf_r+0x628>
 8008040:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 8008044:	f040 0002 	orr.w	r0, r0, #2
 8008048:	2330      	movs	r3, #48	; 0x30
 800804a:	9002      	str	r0, [sp, #8]
 800804c:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8008050:	2302      	movs	r3, #2
 8008052:	e60d      	b.n	8007c70 <_svfiprintf_r+0x1b4>
 8008054:	9c02      	ldr	r4, [sp, #8]
 8008056:	9004      	str	r0, [sp, #16]
 8008058:	f044 0410 	orr.w	r4, r4, #16
 800805c:	9402      	str	r4, [sp, #8]
 800805e:	9d02      	ldr	r5, [sp, #8]
 8008060:	f015 0320 	ands.w	r3, r5, #32
 8008064:	f47f aec4 	bne.w	8007df0 <_svfiprintf_r+0x334>
 8008068:	9c02      	ldr	r4, [sp, #8]
 800806a:	f014 0210 	ands.w	r2, r4, #16
 800806e:	f040 8220 	bne.w	80084b2 <_svfiprintf_r+0x9f6>
 8008072:	9c02      	ldr	r4, [sp, #8]
 8008074:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 8008078:	f000 821b 	beq.w	80084b2 <_svfiprintf_r+0x9f6>
 800807c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800807e:	4613      	mov	r3, r2
 8008080:	2500      	movs	r5, #0
 8008082:	3004      	adds	r0, #4
 8008084:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8008088:	900b      	str	r0, [sp, #44]	; 0x2c
 800808a:	e5f1      	b.n	8007c70 <_svfiprintf_r+0x1b4>
 800808c:	f89a 3000 	ldrb.w	r3, [sl]
 8008090:	212b      	movs	r1, #43	; 0x2b
 8008092:	e56d      	b.n	8007b70 <_svfiprintf_r+0xb4>
 8008094:	9d02      	ldr	r5, [sp, #8]
 8008096:	f24a 5460 	movw	r4, #42336	; 0xa560
 800809a:	f6c0 0400 	movt	r4, #2048	; 0x800
 800809e:	940e      	str	r4, [sp, #56]	; 0x38
 80080a0:	06ac      	lsls	r4, r5, #26
 80080a2:	9004      	str	r0, [sp, #16]
 80080a4:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 80080a8:	d4bb      	bmi.n	8008022 <_svfiprintf_r+0x566>
 80080aa:	9c02      	ldr	r4, [sp, #8]
 80080ac:	06e0      	lsls	r0, r4, #27
 80080ae:	f100 81e2 	bmi.w	8008476 <_svfiprintf_r+0x9ba>
 80080b2:	9c02      	ldr	r4, [sp, #8]
 80080b4:	0661      	lsls	r1, r4, #25
 80080b6:	f140 81de 	bpl.w	8008476 <_svfiprintf_r+0x9ba>
 80080ba:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80080bc:	2500      	movs	r5, #0
 80080be:	3004      	adds	r0, #4
 80080c0:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 80080c4:	900b      	str	r0, [sp, #44]	; 0x2c
 80080c6:	e7b5      	b.n	8008034 <_svfiprintf_r+0x578>
 80080c8:	f89a 3000 	ldrb.w	r3, [sl]
 80080cc:	2900      	cmp	r1, #0
 80080ce:	f47f ad4f 	bne.w	8007b70 <_svfiprintf_r+0xb4>
 80080d2:	2120      	movs	r1, #32
 80080d4:	e54c      	b.n	8007b70 <_svfiprintf_r+0xb4>
 80080d6:	9d02      	ldr	r5, [sp, #8]
 80080d8:	f045 0501 	orr.w	r5, r5, #1
 80080dc:	9502      	str	r5, [sp, #8]
 80080de:	f89a 3000 	ldrb.w	r3, [sl]
 80080e2:	e545      	b.n	8007b70 <_svfiprintf_r+0xb4>
 80080e4:	2302      	movs	r3, #2
 80080e6:	e5c3      	b.n	8007c70 <_svfiprintf_r+0x1b4>
 80080e8:	9004      	str	r0, [sp, #16]
 80080ea:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	f000 80ed 	beq.w	80082ce <_svfiprintf_r+0x812>
 80080f4:	2401      	movs	r4, #1
 80080f6:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80080fa:	9406      	str	r4, [sp, #24]
 80080fc:	2300      	movs	r3, #0
 80080fe:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 8008102:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 8008106:	e715      	b.n	8007f34 <_svfiprintf_r+0x478>
 8008108:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800810a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800810c:	f89d 304f 	ldrb.w	r3, [sp, #79]	; 0x4f
 8008110:	b173      	cbz	r3, 8008130 <_svfiprintf_r+0x674>
 8008112:	3201      	adds	r2, #1
 8008114:	3101      	adds	r1, #1
 8008116:	2a07      	cmp	r2, #7
 8008118:	f10d 004f 	add.w	r0, sp, #79	; 0x4f
 800811c:	f04f 0301 	mov.w	r3, #1
 8008120:	9216      	str	r2, [sp, #88]	; 0x58
 8008122:	e886 0009 	stmia.w	r6, {r0, r3}
 8008126:	bfd8      	it	le
 8008128:	3608      	addle	r6, #8
 800812a:	9117      	str	r1, [sp, #92]	; 0x5c
 800812c:	f300 8157 	bgt.w	80083de <_svfiprintf_r+0x922>
 8008130:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008132:	b16d      	cbz	r5, 8008150 <_svfiprintf_r+0x694>
 8008134:	3201      	adds	r2, #1
 8008136:	3102      	adds	r1, #2
 8008138:	2a07      	cmp	r2, #7
 800813a:	a814      	add	r0, sp, #80	; 0x50
 800813c:	f04f 0302 	mov.w	r3, #2
 8008140:	9216      	str	r2, [sp, #88]	; 0x58
 8008142:	e886 0009 	stmia.w	r6, {r0, r3}
 8008146:	bfd8      	it	le
 8008148:	3608      	addle	r6, #8
 800814a:	9117      	str	r1, [sp, #92]	; 0x5c
 800814c:	f300 813c 	bgt.w	80083c8 <_svfiprintf_r+0x90c>
 8008150:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008152:	2b80      	cmp	r3, #128	; 0x80
 8008154:	f000 80cd 	beq.w	80082f2 <_svfiprintf_r+0x836>
 8008158:	9803      	ldr	r0, [sp, #12]
 800815a:	9b06      	ldr	r3, [sp, #24]
 800815c:	1ac5      	subs	r5, r0, r3
 800815e:	2d00      	cmp	r5, #0
 8008160:	dd44      	ble.n	80081ec <_svfiprintf_r+0x730>
 8008162:	4ba5      	ldr	r3, [pc, #660]	; (80083f8 <_svfiprintf_r+0x93c>)
 8008164:	2d10      	cmp	r5, #16
 8008166:	9307      	str	r3, [sp, #28]
 8008168:	dd2b      	ble.n	80081c2 <_svfiprintf_r+0x706>
 800816a:	f8cd 900c 	str.w	r9, [sp, #12]
 800816e:	f04f 0b10 	mov.w	fp, #16
 8008172:	9409      	str	r4, [sp, #36]	; 0x24
 8008174:	46a9      	mov	r9, r5
 8008176:	9c05      	ldr	r4, [sp, #20]
 8008178:	9d08      	ldr	r5, [sp, #32]
 800817a:	e004      	b.n	8008186 <_svfiprintf_r+0x6ca>
 800817c:	f1a9 0910 	sub.w	r9, r9, #16
 8008180:	f1b9 0f10 	cmp.w	r9, #16
 8008184:	dd19      	ble.n	80081ba <_svfiprintf_r+0x6fe>
 8008186:	3201      	adds	r2, #1
 8008188:	3110      	adds	r1, #16
 800818a:	2a07      	cmp	r2, #7
 800818c:	e886 0880 	stmia.w	r6, {r7, fp}
 8008190:	9216      	str	r2, [sp, #88]	; 0x58
 8008192:	f106 0608 	add.w	r6, r6, #8
 8008196:	9117      	str	r1, [sp, #92]	; 0x5c
 8008198:	ddf0      	ble.n	800817c <_svfiprintf_r+0x6c0>
 800819a:	4620      	mov	r0, r4
 800819c:	4629      	mov	r1, r5
 800819e:	aa15      	add	r2, sp, #84	; 0x54
 80081a0:	4646      	mov	r6, r8
 80081a2:	f7ff fc09 	bl	80079b8 <__ssprint_r>
 80081a6:	2800      	cmp	r0, #0
 80081a8:	f040 8098 	bne.w	80082dc <_svfiprintf_r+0x820>
 80081ac:	f1a9 0910 	sub.w	r9, r9, #16
 80081b0:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80081b2:	f1b9 0f10 	cmp.w	r9, #16
 80081b6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80081b8:	dce5      	bgt.n	8008186 <_svfiprintf_r+0x6ca>
 80081ba:	464d      	mov	r5, r9
 80081bc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80081be:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80081c2:	3201      	adds	r2, #1
 80081c4:	9b07      	ldr	r3, [sp, #28]
 80081c6:	2a07      	cmp	r2, #7
 80081c8:	4429      	add	r1, r5
 80081ca:	9216      	str	r2, [sp, #88]	; 0x58
 80081cc:	e886 0028 	stmia.w	r6, {r3, r5}
 80081d0:	bfd8      	it	le
 80081d2:	3608      	addle	r6, #8
 80081d4:	9117      	str	r1, [sp, #92]	; 0x5c
 80081d6:	dd09      	ble.n	80081ec <_svfiprintf_r+0x730>
 80081d8:	9805      	ldr	r0, [sp, #20]
 80081da:	aa15      	add	r2, sp, #84	; 0x54
 80081dc:	9908      	ldr	r1, [sp, #32]
 80081de:	f7ff fbeb 	bl	80079b8 <__ssprint_r>
 80081e2:	2800      	cmp	r0, #0
 80081e4:	d17a      	bne.n	80082dc <_svfiprintf_r+0x820>
 80081e6:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80081e8:	4646      	mov	r6, r8
 80081ea:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80081ec:	3201      	adds	r2, #1
 80081ee:	9d06      	ldr	r5, [sp, #24]
 80081f0:	2a07      	cmp	r2, #7
 80081f2:	9216      	str	r2, [sp, #88]	; 0x58
 80081f4:	4429      	add	r1, r5
 80081f6:	f8c6 9000 	str.w	r9, [r6]
 80081fa:	9117      	str	r1, [sp, #92]	; 0x5c
 80081fc:	bfd8      	it	le
 80081fe:	f106 0308 	addle.w	r3, r6, #8
 8008202:	6075      	str	r5, [r6, #4]
 8008204:	f300 80c0 	bgt.w	8008388 <_svfiprintf_r+0x8cc>
 8008208:	9d02      	ldr	r5, [sp, #8]
 800820a:	076a      	lsls	r2, r5, #29
 800820c:	d538      	bpl.n	8008280 <_svfiprintf_r+0x7c4>
 800820e:	9804      	ldr	r0, [sp, #16]
 8008210:	1b05      	subs	r5, r0, r4
 8008212:	2d00      	cmp	r5, #0
 8008214:	dd34      	ble.n	8008280 <_svfiprintf_r+0x7c4>
 8008216:	2d10      	cmp	r5, #16
 8008218:	f24a 2090 	movw	r0, #41616	; 0xa290
 800821c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8008220:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008222:	9007      	str	r0, [sp, #28]
 8008224:	dd22      	ble.n	800826c <_svfiprintf_r+0x7b0>
 8008226:	9402      	str	r4, [sp, #8]
 8008228:	2610      	movs	r6, #16
 800822a:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800822e:	f8dd b020 	ldr.w	fp, [sp, #32]
 8008232:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8008234:	e002      	b.n	800823c <_svfiprintf_r+0x780>
 8008236:	3d10      	subs	r5, #16
 8008238:	2d10      	cmp	r5, #16
 800823a:	dd16      	ble.n	800826a <_svfiprintf_r+0x7ae>
 800823c:	3201      	adds	r2, #1
 800823e:	3110      	adds	r1, #16
 8008240:	2a07      	cmp	r2, #7
 8008242:	e883 0050 	stmia.w	r3, {r4, r6}
 8008246:	9216      	str	r2, [sp, #88]	; 0x58
 8008248:	f103 0308 	add.w	r3, r3, #8
 800824c:	9117      	str	r1, [sp, #92]	; 0x5c
 800824e:	ddf2      	ble.n	8008236 <_svfiprintf_r+0x77a>
 8008250:	4648      	mov	r0, r9
 8008252:	4659      	mov	r1, fp
 8008254:	aa15      	add	r2, sp, #84	; 0x54
 8008256:	f7ff fbaf 	bl	80079b8 <__ssprint_r>
 800825a:	4643      	mov	r3, r8
 800825c:	2800      	cmp	r0, #0
 800825e:	d13d      	bne.n	80082dc <_svfiprintf_r+0x820>
 8008260:	3d10      	subs	r5, #16
 8008262:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008264:	2d10      	cmp	r5, #16
 8008266:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008268:	dce8      	bgt.n	800823c <_svfiprintf_r+0x780>
 800826a:	9c02      	ldr	r4, [sp, #8]
 800826c:	3201      	adds	r2, #1
 800826e:	9807      	ldr	r0, [sp, #28]
 8008270:	2a07      	cmp	r2, #7
 8008272:	4429      	add	r1, r5
 8008274:	9216      	str	r2, [sp, #88]	; 0x58
 8008276:	9117      	str	r1, [sp, #92]	; 0x5c
 8008278:	e883 0021 	stmia.w	r3, {r0, r5}
 800827c:	f300 80e5 	bgt.w	800844a <_svfiprintf_r+0x98e>
 8008280:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008282:	9804      	ldr	r0, [sp, #16]
 8008284:	4284      	cmp	r4, r0
 8008286:	bfac      	ite	ge
 8008288:	192d      	addge	r5, r5, r4
 800828a:	182d      	addlt	r5, r5, r0
 800828c:	950a      	str	r5, [sp, #40]	; 0x28
 800828e:	2900      	cmp	r1, #0
 8008290:	f040 8084 	bne.w	800839c <_svfiprintf_r+0x8e0>
 8008294:	2300      	movs	r3, #0
 8008296:	9316      	str	r3, [sp, #88]	; 0x58
 8008298:	f89a 3000 	ldrb.w	r3, [sl]
 800829c:	4646      	mov	r6, r8
 800829e:	2b00      	cmp	r3, #0
 80082a0:	bf18      	it	ne
 80082a2:	2b25      	cmpne	r3, #37	; 0x25
 80082a4:	f47f ac36 	bne.w	8007b14 <_svfiprintf_r+0x58>
 80082a8:	4654      	mov	r4, sl
 80082aa:	e450      	b.n	8007b4e <_svfiprintf_r+0x92>
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d17e      	bne.n	80083ae <_svfiprintf_r+0x8f2>
 80082b0:	9c02      	ldr	r4, [sp, #8]
 80082b2:	07e1      	lsls	r1, r4, #31
 80082b4:	bf5c      	itt	pl
 80082b6:	9306      	strpl	r3, [sp, #24]
 80082b8:	46c1      	movpl	r9, r8
 80082ba:	f57f ad0f 	bpl.w	8007cdc <_svfiprintf_r+0x220>
 80082be:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80082c0:	2330      	movs	r3, #48	; 0x30
 80082c2:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 80082c6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 80082ca:	9506      	str	r5, [sp, #24]
 80082cc:	e506      	b.n	8007cdc <_svfiprintf_r+0x220>
 80082ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80082d0:	b123      	cbz	r3, 80082dc <_svfiprintf_r+0x820>
 80082d2:	9805      	ldr	r0, [sp, #20]
 80082d4:	aa15      	add	r2, sp, #84	; 0x54
 80082d6:	9908      	ldr	r1, [sp, #32]
 80082d8:	f7ff fb6e 	bl	80079b8 <__ssprint_r>
 80082dc:	9c08      	ldr	r4, [sp, #32]
 80082de:	980a      	ldr	r0, [sp, #40]	; 0x28
 80082e0:	89a3      	ldrh	r3, [r4, #12]
 80082e2:	f013 0f40 	tst.w	r3, #64	; 0x40
 80082e6:	bf18      	it	ne
 80082e8:	f04f 30ff 	movne.w	r0, #4294967295
 80082ec:	b033      	add	sp, #204	; 0xcc
 80082ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082f2:	9804      	ldr	r0, [sp, #16]
 80082f4:	1b05      	subs	r5, r0, r4
 80082f6:	2d00      	cmp	r5, #0
 80082f8:	f77f af2e 	ble.w	8008158 <_svfiprintf_r+0x69c>
 80082fc:	4b3e      	ldr	r3, [pc, #248]	; (80083f8 <_svfiprintf_r+0x93c>)
 80082fe:	2d10      	cmp	r5, #16
 8008300:	9307      	str	r3, [sp, #28]
 8008302:	dd2a      	ble.n	800835a <_svfiprintf_r+0x89e>
 8008304:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008308:	f04f 0b10 	mov.w	fp, #16
 800830c:	940c      	str	r4, [sp, #48]	; 0x30
 800830e:	46a9      	mov	r9, r5
 8008310:	9c05      	ldr	r4, [sp, #20]
 8008312:	9d08      	ldr	r5, [sp, #32]
 8008314:	e004      	b.n	8008320 <_svfiprintf_r+0x864>
 8008316:	f1a9 0910 	sub.w	r9, r9, #16
 800831a:	f1b9 0f10 	cmp.w	r9, #16
 800831e:	dd18      	ble.n	8008352 <_svfiprintf_r+0x896>
 8008320:	3201      	adds	r2, #1
 8008322:	3110      	adds	r1, #16
 8008324:	2a07      	cmp	r2, #7
 8008326:	e886 0880 	stmia.w	r6, {r7, fp}
 800832a:	9216      	str	r2, [sp, #88]	; 0x58
 800832c:	f106 0608 	add.w	r6, r6, #8
 8008330:	9117      	str	r1, [sp, #92]	; 0x5c
 8008332:	ddf0      	ble.n	8008316 <_svfiprintf_r+0x85a>
 8008334:	4620      	mov	r0, r4
 8008336:	4629      	mov	r1, r5
 8008338:	aa15      	add	r2, sp, #84	; 0x54
 800833a:	4646      	mov	r6, r8
 800833c:	f7ff fb3c 	bl	80079b8 <__ssprint_r>
 8008340:	2800      	cmp	r0, #0
 8008342:	d1cb      	bne.n	80082dc <_svfiprintf_r+0x820>
 8008344:	f1a9 0910 	sub.w	r9, r9, #16
 8008348:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800834a:	f1b9 0f10 	cmp.w	r9, #16
 800834e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008350:	dce6      	bgt.n	8008320 <_svfiprintf_r+0x864>
 8008352:	464d      	mov	r5, r9
 8008354:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008356:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800835a:	3201      	adds	r2, #1
 800835c:	9b07      	ldr	r3, [sp, #28]
 800835e:	2a07      	cmp	r2, #7
 8008360:	4429      	add	r1, r5
 8008362:	9216      	str	r2, [sp, #88]	; 0x58
 8008364:	e886 0028 	stmia.w	r6, {r3, r5}
 8008368:	bfd8      	it	le
 800836a:	3608      	addle	r6, #8
 800836c:	9117      	str	r1, [sp, #92]	; 0x5c
 800836e:	f77f aef3 	ble.w	8008158 <_svfiprintf_r+0x69c>
 8008372:	9805      	ldr	r0, [sp, #20]
 8008374:	aa15      	add	r2, sp, #84	; 0x54
 8008376:	9908      	ldr	r1, [sp, #32]
 8008378:	f7ff fb1e 	bl	80079b8 <__ssprint_r>
 800837c:	2800      	cmp	r0, #0
 800837e:	d1ad      	bne.n	80082dc <_svfiprintf_r+0x820>
 8008380:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008382:	4646      	mov	r6, r8
 8008384:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008386:	e6e7      	b.n	8008158 <_svfiprintf_r+0x69c>
 8008388:	9805      	ldr	r0, [sp, #20]
 800838a:	aa15      	add	r2, sp, #84	; 0x54
 800838c:	9908      	ldr	r1, [sp, #32]
 800838e:	f7ff fb13 	bl	80079b8 <__ssprint_r>
 8008392:	2800      	cmp	r0, #0
 8008394:	d1a2      	bne.n	80082dc <_svfiprintf_r+0x820>
 8008396:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008398:	4643      	mov	r3, r8
 800839a:	e735      	b.n	8008208 <_svfiprintf_r+0x74c>
 800839c:	9805      	ldr	r0, [sp, #20]
 800839e:	aa15      	add	r2, sp, #84	; 0x54
 80083a0:	9908      	ldr	r1, [sp, #32]
 80083a2:	f7ff fb09 	bl	80079b8 <__ssprint_r>
 80083a6:	2800      	cmp	r0, #0
 80083a8:	f43f af74 	beq.w	8008294 <_svfiprintf_r+0x7d8>
 80083ac:	e796      	b.n	80082dc <_svfiprintf_r+0x820>
 80083ae:	9206      	str	r2, [sp, #24]
 80083b0:	46c1      	mov	r9, r8
 80083b2:	e493      	b.n	8007cdc <_svfiprintf_r+0x220>
 80083b4:	9805      	ldr	r0, [sp, #20]
 80083b6:	aa15      	add	r2, sp, #84	; 0x54
 80083b8:	9908      	ldr	r1, [sp, #32]
 80083ba:	f7ff fafd 	bl	80079b8 <__ssprint_r>
 80083be:	2800      	cmp	r0, #0
 80083c0:	d18c      	bne.n	80082dc <_svfiprintf_r+0x820>
 80083c2:	4646      	mov	r6, r8
 80083c4:	f7ff bbc0 	b.w	8007b48 <_svfiprintf_r+0x8c>
 80083c8:	9805      	ldr	r0, [sp, #20]
 80083ca:	aa15      	add	r2, sp, #84	; 0x54
 80083cc:	9908      	ldr	r1, [sp, #32]
 80083ce:	f7ff faf3 	bl	80079b8 <__ssprint_r>
 80083d2:	2800      	cmp	r0, #0
 80083d4:	d182      	bne.n	80082dc <_svfiprintf_r+0x820>
 80083d6:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80083d8:	4646      	mov	r6, r8
 80083da:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80083dc:	e6b8      	b.n	8008150 <_svfiprintf_r+0x694>
 80083de:	9805      	ldr	r0, [sp, #20]
 80083e0:	aa15      	add	r2, sp, #84	; 0x54
 80083e2:	9908      	ldr	r1, [sp, #32]
 80083e4:	f7ff fae8 	bl	80079b8 <__ssprint_r>
 80083e8:	2800      	cmp	r0, #0
 80083ea:	f47f af77 	bne.w	80082dc <_svfiprintf_r+0x820>
 80083ee:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80083f0:	4646      	mov	r6, r8
 80083f2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80083f4:	e69c      	b.n	8008130 <_svfiprintf_r+0x674>
 80083f6:	bf00      	nop
 80083f8:	0800a2a0 	stmdaeq	r0, {r5, r7, r9, sp, pc}
 80083fc:	2d00      	cmp	r5, #0
 80083fe:	bf08      	it	eq
 8008400:	2c0a      	cmpeq	r4, #10
 8008402:	d330      	bcc.n	8008466 <_svfiprintf_r+0x9aa>
 8008404:	f10d 0b87 	add.w	fp, sp, #135	; 0x87
 8008408:	46e1      	mov	r9, ip
 800840a:	9606      	str	r6, [sp, #24]
 800840c:	4620      	mov	r0, r4
 800840e:	4629      	mov	r1, r5
 8008410:	220a      	movs	r2, #10
 8008412:	2300      	movs	r3, #0
 8008414:	f001 fb10 	bl	8009a38 <__aeabi_uldivmod>
 8008418:	465e      	mov	r6, fp
 800841a:	4620      	mov	r0, r4
 800841c:	4629      	mov	r1, r5
 800841e:	2300      	movs	r3, #0
 8008420:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008424:	3230      	adds	r2, #48	; 0x30
 8008426:	7032      	strb	r2, [r6, #0]
 8008428:	220a      	movs	r2, #10
 800842a:	f001 fb05 	bl	8009a38 <__aeabi_uldivmod>
 800842e:	4604      	mov	r4, r0
 8008430:	460d      	mov	r5, r1
 8008432:	ea54 0005 	orrs.w	r0, r4, r5
 8008436:	d1e9      	bne.n	800840c <_svfiprintf_r+0x950>
 8008438:	46cc      	mov	ip, r9
 800843a:	46b1      	mov	r9, r6
 800843c:	9e06      	ldr	r6, [sp, #24]
 800843e:	e44a      	b.n	8007cd6 <_svfiprintf_r+0x21a>
 8008440:	930b      	str	r3, [sp, #44]	; 0x2c
 8008442:	f89a 3000 	ldrb.w	r3, [sl]
 8008446:	f7ff bb93 	b.w	8007b70 <_svfiprintf_r+0xb4>
 800844a:	9805      	ldr	r0, [sp, #20]
 800844c:	aa15      	add	r2, sp, #84	; 0x54
 800844e:	9908      	ldr	r1, [sp, #32]
 8008450:	f7ff fab2 	bl	80079b8 <__ssprint_r>
 8008454:	2800      	cmp	r0, #0
 8008456:	f47f af41 	bne.w	80082dc <_svfiprintf_r+0x820>
 800845a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800845c:	e710      	b.n	8008280 <_svfiprintf_r+0x7c4>
 800845e:	ebc9 0508 	rsb	r5, r9, r8
 8008462:	9506      	str	r5, [sp, #24]
 8008464:	e43a      	b.n	8007cdc <_svfiprintf_r+0x220>
 8008466:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008468:	3430      	adds	r4, #48	; 0x30
 800846a:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 800846e:	f88d 4087 	strb.w	r4, [sp, #135]	; 0x87
 8008472:	9506      	str	r5, [sp, #24]
 8008474:	e432      	b.n	8007cdc <_svfiprintf_r+0x220>
 8008476:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008478:	3504      	adds	r5, #4
 800847a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800847e:	950b      	str	r5, [sp, #44]	; 0x2c
 8008480:	2500      	movs	r5, #0
 8008482:	e5d7      	b.n	8008034 <_svfiprintf_r+0x578>
 8008484:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008486:	3504      	adds	r5, #4
 8008488:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800848c:	950b      	str	r5, [sp, #44]	; 0x2c
 800848e:	4622      	mov	r2, r4
 8008490:	17e5      	asrs	r5, r4, #31
 8008492:	462b      	mov	r3, r5
 8008494:	2a00      	cmp	r2, #0
 8008496:	f173 0000 	sbcs.w	r0, r3, #0
 800849a:	f6bf ad38 	bge.w	8007f0e <_svfiprintf_r+0x452>
 800849e:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 80084a2:	4264      	negs	r4, r4
 80084a4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80084a8:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 80084ac:	2301      	movs	r3, #1
 80084ae:	f7ff bbe3 	b.w	8007c78 <_svfiprintf_r+0x1bc>
 80084b2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80084b4:	3504      	adds	r5, #4
 80084b6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80084ba:	950b      	str	r5, [sp, #44]	; 0x2c
 80084bc:	2500      	movs	r5, #0
 80084be:	f7ff bbd7 	b.w	8007c70 <_svfiprintf_r+0x1b4>
 80084c2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80084c4:	2301      	movs	r3, #1
 80084c6:	3504      	adds	r5, #4
 80084c8:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80084cc:	950b      	str	r5, [sp, #44]	; 0x2c
 80084ce:	2500      	movs	r5, #0
 80084d0:	f7ff bbce 	b.w	8007c70 <_svfiprintf_r+0x1b4>
 80084d4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80084d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80084d8:	6829      	ldr	r1, [r5, #0]
 80084da:	4622      	mov	r2, r4
 80084dc:	17e5      	asrs	r5, r4, #31
 80084de:	462b      	mov	r3, r5
 80084e0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80084e2:	e9c1 2300 	strd	r2, r3, [r1]
 80084e6:	3504      	adds	r5, #4
 80084e8:	950b      	str	r5, [sp, #44]	; 0x2c
 80084ea:	f7ff bb0c 	b.w	8007b06 <_svfiprintf_r+0x4a>
 80084ee:	950b      	str	r5, [sp, #44]	; 0x2c
 80084f0:	9403      	str	r4, [sp, #12]
 80084f2:	f7ff fa31 	bl	8007958 <strlen>
 80084f6:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 80084fa:	9006      	str	r0, [sp, #24]
 80084fc:	f7ff bbee 	b.w	8007cdc <_svfiprintf_r+0x220>
 8008500:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008502:	9d02      	ldr	r5, [sp, #8]
 8008504:	3404      	adds	r4, #4
 8008506:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800850a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800850e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008510:	940b      	str	r4, [sp, #44]	; 0x2c
 8008512:	bf14      	ite	ne
 8008514:	801d      	strhne	r5, [r3, #0]
 8008516:	601d      	streq	r5, [r3, #0]
 8008518:	f7ff baf5 	b.w	8007b06 <_svfiprintf_r+0x4a>
 800851c:	2140      	movs	r1, #64	; 0x40
 800851e:	f7fe f8cd 	bl	80066bc <_malloc_r>
 8008522:	9c08      	ldr	r4, [sp, #32]
 8008524:	6020      	str	r0, [r4, #0]
 8008526:	6120      	str	r0, [r4, #16]
 8008528:	2800      	cmp	r0, #0
 800852a:	d02f      	beq.n	800858c <_svfiprintf_r+0xad0>
 800852c:	9c08      	ldr	r4, [sp, #32]
 800852e:	2340      	movs	r3, #64	; 0x40
 8008530:	6163      	str	r3, [r4, #20]
 8008532:	f7ff bad1 	b.w	8007ad8 <_svfiprintf_r+0x1c>
 8008536:	f6c0 0300 	movt	r3, #2048	; 0x800
 800853a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800853c:	9307      	str	r3, [sp, #28]
 800853e:	e418      	b.n	8007d72 <_svfiprintf_r+0x2b6>
 8008540:	9c03      	ldr	r4, [sp, #12]
 8008542:	f24a 5974 	movw	r9, #42356	; 0xa574
 8008546:	950b      	str	r5, [sp, #44]	; 0x2c
 8008548:	f6c0 0900 	movt	r9, #2048	; 0x800
 800854c:	2c06      	cmp	r4, #6
 800854e:	bf28      	it	cs
 8008550:	2406      	movcs	r4, #6
 8008552:	9406      	str	r4, [sp, #24]
 8008554:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8008558:	e4ec      	b.n	8007f34 <_svfiprintf_r+0x478>
 800855a:	9c03      	ldr	r4, [sp, #12]
 800855c:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8008560:	950b      	str	r5, [sp, #44]	; 0x2c
 8008562:	9406      	str	r4, [sp, #24]
 8008564:	9003      	str	r0, [sp, #12]
 8008566:	f7ff bbb9 	b.w	8007cdc <_svfiprintf_r+0x220>
 800856a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800856c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8008570:	46aa      	mov	sl, r5
 8008572:	6824      	ldr	r4, [r4, #0]
 8008574:	9403      	str	r4, [sp, #12]
 8008576:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008578:	1d22      	adds	r2, r4, #4
 800857a:	9c03      	ldr	r4, [sp, #12]
 800857c:	920b      	str	r2, [sp, #44]	; 0x2c
 800857e:	2c00      	cmp	r4, #0
 8008580:	bfbc      	itt	lt
 8008582:	f04f 35ff 	movlt.w	r5, #4294967295
 8008586:	9503      	strlt	r5, [sp, #12]
 8008588:	f7ff baf2 	b.w	8007b70 <_svfiprintf_r+0xb4>
 800858c:	9d05      	ldr	r5, [sp, #20]
 800858e:	230c      	movs	r3, #12
 8008590:	f04f 30ff 	mov.w	r0, #4294967295
 8008594:	602b      	str	r3, [r5, #0]
 8008596:	e6a9      	b.n	80082ec <_svfiprintf_r+0x830>

08008598 <_calloc_r>:
 8008598:	b510      	push	{r4, lr}
 800859a:	fb02 f101 	mul.w	r1, r2, r1
 800859e:	f7fe f88d 	bl	80066bc <_malloc_r>
 80085a2:	4604      	mov	r4, r0
 80085a4:	b170      	cbz	r0, 80085c4 <_calloc_r+0x2c>
 80085a6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80085aa:	f022 0203 	bic.w	r2, r2, #3
 80085ae:	3a04      	subs	r2, #4
 80085b0:	2a24      	cmp	r2, #36	; 0x24
 80085b2:	d81d      	bhi.n	80085f0 <_calloc_r+0x58>
 80085b4:	2a13      	cmp	r2, #19
 80085b6:	bf98      	it	ls
 80085b8:	4603      	movls	r3, r0
 80085ba:	d805      	bhi.n	80085c8 <_calloc_r+0x30>
 80085bc:	2200      	movs	r2, #0
 80085be:	601a      	str	r2, [r3, #0]
 80085c0:	605a      	str	r2, [r3, #4]
 80085c2:	609a      	str	r2, [r3, #8]
 80085c4:	4620      	mov	r0, r4
 80085c6:	bd10      	pop	{r4, pc}
 80085c8:	2a1b      	cmp	r2, #27
 80085ca:	f04f 0100 	mov.w	r1, #0
 80085ce:	bf98      	it	ls
 80085d0:	f100 0308 	addls.w	r3, r0, #8
 80085d4:	6001      	str	r1, [r0, #0]
 80085d6:	6041      	str	r1, [r0, #4]
 80085d8:	d9f0      	bls.n	80085bc <_calloc_r+0x24>
 80085da:	2a24      	cmp	r2, #36	; 0x24
 80085dc:	6081      	str	r1, [r0, #8]
 80085de:	60c1      	str	r1, [r0, #12]
 80085e0:	bf11      	iteee	ne
 80085e2:	f100 0310 	addne.w	r3, r0, #16
 80085e6:	6101      	streq	r1, [r0, #16]
 80085e8:	f100 0318 	addeq.w	r3, r0, #24
 80085ec:	6141      	streq	r1, [r0, #20]
 80085ee:	e7e5      	b.n	80085bc <_calloc_r+0x24>
 80085f0:	2100      	movs	r1, #0
 80085f2:	f000 f989 	bl	8008908 <memset>
 80085f6:	4620      	mov	r0, r4
 80085f8:	bd10      	pop	{r4, pc}
 80085fa:	bf00      	nop

080085fc <_malloc_trim_r>:
 80085fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085fe:	f240 1470 	movw	r4, #368	; 0x170
 8008602:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8008606:	460f      	mov	r7, r1
 8008608:	4605      	mov	r5, r0
 800860a:	f7fe fbab 	bl	8006d64 <__malloc_lock>
 800860e:	68a3      	ldr	r3, [r4, #8]
 8008610:	685e      	ldr	r6, [r3, #4]
 8008612:	f026 0603 	bic.w	r6, r6, #3
 8008616:	1bf7      	subs	r7, r6, r7
 8008618:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
 800861c:	0b3f      	lsrs	r7, r7, #12
 800861e:	3f01      	subs	r7, #1
 8008620:	033f      	lsls	r7, r7, #12
 8008622:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 8008626:	db07      	blt.n	8008638 <_malloc_trim_r+0x3c>
 8008628:	4628      	mov	r0, r5
 800862a:	2100      	movs	r1, #0
 800862c:	f7ff f862 	bl	80076f4 <_sbrk_r>
 8008630:	68a3      	ldr	r3, [r4, #8]
 8008632:	4433      	add	r3, r6
 8008634:	4298      	cmp	r0, r3
 8008636:	d004      	beq.n	8008642 <_malloc_trim_r+0x46>
 8008638:	4628      	mov	r0, r5
 800863a:	f7fe fb95 	bl	8006d68 <__malloc_unlock>
 800863e:	2000      	movs	r0, #0
 8008640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008642:	4628      	mov	r0, r5
 8008644:	4279      	negs	r1, r7
 8008646:	f7ff f855 	bl	80076f4 <_sbrk_r>
 800864a:	3001      	adds	r0, #1
 800864c:	d010      	beq.n	8008670 <_malloc_trim_r+0x74>
 800864e:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8008652:	68a1      	ldr	r1, [r4, #8]
 8008654:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008658:	1bf6      	subs	r6, r6, r7
 800865a:	4628      	mov	r0, r5
 800865c:	f046 0601 	orr.w	r6, r6, #1
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	604e      	str	r6, [r1, #4]
 8008664:	1bd7      	subs	r7, r2, r7
 8008666:	601f      	str	r7, [r3, #0]
 8008668:	f7fe fb7e 	bl	8006d68 <__malloc_unlock>
 800866c:	2001      	movs	r0, #1
 800866e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008670:	4628      	mov	r0, r5
 8008672:	2100      	movs	r1, #0
 8008674:	f7ff f83e 	bl	80076f4 <_sbrk_r>
 8008678:	68a3      	ldr	r3, [r4, #8]
 800867a:	1ac2      	subs	r2, r0, r3
 800867c:	2a0f      	cmp	r2, #15
 800867e:	dddb      	ble.n	8008638 <_malloc_trim_r+0x3c>
 8008680:	f240 5478 	movw	r4, #1400	; 0x578
 8008684:	f240 51a8 	movw	r1, #1448	; 0x5a8
 8008688:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800868c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008690:	f042 0201 	orr.w	r2, r2, #1
 8008694:	605a      	str	r2, [r3, #4]
 8008696:	6823      	ldr	r3, [r4, #0]
 8008698:	1ac0      	subs	r0, r0, r3
 800869a:	6008      	str	r0, [r1, #0]
 800869c:	e7cc      	b.n	8008638 <_malloc_trim_r+0x3c>
 800869e:	bf00      	nop

080086a0 <_free_r>:
 80086a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086a4:	460e      	mov	r6, r1
 80086a6:	4680      	mov	r8, r0
 80086a8:	2900      	cmp	r1, #0
 80086aa:	d05e      	beq.n	800876a <_free_r+0xca>
 80086ac:	f7fe fb5a 	bl	8006d64 <__malloc_lock>
 80086b0:	f240 1570 	movw	r5, #368	; 0x170
 80086b4:	f856 1c04 	ldr.w	r1, [r6, #-4]
 80086b8:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80086bc:	f1a6 0408 	sub.w	r4, r6, #8
 80086c0:	f021 0301 	bic.w	r3, r1, #1
 80086c4:	68af      	ldr	r7, [r5, #8]
 80086c6:	18e2      	adds	r2, r4, r3
 80086c8:	4297      	cmp	r7, r2
 80086ca:	6850      	ldr	r0, [r2, #4]
 80086cc:	f020 0003 	bic.w	r0, r0, #3
 80086d0:	d061      	beq.n	8008796 <_free_r+0xf6>
 80086d2:	f011 0101 	ands.w	r1, r1, #1
 80086d6:	6050      	str	r0, [r2, #4]
 80086d8:	bf18      	it	ne
 80086da:	2100      	movne	r1, #0
 80086dc:	d10f      	bne.n	80086fe <_free_r+0x5e>
 80086de:	f856 6c08 	ldr.w	r6, [r6, #-8]
 80086e2:	f105 0c08 	add.w	ip, r5, #8
 80086e6:	1ba4      	subs	r4, r4, r6
 80086e8:	4433      	add	r3, r6
 80086ea:	68a6      	ldr	r6, [r4, #8]
 80086ec:	4566      	cmp	r6, ip
 80086ee:	bf0f      	iteee	eq
 80086f0:	2101      	moveq	r1, #1
 80086f2:	f8d4 c00c 	ldrne.w	ip, [r4, #12]
 80086f6:	f8c6 c00c 	strne.w	ip, [r6, #12]
 80086fa:	f8cc 6008 	strne.w	r6, [ip, #8]
 80086fe:	1816      	adds	r6, r2, r0
 8008700:	6876      	ldr	r6, [r6, #4]
 8008702:	07f6      	lsls	r6, r6, #31
 8008704:	d408      	bmi.n	8008718 <_free_r+0x78>
 8008706:	4403      	add	r3, r0
 8008708:	6890      	ldr	r0, [r2, #8]
 800870a:	b911      	cbnz	r1, 8008712 <_free_r+0x72>
 800870c:	4e49      	ldr	r6, [pc, #292]	; (8008834 <_free_r+0x194>)
 800870e:	42b0      	cmp	r0, r6
 8008710:	d060      	beq.n	80087d4 <_free_r+0x134>
 8008712:	68d2      	ldr	r2, [r2, #12]
 8008714:	60c2      	str	r2, [r0, #12]
 8008716:	6090      	str	r0, [r2, #8]
 8008718:	f043 0201 	orr.w	r2, r3, #1
 800871c:	6062      	str	r2, [r4, #4]
 800871e:	50e3      	str	r3, [r4, r3]
 8008720:	b9f1      	cbnz	r1, 8008760 <_free_r+0xc0>
 8008722:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008726:	d322      	bcc.n	800876e <_free_r+0xce>
 8008728:	0a5a      	lsrs	r2, r3, #9
 800872a:	2a04      	cmp	r2, #4
 800872c:	d85b      	bhi.n	80087e6 <_free_r+0x146>
 800872e:	0998      	lsrs	r0, r3, #6
 8008730:	3038      	adds	r0, #56	; 0x38
 8008732:	0041      	lsls	r1, r0, #1
 8008734:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 8008738:	f240 1170 	movw	r1, #368	; 0x170
 800873c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008740:	68aa      	ldr	r2, [r5, #8]
 8008742:	42aa      	cmp	r2, r5
 8008744:	d05b      	beq.n	80087fe <_free_r+0x15e>
 8008746:	6851      	ldr	r1, [r2, #4]
 8008748:	f021 0103 	bic.w	r1, r1, #3
 800874c:	428b      	cmp	r3, r1
 800874e:	d202      	bcs.n	8008756 <_free_r+0xb6>
 8008750:	6892      	ldr	r2, [r2, #8]
 8008752:	4295      	cmp	r5, r2
 8008754:	d1f7      	bne.n	8008746 <_free_r+0xa6>
 8008756:	68d3      	ldr	r3, [r2, #12]
 8008758:	60e3      	str	r3, [r4, #12]
 800875a:	60a2      	str	r2, [r4, #8]
 800875c:	609c      	str	r4, [r3, #8]
 800875e:	60d4      	str	r4, [r2, #12]
 8008760:	4640      	mov	r0, r8
 8008762:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008766:	f7fe baff 	b.w	8006d68 <__malloc_unlock>
 800876a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800876e:	08db      	lsrs	r3, r3, #3
 8008770:	2101      	movs	r1, #1
 8008772:	6868      	ldr	r0, [r5, #4]
 8008774:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 8008778:	109b      	asrs	r3, r3, #2
 800877a:	fa01 f303 	lsl.w	r3, r1, r3
 800877e:	6891      	ldr	r1, [r2, #8]
 8008780:	4318      	orrs	r0, r3
 8008782:	60e2      	str	r2, [r4, #12]
 8008784:	6068      	str	r0, [r5, #4]
 8008786:	4640      	mov	r0, r8
 8008788:	60a1      	str	r1, [r4, #8]
 800878a:	6094      	str	r4, [r2, #8]
 800878c:	60cc      	str	r4, [r1, #12]
 800878e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008792:	f7fe bae9 	b.w	8006d68 <__malloc_unlock>
 8008796:	07cf      	lsls	r7, r1, #31
 8008798:	4418      	add	r0, r3
 800879a:	d407      	bmi.n	80087ac <_free_r+0x10c>
 800879c:	f856 3c08 	ldr.w	r3, [r6, #-8]
 80087a0:	1ae4      	subs	r4, r4, r3
 80087a2:	4418      	add	r0, r3
 80087a4:	68a2      	ldr	r2, [r4, #8]
 80087a6:	68e3      	ldr	r3, [r4, #12]
 80087a8:	60d3      	str	r3, [r2, #12]
 80087aa:	609a      	str	r2, [r3, #8]
 80087ac:	f240 527c 	movw	r2, #1404	; 0x57c
 80087b0:	f040 0301 	orr.w	r3, r0, #1
 80087b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80087b8:	6063      	str	r3, [r4, #4]
 80087ba:	60ac      	str	r4, [r5, #8]
 80087bc:	6813      	ldr	r3, [r2, #0]
 80087be:	4298      	cmp	r0, r3
 80087c0:	d3ce      	bcc.n	8008760 <_free_r+0xc0>
 80087c2:	f240 53a4 	movw	r3, #1444	; 0x5a4
 80087c6:	4640      	mov	r0, r8
 80087c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80087cc:	6819      	ldr	r1, [r3, #0]
 80087ce:	f7ff ff15 	bl	80085fc <_malloc_trim_r>
 80087d2:	e7c5      	b.n	8008760 <_free_r+0xc0>
 80087d4:	616c      	str	r4, [r5, #20]
 80087d6:	f043 0201 	orr.w	r2, r3, #1
 80087da:	612c      	str	r4, [r5, #16]
 80087dc:	60e0      	str	r0, [r4, #12]
 80087de:	60a0      	str	r0, [r4, #8]
 80087e0:	6062      	str	r2, [r4, #4]
 80087e2:	50e3      	str	r3, [r4, r3]
 80087e4:	e7bc      	b.n	8008760 <_free_r+0xc0>
 80087e6:	2a14      	cmp	r2, #20
 80087e8:	bf9c      	itt	ls
 80087ea:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
 80087ee:	0041      	lslls	r1, r0, #1
 80087f0:	d9a0      	bls.n	8008734 <_free_r+0x94>
 80087f2:	2a54      	cmp	r2, #84	; 0x54
 80087f4:	d80c      	bhi.n	8008810 <_free_r+0x170>
 80087f6:	0b18      	lsrs	r0, r3, #12
 80087f8:	306e      	adds	r0, #110	; 0x6e
 80087fa:	0041      	lsls	r1, r0, #1
 80087fc:	e79a      	b.n	8008734 <_free_r+0x94>
 80087fe:	2601      	movs	r6, #1
 8008800:	684d      	ldr	r5, [r1, #4]
 8008802:	1080      	asrs	r0, r0, #2
 8008804:	4613      	mov	r3, r2
 8008806:	fa06 f000 	lsl.w	r0, r6, r0
 800880a:	4305      	orrs	r5, r0
 800880c:	604d      	str	r5, [r1, #4]
 800880e:	e7a3      	b.n	8008758 <_free_r+0xb8>
 8008810:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008814:	d803      	bhi.n	800881e <_free_r+0x17e>
 8008816:	0bd8      	lsrs	r0, r3, #15
 8008818:	3077      	adds	r0, #119	; 0x77
 800881a:	0041      	lsls	r1, r0, #1
 800881c:	e78a      	b.n	8008734 <_free_r+0x94>
 800881e:	f240 5154 	movw	r1, #1364	; 0x554
 8008822:	428a      	cmp	r2, r1
 8008824:	bf95      	itete	ls
 8008826:	0c98      	lsrls	r0, r3, #18
 8008828:	21fc      	movhi	r1, #252	; 0xfc
 800882a:	307c      	addls	r0, #124	; 0x7c
 800882c:	207e      	movhi	r0, #126	; 0x7e
 800882e:	bf98      	it	ls
 8008830:	0041      	lslls	r1, r0, #1
 8008832:	e77f      	b.n	8008734 <_free_r+0x94>
 8008834:	20000178 	andcs	r0, r0, r8, ror r1

08008838 <memmove>:
 8008838:	4288      	cmp	r0, r1
 800883a:	b4f0      	push	{r4, r5, r6, r7}
 800883c:	d910      	bls.n	8008860 <memmove+0x28>
 800883e:	188c      	adds	r4, r1, r2
 8008840:	42a0      	cmp	r0, r4
 8008842:	d20d      	bcs.n	8008860 <memmove+0x28>
 8008844:	1885      	adds	r5, r0, r2
 8008846:	1e53      	subs	r3, r2, #1
 8008848:	b142      	cbz	r2, 800885c <memmove+0x24>
 800884a:	4621      	mov	r1, r4
 800884c:	462a      	mov	r2, r5
 800884e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 8008852:	3b01      	subs	r3, #1
 8008854:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008858:	1c5c      	adds	r4, r3, #1
 800885a:	d1f8      	bne.n	800884e <memmove+0x16>
 800885c:	bcf0      	pop	{r4, r5, r6, r7}
 800885e:	4770      	bx	lr
 8008860:	2a0f      	cmp	r2, #15
 8008862:	d946      	bls.n	80088f2 <memmove+0xba>
 8008864:	ea40 0301 	orr.w	r3, r0, r1
 8008868:	079b      	lsls	r3, r3, #30
 800886a:	d146      	bne.n	80088fa <memmove+0xc2>
 800886c:	f1a2 0710 	sub.w	r7, r2, #16
 8008870:	460c      	mov	r4, r1
 8008872:	4603      	mov	r3, r0
 8008874:	093f      	lsrs	r7, r7, #4
 8008876:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 800887a:	3610      	adds	r6, #16
 800887c:	6825      	ldr	r5, [r4, #0]
 800887e:	3310      	adds	r3, #16
 8008880:	3410      	adds	r4, #16
 8008882:	f843 5c10 	str.w	r5, [r3, #-16]
 8008886:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 800888a:	f843 5c0c 	str.w	r5, [r3, #-12]
 800888e:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8008892:	f843 5c08 	str.w	r5, [r3, #-8]
 8008896:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800889a:	f843 5c04 	str.w	r5, [r3, #-4]
 800889e:	42b3      	cmp	r3, r6
 80088a0:	d1ec      	bne.n	800887c <memmove+0x44>
 80088a2:	1c7b      	adds	r3, r7, #1
 80088a4:	f002 0c0f 	and.w	ip, r2, #15
 80088a8:	f1bc 0f03 	cmp.w	ip, #3
 80088ac:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80088b0:	4419      	add	r1, r3
 80088b2:	4403      	add	r3, r0
 80088b4:	d923      	bls.n	80088fe <memmove+0xc6>
 80088b6:	460e      	mov	r6, r1
 80088b8:	461d      	mov	r5, r3
 80088ba:	4664      	mov	r4, ip
 80088bc:	f856 7b04 	ldr.w	r7, [r6], #4
 80088c0:	3c04      	subs	r4, #4
 80088c2:	2c03      	cmp	r4, #3
 80088c4:	f845 7b04 	str.w	r7, [r5], #4
 80088c8:	d8f8      	bhi.n	80088bc <memmove+0x84>
 80088ca:	f1ac 0404 	sub.w	r4, ip, #4
 80088ce:	f002 0203 	and.w	r2, r2, #3
 80088d2:	f024 0403 	bic.w	r4, r4, #3
 80088d6:	3404      	adds	r4, #4
 80088d8:	4423      	add	r3, r4
 80088da:	4421      	add	r1, r4
 80088dc:	2a00      	cmp	r2, #0
 80088de:	d0bd      	beq.n	800885c <memmove+0x24>
 80088e0:	441a      	add	r2, r3
 80088e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088e6:	f803 4b01 	strb.w	r4, [r3], #1
 80088ea:	4293      	cmp	r3, r2
 80088ec:	d1f9      	bne.n	80088e2 <memmove+0xaa>
 80088ee:	bcf0      	pop	{r4, r5, r6, r7}
 80088f0:	4770      	bx	lr
 80088f2:	4603      	mov	r3, r0
 80088f4:	2a00      	cmp	r2, #0
 80088f6:	d1f3      	bne.n	80088e0 <memmove+0xa8>
 80088f8:	e7b0      	b.n	800885c <memmove+0x24>
 80088fa:	4603      	mov	r3, r0
 80088fc:	e7f0      	b.n	80088e0 <memmove+0xa8>
 80088fe:	4662      	mov	r2, ip
 8008900:	2a00      	cmp	r2, #0
 8008902:	d1ed      	bne.n	80088e0 <memmove+0xa8>
 8008904:	e7aa      	b.n	800885c <memmove+0x24>
 8008906:	bf00      	nop

08008908 <memset>:
 8008908:	0783      	lsls	r3, r0, #30
 800890a:	b4f0      	push	{r4, r5, r6, r7}
 800890c:	d048      	beq.n	80089a0 <memset+0x98>
 800890e:	1e54      	subs	r4, r2, #1
 8008910:	2a00      	cmp	r2, #0
 8008912:	d043      	beq.n	800899c <memset+0x94>
 8008914:	b2cd      	uxtb	r5, r1
 8008916:	4603      	mov	r3, r0
 8008918:	e002      	b.n	8008920 <memset+0x18>
 800891a:	2c00      	cmp	r4, #0
 800891c:	d03e      	beq.n	800899c <memset+0x94>
 800891e:	4614      	mov	r4, r2
 8008920:	f803 5b01 	strb.w	r5, [r3], #1
 8008924:	f013 0f03 	tst.w	r3, #3
 8008928:	f104 32ff 	add.w	r2, r4, #4294967295
 800892c:	d1f5      	bne.n	800891a <memset+0x12>
 800892e:	2c03      	cmp	r4, #3
 8008930:	d92d      	bls.n	800898e <memset+0x86>
 8008932:	b2cd      	uxtb	r5, r1
 8008934:	2c0f      	cmp	r4, #15
 8008936:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800893a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800893e:	d918      	bls.n	8008972 <memset+0x6a>
 8008940:	f1a4 0710 	sub.w	r7, r4, #16
 8008944:	f103 0610 	add.w	r6, r3, #16
 8008948:	461a      	mov	r2, r3
 800894a:	093f      	lsrs	r7, r7, #4
 800894c:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 8008950:	6015      	str	r5, [r2, #0]
 8008952:	3210      	adds	r2, #16
 8008954:	f842 5c0c 	str.w	r5, [r2, #-12]
 8008958:	f842 5c08 	str.w	r5, [r2, #-8]
 800895c:	f842 5c04 	str.w	r5, [r2, #-4]
 8008960:	42b2      	cmp	r2, r6
 8008962:	d1f5      	bne.n	8008950 <memset+0x48>
 8008964:	f004 040f 	and.w	r4, r4, #15
 8008968:	3701      	adds	r7, #1
 800896a:	2c03      	cmp	r4, #3
 800896c:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 8008970:	d90d      	bls.n	800898e <memset+0x86>
 8008972:	461e      	mov	r6, r3
 8008974:	4622      	mov	r2, r4
 8008976:	3a04      	subs	r2, #4
 8008978:	f846 5b04 	str.w	r5, [r6], #4
 800897c:	2a03      	cmp	r2, #3
 800897e:	d8fa      	bhi.n	8008976 <memset+0x6e>
 8008980:	1f22      	subs	r2, r4, #4
 8008982:	f004 0403 	and.w	r4, r4, #3
 8008986:	f022 0203 	bic.w	r2, r2, #3
 800898a:	3204      	adds	r2, #4
 800898c:	4413      	add	r3, r2
 800898e:	b12c      	cbz	r4, 800899c <memset+0x94>
 8008990:	b2c9      	uxtb	r1, r1
 8008992:	441c      	add	r4, r3
 8008994:	f803 1b01 	strb.w	r1, [r3], #1
 8008998:	42a3      	cmp	r3, r4
 800899a:	d1fb      	bne.n	8008994 <memset+0x8c>
 800899c:	bcf0      	pop	{r4, r5, r6, r7}
 800899e:	4770      	bx	lr
 80089a0:	4614      	mov	r4, r2
 80089a2:	4603      	mov	r3, r0
 80089a4:	e7c3      	b.n	800892e <memset+0x26>
 80089a6:	bf00      	nop

080089a8 <_realloc_r>:
 80089a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089ac:	460c      	mov	r4, r1
 80089ae:	b083      	sub	sp, #12
 80089b0:	4690      	mov	r8, r2
 80089b2:	4681      	mov	r9, r0
 80089b4:	2900      	cmp	r1, #0
 80089b6:	f000 8148 	beq.w	8008c4a <_realloc_r+0x2a2>
 80089ba:	f7fe f9d3 	bl	8006d64 <__malloc_lock>
 80089be:	f108 060b 	add.w	r6, r8, #11
 80089c2:	2e16      	cmp	r6, #22
 80089c4:	f854 cc04 	ldr.w	ip, [r4, #-4]
 80089c8:	bf8d      	iteet	hi
 80089ca:	f026 0607 	bichi.w	r6, r6, #7
 80089ce:	2210      	movls	r2, #16
 80089d0:	2300      	movls	r3, #0
 80089d2:	4632      	movhi	r2, r6
 80089d4:	bf88      	it	hi
 80089d6:	0ff3      	lsrhi	r3, r6, #31
 80089d8:	f1a4 0708 	sub.w	r7, r4, #8
 80089dc:	f02c 0503 	bic.w	r5, ip, #3
 80089e0:	bf98      	it	ls
 80089e2:	4616      	movls	r6, r2
 80089e4:	4546      	cmp	r6, r8
 80089e6:	bf38      	it	cc
 80089e8:	f043 0301 	orrcc.w	r3, r3, #1
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	f040 8132 	bne.w	8008c56 <_realloc_r+0x2ae>
 80089f2:	4295      	cmp	r5, r2
 80089f4:	db16      	blt.n	8008a24 <_realloc_r+0x7c>
 80089f6:	46a0      	mov	r8, r4
 80089f8:	4660      	mov	r0, ip
 80089fa:	1bab      	subs	r3, r5, r6
 80089fc:	2b0f      	cmp	r3, #15
 80089fe:	f200 80cc 	bhi.w	8008b9a <_realloc_r+0x1f2>
 8008a02:	197b      	adds	r3, r7, r5
 8008a04:	f000 0c01 	and.w	ip, r0, #1
 8008a08:	ea4c 0505 	orr.w	r5, ip, r5
 8008a0c:	607d      	str	r5, [r7, #4]
 8008a0e:	685a      	ldr	r2, [r3, #4]
 8008a10:	f042 0201 	orr.w	r2, r2, #1
 8008a14:	605a      	str	r2, [r3, #4]
 8008a16:	4648      	mov	r0, r9
 8008a18:	f7fe f9a6 	bl	8006d68 <__malloc_unlock>
 8008a1c:	4640      	mov	r0, r8
 8008a1e:	b003      	add	sp, #12
 8008a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a24:	f240 1a70 	movw	sl, #368	; 0x170
 8008a28:	1979      	adds	r1, r7, r5
 8008a2a:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8008a2e:	f8da 0008 	ldr.w	r0, [sl, #8]
 8008a32:	4288      	cmp	r0, r1
 8008a34:	f000 8114 	beq.w	8008c60 <_realloc_r+0x2b8>
 8008a38:	f8d1 e004 	ldr.w	lr, [r1, #4]
 8008a3c:	f02e 0b01 	bic.w	fp, lr, #1
 8008a40:	448b      	add	fp, r1
 8008a42:	f8db b004 	ldr.w	fp, [fp, #4]
 8008a46:	f01b 0f01 	tst.w	fp, #1
 8008a4a:	bf1c      	itt	ne
 8008a4c:	469e      	movne	lr, r3
 8008a4e:	4671      	movne	r1, lr
 8008a50:	d056      	beq.n	8008b00 <_realloc_r+0x158>
 8008a52:	f01c 0f01 	tst.w	ip, #1
 8008a56:	f040 80b3 	bne.w	8008bc0 <_realloc_r+0x218>
 8008a5a:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8008a5e:	ebc3 0b07 	rsb	fp, r3, r7
 8008a62:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008a66:	f023 0303 	bic.w	r3, r3, #3
 8008a6a:	442b      	add	r3, r5
 8008a6c:	2900      	cmp	r1, #0
 8008a6e:	d055      	beq.n	8008b1c <_realloc_r+0x174>
 8008a70:	4281      	cmp	r1, r0
 8008a72:	f000 8121 	beq.w	8008cb8 <_realloc_r+0x310>
 8008a76:	449e      	add	lr, r3
 8008a78:	4596      	cmp	lr, r2
 8008a7a:	db4f      	blt.n	8008b1c <_realloc_r+0x174>
 8008a7c:	68cb      	ldr	r3, [r1, #12]
 8008a7e:	46d8      	mov	r8, fp
 8008a80:	6889      	ldr	r1, [r1, #8]
 8008a82:	1f2a      	subs	r2, r5, #4
 8008a84:	2a24      	cmp	r2, #36	; 0x24
 8008a86:	60cb      	str	r3, [r1, #12]
 8008a88:	6099      	str	r1, [r3, #8]
 8008a8a:	f8db 300c 	ldr.w	r3, [fp, #12]
 8008a8e:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8008a92:	60cb      	str	r3, [r1, #12]
 8008a94:	6099      	str	r1, [r3, #8]
 8008a96:	f200 816a 	bhi.w	8008d6e <_realloc_r+0x3c6>
 8008a9a:	2a13      	cmp	r2, #19
 8008a9c:	bf98      	it	ls
 8008a9e:	4642      	movls	r2, r8
 8008aa0:	d923      	bls.n	8008aea <_realloc_r+0x142>
 8008aa2:	6823      	ldr	r3, [r4, #0]
 8008aa4:	2a1b      	cmp	r2, #27
 8008aa6:	bf98      	it	ls
 8008aa8:	f10b 0210 	addls.w	r2, fp, #16
 8008aac:	f8cb 3008 	str.w	r3, [fp, #8]
 8008ab0:	6863      	ldr	r3, [r4, #4]
 8008ab2:	bf98      	it	ls
 8008ab4:	3408      	addls	r4, #8
 8008ab6:	f8cb 300c 	str.w	r3, [fp, #12]
 8008aba:	d916      	bls.n	8008aea <_realloc_r+0x142>
 8008abc:	68a3      	ldr	r3, [r4, #8]
 8008abe:	2a24      	cmp	r2, #36	; 0x24
 8008ac0:	bf14      	ite	ne
 8008ac2:	f10b 0218 	addne.w	r2, fp, #24
 8008ac6:	f10b 0220 	addeq.w	r2, fp, #32
 8008aca:	f8cb 3010 	str.w	r3, [fp, #16]
 8008ace:	68e3      	ldr	r3, [r4, #12]
 8008ad0:	bf18      	it	ne
 8008ad2:	3410      	addne	r4, #16
 8008ad4:	f8cb 3014 	str.w	r3, [fp, #20]
 8008ad8:	bf01      	itttt	eq
 8008ada:	6923      	ldreq	r3, [r4, #16]
 8008adc:	f8cb 3018 	streq.w	r3, [fp, #24]
 8008ae0:	6963      	ldreq	r3, [r4, #20]
 8008ae2:	3418      	addeq	r4, #24
 8008ae4:	bf08      	it	eq
 8008ae6:	f8cb 301c 	streq.w	r3, [fp, #28]
 8008aea:	6823      	ldr	r3, [r4, #0]
 8008aec:	4675      	mov	r5, lr
 8008aee:	465f      	mov	r7, fp
 8008af0:	6013      	str	r3, [r2, #0]
 8008af2:	6863      	ldr	r3, [r4, #4]
 8008af4:	6053      	str	r3, [r2, #4]
 8008af6:	68a3      	ldr	r3, [r4, #8]
 8008af8:	6093      	str	r3, [r2, #8]
 8008afa:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008afe:	e77c      	b.n	80089fa <_realloc_r+0x52>
 8008b00:	f02e 0e03 	bic.w	lr, lr, #3
 8008b04:	eb0e 0305 	add.w	r3, lr, r5
 8008b08:	4293      	cmp	r3, r2
 8008b0a:	dba2      	blt.n	8008a52 <_realloc_r+0xaa>
 8008b0c:	68ca      	ldr	r2, [r1, #12]
 8008b0e:	46a0      	mov	r8, r4
 8008b10:	6889      	ldr	r1, [r1, #8]
 8008b12:	4660      	mov	r0, ip
 8008b14:	461d      	mov	r5, r3
 8008b16:	60ca      	str	r2, [r1, #12]
 8008b18:	6091      	str	r1, [r2, #8]
 8008b1a:	e76e      	b.n	80089fa <_realloc_r+0x52>
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	db4f      	blt.n	8008bc0 <_realloc_r+0x218>
 8008b20:	46d8      	mov	r8, fp
 8008b22:	f8db 100c 	ldr.w	r1, [fp, #12]
 8008b26:	1f2a      	subs	r2, r5, #4
 8008b28:	f858 0f08 	ldr.w	r0, [r8, #8]!
 8008b2c:	2a24      	cmp	r2, #36	; 0x24
 8008b2e:	60c1      	str	r1, [r0, #12]
 8008b30:	6088      	str	r0, [r1, #8]
 8008b32:	f200 80b4 	bhi.w	8008c9e <_realloc_r+0x2f6>
 8008b36:	2a13      	cmp	r2, #19
 8008b38:	bf98      	it	ls
 8008b3a:	4641      	movls	r1, r8
 8008b3c:	d922      	bls.n	8008b84 <_realloc_r+0x1dc>
 8008b3e:	6821      	ldr	r1, [r4, #0]
 8008b40:	2a1b      	cmp	r2, #27
 8008b42:	f8cb 1008 	str.w	r1, [fp, #8]
 8008b46:	6861      	ldr	r1, [r4, #4]
 8008b48:	bf98      	it	ls
 8008b4a:	3408      	addls	r4, #8
 8008b4c:	f8cb 100c 	str.w	r1, [fp, #12]
 8008b50:	bf98      	it	ls
 8008b52:	f10b 0110 	addls.w	r1, fp, #16
 8008b56:	d915      	bls.n	8008b84 <_realloc_r+0x1dc>
 8008b58:	68a1      	ldr	r1, [r4, #8]
 8008b5a:	2a24      	cmp	r2, #36	; 0x24
 8008b5c:	f8cb 1010 	str.w	r1, [fp, #16]
 8008b60:	68e1      	ldr	r1, [r4, #12]
 8008b62:	bf18      	it	ne
 8008b64:	3410      	addne	r4, #16
 8008b66:	f8cb 1014 	str.w	r1, [fp, #20]
 8008b6a:	bf11      	iteee	ne
 8008b6c:	f10b 0118 	addne.w	r1, fp, #24
 8008b70:	6922      	ldreq	r2, [r4, #16]
 8008b72:	f10b 0120 	addeq.w	r1, fp, #32
 8008b76:	f8cb 2018 	streq.w	r2, [fp, #24]
 8008b7a:	bf02      	ittt	eq
 8008b7c:	6962      	ldreq	r2, [r4, #20]
 8008b7e:	3418      	addeq	r4, #24
 8008b80:	f8cb 201c 	streq.w	r2, [fp, #28]
 8008b84:	6822      	ldr	r2, [r4, #0]
 8008b86:	461d      	mov	r5, r3
 8008b88:	465f      	mov	r7, fp
 8008b8a:	600a      	str	r2, [r1, #0]
 8008b8c:	6863      	ldr	r3, [r4, #4]
 8008b8e:	604b      	str	r3, [r1, #4]
 8008b90:	68a3      	ldr	r3, [r4, #8]
 8008b92:	608b      	str	r3, [r1, #8]
 8008b94:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008b98:	e72f      	b.n	80089fa <_realloc_r+0x52>
 8008b9a:	19b9      	adds	r1, r7, r6
 8008b9c:	f000 0c01 	and.w	ip, r0, #1
 8008ba0:	18ca      	adds	r2, r1, r3
 8008ba2:	ea4c 0606 	orr.w	r6, ip, r6
 8008ba6:	f043 0301 	orr.w	r3, r3, #1
 8008baa:	607e      	str	r6, [r7, #4]
 8008bac:	604b      	str	r3, [r1, #4]
 8008bae:	4648      	mov	r0, r9
 8008bb0:	6853      	ldr	r3, [r2, #4]
 8008bb2:	3108      	adds	r1, #8
 8008bb4:	f043 0301 	orr.w	r3, r3, #1
 8008bb8:	6053      	str	r3, [r2, #4]
 8008bba:	f7ff fd71 	bl	80086a0 <_free_r>
 8008bbe:	e72a      	b.n	8008a16 <_realloc_r+0x6e>
 8008bc0:	4641      	mov	r1, r8
 8008bc2:	4648      	mov	r0, r9
 8008bc4:	f7fd fd7a 	bl	80066bc <_malloc_r>
 8008bc8:	4680      	mov	r8, r0
 8008bca:	2800      	cmp	r0, #0
 8008bcc:	f43f af23 	beq.w	8008a16 <_realloc_r+0x6e>
 8008bd0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008bd4:	f1a0 0108 	sub.w	r1, r0, #8
 8008bd8:	f023 0201 	bic.w	r2, r3, #1
 8008bdc:	443a      	add	r2, r7
 8008bde:	4291      	cmp	r1, r2
 8008be0:	f000 80bd 	beq.w	8008d5e <_realloc_r+0x3b6>
 8008be4:	1f2a      	subs	r2, r5, #4
 8008be6:	2a24      	cmp	r2, #36	; 0x24
 8008be8:	d862      	bhi.n	8008cb0 <_realloc_r+0x308>
 8008bea:	2a13      	cmp	r2, #19
 8008bec:	bf9c      	itt	ls
 8008bee:	4603      	movls	r3, r0
 8008bf0:	4622      	movls	r2, r4
 8008bf2:	d91f      	bls.n	8008c34 <_realloc_r+0x28c>
 8008bf4:	6823      	ldr	r3, [r4, #0]
 8008bf6:	2a1b      	cmp	r2, #27
 8008bf8:	bf98      	it	ls
 8008bfa:	f104 0208 	addls.w	r2, r4, #8
 8008bfe:	6003      	str	r3, [r0, #0]
 8008c00:	6863      	ldr	r3, [r4, #4]
 8008c02:	6043      	str	r3, [r0, #4]
 8008c04:	bf98      	it	ls
 8008c06:	f100 0308 	addls.w	r3, r0, #8
 8008c0a:	d913      	bls.n	8008c34 <_realloc_r+0x28c>
 8008c0c:	68a3      	ldr	r3, [r4, #8]
 8008c0e:	2a24      	cmp	r2, #36	; 0x24
 8008c10:	bf14      	ite	ne
 8008c12:	f104 0210 	addne.w	r2, r4, #16
 8008c16:	f104 0218 	addeq.w	r2, r4, #24
 8008c1a:	6083      	str	r3, [r0, #8]
 8008c1c:	68e3      	ldr	r3, [r4, #12]
 8008c1e:	60c3      	str	r3, [r0, #12]
 8008c20:	bf11      	iteee	ne
 8008c22:	f100 0310 	addne.w	r3, r0, #16
 8008c26:	6921      	ldreq	r1, [r4, #16]
 8008c28:	f100 0318 	addeq.w	r3, r0, #24
 8008c2c:	6101      	streq	r1, [r0, #16]
 8008c2e:	bf04      	itt	eq
 8008c30:	6961      	ldreq	r1, [r4, #20]
 8008c32:	6141      	streq	r1, [r0, #20]
 8008c34:	6811      	ldr	r1, [r2, #0]
 8008c36:	6019      	str	r1, [r3, #0]
 8008c38:	6851      	ldr	r1, [r2, #4]
 8008c3a:	6059      	str	r1, [r3, #4]
 8008c3c:	6892      	ldr	r2, [r2, #8]
 8008c3e:	609a      	str	r2, [r3, #8]
 8008c40:	4621      	mov	r1, r4
 8008c42:	4648      	mov	r0, r9
 8008c44:	f7ff fd2c 	bl	80086a0 <_free_r>
 8008c48:	e6e5      	b.n	8008a16 <_realloc_r+0x6e>
 8008c4a:	4611      	mov	r1, r2
 8008c4c:	b003      	add	sp, #12
 8008c4e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c52:	f7fd bd33 	b.w	80066bc <_malloc_r>
 8008c56:	230c      	movs	r3, #12
 8008c58:	2000      	movs	r0, #0
 8008c5a:	f8c9 3000 	str.w	r3, [r9]
 8008c5e:	e6de      	b.n	8008a1e <_realloc_r+0x76>
 8008c60:	6843      	ldr	r3, [r0, #4]
 8008c62:	f106 0110 	add.w	r1, r6, #16
 8008c66:	f023 0e03 	bic.w	lr, r3, #3
 8008c6a:	eb0e 0305 	add.w	r3, lr, r5
 8008c6e:	428b      	cmp	r3, r1
 8008c70:	bfb8      	it	lt
 8008c72:	4601      	movlt	r1, r0
 8008c74:	f6ff aeed 	blt.w	8008a52 <_realloc_r+0xaa>
 8008c78:	4437      	add	r7, r6
 8008c7a:	1b9b      	subs	r3, r3, r6
 8008c7c:	f8ca 7008 	str.w	r7, [sl, #8]
 8008c80:	f043 0301 	orr.w	r3, r3, #1
 8008c84:	607b      	str	r3, [r7, #4]
 8008c86:	4648      	mov	r0, r9
 8008c88:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008c8c:	f003 0301 	and.w	r3, r3, #1
 8008c90:	431e      	orrs	r6, r3
 8008c92:	f844 6c04 	str.w	r6, [r4, #-4]
 8008c96:	f7fe f867 	bl	8006d68 <__malloc_unlock>
 8008c9a:	4620      	mov	r0, r4
 8008c9c:	e6bf      	b.n	8008a1e <_realloc_r+0x76>
 8008c9e:	4621      	mov	r1, r4
 8008ca0:	4640      	mov	r0, r8
 8008ca2:	461d      	mov	r5, r3
 8008ca4:	465f      	mov	r7, fp
 8008ca6:	f7ff fdc7 	bl	8008838 <memmove>
 8008caa:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008cae:	e6a4      	b.n	80089fa <_realloc_r+0x52>
 8008cb0:	4621      	mov	r1, r4
 8008cb2:	f7ff fdc1 	bl	8008838 <memmove>
 8008cb6:	e7c3      	b.n	8008c40 <_realloc_r+0x298>
 8008cb8:	f106 0110 	add.w	r1, r6, #16
 8008cbc:	eb0e 0c03 	add.w	ip, lr, r3
 8008cc0:	458c      	cmp	ip, r1
 8008cc2:	f6ff af2b 	blt.w	8008b1c <_realloc_r+0x174>
 8008cc6:	46d8      	mov	r8, fp
 8008cc8:	f8db 300c 	ldr.w	r3, [fp, #12]
 8008ccc:	1f2a      	subs	r2, r5, #4
 8008cce:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8008cd2:	2a24      	cmp	r2, #36	; 0x24
 8008cd4:	60cb      	str	r3, [r1, #12]
 8008cd6:	6099      	str	r1, [r3, #8]
 8008cd8:	d852      	bhi.n	8008d80 <_realloc_r+0x3d8>
 8008cda:	2a13      	cmp	r2, #19
 8008cdc:	bf98      	it	ls
 8008cde:	4643      	movls	r3, r8
 8008ce0:	d922      	bls.n	8008d28 <_realloc_r+0x380>
 8008ce2:	6823      	ldr	r3, [r4, #0]
 8008ce4:	2a1b      	cmp	r2, #27
 8008ce6:	f8cb 3008 	str.w	r3, [fp, #8]
 8008cea:	6863      	ldr	r3, [r4, #4]
 8008cec:	bf98      	it	ls
 8008cee:	3408      	addls	r4, #8
 8008cf0:	f8cb 300c 	str.w	r3, [fp, #12]
 8008cf4:	bf98      	it	ls
 8008cf6:	f10b 0310 	addls.w	r3, fp, #16
 8008cfa:	d915      	bls.n	8008d28 <_realloc_r+0x380>
 8008cfc:	68a3      	ldr	r3, [r4, #8]
 8008cfe:	2a24      	cmp	r2, #36	; 0x24
 8008d00:	f8cb 3010 	str.w	r3, [fp, #16]
 8008d04:	68e3      	ldr	r3, [r4, #12]
 8008d06:	bf18      	it	ne
 8008d08:	3410      	addne	r4, #16
 8008d0a:	f8cb 3014 	str.w	r3, [fp, #20]
 8008d0e:	bf11      	iteee	ne
 8008d10:	f10b 0318 	addne.w	r3, fp, #24
 8008d14:	6922      	ldreq	r2, [r4, #16]
 8008d16:	f10b 0320 	addeq.w	r3, fp, #32
 8008d1a:	f8cb 2018 	streq.w	r2, [fp, #24]
 8008d1e:	bf02      	ittt	eq
 8008d20:	6962      	ldreq	r2, [r4, #20]
 8008d22:	3418      	addeq	r4, #24
 8008d24:	f8cb 201c 	streq.w	r2, [fp, #28]
 8008d28:	6822      	ldr	r2, [r4, #0]
 8008d2a:	601a      	str	r2, [r3, #0]
 8008d2c:	6862      	ldr	r2, [r4, #4]
 8008d2e:	605a      	str	r2, [r3, #4]
 8008d30:	68a2      	ldr	r2, [r4, #8]
 8008d32:	609a      	str	r2, [r3, #8]
 8008d34:	eb0b 0306 	add.w	r3, fp, r6
 8008d38:	ebc6 020c 	rsb	r2, r6, ip
 8008d3c:	f8ca 3008 	str.w	r3, [sl, #8]
 8008d40:	f042 0201 	orr.w	r2, r2, #1
 8008d44:	605a      	str	r2, [r3, #4]
 8008d46:	4648      	mov	r0, r9
 8008d48:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008d4c:	f003 0301 	and.w	r3, r3, #1
 8008d50:	431e      	orrs	r6, r3
 8008d52:	f8cb 6004 	str.w	r6, [fp, #4]
 8008d56:	f7fe f807 	bl	8006d68 <__malloc_unlock>
 8008d5a:	4640      	mov	r0, r8
 8008d5c:	e65f      	b.n	8008a1e <_realloc_r+0x76>
 8008d5e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008d62:	4618      	mov	r0, r3
 8008d64:	46a0      	mov	r8, r4
 8008d66:	f022 0303 	bic.w	r3, r2, #3
 8008d6a:	441d      	add	r5, r3
 8008d6c:	e645      	b.n	80089fa <_realloc_r+0x52>
 8008d6e:	4621      	mov	r1, r4
 8008d70:	4640      	mov	r0, r8
 8008d72:	4675      	mov	r5, lr
 8008d74:	465f      	mov	r7, fp
 8008d76:	f7ff fd5f 	bl	8008838 <memmove>
 8008d7a:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008d7e:	e63c      	b.n	80089fa <_realloc_r+0x52>
 8008d80:	4621      	mov	r1, r4
 8008d82:	4640      	mov	r0, r8
 8008d84:	f8cd c004 	str.w	ip, [sp, #4]
 8008d88:	f7ff fd56 	bl	8008838 <memmove>
 8008d8c:	f8dd c004 	ldr.w	ip, [sp, #4]
 8008d90:	e7d0      	b.n	8008d34 <_realloc_r+0x38c>
 8008d92:	bf00      	nop

08008d94 <cleanup_glue>:
 8008d94:	b538      	push	{r3, r4, r5, lr}
 8008d96:	460c      	mov	r4, r1
 8008d98:	6809      	ldr	r1, [r1, #0]
 8008d9a:	4605      	mov	r5, r0
 8008d9c:	b109      	cbz	r1, 8008da2 <cleanup_glue+0xe>
 8008d9e:	f7ff fff9 	bl	8008d94 <cleanup_glue>
 8008da2:	4628      	mov	r0, r5
 8008da4:	4621      	mov	r1, r4
 8008da6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008daa:	f7ff bc79 	b.w	80086a0 <_free_r>
 8008dae:	bf00      	nop

08008db0 <_reclaim_reent>:
 8008db0:	f240 0300 	movw	r3, #0
 8008db4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008db8:	b570      	push	{r4, r5, r6, lr}
 8008dba:	4605      	mov	r5, r0
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	4298      	cmp	r0, r3
 8008dc0:	d054      	beq.n	8008e6c <_reclaim_reent+0xbc>
 8008dc2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008dc4:	b1f3      	cbz	r3, 8008e04 <_reclaim_reent+0x54>
 8008dc6:	68da      	ldr	r2, [r3, #12]
 8008dc8:	b1ba      	cbz	r2, 8008dfa <_reclaim_reent+0x4a>
 8008dca:	2300      	movs	r3, #0
 8008dcc:	461e      	mov	r6, r3
 8008dce:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008dd2:	b909      	cbnz	r1, 8008dd8 <_reclaim_reent+0x28>
 8008dd4:	e008      	b.n	8008de8 <_reclaim_reent+0x38>
 8008dd6:	4621      	mov	r1, r4
 8008dd8:	680c      	ldr	r4, [r1, #0]
 8008dda:	4628      	mov	r0, r5
 8008ddc:	f7ff fc60 	bl	80086a0 <_free_r>
 8008de0:	2c00      	cmp	r4, #0
 8008de2:	d1f8      	bne.n	8008dd6 <_reclaim_reent+0x26>
 8008de4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008de6:	68da      	ldr	r2, [r3, #12]
 8008de8:	3601      	adds	r6, #1
 8008dea:	2e20      	cmp	r6, #32
 8008dec:	4633      	mov	r3, r6
 8008dee:	d1ee      	bne.n	8008dce <_reclaim_reent+0x1e>
 8008df0:	4611      	mov	r1, r2
 8008df2:	4628      	mov	r0, r5
 8008df4:	f7ff fc54 	bl	80086a0 <_free_r>
 8008df8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008dfa:	6819      	ldr	r1, [r3, #0]
 8008dfc:	b111      	cbz	r1, 8008e04 <_reclaim_reent+0x54>
 8008dfe:	4628      	mov	r0, r5
 8008e00:	f7ff fc4e 	bl	80086a0 <_free_r>
 8008e04:	6969      	ldr	r1, [r5, #20]
 8008e06:	b111      	cbz	r1, 8008e0e <_reclaim_reent+0x5e>
 8008e08:	4628      	mov	r0, r5
 8008e0a:	f7ff fc49 	bl	80086a0 <_free_r>
 8008e0e:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8008e10:	b111      	cbz	r1, 8008e18 <_reclaim_reent+0x68>
 8008e12:	4628      	mov	r0, r5
 8008e14:	f7ff fc44 	bl	80086a0 <_free_r>
 8008e18:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8008e1a:	b111      	cbz	r1, 8008e22 <_reclaim_reent+0x72>
 8008e1c:	4628      	mov	r0, r5
 8008e1e:	f7ff fc3f 	bl	80086a0 <_free_r>
 8008e22:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8008e24:	b111      	cbz	r1, 8008e2c <_reclaim_reent+0x7c>
 8008e26:	4628      	mov	r0, r5
 8008e28:	f7ff fc3a 	bl	80086a0 <_free_r>
 8008e2c:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8008e2e:	b111      	cbz	r1, 8008e36 <_reclaim_reent+0x86>
 8008e30:	4628      	mov	r0, r5
 8008e32:	f7ff fc35 	bl	80086a0 <_free_r>
 8008e36:	f8d5 10ec 	ldr.w	r1, [r5, #236]	; 0xec
 8008e3a:	b111      	cbz	r1, 8008e42 <_reclaim_reent+0x92>
 8008e3c:	4628      	mov	r0, r5
 8008e3e:	f7ff fc2f 	bl	80086a0 <_free_r>
 8008e42:	f8d5 10e8 	ldr.w	r1, [r5, #232]	; 0xe8
 8008e46:	b111      	cbz	r1, 8008e4e <_reclaim_reent+0x9e>
 8008e48:	4628      	mov	r0, r5
 8008e4a:	f7ff fc29 	bl	80086a0 <_free_r>
 8008e4e:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8008e50:	b12b      	cbz	r3, 8008e5e <_reclaim_reent+0xae>
 8008e52:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8008e56:	b111      	cbz	r1, 8008e5e <_reclaim_reent+0xae>
 8008e58:	4628      	mov	r0, r5
 8008e5a:	f7ff fc21 	bl	80086a0 <_free_r>
 8008e5e:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8008e60:	b111      	cbz	r1, 8008e68 <_reclaim_reent+0xb8>
 8008e62:	4628      	mov	r0, r5
 8008e64:	f7ff fc1c 	bl	80086a0 <_free_r>
 8008e68:	69ab      	ldr	r3, [r5, #24]
 8008e6a:	b903      	cbnz	r3, 8008e6e <_reclaim_reent+0xbe>
 8008e6c:	bd70      	pop	{r4, r5, r6, pc}
 8008e6e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8008e70:	4628      	mov	r0, r5
 8008e72:	4798      	blx	r3
 8008e74:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
 8008e78:	2900      	cmp	r1, #0
 8008e7a:	d0f7      	beq.n	8008e6c <_reclaim_reent+0xbc>
 8008e7c:	4628      	mov	r0, r5
 8008e7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008e82:	f7ff bf87 	b.w	8008d94 <cleanup_glue>
 8008e86:	bf00      	nop

08008e88 <__aeabi_uidiv>:
 8008e88:	1e4a      	subs	r2, r1, #1
 8008e8a:	bf08      	it	eq
 8008e8c:	4770      	bxeq	lr
 8008e8e:	f0c0 8124 	bcc.w	80090da <__aeabi_uidiv+0x252>
 8008e92:	4288      	cmp	r0, r1
 8008e94:	f240 8116 	bls.w	80090c4 <__aeabi_uidiv+0x23c>
 8008e98:	4211      	tst	r1, r2
 8008e9a:	f000 8117 	beq.w	80090cc <__aeabi_uidiv+0x244>
 8008e9e:	fab0 f380 	clz	r3, r0
 8008ea2:	fab1 f281 	clz	r2, r1
 8008ea6:	eba2 0303 	sub.w	r3, r2, r3
 8008eaa:	f1c3 031f 	rsb	r3, r3, #31
 8008eae:	a204      	add	r2, pc, #16	; (adr r2, 8008ec0 <__aeabi_uidiv+0x38>)
 8008eb0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 8008eb4:	f04f 0200 	mov.w	r2, #0
 8008eb8:	469f      	mov	pc, r3
 8008eba:	bf00      	nop
 8008ebc:	f3af 8000 	nop.w
 8008ec0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 8008ec4:	bf00      	nop
 8008ec6:	eb42 0202 	adc.w	r2, r2, r2
 8008eca:	bf28      	it	cs
 8008ecc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 8008ed0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 8008ed4:	bf00      	nop
 8008ed6:	eb42 0202 	adc.w	r2, r2, r2
 8008eda:	bf28      	it	cs
 8008edc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 8008ee0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 8008ee4:	bf00      	nop
 8008ee6:	eb42 0202 	adc.w	r2, r2, r2
 8008eea:	bf28      	it	cs
 8008eec:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 8008ef0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 8008ef4:	bf00      	nop
 8008ef6:	eb42 0202 	adc.w	r2, r2, r2
 8008efa:	bf28      	it	cs
 8008efc:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 8008f00:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 8008f04:	bf00      	nop
 8008f06:	eb42 0202 	adc.w	r2, r2, r2
 8008f0a:	bf28      	it	cs
 8008f0c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 8008f10:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 8008f14:	bf00      	nop
 8008f16:	eb42 0202 	adc.w	r2, r2, r2
 8008f1a:	bf28      	it	cs
 8008f1c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 8008f20:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 8008f24:	bf00      	nop
 8008f26:	eb42 0202 	adc.w	r2, r2, r2
 8008f2a:	bf28      	it	cs
 8008f2c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 8008f30:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 8008f34:	bf00      	nop
 8008f36:	eb42 0202 	adc.w	r2, r2, r2
 8008f3a:	bf28      	it	cs
 8008f3c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 8008f40:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 8008f44:	bf00      	nop
 8008f46:	eb42 0202 	adc.w	r2, r2, r2
 8008f4a:	bf28      	it	cs
 8008f4c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 8008f50:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 8008f54:	bf00      	nop
 8008f56:	eb42 0202 	adc.w	r2, r2, r2
 8008f5a:	bf28      	it	cs
 8008f5c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 8008f60:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 8008f64:	bf00      	nop
 8008f66:	eb42 0202 	adc.w	r2, r2, r2
 8008f6a:	bf28      	it	cs
 8008f6c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 8008f70:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 8008f74:	bf00      	nop
 8008f76:	eb42 0202 	adc.w	r2, r2, r2
 8008f7a:	bf28      	it	cs
 8008f7c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 8008f80:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 8008f84:	bf00      	nop
 8008f86:	eb42 0202 	adc.w	r2, r2, r2
 8008f8a:	bf28      	it	cs
 8008f8c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 8008f90:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 8008f94:	bf00      	nop
 8008f96:	eb42 0202 	adc.w	r2, r2, r2
 8008f9a:	bf28      	it	cs
 8008f9c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 8008fa0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 8008fa4:	bf00      	nop
 8008fa6:	eb42 0202 	adc.w	r2, r2, r2
 8008faa:	bf28      	it	cs
 8008fac:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 8008fb0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 8008fb4:	bf00      	nop
 8008fb6:	eb42 0202 	adc.w	r2, r2, r2
 8008fba:	bf28      	it	cs
 8008fbc:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 8008fc0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 8008fc4:	bf00      	nop
 8008fc6:	eb42 0202 	adc.w	r2, r2, r2
 8008fca:	bf28      	it	cs
 8008fcc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 8008fd0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 8008fd4:	bf00      	nop
 8008fd6:	eb42 0202 	adc.w	r2, r2, r2
 8008fda:	bf28      	it	cs
 8008fdc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 8008fe0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 8008fe4:	bf00      	nop
 8008fe6:	eb42 0202 	adc.w	r2, r2, r2
 8008fea:	bf28      	it	cs
 8008fec:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 8008ff0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 8008ff4:	bf00      	nop
 8008ff6:	eb42 0202 	adc.w	r2, r2, r2
 8008ffa:	bf28      	it	cs
 8008ffc:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 8009000:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 8009004:	bf00      	nop
 8009006:	eb42 0202 	adc.w	r2, r2, r2
 800900a:	bf28      	it	cs
 800900c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 8009010:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 8009014:	bf00      	nop
 8009016:	eb42 0202 	adc.w	r2, r2, r2
 800901a:	bf28      	it	cs
 800901c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 8009020:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 8009024:	bf00      	nop
 8009026:	eb42 0202 	adc.w	r2, r2, r2
 800902a:	bf28      	it	cs
 800902c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 8009030:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 8009034:	bf00      	nop
 8009036:	eb42 0202 	adc.w	r2, r2, r2
 800903a:	bf28      	it	cs
 800903c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 8009040:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 8009044:	bf00      	nop
 8009046:	eb42 0202 	adc.w	r2, r2, r2
 800904a:	bf28      	it	cs
 800904c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 8009050:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 8009054:	bf00      	nop
 8009056:	eb42 0202 	adc.w	r2, r2, r2
 800905a:	bf28      	it	cs
 800905c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 8009060:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 8009064:	bf00      	nop
 8009066:	eb42 0202 	adc.w	r2, r2, r2
 800906a:	bf28      	it	cs
 800906c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 8009070:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 8009074:	bf00      	nop
 8009076:	eb42 0202 	adc.w	r2, r2, r2
 800907a:	bf28      	it	cs
 800907c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 8009080:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 8009084:	bf00      	nop
 8009086:	eb42 0202 	adc.w	r2, r2, r2
 800908a:	bf28      	it	cs
 800908c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 8009090:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 8009094:	bf00      	nop
 8009096:	eb42 0202 	adc.w	r2, r2, r2
 800909a:	bf28      	it	cs
 800909c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 80090a0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 80090a4:	bf00      	nop
 80090a6:	eb42 0202 	adc.w	r2, r2, r2
 80090aa:	bf28      	it	cs
 80090ac:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 80090b0:	ebb0 0f01 	cmp.w	r0, r1
 80090b4:	bf00      	nop
 80090b6:	eb42 0202 	adc.w	r2, r2, r2
 80090ba:	bf28      	it	cs
 80090bc:	eba0 0001 	subcs.w	r0, r0, r1
 80090c0:	4610      	mov	r0, r2
 80090c2:	4770      	bx	lr
 80090c4:	bf0c      	ite	eq
 80090c6:	2001      	moveq	r0, #1
 80090c8:	2000      	movne	r0, #0
 80090ca:	4770      	bx	lr
 80090cc:	fab1 f281 	clz	r2, r1
 80090d0:	f1c2 021f 	rsb	r2, r2, #31
 80090d4:	fa20 f002 	lsr.w	r0, r0, r2
 80090d8:	4770      	bx	lr
 80090da:	b108      	cbz	r0, 80090e0 <__aeabi_uidiv+0x258>
 80090dc:	f04f 30ff 	mov.w	r0, #4294967295
 80090e0:	f000 b80e 	b.w	8009100 <__aeabi_idiv0>

080090e4 <__aeabi_uidivmod>:
 80090e4:	2900      	cmp	r1, #0
 80090e6:	d0f8      	beq.n	80090da <__aeabi_uidiv+0x252>
 80090e8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 80090ec:	f7ff fecc 	bl	8008e88 <__aeabi_uidiv>
 80090f0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 80090f4:	fb02 f300 	mul.w	r3, r2, r0
 80090f8:	eba1 0103 	sub.w	r1, r1, r3
 80090fc:	4770      	bx	lr
 80090fe:	bf00      	nop

08009100 <__aeabi_idiv0>:
 8009100:	4770      	bx	lr
 8009102:	bf00      	nop

08009104 <__aeabi_drsub>:
 8009104:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8009108:	e002      	b.n	8009110 <__adddf3>
 800910a:	bf00      	nop

0800910c <__aeabi_dsub>:
 800910c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08009110 <__adddf3>:
 8009110:	b530      	push	{r4, r5, lr}
 8009112:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8009116:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800911a:	ea94 0f05 	teq	r4, r5
 800911e:	bf08      	it	eq
 8009120:	ea90 0f02 	teqeq	r0, r2
 8009124:	bf1f      	itttt	ne
 8009126:	ea54 0c00 	orrsne.w	ip, r4, r0
 800912a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800912e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8009132:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8009136:	f000 80e2 	beq.w	80092fe <__adddf3+0x1ee>
 800913a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800913e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8009142:	bfb8      	it	lt
 8009144:	426d      	neglt	r5, r5
 8009146:	dd0c      	ble.n	8009162 <__adddf3+0x52>
 8009148:	442c      	add	r4, r5
 800914a:	ea80 0202 	eor.w	r2, r0, r2
 800914e:	ea81 0303 	eor.w	r3, r1, r3
 8009152:	ea82 0000 	eor.w	r0, r2, r0
 8009156:	ea83 0101 	eor.w	r1, r3, r1
 800915a:	ea80 0202 	eor.w	r2, r0, r2
 800915e:	ea81 0303 	eor.w	r3, r1, r3
 8009162:	2d36      	cmp	r5, #54	; 0x36
 8009164:	bf88      	it	hi
 8009166:	bd30      	pophi	{r4, r5, pc}
 8009168:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800916c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8009170:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8009174:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8009178:	d002      	beq.n	8009180 <__adddf3+0x70>
 800917a:	4240      	negs	r0, r0
 800917c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009180:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8009184:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8009188:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800918c:	d002      	beq.n	8009194 <__adddf3+0x84>
 800918e:	4252      	negs	r2, r2
 8009190:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8009194:	ea94 0f05 	teq	r4, r5
 8009198:	f000 80a7 	beq.w	80092ea <__adddf3+0x1da>
 800919c:	f1a4 0401 	sub.w	r4, r4, #1
 80091a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80091a4:	db0d      	blt.n	80091c2 <__adddf3+0xb2>
 80091a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80091aa:	fa22 f205 	lsr.w	r2, r2, r5
 80091ae:	1880      	adds	r0, r0, r2
 80091b0:	f141 0100 	adc.w	r1, r1, #0
 80091b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80091b8:	1880      	adds	r0, r0, r2
 80091ba:	fa43 f305 	asr.w	r3, r3, r5
 80091be:	4159      	adcs	r1, r3
 80091c0:	e00e      	b.n	80091e0 <__adddf3+0xd0>
 80091c2:	f1a5 0520 	sub.w	r5, r5, #32
 80091c6:	f10e 0e20 	add.w	lr, lr, #32
 80091ca:	2a01      	cmp	r2, #1
 80091cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80091d0:	bf28      	it	cs
 80091d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80091d6:	fa43 f305 	asr.w	r3, r3, r5
 80091da:	18c0      	adds	r0, r0, r3
 80091dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80091e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80091e4:	d507      	bpl.n	80091f6 <__adddf3+0xe6>
 80091e6:	f04f 0e00 	mov.w	lr, #0
 80091ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80091ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80091f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80091f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80091fa:	d31b      	bcc.n	8009234 <__adddf3+0x124>
 80091fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8009200:	d30c      	bcc.n	800921c <__adddf3+0x10c>
 8009202:	0849      	lsrs	r1, r1, #1
 8009204:	ea5f 0030 	movs.w	r0, r0, rrx
 8009208:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800920c:	f104 0401 	add.w	r4, r4, #1
 8009210:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8009214:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8009218:	f080 809a 	bcs.w	8009350 <__adddf3+0x240>
 800921c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8009220:	bf08      	it	eq
 8009222:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8009226:	f150 0000 	adcs.w	r0, r0, #0
 800922a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800922e:	ea41 0105 	orr.w	r1, r1, r5
 8009232:	bd30      	pop	{r4, r5, pc}
 8009234:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8009238:	4140      	adcs	r0, r0
 800923a:	eb41 0101 	adc.w	r1, r1, r1
 800923e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009242:	f1a4 0401 	sub.w	r4, r4, #1
 8009246:	d1e9      	bne.n	800921c <__adddf3+0x10c>
 8009248:	f091 0f00 	teq	r1, #0
 800924c:	bf04      	itt	eq
 800924e:	4601      	moveq	r1, r0
 8009250:	2000      	moveq	r0, #0
 8009252:	fab1 f381 	clz	r3, r1
 8009256:	bf08      	it	eq
 8009258:	3320      	addeq	r3, #32
 800925a:	f1a3 030b 	sub.w	r3, r3, #11
 800925e:	f1b3 0220 	subs.w	r2, r3, #32
 8009262:	da0c      	bge.n	800927e <__adddf3+0x16e>
 8009264:	320c      	adds	r2, #12
 8009266:	dd08      	ble.n	800927a <__adddf3+0x16a>
 8009268:	f102 0c14 	add.w	ip, r2, #20
 800926c:	f1c2 020c 	rsb	r2, r2, #12
 8009270:	fa01 f00c 	lsl.w	r0, r1, ip
 8009274:	fa21 f102 	lsr.w	r1, r1, r2
 8009278:	e00c      	b.n	8009294 <__adddf3+0x184>
 800927a:	f102 0214 	add.w	r2, r2, #20
 800927e:	bfd8      	it	le
 8009280:	f1c2 0c20 	rsble	ip, r2, #32
 8009284:	fa01 f102 	lsl.w	r1, r1, r2
 8009288:	fa20 fc0c 	lsr.w	ip, r0, ip
 800928c:	bfdc      	itt	le
 800928e:	ea41 010c 	orrle.w	r1, r1, ip
 8009292:	4090      	lslle	r0, r2
 8009294:	1ae4      	subs	r4, r4, r3
 8009296:	bfa2      	ittt	ge
 8009298:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800929c:	4329      	orrge	r1, r5
 800929e:	bd30      	popge	{r4, r5, pc}
 80092a0:	ea6f 0404 	mvn.w	r4, r4
 80092a4:	3c1f      	subs	r4, #31
 80092a6:	da1c      	bge.n	80092e2 <__adddf3+0x1d2>
 80092a8:	340c      	adds	r4, #12
 80092aa:	dc0e      	bgt.n	80092ca <__adddf3+0x1ba>
 80092ac:	f104 0414 	add.w	r4, r4, #20
 80092b0:	f1c4 0220 	rsb	r2, r4, #32
 80092b4:	fa20 f004 	lsr.w	r0, r0, r4
 80092b8:	fa01 f302 	lsl.w	r3, r1, r2
 80092bc:	ea40 0003 	orr.w	r0, r0, r3
 80092c0:	fa21 f304 	lsr.w	r3, r1, r4
 80092c4:	ea45 0103 	orr.w	r1, r5, r3
 80092c8:	bd30      	pop	{r4, r5, pc}
 80092ca:	f1c4 040c 	rsb	r4, r4, #12
 80092ce:	f1c4 0220 	rsb	r2, r4, #32
 80092d2:	fa20 f002 	lsr.w	r0, r0, r2
 80092d6:	fa01 f304 	lsl.w	r3, r1, r4
 80092da:	ea40 0003 	orr.w	r0, r0, r3
 80092de:	4629      	mov	r1, r5
 80092e0:	bd30      	pop	{r4, r5, pc}
 80092e2:	fa21 f004 	lsr.w	r0, r1, r4
 80092e6:	4629      	mov	r1, r5
 80092e8:	bd30      	pop	{r4, r5, pc}
 80092ea:	f094 0f00 	teq	r4, #0
 80092ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80092f2:	bf06      	itte	eq
 80092f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80092f8:	3401      	addeq	r4, #1
 80092fa:	3d01      	subne	r5, #1
 80092fc:	e74e      	b.n	800919c <__adddf3+0x8c>
 80092fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8009302:	bf18      	it	ne
 8009304:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8009308:	d029      	beq.n	800935e <__adddf3+0x24e>
 800930a:	ea94 0f05 	teq	r4, r5
 800930e:	bf08      	it	eq
 8009310:	ea90 0f02 	teqeq	r0, r2
 8009314:	d005      	beq.n	8009322 <__adddf3+0x212>
 8009316:	ea54 0c00 	orrs.w	ip, r4, r0
 800931a:	bf04      	itt	eq
 800931c:	4619      	moveq	r1, r3
 800931e:	4610      	moveq	r0, r2
 8009320:	bd30      	pop	{r4, r5, pc}
 8009322:	ea91 0f03 	teq	r1, r3
 8009326:	bf1e      	ittt	ne
 8009328:	2100      	movne	r1, #0
 800932a:	2000      	movne	r0, #0
 800932c:	bd30      	popne	{r4, r5, pc}
 800932e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8009332:	d105      	bne.n	8009340 <__adddf3+0x230>
 8009334:	0040      	lsls	r0, r0, #1
 8009336:	4149      	adcs	r1, r1
 8009338:	bf28      	it	cs
 800933a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800933e:	bd30      	pop	{r4, r5, pc}
 8009340:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8009344:	bf3c      	itt	cc
 8009346:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800934a:	bd30      	popcc	{r4, r5, pc}
 800934c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009350:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8009354:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009358:	f04f 0000 	mov.w	r0, #0
 800935c:	bd30      	pop	{r4, r5, pc}
 800935e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8009362:	bf1a      	itte	ne
 8009364:	4619      	movne	r1, r3
 8009366:	4610      	movne	r0, r2
 8009368:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800936c:	bf1c      	itt	ne
 800936e:	460b      	movne	r3, r1
 8009370:	4602      	movne	r2, r0
 8009372:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8009376:	bf06      	itte	eq
 8009378:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800937c:	ea91 0f03 	teqeq	r1, r3
 8009380:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8009384:	bd30      	pop	{r4, r5, pc}
 8009386:	bf00      	nop

08009388 <__aeabi_ui2d>:
 8009388:	f090 0f00 	teq	r0, #0
 800938c:	bf04      	itt	eq
 800938e:	2100      	moveq	r1, #0
 8009390:	4770      	bxeq	lr
 8009392:	b530      	push	{r4, r5, lr}
 8009394:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009398:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800939c:	f04f 0500 	mov.w	r5, #0
 80093a0:	f04f 0100 	mov.w	r1, #0
 80093a4:	e750      	b.n	8009248 <__adddf3+0x138>
 80093a6:	bf00      	nop

080093a8 <__aeabi_i2d>:
 80093a8:	f090 0f00 	teq	r0, #0
 80093ac:	bf04      	itt	eq
 80093ae:	2100      	moveq	r1, #0
 80093b0:	4770      	bxeq	lr
 80093b2:	b530      	push	{r4, r5, lr}
 80093b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80093b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80093bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80093c0:	bf48      	it	mi
 80093c2:	4240      	negmi	r0, r0
 80093c4:	f04f 0100 	mov.w	r1, #0
 80093c8:	e73e      	b.n	8009248 <__adddf3+0x138>
 80093ca:	bf00      	nop

080093cc <__aeabi_f2d>:
 80093cc:	0042      	lsls	r2, r0, #1
 80093ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80093d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80093d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80093da:	bf1f      	itttt	ne
 80093dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80093e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80093e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80093e8:	4770      	bxne	lr
 80093ea:	f092 0f00 	teq	r2, #0
 80093ee:	bf14      	ite	ne
 80093f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80093f4:	4770      	bxeq	lr
 80093f6:	b530      	push	{r4, r5, lr}
 80093f8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80093fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009400:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009404:	e720      	b.n	8009248 <__adddf3+0x138>
 8009406:	bf00      	nop

08009408 <__aeabi_ul2d>:
 8009408:	ea50 0201 	orrs.w	r2, r0, r1
 800940c:	bf08      	it	eq
 800940e:	4770      	bxeq	lr
 8009410:	b530      	push	{r4, r5, lr}
 8009412:	f04f 0500 	mov.w	r5, #0
 8009416:	e00a      	b.n	800942e <__aeabi_l2d+0x16>

08009418 <__aeabi_l2d>:
 8009418:	ea50 0201 	orrs.w	r2, r0, r1
 800941c:	bf08      	it	eq
 800941e:	4770      	bxeq	lr
 8009420:	b530      	push	{r4, r5, lr}
 8009422:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8009426:	d502      	bpl.n	800942e <__aeabi_l2d+0x16>
 8009428:	4240      	negs	r0, r0
 800942a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800942e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009432:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8009436:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800943a:	f43f aedc 	beq.w	80091f6 <__adddf3+0xe6>
 800943e:	f04f 0203 	mov.w	r2, #3
 8009442:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8009446:	bf18      	it	ne
 8009448:	3203      	addne	r2, #3
 800944a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800944e:	bf18      	it	ne
 8009450:	3203      	addne	r2, #3
 8009452:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8009456:	f1c2 0320 	rsb	r3, r2, #32
 800945a:	fa00 fc03 	lsl.w	ip, r0, r3
 800945e:	fa20 f002 	lsr.w	r0, r0, r2
 8009462:	fa01 fe03 	lsl.w	lr, r1, r3
 8009466:	ea40 000e 	orr.w	r0, r0, lr
 800946a:	fa21 f102 	lsr.w	r1, r1, r2
 800946e:	4414      	add	r4, r2
 8009470:	e6c1      	b.n	80091f6 <__adddf3+0xe6>
 8009472:	bf00      	nop

08009474 <__aeabi_dmul>:
 8009474:	b570      	push	{r4, r5, r6, lr}
 8009476:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800947a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800947e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8009482:	bf1d      	ittte	ne
 8009484:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8009488:	ea94 0f0c 	teqne	r4, ip
 800948c:	ea95 0f0c 	teqne	r5, ip
 8009490:	f000 f8de 	bleq	8009650 <__aeabi_dmul+0x1dc>
 8009494:	442c      	add	r4, r5
 8009496:	ea81 0603 	eor.w	r6, r1, r3
 800949a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800949e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80094a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80094a6:	bf18      	it	ne
 80094a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80094ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80094b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80094b4:	d038      	beq.n	8009528 <__aeabi_dmul+0xb4>
 80094b6:	fba0 ce02 	umull	ip, lr, r0, r2
 80094ba:	f04f 0500 	mov.w	r5, #0
 80094be:	fbe1 e502 	umlal	lr, r5, r1, r2
 80094c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80094c6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80094ca:	f04f 0600 	mov.w	r6, #0
 80094ce:	fbe1 5603 	umlal	r5, r6, r1, r3
 80094d2:	f09c 0f00 	teq	ip, #0
 80094d6:	bf18      	it	ne
 80094d8:	f04e 0e01 	orrne.w	lr, lr, #1
 80094dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80094e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80094e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80094e8:	d204      	bcs.n	80094f4 <__aeabi_dmul+0x80>
 80094ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80094ee:	416d      	adcs	r5, r5
 80094f0:	eb46 0606 	adc.w	r6, r6, r6
 80094f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80094f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80094fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8009500:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8009504:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8009508:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800950c:	bf88      	it	hi
 800950e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8009512:	d81e      	bhi.n	8009552 <__aeabi_dmul+0xde>
 8009514:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8009518:	bf08      	it	eq
 800951a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800951e:	f150 0000 	adcs.w	r0, r0, #0
 8009522:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009526:	bd70      	pop	{r4, r5, r6, pc}
 8009528:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800952c:	ea46 0101 	orr.w	r1, r6, r1
 8009530:	ea40 0002 	orr.w	r0, r0, r2
 8009534:	ea81 0103 	eor.w	r1, r1, r3
 8009538:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800953c:	bfc2      	ittt	gt
 800953e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8009542:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8009546:	bd70      	popgt	{r4, r5, r6, pc}
 8009548:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800954c:	f04f 0e00 	mov.w	lr, #0
 8009550:	3c01      	subs	r4, #1
 8009552:	f300 80ab 	bgt.w	80096ac <__aeabi_dmul+0x238>
 8009556:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800955a:	bfde      	ittt	le
 800955c:	2000      	movle	r0, #0
 800955e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8009562:	bd70      	pople	{r4, r5, r6, pc}
 8009564:	f1c4 0400 	rsb	r4, r4, #0
 8009568:	3c20      	subs	r4, #32
 800956a:	da35      	bge.n	80095d8 <__aeabi_dmul+0x164>
 800956c:	340c      	adds	r4, #12
 800956e:	dc1b      	bgt.n	80095a8 <__aeabi_dmul+0x134>
 8009570:	f104 0414 	add.w	r4, r4, #20
 8009574:	f1c4 0520 	rsb	r5, r4, #32
 8009578:	fa00 f305 	lsl.w	r3, r0, r5
 800957c:	fa20 f004 	lsr.w	r0, r0, r4
 8009580:	fa01 f205 	lsl.w	r2, r1, r5
 8009584:	ea40 0002 	orr.w	r0, r0, r2
 8009588:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800958c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009590:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8009594:	fa21 f604 	lsr.w	r6, r1, r4
 8009598:	eb42 0106 	adc.w	r1, r2, r6
 800959c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80095a0:	bf08      	it	eq
 80095a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80095a6:	bd70      	pop	{r4, r5, r6, pc}
 80095a8:	f1c4 040c 	rsb	r4, r4, #12
 80095ac:	f1c4 0520 	rsb	r5, r4, #32
 80095b0:	fa00 f304 	lsl.w	r3, r0, r4
 80095b4:	fa20 f005 	lsr.w	r0, r0, r5
 80095b8:	fa01 f204 	lsl.w	r2, r1, r4
 80095bc:	ea40 0002 	orr.w	r0, r0, r2
 80095c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80095c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80095c8:	f141 0100 	adc.w	r1, r1, #0
 80095cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80095d0:	bf08      	it	eq
 80095d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80095d6:	bd70      	pop	{r4, r5, r6, pc}
 80095d8:	f1c4 0520 	rsb	r5, r4, #32
 80095dc:	fa00 f205 	lsl.w	r2, r0, r5
 80095e0:	ea4e 0e02 	orr.w	lr, lr, r2
 80095e4:	fa20 f304 	lsr.w	r3, r0, r4
 80095e8:	fa01 f205 	lsl.w	r2, r1, r5
 80095ec:	ea43 0302 	orr.w	r3, r3, r2
 80095f0:	fa21 f004 	lsr.w	r0, r1, r4
 80095f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80095f8:	fa21 f204 	lsr.w	r2, r1, r4
 80095fc:	ea20 0002 	bic.w	r0, r0, r2
 8009600:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8009604:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009608:	bf08      	it	eq
 800960a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800960e:	bd70      	pop	{r4, r5, r6, pc}
 8009610:	f094 0f00 	teq	r4, #0
 8009614:	d10f      	bne.n	8009636 <__aeabi_dmul+0x1c2>
 8009616:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800961a:	0040      	lsls	r0, r0, #1
 800961c:	eb41 0101 	adc.w	r1, r1, r1
 8009620:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009624:	bf08      	it	eq
 8009626:	3c01      	subeq	r4, #1
 8009628:	d0f7      	beq.n	800961a <__aeabi_dmul+0x1a6>
 800962a:	ea41 0106 	orr.w	r1, r1, r6
 800962e:	f095 0f00 	teq	r5, #0
 8009632:	bf18      	it	ne
 8009634:	4770      	bxne	lr
 8009636:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800963a:	0052      	lsls	r2, r2, #1
 800963c:	eb43 0303 	adc.w	r3, r3, r3
 8009640:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8009644:	bf08      	it	eq
 8009646:	3d01      	subeq	r5, #1
 8009648:	d0f7      	beq.n	800963a <__aeabi_dmul+0x1c6>
 800964a:	ea43 0306 	orr.w	r3, r3, r6
 800964e:	4770      	bx	lr
 8009650:	ea94 0f0c 	teq	r4, ip
 8009654:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009658:	bf18      	it	ne
 800965a:	ea95 0f0c 	teqne	r5, ip
 800965e:	d00c      	beq.n	800967a <__aeabi_dmul+0x206>
 8009660:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009664:	bf18      	it	ne
 8009666:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800966a:	d1d1      	bne.n	8009610 <__aeabi_dmul+0x19c>
 800966c:	ea81 0103 	eor.w	r1, r1, r3
 8009670:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009674:	f04f 0000 	mov.w	r0, #0
 8009678:	bd70      	pop	{r4, r5, r6, pc}
 800967a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800967e:	bf06      	itte	eq
 8009680:	4610      	moveq	r0, r2
 8009682:	4619      	moveq	r1, r3
 8009684:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8009688:	d019      	beq.n	80096be <__aeabi_dmul+0x24a>
 800968a:	ea94 0f0c 	teq	r4, ip
 800968e:	d102      	bne.n	8009696 <__aeabi_dmul+0x222>
 8009690:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8009694:	d113      	bne.n	80096be <__aeabi_dmul+0x24a>
 8009696:	ea95 0f0c 	teq	r5, ip
 800969a:	d105      	bne.n	80096a8 <__aeabi_dmul+0x234>
 800969c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80096a0:	bf1c      	itt	ne
 80096a2:	4610      	movne	r0, r2
 80096a4:	4619      	movne	r1, r3
 80096a6:	d10a      	bne.n	80096be <__aeabi_dmul+0x24a>
 80096a8:	ea81 0103 	eor.w	r1, r1, r3
 80096ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80096b0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80096b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80096b8:	f04f 0000 	mov.w	r0, #0
 80096bc:	bd70      	pop	{r4, r5, r6, pc}
 80096be:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80096c2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80096c6:	bd70      	pop	{r4, r5, r6, pc}

080096c8 <__aeabi_ddiv>:
 80096c8:	b570      	push	{r4, r5, r6, lr}
 80096ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80096ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80096d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80096d6:	bf1d      	ittte	ne
 80096d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80096dc:	ea94 0f0c 	teqne	r4, ip
 80096e0:	ea95 0f0c 	teqne	r5, ip
 80096e4:	f000 f8a7 	bleq	8009836 <__aeabi_ddiv+0x16e>
 80096e8:	eba4 0405 	sub.w	r4, r4, r5
 80096ec:	ea81 0e03 	eor.w	lr, r1, r3
 80096f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80096f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80096f8:	f000 8088 	beq.w	800980c <__aeabi_ddiv+0x144>
 80096fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8009700:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8009704:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8009708:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800970c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8009710:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8009714:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8009718:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800971c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8009720:	429d      	cmp	r5, r3
 8009722:	bf08      	it	eq
 8009724:	4296      	cmpeq	r6, r2
 8009726:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800972a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800972e:	d202      	bcs.n	8009736 <__aeabi_ddiv+0x6e>
 8009730:	085b      	lsrs	r3, r3, #1
 8009732:	ea4f 0232 	mov.w	r2, r2, rrx
 8009736:	1ab6      	subs	r6, r6, r2
 8009738:	eb65 0503 	sbc.w	r5, r5, r3
 800973c:	085b      	lsrs	r3, r3, #1
 800973e:	ea4f 0232 	mov.w	r2, r2, rrx
 8009742:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8009746:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800974a:	ebb6 0e02 	subs.w	lr, r6, r2
 800974e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009752:	bf22      	ittt	cs
 8009754:	1ab6      	subcs	r6, r6, r2
 8009756:	4675      	movcs	r5, lr
 8009758:	ea40 000c 	orrcs.w	r0, r0, ip
 800975c:	085b      	lsrs	r3, r3, #1
 800975e:	ea4f 0232 	mov.w	r2, r2, rrx
 8009762:	ebb6 0e02 	subs.w	lr, r6, r2
 8009766:	eb75 0e03 	sbcs.w	lr, r5, r3
 800976a:	bf22      	ittt	cs
 800976c:	1ab6      	subcs	r6, r6, r2
 800976e:	4675      	movcs	r5, lr
 8009770:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8009774:	085b      	lsrs	r3, r3, #1
 8009776:	ea4f 0232 	mov.w	r2, r2, rrx
 800977a:	ebb6 0e02 	subs.w	lr, r6, r2
 800977e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009782:	bf22      	ittt	cs
 8009784:	1ab6      	subcs	r6, r6, r2
 8009786:	4675      	movcs	r5, lr
 8009788:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800978c:	085b      	lsrs	r3, r3, #1
 800978e:	ea4f 0232 	mov.w	r2, r2, rrx
 8009792:	ebb6 0e02 	subs.w	lr, r6, r2
 8009796:	eb75 0e03 	sbcs.w	lr, r5, r3
 800979a:	bf22      	ittt	cs
 800979c:	1ab6      	subcs	r6, r6, r2
 800979e:	4675      	movcs	r5, lr
 80097a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80097a4:	ea55 0e06 	orrs.w	lr, r5, r6
 80097a8:	d018      	beq.n	80097dc <__aeabi_ddiv+0x114>
 80097aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80097ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80097b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80097b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80097ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80097be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80097c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80097c6:	d1c0      	bne.n	800974a <__aeabi_ddiv+0x82>
 80097c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80097cc:	d10b      	bne.n	80097e6 <__aeabi_ddiv+0x11e>
 80097ce:	ea41 0100 	orr.w	r1, r1, r0
 80097d2:	f04f 0000 	mov.w	r0, #0
 80097d6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80097da:	e7b6      	b.n	800974a <__aeabi_ddiv+0x82>
 80097dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80097e0:	bf04      	itt	eq
 80097e2:	4301      	orreq	r1, r0
 80097e4:	2000      	moveq	r0, #0
 80097e6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80097ea:	bf88      	it	hi
 80097ec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80097f0:	f63f aeaf 	bhi.w	8009552 <__aeabi_dmul+0xde>
 80097f4:	ebb5 0c03 	subs.w	ip, r5, r3
 80097f8:	bf04      	itt	eq
 80097fa:	ebb6 0c02 	subseq.w	ip, r6, r2
 80097fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8009802:	f150 0000 	adcs.w	r0, r0, #0
 8009806:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800980a:	bd70      	pop	{r4, r5, r6, pc}
 800980c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8009810:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8009814:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8009818:	bfc2      	ittt	gt
 800981a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800981e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8009822:	bd70      	popgt	{r4, r5, r6, pc}
 8009824:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009828:	f04f 0e00 	mov.w	lr, #0
 800982c:	3c01      	subs	r4, #1
 800982e:	e690      	b.n	8009552 <__aeabi_dmul+0xde>
 8009830:	ea45 0e06 	orr.w	lr, r5, r6
 8009834:	e68d      	b.n	8009552 <__aeabi_dmul+0xde>
 8009836:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800983a:	ea94 0f0c 	teq	r4, ip
 800983e:	bf08      	it	eq
 8009840:	ea95 0f0c 	teqeq	r5, ip
 8009844:	f43f af3b 	beq.w	80096be <__aeabi_dmul+0x24a>
 8009848:	ea94 0f0c 	teq	r4, ip
 800984c:	d10a      	bne.n	8009864 <__aeabi_ddiv+0x19c>
 800984e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8009852:	f47f af34 	bne.w	80096be <__aeabi_dmul+0x24a>
 8009856:	ea95 0f0c 	teq	r5, ip
 800985a:	f47f af25 	bne.w	80096a8 <__aeabi_dmul+0x234>
 800985e:	4610      	mov	r0, r2
 8009860:	4619      	mov	r1, r3
 8009862:	e72c      	b.n	80096be <__aeabi_dmul+0x24a>
 8009864:	ea95 0f0c 	teq	r5, ip
 8009868:	d106      	bne.n	8009878 <__aeabi_ddiv+0x1b0>
 800986a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800986e:	f43f aefd 	beq.w	800966c <__aeabi_dmul+0x1f8>
 8009872:	4610      	mov	r0, r2
 8009874:	4619      	mov	r1, r3
 8009876:	e722      	b.n	80096be <__aeabi_dmul+0x24a>
 8009878:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800987c:	bf18      	it	ne
 800987e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8009882:	f47f aec5 	bne.w	8009610 <__aeabi_dmul+0x19c>
 8009886:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800988a:	f47f af0d 	bne.w	80096a8 <__aeabi_dmul+0x234>
 800988e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8009892:	f47f aeeb 	bne.w	800966c <__aeabi_dmul+0x1f8>
 8009896:	e712      	b.n	80096be <__aeabi_dmul+0x24a>

08009898 <__gedf2>:
 8009898:	f04f 3cff 	mov.w	ip, #4294967295
 800989c:	e006      	b.n	80098ac <__cmpdf2+0x4>
 800989e:	bf00      	nop

080098a0 <__ledf2>:
 80098a0:	f04f 0c01 	mov.w	ip, #1
 80098a4:	e002      	b.n	80098ac <__cmpdf2+0x4>
 80098a6:	bf00      	nop

080098a8 <__cmpdf2>:
 80098a8:	f04f 0c01 	mov.w	ip, #1
 80098ac:	f84d cd04 	str.w	ip, [sp, #-4]!
 80098b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80098b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80098b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80098bc:	bf18      	it	ne
 80098be:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80098c2:	d01b      	beq.n	80098fc <__cmpdf2+0x54>
 80098c4:	b001      	add	sp, #4
 80098c6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80098ca:	bf0c      	ite	eq
 80098cc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80098d0:	ea91 0f03 	teqne	r1, r3
 80098d4:	bf02      	ittt	eq
 80098d6:	ea90 0f02 	teqeq	r0, r2
 80098da:	2000      	moveq	r0, #0
 80098dc:	4770      	bxeq	lr
 80098de:	f110 0f00 	cmn.w	r0, #0
 80098e2:	ea91 0f03 	teq	r1, r3
 80098e6:	bf58      	it	pl
 80098e8:	4299      	cmppl	r1, r3
 80098ea:	bf08      	it	eq
 80098ec:	4290      	cmpeq	r0, r2
 80098ee:	bf2c      	ite	cs
 80098f0:	17d8      	asrcs	r0, r3, #31
 80098f2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80098f6:	f040 0001 	orr.w	r0, r0, #1
 80098fa:	4770      	bx	lr
 80098fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009900:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009904:	d102      	bne.n	800990c <__cmpdf2+0x64>
 8009906:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800990a:	d107      	bne.n	800991c <__cmpdf2+0x74>
 800990c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009914:	d1d6      	bne.n	80098c4 <__cmpdf2+0x1c>
 8009916:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800991a:	d0d3      	beq.n	80098c4 <__cmpdf2+0x1c>
 800991c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8009920:	4770      	bx	lr
 8009922:	bf00      	nop

08009924 <__aeabi_cdrcmple>:
 8009924:	4684      	mov	ip, r0
 8009926:	4610      	mov	r0, r2
 8009928:	4662      	mov	r2, ip
 800992a:	468c      	mov	ip, r1
 800992c:	4619      	mov	r1, r3
 800992e:	4663      	mov	r3, ip
 8009930:	e000      	b.n	8009934 <__aeabi_cdcmpeq>
 8009932:	bf00      	nop

08009934 <__aeabi_cdcmpeq>:
 8009934:	b501      	push	{r0, lr}
 8009936:	f7ff ffb7 	bl	80098a8 <__cmpdf2>
 800993a:	2800      	cmp	r0, #0
 800993c:	bf48      	it	mi
 800993e:	f110 0f00 	cmnmi.w	r0, #0
 8009942:	bd01      	pop	{r0, pc}

08009944 <__aeabi_dcmpeq>:
 8009944:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009948:	f7ff fff4 	bl	8009934 <__aeabi_cdcmpeq>
 800994c:	bf0c      	ite	eq
 800994e:	2001      	moveq	r0, #1
 8009950:	2000      	movne	r0, #0
 8009952:	f85d fb08 	ldr.w	pc, [sp], #8
 8009956:	bf00      	nop

08009958 <__aeabi_dcmplt>:
 8009958:	f84d ed08 	str.w	lr, [sp, #-8]!
 800995c:	f7ff ffea 	bl	8009934 <__aeabi_cdcmpeq>
 8009960:	bf34      	ite	cc
 8009962:	2001      	movcc	r0, #1
 8009964:	2000      	movcs	r0, #0
 8009966:	f85d fb08 	ldr.w	pc, [sp], #8
 800996a:	bf00      	nop

0800996c <__aeabi_dcmple>:
 800996c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009970:	f7ff ffe0 	bl	8009934 <__aeabi_cdcmpeq>
 8009974:	bf94      	ite	ls
 8009976:	2001      	movls	r0, #1
 8009978:	2000      	movhi	r0, #0
 800997a:	f85d fb08 	ldr.w	pc, [sp], #8
 800997e:	bf00      	nop

08009980 <__aeabi_dcmpge>:
 8009980:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009984:	f7ff ffce 	bl	8009924 <__aeabi_cdrcmple>
 8009988:	bf94      	ite	ls
 800998a:	2001      	movls	r0, #1
 800998c:	2000      	movhi	r0, #0
 800998e:	f85d fb08 	ldr.w	pc, [sp], #8
 8009992:	bf00      	nop

08009994 <__aeabi_dcmpgt>:
 8009994:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009998:	f7ff ffc4 	bl	8009924 <__aeabi_cdrcmple>
 800999c:	bf34      	ite	cc
 800999e:	2001      	movcc	r0, #1
 80099a0:	2000      	movcs	r0, #0
 80099a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80099a6:	bf00      	nop

080099a8 <__aeabi_d2iz>:
 80099a8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80099ac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80099b0:	d215      	bcs.n	80099de <__aeabi_d2iz+0x36>
 80099b2:	d511      	bpl.n	80099d8 <__aeabi_d2iz+0x30>
 80099b4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80099b8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80099bc:	d912      	bls.n	80099e4 <__aeabi_d2iz+0x3c>
 80099be:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80099c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80099c6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80099ca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80099ce:	fa23 f002 	lsr.w	r0, r3, r2
 80099d2:	bf18      	it	ne
 80099d4:	4240      	negne	r0, r0
 80099d6:	4770      	bx	lr
 80099d8:	f04f 0000 	mov.w	r0, #0
 80099dc:	4770      	bx	lr
 80099de:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80099e2:	d105      	bne.n	80099f0 <__aeabi_d2iz+0x48>
 80099e4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80099e8:	bf08      	it	eq
 80099ea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80099ee:	4770      	bx	lr
 80099f0:	f04f 0000 	mov.w	r0, #0
 80099f4:	4770      	bx	lr
 80099f6:	bf00      	nop

080099f8 <__aeabi_d2uiz>:
 80099f8:	004a      	lsls	r2, r1, #1
 80099fa:	d211      	bcs.n	8009a20 <__aeabi_d2uiz+0x28>
 80099fc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8009a00:	d211      	bcs.n	8009a26 <__aeabi_d2uiz+0x2e>
 8009a02:	d50d      	bpl.n	8009a20 <__aeabi_d2uiz+0x28>
 8009a04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8009a08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8009a0c:	d40e      	bmi.n	8009a2c <__aeabi_d2uiz+0x34>
 8009a0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8009a12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009a16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8009a1a:	fa23 f002 	lsr.w	r0, r3, r2
 8009a1e:	4770      	bx	lr
 8009a20:	f04f 0000 	mov.w	r0, #0
 8009a24:	4770      	bx	lr
 8009a26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8009a2a:	d102      	bne.n	8009a32 <__aeabi_d2uiz+0x3a>
 8009a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a30:	4770      	bx	lr
 8009a32:	f04f 0000 	mov.w	r0, #0
 8009a36:	4770      	bx	lr

08009a38 <__aeabi_uldivmod>:
 8009a38:	b94b      	cbnz	r3, 8009a4e <__aeabi_uldivmod+0x16>
 8009a3a:	b942      	cbnz	r2, 8009a4e <__aeabi_uldivmod+0x16>
 8009a3c:	2900      	cmp	r1, #0
 8009a3e:	bf08      	it	eq
 8009a40:	2800      	cmpeq	r0, #0
 8009a42:	d002      	beq.n	8009a4a <__aeabi_uldivmod+0x12>
 8009a44:	f04f 31ff 	mov.w	r1, #4294967295
 8009a48:	4608      	mov	r0, r1
 8009a4a:	f7ff bb59 	b.w	8009100 <__aeabi_idiv0>
 8009a4e:	b082      	sub	sp, #8
 8009a50:	46ec      	mov	ip, sp
 8009a52:	e92d 5000 	stmdb	sp!, {ip, lr}
 8009a56:	f000 f81d 	bl	8009a94 <__gnu_uldivmod_helper>
 8009a5a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009a5e:	b002      	add	sp, #8
 8009a60:	bc0c      	pop	{r2, r3}
 8009a62:	4770      	bx	lr

08009a64 <__gnu_ldivmod_helper>:
 8009a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a68:	4617      	mov	r7, r2
 8009a6a:	4680      	mov	r8, r0
 8009a6c:	4689      	mov	r9, r1
 8009a6e:	469a      	mov	sl, r3
 8009a70:	9e08      	ldr	r6, [sp, #32]
 8009a72:	f000 f827 	bl	8009ac4 <__divdi3>
 8009a76:	fba7 4500 	umull	r4, r5, r7, r0
 8009a7a:	fb07 f701 	mul.w	r7, r7, r1
 8009a7e:	fb00 720a 	mla	r2, r0, sl, r7
 8009a82:	4415      	add	r5, r2
 8009a84:	ebb8 0404 	subs.w	r4, r8, r4
 8009a88:	eb69 0505 	sbc.w	r5, r9, r5
 8009a8c:	e9c6 4500 	strd	r4, r5, [r6]
 8009a90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009a94 <__gnu_uldivmod_helper>:
 8009a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a98:	4617      	mov	r7, r2
 8009a9a:	4680      	mov	r8, r0
 8009a9c:	4689      	mov	r9, r1
 8009a9e:	461d      	mov	r5, r3
 8009aa0:	9e08      	ldr	r6, [sp, #32]
 8009aa2:	f000 f9b9 	bl	8009e18 <__udivdi3>
 8009aa6:	fb00 f305 	mul.w	r3, r0, r5
 8009aaa:	fba0 4507 	umull	r4, r5, r0, r7
 8009aae:	fb07 3701 	mla	r7, r7, r1, r3
 8009ab2:	443d      	add	r5, r7
 8009ab4:	ebb8 0404 	subs.w	r4, r8, r4
 8009ab8:	eb69 0505 	sbc.w	r5, r9, r5
 8009abc:	e9c6 4500 	strd	r4, r5, [r6]
 8009ac0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08009ac4 <__divdi3>:
 8009ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ac8:	4244      	negs	r4, r0
 8009aca:	eb61 0541 	sbc.w	r5, r1, r1, lsl #1
 8009ace:	2900      	cmp	r1, #0
 8009ad0:	f04f 36ff 	mov.w	r6, #4294967295
 8009ad4:	bfa2      	ittt	ge
 8009ad6:	4604      	movge	r4, r0
 8009ad8:	460d      	movge	r5, r1
 8009ada:	2600      	movge	r6, #0
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	b085      	sub	sp, #20
 8009ae0:	f2c0 80c7 	blt.w	8009c72 <__divdi3+0x1ae>
 8009ae4:	4620      	mov	r0, r4
 8009ae6:	46aa      	mov	sl, r5
 8009ae8:	4694      	mov	ip, r2
 8009aea:	4619      	mov	r1, r3
 8009aec:	4690      	mov	r8, r2
 8009aee:	4627      	mov	r7, r4
 8009af0:	46a9      	mov	r9, r5
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d158      	bne.n	8009ba8 <__divdi3+0xe4>
 8009af6:	42aa      	cmp	r2, r5
 8009af8:	d96c      	bls.n	8009bd4 <__divdi3+0x110>
 8009afa:	fab2 f382 	clz	r3, r2
 8009afe:	b15b      	cbz	r3, 8009b18 <__divdi3+0x54>
 8009b00:	f1c3 0220 	rsb	r2, r3, #32
 8009b04:	fa05 f903 	lsl.w	r9, r5, r3
 8009b08:	fa24 f202 	lsr.w	r2, r4, r2
 8009b0c:	fa0c f803 	lsl.w	r8, ip, r3
 8009b10:	ea42 0909 	orr.w	r9, r2, r9
 8009b14:	fa04 f703 	lsl.w	r7, r4, r3
 8009b18:	ea4f 4418 	mov.w	r4, r8, lsr #16
 8009b1c:	4648      	mov	r0, r9
 8009b1e:	4621      	mov	r1, r4
 8009b20:	fa1f fa88 	uxth.w	sl, r8
 8009b24:	f7ff f9b0 	bl	8008e88 <__aeabi_uidiv>
 8009b28:	4621      	mov	r1, r4
 8009b2a:	4683      	mov	fp, r0
 8009b2c:	4648      	mov	r0, r9
 8009b2e:	f7ff fad9 	bl	80090e4 <__aeabi_uidivmod>
 8009b32:	0c3a      	lsrs	r2, r7, #16
 8009b34:	fb0a f00b 	mul.w	r0, sl, fp
 8009b38:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8009b3c:	4288      	cmp	r0, r1
 8009b3e:	d90b      	bls.n	8009b58 <__divdi3+0x94>
 8009b40:	eb11 0108 	adds.w	r1, r1, r8
 8009b44:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009b48:	d205      	bcs.n	8009b56 <__divdi3+0x92>
 8009b4a:	4288      	cmp	r0, r1
 8009b4c:	bf84      	itt	hi
 8009b4e:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009b52:	4441      	addhi	r1, r8
 8009b54:	d800      	bhi.n	8009b58 <__divdi3+0x94>
 8009b56:	469b      	mov	fp, r3
 8009b58:	ebc0 0901 	rsb	r9, r0, r1
 8009b5c:	4621      	mov	r1, r4
 8009b5e:	4648      	mov	r0, r9
 8009b60:	b2bf      	uxth	r7, r7
 8009b62:	f7ff f991 	bl	8008e88 <__aeabi_uidiv>
 8009b66:	4621      	mov	r1, r4
 8009b68:	4605      	mov	r5, r0
 8009b6a:	4648      	mov	r0, r9
 8009b6c:	f7ff faba 	bl	80090e4 <__aeabi_uidivmod>
 8009b70:	fb0a fa05 	mul.w	sl, sl, r5
 8009b74:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009b78:	458a      	cmp	sl, r1
 8009b7a:	d909      	bls.n	8009b90 <__divdi3+0xcc>
 8009b7c:	eb11 0808 	adds.w	r8, r1, r8
 8009b80:	f105 33ff 	add.w	r3, r5, #4294967295
 8009b84:	d203      	bcs.n	8009b8e <__divdi3+0xca>
 8009b86:	45c2      	cmp	sl, r8
 8009b88:	bf88      	it	hi
 8009b8a:	3d02      	subhi	r5, #2
 8009b8c:	d800      	bhi.n	8009b90 <__divdi3+0xcc>
 8009b8e:	461d      	mov	r5, r3
 8009b90:	ea45 430b 	orr.w	r3, r5, fp, lsl #16
 8009b94:	2400      	movs	r4, #0
 8009b96:	4618      	mov	r0, r3
 8009b98:	4621      	mov	r1, r4
 8009b9a:	b116      	cbz	r6, 8009ba2 <__divdi3+0xde>
 8009b9c:	4240      	negs	r0, r0
 8009b9e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009ba2:	b005      	add	sp, #20
 8009ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ba8:	42ab      	cmp	r3, r5
 8009baa:	bf84      	itt	hi
 8009bac:	2400      	movhi	r4, #0
 8009bae:	4623      	movhi	r3, r4
 8009bb0:	d8f1      	bhi.n	8009b96 <__divdi3+0xd2>
 8009bb2:	fab1 f581 	clz	r5, r1
 8009bb6:	2d00      	cmp	r5, #0
 8009bb8:	f040 80b5 	bne.w	8009d26 <__divdi3+0x262>
 8009bbc:	4551      	cmp	r1, sl
 8009bbe:	bf28      	it	cs
 8009bc0:	4282      	cmpcs	r2, r0
 8009bc2:	bf8c      	ite	hi
 8009bc4:	2400      	movhi	r4, #0
 8009bc6:	2401      	movls	r4, #1
 8009bc8:	bf9c      	itt	ls
 8009bca:	2301      	movls	r3, #1
 8009bcc:	462c      	movls	r4, r5
 8009bce:	d9e2      	bls.n	8009b96 <__divdi3+0xd2>
 8009bd0:	4623      	mov	r3, r4
 8009bd2:	e7e0      	b.n	8009b96 <__divdi3+0xd2>
 8009bd4:	b922      	cbnz	r2, 8009be0 <__divdi3+0x11c>
 8009bd6:	4611      	mov	r1, r2
 8009bd8:	2001      	movs	r0, #1
 8009bda:	f7ff f955 	bl	8008e88 <__aeabi_uidiv>
 8009bde:	4680      	mov	r8, r0
 8009be0:	fab8 f388 	clz	r3, r8
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d149      	bne.n	8009c7c <__divdi3+0x1b8>
 8009be8:	ebc8 0909 	rsb	r9, r8, r9
 8009bec:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8009bf0:	fa1f fa88 	uxth.w	sl, r8
 8009bf4:	2401      	movs	r4, #1
 8009bf6:	4629      	mov	r1, r5
 8009bf8:	4648      	mov	r0, r9
 8009bfa:	f7ff f945 	bl	8008e88 <__aeabi_uidiv>
 8009bfe:	4629      	mov	r1, r5
 8009c00:	4683      	mov	fp, r0
 8009c02:	4648      	mov	r0, r9
 8009c04:	f7ff fa6e 	bl	80090e4 <__aeabi_uidivmod>
 8009c08:	0c3a      	lsrs	r2, r7, #16
 8009c0a:	fb0a f00b 	mul.w	r0, sl, fp
 8009c0e:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8009c12:	4288      	cmp	r0, r1
 8009c14:	d90c      	bls.n	8009c30 <__divdi3+0x16c>
 8009c16:	eb11 0108 	adds.w	r1, r1, r8
 8009c1a:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009c1e:	f080 80f2 	bcs.w	8009e06 <__divdi3+0x342>
 8009c22:	4288      	cmp	r0, r1
 8009c24:	bf84      	itt	hi
 8009c26:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009c2a:	4441      	addhi	r1, r8
 8009c2c:	f240 80eb 	bls.w	8009e06 <__divdi3+0x342>
 8009c30:	1a0a      	subs	r2, r1, r0
 8009c32:	4629      	mov	r1, r5
 8009c34:	4610      	mov	r0, r2
 8009c36:	9201      	str	r2, [sp, #4]
 8009c38:	f7ff f926 	bl	8008e88 <__aeabi_uidiv>
 8009c3c:	9a01      	ldr	r2, [sp, #4]
 8009c3e:	4629      	mov	r1, r5
 8009c40:	b2bf      	uxth	r7, r7
 8009c42:	4681      	mov	r9, r0
 8009c44:	4610      	mov	r0, r2
 8009c46:	f7ff fa4d 	bl	80090e4 <__aeabi_uidivmod>
 8009c4a:	fb0a fa09 	mul.w	sl, sl, r9
 8009c4e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009c52:	458a      	cmp	sl, r1
 8009c54:	d90a      	bls.n	8009c6c <__divdi3+0x1a8>
 8009c56:	eb11 0808 	adds.w	r8, r1, r8
 8009c5a:	f109 33ff 	add.w	r3, r9, #4294967295
 8009c5e:	d204      	bcs.n	8009c6a <__divdi3+0x1a6>
 8009c60:	45c2      	cmp	sl, r8
 8009c62:	bf88      	it	hi
 8009c64:	f1a9 0902 	subhi.w	r9, r9, #2
 8009c68:	d800      	bhi.n	8009c6c <__divdi3+0x1a8>
 8009c6a:	4699      	mov	r9, r3
 8009c6c:	ea49 430b 	orr.w	r3, r9, fp, lsl #16
 8009c70:	e791      	b.n	8009b96 <__divdi3+0xd2>
 8009c72:	43f6      	mvns	r6, r6
 8009c74:	4252      	negs	r2, r2
 8009c76:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8009c7a:	e733      	b.n	8009ae4 <__divdi3+0x20>
 8009c7c:	fa08 f803 	lsl.w	r8, r8, r3
 8009c80:	f1c3 0b20 	rsb	fp, r3, #32
 8009c84:	fa29 f40b 	lsr.w	r4, r9, fp
 8009c88:	fa09 f903 	lsl.w	r9, r9, r3
 8009c8c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8009c90:	4620      	mov	r0, r4
 8009c92:	4629      	mov	r1, r5
 8009c94:	fa27 fb0b 	lsr.w	fp, r7, fp
 8009c98:	409f      	lsls	r7, r3
 8009c9a:	f7ff f8f5 	bl	8008e88 <__aeabi_uidiv>
 8009c9e:	4629      	mov	r1, r5
 8009ca0:	fa1f fa88 	uxth.w	sl, r8
 8009ca4:	ea4b 0b09 	orr.w	fp, fp, r9
 8009ca8:	4602      	mov	r2, r0
 8009caa:	4620      	mov	r0, r4
 8009cac:	9201      	str	r2, [sp, #4]
 8009cae:	f7ff fa19 	bl	80090e4 <__aeabi_uidivmod>
 8009cb2:	9a01      	ldr	r2, [sp, #4]
 8009cb4:	ea4f 431b 	mov.w	r3, fp, lsr #16
 8009cb8:	fb0a f002 	mul.w	r0, sl, r2
 8009cbc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009cc0:	4288      	cmp	r0, r1
 8009cc2:	d90b      	bls.n	8009cdc <__divdi3+0x218>
 8009cc4:	eb11 0108 	adds.w	r1, r1, r8
 8009cc8:	f102 33ff 	add.w	r3, r2, #4294967295
 8009ccc:	f080 80a1 	bcs.w	8009e12 <__divdi3+0x34e>
 8009cd0:	4288      	cmp	r0, r1
 8009cd2:	bf84      	itt	hi
 8009cd4:	3a02      	subhi	r2, #2
 8009cd6:	4441      	addhi	r1, r8
 8009cd8:	f240 809b 	bls.w	8009e12 <__divdi3+0x34e>
 8009cdc:	ebc0 0901 	rsb	r9, r0, r1
 8009ce0:	4629      	mov	r1, r5
 8009ce2:	4648      	mov	r0, r9
 8009ce4:	9201      	str	r2, [sp, #4]
 8009ce6:	f7ff f8cf 	bl	8008e88 <__aeabi_uidiv>
 8009cea:	4629      	mov	r1, r5
 8009cec:	fa1f fb8b 	uxth.w	fp, fp
 8009cf0:	4604      	mov	r4, r0
 8009cf2:	4648      	mov	r0, r9
 8009cf4:	f7ff f9f6 	bl	80090e4 <__aeabi_uidivmod>
 8009cf8:	9a01      	ldr	r2, [sp, #4]
 8009cfa:	fb0a f904 	mul.w	r9, sl, r4
 8009cfe:	ea4b 4101 	orr.w	r1, fp, r1, lsl #16
 8009d02:	4589      	cmp	r9, r1
 8009d04:	d90a      	bls.n	8009d1c <__divdi3+0x258>
 8009d06:	eb11 0108 	adds.w	r1, r1, r8
 8009d0a:	f104 33ff 	add.w	r3, r4, #4294967295
 8009d0e:	d204      	bcs.n	8009d1a <__divdi3+0x256>
 8009d10:	4589      	cmp	r9, r1
 8009d12:	bf84      	itt	hi
 8009d14:	3c02      	subhi	r4, #2
 8009d16:	4441      	addhi	r1, r8
 8009d18:	d800      	bhi.n	8009d1c <__divdi3+0x258>
 8009d1a:	461c      	mov	r4, r3
 8009d1c:	ebc9 0901 	rsb	r9, r9, r1
 8009d20:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009d24:	e767      	b.n	8009bf6 <__divdi3+0x132>
 8009d26:	f1c5 0320 	rsb	r3, r5, #32
 8009d2a:	40a9      	lsls	r1, r5
 8009d2c:	fa22 f803 	lsr.w	r8, r2, r3
 8009d30:	fa2a fb03 	lsr.w	fp, sl, r3
 8009d34:	ea48 0801 	orr.w	r8, r8, r1
 8009d38:	fa20 f303 	lsr.w	r3, r0, r3
 8009d3c:	fa0a fa05 	lsl.w	sl, sl, r5
 8009d40:	4658      	mov	r0, fp
 8009d42:	ea4f 4918 	mov.w	r9, r8, lsr #16
 8009d46:	fa02 fc05 	lsl.w	ip, r2, r5
 8009d4a:	4649      	mov	r1, r9
 8009d4c:	ea43 0a0a 	orr.w	sl, r3, sl
 8009d50:	f8cd c00c 	str.w	ip, [sp, #12]
 8009d54:	f7ff f898 	bl	8008e88 <__aeabi_uidiv>
 8009d58:	4649      	mov	r1, r9
 8009d5a:	4604      	mov	r4, r0
 8009d5c:	4658      	mov	r0, fp
 8009d5e:	f7ff f9c1 	bl	80090e4 <__aeabi_uidivmod>
 8009d62:	fa1f f288 	uxth.w	r2, r8
 8009d66:	ea4f 4e1a 	mov.w	lr, sl, lsr #16
 8009d6a:	fb02 f004 	mul.w	r0, r2, r4
 8009d6e:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
 8009d72:	4570      	cmp	r0, lr
 8009d74:	d909      	bls.n	8009d8a <__divdi3+0x2c6>
 8009d76:	eb1e 0e08 	adds.w	lr, lr, r8
 8009d7a:	f104 31ff 	add.w	r1, r4, #4294967295
 8009d7e:	d246      	bcs.n	8009e0e <__divdi3+0x34a>
 8009d80:	4570      	cmp	r0, lr
 8009d82:	bf84      	itt	hi
 8009d84:	3c02      	subhi	r4, #2
 8009d86:	44c6      	addhi	lr, r8
 8009d88:	d941      	bls.n	8009e0e <__divdi3+0x34a>
 8009d8a:	ebc0 0c0e 	rsb	ip, r0, lr
 8009d8e:	4649      	mov	r1, r9
 8009d90:	4660      	mov	r0, ip
 8009d92:	9201      	str	r2, [sp, #4]
 8009d94:	f8cd c008 	str.w	ip, [sp, #8]
 8009d98:	f7ff f876 	bl	8008e88 <__aeabi_uidiv>
 8009d9c:	f8dd c008 	ldr.w	ip, [sp, #8]
 8009da0:	4649      	mov	r1, r9
 8009da2:	fa1f fa8a 	uxth.w	sl, sl
 8009da6:	4683      	mov	fp, r0
 8009da8:	4660      	mov	r0, ip
 8009daa:	f7ff f99b 	bl	80090e4 <__aeabi_uidivmod>
 8009dae:	9a01      	ldr	r2, [sp, #4]
 8009db0:	fb02 f20b 	mul.w	r2, r2, fp
 8009db4:	ea4a 4101 	orr.w	r1, sl, r1, lsl #16
 8009db8:	428a      	cmp	r2, r1
 8009dba:	d90a      	bls.n	8009dd2 <__divdi3+0x30e>
 8009dbc:	eb11 0108 	adds.w	r1, r1, r8
 8009dc0:	f10b 30ff 	add.w	r0, fp, #4294967295
 8009dc4:	d221      	bcs.n	8009e0a <__divdi3+0x346>
 8009dc6:	428a      	cmp	r2, r1
 8009dc8:	bf84      	itt	hi
 8009dca:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009dce:	4441      	addhi	r1, r8
 8009dd0:	d91b      	bls.n	8009e0a <__divdi3+0x346>
 8009dd2:	9803      	ldr	r0, [sp, #12]
 8009dd4:	ea4b 4b04 	orr.w	fp, fp, r4, lsl #16
 8009dd8:	1a89      	subs	r1, r1, r2
 8009dda:	fbab 2300 	umull	r2, r3, fp, r0
 8009dde:	4299      	cmp	r1, r3
 8009de0:	d30d      	bcc.n	8009dfe <__divdi3+0x33a>
 8009de2:	bf14      	ite	ne
 8009de4:	2300      	movne	r3, #0
 8009de6:	2301      	moveq	r3, #1
 8009de8:	fa07 f405 	lsl.w	r4, r7, r5
 8009dec:	4294      	cmp	r4, r2
 8009dee:	bf2c      	ite	cs
 8009df0:	2400      	movcs	r4, #0
 8009df2:	f003 0401 	andcc.w	r4, r3, #1
 8009df6:	465b      	mov	r3, fp
 8009df8:	2c00      	cmp	r4, #0
 8009dfa:	f43f aecc 	beq.w	8009b96 <__divdi3+0xd2>
 8009dfe:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009e02:	2400      	movs	r4, #0
 8009e04:	e6c7      	b.n	8009b96 <__divdi3+0xd2>
 8009e06:	469b      	mov	fp, r3
 8009e08:	e712      	b.n	8009c30 <__divdi3+0x16c>
 8009e0a:	4683      	mov	fp, r0
 8009e0c:	e7e1      	b.n	8009dd2 <__divdi3+0x30e>
 8009e0e:	460c      	mov	r4, r1
 8009e10:	e7bb      	b.n	8009d8a <__divdi3+0x2c6>
 8009e12:	461a      	mov	r2, r3
 8009e14:	e762      	b.n	8009cdc <__divdi3+0x218>
 8009e16:	bf00      	nop

08009e18 <__udivdi3>:
 8009e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e1c:	4606      	mov	r6, r0
 8009e1e:	b083      	sub	sp, #12
 8009e20:	460d      	mov	r5, r1
 8009e22:	4614      	mov	r4, r2
 8009e24:	4607      	mov	r7, r0
 8009e26:	4688      	mov	r8, r1
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d151      	bne.n	8009ed0 <__udivdi3+0xb8>
 8009e2c:	428a      	cmp	r2, r1
 8009e2e:	d964      	bls.n	8009efa <__udivdi3+0xe2>
 8009e30:	fab2 f382 	clz	r3, r2
 8009e34:	b15b      	cbz	r3, 8009e4e <__udivdi3+0x36>
 8009e36:	f1c3 0820 	rsb	r8, r3, #32
 8009e3a:	fa01 f503 	lsl.w	r5, r1, r3
 8009e3e:	fa20 f808 	lsr.w	r8, r0, r8
 8009e42:	fa02 f403 	lsl.w	r4, r2, r3
 8009e46:	ea48 0805 	orr.w	r8, r8, r5
 8009e4a:	fa00 f703 	lsl.w	r7, r0, r3
 8009e4e:	0c25      	lsrs	r5, r4, #16
 8009e50:	4640      	mov	r0, r8
 8009e52:	4629      	mov	r1, r5
 8009e54:	fa1f fa84 	uxth.w	sl, r4
 8009e58:	f7ff f816 	bl	8008e88 <__aeabi_uidiv>
 8009e5c:	4629      	mov	r1, r5
 8009e5e:	4681      	mov	r9, r0
 8009e60:	4640      	mov	r0, r8
 8009e62:	f7ff f93f 	bl	80090e4 <__aeabi_uidivmod>
 8009e66:	0c3b      	lsrs	r3, r7, #16
 8009e68:	fb0a f009 	mul.w	r0, sl, r9
 8009e6c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009e70:	4288      	cmp	r0, r1
 8009e72:	d90a      	bls.n	8009e8a <__udivdi3+0x72>
 8009e74:	1909      	adds	r1, r1, r4
 8009e76:	f109 32ff 	add.w	r2, r9, #4294967295
 8009e7a:	d205      	bcs.n	8009e88 <__udivdi3+0x70>
 8009e7c:	4288      	cmp	r0, r1
 8009e7e:	bf84      	itt	hi
 8009e80:	f1a9 0902 	subhi.w	r9, r9, #2
 8009e84:	1909      	addhi	r1, r1, r4
 8009e86:	d800      	bhi.n	8009e8a <__udivdi3+0x72>
 8009e88:	4691      	mov	r9, r2
 8009e8a:	ebc0 0801 	rsb	r8, r0, r1
 8009e8e:	4629      	mov	r1, r5
 8009e90:	4640      	mov	r0, r8
 8009e92:	b2bf      	uxth	r7, r7
 8009e94:	f7fe fff8 	bl	8008e88 <__aeabi_uidiv>
 8009e98:	4629      	mov	r1, r5
 8009e9a:	4606      	mov	r6, r0
 8009e9c:	4640      	mov	r0, r8
 8009e9e:	f7ff f921 	bl	80090e4 <__aeabi_uidivmod>
 8009ea2:	fb0a fa06 	mul.w	sl, sl, r6
 8009ea6:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009eaa:	458a      	cmp	sl, r1
 8009eac:	d909      	bls.n	8009ec2 <__udivdi3+0xaa>
 8009eae:	190c      	adds	r4, r1, r4
 8009eb0:	f106 33ff 	add.w	r3, r6, #4294967295
 8009eb4:	f080 8119 	bcs.w	800a0ea <__udivdi3+0x2d2>
 8009eb8:	45a2      	cmp	sl, r4
 8009eba:	bf88      	it	hi
 8009ebc:	3e02      	subhi	r6, #2
 8009ebe:	f240 8114 	bls.w	800a0ea <__udivdi3+0x2d2>
 8009ec2:	ea46 4009 	orr.w	r0, r6, r9, lsl #16
 8009ec6:	2600      	movs	r6, #0
 8009ec8:	4631      	mov	r1, r6
 8009eca:	b003      	add	sp, #12
 8009ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ed0:	428b      	cmp	r3, r1
 8009ed2:	bf84      	itt	hi
 8009ed4:	2600      	movhi	r6, #0
 8009ed6:	4630      	movhi	r0, r6
 8009ed8:	d8f6      	bhi.n	8009ec8 <__udivdi3+0xb0>
 8009eda:	fab3 f483 	clz	r4, r3
 8009ede:	2c00      	cmp	r4, #0
 8009ee0:	d15a      	bne.n	8009f98 <__udivdi3+0x180>
 8009ee2:	428b      	cmp	r3, r1
 8009ee4:	bf28      	it	cs
 8009ee6:	42b2      	cmpcs	r2, r6
 8009ee8:	bf8c      	ite	hi
 8009eea:	2600      	movhi	r6, #0
 8009eec:	2601      	movls	r6, #1
 8009eee:	bf9c      	itt	ls
 8009ef0:	2001      	movls	r0, #1
 8009ef2:	4626      	movls	r6, r4
 8009ef4:	d9e8      	bls.n	8009ec8 <__udivdi3+0xb0>
 8009ef6:	4630      	mov	r0, r6
 8009ef8:	e7e6      	b.n	8009ec8 <__udivdi3+0xb0>
 8009efa:	b922      	cbnz	r2, 8009f06 <__udivdi3+0xee>
 8009efc:	4611      	mov	r1, r2
 8009efe:	2001      	movs	r0, #1
 8009f00:	f7fe ffc2 	bl	8008e88 <__aeabi_uidiv>
 8009f04:	4604      	mov	r4, r0
 8009f06:	fab4 f384 	clz	r3, r4
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	f040 80a2 	bne.w	800a054 <__udivdi3+0x23c>
 8009f10:	1b2d      	subs	r5, r5, r4
 8009f12:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009f16:	fa1f fa84 	uxth.w	sl, r4
 8009f1a:	2601      	movs	r6, #1
 8009f1c:	4641      	mov	r1, r8
 8009f1e:	4628      	mov	r0, r5
 8009f20:	f7fe ffb2 	bl	8008e88 <__aeabi_uidiv>
 8009f24:	4641      	mov	r1, r8
 8009f26:	4681      	mov	r9, r0
 8009f28:	4628      	mov	r0, r5
 8009f2a:	f7ff f8db 	bl	80090e4 <__aeabi_uidivmod>
 8009f2e:	0c3b      	lsrs	r3, r7, #16
 8009f30:	fb0a f009 	mul.w	r0, sl, r9
 8009f34:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009f38:	4288      	cmp	r0, r1
 8009f3a:	d90b      	bls.n	8009f54 <__udivdi3+0x13c>
 8009f3c:	1909      	adds	r1, r1, r4
 8009f3e:	f109 32ff 	add.w	r2, r9, #4294967295
 8009f42:	f080 80d4 	bcs.w	800a0ee <__udivdi3+0x2d6>
 8009f46:	4288      	cmp	r0, r1
 8009f48:	bf84      	itt	hi
 8009f4a:	f1a9 0902 	subhi.w	r9, r9, #2
 8009f4e:	1909      	addhi	r1, r1, r4
 8009f50:	f240 80cd 	bls.w	800a0ee <__udivdi3+0x2d6>
 8009f54:	ebc0 0b01 	rsb	fp, r0, r1
 8009f58:	4641      	mov	r1, r8
 8009f5a:	4658      	mov	r0, fp
 8009f5c:	b2bf      	uxth	r7, r7
 8009f5e:	f7fe ff93 	bl	8008e88 <__aeabi_uidiv>
 8009f62:	4641      	mov	r1, r8
 8009f64:	4605      	mov	r5, r0
 8009f66:	4658      	mov	r0, fp
 8009f68:	f7ff f8bc 	bl	80090e4 <__aeabi_uidivmod>
 8009f6c:	fb0a fa05 	mul.w	sl, sl, r5
 8009f70:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009f74:	458a      	cmp	sl, r1
 8009f76:	d909      	bls.n	8009f8c <__udivdi3+0x174>
 8009f78:	190c      	adds	r4, r1, r4
 8009f7a:	f105 33ff 	add.w	r3, r5, #4294967295
 8009f7e:	f080 80b8 	bcs.w	800a0f2 <__udivdi3+0x2da>
 8009f82:	45a2      	cmp	sl, r4
 8009f84:	bf88      	it	hi
 8009f86:	3d02      	subhi	r5, #2
 8009f88:	f240 80b3 	bls.w	800a0f2 <__udivdi3+0x2da>
 8009f8c:	ea45 4009 	orr.w	r0, r5, r9, lsl #16
 8009f90:	4631      	mov	r1, r6
 8009f92:	b003      	add	sp, #12
 8009f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f98:	f1c4 0120 	rsb	r1, r4, #32
 8009f9c:	40a3      	lsls	r3, r4
 8009f9e:	fa22 f801 	lsr.w	r8, r2, r1
 8009fa2:	fa25 f701 	lsr.w	r7, r5, r1
 8009fa6:	ea48 0803 	orr.w	r8, r8, r3
 8009faa:	4638      	mov	r0, r7
 8009fac:	fa26 f301 	lsr.w	r3, r6, r1
 8009fb0:	40a5      	lsls	r5, r4
 8009fb2:	ea4f 4918 	mov.w	r9, r8, lsr #16
 8009fb6:	40a2      	lsls	r2, r4
 8009fb8:	4649      	mov	r1, r9
 8009fba:	9201      	str	r2, [sp, #4]
 8009fbc:	431d      	orrs	r5, r3
 8009fbe:	f7fe ff63 	bl	8008e88 <__aeabi_uidiv>
 8009fc2:	4649      	mov	r1, r9
 8009fc4:	4683      	mov	fp, r0
 8009fc6:	4638      	mov	r0, r7
 8009fc8:	f7ff f88c 	bl	80090e4 <__aeabi_uidivmod>
 8009fcc:	fa1f f288 	uxth.w	r2, r8
 8009fd0:	0c2f      	lsrs	r7, r5, #16
 8009fd2:	fb02 f00b 	mul.w	r0, r2, fp
 8009fd6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8009fda:	42b8      	cmp	r0, r7
 8009fdc:	d906      	bls.n	8009fec <__udivdi3+0x1d4>
 8009fde:	eb17 0708 	adds.w	r7, r7, r8
 8009fe2:	f10b 31ff 	add.w	r1, fp, #4294967295
 8009fe6:	f0c0 808d 	bcc.w	800a104 <__udivdi3+0x2ec>
 8009fea:	468b      	mov	fp, r1
 8009fec:	1a3f      	subs	r7, r7, r0
 8009fee:	4649      	mov	r1, r9
 8009ff0:	4638      	mov	r0, r7
 8009ff2:	9200      	str	r2, [sp, #0]
 8009ff4:	f7fe ff48 	bl	8008e88 <__aeabi_uidiv>
 8009ff8:	4649      	mov	r1, r9
 8009ffa:	b2ad      	uxth	r5, r5
 8009ffc:	4682      	mov	sl, r0
 8009ffe:	4638      	mov	r0, r7
 800a000:	f7ff f870 	bl	80090e4 <__aeabi_uidivmod>
 800a004:	9a00      	ldr	r2, [sp, #0]
 800a006:	fb02 f20a 	mul.w	r2, r2, sl
 800a00a:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
 800a00e:	428a      	cmp	r2, r1
 800a010:	d905      	bls.n	800a01e <__udivdi3+0x206>
 800a012:	eb11 0108 	adds.w	r1, r1, r8
 800a016:	f10a 30ff 	add.w	r0, sl, #4294967295
 800a01a:	d36c      	bcc.n	800a0f6 <__udivdi3+0x2de>
 800a01c:	4682      	mov	sl, r0
 800a01e:	9d01      	ldr	r5, [sp, #4]
 800a020:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
 800a024:	1a89      	subs	r1, r1, r2
 800a026:	fba0 2305 	umull	r2, r3, r0, r5
 800a02a:	4299      	cmp	r1, r3
 800a02c:	d30c      	bcc.n	800a048 <__udivdi3+0x230>
 800a02e:	fa06 f604 	lsl.w	r6, r6, r4
 800a032:	bf14      	ite	ne
 800a034:	2100      	movne	r1, #0
 800a036:	2101      	moveq	r1, #1
 800a038:	4296      	cmp	r6, r2
 800a03a:	bf2c      	ite	cs
 800a03c:	2600      	movcs	r6, #0
 800a03e:	f001 0601 	andcc.w	r6, r1, #1
 800a042:	2e00      	cmp	r6, #0
 800a044:	f43f af40 	beq.w	8009ec8 <__udivdi3+0xb0>
 800a048:	2600      	movs	r6, #0
 800a04a:	3801      	subs	r0, #1
 800a04c:	4631      	mov	r1, r6
 800a04e:	b003      	add	sp, #12
 800a050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a054:	409c      	lsls	r4, r3
 800a056:	f1c3 0920 	rsb	r9, r3, #32
 800a05a:	fa25 fa09 	lsr.w	sl, r5, r9
 800a05e:	fa06 f703 	lsl.w	r7, r6, r3
 800a062:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a066:	4650      	mov	r0, sl
 800a068:	4641      	mov	r1, r8
 800a06a:	409d      	lsls	r5, r3
 800a06c:	f7fe ff0c 	bl	8008e88 <__aeabi_uidiv>
 800a070:	4641      	mov	r1, r8
 800a072:	fa26 f909 	lsr.w	r9, r6, r9
 800a076:	ea49 0905 	orr.w	r9, r9, r5
 800a07a:	4683      	mov	fp, r0
 800a07c:	4650      	mov	r0, sl
 800a07e:	f7ff f831 	bl	80090e4 <__aeabi_uidivmod>
 800a082:	fa1f fa84 	uxth.w	sl, r4
 800a086:	ea4f 4319 	mov.w	r3, r9, lsr #16
 800a08a:	fb0a f00b 	mul.w	r0, sl, fp
 800a08e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a092:	4288      	cmp	r0, r1
 800a094:	d909      	bls.n	800a0aa <__udivdi3+0x292>
 800a096:	1909      	adds	r1, r1, r4
 800a098:	f10b 33ff 	add.w	r3, fp, #4294967295
 800a09c:	d23a      	bcs.n	800a114 <__udivdi3+0x2fc>
 800a09e:	4288      	cmp	r0, r1
 800a0a0:	bf84      	itt	hi
 800a0a2:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a0a6:	1909      	addhi	r1, r1, r4
 800a0a8:	d934      	bls.n	800a114 <__udivdi3+0x2fc>
 800a0aa:	1a0d      	subs	r5, r1, r0
 800a0ac:	4641      	mov	r1, r8
 800a0ae:	4628      	mov	r0, r5
 800a0b0:	fa1f f989 	uxth.w	r9, r9
 800a0b4:	f7fe fee8 	bl	8008e88 <__aeabi_uidiv>
 800a0b8:	4641      	mov	r1, r8
 800a0ba:	4606      	mov	r6, r0
 800a0bc:	4628      	mov	r0, r5
 800a0be:	f7ff f811 	bl	80090e4 <__aeabi_uidivmod>
 800a0c2:	fb0a f506 	mul.w	r5, sl, r6
 800a0c6:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
 800a0ca:	428d      	cmp	r5, r1
 800a0cc:	d909      	bls.n	800a0e2 <__udivdi3+0x2ca>
 800a0ce:	1909      	adds	r1, r1, r4
 800a0d0:	f106 33ff 	add.w	r3, r6, #4294967295
 800a0d4:	d204      	bcs.n	800a0e0 <__udivdi3+0x2c8>
 800a0d6:	428d      	cmp	r5, r1
 800a0d8:	bf84      	itt	hi
 800a0da:	3e02      	subhi	r6, #2
 800a0dc:	1909      	addhi	r1, r1, r4
 800a0de:	d800      	bhi.n	800a0e2 <__udivdi3+0x2ca>
 800a0e0:	461e      	mov	r6, r3
 800a0e2:	1b4d      	subs	r5, r1, r5
 800a0e4:	ea46 460b 	orr.w	r6, r6, fp, lsl #16
 800a0e8:	e718      	b.n	8009f1c <__udivdi3+0x104>
 800a0ea:	461e      	mov	r6, r3
 800a0ec:	e6e9      	b.n	8009ec2 <__udivdi3+0xaa>
 800a0ee:	4691      	mov	r9, r2
 800a0f0:	e730      	b.n	8009f54 <__udivdi3+0x13c>
 800a0f2:	461d      	mov	r5, r3
 800a0f4:	e74a      	b.n	8009f8c <__udivdi3+0x174>
 800a0f6:	428a      	cmp	r2, r1
 800a0f8:	bf84      	itt	hi
 800a0fa:	f1aa 0a02 	subhi.w	sl, sl, #2
 800a0fe:	4441      	addhi	r1, r8
 800a100:	d88d      	bhi.n	800a01e <__udivdi3+0x206>
 800a102:	e78b      	b.n	800a01c <__udivdi3+0x204>
 800a104:	42b8      	cmp	r0, r7
 800a106:	bf84      	itt	hi
 800a108:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a10c:	4447      	addhi	r7, r8
 800a10e:	f63f af6d 	bhi.w	8009fec <__udivdi3+0x1d4>
 800a112:	e76a      	b.n	8009fea <__udivdi3+0x1d2>
 800a114:	469b      	mov	fp, r3
 800a116:	e7c8      	b.n	800a0aa <__udivdi3+0x292>

Disassembly of section .ARM.exidx:

0800a118 <.ARM.exidx>:
 800a118:	7ffff9ac 	svcvc	0x00fff9ac
 800a11c:	00000001 	andeq	r0, r0, r1

Disassembly of section .rodata:

0800a120 <__RO_BASE__>:
 800a120:	0800a514 	stmdaeq	r0, {r2, r4, r8, sl, sp, pc}
 800a124:	0800a518 	stmdaeq	r0, {r3, r4, r8, sl, sp, pc}
 800a128:	0800a51c 	stmdaeq	r0, {r2, r3, r4, r8, sl, sp, pc}
 800a12c:	0800a520 	stmdaeq	r0, {r5, r8, sl, sp, pc}
 800a130:	0800a524 	stmdaeq	r0, {r2, r5, r8, sl, sp, pc}
 800a134:	0800a528 	stmdaeq	r0, {r3, r5, r8, sl, sp, pc}
 800a138:	0800a52c 	stmdaeq	r0, {r2, r3, r5, r8, sl, sp, pc}
 800a13c:	0800a530 	stmdaeq	r0, {r4, r5, r8, sl, sp, pc}

0800a140 <_global_impure_ptr>:
 800a140:	20000004 	andcs	r0, r0, r4

0800a144 <blanks.6752>:
 800a144:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a148:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a14c:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a150:	20202020 	eorcs	r2, r0, r0, lsr #32

0800a154 <zeroes.6753>:
 800a154:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a158:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a15c:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a160:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a164:	00000000 	andeq	r0, r0, r0

0800a168 <p05.5301>:
 800a168:	00000005 	andeq	r0, r0, r5
 800a16c:	00000019 	andeq	r0, r0, r9, lsl r0
 800a170:	0000007d 	andeq	r0, r0, sp, ror r0
 800a174:	00000000 	andeq	r0, r0, r0

0800a178 <__mprec_tens>:
 800a178:	00000000 	andeq	r0, r0, r0
 800a17c:	3ff00000 	svccc	0x00f00000	; IMB
 800a180:	00000000 	andeq	r0, r0, r0
 800a184:	40240000 	eormi	r0, r4, r0
 800a188:	00000000 	andeq	r0, r0, r0
 800a18c:	40590000 	subsmi	r0, r9, r0
 800a190:	00000000 	andeq	r0, r0, r0
 800a194:	408f4000 	addmi	r4, pc, r0
 800a198:	00000000 	andeq	r0, r0, r0
 800a19c:	40c38800 	sbcmi	r8, r3, r0, lsl #16
 800a1a0:	00000000 	andeq	r0, r0, r0
 800a1a4:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
 800a1a8:	00000000 	andeq	r0, r0, r0
 800a1ac:	412e8480 	smlawbmi	lr, r0, r4, r8
 800a1b0:	00000000 	andeq	r0, r0, r0
 800a1b4:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
 800a1b8:	00000000 	andeq	r0, r0, r0
 800a1bc:	4197d784 	orrsmi	sp, r7, r4, lsl #15
 800a1c0:	00000000 	andeq	r0, r0, r0
 800a1c4:	41cdcd65 	bicmi	ip, sp, r5, ror #26
 800a1c8:	20000000 	andcs	r0, r0, r0
 800a1cc:	4202a05f 	andmi	sl, r2, #95	; 0x5f
 800a1d0:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 800a1d4:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
 800a1d8:	a2000000 	andge	r0, r0, #0
 800a1dc:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
 800a1e0:	e5400000 	strb	r0, [r0, #-0]
 800a1e4:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
 800a1e8:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
 800a1ec:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
 800a1f0:	26340000 	ldrtcs	r0, [r4], -r0
 800a1f4:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
 800a1f8:	37e08000 	strbcc	r8, [r0, r0]!
 800a1fc:	4341c379 	movtmi	ip, #4985	; 0x1379
 800a200:	85d8a000 	ldrbhi	sl, [r8]
 800a204:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
 800a208:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
 800a20c:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
 800a210:	60913d00 	addsvs	r3, r1, r0, lsl #26
 800a214:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
 800a218:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
 800a21c:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
 800a220:	d6e2ef50 	usatle	lr, #2, r0, asr #30
 800a224:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
 800a228:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
 800a22c:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
 800a230:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
 800a234:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
 800a238:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
 800a23c:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

0800a240 <__mprec_tinytens>:
 800a240:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
 800a244:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
 800a248:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
 800a24c:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
 800a250:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
 800a254:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
 800a258:	cf8c979d 	svcgt	0x008c979d
 800a25c:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
 800a260:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
 800a264:	0ac80628 	beq	720bb0c <__RW_SIZE__+0x720b58c>

0800a268 <__mprec_bigtens>:
 800a268:	37e08000 	strbcc	r8, [r0, r0]!
 800a26c:	4341c379 	movtmi	ip, #4985	; 0x1379
 800a270:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
 800a274:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
 800a278:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
 800a27c:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
 800a280:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
 800a284:	5a827748 	bpl	60a7fac <__RW_SIZE__+0x60a7a2c>
 800a288:	7f73bf3c 	svcvc	0x0073bf3c
 800a28c:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

0800a290 <blanks.6696>:
 800a290:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a294:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a298:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a29c:	20202020 	eorcs	r2, r0, r0, lsr #32

0800a2a0 <zeroes.6697>:
 800a2a0:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a2a4:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a2a8:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a2ac:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a2b0:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 800a2b4:	6e492072 	mcrvs	0, 2, r2, cr9, cr2, {3}
 800a2b8:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 800a2bc:	20747075 	rsbscs	r7, r4, r5, ror r0
 800a2c0:	74736554 	ldrbtvc	r6, [r3], #-1364	; 0xfffffaac
 800a2c4:	0000000a 	andeq	r0, r0, sl
 800a2c8:	3d59454b 	cfldr64cc	mvdx4, [r9, #-300]	; 0xfffffed4
 800a2cc:	000a6425 	andeq	r6, sl, r5, lsr #8
 800a2d0:	44205852 	strtmi	r5, [r0], #-2130	; 0xfffff7ae
 800a2d4:	3d617461 	cfstrdcc	mvd7, [r1, #-388]!	; 0xfffffe7c
 800a2d8:	000a6325 	andeq	r6, sl, r5, lsr #6
 800a2dc:	255b7325 	ldrbcs	r7, [fp, #-805]	; 0xfffffcdb
 800a2e0:	252c5d64 	strcs	r5, [ip, #-3428]!	; 0xfffff29c
 800a2e4:	78303d73 	ldmdavc	r0!, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp}
 800a2e8:	58382e25 	ldmdapl	r8!, {r0, r2, r5, r9, sl, fp, sp}
 800a2ec:	0000000a 	andeq	r0, r0, sl
 800a2f0:	61766e49 	cmnvs	r6, r9, asr #28
 800a2f4:	5f64696c 	svcpl	0x0064696c
 800a2f8:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a2fc:	6f697470 	svcvs	0x00697470
 800a300:	25203a6e 	strcs	r3, [r0, #-2670]!	; 0xfffff592
 800a304:	000a2164 	andeq	r2, sl, r4, ror #2
 800a308:	61766e49 	cmnvs	r6, r9, asr #28
 800a30c:	5f64696c 	svcpl	0x0064696c
 800a310:	3a525349 	bcc	949f03c <__RO_LIMIT__+0x1494a9c>
 800a314:	21642520 	cmncs	r4, r0, lsr #10
 800a318:	0000000a 	andeq	r0, r0, sl
 800a31c:	21494d4e 	cmpcs	r9, lr, asr #26
 800a320:	0000000a 	andeq	r0, r0, sl
 800a324:	64726148 	ldrbtvs	r6, [r2], #-328	; 0xfffffeb8
 800a328:	75614620 	strbvc	r4, [r1, #-1568]!	; 0xfffff9e0
 800a32c:	0a21746c 	beq	88674e4 <__RO_LIMIT__+0x85cf44>
 800a330:	00000000 	andeq	r0, r0, r0
 800a334:	4528524c 	strmi	r5, [r8, #-588]!	; 0xfffffdb4
 800a338:	525f4358 	subspl	r4, pc, #88, 6	; 0x60000001
 800a33c:	52555445 	subspl	r5, r5, #1157627904	; 0x45000000
 800a340:	303d294e 	eorscc	r2, sp, lr, asr #18
 800a344:	382e2578 	stmdacc	lr!, {r3, r4, r5, r6, r8, sl, sp}
 800a348:	00000a58 	andeq	r0, r0, r8, asr sl
 800a34c:	3d50534d 	ldclcc	3, cr5, [r0, #-308]	; 0xfffffecc
 800a350:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800a354:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a358:	3d505350 	ldclcc	3, cr5, [r0, #-320]	; 0xfffffec0
 800a35c:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800a360:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a364:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a368:	6f697470 	svcvs	0x00697470
 800a36c:	636f206e 	cmnvs	pc, #110	; 0x6e
 800a370:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800a374:	6f726620 	svcvs	0x00726620
 800a378:	6168206d 	cmnvs	r8, sp, rrx
 800a37c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 800a380:	6f6d2072 	svcvs	0x006d2072
 800a384:	000a6564 	andeq	r6, sl, r4, ror #10
 800a388:	0050534d 	subseq	r5, r0, sp, asr #6
 800a38c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a390:	6f697470 	svcvs	0x00697470
 800a394:	636f206e 	cmnvs	pc, #110	; 0x6e
 800a398:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800a39c:	6f726620 	svcvs	0x00726620
 800a3a0:	6874206d 	ldmdavs	r4!, {r0, r2, r3, r5, r6, sp}^
 800a3a4:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 800a3a8:	646f6d20 	strbtvs	r6, [pc], #-3360	; 800a3b0 <zeroes.6697+0x110>
 800a3ac:	69772065 	ldmdbvs	r7!, {r0, r2, r5, r6, sp}^
 800a3b0:	4d206874 	stcmi	8, cr6, [r0, #-464]!	; 0xfffffe30
 800a3b4:	000a5053 	andeq	r5, sl, r3, asr r0
 800a3b8:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a3bc:	6f697470 	svcvs	0x00697470
 800a3c0:	636f206e 	cmnvs	pc, #110	; 0x6e
 800a3c4:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800a3c8:	6f726620 	svcvs	0x00726620
 800a3cc:	6874206d 	ldmdavs	r4!, {r0, r2, r3, r5, r6, sp}^
 800a3d0:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 800a3d4:	646f6d20 	strbtvs	r6, [pc], #-3360	; 800a3dc <zeroes.6697+0x13c>
 800a3d8:	69772065 	ldmdbvs	r7!, {r0, r2, r5, r6, sp}^
 800a3dc:	50206874 	eorpl	r6, r0, r4, ror r8
 800a3e0:	000a5053 	andeq	r5, sl, r3, asr r0
 800a3e4:	00505350 	subseq	r5, r0, r0, asr r3
 800a3e8:	61766e49 	cmnvs	r6, r9, asr #28
 800a3ec:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800a3f0:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
 800a3f4:	6f697470 	svcvs	0x00697470
 800a3f8:	6572206e 	ldrbvs	r2, [r2, #-110]!	; 0xffffff92
 800a3fc:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
 800a400:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
 800a404:	3d206575 	cfstr32cc	mvfx6, [r0, #-468]!	; 0xfffffe2c
 800a408:	2325203e 	teqcs	r5, #62	; 0x3e
 800a40c:	0a58382e 	beq	96184cc <__RO_LIMIT__+0x160df2c>
 800a410:	00000000 	andeq	r0, r0, r0
 800a414:	53434853 	movtpl	r4, #14419	; 0x3853
 800a418:	3e3d2052 	mrccc	0, 1, r2, cr13, cr2, {2}
 800a41c:	2e232520 	cfsh64cs	mvdx2, mvdx3, #16
 800a420:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a424:	52534643 	subspl	r4, r3, #70254592	; 0x4300000
 800a428:	75614628 	strbvc	r4, [r1, #-1576]!	; 0xfffff9d8
 800a42c:	5220746c 	eorpl	r7, r0, #108, 8	; 0x6c000000
 800a430:	6f736165 	svcvs	0x00736165
 800a434:	3d20296e 	stccc	9, cr2, [r0, #-440]!	; 0xfffffe48
 800a438:	2325203e 	teqcs	r5, #62	; 0x3e
 800a43c:	0a58382e 	beq	96184fc <__RO_LIMIT__+0x160df5c>
 800a440:	00000000 	andeq	r0, r0, r0
 800a444:	41464d4d 	cmpmi	r6, sp, asr #26
 800a448:	61562052 	cmpvs	r6, r2, asr r0
 800a44c:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800a450:	25203e3d 	strcs	r3, [r0, #-3645]!	; 0xfffff1c3
 800a454:	00000a64 	andeq	r0, r0, r4, ror #20
 800a458:	41464d4d 	cmpmi	r6, sp, asr #26
 800a45c:	3e3d2052 	mrccc	0, 1, r2, cr13, cr2, {2}
 800a460:	2e232520 	cfsh64cs	mvdx2, mvdx3, #16
 800a464:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a468:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 800a46c:	6c615620 	stclvs	6, cr5, [r1], #-128	; 0xffffff80
 800a470:	3d206469 	cfstrscc	mvf6, [r0, #-420]!	; 0xfffffe5c
 800a474:	6425203e 	strtvs	r2, [r5], #-62	; 0xffffffc2
 800a478:	0000000a 	andeq	r0, r0, sl
 800a47c:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 800a480:	203e3d20 	eorscs	r3, lr, r0, lsr #26
 800a484:	382e2325 	stmdacc	lr!, {r0, r2, r5, r8, r9, sp}
 800a488:	00000a58 	andeq	r0, r0, r8, asr sl
 800a48c:	52534648 	subspl	r4, r3, #72, 12	; 0x4800000
 800a490:	72614828 	rsbvc	r4, r1, #40, 16	; 0x280000
 800a494:	61462064 	cmpvs	r6, r4, rrx
 800a498:	20746c75 	rsbscs	r6, r4, r5, ror ip
 800a49c:	73616552 	cmnvc	r1, #343932928	; 0x14800000
 800a4a0:	20296e6f 	eorcs	r6, r9, pc, ror #28
 800a4a4:	25203e3d 	strcs	r3, [r0, #-3645]!	; 0xfffff1c3
 800a4a8:	58382e23 	ldmdapl	r8!, {r0, r1, r5, r9, sl, fp, sp}
 800a4ac:	0000000a 	andeq	r0, r0, sl
 800a4b0:	6f6d654d 	svcvs	0x006d654d
 800a4b4:	4d207972 	stcmi	9, cr7, [r0, #-456]!	; 0xfffffe38
 800a4b8:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
 800a4bc:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
 800a4c0:	61462074 	hvcvs	25092	; 0x6204
 800a4c4:	21746c75 	cmncs	r4, r5, ror ip
 800a4c8:	0000000a 	andeq	r0, r0, sl
 800a4cc:	20737542 	rsbscs	r7, r3, r2, asr #10
 800a4d0:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
 800a4d4:	000a2174 	andeq	r2, sl, r4, ror r1
 800a4d8:	67617355 			; <UNDEFINED> instruction: 0x67617355
 800a4dc:	61462065 	cmpvs	r6, r5, rrx
 800a4e0:	21746c75 	cmncs	r4, r5, ror ip
 800a4e4:	0000000a 	andeq	r0, r0, sl
 800a4e8:	20435653 	subcs	r5, r3, r3, asr r6
 800a4ec:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
 800a4f0:	0000000a 	andeq	r0, r0, sl
 800a4f4:	75626544 	strbvc	r6, [r2, #-1348]!	; 0xfffffabc
 800a4f8:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
 800a4fc:	6c614320 	stclvs	3, cr4, [r1], #-128	; 0xffffff80
 800a500:	00000a6c 	andeq	r0, r0, ip, ror #20
 800a504:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
 800a508:	43205653 	teqmi	r0, #87031808	; 0x5300000
 800a50c:	0a6c6c61 	beq	9b25698 <__RO_LIMIT__+0x1b1b0f8>
 800a510:	00000000 	andeq	r0, r0, r0
 800a514:	00003052 	andeq	r3, r0, r2, asr r0
 800a518:	00003152 	andeq	r3, r0, r2, asr r1
 800a51c:	00003252 	andeq	r3, r0, r2, asr r2
 800a520:	00003352 	andeq	r3, r0, r2, asr r3
 800a524:	00323152 	eorseq	r3, r2, r2, asr r1
 800a528:	0000524c 	andeq	r5, r0, ip, asr #4
 800a52c:	00004152 	andeq	r4, r0, r2, asr r1
 800a530:	52535078 	subspl	r5, r3, #120	; 0x78
 800a534:	00000000 	andeq	r0, r0, r0
 800a538:	00000043 	andeq	r0, r0, r3, asr #32
 800a53c:	00464e49 	subeq	r4, r6, r9, asr #28
 800a540:	00666e69 	rsbeq	r6, r6, r9, ror #28
 800a544:	004e414e 	subeq	r4, lr, lr, asr #2
 800a548:	006e616e 	rsbeq	r6, lr, lr, ror #2
 800a54c:	33323130 	teqcc	r2, #48, 2
 800a550:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800a554:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
 800a558:	46454443 	strbmi	r4, [r5], -r3, asr #8
 800a55c:	00000000 	andeq	r0, r0, r0
 800a560:	33323130 	teqcc	r2, #48, 2
 800a564:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800a568:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
 800a56c:	66656463 	strbtvs	r6, [r5], -r3, ror #8
 800a570:	00000000 	andeq	r0, r0, r0
 800a574:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
 800a578:	0000296c 	andeq	r2, r0, ip, ror #18
 800a57c:	00000030 	andeq	r0, r0, r0, lsr r0
 800a580:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
 800a584:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
 800a588:	00000000 	andeq	r0, r0, r0
 800a58c:	004e614e 	subeq	r6, lr, lr, asr #2
 800a590:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
 800a594:	00000058 	andeq	r0, r0, r8, asr r0
 800a598:	0000002e 	andeq	r0, r0, lr, lsr #32
 800a59c:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

20000000 <__RW_BASE__>:
20000000:	20000004 	andcs	r0, r0, r4

20000004 <impure_data>:
	...
20000024:	0800a538 	stmdaeq	r0, {r3, r4, r5, r8, sl, sp, pc}
	...

200000f4 <lc_ctype_charset>:
200000f4:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
200000f8:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000114 <__mb_cur_max>:
20000114:	00000001 	andeq	r0, r0, r1

20000118 <lc_message_charset>:
20000118:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
2000011c:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000138 <lconv>:
20000138:	0800a598 	stmdaeq	r0, {r3, r4, r7, r8, sl, sp, pc}
2000013c:	0800a330 	stmdaeq	r0, {r4, r5, r8, r9, sp, pc}
20000140:	0800a330 	stmdaeq	r0, {r4, r5, r8, r9, sp, pc}
20000144:	0800a330 	stmdaeq	r0, {r4, r5, r8, r9, sp, pc}
20000148:	0800a330 	stmdaeq	r0, {r4, r5, r8, r9, sp, pc}
2000014c:	0800a330 	stmdaeq	r0, {r4, r5, r8, r9, sp, pc}
20000150:	0800a330 	stmdaeq	r0, {r4, r5, r8, r9, sp, pc}
20000154:	0800a330 	stmdaeq	r0, {r4, r5, r8, r9, sp, pc}
20000158:	0800a330 	stmdaeq	r0, {r4, r5, r8, r9, sp, pc}
2000015c:	0800a330 	stmdaeq	r0, {r4, r5, r8, r9, sp, pc}
20000160:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000164:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000016c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

20000170 <__malloc_av_>:
	...
20000178:	20000170 	andcs	r0, r0, r0, ror r1
2000017c:	20000170 	andcs	r0, r0, r0, ror r1
20000180:	20000178 	andcs	r0, r0, r8, ror r1
20000184:	20000178 	andcs	r0, r0, r8, ror r1
20000188:	20000180 	andcs	r0, r0, r0, lsl #3
2000018c:	20000180 	andcs	r0, r0, r0, lsl #3
20000190:	20000188 	andcs	r0, r0, r8, lsl #3
20000194:	20000188 	andcs	r0, r0, r8, lsl #3
20000198:	20000190 	mulcs	r0, r0, r1
2000019c:	20000190 	mulcs	r0, r0, r1
200001a0:	20000198 	mulcs	r0, r8, r1
200001a4:	20000198 	mulcs	r0, r8, r1
200001a8:	200001a0 	andcs	r0, r0, r0, lsr #3
200001ac:	200001a0 	andcs	r0, r0, r0, lsr #3
200001b0:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b4:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b8:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001bc:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001c0:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c4:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c8:	200001c0 	andcs	r0, r0, r0, asr #3
200001cc:	200001c0 	andcs	r0, r0, r0, asr #3
200001d0:	200001c8 	andcs	r0, r0, r8, asr #3
200001d4:	200001c8 	andcs	r0, r0, r8, asr #3
200001d8:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001dc:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001e0:	200001d8 	ldrdcs	r0, [r0], -r8
200001e4:	200001d8 	ldrdcs	r0, [r0], -r8
200001e8:	200001e0 	andcs	r0, r0, r0, ror #3
200001ec:	200001e0 	andcs	r0, r0, r0, ror #3
200001f0:	200001e8 	andcs	r0, r0, r8, ror #3
200001f4:	200001e8 	andcs	r0, r0, r8, ror #3
200001f8:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001fc:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000200:	200001f8 	strdcs	r0, [r0], -r8
20000204:	200001f8 	strdcs	r0, [r0], -r8
20000208:	20000200 	andcs	r0, r0, r0, lsl #4
2000020c:	20000200 	andcs	r0, r0, r0, lsl #4
20000210:	20000208 	andcs	r0, r0, r8, lsl #4
20000214:	20000208 	andcs	r0, r0, r8, lsl #4
20000218:	20000210 	andcs	r0, r0, r0, lsl r2
2000021c:	20000210 	andcs	r0, r0, r0, lsl r2
20000220:	20000218 	andcs	r0, r0, r8, lsl r2
20000224:	20000218 	andcs	r0, r0, r8, lsl r2
20000228:	20000220 	andcs	r0, r0, r0, lsr #4
2000022c:	20000220 	andcs	r0, r0, r0, lsr #4
20000230:	20000228 	andcs	r0, r0, r8, lsr #4
20000234:	20000228 	andcs	r0, r0, r8, lsr #4
20000238:	20000230 	andcs	r0, r0, r0, lsr r2
2000023c:	20000230 	andcs	r0, r0, r0, lsr r2
20000240:	20000238 	andcs	r0, r0, r8, lsr r2
20000244:	20000238 	andcs	r0, r0, r8, lsr r2
20000248:	20000240 	andcs	r0, r0, r0, asr #4
2000024c:	20000240 	andcs	r0, r0, r0, asr #4
20000250:	20000248 	andcs	r0, r0, r8, asr #4
20000254:	20000248 	andcs	r0, r0, r8, asr #4
20000258:	20000250 	andcs	r0, r0, r0, asr r2
2000025c:	20000250 	andcs	r0, r0, r0, asr r2
20000260:	20000258 	andcs	r0, r0, r8, asr r2
20000264:	20000258 	andcs	r0, r0, r8, asr r2
20000268:	20000260 	andcs	r0, r0, r0, ror #4
2000026c:	20000260 	andcs	r0, r0, r0, ror #4
20000270:	20000268 	andcs	r0, r0, r8, ror #4
20000274:	20000268 	andcs	r0, r0, r8, ror #4
20000278:	20000270 	andcs	r0, r0, r0, ror r2
2000027c:	20000270 	andcs	r0, r0, r0, ror r2
20000280:	20000278 	andcs	r0, r0, r8, ror r2
20000284:	20000278 	andcs	r0, r0, r8, ror r2
20000288:	20000280 	andcs	r0, r0, r0, lsl #5
2000028c:	20000280 	andcs	r0, r0, r0, lsl #5
20000290:	20000288 	andcs	r0, r0, r8, lsl #5
20000294:	20000288 	andcs	r0, r0, r8, lsl #5
20000298:	20000290 	mulcs	r0, r0, r2
2000029c:	20000290 	mulcs	r0, r0, r2
200002a0:	20000298 	mulcs	r0, r8, r2
200002a4:	20000298 	mulcs	r0, r8, r2
200002a8:	200002a0 	andcs	r0, r0, r0, lsr #5
200002ac:	200002a0 	andcs	r0, r0, r0, lsr #5
200002b0:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b4:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b8:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002bc:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002c0:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c4:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c8:	200002c0 	andcs	r0, r0, r0, asr #5
200002cc:	200002c0 	andcs	r0, r0, r0, asr #5
200002d0:	200002c8 	andcs	r0, r0, r8, asr #5
200002d4:	200002c8 	andcs	r0, r0, r8, asr #5
200002d8:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002dc:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002e0:	200002d8 	ldrdcs	r0, [r0], -r8
200002e4:	200002d8 	ldrdcs	r0, [r0], -r8
200002e8:	200002e0 	andcs	r0, r0, r0, ror #5
200002ec:	200002e0 	andcs	r0, r0, r0, ror #5
200002f0:	200002e8 	andcs	r0, r0, r8, ror #5
200002f4:	200002e8 	andcs	r0, r0, r8, ror #5
200002f8:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002fc:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000300:	200002f8 	strdcs	r0, [r0], -r8
20000304:	200002f8 	strdcs	r0, [r0], -r8
20000308:	20000300 	andcs	r0, r0, r0, lsl #6
2000030c:	20000300 	andcs	r0, r0, r0, lsl #6
20000310:	20000308 	andcs	r0, r0, r8, lsl #6
20000314:	20000308 	andcs	r0, r0, r8, lsl #6
20000318:	20000310 	andcs	r0, r0, r0, lsl r3
2000031c:	20000310 	andcs	r0, r0, r0, lsl r3
20000320:	20000318 	andcs	r0, r0, r8, lsl r3
20000324:	20000318 	andcs	r0, r0, r8, lsl r3
20000328:	20000320 	andcs	r0, r0, r0, lsr #6
2000032c:	20000320 	andcs	r0, r0, r0, lsr #6
20000330:	20000328 	andcs	r0, r0, r8, lsr #6
20000334:	20000328 	andcs	r0, r0, r8, lsr #6
20000338:	20000330 	andcs	r0, r0, r0, lsr r3
2000033c:	20000330 	andcs	r0, r0, r0, lsr r3
20000340:	20000338 	andcs	r0, r0, r8, lsr r3
20000344:	20000338 	andcs	r0, r0, r8, lsr r3
20000348:	20000340 	andcs	r0, r0, r0, asr #6
2000034c:	20000340 	andcs	r0, r0, r0, asr #6
20000350:	20000348 	andcs	r0, r0, r8, asr #6
20000354:	20000348 	andcs	r0, r0, r8, asr #6
20000358:	20000350 	andcs	r0, r0, r0, asr r3
2000035c:	20000350 	andcs	r0, r0, r0, asr r3
20000360:	20000358 	andcs	r0, r0, r8, asr r3
20000364:	20000358 	andcs	r0, r0, r8, asr r3
20000368:	20000360 	andcs	r0, r0, r0, ror #6
2000036c:	20000360 	andcs	r0, r0, r0, ror #6
20000370:	20000368 	andcs	r0, r0, r8, ror #6
20000374:	20000368 	andcs	r0, r0, r8, ror #6
20000378:	20000370 	andcs	r0, r0, r0, ror r3
2000037c:	20000370 	andcs	r0, r0, r0, ror r3
20000380:	20000378 	andcs	r0, r0, r8, ror r3
20000384:	20000378 	andcs	r0, r0, r8, ror r3
20000388:	20000380 	andcs	r0, r0, r0, lsl #7
2000038c:	20000380 	andcs	r0, r0, r0, lsl #7
20000390:	20000388 	andcs	r0, r0, r8, lsl #7
20000394:	20000388 	andcs	r0, r0, r8, lsl #7
20000398:	20000390 	mulcs	r0, r0, r3
2000039c:	20000390 	mulcs	r0, r0, r3
200003a0:	20000398 	mulcs	r0, r8, r3
200003a4:	20000398 	mulcs	r0, r8, r3
200003a8:	200003a0 	andcs	r0, r0, r0, lsr #7
200003ac:	200003a0 	andcs	r0, r0, r0, lsr #7
200003b0:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b4:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b8:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003bc:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003c0:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c4:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c8:	200003c0 	andcs	r0, r0, r0, asr #7
200003cc:	200003c0 	andcs	r0, r0, r0, asr #7
200003d0:	200003c8 	andcs	r0, r0, r8, asr #7
200003d4:	200003c8 	andcs	r0, r0, r8, asr #7
200003d8:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003dc:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003e0:	200003d8 	ldrdcs	r0, [r0], -r8
200003e4:	200003d8 	ldrdcs	r0, [r0], -r8
200003e8:	200003e0 	andcs	r0, r0, r0, ror #7
200003ec:	200003e0 	andcs	r0, r0, r0, ror #7
200003f0:	200003e8 	andcs	r0, r0, r8, ror #7
200003f4:	200003e8 	andcs	r0, r0, r8, ror #7
200003f8:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003fc:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000400:	200003f8 	strdcs	r0, [r0], -r8
20000404:	200003f8 	strdcs	r0, [r0], -r8
20000408:	20000400 	andcs	r0, r0, r0, lsl #8
2000040c:	20000400 	andcs	r0, r0, r0, lsl #8
20000410:	20000408 	andcs	r0, r0, r8, lsl #8
20000414:	20000408 	andcs	r0, r0, r8, lsl #8
20000418:	20000410 	andcs	r0, r0, r0, lsl r4
2000041c:	20000410 	andcs	r0, r0, r0, lsl r4
20000420:	20000418 	andcs	r0, r0, r8, lsl r4
20000424:	20000418 	andcs	r0, r0, r8, lsl r4
20000428:	20000420 	andcs	r0, r0, r0, lsr #8
2000042c:	20000420 	andcs	r0, r0, r0, lsr #8
20000430:	20000428 	andcs	r0, r0, r8, lsr #8
20000434:	20000428 	andcs	r0, r0, r8, lsr #8
20000438:	20000430 	andcs	r0, r0, r0, lsr r4
2000043c:	20000430 	andcs	r0, r0, r0, lsr r4
20000440:	20000438 	andcs	r0, r0, r8, lsr r4
20000444:	20000438 	andcs	r0, r0, r8, lsr r4
20000448:	20000440 	andcs	r0, r0, r0, asr #8
2000044c:	20000440 	andcs	r0, r0, r0, asr #8
20000450:	20000448 	andcs	r0, r0, r8, asr #8
20000454:	20000448 	andcs	r0, r0, r8, asr #8
20000458:	20000450 	andcs	r0, r0, r0, asr r4
2000045c:	20000450 	andcs	r0, r0, r0, asr r4
20000460:	20000458 	andcs	r0, r0, r8, asr r4
20000464:	20000458 	andcs	r0, r0, r8, asr r4
20000468:	20000460 	andcs	r0, r0, r0, ror #8
2000046c:	20000460 	andcs	r0, r0, r0, ror #8
20000470:	20000468 	andcs	r0, r0, r8, ror #8
20000474:	20000468 	andcs	r0, r0, r8, ror #8
20000478:	20000470 	andcs	r0, r0, r0, ror r4
2000047c:	20000470 	andcs	r0, r0, r0, ror r4
20000480:	20000478 	andcs	r0, r0, r8, ror r4
20000484:	20000478 	andcs	r0, r0, r8, ror r4
20000488:	20000480 	andcs	r0, r0, r0, lsl #9
2000048c:	20000480 	andcs	r0, r0, r0, lsl #9
20000490:	20000488 	andcs	r0, r0, r8, lsl #9
20000494:	20000488 	andcs	r0, r0, r8, lsl #9
20000498:	20000490 	mulcs	r0, r0, r4
2000049c:	20000490 	mulcs	r0, r0, r4
200004a0:	20000498 	mulcs	r0, r8, r4
200004a4:	20000498 	mulcs	r0, r8, r4
200004a8:	200004a0 	andcs	r0, r0, r0, lsr #9
200004ac:	200004a0 	andcs	r0, r0, r0, lsr #9
200004b0:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b4:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b8:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004bc:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004c0:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c4:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c8:	200004c0 	andcs	r0, r0, r0, asr #9
200004cc:	200004c0 	andcs	r0, r0, r0, asr #9
200004d0:	200004c8 	andcs	r0, r0, r8, asr #9
200004d4:	200004c8 	andcs	r0, r0, r8, asr #9
200004d8:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004dc:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004e0:	200004d8 	ldrdcs	r0, [r0], -r8
200004e4:	200004d8 	ldrdcs	r0, [r0], -r8
200004e8:	200004e0 	andcs	r0, r0, r0, ror #9
200004ec:	200004e0 	andcs	r0, r0, r0, ror #9
200004f0:	200004e8 	andcs	r0, r0, r8, ror #9
200004f4:	200004e8 	andcs	r0, r0, r8, ror #9
200004f8:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004fc:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000500:	200004f8 	strdcs	r0, [r0], -r8
20000504:	200004f8 	strdcs	r0, [r0], -r8
20000508:	20000500 	andcs	r0, r0, r0, lsl #10
2000050c:	20000500 	andcs	r0, r0, r0, lsl #10
20000510:	20000508 	andcs	r0, r0, r8, lsl #10
20000514:	20000508 	andcs	r0, r0, r8, lsl #10
20000518:	20000510 	andcs	r0, r0, r0, lsl r5
2000051c:	20000510 	andcs	r0, r0, r0, lsl r5
20000520:	20000518 	andcs	r0, r0, r8, lsl r5
20000524:	20000518 	andcs	r0, r0, r8, lsl r5
20000528:	20000520 	andcs	r0, r0, r0, lsr #10
2000052c:	20000520 	andcs	r0, r0, r0, lsr #10
20000530:	20000528 	andcs	r0, r0, r8, lsr #10
20000534:	20000528 	andcs	r0, r0, r8, lsr #10
20000538:	20000530 	andcs	r0, r0, r0, lsr r5
2000053c:	20000530 	andcs	r0, r0, r0, lsr r5
20000540:	20000538 	andcs	r0, r0, r8, lsr r5
20000544:	20000538 	andcs	r0, r0, r8, lsr r5
20000548:	20000540 	andcs	r0, r0, r0, asr #10
2000054c:	20000540 	andcs	r0, r0, r0, asr #10
20000550:	20000548 	andcs	r0, r0, r8, asr #10
20000554:	20000548 	andcs	r0, r0, r8, asr #10
20000558:	20000550 	andcs	r0, r0, r0, asr r5
2000055c:	20000550 	andcs	r0, r0, r0, asr r5
20000560:	20000558 	andcs	r0, r0, r8, asr r5
20000564:	20000558 	andcs	r0, r0, r8, asr r5
20000568:	20000560 	andcs	r0, r0, r0, ror #10
2000056c:	20000560 	andcs	r0, r0, r0, ror #10
20000570:	20000568 	andcs	r0, r0, r8, ror #10
20000574:	20000568 	andcs	r0, r0, r8, ror #10

20000578 <__malloc_sbrk_base>:
20000578:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

2000057c <__malloc_trim_threshold>:
2000057c:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

20000580 <__ZI_BASE__>:
20000580:	00000000 	andeq	r0, r0, r0

20000584 <SysTick_Flag>:
20000584:	00000000 	andeq	r0, r0, r0

20000588 <Key_Value>:
20000588:	00000000 	andeq	r0, r0, r0

2000058c <TIM4_Expired>:
2000058c:	00000000 	andeq	r0, r0, r0

20000590 <Uart1_Rx_Data>:
20000590:	00000000 	andeq	r0, r0, r0

20000594 <Uart1_Rx_In>:
20000594:	00000000 	andeq	r0, r0, r0

20000598 <_PathLocale>:
20000598:	00000000 	andeq	r0, r0, r0

2000059c <__mlocale_changed>:
2000059c:	00000000 	andeq	r0, r0, r0

200005a0 <__nlocale_changed>:
200005a0:	00000000 	andeq	r0, r0, r0

200005a4 <__malloc_top_pad>:
200005a4:	00000000 	andeq	r0, r0, r0

200005a8 <__malloc_current_mallinfo>:
	...

200005d0 <__malloc_max_sbrked_mem>:
200005d0:	00000000 	andeq	r0, r0, r0

200005d4 <__malloc_max_total_mem>:
200005d4:	00000000 	andeq	r0, r0, r0

200005d8 <__ZI_LIMIT__>:
200005d8:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	000001c7 	andeq	r0, r0, r7, asr #3
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000000f2 	strdeq	r0, [r0], -r2
      10:	00007201 	andeq	r7, r0, r1, lsl #4
      14:	00000e00 	andeq	r0, r0, r0, lsl #28
      18:	0031ec00 	eorseq	lr, r1, r0, lsl #24
      1c:	00005808 	andeq	r5, r0, r8, lsl #16
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	000000ad 	andeq	r0, r0, sp, lsr #1
      2c:	ab080102 	blge	20043c <__RW_SIZE__+0x1ffebc>
      30:	02000000 	andeq	r0, r0, #0
      34:	019c0502 	orrseq	r0, ip, r2, lsl #10
      38:	02020000 	andeq	r0, r2, #0
      3c:	00008307 	andeq	r8, r0, r7, lsl #6
      40:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      44:	00000005 	andeq	r0, r0, r5
      48:	0001b203 	andeq	fp, r1, r3, lsl #4
      4c:	53500300 	cmppl	r0, #0, 6
      50:	02000000 	andeq	r0, r0, #0
      54:	00e00704 	rsceq	r0, r0, r4, lsl #14
      58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      5c:	00000005 	andeq	r0, r0, r5
      60:	07080200 	streq	r0, [r8, -r0, lsl #4]
      64:	000000db 	ldrdeq	r0, [r0], -fp
      68:	69050404 	stmdbvs	r5, {r2, sl}
      6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      70:	00e50704 	rsceq	r0, r5, r4, lsl #14
      74:	04020000 	streq	r0, [r2], #-0
      78:	00018807 	andeq	r8, r1, r7, lsl #16
      7c:	00480500 	subeq	r0, r8, r0, lsl #10
      80:	24060000 	strcs	r0, [r6], #-0
      84:	fe038502 	cdp2	5, 0, cr8, cr3, cr2, {0}
      88:	07000000 	streq	r0, [r0, -r0]
      8c:	00524341 	subseq	r4, r2, r1, asr #6
      90:	7d038702 	stcvc	7, cr8, [r3, #-8]
      94:	00000000 	andeq	r0, r0, r0
      98:	0000a608 	andeq	sl, r0, r8, lsl #12
      9c:	03880200 	orreq	r0, r8, #0, 4
      a0:	0000007d 	andeq	r0, r0, sp, ror r0
      a4:	00a30804 	adceq	r0, r3, r4, lsl #16
      a8:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
      ac:	00007d03 	andeq	r7, r0, r3, lsl #26
      b0:	53070800 	movwpl	r0, #30720	; 0x7800
      b4:	8a020052 	bhi	80204 <__RW_SIZE__+0x7fc84>
      b8:	00007d03 	andeq	r7, r0, r3, lsl #26
      bc:	43070c00 	movwmi	r0, #31744	; 0x7c00
      c0:	8b020052 	blhi	80210 <__RW_SIZE__+0x7fc90>
      c4:	00007d03 	andeq	r7, r0, r3, lsl #26
      c8:	41071000 	mrsmi	r1, (UNDEF: 7)
      cc:	8c020052 	stchi	0, cr0, [r2], {82}	; 0x52
      d0:	00007d03 	andeq	r7, r0, r3, lsl #26
      d4:	b9081400 	stmdblt	r8, {sl, ip}
      d8:	02000000 	andeq	r0, r0, #0
      dc:	007d038d 	rsbseq	r0, sp, sp, lsl #7
      e0:	07180000 	ldreq	r0, [r8, -r0]
      e4:	0052424f 	subseq	r4, r2, pc, asr #4
      e8:	7d038e02 	stcvc	14, cr8, [r3, #-8]
      ec:	1c000000 	stcne	0, cr0, [r0], {-0}
      f0:	00006d08 	andeq	r6, r0, r8, lsl #26
      f4:	038f0200 	orreq	r0, pc, #0, 4
      f8:	0000007d 	andeq	r0, r0, sp, ror r0
      fc:	58090020 	stmdapl	r9, {r5}
     100:	02000000 	andeq	r0, r0, #0
     104:	00820398 	umulleq	r0, r2, r8, r3
     108:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
     10c:	95043402 	strls	r3, [r4, #-1026]	; 0xfffffbfe
     110:	07000001 	streq	r0, [r0, -r1]
     114:	02005243 	andeq	r5, r0, #805306372	; 0x30000004
     118:	007d0436 	rsbseq	r0, sp, r6, lsr r4
     11c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     120:	00000053 	andeq	r0, r0, r3, asr r0
     124:	7d043702 	stcvc	7, cr3, [r4, #-8]
     128:	04000000 	streq	r0, [r0], #-0
     12c:	52494307 	subpl	r4, r9, #469762048	; 0x1c000000
     130:	04380200 	ldrteq	r0, [r8], #-512	; 0xfffffe00
     134:	0000007d 	andeq	r0, r0, sp, ror r0
     138:	00d20808 	sbcseq	r0, r2, r8, lsl #16
     13c:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
     140:	00007d04 	andeq	r7, r0, r4, lsl #26
     144:	7a080c00 	bvc	20314c <__RW_SIZE__+0x202bcc>
     148:	02000000 	andeq	r0, r0, #0
     14c:	007d043a 	rsbseq	r0, sp, sl, lsr r4
     150:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
     154:	00000066 	andeq	r0, r0, r6, rrx
     158:	7d043b02 	vstrvc	d3, [r4, #-8]
     15c:	14000000 	strne	r0, [r0], #-0
     160:	0000c208 	andeq	ip, r0, r8, lsl #4
     164:	043c0200 	ldrteq	r0, [ip], #-512	; 0xfffffe00
     168:	0000007d 	andeq	r0, r0, sp, ror r0
     16c:	00ca0818 	sbceq	r0, sl, r8, lsl r8
     170:	3d020000 	stccc	0, cr0, [r2, #-0]
     174:	00007d04 	andeq	r7, r0, r4, lsl #26
     178:	4e081c00 	cdpmi	12, 0, cr1, cr8, cr0, {0}
     17c:	02000000 	andeq	r0, r0, #0
     180:	007d043e 	rsbseq	r0, sp, lr, lsr r4
     184:	07200000 	streq	r0, [r0, -r0]!
     188:	00525343 	subseq	r5, r2, r3, asr #6
     18c:	7d043f02 	stcvc	15, cr3, [r4, #-8]
     190:	24000000 	strcs	r0, [r0], #-0
     194:	01a60900 			; <UNDEFINED> instruction: 0x01a60900
     198:	4a020000 	bmi	801a0 <__RW_SIZE__+0x7fc20>
     19c:	00010a04 	andeq	r0, r1, r4, lsl #20
     1a0:	08010200 	stmdaeq	r1, {r9}
     1a4:	000000b4 	strheq	r0, [r0], -r4
     1a8:	0001910a 	andeq	r9, r1, sl, lsl #2
     1ac:	ec030100 	stfs	f0, [r3], {-0}
     1b0:	58080031 	stmdapl	r8, {r0, r4, r5}
     1b4:	01000000 	mrseq	r0, (UNDEF: 0)
     1b8:	00960b9c 	umullseq	r0, r6, ip, fp
     1bc:	ce040000 	cdpgt	0, 0, cr0, cr4, cr0, {0}
     1c0:	0001c506 	andeq	ip, r1, r6, lsl #10
     1c4:	00680500 	rsbeq	r0, r8, r0, lsl #10
     1c8:	05000000 	streq	r0, [r0, #-0]
     1cc:	04000005 	streq	r0, [r0], #-5
     1d0:	00009f00 	andeq	r9, r0, r0, lsl #30
     1d4:	f2010400 	vshl.s8	d0, d0, d1
     1d8:	01000000 	mrseq	r0, (UNDEF: 0)
     1dc:	000001fe 	strdeq	r0, [r0], -lr
     1e0:	0000000e 	andeq	r0, r0, lr
	...
     1ec:	000000a7 	andeq	r0, r0, r7, lsr #1
     1f0:	ad060102 	stfges	f0, [r6, #-8]
     1f4:	03000000 	movweq	r0, #0
     1f8:	0000026d 	andeq	r0, r0, sp, ror #4
     1fc:	00372a02 	eorseq	r2, r7, r2, lsl #20
     200:	01020000 	mrseq	r0, (UNDEF: 2)
     204:	0000ab08 	andeq	sl, r0, r8, lsl #22
     208:	02d40300 	sbcseq	r0, r4, #0, 6
     20c:	35020000 	strcc	r0, [r2, #-0]
     210:	00000049 	andeq	r0, r0, r9, asr #32
     214:	9c050202 	sfmls	f0, 4, [r5], {2}
     218:	03000001 	movweq	r0, #1
     21c:	000002d3 	ldrdeq	r0, [r0], -r3
     220:	005b3602 	subseq	r3, fp, r2, lsl #12
     224:	02020000 	andeq	r0, r2, #0
     228:	00008307 	andeq	r8, r0, r7, lsl #6
     22c:	01b30300 			; <UNDEFINED> instruction: 0x01b30300
     230:	4f020000 	svcmi	0x00020000
     234:	0000006d 	andeq	r0, r0, sp, rrx
     238:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
     23c:	03000000 	movweq	r0, #0
     240:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
     244:	007f5002 	rsbseq	r5, pc, r2
     248:	04020000 	streq	r0, [r2], #-0
     24c:	0000e007 	andeq	lr, r0, r7
     250:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
     254:	00000000 	andeq	r0, r0, r0
     258:	db070802 	blle	1c2268 <__RW_SIZE__+0x1c1ce8>
     25c:	04000000 	streq	r0, [r0], #-0
     260:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     264:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
     268:	0000e507 	andeq	lr, r0, r7, lsl #10
     26c:	021d0500 	andseq	r0, sp, #0, 10
     270:	bf010000 	svclt	0x00010000
     274:	00007401 	andeq	r7, r0, r1, lsl #8
     278:	00324400 	eorseq	r4, r2, r0, lsl #8
     27c:	00000808 	andeq	r0, r0, r8, lsl #16
     280:	cd9c0100 	ldfgts	f0, [ip]
     284:	06000000 	streq	r0, [r0], -r0
     288:	00000275 	andeq	r0, r0, r5, ror r2
     28c:	7401c101 	strvc	ip, [r1], #-257	; 0xfffffeff
	...
     298:	00022707 	andeq	r2, r2, r7, lsl #14
     29c:	01d20100 	bicseq	r0, r2, r0, lsl #2
     2a0:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
     2a4:	00000006 	andeq	r0, r0, r6
     2a8:	00f29c01 	rscseq	r9, r2, r1, lsl #24
     2ac:	e5080000 	str	r0, [r8, #-0]
     2b0:	01000001 	tsteq	r0, r1
     2b4:	007401d2 	ldrsbteq	r0, [r4], #-18	; 0xffffffee
     2b8:	50010000 	andpl	r0, r1, r0
     2bc:	02090500 	andeq	r0, r9, #0, 10
     2c0:	e1010000 	mrs	r0, (UNDEF: 1)
     2c4:	00007401 	andeq	r7, r0, r1, lsl #8
     2c8:	00325400 	eorseq	r5, r2, r0, lsl #8
     2cc:	00000808 	andeq	r0, r0, r8, lsl #16
     2d0:	1d9c0100 	ldfnes	f0, [ip]
     2d4:	06000001 	streq	r0, [r0], -r1
     2d8:	00000275 	andeq	r0, r0, r5, ror r2
     2dc:	7401e301 	strvc	lr, [r1], #-769	; 0xfffffcff
     2e0:	1f000000 	svcne	0x00000000
     2e4:	00000000 	andeq	r0, r0, r0
     2e8:	00021307 	andeq	r1, r2, r7, lsl #6
     2ec:	01f40100 	mvnseq	r0, r0, lsl #2
     2f0:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
     2f4:	00000006 	andeq	r0, r0, r6
     2f8:	01429c01 	cmpeq	r2, r1, lsl #24
     2fc:	8d080000 	stchi	0, cr0, [r8, #-0]
     300:	01000002 	tsteq	r0, r2
     304:	007401f4 	ldrshteq	r0, [r4], #-20	; 0xffffffec
     308:	50010000 	andpl	r0, r1, r0
     30c:	02c50500 	sbceq	r0, r5, #0, 10
     310:	01010000 	mrseq	r0, (UNDEF: 1)
     314:	00007402 	andeq	r7, r0, r2, lsl #8
     318:	00326400 	eorseq	r6, r2, r0, lsl #8
     31c:	00000608 	andeq	r0, r0, r8, lsl #12
     320:	6d9c0100 	ldfvss	f0, [ip]
     324:	06000001 	streq	r0, [r0], -r1
     328:	00000275 	andeq	r0, r0, r5, ror r2
     32c:	74020301 	strvc	r0, [r2], #-769	; 0xfffffcff
     330:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
     334:	00000000 	andeq	r0, r0, r0
     338:	00025f07 	andeq	r5, r2, r7, lsl #30
     33c:	02100100 	andseq	r0, r0, #0, 2
     340:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
     344:	00000006 	andeq	r0, r0, r6
     348:	01929c01 	orrseq	r9, r2, r1, lsl #24
     34c:	ce080000 	cdpgt	0, 0, cr0, cr8, cr0, {0}
     350:	01000001 	tsteq	r0, r1
     354:	00740210 	rsbseq	r0, r4, r0, lsl r2
     358:	50010000 	andpl	r0, r1, r0
     35c:	02390500 	eorseq	r0, r9, #0, 10
     360:	1c010000 	stcne	0, cr0, [r1], {-0}
     364:	00007402 	andeq	r7, r0, r2, lsl #8
     368:	00327400 	eorseq	r7, r2, r0, lsl #8
     36c:	00000608 	andeq	r0, r0, r8, lsl #12
     370:	bd9c0100 	ldflts	f0, [ip]
     374:	06000001 	streq	r0, [r0], -r1
     378:	00000275 	andeq	r0, r0, r5, ror r2
     37c:	74021e01 	strvc	r1, [r2], #-3585	; 0xfffff1ff
     380:	5d000000 	stcpl	0, cr0, [r0, #-0]
     384:	00000000 	andeq	r0, r0, r0
     388:	00029c07 	andeq	r9, r2, r7, lsl #24
     38c:	022b0100 	eoreq	r0, fp, #0, 2
     390:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
     394:	00000006 	andeq	r0, r0, r6
     398:	01e29c01 	mvneq	r9, r1, lsl #24
     39c:	dd080000 	stcle	0, cr0, [r8, #-0]
     3a0:	01000001 	tsteq	r0, r1
     3a4:	0074022b 	rsbseq	r0, r4, fp, lsr #4
     3a8:	50010000 	andpl	r0, r1, r0
     3ac:	02f70500 	rscseq	r0, r7, #0, 10
     3b0:	37010000 	strcc	r0, [r1, -r0]
     3b4:	00007402 	andeq	r7, r0, r2, lsl #8
     3b8:	00328400 	eorseq	r8, r2, r0, lsl #8
     3bc:	00000608 	andeq	r0, r0, r8, lsl #12
     3c0:	0d9c0100 	ldfeqs	f0, [ip]
     3c4:	06000002 	streq	r0, [r0], -r2
     3c8:	00000275 	andeq	r0, r0, r5, ror r2
     3cc:	74023901 	strvc	r3, [r2], #-2305	; 0xfffff6ff
     3d0:	7c000000 	stcvc	0, cr0, [r0], {-0}
     3d4:	00000000 	andeq	r0, r0, r0
     3d8:	00024707 	andeq	r4, r2, r7, lsl #14
     3dc:	02460100 	subeq	r0, r6, #0, 2
     3e0:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
     3e4:	00000006 	andeq	r0, r0, r6
     3e8:	02329c01 	eorseq	r9, r2, #256	; 0x100
     3ec:	f4080000 	vst4.8	{d0-d3}, [r8], r0
     3f0:	01000001 	tsteq	r0, r1
     3f4:	00740246 	rsbseq	r0, r4, r6, asr #4
     3f8:	50010000 	andpl	r0, r1, r0
     3fc:	02b00500 	adcseq	r0, r0, #0, 10
     400:	52010000 	andpl	r0, r1, #0
     404:	00007402 	andeq	r7, r0, r2, lsl #8
     408:	00329400 	eorseq	r9, r2, r0, lsl #8
     40c:	00000608 	andeq	r0, r0, r8, lsl #12
     410:	5d9c0100 	ldfpls	f0, [ip]
     414:	06000002 	streq	r0, [r0], -r2
     418:	00000275 	andeq	r0, r0, r5, ror r2
     41c:	74025401 	strvc	r5, [r2], #-1025	; 0xfffffbff
     420:	9b000000 	blls	428 <MSP_SIZE+0x28>
     424:	00000000 	andeq	r0, r0, r0
     428:	0001c007 	andeq	ip, r1, r7
     42c:	02610100 	rsbeq	r0, r1, #0, 2
     430:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
     434:	00000006 	andeq	r0, r0, r6
     438:	02829c01 	addeq	r9, r2, #256	; 0x100
     43c:	57080000 	strpl	r0, [r8, -r0]
     440:	01000002 	tsteq	r0, r2
     444:	00740261 	rsbseq	r0, r4, r1, ror #4
     448:	50010000 	andpl	r0, r1, r0
     44c:	02aa0500 	adceq	r0, sl, #0, 10
     450:	6f010000 	svcvs	0x00010000
     454:	00007402 	andeq	r7, r0, r2, lsl #8
     458:	0032a400 	eorseq	sl, r2, r0, lsl #8
     45c:	00000408 	andeq	r0, r0, r8, lsl #8
     460:	bd9c0100 	ldflts	f0, [ip]
     464:	09000002 	stmdbeq	r0, {r1}
     468:	000001ce 	andeq	r0, r0, lr, asr #3
     46c:	74026f01 	strvc	r6, [r2], #-3841	; 0xfffff0ff
     470:	ba000000 	blt	478 <MSP_SIZE+0x78>
     474:	06000000 	streq	r0, [r0], -r0
     478:	00000275 	andeq	r0, r0, r5, ror r2
     47c:	74027101 	strvc	r7, [r2], #-257	; 0xfffffeff
     480:	db000000 	blle	488 <MSP_SIZE+0x88>
     484:	00000000 	andeq	r0, r0, r0
     488:	00023105 	andeq	r3, r2, r5, lsl #2
     48c:	027f0100 	rsbseq	r0, pc, #0, 2
     490:	00000074 	andeq	r0, r0, r4, ror r0
     494:	080032a8 	stmdaeq	r0, {r3, r5, r7, r9, ip, sp}
     498:	00000004 	andeq	r0, r0, r4
     49c:	02f89c01 	rscseq	r9, r8, #256	; 0x100
     4a0:	ce090000 	cdpgt	0, 0, cr0, cr9, cr0, {0}
     4a4:	01000001 	tsteq	r0, r1
     4a8:	0050027f 	subseq	r0, r0, pc, ror r2
     4ac:	00fa0000 	rscseq	r0, sl, r0
     4b0:	75060000 	strvc	r0, [r6, #-0]
     4b4:	01000002 	tsteq	r0, r2
     4b8:	00740281 	rsbseq	r0, r4, r1, lsl #5
     4bc:	011b0000 	tsteq	fp, r0
     4c0:	05000000 	streq	r0, [r0, #-0]
     4c4:	00000285 	andeq	r0, r0, r5, lsl #5
     4c8:	62028f01 	andvs	r8, r2, #1, 30
     4cc:	ac000000 	stcge	0, cr0, [r0], {-0}
     4d0:	04080032 	streq	r0, [r8], #-50	; 0xffffffce
     4d4:	01000000 	mrseq	r0, (UNDEF: 0)
     4d8:	0003339c 	muleq	r3, ip, r3
     4dc:	01ce0900 	biceq	r0, lr, r0, lsl #18
     4e0:	8f010000 	svchi	0x00010000
     4e4:	00003e02 	andeq	r3, r0, r2, lsl #28
     4e8:	00013a00 	andeq	r3, r1, r0, lsl #20
     4ec:	02750600 	rsbseq	r0, r5, #0, 12
     4f0:	91010000 	mrsls	r0, (UNDEF: 1)
     4f4:	00007402 	andeq	r7, r0, r2, lsl #8
     4f8:	00015b00 	andeq	r5, r1, r0, lsl #22
     4fc:	be050000 	cdplt	0, 0, cr0, cr5, cr0, {0}
     500:	01000002 	tsteq	r0, r2
     504:	0074029f 			; <UNDEFINED> instruction: 0x0074029f
     508:	32b00000 	adcscc	r0, r0, #0
     50c:	00060800 	andeq	r0, r6, r0, lsl #16
     510:	9c010000 	stcls	0, cr0, [r1], {-0}
     514:	0000036e 	andeq	r0, r0, lr, ror #6
     518:	0001ce09 	andeq	ip, r1, r9, lsl #28
     51c:	029f0100 	addseq	r0, pc, #0, 2
     520:	00000074 	andeq	r0, r0, r4, ror r0
     524:	0000017a 	andeq	r0, r0, sl, ror r1
     528:	00027506 	andeq	r7, r2, r6, lsl #10
     52c:	02a10100 	adceq	r0, r1, #0, 2
     530:	00000074 	andeq	r0, r0, r4, ror r0
     534:	0000019b 	muleq	r0, fp, r1
     538:	02e50500 	rsceq	r0, r5, #0, 10
     53c:	af010000 	svcge	0x00010000
     540:	00002c02 	andeq	r2, r0, r2, lsl #24
     544:	0032b800 	eorseq	fp, r2, r0, lsl #16
     548:	00000808 	andeq	r0, r0, r8, lsl #16
     54c:	a99c0100 	ldmibge	ip, {r8}
     550:	09000003 	stmdbeq	r0, {r0, r1}
     554:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
     558:	a902af01 	stmdbge	r2, {r0, r8, r9, sl, fp, sp, pc}
     55c:	ba000003 	blt	570 <MSP_SIZE+0x170>
     560:	06000001 	streq	r0, [r0], -r1
     564:	00000275 	andeq	r0, r0, r5, ror r2
     568:	2c02b101 	stfcsd	f3, [r2], {1}
     56c:	db000000 	blle	574 <MSP_SIZE+0x174>
     570:	00000001 	andeq	r0, r0, r1
     574:	002c040a 	eoreq	r0, ip, sl, lsl #8
     578:	07050000 	streq	r0, [r5, -r0]
     57c:	01000003 	tsteq	r0, r3
     580:	005002bf 	ldrheq	r0, [r0], #-47	; 0xffffffd1
     584:	32c00000 	sbccc	r0, r0, #0
     588:	00080800 	andeq	r0, r8, r0, lsl #16
     58c:	9c010000 	stcls	0, cr0, [r1], {-0}
     590:	000003ea 	andeq	r0, r0, sl, ror #7
     594:	0001bb09 	andeq	fp, r1, r9, lsl #22
     598:	02bf0100 	adcseq	r0, pc, #0, 2
     59c:	000003ea 	andeq	r0, r0, sl, ror #7
     5a0:	000001fa 	strdeq	r0, [r0], -sl
     5a4:	00027506 	andeq	r7, r2, r6, lsl #10
     5a8:	02c10100 	sbceq	r0, r1, #0, 2
     5ac:	00000050 	andeq	r0, r0, r0, asr r0
     5b0:	0000021b 	andeq	r0, r0, fp, lsl r2
     5b4:	50040a00 	andpl	r0, r4, r0, lsl #20
     5b8:	05000000 	streq	r0, [r0, #-0]
     5bc:	000001d4 	ldrdeq	r0, [r0], -r4
     5c0:	7402cf01 	strvc	ip, [r2], #-3841	; 0xfffff0ff
     5c4:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     5c8:	06080032 			; <UNDEFINED> instruction: 0x06080032
     5cc:	01000000 	mrseq	r0, (UNDEF: 0)
     5d0:	00042b9c 	muleq	r4, ip, fp
     5d4:	01bb0900 			; <UNDEFINED> instruction: 0x01bb0900
     5d8:	cf010000 	svcgt	0x00010000
     5dc:	00042b02 	andeq	r2, r4, r2, lsl #22
     5e0:	00023a00 	andeq	r3, r2, r0, lsl #20
     5e4:	02750600 	rsbseq	r0, r5, #0, 12
     5e8:	d1010000 	mrsle	r0, (UNDEF: 1)
     5ec:	00007402 	andeq	r7, r0, r2, lsl #8
     5f0:	00025b00 	andeq	r5, r2, r0, lsl #22
     5f4:	040a0000 	streq	r0, [sl], #-0
     5f8:	00000074 	andeq	r0, r0, r4, ror r0
     5fc:	0002ee05 	andeq	lr, r2, r5, lsl #28
     600:	02e00100 	rsceq	r0, r0, #0, 2
     604:	00000074 	andeq	r0, r0, r4, ror r0
     608:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
     60c:	00000008 	andeq	r0, r0, r8
     610:	047a9c01 	ldrbteq	r9, [sl], #-3073	; 0xfffff3ff
     614:	ce090000 	cdpgt	0, 0, cr0, cr9, cr0, {0}
     618:	01000001 	tsteq	r0, r1
     61c:	002c02e0 	eoreq	r0, ip, r0, ror #5
     620:	027a0000 	rsbseq	r0, sl, #0
     624:	bb080000 	bllt	20062c <__RW_SIZE__+0x2000ac>
     628:	01000001 	tsteq	r0, r1
     62c:	03a902e0 			; <UNDEFINED> instruction: 0x03a902e0
     630:	51010000 	mrspl	r0, (UNDEF: 1)
     634:	00027506 	andeq	r7, r2, r6, lsl #10
     638:	02e20100 	rsceq	r0, r2, #0, 2
     63c:	00000074 	andeq	r0, r0, r4, ror r0
     640:	0000029b 	muleq	r0, fp, r2
     644:	027c0500 	rsbseq	r0, ip, #0, 10
     648:	f1010000 	setend	le
     64c:	00007402 	andeq	r7, r0, r2, lsl #8
     650:	0032d800 	eorseq	sp, r2, r0, lsl #16
     654:	00000808 	andeq	r0, r0, r8, lsl #16
     658:	c39c0100 	orrsgt	r0, ip, #0, 2
     65c:	09000004 	stmdbeq	r0, {r2}
     660:	000001ce 	andeq	r0, r0, lr, asr #3
     664:	5002f101 	andpl	pc, r2, r1, lsl #2
     668:	ba000000 	blt	670 <__RW_SIZE__+0xf0>
     66c:	08000002 	stmdaeq	r0, {r1}
     670:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
     674:	ea02f101 	b	bca80 <__RW_SIZE__+0xbc500>
     678:	01000003 	tsteq	r0, r3
     67c:	02750651 	rsbseq	r0, r5, #84934656	; 0x5100000
     680:	f3010000 	vhadd.u8	d0, d1, d0
     684:	00007402 	andeq	r7, r0, r2, lsl #8
     688:	0002db00 	andeq	sp, r2, r0, lsl #22
     68c:	dc0b0000 	stcle	0, cr0, [fp], {-0}
     690:	01000002 	tsteq	r0, r2
     694:	00740302 	rsbseq	r0, r4, r2, lsl #6
     698:	32e00000 	rsccc	r0, r0, #0
     69c:	00060800 	andeq	r0, r6, r0, lsl #16
     6a0:	9c010000 	stcls	0, cr0, [r1], {-0}
     6a4:	0001ce09 	andeq	ip, r1, r9, lsl #28
     6a8:	03020100 	movweq	r0, #8448	; 0x2100
     6ac:	00000074 	andeq	r0, r0, r4, ror r0
     6b0:	000002fa 	strdeq	r0, [r0], -sl
     6b4:	0001bb08 	andeq	fp, r1, r8, lsl #22
     6b8:	03020100 	movweq	r0, #8448	; 0x2100
     6bc:	0000042b 	andeq	r0, r0, fp, lsr #8
     6c0:	75065101 	strvc	r5, [r6, #-257]	; 0xfffffeff
     6c4:	01000002 	tsteq	r0, r2
     6c8:	00740304 	rsbseq	r0, r4, r4, lsl #6
     6cc:	031b0000 	tsteq	fp, #0
     6d0:	00000000 	andeq	r0, r0, r0
     6d4:	000006ea 	andeq	r0, r0, sl, ror #13
     6d8:	015c0004 	cmpeq	ip, r4
     6dc:	01040000 	mrseq	r0, (UNDEF: 4)
     6e0:	000000f2 	strdeq	r0, [r0], -r2
     6e4:	00033801 	andeq	r3, r3, r1, lsl #16
     6e8:	00000e00 	andeq	r0, r0, r0, lsl #28
     6ec:	0032e800 	eorseq	lr, r2, r0, lsl #16
     6f0:	00015808 	andeq	r5, r1, r8, lsl #16
     6f4:	00018d00 	andeq	r8, r1, r0, lsl #26
     6f8:	03ae0200 			; <UNDEFINED> instruction: 0x03ae0200
     6fc:	03010000 	movweq	r0, #4096	; 0x1000
     700:	000164a8 	andeq	r6, r1, r8, lsr #9
     704:	05ff0300 	ldrbeq	r0, [pc, #768]!	; a0c <__RW_SIZE__+0x48c>
     708:	03720000 	cmneq	r2, #0
     70c:	000003de 	ldrdeq	r0, [r0], -lr
     710:	05520374 	ldrbeq	r0, [r2, #-884]	; 0xfffffc8c
     714:	03750000 	cmneq	r5, #0
     718:	000006a0 	andeq	r0, r0, r0, lsr #13
     71c:	06bd0376 			; <UNDEFINED> instruction: 0x06bd0376
     720:	037b0000 	cmneq	fp, #0
     724:	0000068e 	andeq	r0, r0, lr, lsl #13
     728:	03c9037c 	biceq	r0, r9, #124, 6	; 0xf0000001
     72c:	037e0000 	cmneq	lr, #0
     730:	00000666 	andeq	r0, r0, r6, ror #12
     734:	0548037f 	strbeq	r0, [r8, #-895]	; 0xfffffc81
     738:	03000000 	movweq	r0, #0
     73c:	0000056b 	andeq	r0, r0, fp, ror #10
     740:	071d0301 	ldreq	r0, [sp, -r1, lsl #6]
     744:	03020000 	movweq	r0, #8192	; 0x2000
     748:	000005ab 	andeq	r0, r0, fp, lsr #11
     74c:	03890303 	orreq	r0, r9, #201326592	; 0xc000000
     750:	03040000 	movweq	r0, #16384	; 0x4000
     754:	000003d5 	ldrdeq	r0, [r0], -r5
     758:	03990305 	orrseq	r0, r9, #335544320	; 0x14000000
     75c:	03060000 	movweq	r0, #24576	; 0x6000
     760:	00000625 	andeq	r0, r0, r5, lsr #12
     764:	04b80307 	ldrteq	r0, [r8], #775	; 0x307
     768:	03080000 	movweq	r0, #32768	; 0x8000
     76c:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     770:	05600309 	strbeq	r0, [r0, #-777]!	; 0xfffffcf7
     774:	030a0000 	movweq	r0, #40960	; 0xa000
     778:	0000051f 	andeq	r0, r0, pc, lsl r5
     77c:	0376030b 	cmneq	r6, #738197504	; 0x2c000000
     780:	030c0000 	movweq	r0, #49152	; 0xc000
     784:	00000579 	andeq	r0, r0, r9, ror r5
     788:	0429030d 	strteq	r0, [r9], #-781	; 0xfffffcf3
     78c:	030e0000 	movweq	r0, #57344	; 0xe000
     790:	000006dd 	ldrdeq	r0, [r0], -sp
     794:	04ed030f 	strbteq	r0, [sp], #783	; 0x30f
     798:	03100000 	tsteq	r0, #0
     79c:	0000034c 	andeq	r0, r0, ip, asr #6
     7a0:	07000311 	smladeq	r0, r1, r3, r0
     7a4:	03120000 	tsteq	r2, #0
     7a8:	0000047e 	andeq	r0, r0, lr, ror r4
     7ac:	03100313 	tsteq	r0, #1275068416	; 0x4c000000
     7b0:	03140000 	tsteq	r4, #0
     7b4:	00000470 	andeq	r0, r0, r0, ror r4
     7b8:	033e0315 	teqeq	lr, #1409286144	; 0x54000000
     7bc:	03160000 	tsteq	r6, #0
     7c0:	000006b0 			; <UNDEFINED> instruction: 0x000006b0
     7c4:	04080317 	streq	r0, [r8], #-791	; 0xfffffce9
     7c8:	03180000 	tsteq	r8, #0
     7cc:	00000599 	muleq	r0, r9, r5
     7d0:	063a0319 			; <UNDEFINED> instruction: 0x063a0319
     7d4:	031a0000 	tsteq	sl, #0
     7d8:	00000613 	andeq	r0, r0, r3, lsl r6
     7dc:	067f031b 			; <UNDEFINED> instruction: 0x067f031b
     7e0:	031c0000 	tsteq	ip, #0
     7e4:	00000515 	andeq	r0, r0, r5, lsl r5
     7e8:	036c031d 	cmneq	ip, #1946157056	; 0x74000000
     7ec:	031e0000 	tsteq	lr, #0
     7f0:	0000058c 	andeq	r0, r0, ip, lsl #11
     7f4:	0659031f 			; <UNDEFINED> instruction: 0x0659031f
     7f8:	03200000 	teqeq	r0, #0
     7fc:	000004d3 	ldrdeq	r0, [r0], -r3
     800:	035f0321 	cmpeq	pc, #-2080374784	; 0x84000000
     804:	03220000 	teqeq	r2, #0
     808:	0000041f 	andeq	r0, r0, pc, lsl r4
     80c:	06ce0323 	strbeq	r0, [lr], r3, lsr #6
     810:	03240000 	teqeq	r4, #0
     814:	000005f3 	strdeq	r0, [r0], -r3
     818:	049c0325 	ldreq	r0, [ip], #805	; 0x325
     81c:	03260000 	teqeq	r6, #0
     820:	0000070c 	andeq	r0, r0, ip, lsl #14
     824:	03a40327 			; <UNDEFINED> instruction: 0x03a40327
     828:	03280000 	teqeq	r8, #0
     82c:	0000072e 	andeq	r0, r0, lr, lsr #14
     830:	05390329 	ldreq	r0, [r9, #-809]!	; 0xfffffcd7
     834:	002a0000 	eoreq	r0, sl, r0
     838:	00049204 	andeq	r9, r4, r4, lsl #4
     83c:	01d90300 	bicseq	r0, r9, r0, lsl #6
     840:	00000025 	andeq	r0, r0, r5, lsr #32
     844:	ad060105 	stfges	f0, [r6, #-20]	; 0xffffffec
     848:	06000000 	streq	r0, [r0], -r0
     84c:	0000026d 	andeq	r0, r0, sp, ror #4
     850:	01822a04 	orreq	r2, r2, r4, lsl #20
     854:	01050000 	mrseq	r0, (UNDEF: 5)
     858:	0000ab08 	andeq	sl, r0, r8, lsl #22
     85c:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
     860:	0000019c 	muleq	r0, ip, r1
     864:	83070205 	movwhi	r0, #29189	; 0x7205
     868:	05000000 	streq	r0, [r0, #-0]
     86c:	00050504 	andeq	r0, r5, r4, lsl #10
     870:	b2060000 	andlt	r0, r6, #0
     874:	04000001 	streq	r0, [r0], #-1
     878:	0001a950 	andeq	sl, r1, r0, asr r9
     87c:	07040500 	streq	r0, [r4, -r0, lsl #10]
     880:	000000e0 	andeq	r0, r0, r0, ror #1
     884:	00050805 	andeq	r0, r5, r5, lsl #16
     888:	05000000 	streq	r0, [r0, #-0]
     88c:	00db0708 	sbcseq	r0, fp, r8, lsl #14
     890:	04070000 	streq	r0, [r7], #-0
     894:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     898:	07040500 	streq	r0, [r4, -r0, lsl #10]
     89c:	000000e5 	andeq	r0, r0, r5, ror #1
     8a0:	020e0408 	andeq	r0, lr, #8, 8	; 0x8000000
     8a4:	00027a84 	andeq	r7, r2, r4, lsl #21
     8a8:	04030900 	streq	r0, [r3], #-2304	; 0xfffff700
     8ac:	86020000 	strhi	r0, [r2], -r0
     8b0:	00000291 	muleq	r0, r1, r2
     8b4:	05b40900 	ldreq	r0, [r4, #2304]!	; 0x900
     8b8:	87020000 	strhi	r0, [r2, -r0]
     8bc:	00000296 	muleq	r0, r6, r2
     8c0:	06c90920 	strbeq	r0, [r9], r0, lsr #18
     8c4:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
     8c8:	000002a6 	andeq	r0, r0, r6, lsr #5
     8cc:	04160980 	ldreq	r0, [r6], #-2432	; 0xfffff680
     8d0:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
     8d4:	00000296 	muleq	r0, r6, r2
     8d8:	06fb0aa0 	ldrbteq	r0, [fp], r0, lsr #21
     8dc:	8a020000 	bhi	808e4 <__RW_SIZE__+0x80364>
     8e0:	000002ab 	andeq	r0, r0, fp, lsr #5
     8e4:	be0a0100 	adflte	f0, f2, f0
     8e8:	02000005 	andeq	r0, r0, #5
     8ec:	0002968b 	andeq	r9, r2, fp, lsl #13
     8f0:	0a012000 	beq	488f8 <__RW_SIZE__+0x48378>
     8f4:	00000574 	andeq	r0, r0, r4, ror r5
     8f8:	02b08c02 	adcseq	r8, r0, #512	; 0x200
     8fc:	01800000 	orreq	r0, r0, r0
     900:	0005c80a 	andeq	ip, r5, sl, lsl #16
     904:	968d0200 	strls	r0, [sp], r0, lsl #4
     908:	a0000002 	andge	r0, r0, r2
     90c:	06d80a01 	ldrbeq	r0, [r8], r1, lsl #20
     910:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
     914:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
     918:	d20a0200 	andle	r0, sl, #0, 4
     91c:	02000005 	andeq	r0, r0, #5
     920:	0002ba8f 	andeq	fp, r2, pc, lsl #21
     924:	0b022000 	bleq	8892c <__RW_SIZE__+0x883ac>
     928:	02005049 	andeq	r5, r0, #73	; 0x49
     92c:	0002da90 	muleq	r2, r0, sl
     930:	0a030000 	beq	c0938 <__RW_SIZE__+0xc03b8>
     934:	000005dc 	ldrdeq	r0, [r0], -ip
     938:	02df9102 	sbcseq	r9, pc, #-2147483648	; 0x80000000
     93c:	03f00000 	mvnseq	r0, #0
     940:	0005a60a 	andeq	sl, r5, sl, lsl #12
     944:	f0920200 			; <UNDEFINED> instruction: 0xf0920200
     948:	00000002 	andeq	r0, r0, r2
     94c:	9e0c000e 	cdpls	0, 0, cr0, cr12, cr14, {0}
     950:	8a000001 	bhi	95c <__RW_SIZE__+0x3dc>
     954:	0d000002 	stceq	0, cr0, [r0, #-8]
     958:	0000028a 	andeq	r0, r0, sl, lsl #5
     95c:	04050007 	streq	r0, [r5], #-7
     960:	00018807 	andeq	r8, r1, r7, lsl #16
     964:	027a0e00 	rsbseq	r0, sl, #0, 28
     968:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
     96c:	a6000001 	strge	r0, [r0], -r1
     970:	0d000002 	stceq	0, cr0, [r0, #-8]
     974:	0000028a 	andeq	r0, r0, sl, lsl #5
     978:	7a0e0017 	bvc	3809dc <__RW_SIZE__+0x38045c>
     97c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
     980:	0000027a 	andeq	r0, r0, sl, ror r2
     984:	00027a0e 	andeq	r7, r2, lr, lsl #20
     988:	027a0e00 	rsbseq	r0, sl, #0, 28
     98c:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
     990:	ca000001 	bgt	99c <__RW_SIZE__+0x41c>
     994:	0d000002 	stceq	0, cr0, [r0, #-8]
     998:	0000028a 	andeq	r0, r0, sl, lsl #5
     99c:	770c0037 	smladxvc	ip, r7, r0, r0
     9a0:	da000001 	ble	9ac <__RW_SIZE__+0x42c>
     9a4:	0d000002 	stceq	0, cr0, [r0, #-8]
     9a8:	0000028a 	andeq	r0, r0, sl, lsl #5
     9ac:	ca0e00ef 	bgt	380d70 <__RW_SIZE__+0x3807f0>
     9b0:	0c000002 	stceq	0, cr0, [r0], {2}
     9b4:	0000019e 	muleq	r0, lr, r1
     9b8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     9bc:	00028a0f 	andeq	r8, r2, pc, lsl #20
     9c0:	00028300 	andeq	r8, r2, r0, lsl #6
     9c4:	00019e0e 	andeq	r9, r1, lr, lsl #28
     9c8:	06300600 	ldrteq	r0, [r0], -r0, lsl #12
     9cc:	93020000 	movwls	r0, #8192	; 0x2000
     9d0:	000001cc 	andeq	r0, r0, ip, asr #3
     9d4:	00019e0c 	andeq	r9, r1, ip, lsl #28
     9d8:	00031000 	andeq	r1, r3, r0
     9dc:	028a0d00 	addeq	r0, sl, #0, 26
     9e0:	00030000 	andeq	r0, r3, r0
     9e4:	77031810 	smladvc	r3, r0, r8, r1
     9e8:	00036703 	andeq	r6, r3, r3, lsl #14
     9ec:	4d491100 	stfmie	f1, [r9, #-0]
     9f0:	79030052 	stmdbvc	r3, {r1, r4, r6}
     9f4:	0002f003 	andeq	pc, r2, r3
     9f8:	45110000 	ldrmi	r0, [r1, #-0]
     9fc:	0300524d 	movweq	r5, #589	; 0x24d
     a00:	02f0037a 	rscseq	r0, r0, #-402653183	; 0xe8000001
     a04:	12040000 	andne	r0, r4, #0
     a08:	00000620 	andeq	r0, r0, r0, lsr #12
     a0c:	f0037b03 			; <UNDEFINED> instruction: 0xf0037b03
     a10:	08000002 	stmdaeq	r0, {r1}
     a14:	00068912 	andeq	r8, r6, r2, lsl r9
     a18:	037c0300 	cmneq	ip, #0, 6
     a1c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     a20:	0679120c 	ldrbteq	r1, [r9], -ip, lsl #4
     a24:	7d030000 	stcvc	0, cr0, [r3, #-0]
     a28:	0002f003 	andeq	pc, r2, r3
     a2c:	50111000 	andspl	r1, r1, r0
     a30:	7e030052 	mcrvc	0, 0, r0, cr3, cr2, {2}
     a34:	0002f003 	andeq	pc, r2, r3
     a38:	04001400 	streq	r1, [r0], #-1024	; 0xfffffc00
     a3c:	000005e6 	andeq	r0, r0, r6, ror #11
     a40:	10037f03 	andne	r7, r3, r3, lsl #30
     a44:	10000003 	andne	r0, r0, r3
     a48:	03e9031c 	mvneq	r0, #28, 6	; 0x70000000
     a4c:	000003d8 	ldrdeq	r0, [r0], -r8
     a50:	4c524311 	mrrcmi	3, 1, r4, r2, cr1
     a54:	03eb0300 	mvneq	r0, #0, 6
     a58:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     a5c:	52431100 	subpl	r1, r3, #0, 2
     a60:	ec030048 	stc	0, cr0, [r3], {72}	; 0x48
     a64:	0002f003 	andeq	pc, r2, r3
     a68:	49110400 	ldmdbmi	r1, {sl}
     a6c:	03005244 	movweq	r5, #580	; 0x244
     a70:	02f003ed 	rscseq	r0, r0, #-1275068413	; 0xb4000003
     a74:	11080000 	mrsne	r0, (UNDEF: 8)
     a78:	0052444f 	subseq	r4, r2, pc, asr #8
     a7c:	f003ee03 			; <UNDEFINED> instruction: 0xf003ee03
     a80:	0c000002 	stceq	0, cr0, [r0], {2}
     a84:	00033312 	andeq	r3, r3, r2, lsl r3
     a88:	03ef0300 	mvneq	r0, #0, 6
     a8c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     a90:	52421110 	subpl	r1, r2, #16, 2
     a94:	f0030052 			; <UNDEFINED> instruction: 0xf0030052
     a98:	0002f003 	andeq	pc, r2, r3
     a9c:	29121400 	ldmdbcs	r2, {sl, ip}
     aa0:	03000007 	movweq	r0, #7
     aa4:	02f003f1 	rscseq	r0, r0, #-1006632957	; 0xc4000003
     aa8:	00180000 	andseq	r0, r8, r0
     aac:	00064c04 	andeq	r4, r6, r4, lsl #24
     ab0:	03f20300 	mvnseq	r0, #0, 6
     ab4:	00000373 	andeq	r0, r0, r3, ror r3
     ab8:	f8032010 			; <UNDEFINED> instruction: 0xf8032010
     abc:	00042f03 	andeq	r2, r4, r3, lsl #30
     ac0:	07181200 	ldreq	r1, [r8, -r0, lsl #4]
     ac4:	fa030000 	blx	c0acc <__RW_SIZE__+0xc054c>
     ac8:	0002f003 	andeq	pc, r2, r3
     acc:	94120000 	ldrls	r0, [r2], #-0
     ad0:	03000003 	movweq	r0, #3
     ad4:	02f003fb 	rscseq	r0, r0, #-335544317	; 0xec000003
     ad8:	12040000 	andne	r0, r4, #0
     adc:	00000532 	andeq	r0, r0, r2, lsr r5
     ae0:	2f03fc03 	svccs	0x0003fc03
     ae4:	08000004 	stmdaeq	r0, {r2}
     ae8:	0005b412 	andeq	fp, r5, r2, lsl r4
     aec:	03fd0300 	mvnseq	r0, #0, 6
     af0:	0000019e 	muleq	r0, lr, r1
     af4:	06731218 			; <UNDEFINED> instruction: 0x06731218
     af8:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
     afc:	0002f003 	andeq	pc, r2, r3
     b00:	0e001c00 	cdpeq	12, 0, cr1, cr0, cr0, {0}
     b04:	00000300 	andeq	r0, r0, r0, lsl #6
     b08:	0004e004 	andeq	lr, r4, r4
     b0c:	03ff0300 	mvnseq	r0, #0, 6
     b10:	000003e4 	andeq	r0, r0, r4, ror #7
     b14:	34032810 	strcc	r2, [r3], #-2064	; 0xfffff7f0
     b18:	0004cb04 	andeq	ip, r4, r4, lsl #22
     b1c:	52431100 	subpl	r1, r3, #0, 2
     b20:	04360300 	ldrteq	r0, [r6], #-768	; 0xfffffd00
     b24:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     b28:	00531200 	subseq	r1, r3, r0, lsl #4
     b2c:	37030000 	strcc	r0, [r3, -r0]
     b30:	0002f004 	andeq	pc, r2, r4
     b34:	43110400 	tstmi	r1, #0, 8
     b38:	03005249 	movweq	r5, #585	; 0x249
     b3c:	02f00438 	rscseq	r0, r0, #56, 8	; 0x38000000
     b40:	12080000 	andne	r0, r8, #0
     b44:	000000d2 	ldrdeq	r0, [r0], -r2
     b48:	f0043903 			; <UNDEFINED> instruction: 0xf0043903
     b4c:	0c000002 	stceq	0, cr0, [r0], {2}
     b50:	00007a12 	andeq	r7, r0, r2, lsl sl
     b54:	043a0300 	ldrteq	r0, [sl], #-768	; 0xfffffd00
     b58:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     b5c:	00661210 	rsbeq	r1, r6, r0, lsl r2
     b60:	3b030000 	blcc	c0b68 <__RW_SIZE__+0xc05e8>
     b64:	0002f004 	andeq	pc, r2, r4
     b68:	c2121400 	andsgt	r1, r2, #0, 8
     b6c:	03000000 	movweq	r0, #0
     b70:	02f0043c 	rscseq	r0, r0, #60, 8	; 0x3c000000
     b74:	12180000 	andsne	r0, r8, #0
     b78:	000000ca 	andeq	r0, r0, sl, asr #1
     b7c:	f0043d03 			; <UNDEFINED> instruction: 0xf0043d03
     b80:	1c000002 	stcne	0, cr0, [r0], {2}
     b84:	00004e12 	andeq	r4, r0, r2, lsl lr
     b88:	043e0300 	ldrteq	r0, [lr], #-768	; 0xfffffd00
     b8c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     b90:	53431120 	movtpl	r1, #12576	; 0x3120
     b94:	3f030052 	svccc	0x00030052
     b98:	0002f004 	andeq	pc, r2, r4
     b9c:	04002400 	streq	r2, [r0], #-1024	; 0xfffffc00
     ba0:	000001a6 	andeq	r0, r0, r6, lsr #3
     ba4:	40044a03 	andmi	r4, r4, r3, lsl #20
     ba8:	05000004 	streq	r0, [r0, #-4]
     bac:	00b40801 	adcseq	r0, r4, r1, lsl #16
     bb0:	60130000 	andsvs	r0, r3, r0
     bb4:	01000004 	tsteq	r0, r4
     bb8:	0001be0b 	andeq	fp, r1, fp, lsl #28
     bbc:	00140100 	andseq	r0, r4, r0, lsl #2
     bc0:	02000005 	andeq	r0, r0, #5
     bc4:	04030613 	streq	r0, [r3], #-1555	; 0xfffff9ed
     bc8:	15000005 	strne	r0, [r0, #-5]
     bcc:	000003ae 	andeq	r0, r0, lr, lsr #7
     bd0:	64061302 	strvs	r1, [r6], #-770	; 0xfffffcfe
     bd4:	00000001 	andeq	r0, r0, r1
     bd8:	00043c14 	andeq	r3, r4, r4, lsl ip
     bdc:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
     be0:	00051e03 	andeq	r1, r5, r3, lsl #28
     be4:	03ae1500 			; <UNDEFINED> instruction: 0x03ae1500
     be8:	de020000 	cdple	0, 0, cr0, cr2, cr0, {0}
     bec:	00016405 	andeq	r6, r1, r5, lsl #8
     bf0:	c3140000 	tstgt	r4, #0
     bf4:	02000004 	andeq	r0, r0, #4
     bf8:	380305eb 	stmdacc	r3, {r0, r1, r3, r5, r6, r7, r8, sl}
     bfc:	15000005 	strne	r0, [r0, #-5]
     c00:	000003ae 	andeq	r0, r0, lr, lsr #7
     c04:	6405eb02 	strvs	lr, [r5], #-2818	; 0xfffff4fe
     c08:	00000001 	andeq	r0, r0, r1
     c0c:	00032516 	andeq	r2, r3, r6, lsl r5
     c10:	e8030100 	stmda	r3, {r8}
     c14:	26080032 			; <UNDEFINED> instruction: 0x26080032
     c18:	01000000 	mrseq	r0, (UNDEF: 0)
     c1c:	04a8179c 	strteq	r1, [r8], #1948	; 0x79c
     c20:	10010000 	andne	r0, r1, r0
     c24:	000001be 			; <UNDEFINED> instruction: 0x000001be
     c28:	00056c01 	andeq	r6, r5, r1, lsl #24
     c2c:	00691800 	rsbeq	r1, r9, r0, lsl #16
     c30:	01c51201 	biceq	r1, r5, r1, lsl #4
     c34:	6b180000 	blvs	600c3c <__RW_SIZE__+0x6006bc>
     c38:	c5120100 	ldrgt	r0, [r2, #-256]	; 0xffffff00
     c3c:	00000001 	andeq	r0, r0, r1
     c40:	00054919 	andeq	r4, r5, r9, lsl r9
     c44:	00331000 	eorseq	r1, r3, r0
     c48:	00002a08 	andeq	r2, r0, r8, lsl #20
     c4c:	aa9c0100 	bge	fe701054 <MSP_BASE+0xde6fc054>
     c50:	1a000005 	bne	c6c <__RW_SIZE__+0x6ec>
     c54:	00000559 	andeq	r0, r0, r9, asr r5
     c58:	0005621b 	andeq	r6, r5, fp, lsl r2
     c5c:	1c500100 	ldfnee	f0, [r0], {-0}
     c60:	000004de 	ldrdeq	r0, [r0], -lr
     c64:	08003310 	stmdaeq	r0, {r4, r8, r9, ip, sp}
     c68:	00000016 	andeq	r0, r0, r6, lsl r0
     c6c:	de1c1601 	cfmsub32le	mvax0, mvfx1, mvfx12, mvfx1
     c70:	26000004 	strcs	r0, [r0], -r4
     c74:	0a080033 	beq	200d48 <__RW_SIZE__+0x2007c8>
     c78:	01000000 	mrseq	r0, (UNDEF: 0)
     c7c:	b31d001a 	tstlt	sp, #26
     c80:	01000003 	tsteq	r0, r3
     c84:	00333c26 	eorseq	r3, r3, r6, lsr #24
     c88:	00002e08 	andeq	r2, r0, r8, lsl #28
     c8c:	049c0100 	ldreq	r0, [ip], #256	; 0x100
     c90:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
     c94:	00000549 	andeq	r0, r0, r9, asr #10
     c98:	0800333c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, sp}
     c9c:	00000028 	andeq	r0, r0, r8, lsr #32
     ca0:	3c1f2801 	ldccc	8, cr2, [pc], {1}
     ca4:	28080033 	stmdacs	r8, {r0, r1, r4, r5}
     ca8:	1a000000 	bne	cb0 <__RW_SIZE__+0x730>
     cac:	00000559 	andeq	r0, r0, r9, asr r5
     cb0:	0005621b 	andeq	r6, r5, fp, lsl r2
     cb4:	1c510100 	ldfnee	f0, [r1], {-0}
     cb8:	000004de 	ldrdeq	r0, [r0], -lr
     cbc:	0800333c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, sp}
     cc0:	00000016 	andeq	r0, r0, r6, lsl r0
     cc4:	de1c1601 	cfmsub32le	mvax0, mvfx1, mvfx12, mvfx1
     cc8:	52000004 	andpl	r0, r0, #4
     ccc:	0a080033 	beq	200da0 <__RW_SIZE__+0x200820>
     cd0:	01000000 	mrseq	r0, (UNDEF: 0)
     cd4:	0000001a 	andeq	r0, r0, sl, lsl r0
     cd8:	00044b20 	andeq	r4, r4, r0, lsr #22
     cdc:	be2b0100 	suflte	f0, f3, f0
     ce0:	6c000001 	stcvs	0, cr0, [r0], {1}
     ce4:	2e080033 	mcrcs	0, 0, r0, cr8, cr3, {1}
     ce8:	01000000 	mrseq	r0, (UNDEF: 0)
     cec:	00066b9c 	muleq	r6, ip, fp
     cf0:	006b1800 	rsbeq	r1, fp, r0, lsl #16
     cf4:	01be2d01 			; <UNDEFINED> instruction: 0x01be2d01
     cf8:	491e0000 	ldmdbmi	lr, {}	; <UNPREDICTABLE>
     cfc:	6c000005 	stcvs	0, cr0, [r0], {5}
     d00:	28080033 	stmdacs	r8, {r0, r1, r4, r5}
     d04:	01000000 	mrseq	r0, (UNDEF: 0)
     d08:	336c1f2f 	cmncc	ip, #47, 30	; 0xbc
     d0c:	00280800 	eoreq	r0, r8, r0, lsl #16
     d10:	591a0000 	ldmdbpl	sl, {}	; <UNPREDICTABLE>
     d14:	1b000005 	blne	d30 <__RW_SIZE__+0x7b0>
     d18:	00000562 	andeq	r0, r0, r2, ror #10
     d1c:	de1c5001 	cdple	0, 1, cr5, cr12, cr1, {0}
     d20:	6c000004 	stcvs	0, cr0, [r0], {4}
     d24:	16080033 			; <UNDEFINED> instruction: 0x16080033
     d28:	01000000 	mrseq	r0, (UNDEF: 0)
     d2c:	04de1c16 	ldrbeq	r1, [lr], #3094	; 0xc16
     d30:	33820000 	orrcc	r0, r2, #0
     d34:	000a0800 	andeq	r0, sl, r0, lsl #16
     d38:	1a010000 	bne	40d40 <__RW_SIZE__+0x407c0>
     d3c:	1d000000 	stcne	0, cr0, [r0, #-0]
     d40:	000003f4 	strdeq	r0, [r0], -r4
     d44:	339c3301 	orrscc	r3, ip, #67108864	; 0x4000000
     d48:	00a40800 	adceq	r0, r4, r0, lsl #16
     d4c:	9c010000 	stcls	0, cr0, [r1], {-0}
     d50:	000006dc 	ldrdeq	r0, [r0], -ip
     d54:	006e6521 	rsbeq	r6, lr, r1, lsr #10
     d58:	01be3301 			; <UNDEFINED> instruction: 0x01be3301
     d5c:	033a0000 	teqeq	sl, #0
     d60:	1e220000 	cdpne	0, 2, cr0, cr2, cr0, {0}
     d64:	a0000005 	andge	r0, r0, r5
     d68:	10080033 	andne	r0, r8, r3, lsr r0
     d6c:	01000000 	mrseq	r0, (UNDEF: 0)
     d70:	0006ab45 	andeq	sl, r6, r5, asr #22
     d74:	052b2300 	streq	r2, [fp, #-768]!	; 0xfffffd00
     d78:	035b0000 	cmpeq	fp, #0
     d7c:	22000000 	andcs	r0, r0, #0
     d80:	000004ea 	andeq	r0, r0, sl, ror #9
     d84:	08003416 	stmdaeq	r0, {r1, r2, r4, sl, ip, sp}
     d88:	00000028 	andeq	r0, r0, r8, lsr #32
     d8c:	06c53e01 	strbeq	r3, [r5], r1, lsl #28
     d90:	f7240000 			; <UNDEFINED> instruction: 0xf7240000
     d94:	17000004 	strne	r0, [r0, -r4]
     d98:	05041e00 	streq	r1, [r4, #-3584]	; 0xfffff200
     d9c:	34380000 	ldrtcc	r0, [r8], #-0
     da0:	00020800 	andeq	r0, r2, r0, lsl #16
     da4:	40010000 	andmi	r0, r1, r0
     da8:	00051124 	andeq	r1, r5, r4, lsr #2
     dac:	00001700 	andeq	r1, r0, r0, lsl #14
     db0:	00009625 	andeq	r9, r0, r5, lsr #12
     db4:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
     db8:	000006e8 	andeq	r0, r0, r8, ror #13
     dbc:	0001be0e 	andeq	fp, r1, lr, lsl #28
     dc0:	01f70000 	mvnseq	r0, r0
     dc4:	00040000 	andeq	r0, r4, r0
     dc8:	0000036a 	andeq	r0, r0, sl, ror #6
     dcc:	00f20104 	rscseq	r0, r2, r4, lsl #2
     dd0:	54010000 	strpl	r0, [r1], #-0
     dd4:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
     dd8:	40000000 	andmi	r0, r0, r0
     ddc:	72080034 	andvc	r0, r8, #52	; 0x34
     de0:	a5000000 	strge	r0, [r0, #-0]
     de4:	02000002 	andeq	r0, r0, #2
     de8:	00ad0601 	adceq	r0, sp, r1, lsl #12
     dec:	01020000 	mrseq	r0, (UNDEF: 2)
     df0:	0000ab08 	andeq	sl, r0, r8, lsl #22
     df4:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
     df8:	0000019c 	muleq	r0, ip, r1
     dfc:	83070202 	movwhi	r0, #29186	; 0x7202
     e00:	02000000 	andeq	r0, r0, #0
     e04:	00050504 	andeq	r0, r5, r4, lsl #10
     e08:	b2030000 	andlt	r0, r3, #0
     e0c:	03000001 	movweq	r0, #1
     e10:	00005350 	andeq	r5, r0, r0, asr r3
     e14:	07040200 	streq	r0, [r4, -r0, lsl #4]
     e18:	000000e0 	andeq	r0, r0, r0, ror #1
     e1c:	00050802 	andeq	r0, r5, r2, lsl #16
     e20:	02000000 	andeq	r0, r0, #0
     e24:	00db0708 	sbcseq	r0, fp, r8, lsl #14
     e28:	04040000 	streq	r0, [r4], #-0
     e2c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     e30:	07040200 	streq	r0, [r4, -r0, lsl #4]
     e34:	000000e5 	andeq	r0, r0, r5, ror #1
     e38:	88070402 	stmdahi	r7, {r1, sl}
     e3c:	05000001 	streq	r0, [r0, #-1]
     e40:	00000048 	andeq	r0, r0, r8, asr #32
     e44:	e9021c06 	stmdb	r2, {r1, r2, sl, fp, ip}
     e48:	0000e703 	andeq	lr, r0, r3, lsl #14
     e4c:	52430700 	subpl	r0, r3, #0, 14
     e50:	eb02004c 	bl	80f88 <__RW_SIZE__+0x80a08>
     e54:	00007d03 	andeq	r7, r0, r3, lsl #26
     e58:	43070000 	movwmi	r0, #28672	; 0x7000
     e5c:	02004852 	andeq	r4, r0, #5373952	; 0x520000
     e60:	007d03ec 	rsbseq	r0, sp, ip, ror #7
     e64:	07040000 	streq	r0, [r4, -r0]
     e68:	00524449 	subseq	r4, r2, r9, asr #8
     e6c:	7d03ed02 	stcvc	13, cr14, [r3, #-8]
     e70:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     e74:	52444f07 	subpl	r4, r4, #7, 30
     e78:	03ee0200 	mvneq	r0, #0, 4
     e7c:	0000007d 	andeq	r0, r0, sp, ror r0
     e80:	0333080c 	teqeq	r3, #12, 16	; 0xc0000
     e84:	ef020000 	svc	0x00020000
     e88:	00007d03 	andeq	r7, r0, r3, lsl #26
     e8c:	42071000 	andmi	r1, r7, #0
     e90:	02005252 	andeq	r5, r0, #536870917	; 0x20000005
     e94:	007d03f0 	ldrshteq	r0, [sp], #-48	; 0xffffffd0
     e98:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
     e9c:	00000729 	andeq	r0, r0, r9, lsr #14
     ea0:	7d03f102 	stfvcd	f7, [r3, #-8]
     ea4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     ea8:	064c0900 	strbeq	r0, [ip], -r0, lsl #18
     eac:	f2020000 	vhadd.s8	d0, d2, d0
     eb0:	00008203 	andeq	r8, r0, r3, lsl #4
     eb4:	02280600 	eoreq	r0, r8, #0, 12
     eb8:	017e0434 	cmneq	lr, r4, lsr r4
     ebc:	43070000 	movwmi	r0, #28672	; 0x7000
     ec0:	36020052 			; <UNDEFINED> instruction: 0x36020052
     ec4:	00007d04 	andeq	r7, r0, r4, lsl #26
     ec8:	53080000 	movwpl	r0, #32768	; 0x8000
     ecc:	02000000 	andeq	r0, r0, #0
     ed0:	007d0437 	rsbseq	r0, sp, r7, lsr r4
     ed4:	07040000 	streq	r0, [r4, -r0]
     ed8:	00524943 	subseq	r4, r2, r3, asr #18
     edc:	7d043802 	stcvc	8, cr3, [r4, #-8]
     ee0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     ee4:	0000d208 	andeq	sp, r0, r8, lsl #4
     ee8:	04390200 	ldrteq	r0, [r9], #-512	; 0xfffffe00
     eec:	0000007d 	andeq	r0, r0, sp, ror r0
     ef0:	007a080c 	rsbseq	r0, sl, ip, lsl #16
     ef4:	3a020000 	bcc	80efc <__RW_SIZE__+0x8097c>
     ef8:	00007d04 	andeq	r7, r0, r4, lsl #26
     efc:	66081000 	strvs	r1, [r8], -r0
     f00:	02000000 	andeq	r0, r0, #0
     f04:	007d043b 	rsbseq	r0, sp, fp, lsr r4
     f08:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
     f0c:	000000c2 	andeq	r0, r0, r2, asr #1
     f10:	7d043c02 	stcvc	12, cr3, [r4, #-8]
     f14:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     f18:	0000ca08 	andeq	ip, r0, r8, lsl #20
     f1c:	043d0200 	ldrteq	r0, [sp], #-512	; 0xfffffe00
     f20:	0000007d 	andeq	r0, r0, sp, ror r0
     f24:	004e081c 	subeq	r0, lr, ip, lsl r8
     f28:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
     f2c:	00007d04 	andeq	r7, r0, r4, lsl #26
     f30:	43072000 	movwmi	r2, #28672	; 0x7000
     f34:	02005253 	andeq	r5, r0, #805306373	; 0x30000005
     f38:	007d043f 	rsbseq	r0, sp, pc, lsr r4
     f3c:	00240000 	eoreq	r0, r4, r0
     f40:	0001a609 	andeq	sl, r1, r9, lsl #12
     f44:	044a0200 	strbeq	r0, [sl], #-512	; 0xfffffe00
     f48:	000000f3 	strdeq	r0, [r0], -r3
     f4c:	b4080102 	strlt	r0, [r8], #-258	; 0xfffffefe
     f50:	0a000000 	beq	f58 <__RW_SIZE__+0x9d8>
     f54:	00000765 	andeq	r0, r0, r5, ror #14
     f58:	34400301 	strbcc	r0, [r0], #-769	; 0xfffffcff
     f5c:	002e0800 	eoreq	r0, lr, r0, lsl #16
     f60:	9c010000 	stcls	0, cr0, [r1], {-0}
     f64:	0007480b 	andeq	r4, r7, fp, lsl #16
     f68:	700a0100 	andvc	r0, sl, r0, lsl #2
     f6c:	1c080034 	stcne	0, cr0, [r8], {52}	; 0x34
     f70:	01000000 	mrseq	r0, (UNDEF: 0)
     f74:	0001c79c 	muleq	r1, ip, r7
     f78:	756e0c00 	strbvc	r0, [lr, #-3072]!	; 0xfffff400
     f7c:	0a01006d 	beq	41138 <__RW_SIZE__+0x40bb8>
     f80:	0000006f 	andeq	r0, r0, pc, rrx
     f84:	0000036f 	andeq	r0, r0, pc, ror #6
     f88:	075a0a00 	ldrbeq	r0, [sl, -r0, lsl #20]
     f8c:	0f010000 	svceq	0x00010000
     f90:	0800348c 	stmdaeq	r0, {r2, r3, r7, sl, ip, sp}
     f94:	00000012 	andeq	r0, r0, r2, lsl r0
     f98:	3c0a9c01 	stccc	12, cr9, [sl], {1}
     f9c:	01000007 	tsteq	r0, r7
     fa0:	0034a014 	eorseq	sl, r4, r4, lsl r0
     fa4:	00001208 	andeq	r1, r0, r8, lsl #4
     fa8:	0d9c0100 	ldfeqs	f0, [ip]
     fac:	00000096 	muleq	r0, r6, r0
     fb0:	f506ce04 			; <UNDEFINED> instruction: 0xf506ce04
     fb4:	05000001 	streq	r0, [r0, #-1]
     fb8:	00000068 	andeq	r0, r0, r8, rrx
     fbc:	0003b600 	andeq	fp, r3, r0, lsl #12
     fc0:	32000400 	andcc	r0, r0, #0, 8
     fc4:	04000004 	streq	r0, [r0], #-4
     fc8:	0000f201 	andeq	pc, r0, r1, lsl #4
     fcc:	07f80100 	ldrbeq	r0, [r8, r0, lsl #2]!
     fd0:	000e0000 	andeq	r0, lr, r0
     fd4:	34b40000 	ldrtcc	r0, [r4], #0
     fd8:	00dc0800 	sbcseq	r0, ip, r0, lsl #16
     fdc:	03440000 	movteq	r0, #16384	; 0x4000
     fe0:	01020000 	mrseq	r0, (UNDEF: 2)
     fe4:	0000ad06 	andeq	sl, r0, r6, lsl #26
     fe8:	026d0300 	rsbeq	r0, sp, #0, 6
     fec:	2a020000 	bcs	80ff4 <__RW_SIZE__+0x80a74>
     ff0:	00000037 	andeq	r0, r0, r7, lsr r0
     ff4:	ab080102 	blge	201404 <__RW_SIZE__+0x200e84>
     ff8:	02000000 	andeq	r0, r0, #0
     ffc:	019c0502 	orrseq	r0, ip, r2, lsl #10
    1000:	02020000 	andeq	r0, r2, #0
    1004:	00008307 	andeq	r8, r0, r7, lsl #6
    1008:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    100c:	00000005 	andeq	r0, r0, r5
    1010:	0001b203 	andeq	fp, r1, r3, lsl #4
    1014:	5e500200 	cdppl	2, 5, cr0, cr0, cr0, {0}
    1018:	02000000 	andeq	r0, r0, #0
    101c:	00e00704 	rsceq	r0, r0, r4, lsl #14
    1020:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1024:	00000005 	andeq	r0, r0, r5
    1028:	07080200 	streq	r0, [r8, -r0, lsl #4]
    102c:	000000db 	ldrdeq	r0, [r0], -fp
    1030:	69050404 	stmdbvs	r5, {r2, sl}
    1034:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    1038:	00e50704 	rsceq	r0, r5, r4, lsl #14
    103c:	04020000 	streq	r0, [r2], #-0
    1040:	00018807 	andeq	r8, r1, r7, lsl #16
    1044:	00530500 	subseq	r0, r3, r0, lsl #10
    1048:	74060000 	strvc	r0, [r6], #-0
    104c:	017a9b03 	cmneq	sl, r3, lsl #22
    1050:	f2070000 	vhadd.s8	d0, d7, d0
    1054:	03000007 	movweq	r0, #7
    1058:	00017a9d 	muleq	r1, sp, sl
    105c:	d8070000 	stmdale	r7, {}	; <UNPREDICTABLE>
    1060:	03000007 	movweq	r0, #7
    1064:	0000889e 	muleq	r0, lr, r8
    1068:	b5070400 	strlt	r0, [r7, #-1024]	; 0xfffffc00
    106c:	03000007 	movweq	r0, #7
    1070:	0000889f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    1074:	dd070800 	stcle	8, cr0, [r7, #-0]
    1078:	03000007 	movweq	r0, #7
    107c:	000088a0 	andeq	r8, r0, r0, lsr #17
    1080:	53080c00 	movwpl	r0, #35840	; 0x8c00
    1084:	03005243 	movweq	r5, #579	; 0x243
    1088:	000088a1 	andeq	r8, r0, r1, lsr #17
    108c:	43081000 	movwmi	r1, #32768	; 0x8000
    1090:	03005243 	movweq	r5, #579	; 0x243
    1094:	000088a2 	andeq	r8, r0, r2, lsr #17
    1098:	53081400 	movwpl	r1, #33792	; 0x8400
    109c:	03005048 	movweq	r5, #72	; 0x48
    10a0:	00018fa3 	andeq	r8, r1, r3, lsr #31
    10a4:	7f071800 	svcvc	0x00071800
    10a8:	03000007 	movweq	r0, #7
    10ac:	000088a4 	andeq	r8, r0, r4, lsr #17
    10b0:	85072400 	strhi	r2, [r7, #-1024]	; 0xfffffc00
    10b4:	03000007 	movweq	r0, #7
    10b8:	000088a5 	andeq	r8, r0, r5, lsr #17
    10bc:	ba072800 	blt	1cb0c4 <__RW_SIZE__+0x1cab44>
    10c0:	03000007 	movweq	r0, #7
    10c4:	000088a6 	andeq	r8, r0, r6, lsr #17
    10c8:	d3072c00 	movwle	r2, #31744	; 0x7c00
    10cc:	03000007 	movweq	r0, #7
    10d0:	000088a7 	andeq	r8, r0, r7, lsr #17
    10d4:	0c073000 	stceq	0, cr3, [r7], {-0}
    10d8:	03000008 	movweq	r0, #8
    10dc:	000088a8 	andeq	r8, r0, r8, lsr #17
    10e0:	e8073400 	stmda	r7, {sl, ip, sp}
    10e4:	03000007 	movweq	r0, #7
    10e8:	000088a9 	andeq	r8, r0, r9, lsr #17
    10ec:	42073800 	andmi	r3, r7, #0, 16
    10f0:	03000008 	movweq	r0, #8
    10f4:	000088aa 	andeq	r8, r0, sl, lsr #17
    10f8:	50083c00 	andpl	r3, r8, r0, lsl #24
    10fc:	03005246 	movweq	r5, #582	; 0x246
    1100:	0001a4ab 	andeq	sl, r1, fp, lsr #9
    1104:	44084000 	strmi	r4, [r8], #-0
    1108:	03005246 	movweq	r5, #582	; 0x246
    110c:	00017aac 	andeq	r7, r1, ip, lsr #21
    1110:	41084800 	tstmi	r8, r0, lsl #16
    1114:	03005244 	movweq	r5, #580	; 0x244
    1118:	00017aad 	andeq	r7, r1, sp, lsr #21
    111c:	7a074c00 	bvc	1d4124 <__RW_SIZE__+0x1d3ba4>
    1120:	03000007 	movweq	r0, #7
    1124:	0001beae 	andeq	fp, r1, lr, lsr #29
    1128:	e3075000 	movw	r5, #28672	; 0x7000
    112c:	03000007 	movweq	r0, #7
    1130:	0001d8af 	andeq	sp, r1, pc, lsr #17
    1134:	09006000 	stmdbeq	r0, {sp, lr}
    1138:	00000088 	andeq	r0, r0, r8, lsl #1
    113c:	00002c0a 	andeq	r2, r0, sl, lsl #24
    1140:	00018f00 	andeq	r8, r1, r0, lsl #30
    1144:	00810b00 	addeq	r0, r1, r0, lsl #22
    1148:	000b0000 	andeq	r0, fp, r0
    114c:	00017f05 	andeq	r7, r1, r5, lsl #30
    1150:	00530a00 	subseq	r0, r3, r0, lsl #20
    1154:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    1158:	810b0000 	mrshi	r0, (UNDEF: 11)
    115c:	01000000 	mrseq	r0, (UNDEF: 0)
    1160:	01a90900 			; <UNDEFINED> instruction: 0x01a90900
    1164:	94050000 	strls	r0, [r5], #-0
    1168:	0a000001 	beq	1174 <__RW_SIZE__+0xbf4>
    116c:	00000053 	andeq	r0, r0, r3, asr r0
    1170:	000001be 			; <UNDEFINED> instruction: 0x000001be
    1174:	0000810b 	andeq	r8, r0, fp, lsl #2
    1178:	09000300 	stmdbeq	r0, {r8, r9}
    117c:	000001c3 	andeq	r0, r0, r3, asr #3
    1180:	0001ae05 	andeq	sl, r1, r5, lsl #28
    1184:	00530a00 	subseq	r0, r3, r0, lsl #20
    1188:	01d80000 	bicseq	r0, r8, r0
    118c:	810b0000 	mrshi	r0, (UNDEF: 11)
    1190:	04000000 	streq	r0, [r0], #-0
    1194:	01dd0900 	bicseq	r0, sp, r0, lsl #18
    1198:	c8050000 	stmdagt	r5, {}	; <UNPREDICTABLE>
    119c:	03000001 	movweq	r0, #1
    11a0:	000007bf 			; <UNDEFINED> instruction: 0x000007bf
    11a4:	008db003 	addeq	fp, sp, r3
    11a8:	040c0000 	streq	r0, [ip], #-0
    11ac:	000001f3 	strdeq	r0, [r0], -r3
    11b0:	b4080102 	strlt	r0, [r8], #-258	; 0xfffffefe
    11b4:	0d000000 	stceq	0, cr0, [r0, #-0]
    11b8:	0000082c 	andeq	r0, r0, ip, lsr #16
    11bc:	0e010301 	cdpeq	3, 0, cr0, cr1, cr1, {0}
    11c0:	000007ed 	andeq	r0, r0, sp, ror #15
    11c4:	34b41301 	ldrtcc	r1, [r4], #769	; 0x301
    11c8:	00dc0800 	sbcseq	r0, ip, r0, lsl #16
    11cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    11d0:	000002ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    11d4:	0100640f 	tsteq	r0, pc, lsl #8
    11d8:	00007315 	andeq	r7, r0, r5, lsl r3
    11dc:	00039e00 	andeq	r9, r3, r0, lsl #28
    11e0:	01fa1000 	mvnseq	r1, r0
    11e4:	34ba0000 	ldrtcc	r0, [sl], #0
    11e8:	00480800 	subeq	r0, r8, r0, lsl #16
    11ec:	17010000 	strne	r0, [r1, -r0]
    11f0:	00000269 	andeq	r0, r0, r9, ror #4
    11f4:	0034be11 	eorseq	fp, r4, r1, lsl lr
    11f8:	00033c08 	andeq	r3, r3, r8, lsl #24
    11fc:	34c21100 	strbcc	r1, [r2], #256	; 0x100
    1200:	03430800 	movteq	r0, #14336	; 0x3800
    1204:	ca120000 	bgt	48120c <__RW_SIZE__+0x480c8c>
    1208:	4a080034 	bmi	2012e0 <__RW_SIZE__+0x200d60>
    120c:	5f000003 	svcpl	0x00000003
    1210:	13000002 	movwne	r0, #2
    1214:	08045001 	stmdaeq	r4, {r0, ip, lr}
    1218:	002439e1 	eoreq	r3, r4, r1, ror #19
    121c:	0034ce11 	eorseq	ip, r4, r1, lsl lr
    1220:	00035b08 	andeq	r5, r3, r8, lsl #22
    1224:	f0120000 			; <UNDEFINED> instruction: 0xf0120000
    1228:	62080034 	andvs	r0, r8, #52	; 0x34
    122c:	80000003 	andhi	r0, r0, r3
    1230:	13000002 	movwne	r0, #2
    1234:	03055001 	movweq	r5, #20481	; 0x5001
    1238:	0800a2b0 	stmdaeq	r0, {r4, r5, r7, r9, sp, pc}
    123c:	34f61200 	ldrbtcc	r1, [r6], #512	; 0x200
    1240:	03740800 	cmneq	r4, #0, 16
    1244:	02930000 	addseq	r0, r3, #0
    1248:	01130000 	tsteq	r3, r0
    124c:	00310150 	eorseq	r0, r1, r0, asr r1
    1250:	0034fc12 	eorseq	pc, r4, r2, lsl ip	; <UNPREDICTABLE>
    1254:	00038508 	andeq	r8, r3, r8, lsl #10
    1258:	0002a600 	andeq	sl, r2, r0, lsl #12
    125c:	50011300 	andpl	r1, r1, r0, lsl #6
    1260:	12003101 	andne	r3, r0, #1073741824	; 0x40000000
    1264:	0800350c 	stmdaeq	r0, {r2, r3, r8, sl, ip, sp}
    1268:	00000396 	muleq	r0, r6, r3
    126c:	000002bf 			; <UNDEFINED> instruction: 0x000002bf
    1270:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    1274:	0113c808 	tsteq	r3, r8, lsl #16
    1278:	00310150 	eorseq	r0, r1, r0, asr r1
    127c:	00355412 	eorseq	r5, r5, r2, lsl r4
    1280:	00036208 	andeq	r6, r3, r8, lsl #4
    1284:	0002d600 	andeq	sp, r2, r0, lsl #12
    1288:	50011300 	andpl	r1, r1, r0, lsl #6
    128c:	a2c80305 	sbcge	r0, r8, #335544320	; 0x14000000
    1290:	12000800 	andne	r0, r0, #0, 16
    1294:	08003572 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl, ip, sp}
    1298:	00000362 	andeq	r0, r0, r2, ror #6
    129c:	000002ed 	andeq	r0, r0, sp, ror #5
    12a0:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    12a4:	00a2d003 	adceq	sp, r2, r3
    12a8:	8a140008 	bhi	5012d0 <__RW_SIZE__+0x500d50>
    12ac:	ac080035 	stcge	0, cr0, [r8], {53}	; 0x35
    12b0:	13000003 	movwne	r0, #3
    12b4:	91035001 	tstls	r3, r1
    12b8:	00000654 	andeq	r0, r0, r4, asr r6
    12bc:	00009615 	andeq	r9, r0, r5, lsl r6
    12c0:	06ce0300 	strbeq	r0, [lr], r0, lsl #6
    12c4:	0000030b 	andeq	r0, r0, fp, lsl #6
    12c8:	00007305 	andeq	r7, r0, r5, lsl #6
    12cc:	08471600 	stmdaeq	r7, {r9, sl, ip}^
    12d0:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    12d4:	0000030b 	andeq	r0, r0, fp, lsl #6
    12d8:	00076e16 	andeq	r6, r7, r6, lsl lr
    12dc:	0b0f0100 	bleq	3c16e4 <__RW_SIZE__+0x3c1164>
    12e0:	16000003 	strne	r0, [r0], -r3
    12e4:	0000078a 	andeq	r0, r0, sl, lsl #15
    12e8:	030b1001 	movweq	r1, #45057	; 0xb001
    12ec:	ff160000 			; <UNDEFINED> instruction: 0xff160000
    12f0:	01000007 	tsteq	r0, r7
    12f4:	00030b11 	andeq	r0, r3, r1, lsl fp
    12f8:	01911700 	orrseq	r1, r1, r0, lsl #14
    12fc:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    1300:	00076517 	andeq	r6, r7, r7, lsl r5
    1304:	18170400 	ldmdane	r7, {sl}
    1308:	000007c8 	andeq	r0, r0, r8, asr #15
    130c:	035b0d04 	cmpeq	fp, #4, 26	; 0x100
    1310:	73190000 	tstvc	r9, #0
    1314:	00000000 	andeq	r0, r0, r0
    1318:	00032517 	andeq	r2, r3, r7, lsl r5
    131c:	18220400 	stmdane	r2!, {sl}
    1320:	00000835 	andeq	r0, r0, r5, lsr r8
    1324:	03741004 	cmneq	r4, #4
    1328:	ed190000 	ldc	0, cr0, [r9, #-0]
    132c:	1a000001 	bne	1338 <__RW_SIZE__+0xdb8>
    1330:	03f41800 	mvnseq	r1, #0, 16
    1334:	26040000 	strcs	r0, [r4], -r0
    1338:	00000385 	andeq	r0, r0, r5, lsl #7
    133c:	00007319 	andeq	r7, r0, r9, lsl r3
    1340:	12180000 	andsne	r0, r8, #0
    1344:	04000008 	streq	r0, [r0], #-8
    1348:	00039613 	andeq	r9, r3, r3, lsl r6
    134c:	00731900 	rsbseq	r1, r3, r0, lsl #18
    1350:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1354:	00000798 	muleq	r0, r8, r7
    1358:	03ac3d04 			; <UNDEFINED> instruction: 0x03ac3d04
    135c:	73190000 	tstvc	r9, #0
    1360:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1364:	00000073 	andeq	r0, r0, r3, ror r0
    1368:	07481b00 	strbeq	r1, [r8, -r0, lsl #22]
    136c:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    1370:	00007a19 	andeq	r7, r0, r9, lsl sl
    1374:	fb000000 	blx	137e <__RW_SIZE__+0xdfe>
    1378:	04000000 	streq	r0, [r0], #-0
    137c:	00059800 	andeq	r9, r5, r0, lsl #16
    1380:	f2010400 	vshl.s8	d0, d0, d1
    1384:	01000000 	mrseq	r0, (UNDEF: 0)
    1388:	00000868 	andeq	r0, r0, r8, ror #16
    138c:	0000000e 	andeq	r0, r0, lr
    1390:	08003590 	stmdaeq	r0, {r4, r7, r8, sl, ip, sp}
    1394:	00000044 	andeq	r0, r0, r4, asr #32
    1398:	00000420 	andeq	r0, r0, r0, lsr #8
    139c:	ad060102 	stfges	f0, [r6, #-8]
    13a0:	02000000 	andeq	r0, r0, #0
    13a4:	00ab0801 	adceq	r0, fp, r1, lsl #16
    13a8:	02020000 	andeq	r0, r2, #0
    13ac:	00019c05 	andeq	r9, r1, r5, lsl #24
    13b0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    13b4:	00000083 	andeq	r0, r0, r3, lsl #1
    13b8:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
    13bc:	02000000 	andeq	r0, r0, #0
    13c0:	00e00704 	rsceq	r0, r0, r4, lsl #14
    13c4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    13c8:	00000005 	andeq	r0, r0, r5
    13cc:	07080200 	streq	r0, [r8, -r0, lsl #4]
    13d0:	000000db 	ldrdeq	r0, [r0], -fp
    13d4:	69050403 	stmdbvs	r5, {r0, r1, sl}
    13d8:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    13dc:	00e50704 	rsceq	r0, r5, r4, lsl #14
    13e0:	04020000 	streq	r0, [r2], #-0
    13e4:	00018807 	andeq	r8, r1, r7, lsl #16
    13e8:	78040400 	stmdavc	r4, {sl}
    13ec:	02000000 	andeq	r0, r0, #0
    13f0:	00b40801 	adcseq	r0, r4, r1, lsl #16
    13f4:	72050000 	andvc	r0, r5, #0
    13f8:	01000008 	tsteq	r0, r8
    13fc:	00007203 	andeq	r7, r0, r3, lsl #4
    1400:	00359000 	eorseq	r9, r5, r0
    1404:	00004408 	andeq	r4, r0, r8, lsl #8
    1408:	e29c0100 	adds	r0, ip, #0, 2
    140c:	06000000 	streq	r0, [r0], -r0
    1410:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1414:	005d0301 	subseq	r0, sp, r1, lsl #6
    1418:	03c90000 	biceq	r0, r9, #0
    141c:	78070000 	stmdavc	r7, {}	; <UNPREDICTABLE>
    1420:	01000008 	tsteq	r0, r8
    1424:	00002c05 	andeq	r2, r0, r5, lsl #24
    1428:	085a0800 	ldmdaeq	sl, {fp}^
    142c:	06010000 	streq	r0, [r1], -r0
    1430:	00000072 	andeq	r0, r0, r2, ror r0
    1434:	05800305 	streq	r0, [r0, #773]	; 0x305
    1438:	5f092000 	svcpl	0x00092000
    143c:	01000008 	tsteq	r0, r8
    1440:	00007208 	andeq	r7, r0, r8, lsl #4
    1444:	00041800 	andeq	r1, r4, r0, lsl #16
    1448:	08510900 	ldmdaeq	r1, {r8, fp}^
    144c:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    1450:	00000072 	andeq	r0, r0, r2, ror r0
    1454:	0000042b 	andeq	r0, r0, fp, lsr #8
    1458:	00960a00 	addseq	r0, r6, r0, lsl #20
    145c:	ce020000 	cdpgt	0, 0, cr0, cr2, cr0, {0}
    1460:	0000ee06 	andeq	lr, r0, r6, lsl #28
    1464:	005d0b00 	subseq	r0, sp, r0, lsl #22
    1468:	78070000 	stmdavc	r7, {}	; <UNPREDICTABLE>
    146c:	01000008 	tsteq	r0, r8
    1470:	00002c05 	andeq	r2, r0, r5, lsl #24
    1474:	127f0000 	rsbsne	r0, pc, #0
    1478:	00040000 	andeq	r0, r4, r0
    147c:	0000063d 	andeq	r0, r0, sp, lsr r6
    1480:	00f20104 	rscseq	r0, r2, r4, lsl #2
    1484:	53010000 	movwpl	r0, #4096	; 0x1000
    1488:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    148c:	d4000000 	strle	r0, [r0], #-0
    1490:	f2080035 	vqadd.s8	d0, d8, d21
    1494:	76000003 	strvc	r0, [r0], -r3
    1498:	02000004 	andeq	r0, r0, #4
    149c:	000003ae 	andeq	r0, r0, lr, lsr #7
    14a0:	64a80301 	strtvs	r0, [r8], #769	; 0x301
    14a4:	03000001 	movweq	r0, #1
    14a8:	000005ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    14ac:	03de0372 	bicseq	r0, lr, #-939524095	; 0xc8000001
    14b0:	03740000 	cmneq	r4, #0
    14b4:	00000552 	andeq	r0, r0, r2, asr r5
    14b8:	06a00375 			; <UNDEFINED> instruction: 0x06a00375
    14bc:	03760000 	cmneq	r6, #0
    14c0:	000006bd 			; <UNDEFINED> instruction: 0x000006bd
    14c4:	068e037b 			; <UNDEFINED> instruction: 0x068e037b
    14c8:	037c0000 	cmneq	ip, #0
    14cc:	000003c9 	andeq	r0, r0, r9, asr #7
    14d0:	0666037e 			; <UNDEFINED> instruction: 0x0666037e
    14d4:	037f0000 	cmneq	pc, #0
    14d8:	00000548 	andeq	r0, r0, r8, asr #10
    14dc:	056b0300 	strbeq	r0, [fp, #-768]!	; 0xfffffd00
    14e0:	03010000 	movweq	r0, #4096	; 0x1000
    14e4:	0000071d 	andeq	r0, r0, sp, lsl r7
    14e8:	05ab0302 	streq	r0, [fp, #770]!	; 0x302
    14ec:	03030000 	movweq	r0, #12288	; 0x3000
    14f0:	00000389 	andeq	r0, r0, r9, lsl #7
    14f4:	03d50304 	bicseq	r0, r5, #4, 6	; 0x10000000
    14f8:	03050000 	movweq	r0, #20480	; 0x5000
    14fc:	00000399 	muleq	r0, r9, r3
    1500:	06250306 	strteq	r0, [r5], -r6, lsl #6
    1504:	03070000 	movweq	r0, #28672	; 0x7000
    1508:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
    150c:	06f00308 	ldrbteq	r0, [r0], r8, lsl #6
    1510:	03090000 	movweq	r0, #36864	; 0x9000
    1514:	00000560 	andeq	r0, r0, r0, ror #10
    1518:	051f030a 	ldreq	r0, [pc, #-778]	; 1216 <__RW_SIZE__+0xc96>
    151c:	030b0000 	movweq	r0, #45056	; 0xb000
    1520:	00000376 	andeq	r0, r0, r6, ror r3
    1524:	0579030c 	ldrbeq	r0, [r9, #-780]!	; 0xfffffcf4
    1528:	030d0000 	movweq	r0, #53248	; 0xd000
    152c:	00000429 	andeq	r0, r0, r9, lsr #8
    1530:	06dd030e 	ldrbeq	r0, [sp], lr, lsl #6
    1534:	030f0000 	movweq	r0, #61440	; 0xf000
    1538:	000004ed 	andeq	r0, r0, sp, ror #9
    153c:	034c0310 	movteq	r0, #49936	; 0xc310
    1540:	03110000 	tsteq	r1, #0
    1544:	00000700 	andeq	r0, r0, r0, lsl #14
    1548:	047e0312 	ldrbteq	r0, [lr], #-786	; 0xfffffcee
    154c:	03130000 	tsteq	r3, #0
    1550:	00000310 	andeq	r0, r0, r0, lsl r3
    1554:	04700314 	ldrbteq	r0, [r0], #-788	; 0xfffffcec
    1558:	03150000 	tsteq	r5, #0
    155c:	0000033e 	andeq	r0, r0, lr, lsr r3
    1560:	06b00316 	ssateq	r0, #17, r6, lsl #6
    1564:	03170000 	tsteq	r7, #0
    1568:	00000408 	andeq	r0, r0, r8, lsl #8
    156c:	05990318 	ldreq	r0, [r9, #792]	; 0x318
    1570:	03190000 	tsteq	r9, #0
    1574:	0000063a 	andeq	r0, r0, sl, lsr r6
    1578:	0613031a 			; <UNDEFINED> instruction: 0x0613031a
    157c:	031b0000 	tsteq	fp, #0
    1580:	0000067f 	andeq	r0, r0, pc, ror r6
    1584:	0515031c 	ldreq	r0, [r5, #-796]	; 0xfffffce4
    1588:	031d0000 	tsteq	sp, #0
    158c:	0000036c 	andeq	r0, r0, ip, ror #6
    1590:	058c031e 	streq	r0, [ip, #798]	; 0x31e
    1594:	031f0000 	tsteq	pc, #0
    1598:	00000659 	andeq	r0, r0, r9, asr r6
    159c:	04d30320 	ldrbeq	r0, [r3], #800	; 0x320
    15a0:	03210000 	teqeq	r1, #0
    15a4:	0000035f 	andeq	r0, r0, pc, asr r3
    15a8:	041f0322 	ldreq	r0, [pc], #-802	; 15b0 <__RW_SIZE__+0x1030>
    15ac:	03230000 	teqeq	r3, #0
    15b0:	000006ce 	andeq	r0, r0, lr, asr #13
    15b4:	05f30324 	ldrbeq	r0, [r3, #804]!	; 0x324
    15b8:	03250000 	teqeq	r5, #0
    15bc:	0000049c 	muleq	r0, ip, r4
    15c0:	070c0326 	streq	r0, [ip, -r6, lsr #6]
    15c4:	03270000 	teqeq	r7, #0
    15c8:	000003a4 	andeq	r0, r0, r4, lsr #7
    15cc:	072e0328 	streq	r0, [lr, -r8, lsr #6]!
    15d0:	03290000 	teqeq	r9, #0
    15d4:	00000539 	andeq	r0, r0, r9, lsr r5
    15d8:	9204002a 	andls	r0, r4, #42	; 0x2a
    15dc:	03000004 	movweq	r0, #4
    15e0:	002501d9 	ldrdeq	r0, [r5], -r9	; <UNPREDICTABLE>
    15e4:	01050000 	mrseq	r0, (UNDEF: 5)
    15e8:	0000ad06 	andeq	sl, r0, r6, lsl #26
    15ec:	026d0600 	rsbeq	r0, sp, #0, 12
    15f0:	2a040000 	bcs	1015f8 <__RW_SIZE__+0x101078>
    15f4:	00000182 	andeq	r0, r0, r2, lsl #3
    15f8:	ab080105 	blge	201a14 <__RW_SIZE__+0x201494>
    15fc:	05000000 	streq	r0, [r0, #-0]
    1600:	019c0502 	orrseq	r0, ip, r2, lsl #10
    1604:	d3060000 	movwle	r0, #24576	; 0x6000
    1608:	04000002 	streq	r0, [r0], #-2
    160c:	00019b36 	andeq	r9, r1, r6, lsr fp
    1610:	07020500 	streq	r0, [r2, -r0, lsl #10]
    1614:	00000083 	andeq	r0, r0, r3, lsl #1
    1618:	05050405 	streq	r0, [r5, #-1029]	; 0xfffffbfb
    161c:	06000000 	streq	r0, [r0], -r0
    1620:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    1624:	01b45004 			; <UNDEFINED> instruction: 0x01b45004
    1628:	04050000 	streq	r0, [r5], #-0
    162c:	0000e007 	andeq	lr, r0, r7
    1630:	05080500 	streq	r0, [r8, #-1280]	; 0xfffffb00
    1634:	00000000 	andeq	r0, r0, r0
    1638:	db070805 	blle	1c3654 <__RW_SIZE__+0x1c30d4>
    163c:	07000000 	streq	r0, [r0, -r0]
    1640:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1644:	04050074 	streq	r0, [r5], #-116	; 0xffffff8c
    1648:	0000e507 	andeq	lr, r0, r7, lsl #10
    164c:	0e040800 	cdpeq	8, 0, cr0, cr4, cr0, {0}
    1650:	02858402 	addeq	r8, r5, #33554432	; 0x2000000
    1654:	03090000 	movweq	r0, #36864	; 0x9000
    1658:	02000004 	andeq	r0, r0, #4
    165c:	00029c86 	andeq	r9, r2, r6, lsl #25
    1660:	b4090000 	strlt	r0, [r9], #-0
    1664:	02000005 	andeq	r0, r0, #5
    1668:	0002a187 	andeq	sl, r2, r7, lsl #3
    166c:	c9092000 	stmdbgt	r9, {sp}
    1670:	02000006 	andeq	r0, r0, #6
    1674:	0002b188 	andeq	fp, r2, r8, lsl #3
    1678:	16098000 	strne	r8, [r9], -r0
    167c:	02000004 	andeq	r0, r0, #4
    1680:	0002a189 	andeq	sl, r2, r9, lsl #3
    1684:	fb0aa000 	blx	2a968e <__RW_SIZE__+0x2a910e>
    1688:	02000006 	andeq	r0, r0, #6
    168c:	0002b68a 	andeq	fp, r2, sl, lsl #13
    1690:	0a010000 	beq	41698 <__RW_SIZE__+0x41118>
    1694:	000005be 			; <UNDEFINED> instruction: 0x000005be
    1698:	02a18b02 	adceq	r8, r1, #2048	; 0x800
    169c:	01200000 	teqeq	r0, r0
    16a0:	0005740a 	andeq	r7, r5, sl, lsl #8
    16a4:	bb8c0200 	bllt	fe301eac <MSP_BASE+0xde2fceac>
    16a8:	80000002 	andhi	r0, r0, r2
    16ac:	05c80a01 	strbeq	r0, [r8, #2561]	; 0xa01
    16b0:	8d020000 	stchi	0, cr0, [r2, #-0]
    16b4:	000002a1 	andeq	r0, r0, r1, lsr #5
    16b8:	d80a01a0 	stmdale	sl, {r5, r7, r8}
    16bc:	02000006 	andeq	r0, r0, #6
    16c0:	0002c08e 	andeq	ip, r2, lr, lsl #1
    16c4:	0a020000 	beq	816cc <__RW_SIZE__+0x8114c>
    16c8:	000005d2 	ldrdeq	r0, [r0], -r2
    16cc:	02c58f02 	sbceq	r8, r5, #2, 30
    16d0:	02200000 	eoreq	r0, r0, #0
    16d4:	0050490b 	subseq	r4, r0, fp, lsl #18
    16d8:	02e59002 	rsceq	r9, r5, #2
    16dc:	03000000 	movweq	r0, #0
    16e0:	0005dc0a 	andeq	sp, r5, sl, lsl #24
    16e4:	ea910200 	b	fe441eec <MSP_BASE+0xde43ceec>
    16e8:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
    16ec:	05a60a03 	streq	r0, [r6, #2563]!	; 0xa03
    16f0:	92020000 	andls	r0, r2, #0
    16f4:	000002fb 	strdeq	r0, [r0], -fp
    16f8:	0c000e00 	stceq	14, cr0, [r0], {-0}
    16fc:	000001a9 	andeq	r0, r0, r9, lsr #3
    1700:	00000295 	muleq	r0, r5, r2
    1704:	0002950d 	andeq	r9, r2, sp, lsl #10
    1708:	05000700 	streq	r0, [r0, #-1792]	; 0xfffff900
    170c:	01880704 	orreq	r0, r8, r4, lsl #14
    1710:	850e0000 	strhi	r0, [lr, #-0]
    1714:	0c000002 	stceq	0, cr0, [r0], {2}
    1718:	000001a9 	andeq	r0, r0, r9, lsr #3
    171c:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    1720:	0002950d 	andeq	r9, r2, sp, lsl #10
    1724:	0e001700 	cdpeq	7, 0, cr1, cr0, cr0, {0}
    1728:	00000285 	andeq	r0, r0, r5, lsl #5
    172c:	0002850e 	andeq	r8, r2, lr, lsl #10
    1730:	02850e00 	addeq	r0, r5, #0, 28
    1734:	850e0000 	strhi	r0, [lr, #-0]
    1738:	0c000002 	stceq	0, cr0, [r0], {2}
    173c:	000001a9 	andeq	r0, r0, r9, lsr #3
    1740:	000002d5 	ldrdeq	r0, [r0], -r5
    1744:	0002950d 	andeq	r9, r2, sp, lsl #10
    1748:	0c003700 	stceq	7, cr3, [r0], {-0}
    174c:	00000177 	andeq	r0, r0, r7, ror r1
    1750:	000002e5 	andeq	r0, r0, r5, ror #5
    1754:	0002950d 	andeq	r9, r2, sp, lsl #10
    1758:	0e00ef00 	cdpeq	15, 0, cr14, cr0, cr0, {0}
    175c:	000002d5 	ldrdeq	r0, [r0], -r5
    1760:	0001a90c 	andeq	sl, r1, ip, lsl #18
    1764:	0002fb00 	andeq	pc, r2, r0, lsl #22
    1768:	02950f00 	addseq	r0, r5, #0, 30
    176c:	02830000 	addeq	r0, r3, #0
    1770:	01a90e00 			; <UNDEFINED> instruction: 0x01a90e00
    1774:	30060000 	andcc	r0, r6, r0
    1778:	02000006 	andeq	r0, r0, #6
    177c:	0001d793 	muleq	r1, r3, r7
    1780:	02741000 	rsbseq	r1, r4, #0
    1784:	0003f89b 	muleq	r3, fp, r8
    1788:	07f20900 	ldrbeq	r0, [r2, r0, lsl #18]!
    178c:	9d020000 	stcls	0, cr0, [r2, #-0]
    1790:	000003f8 	strdeq	r0, [r0], -r8
    1794:	07d80900 	ldrbeq	r0, [r8, r0, lsl #18]
    1798:	9e020000 	cdpls	0, 0, cr0, cr2, cr0, {0}
    179c:	000002fb 	strdeq	r0, [r0], -fp
    17a0:	07b50904 	ldreq	r0, [r5, r4, lsl #18]!
    17a4:	9f020000 	svcls	0x00020000
    17a8:	000002fb 	strdeq	r0, [r0], -fp
    17ac:	07dd0908 	ldrbeq	r0, [sp, r8, lsl #18]
    17b0:	a0020000 	andge	r0, r2, r0
    17b4:	000002fb 	strdeq	r0, [r0], -fp
    17b8:	4353110c 	cmpmi	r3, #12, 2
    17bc:	a1020052 	qaddge	r0, r2, r2
    17c0:	000002fb 	strdeq	r0, [r0], -fp
    17c4:	43431110 	movtmi	r1, #12560	; 0x3110
    17c8:	a2020052 	andge	r0, r2, #82	; 0x52
    17cc:	000002fb 	strdeq	r0, [r0], -fp
    17d0:	48531114 	ldmdami	r3, {r2, r4, r8, ip}^
    17d4:	a3020050 	movwge	r0, #8272	; 0x2050
    17d8:	0000040d 	andeq	r0, r0, sp, lsl #8
    17dc:	077f0918 			; <UNDEFINED> instruction: 0x077f0918
    17e0:	a4020000 	strge	r0, [r2], #-0
    17e4:	000002fb 	strdeq	r0, [r0], -fp
    17e8:	07850924 	streq	r0, [r5, r4, lsr #18]
    17ec:	a5020000 	strge	r0, [r2, #-0]
    17f0:	000002fb 	strdeq	r0, [r0], -fp
    17f4:	07ba0928 	ldreq	r0, [sl, r8, lsr #18]!
    17f8:	a6020000 	strge	r0, [r2], -r0
    17fc:	000002fb 	strdeq	r0, [r0], -fp
    1800:	07d3092c 	ldrbeq	r0, [r3, ip, lsr #18]
    1804:	a7020000 	strge	r0, [r2, -r0]
    1808:	000002fb 	strdeq	r0, [r0], -fp
    180c:	080c0930 	stmdaeq	ip, {r4, r5, r8, fp}
    1810:	a8020000 	stmdage	r2, {}	; <UNPREDICTABLE>
    1814:	000002fb 	strdeq	r0, [r0], -fp
    1818:	07e80934 			; <UNDEFINED> instruction: 0x07e80934
    181c:	a9020000 	stmdbge	r2, {}	; <UNPREDICTABLE>
    1820:	000002fb 	strdeq	r0, [r0], -fp
    1824:	08420938 	stmdaeq	r2, {r3, r4, r5, r8, fp}^
    1828:	aa020000 	bge	81830 <__RW_SIZE__+0x812b0>
    182c:	000002fb 	strdeq	r0, [r0], -fp
    1830:	4650113c 			; <UNDEFINED> instruction: 0x4650113c
    1834:	ab020052 	blge	81984 <__RW_SIZE__+0x81404>
    1838:	00000422 	andeq	r0, r0, r2, lsr #8
    183c:	46441140 	strbmi	r1, [r4], -r0, asr #2
    1840:	ac020052 	stcge	0, cr0, [r2], {82}	; 0x52
    1844:	000003f8 	strdeq	r0, [r0], -r8
    1848:	44411148 	strbmi	r1, [r1], #-328	; 0xfffffeb8
    184c:	ad020052 	stcge	0, cr0, [r2, #-328]	; 0xfffffeb8
    1850:	000003f8 	strdeq	r0, [r0], -r8
    1854:	077a094c 	ldrbeq	r0, [sl, -ip, asr #18]!
    1858:	ae020000 	cdpge	0, 0, cr0, cr2, cr0, {0}
    185c:	0000043c 	andeq	r0, r0, ip, lsr r4
    1860:	07e30950 	ubfxeq	r0, r0, #18, #4
    1864:	af020000 	svcge	0x00020000
    1868:	00000456 	andeq	r0, r0, r6, asr r4
    186c:	fb120060 	blx	4819f6 <__RW_SIZE__+0x481476>
    1870:	0c000002 	stceq	0, cr0, [r0], {2}
    1874:	00000177 	andeq	r0, r0, r7, ror r1
    1878:	0000040d 	andeq	r0, r0, sp, lsl #8
    187c:	0002950d 	andeq	r9, r2, sp, lsl #10
    1880:	0e000b00 	vmlaeq.f64	d0, d0, d0
    1884:	000003fd 	strdeq	r0, [r0], -sp
    1888:	0001a90c 	andeq	sl, r1, ip, lsl #18
    188c:	00042200 	andeq	r2, r4, r0, lsl #4
    1890:	02950d00 	addseq	r0, r5, #0, 26
    1894:	00010000 	andeq	r0, r1, r0
    1898:	00042712 	andeq	r2, r4, r2, lsl r7
    189c:	04120e00 	ldreq	r0, [r2], #-3584	; 0xfffff200
    18a0:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    18a4:	3c000001 	stccc	0, cr0, [r0], {1}
    18a8:	0d000004 	stceq	0, cr0, [r0, #-16]
    18ac:	00000295 	muleq	r0, r5, r2
    18b0:	41120003 	tstmi	r2, r3
    18b4:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    18b8:	0000042c 	andeq	r0, r0, ip, lsr #8
    18bc:	0001a90c 	andeq	sl, r1, ip, lsl #18
    18c0:	00045600 	andeq	r5, r4, r0, lsl #12
    18c4:	02950d00 	addseq	r0, r5, #0, 26
    18c8:	00040000 	andeq	r0, r4, r0
    18cc:	00045b12 	andeq	r5, r4, r2, lsl fp
    18d0:	04460e00 	strbeq	r0, [r6], #-3584	; 0xfffff200
    18d4:	bf060000 	svclt	0x00060000
    18d8:	02000007 	andeq	r0, r0, #7
    18dc:	00030bb0 			; <UNDEFINED> instruction: 0x00030bb0
    18e0:	01900e00 	orrseq	r0, r0, r0, lsl #28
    18e4:	18130000 	ldmdane	r3, {}	; <UNPREDICTABLE>
    18e8:	c7037703 	strgt	r7, [r3, -r3, lsl #14]
    18ec:	14000004 	strne	r0, [r0], #-4
    18f0:	00524d49 	subseq	r4, r2, r9, asr #26
    18f4:	fb037903 	blx	dfd0a <__RW_SIZE__+0xdf78a>
    18f8:	00000002 	andeq	r0, r0, r2
    18fc:	524d4514 	subpl	r4, sp, #20, 10	; 0x5000000
    1900:	037a0300 	cmneq	sl, #0, 6
    1904:	000002fb 	strdeq	r0, [r0], -fp
    1908:	06201504 	strteq	r1, [r0], -r4, lsl #10
    190c:	7b030000 	blvc	c1914 <__RW_SIZE__+0xc1394>
    1910:	0002fb03 	andeq	pc, r2, r3, lsl #22
    1914:	89150800 	ldmdbhi	r5, {fp}
    1918:	03000006 	movweq	r0, #6
    191c:	02fb037c 	rscseq	r0, fp, #124, 6	; 0xf0000001
    1920:	150c0000 	strne	r0, [ip, #-0]
    1924:	00000679 	andeq	r0, r0, r9, ror r6
    1928:	fb037d03 	blx	e0d3e <__RW_SIZE__+0xe07be>
    192c:	10000002 	andne	r0, r0, r2
    1930:	00525014 	subseq	r5, r2, r4, lsl r0
    1934:	fb037e03 	blx	e114a <__RW_SIZE__+0xe0bca>
    1938:	14000002 	strne	r0, [r0], #-2
    193c:	05e60400 	strbeq	r0, [r6, #1024]!	; 0x400
    1940:	7f030000 	svcvc	0x00030000
    1944:	00047003 	andeq	r7, r4, r3
    1948:	03501300 	cmpeq	r0, #0, 6
    194c:	06e404a2 	strbteq	r0, [r4], r2, lsr #9
    1950:	43140000 	tstmi	r4, #0
    1954:	03003152 	movweq	r3, #338	; 0x152
    1958:	046b04a4 	strbteq	r0, [fp], #-1188	; 0xfffffb5c
    195c:	15000000 	strne	r0, [r0, #-0]
    1960:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    1964:	9004a503 	andls	sl, r4, r3, lsl #10
    1968:	02000001 	andeq	r0, r0, #1
    196c:	32524314 	subscc	r4, r2, #20, 6	; 0x50000000
    1970:	04a60300 	strteq	r0, [r6], #768	; 0x300
    1974:	0000046b 	andeq	r0, r0, fp, ror #8
    1978:	0b621504 	bleq	1886d90 <__RW_SIZE__+0x1886810>
    197c:	a7030000 	strge	r0, [r3, -r0]
    1980:	00019004 	andeq	r9, r1, r4
    1984:	31150600 	tstcc	r5, r0, lsl #12
    1988:	0300000c 	movweq	r0, #12
    198c:	046b04a8 	strbteq	r0, [fp], #-1192	; 0xfffffb58
    1990:	15080000 	strne	r0, [r8, #-0]
    1994:	000005be 			; <UNDEFINED> instruction: 0x000005be
    1998:	9004a903 	andls	sl, r4, r3, lsl #18
    199c:	0a000001 	beq	19a8 <__RW_SIZE__+0x1428>
    19a0:	00089115 	andeq	r9, r8, r5, lsl r1
    19a4:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    19a8:	0000046b 	andeq	r0, r0, fp, ror #8
    19ac:	05c8150c 	strbeq	r1, [r8, #1292]	; 0x50c
    19b0:	ab030000 	blge	c19b8 <__RW_SIZE__+0xc1438>
    19b4:	00019004 	andeq	r9, r1, r4
    19b8:	53140e00 	tstpl	r4, #0, 28
    19bc:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    19c0:	00046b04 	andeq	r6, r4, r4, lsl #22
    19c4:	d2151000 	andsle	r1, r5, #0
    19c8:	03000005 	movweq	r0, #5
    19cc:	019004ad 	orrseq	r0, r0, sp, lsr #9
    19d0:	14120000 	ldrne	r0, [r2], #-0
    19d4:	00524745 	subseq	r4, r2, r5, asr #14
    19d8:	6b04ae03 	blvs	12d1ec <__RW_SIZE__+0x12cc6c>
    19dc:	14000004 	strne	r0, [r0], #-4
    19e0:	0005dc15 	andeq	sp, r5, r5, lsl ip
    19e4:	04af0300 	strteq	r0, [pc], #768	; 19ec <__RW_SIZE__+0x146c>
    19e8:	00000190 	muleq	r0, r0, r1
    19ec:	09371516 	ldmdbeq	r7!, {r1, r2, r4, r8, sl, ip}
    19f0:	b0030000 	andlt	r0, r3, r0
    19f4:	00046b04 	andeq	r6, r4, r4, lsl #22
    19f8:	6c151800 	ldcvs	8, cr1, [r5], {-0}
    19fc:	0300000b 	movweq	r0, #11
    1a00:	019004b1 			; <UNDEFINED> instruction: 0x019004b1
    1a04:	151a0000 	ldrne	r0, [sl, #-0]
    1a08:	0000093d 	andeq	r0, r0, sp, lsr r9
    1a0c:	6b04b203 	blvs	12e220 <__RW_SIZE__+0x12dca0>
    1a10:	1c000004 	stcne	0, cr0, [r0], {4}
    1a14:	000bf715 	andeq	pc, fp, r5, lsl r7	; <UNPREDICTABLE>
    1a18:	04b30300 	ldrteq	r0, [r3], #768	; 0x300
    1a1c:	00000190 	muleq	r0, r0, r1
    1a20:	09fb151e 	ldmibeq	fp!, {r1, r2, r3, r4, r8, sl, ip}^
    1a24:	b4030000 	strlt	r0, [r3], #-0
    1a28:	00046b04 	andeq	r6, r4, r4, lsl #22
    1a2c:	9f152000 	svcls	0x00152000
    1a30:	0300000c 	movweq	r0, #12
    1a34:	019004b5 			; <UNDEFINED> instruction: 0x019004b5
    1a38:	14220000 	strtne	r0, [r2], #-0
    1a3c:	00544e43 	subseq	r4, r4, r3, asr #28
    1a40:	6b04b603 	blvs	12f254 <__RW_SIZE__+0x12ecd4>
    1a44:	24000004 	strcs	r0, [r0], #-4
    1a48:	000b8f15 	andeq	r8, fp, r5, lsl pc
    1a4c:	04b70300 	ldrteq	r0, [r7], #768	; 0x300
    1a50:	00000190 	muleq	r0, r0, r1
    1a54:	53501426 	cmppl	r0, #637534208	; 0x26000000
    1a58:	b8030043 	stmdalt	r3, {r0, r1, r6}
    1a5c:	00046b04 	andeq	r6, r4, r4, lsl #22
    1a60:	78152800 	ldmdavc	r5, {fp, sp}
    1a64:	03000009 	movweq	r0, #9
    1a68:	019004b9 			; <UNDEFINED> instruction: 0x019004b9
    1a6c:	142a0000 	strtne	r0, [sl], #-0
    1a70:	00525241 	subseq	r5, r2, r1, asr #4
    1a74:	6b04ba03 	blvs	130288 <__RW_SIZE__+0x12fd08>
    1a78:	2c000004 	stccs	0, cr0, [r0], {4}
    1a7c:	00098315 	andeq	r8, r9, r5, lsl r3
    1a80:	04bb0300 	ldrteq	r0, [fp], #768	; 0x300
    1a84:	00000190 	muleq	r0, r0, r1
    1a88:	4352142e 	cmpmi	r2, #771751936	; 0x2e000000
    1a8c:	bc030052 	stclt	0, cr0, [r3], {82}	; 0x52
    1a90:	00046b04 	andeq	r6, r4, r4, lsl #22
    1a94:	8e153000 	cdphi	0, 1, cr3, cr5, cr0, {0}
    1a98:	03000009 	movweq	r0, #9
    1a9c:	019004bd 			; <UNDEFINED> instruction: 0x019004bd
    1aa0:	15320000 	ldrne	r0, [r2, #-0]!
    1aa4:	00000ca9 	andeq	r0, r0, r9, lsr #25
    1aa8:	6b04be03 	blvs	1312bc <__RW_SIZE__+0x130d3c>
    1aac:	34000004 	strcc	r0, [r0], #-4
    1ab0:	00099915 	andeq	r9, r9, r5, lsl r9
    1ab4:	04bf0300 	ldrteq	r0, [pc], #768	; 1abc <__RW_SIZE__+0x153c>
    1ab8:	00000190 	muleq	r0, r0, r1
    1abc:	090c1536 	stmdbeq	ip, {r1, r2, r4, r5, r8, sl, ip}
    1ac0:	c0030000 	andgt	r0, r3, r0
    1ac4:	00046b04 	andeq	r6, r4, r4, lsl #22
    1ac8:	a4153800 	ldrge	r3, [r5], #-2048	; 0xfffff800
    1acc:	03000009 	movweq	r0, #9
    1ad0:	019004c1 	orrseq	r0, r0, r1, asr #9
    1ad4:	153a0000 	ldrne	r0, [sl, #-0]!
    1ad8:	00000cae 	andeq	r0, r0, lr, lsr #25
    1adc:	6b04c203 	blvs	1322f0 <__RW_SIZE__+0x131d70>
    1ae0:	3c000004 	stccc	0, cr0, [r0], {4}
    1ae4:	0009af15 	andeq	sl, r9, r5, lsl pc
    1ae8:	04c30300 	strbeq	r0, [r3], #768	; 0x300
    1aec:	00000190 	muleq	r0, r0, r1
    1af0:	0cb3153e 	cfldr32eq	mvfx1, [r3], #248	; 0xf8
    1af4:	c4030000 	strgt	r0, [r3], #-0
    1af8:	00046b04 	andeq	r6, r4, r4, lsl #22
    1afc:	b8154000 	ldmdalt	r5, {lr}
    1b00:	0300000c 	movweq	r0, #12
    1b04:	019004c5 	orrseq	r0, r0, r5, asr #9
    1b08:	15420000 	strbne	r0, [r2, #-0]
    1b0c:	00000a77 	andeq	r0, r0, r7, ror sl
    1b10:	6b04c603 	blvs	133324 <__RW_SIZE__+0x132da4>
    1b14:	44000004 	strmi	r0, [r0], #-4
    1b18:	0009c715 	andeq	ip, r9, r5, lsl r7
    1b1c:	04c70300 	strbeq	r0, [r7], #768	; 0x300
    1b20:	00000190 	muleq	r0, r0, r1
    1b24:	43441446 	movtmi	r1, #17478	; 0x4446
    1b28:	c8030052 	stmdagt	r3, {r1, r4, r6}
    1b2c:	00046b04 	andeq	r6, r4, r4, lsl #22
    1b30:	d2154800 	andsle	r4, r5, #0, 16
    1b34:	03000009 	movweq	r0, #9
    1b38:	019004c9 	orrseq	r0, r0, r9, asr #9
    1b3c:	154a0000 	strbne	r0, [sl, #-0]
    1b40:	00000c5a 	andeq	r0, r0, sl, asr ip
    1b44:	6b04ca03 	blvs	134358 <__RW_SIZE__+0x133dd8>
    1b48:	4c000004 	stcmi	0, cr0, [r0], {4}
    1b4c:	0009dd15 	andeq	sp, r9, r5, lsl sp
    1b50:	04cb0300 	strbeq	r0, [fp], #768	; 0x300
    1b54:	00000190 	muleq	r0, r0, r1
    1b58:	e104004e 	crc32b	r0, r4, lr
    1b5c:	03000008 	movweq	r0, #8
    1b60:	04d304cc 	ldrbeq	r0, [r3], #1228	; 0x4cc
    1b64:	1c130000 	ldcne	0, cr0, [r3], {-0}
    1b68:	ae04d203 	cdpge	2, 0, cr13, cr4, cr3, {0}
    1b6c:	14000007 	strne	r0, [r0], #-7
    1b70:	03005253 	movweq	r5, #595	; 0x253
    1b74:	046b04d4 	strbteq	r0, [fp], #-1236	; 0xfffffb2c
    1b78:	15000000 	strne	r0, [r0, #-0]
    1b7c:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    1b80:	9004d503 	andls	sp, r4, r3, lsl #10
    1b84:	02000001 	andeq	r0, r0, #1
    1b88:	00524414 	subseq	r4, r2, r4, lsl r4
    1b8c:	6b04d603 	blvs	1373a0 <__RW_SIZE__+0x136e20>
    1b90:	04000004 	streq	r0, [r0], #-4
    1b94:	000b6215 	andeq	r6, fp, r5, lsl r2
    1b98:	04d70300 	ldrbeq	r0, [r7], #768	; 0x300
    1b9c:	00000190 	muleq	r0, r0, r1
    1ba0:	52421406 	subpl	r1, r2, #100663296	; 0x6000000
    1ba4:	d8030052 	stmdale	r3, {r1, r4, r6}
    1ba8:	00046b04 	andeq	r6, r4, r4, lsl #22
    1bac:	be150800 	cdplt	8, 1, cr0, cr5, cr0, {0}
    1bb0:	03000005 	movweq	r0, #5
    1bb4:	019004d9 			; <UNDEFINED> instruction: 0x019004d9
    1bb8:	140a0000 	strne	r0, [sl], #-0
    1bbc:	00315243 	eorseq	r5, r1, r3, asr #4
    1bc0:	6b04da03 	blvs	1383d4 <__RW_SIZE__+0x137e54>
    1bc4:	0c000004 	stceq	0, cr0, [r0], {4}
    1bc8:	0005c815 	andeq	ip, r5, r5, lsl r8
    1bcc:	04db0300 	ldrbeq	r0, [fp], #768	; 0x300
    1bd0:	00000190 	muleq	r0, r0, r1
    1bd4:	5243140e 	subpl	r1, r3, #234881024	; 0xe000000
    1bd8:	dc030032 	stcle	0, cr0, [r3], {50}	; 0x32
    1bdc:	00046b04 	andeq	r6, r4, r4, lsl #22
    1be0:	d2151000 	andsle	r1, r5, #0
    1be4:	03000005 	movweq	r0, #5
    1be8:	019004dd 			; <UNDEFINED> instruction: 0x019004dd
    1bec:	14120000 	ldrne	r0, [r2], #-0
    1bf0:	00335243 	eorseq	r5, r3, r3, asr #4
    1bf4:	6b04de03 	blvs	139408 <__RW_SIZE__+0x138e88>
    1bf8:	14000004 	strne	r0, [r0], #-4
    1bfc:	0005dc15 	andeq	sp, r5, r5, lsl ip
    1c00:	04df0300 	ldrbeq	r0, [pc], #768	; 1c08 <__RW_SIZE__+0x1688>
    1c04:	00000190 	muleq	r0, r0, r1
    1c08:	09531516 	ldmdbeq	r3, {r1, r2, r4, r8, sl, ip}^
    1c0c:	e0030000 	and	r0, r3, r0
    1c10:	00046b04 	andeq	r6, r4, r4, lsl #22
    1c14:	6c151800 	ldcvs	8, cr1, [r5], {-0}
    1c18:	0300000b 	movweq	r0, #11
    1c1c:	019004e1 	orrseq	r0, r0, r1, ror #9
    1c20:	001a0000 	andseq	r0, sl, r0
    1c24:	000ab504 	andeq	fp, sl, r4, lsl #10
    1c28:	04e20300 	strbteq	r0, [r2], #768	; 0x300
    1c2c:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c30:	07c00416 	bfieq	r0, r6, (invalid: 8:0)
    1c34:	01050000 	mrseq	r0, (UNDEF: 5)
    1c38:	0000b408 	andeq	fp, r0, r8, lsl #8
    1c3c:	cd041600 	stcgt	6, cr1, [r4, #-0]
    1c40:	12000007 	andne	r0, r0, #7
    1c44:	000007c0 	andeq	r0, r0, r0, asr #15
    1c48:	00050017 	andeq	r0, r5, r7, lsl r0
    1c4c:	06130200 	ldreq	r0, [r3], -r0, lsl #4
    1c50:	0007ec03 	andeq	lr, r7, r3, lsl #24
    1c54:	03ae1800 			; <UNDEFINED> instruction: 0x03ae1800
    1c58:	13020000 	movwne	r0, #8192	; 0x2000
    1c5c:	00016406 	andeq	r6, r1, r6, lsl #8
    1c60:	dc190000 	ldcle	0, cr0, [r9], {-0}
    1c64:	0100000b 	tsteq	r0, fp
    1c68:	0035d425 	eorseq	sp, r5, r5, lsr #8
    1c6c:	00003808 	andeq	r3, r0, r8, lsl #16
    1c70:	4b9c0100 	blmi	fe702078 <MSP_BASE+0xde6fd078>
    1c74:	1a000008 	bne	1c9c <__RW_SIZE__+0x171c>
    1c78:	00000d78 	andeq	r0, r0, r8, ror sp
    1c7c:	07c72501 	strbeq	r2, [r7, r1, lsl #10]
    1c80:	043e0000 	ldrteq	r0, [lr], #-0
    1c84:	731b0000 	tstvc	fp, #0
    1c88:	25010070 	strcs	r0, [r1, #-112]	; 0xffffff90
    1c8c:	0000084b 	andeq	r0, r0, fp, asr #16
    1c90:	0000046a 	andeq	r0, r0, sl, ror #8
    1c94:	0100691c 	tsteq	r0, ip, lsl r9
    1c98:	0001c927 	andeq	ip, r1, r7, lsr #18
    1c9c:	00049600 	andeq	r9, r4, r0, lsl #12
    1ca0:	35fe1d00 	ldrbcc	r1, [lr, #3328]!	; 0xd00
    1ca4:	12740800 	rsbsne	r0, r4, #0, 16
    1ca8:	011e0000 	tsteq	lr, r0
    1cac:	7f740252 	svcvc	0x00740252
    1cb0:	0251011e 	subseq	r0, r1, #-2147483641	; 0x80000007
    1cb4:	011e0076 	tsteq	lr, r6, ror r0
    1cb8:	dc030550 	cfstr32le	mvfx0, [r3], {80}	; 0x50
    1cbc:	000800a2 	andeq	r0, r8, r2, lsr #1
    1cc0:	d0041600 	andle	r1, r4, r0, lsl #12
    1cc4:	1f000001 	svcne	0x00000001
    1cc8:	00000c25 	andeq	r0, r0, r5, lsr #24
    1ccc:	360c1c01 	strcc	r1, [ip], -r1, lsl #24
    1cd0:	00320800 	eorseq	r0, r2, r0, lsl #16
    1cd4:	9c010000 	stcls	0, cr0, [r1], {-0}
    1cd8:	00000891 	muleq	r0, r1, r8
    1cdc:	00362820 	eorseq	r2, r6, r0, lsr #16
    1ce0:	00127408 	andseq	r7, r2, r8, lsl #8
    1ce4:	00087d00 	andeq	r7, r8, r0, lsl #26
    1ce8:	50011e00 	andpl	r1, r1, r0, lsl #28
    1cec:	a2f00305 	rscsge	r0, r0, #335544320	; 0x14000000
    1cf0:	1d000800 	stcne	8, cr0, [r0, #-0]
    1cf4:	0800363c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip, sp}
    1cf8:	00001274 	andeq	r1, r0, r4, ror r2
    1cfc:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1d00:	00a30803 	adceq	r0, r3, r3, lsl #16
    1d04:	1f000008 	svcne	0x00000008
    1d08:	00000885 	andeq	r0, r0, r5, lsl #17
    1d0c:	36404801 	strbcc	r4, [r0], -r1, lsl #16
    1d10:	00100800 	andseq	r0, r0, r0, lsl #16
    1d14:	9c010000 	stcls	0, cr0, [r1], {-0}
    1d18:	000008ba 			; <UNDEFINED> instruction: 0x000008ba
    1d1c:	00364e1d 	eorseq	r4, r6, sp, lsl lr
    1d20:	00127408 	andseq	r7, r2, r8, lsl #8
    1d24:	50011e00 	andpl	r1, r1, r0, lsl #28
    1d28:	a31c0305 	tstge	ip, #335544320	; 0x14000000
    1d2c:	00000800 	andeq	r0, r0, r0, lsl #16
    1d30:	0008ff21 	andeq	pc, r8, r1, lsr #30
    1d34:	012f0100 	teqeq	pc, r0, lsl #2
    1d38:	000008e7 	andeq	r0, r0, r7, ror #17
    1d3c:	70736d22 	rsbsvc	r6, r3, r2, lsr #26
    1d40:	4b2f0100 	blmi	bc2148 <__RW_SIZE__+0xbc1bc8>
    1d44:	22000008 	andcs	r0, r0, #8
    1d48:	0100726c 	tsteq	r0, ip, ror #4
    1d4c:	0001d02f 	andeq	sp, r1, pc, lsr #32
    1d50:	73702200 	cmnvc	r0, #0, 4
    1d54:	2f010070 	svccs	0x00010070
    1d58:	0000084b 	andeq	r0, r0, fp, asr #16
    1d5c:	0aa31f00 	beq	fe8c9964 <MSP_BASE+0xde8c4964>
    1d60:	55010000 	strpl	r0, [r1, #-0]
    1d64:	08003650 	stmdaeq	r0, {r4, r6, r9, sl, ip, sp}
    1d68:	0000012a 	andeq	r0, r0, sl, lsr #2
    1d6c:	0ad49c01 	beq	ff528d78 <MSP_BASE+0xdf523d78>
    1d70:	6d1b0000 	ldcvs	0, cr0, [fp, #-0]
    1d74:	01007073 	tsteq	r0, r3, ror r0
    1d78:	00084b55 	andeq	r4, r8, r5, asr fp
    1d7c:	0004e300 	andeq	lr, r4, r0, lsl #6
    1d80:	726c1b00 	rsbvc	r1, ip, #0, 22
    1d84:	d0550100 	subsle	r0, r5, r0, lsl #2
    1d88:	1a000001 	bne	1d94 <__RW_SIZE__+0x1814>
    1d8c:	1b000005 	blne	1da8 <__RW_SIZE__+0x1828>
    1d90:	00707370 	rsbseq	r7, r0, r0, ror r3
    1d94:	084b5501 	stmdaeq	fp, {r0, r8, sl, ip, lr}^
    1d98:	05380000 	ldreq	r0, [r8, #-0]!
    1d9c:	ba230000 	blt	8c1da4 <__RW_SIZE__+0x8c1824>
    1da0:	64000008 	strvs	r0, [r0], #-8
    1da4:	68080036 	stmdavs	r8, {r1, r2, r4, r5}
    1da8:	01000000 	mrseq	r0, (UNDEF: 0)
    1dac:	000a4d59 	andeq	r4, sl, r9, asr sp
    1db0:	08db2400 	ldmeq	fp, {sl, sp}^
    1db4:	56010000 	strpl	r0, [r1], -r0
    1db8:	0008d124 	andeq	sp, r8, r4, lsr #2
    1dbc:	25550100 	ldrbcs	r0, [r5, #-256]	; 0xffffff00
    1dc0:	000008c6 	andeq	r0, r0, r6, asr #17
    1dc4:	00000556 	andeq	r0, r0, r6, asr r5
    1dc8:	00367220 	eorseq	r7, r6, r0, lsr #4
    1dcc:	00127408 	andseq	r7, r2, r8, lsl #8
    1dd0:	00096f00 	andeq	r6, r9, r0, lsl #30
    1dd4:	51011e00 	tstpl	r1, r0, lsl #28
    1dd8:	1e007502 	cfsh32ne	mvfx7, mvfx0, #2
    1ddc:	03055001 	movweq	r5, #20481	; 0x5001
    1de0:	0800a334 	stmdaeq	r0, {r2, r4, r5, r8, r9, sp, pc}
    1de4:	36802000 	strcc	r2, [r0], r0
    1de8:	12740800 	rsbsne	r0, r4, #0, 16
    1dec:	098c0000 	stmibeq	ip, {}	; <UNPREDICTABLE>
    1df0:	011e0000 	tsteq	lr, r0
    1df4:	00740251 	rsbseq	r0, r4, r1, asr r2
    1df8:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1dfc:	00a34c03 	adceq	r4, r3, r3, lsl #24
    1e00:	8e200008 	cdphi	0, 2, cr0, cr0, cr8, {0}
    1e04:	74080036 	strvc	r0, [r8], #-54	; 0xffffffca
    1e08:	a9000012 	stmdbge	r0, {r1, r4}
    1e0c:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    1e10:	76025101 	strvc	r5, [r2], -r1, lsl #2
    1e14:	50011e00 	andpl	r1, r1, r0, lsl #28
    1e18:	a3580305 	cmpge	r8, #335544320	; 0x14000000
    1e1c:	20000800 	andcs	r0, r0, r0, lsl #16
    1e20:	080036ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, sl, ip, sp}
    1e24:	00001274 	andeq	r1, r0, r4, ror r2
    1e28:	000009c8 	andeq	r0, r0, r8, asr #19
    1e2c:	0451011e 	ldrbeq	r0, [r1], #-286	; 0xfffffee2
    1e30:	1a3f0075 	bne	fc200c <__RW_SIZE__+0xfc1a8c>
    1e34:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1e38:	00a3e803 	adceq	lr, r3, r3, lsl #16
    1e3c:	e4200008 	strt	r0, [r0], #-8
    1e40:	74080036 	strvc	r0, [r8], #-54	; 0xffffffca
    1e44:	df000012 	svcle	0x00000012
    1e48:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    1e4c:	03055001 	movweq	r5, #20481	; 0x5001
    1e50:	0800a414 	stmdaeq	r0, {r2, r4, sl, sp, pc}
    1e54:	36f22000 	ldrbtcc	r2, [r2], r0
    1e58:	12740800 	rsbsne	r0, r4, #0, 16
    1e5c:	09f60000 	ldmibeq	r6!, {}^	; <UNPREDICTABLE>
    1e60:	011e0000 	tsteq	lr, r0
    1e64:	24030550 	strcs	r0, [r3], #-1360	; 0xfffffab0
    1e68:	000800a4 	andeq	r0, r8, r4, lsr #1
    1e6c:	00374e26 	eorseq	r4, r7, r6, lsr #28
    1e70:	00127408 	andseq	r7, r2, r8, lsl #8
    1e74:	375c2000 	ldrbcc	r2, [ip, -r0]
    1e78:	07ec0800 	strbeq	r0, [ip, r0, lsl #16]!
    1e7c:	0a1c0000 	beq	701e84 <__RW_SIZE__+0x701904>
    1e80:	011e0000 	tsteq	lr, r0
    1e84:	00740251 	rsbseq	r0, r4, r1, asr r2
    1e88:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1e8c:	00a38803 	adceq	r8, r3, r3, lsl #16
    1e90:	6a200008 	bvs	801eb8 <__RW_SIZE__+0x801938>
    1e94:	74080037 	strvc	r0, [r8], #-55	; 0xffffffc9
    1e98:	33000012 	movwcc	r0, #18
    1e9c:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    1ea0:	03055001 	movweq	r5, #20481	; 0x5001
    1ea4:	0800a3b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sp, pc}
    1ea8:	37781d00 	ldrbcc	r1, [r8, -r0, lsl #26]!
    1eac:	07ec0800 	strbeq	r0, [ip, r0, lsl #16]!
    1eb0:	011e0000 	tsteq	lr, r0
    1eb4:	00760251 	rsbseq	r0, r6, r1, asr r2
    1eb8:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1ebc:	00a3e403 	adceq	lr, r3, r3, lsl #8
    1ec0:	20000008 	andcs	r0, r0, r8
    1ec4:	08003664 	stmdaeq	r0, {r2, r5, r6, r9, sl, ip, sp}
    1ec8:	00001274 	andeq	r1, r0, r4, ror r2
    1ecc:	00000a64 	andeq	r0, r0, r4, ror #20
    1ed0:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1ed4:	00a32403 	adceq	r2, r3, r3, lsl #8
    1ed8:	04200008 	strteq	r0, [r0], #-8
    1edc:	74080037 	strvc	r0, [r8], #-55	; 0xffffffc9
    1ee0:	7b000012 	blvc	1f30 <__RW_SIZE__+0x19b0>
    1ee4:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    1ee8:	03055001 	movweq	r5, #20481	; 0x5001
    1eec:	0800a444 	stmdaeq	r0, {r2, r6, sl, sp, pc}
    1ef0:	37122000 	ldrcc	r2, [r2, -r0]
    1ef4:	12740800 	rsbsne	r0, r4, #0, 16
    1ef8:	0a920000 	beq	fe481f00 <MSP_BASE+0xde47cf00>
    1efc:	011e0000 	tsteq	lr, r0
    1f00:	58030550 	stmdapl	r3, {r4, r6, r8, sl}
    1f04:	000800a4 	andeq	r0, r8, r4, lsr #1
    1f08:	00372420 	eorseq	r2, r7, r0, lsr #8
    1f0c:	00127408 	andseq	r7, r2, r8, lsl #8
    1f10:	000aa900 	andeq	sl, sl, r0, lsl #18
    1f14:	50011e00 	andpl	r1, r1, r0, lsl #28
    1f18:	a4680305 	strbtge	r0, [r8], #-773	; 0xfffffcfb
    1f1c:	20000800 	andcs	r0, r0, r0, lsl #16
    1f20:	08003732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, ip, sp}
    1f24:	00001274 	andeq	r1, r0, r4, ror r2
    1f28:	00000ac0 	andeq	r0, r0, r0, asr #21
    1f2c:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1f30:	00a47c03 	adceq	r7, r4, r3, lsl #24
    1f34:	401d0008 	andsmi	r0, sp, r8
    1f38:	74080037 	strvc	r0, [r8], #-55	; 0xffffffc9
    1f3c:	1e000012 	mcrne	0, 0, r0, cr0, cr2, {0}
    1f40:	03055001 	movweq	r5, #20481	; 0x5001
    1f44:	0800a48c 	stmdaeq	r0, {r2, r3, r7, sl, sp, pc}
    1f48:	911f0000 	tstls	pc, r0
    1f4c:	0100000a 	tsteq	r0, sl
    1f50:	00377c6b 	eorseq	r7, r7, fp, ror #24
    1f54:	00001008 	andeq	r1, r0, r8
    1f58:	299c0100 	ldmibcs	ip, {r8}
    1f5c:	1b00000b 	blne	1f90 <__RW_SIZE__+0x1a10>
    1f60:	0070736d 	rsbseq	r7, r0, sp, ror #6
    1f64:	084b6b01 	stmdaeq	fp, {r0, r8, r9, fp, sp, lr}^
    1f68:	05820000 	streq	r0, [r2]
    1f6c:	6c1b0000 	ldcvs	0, cr0, [fp], {-0}
    1f70:	6b010072 	blvs	42140 <__RW_SIZE__+0x41bc0>
    1f74:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1f78:	000005a3 	andeq	r0, r0, r3, lsr #11
    1f7c:	7073701b 	rsbsvc	r7, r3, fp, lsl r0
    1f80:	4b6b0100 	blmi	1ac2388 <__RW_SIZE__+0x1ac1e08>
    1f84:	c4000008 	strgt	r0, [r0], #-8
    1f88:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    1f8c:	0800378a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sl, ip, sp}
    1f90:	00001274 	andeq	r1, r0, r4, ror r2
    1f94:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1f98:	00a4b003 	adceq	fp, r4, r3
    1f9c:	1f000008 	svcne	0x00000008
    1fa0:	00000c36 	andeq	r0, r0, r6, lsr ip
    1fa4:	378c7801 	strcc	r7, [ip, r1, lsl #16]
    1fa8:	00100800 	andseq	r0, r0, r0, lsl #16
    1fac:	9c010000 	stcls	0, cr0, [r1], {-0}
    1fb0:	00000b7e 	andeq	r0, r0, lr, ror fp
    1fb4:	70736d1b 	rsbsvc	r6, r3, fp, lsl sp
    1fb8:	4b780100 	blmi	1e023c0 <__RW_SIZE__+0x1e01e40>
    1fbc:	e5000008 	str	r0, [r0, #-8]
    1fc0:	1b000005 	blne	1fdc <__RW_SIZE__+0x1a5c>
    1fc4:	0100726c 	tsteq	r0, ip, ror #4
    1fc8:	0001d078 	andeq	sp, r1, r8, ror r0
    1fcc:	00060600 	andeq	r0, r6, r0, lsl #12
    1fd0:	73701b00 	cmnvc	r0, #0, 22
    1fd4:	78010070 	stmdavc	r1, {r4, r5, r6}
    1fd8:	0000084b 	andeq	r0, r0, fp, asr #16
    1fdc:	00000627 	andeq	r0, r0, r7, lsr #12
    1fe0:	00379a1d 	eorseq	r9, r7, sp, lsl sl
    1fe4:	00127408 	andseq	r7, r2, r8, lsl #8
    1fe8:	50011e00 	andpl	r1, r1, r0, lsl #28
    1fec:	a4cc0305 	strbge	r0, [ip], #773	; 0x305
    1ff0:	00000800 	andeq	r0, r0, r0, lsl #16
    1ff4:	0009e81f 	andeq	lr, r9, pc, lsl r8
    1ff8:	9c850100 	stflss	f0, [r5], {0}
    1ffc:	10080037 	andne	r0, r8, r7, lsr r0
    2000:	01000000 	mrseq	r0, (UNDEF: 0)
    2004:	000bd39c 	muleq	fp, ip, r3
    2008:	736d1b00 	cmnvc	sp, #0, 22
    200c:	85010070 	strhi	r0, [r1, #-112]	; 0xffffff90
    2010:	0000084b 	andeq	r0, r0, fp, asr #16
    2014:	00000648 	andeq	r0, r0, r8, asr #12
    2018:	00726c1b 	rsbseq	r6, r2, fp, lsl ip
    201c:	01d08501 	bicseq	r8, r0, r1, lsl #10
    2020:	06690000 	strbteq	r0, [r9], -r0
    2024:	701b0000 	andsvc	r0, fp, r0
    2028:	01007073 	tsteq	r0, r3, ror r0
    202c:	00084b85 	andeq	r4, r8, r5, lsl #23
    2030:	00068a00 	andeq	r8, r6, r0, lsl #20
    2034:	37aa1d00 	strcc	r1, [sl, r0, lsl #26]!
    2038:	12740800 	rsbsne	r0, r4, #0, 16
    203c:	011e0000 	tsteq	lr, r0
    2040:	d8030550 	stmdale	r3, {r4, r6, r8, sl}
    2044:	000800a4 	andeq	r0, r8, r4, lsr #1
    2048:	0bd01f00 	bleq	ff409c50 <MSP_BASE+0xdf404c50>
    204c:	92010000 	andls	r0, r1, #0
    2050:	080037ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, ip, sp}
    2054:	00000010 	andeq	r0, r0, r0, lsl r0
    2058:	0bfc9c01 	bleq	fff29064 <MSP_BASE+0xdff24064>
    205c:	ba1d0000 	blt	742064 <__RW_SIZE__+0x741ae4>
    2060:	74080037 	strvc	r0, [r8], #-55	; 0xffffffc9
    2064:	1e000012 	mcrne	0, 0, r0, cr0, cr2, {0}
    2068:	03055001 	movweq	r5, #20481	; 0x5001
    206c:	0800a4e8 	stmdaeq	r0, {r3, r5, r6, r7, sl, sp, pc}
    2070:	961f0000 	ldrls	r0, [pc], -r0
    2074:	01000008 	tsteq	r0, r8
    2078:	0037bc9f 	mlaseq	r7, pc, ip, fp	; <UNPREDICTABLE>
    207c:	00001008 	andeq	r1, r0, r8
    2080:	259c0100 	ldrcs	r0, [ip, #256]	; 0x100
    2084:	1d00000c 	stcne	0, cr0, [r0, #-48]	; 0xffffffd0
    2088:	080037ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, sl, ip, sp}
    208c:	00001274 	andeq	r1, r0, r4, ror r2
    2090:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2094:	00a4f403 	adceq	pc, r4, r3, lsl #8
    2098:	1f000008 	svcne	0x00000008
    209c:	00000b44 	andeq	r0, r0, r4, asr #22
    20a0:	37ccac01 	strbcc	sl, [ip, r1, lsl #24]
    20a4:	00100800 	andseq	r0, r0, r0, lsl #16
    20a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    20ac:	00000c4e 	andeq	r0, r0, lr, asr #24
    20b0:	0037da1d 	eorseq	sp, r7, sp, lsl sl
    20b4:	00127408 	andseq	r7, r2, r8, lsl #8
    20b8:	50011e00 	andpl	r1, r1, r0, lsl #28
    20bc:	a5040305 	strge	r0, [r4, #-773]	; 0xfffffcfb
    20c0:	00000800 	andeq	r0, r0, r0, lsl #16
    20c4:	000c0127 	andeq	r0, ip, r7, lsr #2
    20c8:	dcbb0100 	ldfles	f0, [fp]
    20cc:	0e080037 	mcreq	0, 0, r0, cr8, cr7, {1}
    20d0:	01000000 	mrseq	r0, (UNDEF: 0)
    20d4:	08d11f9c 	ldmeq	r1, {r2, r3, r4, r7, r8, r9, sl, fp, ip}^
    20d8:	c7010000 	strgt	r0, [r1, -r0]
    20dc:	080037ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}
    20e0:	00000006 	andeq	r0, r0, r6
    20e4:	0c7e9c01 	ldcleq	12, cr9, [lr], #-4
    20e8:	f2260000 	vhadd.s32	d0, d6, d0
    20ec:	51080037 	tstpl	r8, r7, lsr r0
    20f0:	00000008 	andeq	r0, r0, r8
    20f4:	0009581f 	andeq	r5, r9, pc, lsl r8
    20f8:	f4d30100 			; <UNDEFINED> instruction: 0xf4d30100
    20fc:	06080037 			; <UNDEFINED> instruction: 0x06080037
    2100:	01000000 	mrseq	r0, (UNDEF: 0)
    2104:	000c9d9c 	muleq	ip, ip, sp
    2108:	37fa2600 	ldrbcc	r2, [sl, r0, lsl #12]!
    210c:	08510800 	ldmdaeq	r1, {fp}^
    2110:	1f000000 	svcne	0x00000000
    2114:	00000ced 	andeq	r0, r0, sp, ror #25
    2118:	37fcdf01 	ldrbcc	sp, [ip, r1, lsl #30]!
    211c:	00060800 	andeq	r0, r6, r0, lsl #16
    2120:	9c010000 	stcls	0, cr0, [r1], {-0}
    2124:	00000cbc 			; <UNDEFINED> instruction: 0x00000cbc
    2128:	00380226 	eorseq	r0, r8, r6, lsr #4
    212c:	00085108 	andeq	r5, r8, r8, lsl #2
    2130:	c11f0000 	tstgt	pc, r0
    2134:	0100000b 	tsteq	r0, fp
    2138:	003804eb 	eorseq	r0, r8, fp, ror #9
    213c:	00000608 	andeq	r0, r0, r8, lsl #12
    2140:	db9c0100 	blle	fe702548 <MSP_BASE+0xde6fd548>
    2144:	2600000c 	strcs	r0, [r0], -ip
    2148:	0800380a 	stmdaeq	r0, {r1, r3, fp, ip, sp}
    214c:	00000851 	andeq	r0, r0, r1, asr r8
    2150:	0ac31f00 	beq	ff0c9d58 <MSP_BASE+0xdf0c4d58>
    2154:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    2158:	0800380c 	stmdaeq	r0, {r2, r3, fp, ip, sp}
    215c:	00000006 	andeq	r0, r0, r6
    2160:	0cfa9c01 	ldcleq	12, cr9, [sl], #4
    2164:	12260000 	eorne	r0, r6, #0
    2168:	51080038 	tstpl	r8, r8, lsr r0
    216c:	00000008 	andeq	r0, r0, r8
    2170:	000b9928 	andeq	r9, fp, r8, lsr #18
    2174:	01030100 	mrseq	r0, (UNDEF: 19)
    2178:	08003814 	stmdaeq	r0, {r2, r4, fp, ip, sp}
    217c:	00000006 	andeq	r0, r0, r6
    2180:	0d1a9c01 	ldceq	12, cr9, [sl, #-4]
    2184:	1a260000 	bne	98218c <__RW_SIZE__+0x981c0c>
    2188:	51080038 	tstpl	r8, r8, lsr r0
    218c:	00000008 	andeq	r0, r0, r8
    2190:	000ad428 	andeq	sp, sl, r8, lsr #8
    2194:	010f0100 	mrseq	r0, (UNDEF: 31)
    2198:	0800381c 	stmdaeq	r0, {r2, r3, r4, fp, ip, sp}
    219c:	00000006 	andeq	r0, r0, r6
    21a0:	0d3a9c01 	ldceq	12, cr9, [sl, #-4]!
    21a4:	22260000 	eorcs	r0, r6, #0
    21a8:	51080038 	tstpl	r8, r8, lsr r0
    21ac:	00000008 	andeq	r0, r0, r8
    21b0:	000b3328 	andeq	r3, fp, r8, lsr #6
    21b4:	011b0100 	tsteq	fp, r0, lsl #2
    21b8:	08003824 	stmdaeq	r0, {r2, r5, fp, ip, sp}
    21bc:	00000006 	andeq	r0, r0, r6
    21c0:	0d5a9c01 	ldcleq	12, cr9, [sl, #-4]
    21c4:	2a260000 	bcs	9821cc <__RW_SIZE__+0x981c4c>
    21c8:	51080038 	tstpl	r8, r8, lsr r0
    21cc:	00000008 	andeq	r0, r0, r8
    21d0:	000cdc28 	andeq	sp, ip, r8, lsr #24
    21d4:	01270100 	teqeq	r7, r0, lsl #2
    21d8:	0800382c 	stmdaeq	r0, {r2, r3, r5, fp, ip, sp}
    21dc:	00000006 	andeq	r0, r0, r6
    21e0:	0d7a9c01 	ldcleq	12, cr9, [sl, #-4]!
    21e4:	32260000 	eorcc	r0, r6, #0
    21e8:	51080038 	tstpl	r8, r8, lsr r0
    21ec:	00000008 	andeq	r0, r0, r8
    21f0:	00096728 	andeq	r6, r9, r8, lsr #14
    21f4:	01330100 	teqeq	r3, r0, lsl #2
    21f8:	08003834 	stmdaeq	r0, {r2, r4, r5, fp, ip, sp}
    21fc:	00000006 	andeq	r0, r0, r6
    2200:	0d9a9c01 	ldceq	12, cr9, [sl, #4]
    2204:	3a260000 	bcc	98220c <__RW_SIZE__+0x981c8c>
    2208:	51080038 	tstpl	r8, r8, lsr r0
    220c:	00000008 	andeq	r0, r0, r8
    2210:	0008a728 	andeq	sl, r8, r8, lsr #14
    2214:	013f0100 	teqeq	pc, r0, lsl #2
    2218:	0800383c 	stmdaeq	r0, {r2, r3, r4, r5, fp, ip, sp}
    221c:	00000006 	andeq	r0, r0, r6
    2220:	0dba9c01 	ldceq	12, cr9, [sl, #4]!
    2224:	42260000 	eormi	r0, r6, #0
    2228:	51080038 	tstpl	r8, r8, lsr r0
    222c:	00000008 	andeq	r0, r0, r8
    2230:	000cff28 	andeq	pc, ip, r8, lsr #30
    2234:	014b0100 	mrseq	r0, (UNDEF: 91)
    2238:	08003844 	stmdaeq	r0, {r2, r6, fp, ip, sp}
    223c:	00000006 	andeq	r0, r0, r6
    2240:	0dda9c01 	ldcleq	12, cr9, [sl, #4]
    2244:	4a260000 	bmi	98224c <__RW_SIZE__+0x981ccc>
    2248:	51080038 	tstpl	r8, r8, lsr r0
    224c:	00000008 	andeq	r0, r0, r8
    2250:	000b1a28 	andeq	r1, fp, r8, lsr #20
    2254:	01570100 	cmpeq	r7, r0, lsl #2
    2258:	0800384c 	stmdaeq	r0, {r2, r3, r6, fp, ip, sp}
    225c:	00000006 	andeq	r0, r0, r6
    2260:	0dfa9c01 	ldcleq	12, cr9, [sl, #4]!
    2264:	52260000 	eorpl	r0, r6, #0
    2268:	51080038 	tstpl	r8, r8, lsr r0
    226c:	00000008 	andeq	r0, r0, r8
    2270:	000cc328 	andeq	ip, ip, r8, lsr #6
    2274:	01630100 	cmneq	r3, r0, lsl #2
    2278:	08003854 	stmdaeq	r0, {r2, r4, r6, fp, ip, sp}
    227c:	00000006 	andeq	r0, r0, r6
    2280:	0e1a9c01 	cdpeq	12, 1, cr9, cr10, cr1, {0}
    2284:	5a260000 	bpl	98228c <__RW_SIZE__+0x981d0c>
    2288:	51080038 	tstpl	r8, r8, lsr r0
    228c:	00000008 	andeq	r0, r0, r8
    2290:	000a2c28 	andeq	r2, sl, r8, lsr #24
    2294:	016f0100 	cmneq	pc, r0, lsl #2
    2298:	0800385c 	stmdaeq	r0, {r2, r3, r4, r6, fp, ip, sp}
    229c:	00000006 	andeq	r0, r0, r6
    22a0:	0e3a9c01 	cdpeq	12, 3, cr9, cr10, cr1, {0}
    22a4:	62260000 	eorvs	r0, r6, #0
    22a8:	51080038 	tstpl	r8, r8, lsr r0
    22ac:	00000008 	andeq	r0, r0, r8
    22b0:	000b7628 	andeq	r7, fp, r8, lsr #12
    22b4:	017b0100 	cmneq	fp, r0, lsl #2
    22b8:	08003864 	stmdaeq	r0, {r2, r5, r6, fp, ip, sp}
    22bc:	00000006 	andeq	r0, r0, r6
    22c0:	0e5a9c01 	cdpeq	12, 5, cr9, cr10, cr1, {0}
    22c4:	6a260000 	bvs	9822cc <__RW_SIZE__+0x981d4c>
    22c8:	51080038 	tstpl	r8, r8, lsr r0
    22cc:	00000008 	andeq	r0, r0, r8
    22d0:	000ba828 	andeq	sl, fp, r8, lsr #16
    22d4:	01870100 	orreq	r0, r7, r0, lsl #2
    22d8:	0800386c 	stmdaeq	r0, {r2, r3, r5, r6, fp, ip, sp}
    22dc:	00000006 	andeq	r0, r0, r6
    22e0:	0e7a9c01 	cdpeq	12, 7, cr9, cr10, cr1, {0}
    22e4:	72260000 	eorvc	r0, r6, #0
    22e8:	51080038 	tstpl	r8, r8, lsr r0
    22ec:	00000008 	andeq	r0, r0, r8
    22f0:	0008b828 	andeq	fp, r8, r8, lsr #16
    22f4:	01930100 	orrseq	r0, r3, r0, lsl #2
    22f8:	08003874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip, sp}
    22fc:	00000006 	andeq	r0, r0, r6
    2300:	0e9a9c01 	cdpeq	12, 9, cr9, cr10, cr1, {0}
    2304:	7a260000 	bvc	98230c <__RW_SIZE__+0x981d8c>
    2308:	51080038 	tstpl	r8, r8, lsr r0
    230c:	00000008 	andeq	r0, r0, r8
    2310:	000ae528 	andeq	lr, sl, r8, lsr #10
    2314:	019f0100 	orrseq	r0, pc, r0, lsl #2
    2318:	0800387c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip, sp}
    231c:	00000006 	andeq	r0, r0, r6
    2320:	0eba9c01 	cdpeq	12, 11, cr9, cr10, cr1, {0}
    2324:	82260000 	eorhi	r0, r6, #0
    2328:	51080038 	tstpl	r8, r8, lsr r0
    232c:	00000008 	andeq	r0, r0, r8
    2330:	000a0028 	andeq	r0, sl, r8, lsr #32
    2334:	01ac0100 			; <UNDEFINED> instruction: 0x01ac0100
    2338:	08003884 	stmdaeq	r0, {r2, r7, fp, ip, sp}
    233c:	00000006 	andeq	r0, r0, r6
    2340:	0eda9c01 	cdpeq	12, 13, cr9, cr10, cr1, {0}
    2344:	8a260000 	bhi	98234c <__RW_SIZE__+0x981dcc>
    2348:	51080038 	tstpl	r8, r8, lsr r0
    234c:	00000008 	andeq	r0, r0, r8
    2350:	000c7228 	andeq	r7, ip, r8, lsr #4
    2354:	01b90100 			; <UNDEFINED> instruction: 0x01b90100
    2358:	0800388c 	stmdaeq	r0, {r2, r3, r7, fp, ip, sp}
    235c:	00000006 	andeq	r0, r0, r6
    2360:	0efa9c01 	cdpeq	12, 15, cr9, cr10, cr1, {0}
    2364:	92260000 	eorls	r0, r6, #0
    2368:	51080038 	tstpl	r8, r8, lsr r0
    236c:	00000008 	andeq	r0, r0, r8
    2370:	000af728 	andeq	pc, sl, r8, lsr #14
    2374:	01c50100 	biceq	r0, r5, r0, lsl #2
    2378:	08003894 	stmdaeq	r0, {r2, r4, r7, fp, ip, sp}
    237c:	00000006 	andeq	r0, r0, r6
    2380:	0f1a9c01 	svceq	0x001a9c01
    2384:	9a260000 	bls	98238c <__RW_SIZE__+0x981e0c>
    2388:	51080038 	tstpl	r8, r8, lsr r0
    238c:	00000008 	andeq	r0, r0, r8
    2390:	00091128 	andeq	r1, r9, r8, lsr #2
    2394:	01d10100 	bicseq	r0, r1, r0, lsl #2
    2398:	0800389c 	stmdaeq	r0, {r2, r3, r4, r7, fp, ip, sp}
    239c:	00000006 	andeq	r0, r0, r6
    23a0:	0f3a9c01 	svceq	0x003a9c01
    23a4:	a2260000 	eorge	r0, r6, #0
    23a8:	51080038 	tstpl	r8, r8, lsr r0
    23ac:	00000008 	andeq	r0, r0, r8
    23b0:	000d3f28 	andeq	r3, sp, r8, lsr #30
    23b4:	01df0100 	bicseq	r0, pc, r0, lsl #2
    23b8:	080038a4 	stmdaeq	r0, {r2, r5, r7, fp, ip, sp}
    23bc:	00000032 	andeq	r0, r0, r2, lsr r0
    23c0:	0f689c01 	svceq	0x00689c01
    23c4:	d2290000 	eorle	r0, r9, #0
    23c8:	b4000007 	strlt	r0, [r0], #-7
    23cc:	80080038 	andhi	r0, r8, r8, lsr r0
    23d0:	01000000 	mrseq	r0, (UNDEF: 0)
    23d4:	df2a01e4 	svcle	0x002a01e4
    23d8:	17000007 	strne	r0, [r0, -r7]
    23dc:	11280000 	teqne	r8, r0
    23e0:	0100000c 	tsteq	r0, ip
    23e4:	38d801ee 	ldmcc	r8, {r1, r2, r3, r5, r6, r7, r8}^
    23e8:	00060800 	andeq	r0, r6, r0, lsl #16
    23ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    23f0:	00000f88 	andeq	r0, r0, r8, lsl #31
    23f4:	0038de26 	eorseq	sp, r8, r6, lsr #28
    23f8:	00085108 	andeq	r5, r8, r8, lsl #2
    23fc:	19280000 	stmdbne	r8!, {}	; <UNPREDICTABLE>
    2400:	0100000a 	tsteq	r0, sl
    2404:	38e001fb 	stmiacc	r0!, {r0, r1, r3, r4, r5, r6, r7, r8}^
    2408:	00060800 	andeq	r0, r6, r0, lsl #16
    240c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2410:	00000fa8 	andeq	r0, r0, r8, lsr #31
    2414:	0038e626 	eorseq	lr, r8, r6, lsr #12
    2418:	00085108 	andeq	r5, r8, r8, lsl #2
    241c:	5f280000 	svcpl	0x00280000
    2420:	0100000a 	tsteq	r0, sl
    2424:	38e80208 	stmiacc	r8!, {r3, r9}^
    2428:	00060800 	andeq	r0, r6, r0, lsl #16
    242c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2430:	00000fc8 	andeq	r0, r0, r8, asr #31
    2434:	0038ee26 	eorseq	lr, r8, r6, lsr #28
    2438:	00085108 	andeq	r5, r8, r8, lsl #2
    243c:	8c280000 	stchi	0, cr0, [r8], #-0
    2440:	0100000c 	tsteq	r0, ip
    2444:	38f00214 	ldmcc	r0!, {r2, r4, r9}^
    2448:	00060800 	andeq	r0, r6, r0, lsl #16
    244c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2450:	00000fe8 	andeq	r0, r0, r8, ror #31
    2454:	0038f626 	eorseq	pc, r8, r6, lsr #12
    2458:	00085108 	andeq	r5, r8, r8, lsl #2
    245c:	91280000 	teqls	r8, r0
    2460:	0100000d 	tsteq	r0, sp
    2464:	38f80220 	ldmcc	r8!, {r5, r9}^
    2468:	00060800 	andeq	r0, r6, r0, lsl #16
    246c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2470:	00001008 	andeq	r1, r0, r8
    2474:	0038fe26 	eorseq	pc, r8, r6, lsr #28
    2478:	00085108 	andeq	r5, r8, r8, lsl #2
    247c:	45280000 	strmi	r0, [r8, #-0]!
    2480:	0100000a 	tsteq	r0, sl
    2484:	3900022c 	stmdbcc	r0, {r2, r3, r5, r9}
    2488:	00060800 	andeq	r0, r6, r0, lsl #16
    248c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2490:	00001028 	andeq	r1, r0, r8, lsr #32
    2494:	00390626 	eorseq	r0, r9, r6, lsr #12
    2498:	00085108 	andeq	r5, r8, r8, lsl #2
    249c:	e7280000 	str	r0, [r8, -r0]!
    24a0:	0100000b 	tsteq	r0, fp
    24a4:	3908023a 	stmdbcc	r8, {r1, r3, r4, r5, r9}
    24a8:	00360800 	eorseq	r0, r6, r0, lsl #16
    24ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    24b0:	00001056 	andeq	r1, r0, r6, asr r0
    24b4:	0007d229 	andeq	sp, r7, r9, lsr #4
    24b8:	00391400 	eorseq	r1, r9, r0, lsl #8
    24bc:	0000a008 	andeq	sl, r0, r8
    24c0:	023d0100 	eorseq	r0, sp, #0, 2
    24c4:	0007df2a 	andeq	sp, r7, sl, lsr #30
    24c8:	00001e00 	andeq	r1, r0, r0, lsl #28
    24cc:	000d7e28 	andeq	r7, sp, r8, lsr #28
    24d0:	02480100 	subeq	r0, r8, #0, 2
    24d4:	08003940 	stmdaeq	r0, {r6, r8, fp, ip, sp}
    24d8:	00000006 	andeq	r0, r0, r6
    24dc:	10769c01 	rsbsne	r9, r6, r1, lsl #24
    24e0:	46260000 	strtmi	r0, [r6], -r0
    24e4:	51080039 	tstpl	r8, r9, lsr r0
    24e8:	00000008 	andeq	r0, r0, r8
    24ec:	000c5f28 	andeq	r5, ip, r8, lsr #30
    24f0:	02540100 	subseq	r0, r4, #0, 2
    24f4:	08003948 	stmdaeq	r0, {r3, r6, r8, fp, ip, sp}
    24f8:	00000006 	andeq	r0, r0, r6
    24fc:	10969c01 	addsne	r9, r6, r1, lsl #24
    2500:	4e260000 	cdpmi	0, 2, cr0, cr6, cr0, {0}
    2504:	51080039 	tstpl	r8, r9, lsr r0
    2508:	00000008 	andeq	r0, r0, r8
    250c:	000c4728 	andeq	r4, ip, r8, lsr #14
    2510:	02600100 	rsbeq	r0, r0, #0, 2
    2514:	08003950 	stmdaeq	r0, {r4, r6, r8, fp, ip, sp}
    2518:	00000006 	andeq	r0, r0, r6
    251c:	10b69c01 	adcsne	r9, r6, r1, lsl #24
    2520:	56260000 	strtpl	r0, [r6], -r0
    2524:	51080039 	tstpl	r8, r9, lsr r0
    2528:	00000008 	andeq	r0, r0, r8
    252c:	00092428 	andeq	r2, r9, r8, lsr #8
    2530:	026c0100 	rsbeq	r0, ip, #0, 2
    2534:	08003958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip, sp}
    2538:	00000006 	andeq	r0, r0, r6
    253c:	10d69c01 	sbcsne	r9, r6, r1, lsl #24
    2540:	5e260000 	cdppl	0, 2, cr0, cr6, cr0, {0}
    2544:	51080039 	tstpl	r8, r9, lsr r0
    2548:	00000008 	andeq	r0, r0, r8
    254c:	00094328 	andeq	r4, r9, r8, lsr #6
    2550:	02780100 	rsbseq	r0, r8, #0, 2
    2554:	08003960 	stmdaeq	r0, {r5, r6, r8, fp, ip, sp}
    2558:	00000006 	andeq	r0, r0, r6
    255c:	10f69c01 	rscsne	r9, r6, r1, lsl #24
    2560:	66260000 	strtvs	r0, [r6], -r0
    2564:	51080039 	tstpl	r8, r9, lsr r0
    2568:	00000008 	andeq	r0, r0, r8
    256c:	000b0a28 	andeq	r0, fp, r8, lsr #20
    2570:	02840100 	addeq	r0, r4, #0, 2
    2574:	08003968 	stmdaeq	r0, {r3, r5, r6, r8, fp, ip, sp}
    2578:	00000006 	andeq	r0, r0, r6
    257c:	11169c01 	tstne	r6, r1, lsl #24
    2580:	6e260000 	cdpvs	0, 2, cr0, cr6, cr0, {0}
    2584:	51080039 	tstpl	r8, r9, lsr r0
    2588:	00000008 	andeq	r0, r0, r8
    258c:	0008ed28 	andeq	lr, r8, r8, lsr #26
    2590:	02930100 	addseq	r0, r3, #0, 2
    2594:	08003970 	stmdaeq	r0, {r4, r5, r6, r8, fp, ip, sp}
    2598:	00000030 	andeq	r0, r0, r0, lsr r0
    259c:	11449c01 	cmpne	r4, r1, lsl #24
    25a0:	d2290000 	eorle	r0, r9, #0
    25a4:	7c000007 	stcvc	0, cr0, [r0], {7}
    25a8:	c8080039 	stmdagt	r8, {r0, r3, r4, r5}
    25ac:	01000000 	mrseq	r0, (UNDEF: 0)
    25b0:	df2a0297 	svcle	0x002a0297
    25b4:	25000007 	strcs	r0, [r0, #-7]
    25b8:	66280000 	strtvs	r0, [r8], -r0
    25bc:	0100000d 	tsteq	r0, sp
    25c0:	39a002a1 	stmibcc	r0!, {r0, r5, r7, r9}
    25c4:	00060800 	andeq	r0, r6, r0, lsl #16
    25c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    25cc:	00001164 	andeq	r1, r0, r4, ror #2
    25d0:	0039a626 	eorseq	sl, r9, r6, lsr #12
    25d4:	00085108 	andeq	r5, r8, r8, lsl #2
    25d8:	18280000 	stmdane	r8!, {}	; <UNPREDICTABLE>
    25dc:	0100000d 	tsteq	r0, sp
    25e0:	39a802ad 	stmibcc	r8!, {r0, r2, r3, r5, r7, r9}
    25e4:	00060800 	andeq	r0, r6, r0, lsl #16
    25e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    25ec:	00001184 	andeq	r1, r0, r4, lsl #3
    25f0:	0039ae26 	eorseq	sl, r9, r6, lsr #28
    25f4:	00085108 	andeq	r5, r8, r8, lsl #2
    25f8:	2a280000 	bcs	a02600 <__RW_SIZE__+0xa02080>
    25fc:	0100000d 	tsteq	r0, sp
    2600:	39b002b9 	ldmibcc	r0!, {r0, r3, r4, r5, r7, r9}
    2604:	00060800 	andeq	r0, r6, r0, lsl #16
    2608:	9c010000 	stcls	0, cr0, [r1], {-0}
    260c:	000011a4 	andeq	r1, r0, r4, lsr #3
    2610:	0039b626 	eorseq	fp, r9, r6, lsr #12
    2614:	00085108 	andeq	r5, r8, r8, lsl #2
    2618:	52280000 	eorpl	r0, r8, #0
    261c:	0100000d 	tsteq	r0, sp
    2620:	39b802c5 	ldmibcc	r8!, {r0, r2, r6, r7, r9}
    2624:	00060800 	andeq	r0, r6, r0, lsl #16
    2628:	9c010000 	stcls	0, cr0, [r1], {-0}
    262c:	000011c4 	andeq	r1, r0, r4, asr #3
    2630:	0039be26 	eorseq	fp, r9, r6, lsr #28
    2634:	00085108 	andeq	r5, r8, r8, lsl #2
    2638:	7c280000 	stcvc	0, cr0, [r8], #-0
    263c:	0100000a 	tsteq	r0, sl
    2640:	39c002d1 	stmibcc	r0, {r0, r4, r6, r7, r9}^
    2644:	00060800 	andeq	r0, r6, r0, lsl #16
    2648:	9c010000 	stcls	0, cr0, [r1], {-0}
    264c:	000011e4 	andeq	r1, r0, r4, ror #3
    2650:	0039c626 	eorseq	ip, r9, r6, lsr #12
    2654:	00085108 	andeq	r5, r8, r8, lsl #2
    2658:	ba0c0000 	blt	302660 <__RW_SIZE__+0x3020e0>
    265c:	f4000007 	vst4.8	{d0-d3}, [r0], r7
    2660:	0d000011 	stceq	0, cr0, [r0, #-68]	; 0xffffffbc
    2664:	00000295 	muleq	r0, r5, r2
    2668:	552b0007 	strpl	r0, [fp, #-7]!
    266c:	0100000a 	tsteq	r0, sl
    2670:	00120523 	andseq	r0, r2, r3, lsr #10
    2674:	20030500 	andcs	r0, r3, r0, lsl #10
    2678:	120800a1 	andne	r0, r8, #161	; 0xa1
    267c:	000011e4 	andeq	r1, r0, r4, ror #3
    2680:	0000962c 	andeq	r9, r0, ip, lsr #12
    2684:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
    2688:	00001216 	andeq	r1, r0, r6, lsl r2
    268c:	0001c90e 	andeq	ip, r1, lr, lsl #18
    2690:	09ba2d00 	ldmibeq	sl!, {r8, sl, fp, sp}
    2694:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    2698:	00001216 	andeq	r1, r0, r6, lsl r2
    269c:	05840305 	streq	r0, [r4, #773]	; 0x305
    26a0:	472e2000 	strmi	r2, [lr, -r0]!
    26a4:	01000008 	tsteq	r0, r8
    26a8:	121601dd 	andsne	r0, r6, #1073741879	; 0x40000037
    26ac:	03050000 	movweq	r0, #20480	; 0x5000
    26b0:	20000588 	andcs	r0, r0, r8, lsl #11
    26b4:	0007ff2e 	andeq	pc, r7, lr, lsr #30
    26b8:	02380100 	eorseq	r0, r8, #0, 2
    26bc:	00001216 	andeq	r1, r0, r6, lsl r2
    26c0:	058c0305 	streq	r0, [ip, #773]	; 0x305
    26c4:	6e2e2000 	cdpvs	0, 2, cr2, cr14, cr0, {0}
    26c8:	01000007 	tsteq	r0, r7
    26cc:	12160290 	andsne	r0, r6, #144, 4
    26d0:	03050000 	movweq	r0, #20480	; 0x5000
    26d4:	20000594 	mulcs	r0, r4, r5
    26d8:	00078a2e 	andeq	r8, r7, lr, lsr #20
    26dc:	02910100 	addseq	r0, r1, #0, 2
    26e0:	00001216 	andeq	r1, r0, r6, lsl r2
    26e4:	05900305 	ldreq	r0, [r0, #773]	; 0x305
    26e8:	352f2000 	strcc	r2, [pc, #-0]!	; 26f0 <__RW_SIZE__+0x2170>
    26ec:	05000008 	streq	r0, [r0, #-8]
    26f0:	07ba3010 			; <UNDEFINED> instruction: 0x07ba3010
    26f4:	00310000 	eorseq	r0, r1, r0
    26f8:	00018000 	andeq	r8, r1, r0
    26fc:	e2000400 	and	r0, r0, #0, 8
    2700:	04000008 	streq	r0, [r0], #-8
    2704:	0000f201 	andeq	pc, r0, r1, lsl #4
    2708:	0dae0100 	stfeqs	f0, [lr]
    270c:	000e0000 	andeq	r0, lr, r0
    2710:	39c80000 	stmibcc	r8, {}^	; <UNPREDICTABLE>
    2714:	00c80800 	sbceq	r0, r8, r0, lsl #16
    2718:	06c00000 	strbeq	r0, [r0], r0
    271c:	01020000 	mrseq	r0, (UNDEF: 2)
    2720:	0000ad06 	andeq	sl, r0, r6, lsl #26
    2724:	08010200 	stmdaeq	r1, {r9}
    2728:	000000ab 	andeq	r0, r0, fp, lsr #1
    272c:	9c050202 	sfmls	f0, 4, [r5], {2}
    2730:	02000001 	andeq	r0, r0, #1
    2734:	00830702 	addeq	r0, r3, r2, lsl #14
    2738:	04020000 	streq	r0, [r2], #-0
    273c:	00000505 	andeq	r0, r0, r5, lsl #10
    2740:	01b20300 			; <UNDEFINED> instruction: 0x01b20300
    2744:	50030000 	andpl	r0, r3, r0
    2748:	00000053 	andeq	r0, r0, r3, asr r0
    274c:	e0070402 	and	r0, r7, r2, lsl #8
    2750:	02000000 	andeq	r0, r0, #0
    2754:	00000508 	andeq	r0, r0, r8, lsl #10
    2758:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    275c:	0000db07 	andeq	sp, r0, r7, lsl #22
    2760:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    2764:	00746e69 	rsbseq	r6, r4, r9, ror #28
    2768:	e5070402 	str	r0, [r7, #-1026]	; 0xfffffbfe
    276c:	02000000 	andeq	r0, r0, #0
    2770:	01880704 	orreq	r0, r8, r4, lsl #14
    2774:	48050000 	stmdami	r5, {}	; <UNPREDICTABLE>
    2778:	06000000 	streq	r0, [r0], -r0
    277c:	0000007d 	andeq	r0, r0, sp, ror r0
    2780:	6d021007 	stcvs	0, cr1, [r2, #-28]	; 0xffffffe4
    2784:	0000c501 	andeq	ip, r0, r1, lsl #10
    2788:	0dd40800 	ldcleq	8, cr0, [r4]
    278c:	6f020000 	svcvs	0x00020000
    2790:	00007d01 	andeq	r7, r0, r1, lsl #26
    2794:	d9080000 	stmdble	r8, {}	; <UNPREDICTABLE>
    2798:	0200000d 	andeq	r0, r0, #13
    279c:	007d0170 	rsbseq	r0, sp, r0, ror r1
    27a0:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    27a4:	004c4156 	subeq	r4, ip, r6, asr r1
    27a8:	7d017102 	stfvcs	f7, [r1, #-8]
    27ac:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    27b0:	000db808 	andeq	fp, sp, r8, lsl #16
    27b4:	01720200 	cmneq	r2, r0, lsl #4
    27b8:	00000082 	andeq	r0, r0, r2, lsl #1
    27bc:	ea0a000c 	b	2827f4 <__RW_SIZE__+0x282274>
    27c0:	0200000d 	andeq	r0, r0, #13
    27c4:	00870173 	addeq	r0, r7, r3, ror r1
    27c8:	01020000 	mrseq	r0, (UNDEF: 2)
    27cc:	0000b408 	andeq	fp, r0, r8, lsl #8
    27d0:	0dde0b00 	vldreq	d16, [lr]
    27d4:	03010000 	movweq	r0, #4096	; 0x1000
    27d8:	080039c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip, sp}
    27dc:	00000048 	andeq	r0, r0, r8, asr #32
    27e0:	00fd9c01 	rscseq	r9, sp, r1, lsl #24
    27e4:	f70c0000 			; <UNDEFINED> instruction: 0xf70c0000
    27e8:	0100000d 	tsteq	r0, sp
    27ec:	00006f03 	andeq	r6, r0, r3, lsl #30
    27f0:	0006ab00 	andeq	sl, r6, r0, lsl #22
    27f4:	be0d0000 	cdplt	0, 0, cr0, cr13, cr0, {0}
    27f8:	0100000d 	tsteq	r0, sp
    27fc:	0000680b 	andeq	r6, r0, fp, lsl #16
    2800:	003a1000 	eorseq	r1, sl, r0
    2804:	00001008 	andeq	r1, r0, r8
    2808:	0d9c0100 	ldfeqs	f0, [ip]
    280c:	00000e0c 	andeq	r0, r0, ip, lsl #28
    2810:	006f1001 	rsbeq	r1, pc, r1
    2814:	3a200000 	bcc	80281c <__RW_SIZE__+0x80229c>
    2818:	000c0800 	andeq	r0, ip, r0, lsl #16
    281c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2820:	000e1d0d 	andeq	r1, lr, sp, lsl #26
    2824:	6f150100 	svcvs	0x00150100
    2828:	2c000000 	stccs	0, cr0, [r0], {-0}
    282c:	0c08003a 	stceq	0, cr0, [r8], {58}	; 0x3a
    2830:	01000000 	mrseq	r0, (UNDEF: 0)
    2834:	0da10e9c 	stceq	14, cr0, [r1, #624]!	; 0x270
    2838:	1a010000 	bne	42840 <__RW_SIZE__+0x422c0>
    283c:	08003a38 	stmdaeq	r0, {r3, r4, r5, r9, fp, ip, sp}
    2840:	0000000e 	andeq	r0, r0, lr
    2844:	fc0b9c01 	stc2	12, cr9, [fp], {1}
    2848:	0100000d 	tsteq	r0, sp
    284c:	003a481f 	eorseq	r4, sl, pc, lsl r8
    2850:	00004808 	andeq	r4, r0, r8, lsl #16
    2854:	729c0100 	addsvc	r0, ip, #0, 2
    2858:	0c000001 	stceq	0, cr0, [r0], {1}
    285c:	00000df7 	strdeq	r0, [r0], -r7
    2860:	006f1f01 	rsbeq	r1, pc, r1, lsl #30
    2864:	06cc0000 	strbeq	r0, [ip], r0
    2868:	0f000000 	svceq	0x00000000
    286c:	00000096 	muleq	r0, r6, r0
    2870:	7e06ce02 	cdpvc	14, 0, cr12, cr6, cr2, {0}
    2874:	05000001 	streq	r0, [r0, #-1]
    2878:	00000068 	andeq	r0, r0, r8, rrx
    287c:	00085100 	andeq	r5, r8, r0, lsl #2
    2880:	cb000400 	blgt	3888 <__RW_SIZE__+0x3308>
    2884:	04000009 	streq	r0, [r0], #-9
    2888:	0000f201 	andeq	pc, r0, r1, lsl #4
    288c:	0e600100 	poweqs	f0, f0, f0
    2890:	000e0000 	andeq	r0, lr, r0
    2894:	3a900000 	bcc	fe40289c <MSP_BASE+0xde3fd89c>
    2898:	037c0800 	cmneq	ip, #0, 16
    289c:	075f0000 	ldrbeq	r0, [pc, -r0]
    28a0:	ae020000 	cdpge	0, 0, cr0, cr2, cr0, {0}
    28a4:	01000003 	tsteq	r0, r3
    28a8:	0164a803 	cmneq	r4, r3, lsl #16
    28ac:	ff030000 			; <UNDEFINED> instruction: 0xff030000
    28b0:	72000005 	andvc	r0, r0, #5
    28b4:	0003de03 	andeq	sp, r3, r3, lsl #28
    28b8:	52037400 	andpl	r7, r3, #0, 8
    28bc:	75000005 	strvc	r0, [r0, #-5]
    28c0:	0006a003 	andeq	sl, r6, r3
    28c4:	bd037600 	stclt	6, cr7, [r3, #-0]
    28c8:	7b000006 	blvc	28e8 <__RW_SIZE__+0x2368>
    28cc:	00068e03 	andeq	r8, r6, r3, lsl #28
    28d0:	c9037c00 	stmdbgt	r3, {sl, fp, ip, sp, lr}
    28d4:	7e000003 	cdpvc	0, 0, cr0, cr0, cr3, {0}
    28d8:	00066603 	andeq	r6, r6, r3, lsl #12
    28dc:	48037f00 	stmdami	r3, {r8, r9, sl, fp, ip, sp, lr}
    28e0:	00000005 	andeq	r0, r0, r5
    28e4:	00056b03 	andeq	r6, r5, r3, lsl #22
    28e8:	1d030100 	stfnes	f0, [r3, #-0]
    28ec:	02000007 	andeq	r0, r0, #7
    28f0:	0005ab03 	andeq	sl, r5, r3, lsl #22
    28f4:	89030300 	stmdbhi	r3, {r8, r9}
    28f8:	04000003 	streq	r0, [r0], #-3
    28fc:	0003d503 	andeq	sp, r3, r3, lsl #10
    2900:	99030500 	stmdbls	r3, {r8, sl}
    2904:	06000003 	streq	r0, [r0], -r3
    2908:	00062503 	andeq	r2, r6, r3, lsl #10
    290c:	b8030700 	stmdalt	r3, {r8, r9, sl}
    2910:	08000004 	stmdaeq	r0, {r2}
    2914:	0006f003 	andeq	pc, r6, r3
    2918:	60030900 	andvs	r0, r3, r0, lsl #18
    291c:	0a000005 	beq	2938 <__RW_SIZE__+0x23b8>
    2920:	00051f03 	andeq	r1, r5, r3, lsl #30
    2924:	76030b00 	strvc	r0, [r3], -r0, lsl #22
    2928:	0c000003 	stceq	0, cr0, [r0], {3}
    292c:	00057903 	andeq	r7, r5, r3, lsl #18
    2930:	29030d00 	stmdbcs	r3, {r8, sl, fp}
    2934:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    2938:	0006dd03 	andeq	sp, r6, r3, lsl #26
    293c:	ed030f00 	stc	15, cr0, [r3, #-0]
    2940:	10000004 	andne	r0, r0, r4
    2944:	00034c03 	andeq	r4, r3, r3, lsl #24
    2948:	00031100 	andeq	r1, r3, r0, lsl #2
    294c:	12000007 	andne	r0, r0, #7
    2950:	00047e03 	andeq	r7, r4, r3, lsl #28
    2954:	10031300 	andne	r1, r3, r0, lsl #6
    2958:	14000003 	strne	r0, [r0], #-3
    295c:	00047003 	andeq	r7, r4, r3
    2960:	3e031500 	cfsh32cc	mvfx1, mvfx3, #0
    2964:	16000003 	strne	r0, [r0], -r3
    2968:	0006b003 	andeq	fp, r6, r3
    296c:	08031700 	stmdaeq	r3, {r8, r9, sl, ip}
    2970:	18000004 	stmdane	r0, {r2}
    2974:	00059903 	andeq	r9, r5, r3, lsl #18
    2978:	3a031900 	bcc	c8d80 <__RW_SIZE__+0xc8800>
    297c:	1a000006 	bne	299c <__RW_SIZE__+0x241c>
    2980:	00061303 	andeq	r1, r6, r3, lsl #6
    2984:	7f031b00 	svcvc	0x00031b00
    2988:	1c000006 	stcne	0, cr0, [r0], {6}
    298c:	00051503 	andeq	r1, r5, r3, lsl #10
    2990:	6c031d00 	stcvs	13, cr1, [r3], {-0}
    2994:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
    2998:	00058c03 	andeq	r8, r5, r3, lsl #24
    299c:	59031f00 	stmdbpl	r3, {r8, r9, sl, fp, ip}
    29a0:	20000006 	andcs	r0, r0, r6
    29a4:	0004d303 	andeq	sp, r4, r3, lsl #6
    29a8:	5f032100 	svcpl	0x00032100
    29ac:	22000003 	andcs	r0, r0, #3
    29b0:	00041f03 	andeq	r1, r4, r3, lsl #30
    29b4:	ce032300 	cdpgt	3, 0, cr2, cr3, cr0, {0}
    29b8:	24000006 	strcs	r0, [r0], #-6
    29bc:	0005f303 	andeq	pc, r5, r3, lsl #6
    29c0:	9c032500 	cfstr32ls	mvfx2, [r3], {-0}
    29c4:	26000004 	strcs	r0, [r0], -r4
    29c8:	00070c03 	andeq	r0, r7, r3, lsl #24
    29cc:	a4032700 	strge	r2, [r3], #-1792	; 0xfffff900
    29d0:	28000003 	stmdacs	r0, {r0, r1}
    29d4:	00072e03 	andeq	r2, r7, r3, lsl #28
    29d8:	39032900 	stmdbcc	r3, {r8, fp, sp}
    29dc:	2a000005 	bcs	29f8 <__RW_SIZE__+0x2478>
    29e0:	04920400 	ldreq	r0, [r2], #1024	; 0x400
    29e4:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    29e8:	00002501 	andeq	r2, r0, r1, lsl #10
    29ec:	06010500 	streq	r0, [r1], -r0, lsl #10
    29f0:	000000ad 	andeq	r0, r0, sp, lsr #1
    29f4:	00026d06 	andeq	r6, r2, r6, lsl #26
    29f8:	822a0400 	eorhi	r0, sl, #0, 8
    29fc:	05000001 	streq	r0, [r0, #-1]
    2a00:	00ab0801 	adceq	r0, fp, r1, lsl #16
    2a04:	02050000 	andeq	r0, r5, #0
    2a08:	00019c05 	andeq	r9, r1, r5, lsl #24
    2a0c:	02d30600 	sbcseq	r0, r3, #0, 12
    2a10:	36040000 	strcc	r0, [r4], -r0
    2a14:	0000019b 	muleq	r0, fp, r1
    2a18:	83070205 	movwhi	r0, #29189	; 0x7205
    2a1c:	05000000 	streq	r0, [r0, #-0]
    2a20:	00050504 	andeq	r0, r5, r4, lsl #10
    2a24:	b2060000 	andlt	r0, r6, #0
    2a28:	04000001 	streq	r0, [r0], #-1
    2a2c:	0001b450 	andeq	fp, r1, r0, asr r4
    2a30:	07040500 	streq	r0, [r4, -r0, lsl #10]
    2a34:	000000e0 	andeq	r0, r0, r0, ror #1
    2a38:	00050805 	andeq	r0, r5, r5, lsl #16
    2a3c:	05000000 	streq	r0, [r0, #-0]
    2a40:	00db0708 	sbcseq	r0, fp, r8, lsl #14
    2a44:	04070000 	streq	r0, [r7], #-0
    2a48:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    2a4c:	07040500 	streq	r0, [r4, -r0, lsl #10]
    2a50:	000000e5 	andeq	r0, r0, r5, ror #1
    2a54:	020e0408 	andeq	r0, lr, #8, 8	; 0x8000000
    2a58:	00028584 	andeq	r8, r2, r4, lsl #11
    2a5c:	04030900 	streq	r0, [r3], #-2304	; 0xfffff700
    2a60:	86020000 	strhi	r0, [r2], -r0
    2a64:	0000029c 	muleq	r0, ip, r2
    2a68:	05b40900 	ldreq	r0, [r4, #2304]!	; 0x900
    2a6c:	87020000 	strhi	r0, [r2, -r0]
    2a70:	000002a1 	andeq	r0, r0, r1, lsr #5
    2a74:	06c90920 	strbeq	r0, [r9], r0, lsr #18
    2a78:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    2a7c:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    2a80:	04160980 	ldreq	r0, [r6], #-2432	; 0xfffff680
    2a84:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
    2a88:	000002a1 	andeq	r0, r0, r1, lsr #5
    2a8c:	06fb0aa0 	ldrbteq	r0, [fp], r0, lsr #21
    2a90:	8a020000 	bhi	82a98 <__RW_SIZE__+0x82518>
    2a94:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    2a98:	be0a0100 	adflte	f0, f2, f0
    2a9c:	02000005 	andeq	r0, r0, #5
    2aa0:	0002a18b 	andeq	sl, r2, fp, lsl #3
    2aa4:	0a012000 	beq	4aaac <__RW_SIZE__+0x4a52c>
    2aa8:	00000574 	andeq	r0, r0, r4, ror r5
    2aac:	02bb8c02 	adcseq	r8, fp, #512	; 0x200
    2ab0:	01800000 	orreq	r0, r0, r0
    2ab4:	0005c80a 	andeq	ip, r5, sl, lsl #16
    2ab8:	a18d0200 	orrge	r0, sp, r0, lsl #4
    2abc:	a0000002 	andge	r0, r0, r2
    2ac0:	06d80a01 	ldrbeq	r0, [r8], r1, lsl #20
    2ac4:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
    2ac8:	000002c0 	andeq	r0, r0, r0, asr #5
    2acc:	d20a0200 	andle	r0, sl, #0, 4
    2ad0:	02000005 	andeq	r0, r0, #5
    2ad4:	0002c58f 	andeq	ip, r2, pc, lsl #11
    2ad8:	0b022000 	bleq	8aae0 <__RW_SIZE__+0x8a560>
    2adc:	02005049 	andeq	r5, r0, #73	; 0x49
    2ae0:	0002e590 	muleq	r2, r0, r5
    2ae4:	0a030000 	beq	c2aec <__RW_SIZE__+0xc256c>
    2ae8:	000005dc 	ldrdeq	r0, [r0], -ip
    2aec:	02ea9102 	rsceq	r9, sl, #-2147483648	; 0x80000000
    2af0:	03f00000 	mvnseq	r0, #0
    2af4:	0005a60a 	andeq	sl, r5, sl, lsl #12
    2af8:	fb920200 	blx	fe483302 <MSP_BASE+0xde47e302>
    2afc:	00000002 	andeq	r0, r0, r2
    2b00:	a90c000e 	stmdbge	ip, {r1, r2, r3}
    2b04:	95000001 	strls	r0, [r0, #-1]
    2b08:	0d000002 	stceq	0, cr0, [r0, #-8]
    2b0c:	00000295 	muleq	r0, r5, r2
    2b10:	04050007 	streq	r0, [r5], #-7
    2b14:	00018807 	andeq	r8, r1, r7, lsl #16
    2b18:	02850e00 	addeq	r0, r5, #0, 28
    2b1c:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    2b20:	b1000001 	tstlt	r0, r1
    2b24:	0d000002 	stceq	0, cr0, [r0, #-8]
    2b28:	00000295 	muleq	r0, r5, r2
    2b2c:	850e0017 	strhi	r0, [lr, #-23]	; 0xffffffe9
    2b30:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    2b34:	00000285 	andeq	r0, r0, r5, lsl #5
    2b38:	0002850e 	andeq	r8, r2, lr, lsl #10
    2b3c:	02850e00 	addeq	r0, r5, #0, 28
    2b40:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    2b44:	d5000001 	strle	r0, [r0, #-1]
    2b48:	0d000002 	stceq	0, cr0, [r0, #-8]
    2b4c:	00000295 	muleq	r0, r5, r2
    2b50:	770c0037 	smladxvc	ip, r7, r0, r0
    2b54:	e5000001 	str	r0, [r0, #-1]
    2b58:	0d000002 	stceq	0, cr0, [r0, #-8]
    2b5c:	00000295 	muleq	r0, r5, r2
    2b60:	d50e00ef 	strle	r0, [lr, #-239]	; 0xffffff11
    2b64:	0c000002 	stceq	0, cr0, [r0], {2}
    2b68:	000001a9 	andeq	r0, r0, r9, lsr #3
    2b6c:	000002fb 	strdeq	r0, [r0], -fp
    2b70:	0002950f 	andeq	r9, r2, pc, lsl #10
    2b74:	00028300 	andeq	r8, r2, r0, lsl #6
    2b78:	0001a90e 	andeq	sl, r1, lr, lsl #18
    2b7c:	06300600 	ldrteq	r0, [r0], -r0, lsl #12
    2b80:	93020000 	movwls	r0, #8192	; 0x2000
    2b84:	000001d7 	ldrdeq	r0, [r0], -r7
    2b88:	0001900e 	andeq	r9, r1, lr
    2b8c:	031c1000 	tsteq	ip, #0
    2b90:	037503e9 	cmneq	r5, #-1543503869	; 0xa4000003
    2b94:	43110000 	tstmi	r1, #0
    2b98:	03004c52 	movweq	r4, #3154	; 0xc52
    2b9c:	02fb03eb 	rscseq	r0, fp, #-1409286141	; 0xac000003
    2ba0:	11000000 	mrsne	r0, (UNDEF: 0)
    2ba4:	00485243 	subeq	r5, r8, r3, asr #4
    2ba8:	fb03ec03 	blx	fdbbe <__RW_SIZE__+0xfd63e>
    2bac:	04000002 	streq	r0, [r0], #-2
    2bb0:	52444911 	subpl	r4, r4, #278528	; 0x44000
    2bb4:	03ed0300 	mvneq	r0, #0, 6
    2bb8:	000002fb 	strdeq	r0, [r0], -fp
    2bbc:	444f1108 	strbmi	r1, [pc], #-264	; 2bc4 <__RW_SIZE__+0x2644>
    2bc0:	ee030052 	mcr	0, 0, r0, cr3, cr2, {2}
    2bc4:	0002fb03 	andeq	pc, r2, r3, lsl #22
    2bc8:	33120c00 	tstcc	r2, #0, 24
    2bcc:	03000003 	movweq	r0, #3
    2bd0:	02fb03ef 	rscseq	r0, fp, #-1140850685	; 0xbc000003
    2bd4:	11100000 	tstne	r0, r0
    2bd8:	00525242 	subseq	r5, r2, r2, asr #4
    2bdc:	fb03f003 	blx	febf2 <__RW_SIZE__+0xfe672>
    2be0:	14000002 	strne	r0, [r0], #-2
    2be4:	00072912 	andeq	r2, r7, r2, lsl r9
    2be8:	03f10300 	mvnseq	r0, #0, 6
    2bec:	000002fb 	strdeq	r0, [r0], -fp
    2bf0:	4c040018 	stcmi	0, cr0, [r4], {24}
    2bf4:	03000006 	movweq	r0, #6
    2bf8:	031003f2 	tsteq	r0, #-939524093	; 0xc8000003
    2bfc:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    2c00:	0c043403 	cfstrseq	mvf3, [r4], {3}
    2c04:	11000004 	tstne	r0, r4
    2c08:	03005243 	movweq	r5, #579	; 0x243
    2c0c:	02fb0436 	rscseq	r0, fp, #905969664	; 0x36000000
    2c10:	12000000 	andne	r0, r0, #0
    2c14:	00000053 	andeq	r0, r0, r3, asr r0
    2c18:	fb043703 	blx	11082e <__RW_SIZE__+0x1102ae>
    2c1c:	04000002 	streq	r0, [r0], #-2
    2c20:	52494311 	subpl	r4, r9, #1140850688	; 0x44000000
    2c24:	04380300 	ldrteq	r0, [r8], #-768	; 0xfffffd00
    2c28:	000002fb 	strdeq	r0, [r0], -fp
    2c2c:	00d21208 	sbcseq	r1, r2, r8, lsl #4
    2c30:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
    2c34:	0002fb04 	andeq	pc, r2, r4, lsl #22
    2c38:	7a120c00 	bvc	485c40 <__RW_SIZE__+0x4856c0>
    2c3c:	03000000 	movweq	r0, #0
    2c40:	02fb043a 	rscseq	r0, fp, #973078528	; 0x3a000000
    2c44:	12100000 	andsne	r0, r0, #0
    2c48:	00000066 	andeq	r0, r0, r6, rrx
    2c4c:	fb043b03 	blx	111862 <__RW_SIZE__+0x1112e2>
    2c50:	14000002 	strne	r0, [r0], #-2
    2c54:	0000c212 	andeq	ip, r0, r2, lsl r2
    2c58:	043c0300 	ldrteq	r0, [ip], #-768	; 0xfffffd00
    2c5c:	000002fb 	strdeq	r0, [r0], -fp
    2c60:	00ca1218 	sbceq	r1, sl, r8, lsl r2
    2c64:	3d030000 	stccc	0, cr0, [r3, #-0]
    2c68:	0002fb04 	andeq	pc, r2, r4, lsl #22
    2c6c:	4e121c00 	cdpmi	12, 1, cr1, cr2, cr0, {0}
    2c70:	03000000 	movweq	r0, #0
    2c74:	02fb043e 	rscseq	r0, fp, #1040187392	; 0x3e000000
    2c78:	11200000 	teqne	r0, r0
    2c7c:	00525343 	subseq	r5, r2, r3, asr #6
    2c80:	fb043f03 	blx	112896 <__RW_SIZE__+0x112316>
    2c84:	24000002 	strcs	r0, [r0], #-2
    2c88:	01a60400 			; <UNDEFINED> instruction: 0x01a60400
    2c8c:	4a030000 	bmi	c2c94 <__RW_SIZE__+0xc2714>
    2c90:	00038104 	andeq	r8, r3, r4, lsl #2
    2c94:	03501000 	cmpeq	r0, #0
    2c98:	062904a2 	strteq	r0, [r9], -r2, lsr #9
    2c9c:	43110000 	tstmi	r1, #0
    2ca0:	03003152 	movweq	r3, #338	; 0x152
    2ca4:	030b04a4 	movweq	r0, #46244	; 0xb4a4
    2ca8:	12000000 	andne	r0, r0, #0
    2cac:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    2cb0:	9004a503 	andls	sl, r4, r3, lsl #10
    2cb4:	02000001 	andeq	r0, r0, #1
    2cb8:	32524311 	subscc	r4, r2, #1140850688	; 0x44000000
    2cbc:	04a60300 	strteq	r0, [r6], #768	; 0x300
    2cc0:	0000030b 	andeq	r0, r0, fp, lsl #6
    2cc4:	0b621204 	bleq	18874dc <__RW_SIZE__+0x1886f5c>
    2cc8:	a7030000 	strge	r0, [r3, -r0]
    2ccc:	00019004 	andeq	r9, r1, r4
    2cd0:	31120600 	tstcc	r2, r0, lsl #12
    2cd4:	0300000c 	movweq	r0, #12
    2cd8:	030b04a8 	movweq	r0, #46248	; 0xb4a8
    2cdc:	12080000 	andne	r0, r8, #0
    2ce0:	000005be 			; <UNDEFINED> instruction: 0x000005be
    2ce4:	9004a903 	andls	sl, r4, r3, lsl #18
    2ce8:	0a000001 	beq	2cf4 <__RW_SIZE__+0x2774>
    2cec:	00089112 	andeq	r9, r8, r2, lsl r1
    2cf0:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    2cf4:	0000030b 	andeq	r0, r0, fp, lsl #6
    2cf8:	05c8120c 	strbeq	r1, [r8, #524]	; 0x20c
    2cfc:	ab030000 	blge	c2d04 <__RW_SIZE__+0xc2784>
    2d00:	00019004 	andeq	r9, r1, r4
    2d04:	53110e00 	tstpl	r1, #0, 28
    2d08:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    2d0c:	00030b04 	andeq	r0, r3, r4, lsl #22
    2d10:	d2121000 	andsle	r1, r2, #0
    2d14:	03000005 	movweq	r0, #5
    2d18:	019004ad 	orrseq	r0, r0, sp, lsr #9
    2d1c:	11120000 	tstne	r2, r0
    2d20:	00524745 	subseq	r4, r2, r5, asr #14
    2d24:	0b04ae03 	bleq	12e538 <__RW_SIZE__+0x12dfb8>
    2d28:	14000003 	strne	r0, [r0], #-3
    2d2c:	0005dc12 	andeq	sp, r5, r2, lsl ip
    2d30:	04af0300 	strteq	r0, [pc], #768	; 2d38 <__RW_SIZE__+0x27b8>
    2d34:	00000190 	muleq	r0, r0, r1
    2d38:	09371216 	ldmdbeq	r7!, {r1, r2, r4, r9, ip}
    2d3c:	b0030000 	andlt	r0, r3, r0
    2d40:	00030b04 	andeq	r0, r3, r4, lsl #22
    2d44:	6c121800 	ldcvs	8, cr1, [r2], {-0}
    2d48:	0300000b 	movweq	r0, #11
    2d4c:	019004b1 			; <UNDEFINED> instruction: 0x019004b1
    2d50:	121a0000 	andsne	r0, sl, #0
    2d54:	0000093d 	andeq	r0, r0, sp, lsr r9
    2d58:	0b04b203 	bleq	12f56c <__RW_SIZE__+0x12efec>
    2d5c:	1c000003 	stcne	0, cr0, [r0], {3}
    2d60:	000bf712 	andeq	pc, fp, r2, lsl r7	; <UNPREDICTABLE>
    2d64:	04b30300 	ldrteq	r0, [r3], #768	; 0x300
    2d68:	00000190 	muleq	r0, r0, r1
    2d6c:	09fb121e 	ldmibeq	fp!, {r1, r2, r3, r4, r9, ip}^
    2d70:	b4030000 	strlt	r0, [r3], #-0
    2d74:	00030b04 	andeq	r0, r3, r4, lsl #22
    2d78:	9f122000 	svcls	0x00122000
    2d7c:	0300000c 	movweq	r0, #12
    2d80:	019004b5 			; <UNDEFINED> instruction: 0x019004b5
    2d84:	11220000 	teqne	r2, r0
    2d88:	00544e43 	subseq	r4, r4, r3, asr #28
    2d8c:	0b04b603 	bleq	1305a0 <__RW_SIZE__+0x130020>
    2d90:	24000003 	strcs	r0, [r0], #-3
    2d94:	000b8f12 	andeq	r8, fp, r2, lsl pc
    2d98:	04b70300 	ldrteq	r0, [r7], #768	; 0x300
    2d9c:	00000190 	muleq	r0, r0, r1
    2da0:	53501126 	cmppl	r0, #-2147483639	; 0x80000009
    2da4:	b8030043 	stmdalt	r3, {r0, r1, r6}
    2da8:	00030b04 	andeq	r0, r3, r4, lsl #22
    2dac:	78122800 	ldmdavc	r2, {fp, sp}
    2db0:	03000009 	movweq	r0, #9
    2db4:	019004b9 			; <UNDEFINED> instruction: 0x019004b9
    2db8:	112a0000 	teqne	sl, r0
    2dbc:	00525241 	subseq	r5, r2, r1, asr #4
    2dc0:	0b04ba03 	bleq	1315d4 <__RW_SIZE__+0x131054>
    2dc4:	2c000003 	stccs	0, cr0, [r0], {3}
    2dc8:	00098312 	andeq	r8, r9, r2, lsl r3
    2dcc:	04bb0300 	ldrteq	r0, [fp], #768	; 0x300
    2dd0:	00000190 	muleq	r0, r0, r1
    2dd4:	4352112e 	cmpmi	r2, #-2147483637	; 0x8000000b
    2dd8:	bc030052 	stclt	0, cr0, [r3], {82}	; 0x52
    2ddc:	00030b04 	andeq	r0, r3, r4, lsl #22
    2de0:	8e123000 	cdphi	0, 1, cr3, cr2, cr0, {0}
    2de4:	03000009 	movweq	r0, #9
    2de8:	019004bd 			; <UNDEFINED> instruction: 0x019004bd
    2dec:	12320000 	eorsne	r0, r2, #0
    2df0:	00000ca9 	andeq	r0, r0, r9, lsr #25
    2df4:	0b04be03 	bleq	132608 <__RW_SIZE__+0x132088>
    2df8:	34000003 	strcc	r0, [r0], #-3
    2dfc:	00099912 	andeq	r9, r9, r2, lsl r9
    2e00:	04bf0300 	ldrteq	r0, [pc], #768	; 2e08 <__RW_SIZE__+0x2888>
    2e04:	00000190 	muleq	r0, r0, r1
    2e08:	090c1236 	stmdbeq	ip, {r1, r2, r4, r5, r9, ip}
    2e0c:	c0030000 	andgt	r0, r3, r0
    2e10:	00030b04 	andeq	r0, r3, r4, lsl #22
    2e14:	a4123800 	ldrge	r3, [r2], #-2048	; 0xfffff800
    2e18:	03000009 	movweq	r0, #9
    2e1c:	019004c1 	orrseq	r0, r0, r1, asr #9
    2e20:	123a0000 	eorsne	r0, sl, #0
    2e24:	00000cae 	andeq	r0, r0, lr, lsr #25
    2e28:	0b04c203 	bleq	13363c <__RW_SIZE__+0x1330bc>
    2e2c:	3c000003 	stccc	0, cr0, [r0], {3}
    2e30:	0009af12 	andeq	sl, r9, r2, lsl pc
    2e34:	04c30300 	strbeq	r0, [r3], #768	; 0x300
    2e38:	00000190 	muleq	r0, r0, r1
    2e3c:	0cb3123e 	lfmeq	f1, 4, [r3], #248	; 0xf8
    2e40:	c4030000 	strgt	r0, [r3], #-0
    2e44:	00030b04 	andeq	r0, r3, r4, lsl #22
    2e48:	b8124000 	ldmdalt	r2, {lr}
    2e4c:	0300000c 	movweq	r0, #12
    2e50:	019004c5 	orrseq	r0, r0, r5, asr #9
    2e54:	12420000 	subne	r0, r2, #0
    2e58:	00000a77 	andeq	r0, r0, r7, ror sl
    2e5c:	0b04c603 	bleq	134670 <__RW_SIZE__+0x1340f0>
    2e60:	44000003 	strmi	r0, [r0], #-3
    2e64:	0009c712 	andeq	ip, r9, r2, lsl r7
    2e68:	04c70300 	strbeq	r0, [r7], #768	; 0x300
    2e6c:	00000190 	muleq	r0, r0, r1
    2e70:	43441146 	movtmi	r1, #16710	; 0x4146
    2e74:	c8030052 	stmdagt	r3, {r1, r4, r6}
    2e78:	00030b04 	andeq	r0, r3, r4, lsl #22
    2e7c:	d2124800 	andsle	r4, r2, #0, 16
    2e80:	03000009 	movweq	r0, #9
    2e84:	019004c9 	orrseq	r0, r0, r9, asr #9
    2e88:	124a0000 	subne	r0, sl, #0
    2e8c:	00000c5a 	andeq	r0, r0, sl, asr ip
    2e90:	0b04ca03 	bleq	1356a4 <__RW_SIZE__+0x135124>
    2e94:	4c000003 	stcmi	0, cr0, [r0], {3}
    2e98:	0009dd12 	andeq	sp, r9, r2, lsl sp
    2e9c:	04cb0300 	strbeq	r0, [fp], #768	; 0x300
    2ea0:	00000190 	muleq	r0, r0, r1
    2ea4:	e104004e 	crc32b	r0, r4, lr
    2ea8:	03000008 	movweq	r0, #8
    2eac:	041804cc 	ldreq	r0, [r8], #-1228	; 0xfffffb34
    2eb0:	01050000 	mrseq	r0, (UNDEF: 5)
    2eb4:	0000b408 	andeq	fp, r0, r8, lsl #8
    2eb8:	05001300 	streq	r1, [r0, #-768]	; 0xfffffd00
    2ebc:	13020000 	movwne	r0, #8192	; 0x2000
    2ec0:	06560306 	ldrbeq	r0, [r6], -r6, lsl #6
    2ec4:	ae140000 	cdpge	0, 1, cr0, cr4, cr0, {0}
    2ec8:	02000003 	andeq	r0, r0, #3
    2ecc:	01640613 	cmneq	r4, r3, lsl r6
    2ed0:	13000000 	movwne	r0, #0
    2ed4:	0000043c 	andeq	r0, r0, ip, lsr r4
    2ed8:	0305de02 	movweq	sp, #24066	; 0x5e02
    2edc:	00000670 	andeq	r0, r0, r0, ror r6
    2ee0:	0003ae14 	andeq	sl, r3, r4, lsl lr
    2ee4:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
    2ee8:	00000164 	andeq	r0, r0, r4, ror #2
    2eec:	04c31300 	strbeq	r1, [r3], #768	; 0x300
    2ef0:	eb020000 	bl	82ef8 <__RW_SIZE__+0x82978>
    2ef4:	068a0305 	streq	r0, [sl], r5, lsl #6
    2ef8:	ae140000 	cdpge	0, 1, cr0, cr4, cr0, {0}
    2efc:	02000003 	andeq	r0, r0, #3
    2f00:	016405eb 	smultteq	r4, fp, r5
    2f04:	15000000 	strne	r0, [r0, #-0]
    2f08:	00000eb2 			; <UNDEFINED> instruction: 0x00000eb2
    2f0c:	3a901101 	bcc	fe407318 <MSP_BASE+0xde402318>
    2f10:	003e0800 	eorseq	r0, lr, r0, lsl #16
    2f14:	9c010000 	stcls	0, cr0, [r1], {-0}
    2f18:	000ec716 	andeq	ip, lr, r6, lsl r7
    2f1c:	d01d0100 	andsle	r0, sp, r0, lsl #2
    2f20:	d0000001 	andle	r0, r0, r1
    2f24:	2608003a 			; <UNDEFINED> instruction: 0x2608003a
    2f28:	01000000 	mrseq	r0, (UNDEF: 0)
    2f2c:	0006cf9c 	muleq	r6, ip, pc	; <UNPREDICTABLE>
    2f30:	0e511700 	cdpeq	7, 5, cr1, cr1, cr0, {0}
    2f34:	1f010000 	svcne	0x00010000
    2f38:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2f3c:	0a00730e 	beq	1fb7c <__RW_SIZE__+0x1f5fc>
    2f40:	091affff 	ldmdbeq	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2f44:	ec231eec 	stc	14, cr1, [r3], #-944	; 0xfffffc50
    2f48:	009f4fff 			; <UNDEFINED> instruction: 0x009f4fff
    2f4c:	000e8e18 	andeq	r8, lr, r8, lsl lr
    2f50:	f8410100 			; <UNDEFINED> instruction: 0xf8410100
    2f54:	e408003a 	str	r0, [r8], #-58	; 0xffffffc6
    2f58:	01000000 	mrseq	r0, (UNDEF: 0)
    2f5c:	00070c9c 	muleq	r7, ip, ip
    2f60:	0e511900 	cdpeq	9, 5, cr1, cr1, cr0, {0}
    2f64:	41010000 	mrsmi	r0, (UNDEF: 1)
    2f68:	000001c9 	andeq	r0, r0, r9, asr #3
    2f6c:	000006ed 	andeq	r0, r0, sp, ror #13
    2f70:	0100691a 	tsteq	r0, sl, lsl r9
    2f74:	0001c943 	andeq	ip, r1, r3, asr #18
    2f78:	00070e00 	andeq	r0, r7, r0, lsl #28
    2f7c:	00741b00 	rsbseq	r1, r4, r0, lsl #22
    2f80:	01d04401 	bicseq	r4, r0, r1, lsl #8
    2f84:	50010000 	andpl	r0, r1, r0
    2f88:	0e331800 	cdpeq	8, 3, cr1, cr3, cr0, {0}
    2f8c:	62010000 	andvs	r0, r1, #0
    2f90:	08003bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp, ip, sp}
    2f94:	00000062 	andeq	r0, r0, r2, rrx
    2f98:	07319c01 	ldreq	r9, [r1, -r1, lsl #24]!
    2f9c:	51190000 	tstpl	r9, r0
    2fa0:	0100000e 	tsteq	r0, lr
    2fa4:	0001c962 	andeq	ip, r1, r2, ror #18
    2fa8:	00072d00 	andeq	r2, r7, r0, lsl #26
    2fac:	7b1c0000 	blvc	702fb4 <__RW_SIZE__+0x702a34>
    2fb0:	0100000e 	tsteq	r0, lr
    2fb4:	0001c970 	andeq	ip, r1, r0, ror r9
    2fb8:	003c4000 	eorseq	r4, ip, r0
    2fbc:	00002008 	andeq	r2, r0, r8
    2fc0:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    2fc4:	00000e56 	andeq	r0, r0, r6, asr lr
    2fc8:	3c607d01 	stclcc	13, cr7, [r0], #-4
    2fcc:	00220800 	eoreq	r0, r2, r0, lsl #16
    2fd0:	9c010000 	stcls	0, cr0, [r1], {-0}
    2fd4:	000e3f18 	andeq	r3, lr, r8, lsl pc
    2fd8:	84830100 	strhi	r0, [r3], #256	; 0x100
    2fdc:	1808003c 	stmdane	r8, {r2, r3, r4, r5}
    2fe0:	01000000 	mrseq	r0, (UNDEF: 0)
    2fe4:	00077c9c 	muleq	r7, ip, ip
    2fe8:	0e511900 	cdpeq	9, 5, cr1, cr1, cr0, {0}
    2fec:	83010000 	movwhi	r0, #4096	; 0x1000
    2ff0:	000001c9 	andeq	r0, r0, r9, asr #3
    2ff4:	0000074e 	andeq	r0, r0, lr, asr #14
    2ff8:	0e681500 	cdpeq	5, 6, cr1, cr8, cr0, {0}
    2ffc:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    3000:	08003c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp, ip, sp}
    3004:	0000004c 	andeq	r0, r0, ip, asr #32
    3008:	991d9c01 	ldmdbls	sp, {r0, sl, fp, ip, pc}
    300c:	0100000e 	tsteq	r0, lr
    3010:	003ce891 	mlaseq	ip, r1, r8, lr
    3014:	00005808 	andeq	r5, r0, r8, lsl #16
    3018:	b29c0100 	addslt	r0, ip, #0, 2
    301c:	19000007 	stmdbne	r0, {r0, r1, r2}
    3020:	00000e76 	andeq	r0, r0, r6, ror lr
    3024:	019b9101 	orrseq	r9, fp, r1, lsl #2
    3028:	076f0000 	strbeq	r0, [pc, -r0]!
    302c:	15000000 	strne	r0, [r0, #-0]
    3030:	00000edb 	ldrdeq	r0, [r0], -fp
    3034:	3d409b01 	vstrcc	d25, [r0, #-4]
    3038:	00220800 	eoreq	r0, r2, r0, lsl #16
    303c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3040:	00079818 	andeq	r9, r7, r8, lsl r8
    3044:	64a10100 	strtvs	r0, [r1], #256	; 0x100
    3048:	a808003d 	stmdage	r8, {r0, r2, r3, r4, r5}
    304c:	01000000 	mrseq	r0, (UNDEF: 0)
    3050:	0008439c 	muleq	r8, ip, r3
    3054:	6e651e00 	cdpvs	14, 6, cr1, cr5, cr0, {0}
    3058:	c9a10100 	stmibgt	r1!, {r8}
    305c:	90000001 	andls	r0, r0, r1
    3060:	19000007 	stmdbne	r0, {r0, r1, r2}
    3064:	00000e51 	andeq	r0, r0, r1, asr lr
    3068:	01c9a101 	biceq	sl, r9, r1, lsl #2
    306c:	07b10000 	ldreq	r0, [r1, r0]!
    3070:	701f0000 	andsvc	r0, pc, r0
    3074:	68000006 	stmdavs	r0, {r1, r2}
    3078:	e808003d 	stmda	r8, {r0, r2, r3, r4, r5}
    307c:	01000000 	mrseq	r0, (UNDEF: 0)
    3080:	000812ba 			; <UNDEFINED> instruction: 0x000812ba
    3084:	067d2000 	ldrbteq	r2, [sp], -r0
    3088:	07eb0000 	strbeq	r0, [fp, r0]!
    308c:	1f000000 	svcne	0x00000000
    3090:	0000063c 	andeq	r0, r0, ip, lsr r6
    3094:	08003dce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, sl, fp, ip, sp}
    3098:	00000100 	andeq	r0, r0, r0, lsl #2
    309c:	082caf01 	stmdaeq	ip!, {r0, r8, r9, sl, fp, sp, pc}
    30a0:	49210000 	stmdbmi	r1!, {}	; <UNPREDICTABLE>
    30a4:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    30a8:	06562200 	ldrbeq	r2, [r6], -r0, lsl #4
    30ac:	3dfc0000 	ldclcc	0, cr0, [ip]
    30b0:	00020800 	andeq	r0, r2, r0, lsl #16
    30b4:	b3010000 	movwlt	r0, #4096	; 0x1000
    30b8:	00066321 	andeq	r6, r6, r1, lsr #6
    30bc:	00001e00 	andeq	r1, r0, r0, lsl #28
    30c0:	00009623 	andeq	r9, r0, r3, lsr #12
    30c4:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
    30c8:	0000084f 	andeq	r0, r0, pc, asr #16
    30cc:	0001c90e 	andeq	ip, r1, lr, lsl #18
    30d0:	07de0000 	ldrbeq	r0, [lr, r0]
    30d4:	00040000 	andeq	r0, r4, r0
    30d8:	00000bdc 	ldrdeq	r0, [r0], -ip
    30dc:	00f20104 	rscseq	r0, r2, r4, lsl #2
    30e0:	05010000 	streq	r0, [r1, #-0]
    30e4:	0e00000f 	cdpeq	0, 0, cr0, cr0, cr15, {0}
    30e8:	10000000 	andne	r0, r0, r0
    30ec:	0a08003e 	beq	2031ec <__RW_SIZE__+0x202c6c>
    30f0:	e2000002 	and	r0, r0, #2
    30f4:	02000008 	andeq	r0, r0, #8
    30f8:	000003ae 	andeq	r0, r0, lr, lsr #7
    30fc:	64a80301 	strtvs	r0, [r8], #769	; 0x301
    3100:	03000001 	movweq	r0, #1
    3104:	000005ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3108:	03de0372 	bicseq	r0, lr, #-939524095	; 0xc8000001
    310c:	03740000 	cmneq	r4, #0
    3110:	00000552 	andeq	r0, r0, r2, asr r5
    3114:	06a00375 			; <UNDEFINED> instruction: 0x06a00375
    3118:	03760000 	cmneq	r6, #0
    311c:	000006bd 			; <UNDEFINED> instruction: 0x000006bd
    3120:	068e037b 			; <UNDEFINED> instruction: 0x068e037b
    3124:	037c0000 	cmneq	ip, #0
    3128:	000003c9 	andeq	r0, r0, r9, asr #7
    312c:	0666037e 			; <UNDEFINED> instruction: 0x0666037e
    3130:	037f0000 	cmneq	pc, #0
    3134:	00000548 	andeq	r0, r0, r8, asr #10
    3138:	056b0300 	strbeq	r0, [fp, #-768]!	; 0xfffffd00
    313c:	03010000 	movweq	r0, #4096	; 0x1000
    3140:	0000071d 	andeq	r0, r0, sp, lsl r7
    3144:	05ab0302 	streq	r0, [fp, #770]!	; 0x302
    3148:	03030000 	movweq	r0, #12288	; 0x3000
    314c:	00000389 	andeq	r0, r0, r9, lsl #7
    3150:	03d50304 	bicseq	r0, r5, #4, 6	; 0x10000000
    3154:	03050000 	movweq	r0, #20480	; 0x5000
    3158:	00000399 	muleq	r0, r9, r3
    315c:	06250306 	strteq	r0, [r5], -r6, lsl #6
    3160:	03070000 	movweq	r0, #28672	; 0x7000
    3164:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
    3168:	06f00308 	ldrbteq	r0, [r0], r8, lsl #6
    316c:	03090000 	movweq	r0, #36864	; 0x9000
    3170:	00000560 	andeq	r0, r0, r0, ror #10
    3174:	051f030a 	ldreq	r0, [pc, #-778]	; 2e72 <__RW_SIZE__+0x28f2>
    3178:	030b0000 	movweq	r0, #45056	; 0xb000
    317c:	00000376 	andeq	r0, r0, r6, ror r3
    3180:	0579030c 	ldrbeq	r0, [r9, #-780]!	; 0xfffffcf4
    3184:	030d0000 	movweq	r0, #53248	; 0xd000
    3188:	00000429 	andeq	r0, r0, r9, lsr #8
    318c:	06dd030e 	ldrbeq	r0, [sp], lr, lsl #6
    3190:	030f0000 	movweq	r0, #61440	; 0xf000
    3194:	000004ed 	andeq	r0, r0, sp, ror #9
    3198:	034c0310 	movteq	r0, #49936	; 0xc310
    319c:	03110000 	tsteq	r1, #0
    31a0:	00000700 	andeq	r0, r0, r0, lsl #14
    31a4:	047e0312 	ldrbteq	r0, [lr], #-786	; 0xfffffcee
    31a8:	03130000 	tsteq	r3, #0
    31ac:	00000310 	andeq	r0, r0, r0, lsl r3
    31b0:	04700314 	ldrbteq	r0, [r0], #-788	; 0xfffffcec
    31b4:	03150000 	tsteq	r5, #0
    31b8:	0000033e 	andeq	r0, r0, lr, lsr r3
    31bc:	06b00316 	ssateq	r0, #17, r6, lsl #6
    31c0:	03170000 	tsteq	r7, #0
    31c4:	00000408 	andeq	r0, r0, r8, lsl #8
    31c8:	05990318 	ldreq	r0, [r9, #792]	; 0x318
    31cc:	03190000 	tsteq	r9, #0
    31d0:	0000063a 	andeq	r0, r0, sl, lsr r6
    31d4:	0613031a 			; <UNDEFINED> instruction: 0x0613031a
    31d8:	031b0000 	tsteq	fp, #0
    31dc:	0000067f 	andeq	r0, r0, pc, ror r6
    31e0:	0515031c 	ldreq	r0, [r5, #-796]	; 0xfffffce4
    31e4:	031d0000 	tsteq	sp, #0
    31e8:	0000036c 	andeq	r0, r0, ip, ror #6
    31ec:	058c031e 	streq	r0, [ip, #798]	; 0x31e
    31f0:	031f0000 	tsteq	pc, #0
    31f4:	00000659 	andeq	r0, r0, r9, asr r6
    31f8:	04d30320 	ldrbeq	r0, [r3], #800	; 0x320
    31fc:	03210000 	teqeq	r1, #0
    3200:	0000035f 	andeq	r0, r0, pc, asr r3
    3204:	041f0322 	ldreq	r0, [pc], #-802	; 320c <__RW_SIZE__+0x2c8c>
    3208:	03230000 	teqeq	r3, #0
    320c:	000006ce 	andeq	r0, r0, lr, asr #13
    3210:	05f30324 	ldrbeq	r0, [r3, #804]!	; 0x324
    3214:	03250000 	teqeq	r5, #0
    3218:	0000049c 	muleq	r0, ip, r4
    321c:	070c0326 	streq	r0, [ip, -r6, lsr #6]
    3220:	03270000 	teqeq	r7, #0
    3224:	000003a4 	andeq	r0, r0, r4, lsr #7
    3228:	072e0328 	streq	r0, [lr, -r8, lsr #6]!
    322c:	03290000 	teqeq	r9, #0
    3230:	00000539 	andeq	r0, r0, r9, lsr r5
    3234:	9204002a 	andls	r0, r4, #42	; 0x2a
    3238:	03000004 	movweq	r0, #4
    323c:	002501d9 	ldrdeq	r0, [r5], -r9	; <UNPREDICTABLE>
    3240:	01050000 	mrseq	r0, (UNDEF: 5)
    3244:	0000ad06 	andeq	sl, r0, r6, lsl #26
    3248:	026d0600 	rsbeq	r0, sp, #0, 12
    324c:	2a040000 	bcs	103254 <__RW_SIZE__+0x102cd4>
    3250:	00000182 	andeq	r0, r0, r2, lsl #3
    3254:	ab080105 	blge	203670 <__RW_SIZE__+0x2030f0>
    3258:	05000000 	streq	r0, [r0, #-0]
    325c:	019c0502 	orrseq	r0, ip, r2, lsl #10
    3260:	d3060000 	movwle	r0, #24576	; 0x6000
    3264:	04000002 	streq	r0, [r0], #-2
    3268:	00019b36 	andeq	r9, r1, r6, lsr fp
    326c:	07020500 	streq	r0, [r2, -r0, lsl #10]
    3270:	00000083 	andeq	r0, r0, r3, lsl #1
    3274:	05050405 	streq	r0, [r5, #-1029]	; 0xfffffbfb
    3278:	06000000 	streq	r0, [r0], -r0
    327c:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    3280:	01b45004 			; <UNDEFINED> instruction: 0x01b45004
    3284:	04050000 	streq	r0, [r5], #-0
    3288:	0000e007 	andeq	lr, r0, r7
    328c:	05080500 	streq	r0, [r8, #-1280]	; 0xfffffb00
    3290:	00000000 	andeq	r0, r0, r0
    3294:	db070805 	blle	1c52b0 <__RW_SIZE__+0x1c4d30>
    3298:	07000000 	streq	r0, [r0, -r0]
    329c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    32a0:	04050074 	streq	r0, [r5], #-116	; 0xffffff8c
    32a4:	0000e507 	andeq	lr, r0, r7, lsl #10
    32a8:	0e040800 	cdpeq	8, 0, cr0, cr4, cr0, {0}
    32ac:	02858402 	addeq	r8, r5, #33554432	; 0x2000000
    32b0:	03090000 	movweq	r0, #36864	; 0x9000
    32b4:	02000004 	andeq	r0, r0, #4
    32b8:	00029c86 	andeq	r9, r2, r6, lsl #25
    32bc:	b4090000 	strlt	r0, [r9], #-0
    32c0:	02000005 	andeq	r0, r0, #5
    32c4:	0002a187 	andeq	sl, r2, r7, lsl #3
    32c8:	c9092000 	stmdbgt	r9, {sp}
    32cc:	02000006 	andeq	r0, r0, #6
    32d0:	0002b188 	andeq	fp, r2, r8, lsl #3
    32d4:	16098000 	strne	r8, [r9], -r0
    32d8:	02000004 	andeq	r0, r0, #4
    32dc:	0002a189 	andeq	sl, r2, r9, lsl #3
    32e0:	fb0aa000 	blx	2ab2ea <__RW_SIZE__+0x2aad6a>
    32e4:	02000006 	andeq	r0, r0, #6
    32e8:	0002b68a 	andeq	fp, r2, sl, lsl #13
    32ec:	0a010000 	beq	432f4 <__RW_SIZE__+0x42d74>
    32f0:	000005be 			; <UNDEFINED> instruction: 0x000005be
    32f4:	02a18b02 	adceq	r8, r1, #2048	; 0x800
    32f8:	01200000 	teqeq	r0, r0
    32fc:	0005740a 	andeq	r7, r5, sl, lsl #8
    3300:	bb8c0200 	bllt	fe303b08 <MSP_BASE+0xde2feb08>
    3304:	80000002 	andhi	r0, r0, r2
    3308:	05c80a01 	strbeq	r0, [r8, #2561]	; 0xa01
    330c:	8d020000 	stchi	0, cr0, [r2, #-0]
    3310:	000002a1 	andeq	r0, r0, r1, lsr #5
    3314:	d80a01a0 	stmdale	sl, {r5, r7, r8}
    3318:	02000006 	andeq	r0, r0, #6
    331c:	0002c08e 	andeq	ip, r2, lr, lsl #1
    3320:	0a020000 	beq	83328 <__RW_SIZE__+0x82da8>
    3324:	000005d2 	ldrdeq	r0, [r0], -r2
    3328:	02c58f02 	sbceq	r8, r5, #2, 30
    332c:	02200000 	eoreq	r0, r0, #0
    3330:	0050490b 	subseq	r4, r0, fp, lsl #18
    3334:	02e59002 	rsceq	r9, r5, #2
    3338:	03000000 	movweq	r0, #0
    333c:	0005dc0a 	andeq	sp, r5, sl, lsl #24
    3340:	ea910200 	b	fe443b48 <MSP_BASE+0xde43eb48>
    3344:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
    3348:	05a60a03 	streq	r0, [r6, #2563]!	; 0xa03
    334c:	92020000 	andls	r0, r2, #0
    3350:	000002fb 	strdeq	r0, [r0], -fp
    3354:	0c000e00 	stceq	14, cr0, [r0], {-0}
    3358:	000001a9 	andeq	r0, r0, r9, lsr #3
    335c:	00000295 	muleq	r0, r5, r2
    3360:	0002950d 	andeq	r9, r2, sp, lsl #10
    3364:	05000700 	streq	r0, [r0, #-1792]	; 0xfffff900
    3368:	01880704 	orreq	r0, r8, r4, lsl #14
    336c:	850e0000 	strhi	r0, [lr, #-0]
    3370:	0c000002 	stceq	0, cr0, [r0], {2}
    3374:	000001a9 	andeq	r0, r0, r9, lsr #3
    3378:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    337c:	0002950d 	andeq	r9, r2, sp, lsl #10
    3380:	0e001700 	cdpeq	7, 0, cr1, cr0, cr0, {0}
    3384:	00000285 	andeq	r0, r0, r5, lsl #5
    3388:	0002850e 	andeq	r8, r2, lr, lsl #10
    338c:	02850e00 	addeq	r0, r5, #0, 28
    3390:	850e0000 	strhi	r0, [lr, #-0]
    3394:	0c000002 	stceq	0, cr0, [r0], {2}
    3398:	000001a9 	andeq	r0, r0, r9, lsr #3
    339c:	000002d5 	ldrdeq	r0, [r0], -r5
    33a0:	0002950d 	andeq	r9, r2, sp, lsl #10
    33a4:	0c003700 	stceq	7, cr3, [r0], {-0}
    33a8:	00000177 	andeq	r0, r0, r7, ror r1
    33ac:	000002e5 	andeq	r0, r0, r5, ror #5
    33b0:	0002950d 	andeq	r9, r2, sp, lsl #10
    33b4:	0e00ef00 	cdpeq	15, 0, cr14, cr0, cr0, {0}
    33b8:	000002d5 	ldrdeq	r0, [r0], -r5
    33bc:	0001a90c 	andeq	sl, r1, ip, lsl #18
    33c0:	0002fb00 	andeq	pc, r2, r0, lsl #22
    33c4:	02950f00 	addseq	r0, r5, #0, 30
    33c8:	02830000 	addeq	r0, r3, #0
    33cc:	01a90e00 			; <UNDEFINED> instruction: 0x01a90e00
    33d0:	30060000 	andcc	r0, r6, r0
    33d4:	02000006 	andeq	r0, r0, #6
    33d8:	0001d793 	muleq	r1, r3, r7
    33dc:	01900e00 	orrseq	r0, r0, r0, lsl #28
    33e0:	1c100000 	ldcne	0, cr0, [r0], {-0}
    33e4:	7503e903 	strvc	lr, [r3, #-2307]	; 0xfffff6fd
    33e8:	11000003 	tstne	r0, r3
    33ec:	004c5243 	subeq	r5, ip, r3, asr #4
    33f0:	fb03eb03 	blx	fe006 <__RW_SIZE__+0xfda86>
    33f4:	00000002 	andeq	r0, r0, r2
    33f8:	48524311 	ldmdami	r2, {r0, r4, r8, r9, lr}^
    33fc:	03ec0300 	mvneq	r0, #0, 6
    3400:	000002fb 	strdeq	r0, [r0], -fp
    3404:	44491104 	strbmi	r1, [r9], #-260	; 0xfffffefc
    3408:	ed030052 	stc	0, cr0, [r3, #-328]	; 0xfffffeb8
    340c:	0002fb03 	andeq	pc, r2, r3, lsl #22
    3410:	4f110800 	svcmi	0x00110800
    3414:	03005244 	movweq	r5, #580	; 0x244
    3418:	02fb03ee 	rscseq	r0, fp, #-1207959549	; 0xb8000003
    341c:	120c0000 	andne	r0, ip, #0
    3420:	00000333 	andeq	r0, r0, r3, lsr r3
    3424:	fb03ef03 	blx	ff03a <__RW_SIZE__+0xfeaba>
    3428:	10000002 	andne	r0, r0, r2
    342c:	52524211 	subspl	r4, r2, #268435457	; 0x10000001
    3430:	03f00300 	mvnseq	r0, #0, 6
    3434:	000002fb 	strdeq	r0, [r0], -fp
    3438:	07291214 			; <UNDEFINED> instruction: 0x07291214
    343c:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    3440:	0002fb03 	andeq	pc, r2, r3, lsl #22
    3444:	04001800 	streq	r1, [r0], #-2048	; 0xfffff800
    3448:	0000064c 	andeq	r0, r0, ip, asr #12
    344c:	1003f203 	andne	pc, r3, r3, lsl #4
    3450:	10000003 	andne	r0, r0, r3
    3454:	04340328 	ldrteq	r0, [r4], #-808	; 0xfffffcd8
    3458:	0000040c 	andeq	r0, r0, ip, lsl #8
    345c:	00524311 	subseq	r4, r2, r1, lsl r3
    3460:	fb043603 	blx	110c76 <__RW_SIZE__+0x1106f6>
    3464:	00000002 	andeq	r0, r0, r2
    3468:	00005312 	andeq	r5, r0, r2, lsl r3
    346c:	04370300 	ldrteq	r0, [r7], #-768	; 0xfffffd00
    3470:	000002fb 	strdeq	r0, [r0], -fp
    3474:	49431104 	stmdbmi	r3, {r2, r8, ip}^
    3478:	38030052 	stmdacc	r3, {r1, r4, r6}
    347c:	0002fb04 	andeq	pc, r2, r4, lsl #22
    3480:	d2120800 	andsle	r0, r2, #0, 16
    3484:	03000000 	movweq	r0, #0
    3488:	02fb0439 	rscseq	r0, fp, #956301312	; 0x39000000
    348c:	120c0000 	andne	r0, ip, #0
    3490:	0000007a 	andeq	r0, r0, sl, ror r0
    3494:	fb043a03 	blx	111caa <__RW_SIZE__+0x11172a>
    3498:	10000002 	andne	r0, r0, r2
    349c:	00006612 	andeq	r6, r0, r2, lsl r6
    34a0:	043b0300 	ldrteq	r0, [fp], #-768	; 0xfffffd00
    34a4:	000002fb 	strdeq	r0, [r0], -fp
    34a8:	00c21214 	sbceq	r1, r2, r4, lsl r2
    34ac:	3c030000 	stccc	0, cr0, [r3], {-0}
    34b0:	0002fb04 	andeq	pc, r2, r4, lsl #22
    34b4:	ca121800 	bgt	4894bc <__RW_SIZE__+0x488f3c>
    34b8:	03000000 	movweq	r0, #0
    34bc:	02fb043d 	rscseq	r0, fp, #1023410176	; 0x3d000000
    34c0:	121c0000 	andsne	r0, ip, #0
    34c4:	0000004e 	andeq	r0, r0, lr, asr #32
    34c8:	fb043e03 	blx	112cde <__RW_SIZE__+0x11275e>
    34cc:	20000002 	andcs	r0, r0, r2
    34d0:	52534311 	subspl	r4, r3, #1140850688	; 0x44000000
    34d4:	043f0300 	ldrteq	r0, [pc], #-768	; 34dc <__RW_SIZE__+0x2f5c>
    34d8:	000002fb 	strdeq	r0, [r0], -fp
    34dc:	a6040024 	strge	r0, [r4], -r4, lsr #32
    34e0:	03000001 	movweq	r0, #1
    34e4:	0381044a 	orreq	r0, r1, #1241513984	; 0x4a000000
    34e8:	1c100000 	ldcne	0, cr0, [r0], {-0}
    34ec:	d604d203 	strle	sp, [r4], -r3, lsl #4
    34f0:	11000004 	tstne	r0, r4
    34f4:	03005253 	movweq	r5, #595	; 0x253
    34f8:	030b04d4 	movweq	r0, #46292	; 0xb4d4
    34fc:	12000000 	andne	r0, r0, #0
    3500:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    3504:	9004d503 	andls	sp, r4, r3, lsl #10
    3508:	02000001 	andeq	r0, r0, #1
    350c:	00524411 	subseq	r4, r2, r1, lsl r4
    3510:	0b04d603 	bleq	138d24 <__RW_SIZE__+0x1387a4>
    3514:	04000003 	streq	r0, [r0], #-3
    3518:	000b6212 	andeq	r6, fp, r2, lsl r2
    351c:	04d70300 	ldrbeq	r0, [r7], #768	; 0x300
    3520:	00000190 	muleq	r0, r0, r1
    3524:	52421106 	subpl	r1, r2, #-2147483647	; 0x80000001
    3528:	d8030052 	stmdale	r3, {r1, r4, r6}
    352c:	00030b04 	andeq	r0, r3, r4, lsl #22
    3530:	be120800 	cdplt	8, 1, cr0, cr2, cr0, {0}
    3534:	03000005 	movweq	r0, #5
    3538:	019004d9 			; <UNDEFINED> instruction: 0x019004d9
    353c:	110a0000 	mrsne	r0, (UNDEF: 10)
    3540:	00315243 	eorseq	r5, r1, r3, asr #4
    3544:	0b04da03 	bleq	139d58 <__RW_SIZE__+0x1397d8>
    3548:	0c000003 	stceq	0, cr0, [r0], {3}
    354c:	0005c812 	andeq	ip, r5, r2, lsl r8
    3550:	04db0300 	ldrbeq	r0, [fp], #768	; 0x300
    3554:	00000190 	muleq	r0, r0, r1
    3558:	5243110e 	subpl	r1, r3, #-2147483645	; 0x80000003
    355c:	dc030032 	stcle	0, cr0, [r3], {50}	; 0x32
    3560:	00030b04 	andeq	r0, r3, r4, lsl #22
    3564:	d2121000 	andsle	r1, r2, #0
    3568:	03000005 	movweq	r0, #5
    356c:	019004dd 			; <UNDEFINED> instruction: 0x019004dd
    3570:	11120000 	tstne	r2, r0
    3574:	00335243 	eorseq	r5, r3, r3, asr #4
    3578:	0b04de03 	bleq	13ad8c <__RW_SIZE__+0x13a80c>
    357c:	14000003 	strne	r0, [r0], #-3
    3580:	0005dc12 	andeq	sp, r5, r2, lsl ip
    3584:	04df0300 	ldrbeq	r0, [pc], #768	; 358c <__RW_SIZE__+0x300c>
    3588:	00000190 	muleq	r0, r0, r1
    358c:	09531216 	ldmdbeq	r3, {r1, r2, r4, r9, ip}^
    3590:	e0030000 	and	r0, r3, r0
    3594:	00030b04 	andeq	r0, r3, r4, lsl #22
    3598:	6c121800 	ldcvs	8, cr1, [r2], {-0}
    359c:	0300000b 	movweq	r0, #11
    35a0:	019004e1 	orrseq	r0, r0, r1, ror #9
    35a4:	001a0000 	andseq	r0, sl, r0
    35a8:	000ab504 	andeq	fp, sl, r4, lsl #10
    35ac:	04e20300 	strbteq	r0, [r2], #768	; 0x300
    35b0:	00000418 	andeq	r0, r0, r8, lsl r4
    35b4:	04140413 	ldreq	r0, [r4], #-1043	; 0xfffffbed
    35b8:	000004ea 	andeq	r0, r0, sl, ror #9
    35bc:	b4080105 	strlt	r0, [r8], #-261	; 0xfffffefb
    35c0:	14000000 	strne	r0, [r0], #-0
    35c4:	0004f704 	andeq	pc, r4, r4, lsl #14
    35c8:	04ea1500 	strbteq	r1, [sl], #1280	; 0x500
    35cc:	5f060000 	svcpl	0x00060000
    35d0:	0500000f 	streq	r0, [r0, #-15]
    35d4:	00050728 	andeq	r0, r5, r8, lsr #14
    35d8:	0efb1600 	cdpeq	6, 15, cr1, cr11, cr0, {0}
    35dc:	07040000 	streq	r0, [r4, -r0]
    35e0:	00051e00 	andeq	r1, r5, r0, lsl #28
    35e4:	0f6e1700 	svceq	0x006e1700
    35e8:	04e20000 	strbteq	r0, [r2], #0
    35ec:	00000000 	andeq	r0, r0, r0
    35f0:	000efd06 	andeq	pc, lr, r6, lsl #26
    35f4:	fc620500 	stc2l	5, cr0, [r2], #-0
    35f8:	18000004 	stmdane	r0, {r2}
    35fc:	00000f3c 	andeq	r0, r0, ip, lsr pc
    3600:	40012b01 	andmi	r2, r1, r1, lsl #22
    3604:	19000005 	stmdbne	r0, {r0, r2}
    3608:	01007470 	tsteq	r0, r0, ror r4
    360c:	0004e42b 	andeq	lr, r4, fp, lsr #8
    3610:	e91a0000 	ldmdb	sl, {}	; <UNPREDICTABLE>
    3614:	0100000e 	tsteq	r0, lr
    3618:	0004ea3e 	andeq	lr, r4, lr, lsr sl
    361c:	001b0100 	andseq	r0, fp, r0, lsl #2
    3620:	02000005 	andeq	r0, r0, #5
    3624:	66030613 			; <UNDEFINED> instruction: 0x66030613
    3628:	1c000005 	stcne	0, cr0, [r0], {5}
    362c:	000003ae 	andeq	r0, r0, lr, lsr #7
    3630:	64061302 	strvs	r1, [r6], #-770	; 0xfffffcfe
    3634:	00000001 	andeq	r0, r0, r1
    3638:	00043c1b 	andeq	r3, r4, fp, lsl ip
    363c:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
    3640:	00058003 	andeq	r8, r5, r3
    3644:	03ae1c00 			; <UNDEFINED> instruction: 0x03ae1c00
    3648:	de020000 	cdple	0, 0, cr0, cr2, cr0, {0}
    364c:	00016405 	andeq	r6, r1, r5, lsl #8
    3650:	c31b0000 	tstgt	fp, #0
    3654:	02000004 	andeq	r0, r0, #4
    3658:	9a0305eb 	bls	c4e0c <__RW_SIZE__+0xc488c>
    365c:	1c000005 	stcne	0, cr0, [r0], {5}
    3660:	000003ae 	andeq	r0, r0, lr, lsr #7
    3664:	6405eb02 	strvs	lr, [r5], #-2818	; 0xfffff4fe
    3668:	00000001 	andeq	r0, r0, r1
    366c:	0007c81d 	andeq	ip, r7, sp, lsl r8
    3670:	10080100 	andne	r0, r8, r0, lsl #2
    3674:	b808003e 	stmdalt	r8, {r1, r2, r3, r4, r5}
    3678:	01000000 	mrseq	r0, (UNDEF: 0)
    367c:	0005ec9c 	muleq	r5, ip, ip
    3680:	0f371e00 	svceq	0x00371e00
    3684:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    3688:	000001c9 	andeq	r0, r0, r9, asr #3
    368c:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3690:	7669641f 			; <UNDEFINED> instruction: 0x7669641f
    3694:	ec0a0100 	stfs	f0, [sl], {-0}
    3698:	20000005 	andcs	r0, r0, r5
    369c:	20000008 	andcs	r0, r0, r8
    36a0:	00000f53 	andeq	r0, r0, r3, asr pc
    36a4:	01d00b01 	bicseq	r0, r0, r1, lsl #22
    36a8:	08380000 	ldmdaeq	r8!, {}	; <UNPREDICTABLE>
    36ac:	4e200000 	cdpmi	0, 2, cr0, cr0, cr0, {0}
    36b0:	0100000f 	tsteq	r0, pc
    36b4:	0001d00c 	andeq	sp, r1, ip
    36b8:	00087300 	andeq	r7, r8, r0, lsl #6
    36bc:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
    36c0:	000f0c04 	andeq	r0, pc, r4, lsl #24
    36c4:	0f181800 	svceq	0x00181800
    36c8:	1f010000 	svcne	0x00010000
    36cc:	00060b01 	andeq	r0, r6, r1, lsl #22
    36d0:	0f132100 	svceq	0x00132100
    36d4:	1f010000 	svcne	0x00010000
    36d8:	000004ea 	andeq	r0, r0, sl, ror #9
    36dc:	05f32200 	ldrbeq	r2, [r3, #512]!	; 0x200
    36e0:	3ec80000 	cdpcc	0, 12, cr0, cr8, cr0, {0}
    36e4:	003a0800 	eorseq	r0, sl, r0, lsl #16
    36e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    36ec:	00000626 	andeq	r0, r0, r6, lsr #12
    36f0:	0005ff23 	andeq	pc, r5, r3, lsr #30
    36f4:	00500100 	subseq	r0, r0, r0, lsl #2
    36f8:	00052922 	andeq	r2, r5, r2, lsr #18
    36fc:	003f0400 	eorseq	r0, pc, r0, lsl #8
    3700:	00004208 	andeq	r4, r0, r8, lsl #4
    3704:	5c9c0100 	ldfpls	f0, [ip], {0}
    3708:	24000006 	strcs	r0, [r0], #-6
    370c:	00000535 	andeq	r0, r0, r5, lsr r5
    3710:	00000895 	muleq	r0, r5, r8
    3714:	0005f325 	andeq	pc, r5, r5, lsr #6
    3718:	003f0a00 	eorseq	r0, pc, r0, lsl #20
    371c:	00012808 	andeq	r2, r1, r8, lsl #16
    3720:	242f0100 	strtcs	r0, [pc], #-256	; 3728 <__RW_SIZE__+0x31a8>
    3724:	000005ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3728:	000008cd 	andeq	r0, r0, sp, asr #17
    372c:	35260000 	strcc	r0, [r6, #-0]!
    3730:	01000008 	tsteq	r0, r8
    3734:	003f4833 	eorseq	r4, pc, r3, lsr r8	; <UNPREDICTABLE>
    3738:	00006008 	andeq	r6, r0, r8
    373c:	f29c0100 	vaddw.s16	q0, q6, d0
    3740:	27000006 	strcs	r0, [r0, -r6]
    3744:	00746d66 	rsbseq	r6, r4, r6, ror #26
    3748:	04e43301 	strbteq	r3, [r4], #769	; 0x301
    374c:	91020000 	mrsls	r0, (UNDEF: 2)
    3750:	61292870 	teqvs	r9, r0, ror r8
    3754:	35010070 	strcc	r0, [r1, #-112]	; 0xffffff90
    3758:	0000051e 	andeq	r0, r0, lr, lsl r5
    375c:	7ddc9103 	ldfvcp	f1, [ip, #12]
    3760:	000f582a 	andeq	r5, pc, sl, lsr #16
    3764:	f2360100 	vrhadd.s<illegal width 64>	d0, d6, d0
    3768:	03000006 	movweq	r0, #6
    376c:	2b7de091 	blcs	1f7b9b8 <__RW_SIZE__+0x1f7b438>
    3770:	00000529 	andeq	r0, r0, r9, lsr #10
    3774:	08003f5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp}
    3778:	00000140 	andeq	r0, r0, r0, asr #2
    377c:	06d33a01 	ldrbeq	r3, [r3], r1, lsl #20
    3780:	35240000 	strcc	r0, [r4, #-0]!
    3784:	eb000005 	bl	37a0 <__RW_SIZE__+0x3220>
    3788:	25000008 	strcs	r0, [r0, #-8]
    378c:	000005f3 	strdeq	r0, [r0], -r3
    3790:	08003f64 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, fp, ip, sp}
    3794:	00000158 	andeq	r0, r0, r8, asr r1
    3798:	ff242f01 			; <UNDEFINED> instruction: 0xff242f01
    379c:	31000005 	tstcc	r0, r5
    37a0:	00000009 	andeq	r0, r0, r9
    37a4:	3f5e2c00 	svccc	0x005e2c00
    37a8:	07c60800 	strbeq	r0, [r6, r0, lsl #16]
    37ac:	012d0000 	teqeq	sp, r0
    37b0:	54910252 	ldrpl	r0, [r1], #594	; 0x252
    37b4:	0351012d 	cmpeq	r1, #1073741835	; 0x4000000b
    37b8:	2d065091 	stccs	0, cr5, [r6, #-580]	; 0xfffffdbc
    37bc:	91035001 	tstls	r3, r1
    37c0:	00007dc0 	andeq	r7, r0, r0, asr #27
    37c4:	0004ea0c 	andeq	lr, r4, ip, lsl #20
    37c8:	00070200 	andeq	r0, r7, r0, lsl #4
    37cc:	02950d00 	addseq	r0, r5, #0, 26
    37d0:	00ff0000 	rscseq	r0, pc, r0
    37d4:	0005402e 	andeq	r4, r5, lr, lsr #32
    37d8:	003fa800 	eorseq	sl, pc, r0, lsl #16
    37dc:	00001608 	andeq	r1, r0, r8, lsl #12
    37e0:	2f9c0100 	svccs	0x009c0100
    37e4:	00000f28 	andeq	r0, r0, r8, lsr #30
    37e8:	04ea4b01 	strbteq	r4, [sl], #2817	; 0xb01
    37ec:	3fc00000 	svccc	0x00c00000
    37f0:	00180800 	andseq	r0, r8, r0, lsl #16
    37f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    37f8:	00000744 	andeq	r0, r0, r4, asr #14
    37fc:	00787230 	rsbseq	r7, r8, r0, lsr r2
    3800:	04ea4d01 	strbteq	r4, [sl], #3329	; 0xd01
    3804:	40310000 	eorsmi	r0, r1, r0
    3808:	c0000005 	andgt	r0, r0, r5
    380c:	1208003f 	andne	r0, r8, #63	; 0x3f
    3810:	01000000 	mrseq	r0, (UNDEF: 0)
    3814:	1226004f 	eorne	r0, r6, #79	; 0x4f
    3818:	01000008 	tsteq	r0, r8
    381c:	003fd854 	eorseq	sp, pc, r4, asr r8	; <UNPREDICTABLE>
    3820:	00004208 	andeq	r4, r0, r8, lsl #4
    3824:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
    3828:	32000007 	andcc	r0, r0, #7
    382c:	01006e65 	tsteq	r0, r5, ror #28
    3830:	0001c954 	andeq	ip, r1, r4, asr r9
    3834:	00094f00 	andeq	r4, r9, r0, lsl #30
    3838:	05802b00 	streq	r2, [r0, #2816]	; 0xb00
    383c:	3fe40000 	svccc	0x00e40000
    3840:	01700800 	cmneq	r0, r0, lsl #16
    3844:	60010000 	andvs	r0, r1, r0
    3848:	00000784 	andeq	r0, r0, r4, lsl #15
    384c:	00058d24 	andeq	r8, r5, r4, lsr #26
    3850:	00098900 	andeq	r8, r9, r0, lsl #18
    3854:	4c2b0000 	stcmi	0, cr0, [fp], #-0
    3858:	00000005 	andeq	r0, r0, r5
    385c:	90080040 	andls	r0, r8, r0, asr #32
    3860:	01000001 	tsteq	r0, r1
    3864:	00079e59 	andeq	r9, r7, r9, asr lr
    3868:	05593300 	ldrbeq	r3, [r9, #-768]	; 0xfffffd00
    386c:	00250000 	eoreq	r0, r5, r0
    3870:	00056634 	andeq	r6, r5, r4, lsr r6
    3874:	00401600 	subeq	r1, r0, r0, lsl #12
    3878:	00000408 	andeq	r0, r0, r8, lsl #8
    387c:	335a0100 	cmpcc	sl, #0, 2
    3880:	00000573 	andeq	r0, r0, r3, ror r5
    3884:	35000025 	strcc	r0, [r0, #-37]	; 0xffffffdb
    3888:	00000096 	muleq	r0, r6, r0
    388c:	c106ce02 	tstgt	r6, r2, lsl #28
    3890:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
    3894:	000001c9 	andeq	r0, r0, r9, asr #3
    3898:	000f7336 	andeq	r7, pc, r6, lsr r3	; <UNPREDICTABLE>
    389c:	c9dc0600 	ldmibgt	ip, {r9, sl}^
    38a0:	37000001 	strcc	r0, [r0, -r1]
    38a4:	000004e4 	andeq	r0, r0, r4, ror #9
    38a8:	0004f137 	andeq	pc, r4, r7, lsr r1	; <UNPREDICTABLE>
    38ac:	04fc3700 	ldrbteq	r3, [ip], #1792	; 0x700
    38b0:	00000000 	andeq	r0, r0, r0
    38b4:	0000006c 	andeq	r0, r0, ip, rrx
    38b8:	0ed80002 	cdpeq	0, 13, cr0, cr8, cr2, {0}
    38bc:	01040000 	mrseq	r0, (UNDEF: 4)
    38c0:	00000a93 	muleq	r0, r3, sl
    38c4:	08003000 	stmdaeq	r0, {ip, sp}
    38c8:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
    38cc:	30747263 	rsbscc	r7, r4, r3, ror #4
    38d0:	4400732e 	strmi	r7, [r0], #-814	; 0xfffffcd2
    38d4:	6e695c3a 	mcrvs	12, 3, r5, cr9, cr10, {1}
    38d8:	5f6c6574 	svcpl	0x006c6574
    38dc:	5c68746b 	cfstrdpl	mvd7, [r8], #-428	; 0xfffffe54
    38e0:	c65c5746 	ldrbgt	r5, [ip], -r6, asr #14
    38e4:	befebfdf 	mrclt	15, 7, fp, cr14, cr15, {6}
    38e8:	c7bd5fee 	ldrgt	r5, [sp, lr, ror #31]!
    38ec:	dac0c0bd 	ble	ff033be8 <MSP_BASE+0xdf02ebe8>
    38f0:	4c28e1b7 	stfmid	f6, [r8], #-732	; 0xfffffd24
    38f4:	5c294241 	sfmpl	f4, 4, [r9], #-260	; 0xfffffefc
    38f8:	6f635356 	svcvs	0x00635356
    38fc:	305c6564 	subscc	r6, ip, r4, ror #10
    3900:	542e3132 	strtpl	r3, [lr], #-306	; 0xfffffece
    3904:	52454d49 	subpl	r4, r5, #4672	; 0x1240
    3908:	4556455f 	ldrbmi	r4, [r6, #-1375]	; 0xfffffaa1
    390c:	4c5f544e 	cfldrdmi	mvd5, [pc], {78}	; 0x4e
    3910:	47004241 	strmi	r4, [r0, -r1, asr #4]
    3914:	4120554e 	teqmi	r0, lr, asr #10
    3918:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
    391c:	352e3332 	strcc	r3, [lr, #-818]!	; 0xfffffcce
    3920:	80010032 	andhi	r0, r1, r2, lsr r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <__RW_SIZE__+0x2bfb2c>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <__RW_SIZE__+0x3806a8>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  2c:	0b0b0024 	bleq	2c00c4 <__RW_SIZE__+0x2bfb44>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	35050000 	strcc	r0, [r5, #-0]
  38:	00134900 	andseq	r4, r3, r0, lsl #18
  3c:	01130600 	tsteq	r3, r0, lsl #12
  40:	0b3a0b0b 	bleq	e82c74 <__RW_SIZE__+0xe826f4>
  44:	1301053b 	movwne	r0, #5435	; 0x153b
  48:	0d070000 	stceq	0, cr0, [r7, #-0]
  4c:	3a080300 	bcc	200c54 <__RW_SIZE__+0x2006d4>
  50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	000b3813 	andeq	r3, fp, r3, lsl r8
  58:	000d0800 	andeq	r0, sp, r0, lsl #16
  5c:	0b3a0e03 	bleq	e83870 <__RW_SIZE__+0xe832f0>
  60:	1349053b 	movtne	r0, #38203	; 0x953b
  64:	00000b38 	andeq	r0, r0, r8, lsr fp
  68:	03001609 	movweq	r1, #1545	; 0x609
  6c:	3b0b3a0e 	blcc	2ce8ac <__RW_SIZE__+0x2ce32c>
  70:	00134905 	andseq	r4, r3, r5, lsl #18
  74:	002e0a00 	eoreq	r0, lr, r0, lsl #20
  78:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  7c:	0b3b0b3a 	bleq	ec2d6c <__RW_SIZE__+0xec27ec>
  80:	01111927 	tsteq	r1, r7, lsr #18
  84:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  88:	00194297 	mulseq	r9, r7, r2
  8c:	00340b00 	eorseq	r0, r4, r0, lsl #22
  90:	0b3a0e03 	bleq	e838a4 <__RW_SIZE__+0xe83324>
  94:	1349053b 	movtne	r0, #38203	; 0x953b
  98:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  9c:	01000000 	mrseq	r0, (UNDEF: 0)
  a0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  a4:	0e030b13 	vmoveq.32	d3[0], r0
  a8:	17550e1b 	smmlane	r5, fp, lr, r0
  ac:	17100111 			; <UNDEFINED> instruction: 0x17100111
  b0:	24020000 	strcs	r0, [r2], #-0
  b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  b8:	000e030b 	andeq	r0, lr, fp, lsl #6
  bc:	00160300 	andseq	r0, r6, r0, lsl #6
  c0:	0b3a0e03 	bleq	e838d4 <__RW_SIZE__+0xe83354>
  c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  c8:	24040000 	strcs	r0, [r4], #-0
  cc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  d0:	0008030b 	andeq	r0, r8, fp, lsl #6
  d4:	012e0500 	teqeq	lr, r0, lsl #10
  d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
  e0:	13491927 	movtne	r1, #39207	; 0x9927
  e4:	06120111 			; <UNDEFINED> instruction: 0x06120111
  e8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  ec:	00130119 	andseq	r0, r3, r9, lsl r1
  f0:	00340600 	eorseq	r0, r4, r0, lsl #12
  f4:	0b3a0e03 	bleq	e83908 <__RW_SIZE__+0xe83388>
  f8:	1349053b 	movtne	r0, #38203	; 0x953b
  fc:	00001702 	andeq	r1, r0, r2, lsl #14
 100:	3f012e07 	svccc	0x00012e07
 104:	3a0e0319 	bcc	380d70 <__RW_SIZE__+0x3807f0>
 108:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 10c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 110:	97184006 	ldrls	r4, [r8, -r6]
 114:	13011942 	movwne	r1, #6466	; 0x1942
 118:	05080000 	streq	r0, [r8, #-0]
 11c:	3a0e0300 	bcc	380d24 <__RW_SIZE__+0x3807a4>
 120:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 124:	00180213 	andseq	r0, r8, r3, lsl r2
 128:	00050900 	andeq	r0, r5, r0, lsl #18
 12c:	0b3a0e03 	bleq	e83940 <__RW_SIZE__+0xe833c0>
 130:	1349053b 	movtne	r0, #38203	; 0x953b
 134:	00001702 	andeq	r1, r0, r2, lsl #14
 138:	0b000f0a 	bleq	3d68 <__RW_SIZE__+0x37e8>
 13c:	0013490b 	andseq	r4, r3, fp, lsl #18
 140:	012e0b00 	teqeq	lr, r0, lsl #22
 144:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 148:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 14c:	13491927 	movtne	r1, #39207	; 0x9927
 150:	06120111 			; <UNDEFINED> instruction: 0x06120111
 154:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 158:	00000019 	andeq	r0, r0, r9, lsl r0
 15c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
 160:	030b130e 	movweq	r1, #45838	; 0xb30e
 164:	110e1b0e 	tstne	lr, lr, lsl #22
 168:	10061201 	andne	r1, r6, r1, lsl #4
 16c:	02000017 	andeq	r0, r0, #23
 170:	0e030104 	adfeqs	f0, f3, f4
 174:	0b3a0b0b 	bleq	e82da8 <__RW_SIZE__+0xe82828>
 178:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 17c:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
 180:	1c0e0300 	stcne	3, cr0, [lr], {-0}
 184:	0400000d 	streq	r0, [r0], #-13
 188:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 18c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 190:	00001349 	andeq	r1, r0, r9, asr #6
 194:	0b002405 	bleq	91b0 <__RW_SIZE__+0x8c30>
 198:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 19c:	0600000e 	streq	r0, [r0], -lr
 1a0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 1a4:	0b3b0b3a 	bleq	ec2e94 <__RW_SIZE__+0xec2914>
 1a8:	00001349 	andeq	r1, r0, r9, asr #6
 1ac:	0b002407 	bleq	91d0 <__RW_SIZE__+0x8c50>
 1b0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 1b4:	08000008 	stmdaeq	r0, {r3}
 1b8:	050b0113 	streq	r0, [fp, #-275]	; 0xfffffeed
 1bc:	0b3b0b3a 	bleq	ec2eac <__RW_SIZE__+0xec292c>
 1c0:	00001301 	andeq	r1, r0, r1, lsl #6
 1c4:	03000d09 	movweq	r0, #3337	; 0xd09
 1c8:	3b0b3a0e 	blcc	2cea08 <__RW_SIZE__+0x2ce488>
 1cc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 1d0:	0a00000b 	beq	204 <__ZI_SIZE__+0x1a8>
 1d4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 1d8:	0b3b0b3a 	bleq	ec2ec8 <__RW_SIZE__+0xec2948>
 1dc:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
 1e0:	0d0b0000 	stceq	0, cr0, [fp, #-0]
 1e4:	3a080300 	bcc	200dec <__RW_SIZE__+0x20086c>
 1e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1ec:	00053813 	andeq	r3, r5, r3, lsl r8
 1f0:	01010c00 	tsteq	r1, r0, lsl #24
 1f4:	13011349 	movwne	r1, #4937	; 0x1349
 1f8:	210d0000 	mrscs	r0, (UNDEF: 13)
 1fc:	2f134900 	svccs	0x00134900
 200:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
 204:	13490035 	movtne	r0, #36917	; 0x9035
 208:	210f0000 	mrscs	r0, CPSR
 20c:	2f134900 	svccs	0x00134900
 210:	10000005 	andne	r0, r0, r5
 214:	0b0b0113 	bleq	2c0668 <__RW_SIZE__+0x2c00e8>
 218:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 21c:	00001301 	andeq	r1, r0, r1, lsl #6
 220:	03000d11 	movweq	r0, #3345	; 0xd11
 224:	3b0b3a08 	blcc	2cea4c <__RW_SIZE__+0x2ce4cc>
 228:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 22c:	1200000b 	andne	r0, r0, #11
 230:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 234:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 238:	0b381349 	bleq	e04f64 <__RW_SIZE__+0xe049e4>
 23c:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
 240:	3a0e0300 	bcc	380e48 <__RW_SIZE__+0x3808c8>
 244:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 248:	20134919 	andscs	r4, r3, r9, lsl r9
 24c:	1400000b 	strne	r0, [r0], #-11
 250:	0e03012e 	adfeqsp	f0, f3, #0.5
 254:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 258:	0b201927 	bleq	8066fc <__RW_SIZE__+0x80617c>
 25c:	00001301 	andeq	r1, r0, r1, lsl #6
 260:	03000515 	movweq	r0, #1301	; 0x515
 264:	3b0b3a0e 	blcc	2ceaa4 <__RW_SIZE__+0x2ce524>
 268:	00134905 	andseq	r4, r3, r5, lsl #18
 26c:	002e1600 	eoreq	r1, lr, r0, lsl #12
 270:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 274:	0b3b0b3a 	bleq	ec2f64 <__RW_SIZE__+0xec29e4>
 278:	01111927 	tsteq	r1, r7, lsr #18
 27c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 280:	00194297 	mulseq	r9, r7, r2
 284:	012e1700 	teqeq	lr, r0, lsl #14
 288:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 28c:	0b3b0b3a 	bleq	ec2f7c <__RW_SIZE__+0xec29fc>
 290:	13491927 	movtne	r1, #39207	; 0x9927
 294:	13010b20 	movwne	r0, #6944	; 0x1b20
 298:	34180000 	ldrcc	r0, [r8], #-0
 29c:	3a080300 	bcc	200ea4 <__RW_SIZE__+0x200924>
 2a0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 2a4:	19000013 	stmdbne	r0, {r0, r1, r4}
 2a8:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
 2ac:	06120111 			; <UNDEFINED> instruction: 0x06120111
 2b0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 2b4:	00130119 	andseq	r0, r3, r9, lsl r1
 2b8:	00341a00 	eorseq	r1, r4, r0, lsl #20
 2bc:	00001331 	andeq	r1, r0, r1, lsr r3
 2c0:	3100341b 	tstcc	r0, fp, lsl r4
 2c4:	00180213 	andseq	r0, r8, r3, lsl r2
 2c8:	001d1c00 	andseq	r1, sp, r0, lsl #24
 2cc:	01111331 	tsteq	r1, r1, lsr r3
 2d0:	0b580612 	bleq	1601b20 <__RW_SIZE__+0x16015a0>
 2d4:	00000b59 	andeq	r0, r0, r9, asr fp
 2d8:	3f012e1d 	svccc	0x00012e1d
 2dc:	3a0e0319 	bcc	380f48 <__RW_SIZE__+0x3809c8>
 2e0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 2e4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 2e8:	97184006 	ldrls	r4, [r8, -r6]
 2ec:	13011942 	movwne	r1, #6466	; 0x1942
 2f0:	1d1e0000 	ldcne	0, cr0, [lr, #-0]
 2f4:	11133101 	tstne	r3, r1, lsl #2
 2f8:	58061201 	stmdapl	r6, {r0, r9, ip}
 2fc:	000b590b 	andeq	r5, fp, fp, lsl #18
 300:	010b1f00 	tsteq	fp, r0, lsl #30
 304:	06120111 			; <UNDEFINED> instruction: 0x06120111
 308:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
 30c:	03193f01 	tsteq	r9, #1, 30
 310:	3b0b3a0e 	blcc	2ceb50 <__RW_SIZE__+0x2ce5d0>
 314:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 318:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 31c:	97184006 	ldrls	r4, [r8, -r6]
 320:	13011942 	movwne	r1, #6466	; 0x1942
 324:	05210000 	streq	r0, [r1, #-0]!
 328:	3a080300 	bcc	200f30 <__RW_SIZE__+0x2009b0>
 32c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 330:	00170213 	andseq	r0, r7, r3, lsl r2
 334:	011d2200 	tsteq	sp, r0, lsl #4
 338:	01521331 	cmpeq	r2, r1, lsr r3
 33c:	0b581755 	bleq	1606098 <__RW_SIZE__+0x1605b18>
 340:	13010b59 	movwne	r0, #7001	; 0x1b59
 344:	05230000 	streq	r0, [r3, #-0]!
 348:	02133100 	andseq	r3, r3, #0, 2
 34c:	24000017 	strcs	r0, [r0], #-23	; 0xffffffe9
 350:	13310005 	teqne	r1, #5
 354:	00000b1c 	andeq	r0, r0, ip, lsl fp
 358:	03003425 	movweq	r3, #1061	; 0x425
 35c:	3b0b3a0e 	blcc	2ceb9c <__RW_SIZE__+0x2ce61c>
 360:	3f134905 	svccc	0x00134905
 364:	00193c19 	andseq	r3, r9, r9, lsl ip
 368:	11010000 	mrsne	r0, (UNDEF: 1)
 36c:	130e2501 	movwne	r2, #58625	; 0xe501
 370:	1b0e030b 	blne	380fa4 <__RW_SIZE__+0x380a24>
 374:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 378:	00171006 	andseq	r1, r7, r6
 37c:	00240200 	eoreq	r0, r4, r0, lsl #4
 380:	0b3e0b0b 	bleq	f82fb4 <__RW_SIZE__+0xf82a34>
 384:	00000e03 	andeq	r0, r0, r3, lsl #28
 388:	03001603 	movweq	r1, #1539	; 0x603
 38c:	3b0b3a0e 	blcc	2cebcc <__RW_SIZE__+0x2ce64c>
 390:	0013490b 	andseq	r4, r3, fp, lsl #18
 394:	00240400 	eoreq	r0, r4, r0, lsl #8
 398:	0b3e0b0b 	bleq	f82fcc <__RW_SIZE__+0xf82a4c>
 39c:	00000803 	andeq	r0, r0, r3, lsl #16
 3a0:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
 3a4:	06000013 			; <UNDEFINED> instruction: 0x06000013
 3a8:	0b0b0113 	bleq	2c07fc <__RW_SIZE__+0x2c027c>
 3ac:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 3b0:	00001301 	andeq	r1, r0, r1, lsl #6
 3b4:	03000d07 	movweq	r0, #3335	; 0xd07
 3b8:	3b0b3a08 	blcc	2cebe0 <__RW_SIZE__+0x2ce660>
 3bc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 3c0:	0800000b 	stmdaeq	r0, {r0, r1, r3}
 3c4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 3c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 3cc:	0b381349 	bleq	e050f8 <__RW_SIZE__+0xe04b78>
 3d0:	16090000 	strne	r0, [r9], -r0
 3d4:	3a0e0300 	bcc	380fdc <__RW_SIZE__+0x380a5c>
 3d8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 3dc:	0a000013 	beq	430 <MSP_SIZE+0x30>
 3e0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 3e4:	0b3a0e03 	bleq	e83bf8 <__RW_SIZE__+0xe83678>
 3e8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 3ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
 3f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 3f4:	0b000019 	bleq	460 <MSP_SIZE+0x60>
 3f8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 3fc:	0b3a0e03 	bleq	e83c10 <__RW_SIZE__+0xe83690>
 400:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 404:	06120111 			; <UNDEFINED> instruction: 0x06120111
 408:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 40c:	00130119 	andseq	r0, r3, r9, lsl r1
 410:	00050c00 	andeq	r0, r5, r0, lsl #24
 414:	0b3a0803 	bleq	e82428 <__RW_SIZE__+0xe81ea8>
 418:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 41c:	00001702 	andeq	r1, r0, r2, lsl #14
 420:	0300340d 	movweq	r3, #1037	; 0x40d
 424:	3b0b3a0e 	blcc	2cec64 <__RW_SIZE__+0x2ce6e4>
 428:	3f134905 	svccc	0x00134905
 42c:	00193c19 	andseq	r3, r9, r9, lsl ip
 430:	11010000 	mrsne	r0, (UNDEF: 1)
 434:	130e2501 	movwne	r2, #58625	; 0xe501
 438:	1b0e030b 	blne	38106c <__RW_SIZE__+0x380aec>
 43c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 440:	00171006 	andseq	r1, r7, r6
 444:	00240200 	eoreq	r0, r4, r0, lsl #4
 448:	0b3e0b0b 	bleq	f8307c <__RW_SIZE__+0xf82afc>
 44c:	00000e03 	andeq	r0, r0, r3, lsl #28
 450:	03001603 	movweq	r1, #1539	; 0x603
 454:	3b0b3a0e 	blcc	2cec94 <__RW_SIZE__+0x2ce714>
 458:	0013490b 	andseq	r4, r3, fp, lsl #18
 45c:	00240400 	eoreq	r0, r4, r0, lsl #8
 460:	0b3e0b0b 	bleq	f83094 <__RW_SIZE__+0xf82b14>
 464:	00000803 	andeq	r0, r0, r3, lsl #16
 468:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
 46c:	06000013 			; <UNDEFINED> instruction: 0x06000013
 470:	0b0b0113 	bleq	2c08c4 <__RW_SIZE__+0x2c0344>
 474:	0b3b0b3a 	bleq	ec3164 <__RW_SIZE__+0xec2be4>
 478:	00001301 	andeq	r1, r0, r1, lsl #6
 47c:	03000d07 	movweq	r0, #3335	; 0xd07
 480:	3b0b3a0e 	blcc	2cecc0 <__RW_SIZE__+0x2ce740>
 484:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 488:	0800000b 	stmdaeq	r0, {r0, r1, r3}
 48c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 490:	0b3b0b3a 	bleq	ec3180 <__RW_SIZE__+0xec2c00>
 494:	0b381349 	bleq	e051c0 <__RW_SIZE__+0xe04c40>
 498:	26090000 	strcs	r0, [r9], -r0
 49c:	00134900 	andseq	r4, r3, r0, lsl #18
 4a0:	01010a00 	tsteq	r1, r0, lsl #20
 4a4:	13011349 	movwne	r1, #4937	; 0x1349
 4a8:	210b0000 	mrscs	r0, (UNDEF: 11)
 4ac:	2f134900 	svccs	0x00134900
 4b0:	0c00000b 	stceq	0, cr0, [r0], {11}
 4b4:	0b0b000f 	bleq	2c04f8 <__RW_SIZE__+0x2bff78>
 4b8:	00001349 	andeq	r1, r0, r9, asr #6
 4bc:	03002e0d 	movweq	r2, #3597	; 0xe0d
 4c0:	3b0b3a0e 	blcc	2ced00 <__RW_SIZE__+0x2ce780>
 4c4:	2019270b 	andscs	r2, r9, fp, lsl #14
 4c8:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
 4cc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 4d0:	0b3a0e03 	bleq	e83ce4 <__RW_SIZE__+0xe83764>
 4d4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 4d8:	06120111 			; <UNDEFINED> instruction: 0x06120111
 4dc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 4e0:	00130119 	andseq	r0, r3, r9, lsl r1
 4e4:	00340f00 	eorseq	r0, r4, r0, lsl #30
 4e8:	0b3a0803 	bleq	e824fc <__RW_SIZE__+0xe81f7c>
 4ec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 4f0:	00001702 	andeq	r1, r0, r2, lsl #14
 4f4:	31011d10 	tstcc	r1, r0, lsl sp
 4f8:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
 4fc:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
 500:	0013010b 	andseq	r0, r3, fp, lsl #2
 504:	82891100 	addhi	r1, r9, #0, 2
 508:	01110001 	tsteq	r1, r1
 50c:	00001331 	andeq	r1, r0, r1, lsr r3
 510:	01828912 	orreq	r8, r2, r2, lsl r9
 514:	31011101 	tstcc	r1, r1, lsl #2
 518:	00130113 	andseq	r0, r3, r3, lsl r1
 51c:	828a1300 	addhi	r1, sl, #0, 6
 520:	18020001 	stmdane	r2, {r0}
 524:	00184291 	mulseq	r8, r1, r2
 528:	82891400 	addhi	r1, r9, #0, 8
 52c:	01110101 	tsteq	r1, r1, lsl #2
 530:	00001331 	andeq	r1, r0, r1, lsr r3
 534:	03003415 	movweq	r3, #1045	; 0x415
 538:	3b0b3a0e 	blcc	2ced78 <__RW_SIZE__+0x2ce7f8>
 53c:	3f134905 	svccc	0x00134905
 540:	00193c19 	andseq	r3, r9, r9, lsl ip
 544:	00341600 	eorseq	r1, r4, r0, lsl #12
 548:	0b3a0e03 	bleq	e83d5c <__RW_SIZE__+0xe837dc>
 54c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 550:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 554:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
 558:	03193f00 	tsteq	r9, #0, 30
 55c:	3b0b3a0e 	blcc	2ced9c <__RW_SIZE__+0x2ce81c>
 560:	3c19270b 	ldccc	7, cr2, [r9], {11}
 564:	18000019 	stmdane	r0, {r0, r3, r4}
 568:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 56c:	0b3a0e03 	bleq	e83d80 <__RW_SIZE__+0xe83800>
 570:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 574:	1301193c 	movwne	r1, #6460	; 0x193c
 578:	05190000 	ldreq	r0, [r9, #-0]
 57c:	00134900 	andseq	r4, r3, r0, lsl #18
 580:	00181a00 	andseq	r1, r8, r0, lsl #20
 584:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
 588:	03193f01 	tsteq	r9, #1, 30
 58c:	3b0b3a0e 	blcc	2cedcc <__RW_SIZE__+0x2ce84c>
 590:	3c19270b 	ldccc	7, cr2, [r9], {11}
 594:	00000019 	andeq	r0, r0, r9, lsl r0
 598:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
 59c:	030b130e 	movweq	r1, #45838	; 0xb30e
 5a0:	110e1b0e 	tstne	lr, lr, lsl #22
 5a4:	10061201 	andne	r1, r6, r1, lsl #4
 5a8:	02000017 	andeq	r0, r0, #23
 5ac:	0b0b0024 	bleq	2c0644 <__RW_SIZE__+0x2c00c4>
 5b0:	0e030b3e 	vmoveq.16	d3[0], r0
 5b4:	24030000 	strcs	r0, [r3], #-0
 5b8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 5bc:	0008030b 	andeq	r0, r8, fp, lsl #6
 5c0:	000f0400 	andeq	r0, pc, r0, lsl #8
 5c4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 5c8:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
 5cc:	03193f01 	tsteq	r9, #1, 30
 5d0:	3b0b3a0e 	blcc	2cee10 <__RW_SIZE__+0x2ce890>
 5d4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 5d8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 5dc:	97184006 	ldrls	r4, [r8, -r6]
 5e0:	13011942 	movwne	r1, #6466	; 0x1942
 5e4:	05060000 	streq	r0, [r6, #-0]
 5e8:	3a080300 	bcc	2011f0 <__RW_SIZE__+0x200c70>
 5ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 5f0:	00170213 	andseq	r0, r7, r3, lsl r2
 5f4:	00340700 	eorseq	r0, r4, r0, lsl #14
 5f8:	0b3a0e03 	bleq	e83e0c <__RW_SIZE__+0xe8388c>
 5fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 600:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 604:	34080000 	strcc	r0, [r8], #-0
 608:	3a0e0300 	bcc	381210 <__RW_SIZE__+0x380c90>
 60c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 610:	00180213 	andseq	r0, r8, r3, lsl r2
 614:	00340900 	eorseq	r0, r4, r0, lsl #18
 618:	0b3a0e03 	bleq	e83e2c <__RW_SIZE__+0xe838ac>
 61c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 620:	00001702 	andeq	r1, r0, r2, lsl #14
 624:	0300340a 	movweq	r3, #1034	; 0x40a
 628:	3b0b3a0e 	blcc	2cee68 <__RW_SIZE__+0x2ce8e8>
 62c:	3f134905 	svccc	0x00134905
 630:	00193c19 	andseq	r3, r9, r9, lsl ip
 634:	00350b00 	eorseq	r0, r5, r0, lsl #22
 638:	00001349 	andeq	r1, r0, r9, asr #6
 63c:	01110100 	tsteq	r1, r0, lsl #2
 640:	0b130e25 	bleq	4c3edc <__RW_SIZE__+0x4c395c>
 644:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 648:	06120111 			; <UNDEFINED> instruction: 0x06120111
 64c:	00001710 	andeq	r1, r0, r0, lsl r7
 650:	03010402 	movweq	r0, #5122	; 0x1402
 654:	3a0b0b0e 	bcc	2c3294 <__RW_SIZE__+0x2c2d14>
 658:	010b3b0b 	tsteq	fp, fp, lsl #22
 65c:	03000013 	movweq	r0, #19
 660:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
 664:	00000d1c 	andeq	r0, r0, ip, lsl sp
 668:	03001604 	movweq	r1, #1540	; 0x604
 66c:	3b0b3a0e 	blcc	2ceeac <__RW_SIZE__+0x2ce92c>
 670:	00134905 	andseq	r4, r3, r5, lsl #18
 674:	00240500 	eoreq	r0, r4, r0, lsl #10
 678:	0b3e0b0b 	bleq	f832ac <__RW_SIZE__+0xf82d2c>
 67c:	00000e03 	andeq	r0, r0, r3, lsl #28
 680:	03001606 	movweq	r1, #1542	; 0x606
 684:	3b0b3a0e 	blcc	2ceec4 <__RW_SIZE__+0x2ce944>
 688:	0013490b 	andseq	r4, r3, fp, lsl #18
 68c:	00240700 	eoreq	r0, r4, r0, lsl #14
 690:	0b3e0b0b 	bleq	f832c4 <__RW_SIZE__+0xf82d44>
 694:	00000803 	andeq	r0, r0, r3, lsl #16
 698:	0b011308 	bleq	452c0 <__RW_SIZE__+0x44d40>
 69c:	3b0b3a05 	blcc	2ceeb8 <__RW_SIZE__+0x2ce938>
 6a0:	0013010b 	andseq	r0, r3, fp, lsl #2
 6a4:	000d0900 	andeq	r0, sp, r0, lsl #18
 6a8:	0b3a0e03 	bleq	e83ebc <__RW_SIZE__+0xe8393c>
 6ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 6b0:	00000b38 	andeq	r0, r0, r8, lsr fp
 6b4:	03000d0a 	movweq	r0, #3338	; 0xd0a
 6b8:	3b0b3a0e 	blcc	2ceef8 <__RW_SIZE__+0x2ce978>
 6bc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 6c0:	0b000005 	bleq	6dc <__RW_SIZE__+0x15c>
 6c4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 6c8:	0b3b0b3a 	bleq	ec33b8 <__RW_SIZE__+0xec2e38>
 6cc:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
 6d0:	010c0000 	mrseq	r0, (UNDEF: 12)
 6d4:	01134901 	tsteq	r3, r1, lsl #18
 6d8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
 6dc:	13490021 	movtne	r0, #36897	; 0x9021
 6e0:	00000b2f 	andeq	r0, r0, pc, lsr #22
 6e4:	4900350e 	stmdbmi	r0, {r1, r2, r3, r8, sl, ip, sp}
 6e8:	0f000013 	svceq	0x00000013
 6ec:	13490021 	movtne	r0, #36897	; 0x9021
 6f0:	0000052f 	andeq	r0, r0, pc, lsr #10
 6f4:	0b011310 	bleq	4533c <__RW_SIZE__+0x44dbc>
 6f8:	3b0b3a0b 	blcc	2cef2c <__RW_SIZE__+0x2ce9ac>
 6fc:	0013010b 	andseq	r0, r3, fp, lsl #2
 700:	000d1100 	andeq	r1, sp, r0, lsl #2
 704:	0b3a0803 	bleq	e82718 <__RW_SIZE__+0xe82198>
 708:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 70c:	00000b38 	andeq	r0, r0, r8, lsr fp
 710:	49002612 	stmdbmi	r0, {r1, r4, r9, sl, sp}
 714:	13000013 	movwne	r0, #19
 718:	0b0b0113 	bleq	2c0b6c <__RW_SIZE__+0x2c05ec>
 71c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 720:	00001301 	andeq	r1, r0, r1, lsl #6
 724:	03000d14 	movweq	r0, #3348	; 0xd14
 728:	3b0b3a08 	blcc	2cef50 <__RW_SIZE__+0x2ce9d0>
 72c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 730:	1500000b 	strne	r0, [r0, #-11]
 734:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 738:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 73c:	0b381349 	bleq	e05468 <__RW_SIZE__+0xe04ee8>
 740:	0f160000 	svceq	0x00160000
 744:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 748:	17000013 	smladne	r0, r3, r0, r0
 74c:	0e03012e 	adfeqsp	f0, f3, #0.5
 750:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 754:	0b201927 	bleq	806bf8 <__RW_SIZE__+0x806678>
 758:	00001301 	andeq	r1, r0, r1, lsl #6
 75c:	03000518 	movweq	r0, #1304	; 0x518
 760:	3b0b3a0e 	blcc	2cefa0 <__RW_SIZE__+0x2cea20>
 764:	00134905 	andseq	r4, r3, r5, lsl #18
 768:	012e1900 	teqeq	lr, r0, lsl #18
 76c:	0b3a0e03 	bleq	e83f80 <__RW_SIZE__+0xe83a00>
 770:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 774:	06120111 			; <UNDEFINED> instruction: 0x06120111
 778:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 77c:	00130119 	andseq	r0, r3, r9, lsl r1
 780:	00051a00 	andeq	r1, r5, r0, lsl #20
 784:	0b3a0e03 	bleq	e83f98 <__RW_SIZE__+0xe83a18>
 788:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 78c:	00001702 	andeq	r1, r0, r2, lsl #14
 790:	0300051b 	movweq	r0, #1307	; 0x51b
 794:	3b0b3a08 	blcc	2cefbc <__RW_SIZE__+0x2cea3c>
 798:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 79c:	1c000017 	stcne	0, cr0, [r0], {23}
 7a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
 7a4:	0b3b0b3a 	bleq	ec3494 <__RW_SIZE__+0xec2f14>
 7a8:	17021349 	strne	r1, [r2, -r9, asr #6]
 7ac:	891d0000 	ldmdbhi	sp, {}	; <UNPREDICTABLE>
 7b0:	11010182 	smlabbne	r1, r2, r1, r0
 7b4:	00133101 	andseq	r3, r3, r1, lsl #2
 7b8:	828a1e00 	addhi	r1, sl, #0, 28
 7bc:	18020001 	stmdane	r2, {r0}
 7c0:	00184291 	mulseq	r8, r1, r2
 7c4:	012e1f00 	teqeq	lr, r0, lsl #30
 7c8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 7cc:	0b3b0b3a 	bleq	ec34bc <__RW_SIZE__+0xec2f3c>
 7d0:	01111927 	tsteq	r1, r7, lsr #18
 7d4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 7d8:	01194297 			; <UNDEFINED> instruction: 0x01194297
 7dc:	20000013 	andcs	r0, r0, r3, lsl r0
 7e0:	01018289 	smlabbeq	r1, r9, r2, r8
 7e4:	13310111 	teqne	r1, #1073741828	; 0x40000004
 7e8:	00001301 	andeq	r1, r0, r1, lsl #6
 7ec:	03012e21 	movweq	r2, #7713	; 0x1e21
 7f0:	3b0b3a0e 	blcc	2cf030 <__RW_SIZE__+0x2ceab0>
 7f4:	2019270b 	andscs	r2, r9, fp, lsl #14
 7f8:	0013010b 	andseq	r0, r3, fp, lsl #2
 7fc:	00052200 	andeq	r2, r5, r0, lsl #4
 800:	0b3a0803 	bleq	e82814 <__RW_SIZE__+0xe82294>
 804:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 808:	1d230000 	stcne	0, cr0, [r3, #-0]
 80c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 810:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
 814:	010b590b 	tsteq	fp, fp, lsl #18
 818:	24000013 	strcs	r0, [r0], #-19	; 0xffffffed
 81c:	13310005 	teqne	r1, #5
 820:	00001802 	andeq	r1, r0, r2, lsl #16
 824:	31000525 	tstcc	r0, r5, lsr #10
 828:	00170213 	andseq	r0, r7, r3, lsl r2
 82c:	82892600 	addhi	r2, r9, #0, 12
 830:	01110001 	tsteq	r1, r1
 834:	00001331 	andeq	r1, r0, r1, lsr r3
 838:	3f002e27 	svccc	0x00002e27
 83c:	3a0e0319 	bcc	3814a8 <__RW_SIZE__+0x380f28>
 840:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 844:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 848:	97184006 	ldrls	r4, [r8, -r6]
 84c:	00001942 	andeq	r1, r0, r2, asr #18
 850:	3f012e28 	svccc	0x00012e28
 854:	3a0e0319 	bcc	3814c0 <__RW_SIZE__+0x380f40>
 858:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 85c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 860:	97184006 	ldrls	r4, [r8, -r6]
 864:	13011942 	movwne	r1, #6466	; 0x1942
 868:	1d290000 	stcne	0, cr0, [r9, #-0]
 86c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 870:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
 874:	0005590b 	andeq	r5, r5, fp, lsl #18
 878:	00052a00 	andeq	r2, r5, r0, lsl #20
 87c:	0b1c1331 	bleq	705548 <__RW_SIZE__+0x704fc8>
 880:	342b0000 	strtcc	r0, [fp], #-0
 884:	3a0e0300 	bcc	38148c <__RW_SIZE__+0x380f0c>
 888:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 88c:	00180213 	andseq	r0, r8, r3, lsl r2
 890:	00342c00 	eorseq	r2, r4, r0, lsl #24
 894:	0b3a0e03 	bleq	e840a8 <__RW_SIZE__+0xe83b28>
 898:	1349053b 	movtne	r0, #38203	; 0x953b
 89c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 8a0:	342d0000 	strtcc	r0, [sp], #-0
 8a4:	3a0e0300 	bcc	3814ac <__RW_SIZE__+0x380f2c>
 8a8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 8ac:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
 8b0:	2e000018 	mcrcs	0, 0, r0, cr0, cr8, {0}
 8b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 8b8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 8bc:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 8c0:	00001802 	andeq	r1, r0, r2, lsl #16
 8c4:	3f012e2f 	svccc	0x00012e2f
 8c8:	3a0e0319 	bcc	381534 <__RW_SIZE__+0x380fb4>
 8cc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 8d0:	00193c19 	andseq	r3, r9, r9, lsl ip
 8d4:	00053000 	andeq	r3, r5, r0
 8d8:	00001349 	andeq	r1, r0, r9, asr #6
 8dc:	00001831 	andeq	r1, r0, r1, lsr r8
 8e0:	11010000 	mrsne	r0, (UNDEF: 1)
 8e4:	130e2501 	movwne	r2, #58625	; 0xe501
 8e8:	1b0e030b 	blne	38151c <__RW_SIZE__+0x380f9c>
 8ec:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 8f0:	00171006 	andseq	r1, r7, r6
 8f4:	00240200 	eoreq	r0, r4, r0, lsl #4
 8f8:	0b3e0b0b 	bleq	f8352c <__RW_SIZE__+0xf82fac>
 8fc:	00000e03 	andeq	r0, r0, r3, lsl #28
 900:	03001603 	movweq	r1, #1539	; 0x603
 904:	3b0b3a0e 	blcc	2cf144 <__RW_SIZE__+0x2cebc4>
 908:	0013490b 	andseq	r4, r3, fp, lsl #18
 90c:	00240400 	eoreq	r0, r4, r0, lsl #8
 910:	0b3e0b0b 	bleq	f83544 <__RW_SIZE__+0xf82fc4>
 914:	00000803 	andeq	r0, r0, r3, lsl #16
 918:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
 91c:	06000013 			; <UNDEFINED> instruction: 0x06000013
 920:	13490026 	movtne	r0, #36902	; 0x9026
 924:	13070000 	movwne	r0, #28672	; 0x7000
 928:	3a0b0b01 	bcc	2c3534 <__RW_SIZE__+0x2c2fb4>
 92c:	01053b0b 	tsteq	r5, fp, lsl #22
 930:	08000013 	stmdaeq	r0, {r0, r1, r4}
 934:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 938:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 93c:	0b381349 	bleq	e05668 <__RW_SIZE__+0xe050e8>
 940:	0d090000 	stceq	0, cr0, [r9, #-0]
 944:	3a080300 	bcc	20154c <__RW_SIZE__+0x200fcc>
 948:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 94c:	000b3813 	andeq	r3, fp, r3, lsl r8
 950:	00160a00 	andseq	r0, r6, r0, lsl #20
 954:	0b3a0e03 	bleq	e84168 <__RW_SIZE__+0xe83be8>
 958:	1349053b 	movtne	r0, #38203	; 0x953b
 95c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
 960:	03193f01 	tsteq	r9, #1, 30
 964:	3b0b3a0e 	blcc	2cf1a4 <__RW_SIZE__+0x2cec24>
 968:	1119270b 	tstne	r9, fp, lsl #14
 96c:	40061201 	andmi	r1, r6, r1, lsl #4
 970:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 974:	00001301 	andeq	r1, r0, r1, lsl #6
 978:	0300050c 	movweq	r0, #1292	; 0x50c
 97c:	3b0b3a0e 	blcc	2cf1bc <__RW_SIZE__+0x2cec3c>
 980:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 984:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
 988:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 98c:	0b3a0e03 	bleq	e841a0 <__RW_SIZE__+0xe83c20>
 990:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 994:	01111349 	tsteq	r1, r9, asr #6
 998:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 99c:	00194297 	mulseq	r9, r7, r2
 9a0:	002e0e00 	eoreq	r0, lr, r0, lsl #28
 9a4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 9a8:	0b3b0b3a 	bleq	ec3698 <__RW_SIZE__+0xec3118>
 9ac:	01111927 	tsteq	r1, r7, lsr #18
 9b0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 9b4:	00194297 	mulseq	r9, r7, r2
 9b8:	00340f00 	eorseq	r0, r4, r0, lsl #30
 9bc:	0b3a0e03 	bleq	e841d0 <__RW_SIZE__+0xe83c50>
 9c0:	1349053b 	movtne	r0, #38203	; 0x953b
 9c4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 9c8:	01000000 	mrseq	r0, (UNDEF: 0)
 9cc:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 9d0:	0e030b13 	vmoveq.32	d3[0], r0
 9d4:	01110e1b 	tsteq	r1, fp, lsl lr
 9d8:	17100612 			; <UNDEFINED> instruction: 0x17100612
 9dc:	04020000 	streq	r0, [r2], #-0
 9e0:	0b0e0301 	bleq	3815ec <__RW_SIZE__+0x38106c>
 9e4:	3b0b3a0b 	blcc	2cf218 <__RW_SIZE__+0x2cec98>
 9e8:	0013010b 	andseq	r0, r3, fp, lsl #2
 9ec:	00280300 	eoreq	r0, r8, r0, lsl #6
 9f0:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
 9f4:	16040000 	strne	r0, [r4], -r0
 9f8:	3a0e0300 	bcc	381600 <__RW_SIZE__+0x381080>
 9fc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 a00:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
 a04:	0b0b0024 	bleq	2c0a9c <__RW_SIZE__+0x2c051c>
 a08:	0e030b3e 	vmoveq.16	d3[0], r0
 a0c:	16060000 	strne	r0, [r6], -r0
 a10:	3a0e0300 	bcc	381618 <__RW_SIZE__+0x381098>
 a14:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 a18:	07000013 	smladeq	r0, r3, r0, r0
 a1c:	0b0b0024 	bleq	2c0ab4 <__RW_SIZE__+0x2c0534>
 a20:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 a24:	13080000 	movwne	r0, #32768	; 0x8000
 a28:	3a050b01 	bcc	143634 <__RW_SIZE__+0x1430b4>
 a2c:	010b3b0b 	tsteq	fp, fp, lsl #22
 a30:	09000013 	stmdbeq	r0, {r0, r1, r4}
 a34:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 a38:	0b3b0b3a 	bleq	ec3728 <__RW_SIZE__+0xec31a8>
 a3c:	0b381349 	bleq	e05768 <__RW_SIZE__+0xe051e8>
 a40:	0d0a0000 	stceq	0, cr0, [sl, #-0]
 a44:	3a0e0300 	bcc	38164c <__RW_SIZE__+0x3810cc>
 a48:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 a4c:	00053813 	andeq	r3, r5, r3, lsl r8
 a50:	000d0b00 	andeq	r0, sp, r0, lsl #22
 a54:	0b3a0803 	bleq	e82a68 <__RW_SIZE__+0xe824e8>
 a58:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 a5c:	00000538 	andeq	r0, r0, r8, lsr r5
 a60:	4901010c 	stmdbmi	r1, {r2, r3, r8}
 a64:	00130113 	andseq	r0, r3, r3, lsl r1
 a68:	00210d00 	eoreq	r0, r1, r0, lsl #26
 a6c:	0b2f1349 	bleq	bc5798 <__RW_SIZE__+0xbc5218>
 a70:	350e0000 	strcc	r0, [lr, #-0]
 a74:	00134900 	andseq	r4, r3, r0, lsl #18
 a78:	00210f00 	eoreq	r0, r1, r0, lsl #30
 a7c:	052f1349 	streq	r1, [pc, #-841]!	; 73b <__RW_SIZE__+0x1bb>
 a80:	13100000 	tstne	r0, #0
 a84:	3a0b0b01 	bcc	2c3690 <__RW_SIZE__+0x2c3110>
 a88:	01053b0b 	tsteq	r5, fp, lsl #22
 a8c:	11000013 	tstne	r0, r3, lsl r0
 a90:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 a94:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 a98:	0b381349 	bleq	e057c4 <__RW_SIZE__+0xe05244>
 a9c:	0d120000 	ldceq	0, cr0, [r2, #-0]
 aa0:	3a0e0300 	bcc	3816a8 <__RW_SIZE__+0x381128>
 aa4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 aa8:	000b3813 	andeq	r3, fp, r3, lsl r8
 aac:	012e1300 	teqeq	lr, r0, lsl #6
 ab0:	0b3a0e03 	bleq	e842c4 <__RW_SIZE__+0xe83d44>
 ab4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 ab8:	13010b20 	movwne	r0, #6944	; 0x1b20
 abc:	05140000 	ldreq	r0, [r4, #-0]
 ac0:	3a0e0300 	bcc	3816c8 <__RW_SIZE__+0x381148>
 ac4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 ac8:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
 acc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 ad0:	0b3a0e03 	bleq	e842e4 <__RW_SIZE__+0xe83d64>
 ad4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 ad8:	06120111 			; <UNDEFINED> instruction: 0x06120111
 adc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 ae0:	16000019 			; <UNDEFINED> instruction: 0x16000019
 ae4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 ae8:	0b3a0e03 	bleq	e842fc <__RW_SIZE__+0xe83d7c>
 aec:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 af0:	01111349 	tsteq	r1, r9, asr #6
 af4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 af8:	01194297 			; <UNDEFINED> instruction: 0x01194297
 afc:	17000013 	smladne	r0, r3, r0, r0
 b00:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 b04:	0b3b0b3a 	bleq	ec37f4 <__RW_SIZE__+0xec3274>
 b08:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 b0c:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
 b10:	03193f01 	tsteq	r9, #1, 30
 b14:	3b0b3a0e 	blcc	2cf354 <__RW_SIZE__+0x2cedd4>
 b18:	1119270b 	tstne	r9, fp, lsl #14
 b1c:	40061201 	andmi	r1, r6, r1, lsl #4
 b20:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 b24:	00001301 	andeq	r1, r0, r1, lsl #6
 b28:	03000519 	movweq	r0, #1305	; 0x519
 b2c:	3b0b3a0e 	blcc	2cf36c <__RW_SIZE__+0x2cedec>
 b30:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 b34:	1a000017 	bne	b98 <__RW_SIZE__+0x618>
 b38:	08030034 	stmdaeq	r3, {r2, r4, r5}
 b3c:	0b3b0b3a 	bleq	ec382c <__RW_SIZE__+0xec32ac>
 b40:	17021349 	strne	r1, [r2, -r9, asr #6]
 b44:	341b0000 	ldrcc	r0, [fp], #-0
 b48:	3a080300 	bcc	201750 <__RW_SIZE__+0x2011d0>
 b4c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 b50:	00180213 	andseq	r0, r8, r3, lsl r2
 b54:	002e1c00 	eoreq	r1, lr, r0, lsl #24
 b58:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 b5c:	0b3b0b3a 	bleq	ec384c <__RW_SIZE__+0xec32cc>
 b60:	13491927 	movtne	r1, #39207	; 0x9927
 b64:	06120111 			; <UNDEFINED> instruction: 0x06120111
 b68:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 b6c:	1d000019 	stcne	0, cr0, [r0, #-100]	; 0xffffff9c
 b70:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 b74:	0b3a0e03 	bleq	e84388 <__RW_SIZE__+0xe83e08>
 b78:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 b7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 b80:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 b84:	00130119 	andseq	r0, r3, r9, lsl r1
 b88:	00051e00 	andeq	r1, r5, r0, lsl #28
 b8c:	0b3a0803 	bleq	e82ba0 <__RW_SIZE__+0xe82620>
 b90:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 b94:	00001702 	andeq	r1, r0, r2, lsl #14
 b98:	31011d1f 	tstcc	r1, pc, lsl sp
 b9c:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
 ba0:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
 ba4:	0013010b 	andseq	r0, r3, fp, lsl #2
 ba8:	00052000 	andeq	r2, r5, r0
 bac:	17021331 	smladxne	r2, r1, r3, r1
 bb0:	05210000 	streq	r0, [r1, #-0]!
 bb4:	1c133100 	ldfnes	f3, [r3], {-0}
 bb8:	2200000b 	andcs	r0, r0, #11
 bbc:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 bc0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 bc4:	0b590b58 	bleq	164392c <__RW_SIZE__+0x16433ac>
 bc8:	34230000 	strtcc	r0, [r3], #-0
 bcc:	3a0e0300 	bcc	3817d4 <__RW_SIZE__+0x381254>
 bd0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 bd4:	3c193f13 	ldccc	15, cr3, [r9], {19}
 bd8:	00000019 	andeq	r0, r0, r9, lsl r0
 bdc:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
 be0:	030b130e 	movweq	r1, #45838	; 0xb30e
 be4:	110e1b0e 	tstne	lr, lr, lsl #22
 be8:	10061201 	andne	r1, r6, r1, lsl #4
 bec:	02000017 	andeq	r0, r0, #23
 bf0:	0e030104 	adfeqs	f0, f3, f4
 bf4:	0b3a0b0b 	bleq	e83828 <__RW_SIZE__+0xe832a8>
 bf8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 bfc:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
 c00:	1c0e0300 	stcne	3, cr0, [lr], {-0}
 c04:	0400000d 	streq	r0, [r0], #-13
 c08:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 c0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 c10:	00001349 	andeq	r1, r0, r9, asr #6
 c14:	0b002405 	bleq	9c30 <__RW_SIZE__+0x96b0>
 c18:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 c1c:	0600000e 	streq	r0, [r0], -lr
 c20:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 c24:	0b3b0b3a 	bleq	ec3914 <__RW_SIZE__+0xec3394>
 c28:	00001349 	andeq	r1, r0, r9, asr #6
 c2c:	0b002407 	bleq	9c50 <__RW_SIZE__+0x96d0>
 c30:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 c34:	08000008 	stmdaeq	r0, {r3}
 c38:	050b0113 	streq	r0, [fp, #-275]	; 0xfffffeed
 c3c:	0b3b0b3a 	bleq	ec392c <__RW_SIZE__+0xec33ac>
 c40:	00001301 	andeq	r1, r0, r1, lsl #6
 c44:	03000d09 	movweq	r0, #3337	; 0xd09
 c48:	3b0b3a0e 	blcc	2cf488 <__RW_SIZE__+0x2cef08>
 c4c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 c50:	0a00000b 	beq	c84 <__RW_SIZE__+0x704>
 c54:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 c58:	0b3b0b3a 	bleq	ec3948 <__RW_SIZE__+0xec33c8>
 c5c:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
 c60:	0d0b0000 	stceq	0, cr0, [fp, #-0]
 c64:	3a080300 	bcc	20186c <__RW_SIZE__+0x2012ec>
 c68:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 c6c:	00053813 	andeq	r3, r5, r3, lsl r8
 c70:	01010c00 	tsteq	r1, r0, lsl #24
 c74:	13011349 	movwne	r1, #4937	; 0x1349
 c78:	210d0000 	mrscs	r0, (UNDEF: 13)
 c7c:	2f134900 	svccs	0x00134900
 c80:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
 c84:	13490035 	movtne	r0, #36917	; 0x9035
 c88:	210f0000 	mrscs	r0, CPSR
 c8c:	2f134900 	svccs	0x00134900
 c90:	10000005 	andne	r0, r0, r5
 c94:	0b0b0113 	bleq	2c10e8 <__RW_SIZE__+0x2c0b68>
 c98:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 c9c:	00001301 	andeq	r1, r0, r1, lsl #6
 ca0:	03000d11 	movweq	r0, #3345	; 0xd11
 ca4:	3b0b3a08 	blcc	2cf4cc <__RW_SIZE__+0x2cef4c>
 ca8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 cac:	1200000b 	andne	r0, r0, #11
 cb0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 cb4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 cb8:	0b381349 	bleq	e059e4 <__RW_SIZE__+0xe05464>
 cbc:	0f130000 	svceq	0x00130000
 cc0:	000b0b00 	andeq	r0, fp, r0, lsl #22
 cc4:	000f1400 	andeq	r1, pc, r0, lsl #8
 cc8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 ccc:	26150000 	ldrcs	r0, [r5], -r0
 cd0:	00134900 	andseq	r4, r3, r0, lsl #18
 cd4:	01131600 	tsteq	r3, r0, lsl #12
 cd8:	0b0b0e03 	bleq	2c44ec <__RW_SIZE__+0x2c3f6c>
 cdc:	0b3b0b3a 	bleq	ec39cc <__RW_SIZE__+0xec344c>
 ce0:	00001301 	andeq	r1, r0, r1, lsl #6
 ce4:	03000d17 	movweq	r0, #3351	; 0xd17
 ce8:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
 cec:	0019340b 	andseq	r3, r9, fp, lsl #8
 cf0:	012e1800 	teqeq	lr, r0, lsl #16
 cf4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 cf8:	0b3b0b3a 	bleq	ec39e8 <__RW_SIZE__+0xec3468>
 cfc:	0b201927 	bleq	8071a0 <__RW_SIZE__+0x806c20>
 d00:	00001301 	andeq	r1, r0, r1, lsl #6
 d04:	03000519 	movweq	r0, #1305	; 0x519
 d08:	3b0b3a08 	blcc	2cf530 <__RW_SIZE__+0x2cefb0>
 d0c:	0013490b 	andseq	r4, r3, fp, lsl #18
 d10:	002e1a00 	eoreq	r1, lr, r0, lsl #20
 d14:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 d18:	0b3b0b3a 	bleq	ec3a08 <__RW_SIZE__+0xec3488>
 d1c:	13491927 	movtne	r1, #39207	; 0x9927
 d20:	00000b20 	andeq	r0, r0, r0, lsr #22
 d24:	03012e1b 	movweq	r2, #7707	; 0x1e1b
 d28:	3b0b3a0e 	blcc	2cf568 <__RW_SIZE__+0x2cefe8>
 d2c:	20192705 	andscs	r2, r9, r5, lsl #14
 d30:	0013010b 	andseq	r0, r3, fp, lsl #2
 d34:	00051c00 	andeq	r1, r5, r0, lsl #24
 d38:	0b3a0e03 	bleq	e8454c <__RW_SIZE__+0xe83fcc>
 d3c:	1349053b 	movtne	r0, #38203	; 0x953b
 d40:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
 d44:	03193f01 	tsteq	r9, #1, 30
 d48:	3b0b3a0e 	blcc	2cf588 <__RW_SIZE__+0x2cf008>
 d4c:	1119270b 	tstne	r9, fp, lsl #14
 d50:	40061201 	andmi	r1, r6, r1, lsl #4
 d54:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 d58:	00001301 	andeq	r1, r0, r1, lsl #6
 d5c:	0300051e 	movweq	r0, #1310	; 0x51e
 d60:	3b0b3a0e 	blcc	2cf5a0 <__RW_SIZE__+0x2cf020>
 d64:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 d68:	1f000017 	svcne	0x00000017
 d6c:	08030034 	stmdaeq	r3, {r2, r4, r5}
 d70:	0b3b0b3a 	bleq	ec3a60 <__RW_SIZE__+0xec34e0>
 d74:	17021349 	strne	r1, [r2, -r9, asr #6]
 d78:	34200000 	strtcc	r0, [r0], #-0
 d7c:	3a0e0300 	bcc	381984 <__RW_SIZE__+0x381404>
 d80:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 d84:	00170213 	andseq	r0, r7, r3, lsl r2
 d88:	00052100 	andeq	r2, r5, r0, lsl #2
 d8c:	0b3a0e03 	bleq	e845a0 <__RW_SIZE__+0xe84020>
 d90:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 d94:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
 d98:	11133101 	tstne	r3, r1, lsl #2
 d9c:	40061201 	andmi	r1, r6, r1, lsl #4
 da0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 da4:	00001301 	andeq	r1, r0, r1, lsl #6
 da8:	31000523 	tstcc	r0, r3, lsr #10
 dac:	00180213 	andseq	r0, r8, r3, lsl r2
 db0:	00052400 	andeq	r2, r5, r0, lsl #8
 db4:	17021331 	smladxne	r2, r1, r3, r1
 db8:	1d250000 	stcne	0, cr0, [r5, #-0]
 dbc:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 dc0:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
 dc4:	000b590b 	andeq	r5, fp, fp, lsl #18
 dc8:	012e2600 	teqeq	lr, r0, lsl #12
 dcc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 dd0:	0b3b0b3a 	bleq	ec3ac0 <__RW_SIZE__+0xec3540>
 dd4:	01111927 	tsteq	r1, r7, lsr #18
 dd8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 ddc:	01194297 			; <UNDEFINED> instruction: 0x01194297
 de0:	27000013 	smladcs	r0, r3, r0, r0
 de4:	08030005 	stmdaeq	r3, {r0, r2}
 de8:	0b3b0b3a 	bleq	ec3ad8 <__RW_SIZE__+0xec3558>
 dec:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 df0:	18280000 	stmdane	r8!, {}	; <UNPREDICTABLE>
 df4:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
 df8:	08030034 	stmdaeq	r3, {r2, r4, r5}
 dfc:	0b3b0b3a 	bleq	ec3aec <__RW_SIZE__+0xec356c>
 e00:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 e04:	342a0000 	strtcc	r0, [sl], #-0
 e08:	3a0e0300 	bcc	381a10 <__RW_SIZE__+0x381490>
 e0c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 e10:	00180213 	andseq	r0, r8, r3, lsl r2
 e14:	011d2b00 	tsteq	sp, r0, lsl #22
 e18:	01521331 	cmpeq	r2, r1, lsr r3
 e1c:	0b581755 	bleq	1606b78 <__RW_SIZE__+0x16065f8>
 e20:	13010b59 	movwne	r0, #7001	; 0x1b59
 e24:	892c0000 	stmdbhi	ip!, {}	; <UNPREDICTABLE>
 e28:	11010182 	smlabbne	r1, r2, r1, r0
 e2c:	00133101 	andseq	r3, r3, r1, lsl #2
 e30:	828a2d00 	addhi	r2, sl, #0, 26
 e34:	18020001 	stmdane	r2, {r0}
 e38:	00184291 	mulseq	r8, r1, r2
 e3c:	002e2e00 	eoreq	r2, lr, r0, lsl #28
 e40:	01111331 	tsteq	r1, r1, lsr r3
 e44:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 e48:	00194297 	mulseq	r9, r7, r2
 e4c:	012e2f00 	teqeq	lr, r0, lsl #30
 e50:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 e54:	0b3b0b3a 	bleq	ec3b44 <__RW_SIZE__+0xec35c4>
 e58:	13491927 	movtne	r1, #39207	; 0x9927
 e5c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 e60:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 e64:	00130119 	andseq	r0, r3, r9, lsl r1
 e68:	00343000 	eorseq	r3, r4, r0
 e6c:	0b3a0803 	bleq	e82e80 <__RW_SIZE__+0xe82900>
 e70:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 e74:	1d310000 	ldcne	0, cr0, [r1, #-0]
 e78:	11133100 	tstne	r3, r0, lsl #2
 e7c:	58061201 	stmdapl	r6, {r0, r9, ip}
 e80:	000b590b 	andeq	r5, fp, fp, lsl #18
 e84:	00053200 	andeq	r3, r5, r0, lsl #4
 e88:	0b3a0803 	bleq	e82e9c <__RW_SIZE__+0xe8291c>
 e8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 e90:	00001702 	andeq	r1, r0, r2, lsl #14
 e94:	31000533 	tstcc	r0, r3, lsr r5
 e98:	000b1c13 	andeq	r1, fp, r3, lsl ip
 e9c:	011d3400 	tsteq	sp, r0, lsl #8
 ea0:	01111331 	tsteq	r1, r1, lsr r3
 ea4:	0b580612 	bleq	16026f4 <__RW_SIZE__+0x1602174>
 ea8:	00000b59 	andeq	r0, r0, r9, asr fp
 eac:	03003435 	movweq	r3, #1077	; 0x435
 eb0:	3b0b3a0e 	blcc	2cf6f0 <__RW_SIZE__+0x2cf170>
 eb4:	3f134905 	svccc	0x00134905
 eb8:	00193c19 	andseq	r3, r9, r9, lsl ip
 ebc:	012e3600 	teqeq	lr, r0, lsl #12
 ec0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 ec4:	0b3b0b3a 	bleq	ec3bb4 <__RW_SIZE__+0xec3634>
 ec8:	13491927 	movtne	r1, #39207	; 0x9927
 ecc:	0000193c 	andeq	r1, r0, ip, lsr r9
 ed0:	49000537 	stmdbmi	r0, {r0, r1, r2, r4, r5, r8, sl}
 ed4:	00000013 	andeq	r0, r0, r3, lsl r0
 ed8:	10001101 	andne	r1, r0, r1, lsl #2
 edc:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
 ee0:	1b080301 	blne	201aec <__RW_SIZE__+0x20156c>
 ee4:	13082508 	movwne	r2, #34056	; 0x8508
 ee8:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
  14:	00000058 	andeq	r0, r0, r8, asr r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01cb0002 	biceq	r0, fp, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
  34:	000000a2 	andeq	r0, r0, r2, lsr #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	06d40002 	ldrbeq	r0, [r4], r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	080032e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip, sp}
  54:	00000158 	andeq	r0, r0, r8, asr r1
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	0dc20002 	stcleq	0, cr0, [r2, #8]
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	08003440 	stmdaeq	r0, {r6, sl, ip, sp}
  74:	00000072 	andeq	r0, r0, r2, ror r0
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	0fbd0002 	svceq	0x00bd0002
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	080034b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, ip, sp}
  94:	000000dc 	ldrdeq	r0, [r0], -ip
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	13770002 	cmnne	r7, #2
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	08003590 	stmdaeq	r0, {r4, r7, r8, sl, ip, sp}
  b4:	00000044 	andeq	r0, r0, r4, asr #32
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	14760002 	ldrbtne	r0, [r6], #-2
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	080035d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip, sp}
  d4:	000003f2 	strdeq	r0, [r0], -r2
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	26f90002 	ldrbtcs	r0, [r9], r2
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	080039c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip, sp}
  f4:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	287d0002 	ldmdacs	sp!, {r1}^
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	08003a90 	stmdaeq	r0, {r4, r7, r9, fp, ip, sp}
 114:	0000037c 	andeq	r0, r0, ip, ror r3
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	30d20002 	sbcscc	r0, r2, r2
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	08003e10 	stmdaeq	r0, {r4, r9, sl, fp, ip, sp}
 134:	0000020a 	andeq	r0, r0, sl, lsl #4
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	38b40002 	ldmcc	r4!, {r1}
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	08003000 	stmdaeq	r0, {ip, sp}
 154:	000001ec 	andeq	r0, r0, ip, ror #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a3 	andeq	r0, r0, r3, lsr #1
   4:	007f0002 	rsbseq	r0, pc, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	43010000 	movwmi	r0, #4096	; 0x1000
  1c:	6f435c3a 	svcvs	0x00435c3a
  20:	6f536564 	svcvs	0x00536564
  24:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  28:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
  2c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  30:	20797265 	rsbscs	r7, r9, r5, ror #4
  34:	202b2b47 	eorcs	r2, fp, r7, asr #22
  38:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
  3c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  40:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  44:	61652d65 	cmnvs	r5, r5, ror #26
  48:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	636f6c63 	cmnvs	pc, #25344	; 0x6300
  58:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  5c:	73000000 	movwvc	r0, #0
  60:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
  64:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
  68:	0000682e 	andeq	r6, r0, lr, lsr #16
  6c:	74730000 	ldrbtvc	r0, [r3], #-0
  70:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  74:	0100682e 	tsteq	r0, lr, lsr #16
  78:	6f630000 	svcvs	0x00630000
  7c:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
  80:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
  84:	00000000 	andeq	r0, r0, r0
  88:	02050000 	andeq	r0, r5, #0
  8c:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
  90:	21671315 	cmncs	r7, r5, lsl r3
  94:	212d2f2d 	teqcs	sp, sp, lsr #30
  98:	001f2121 	andseq	r2, pc, r1, lsr #2
  9c:	3d010402 	cfstrscc	mvf0, [r1, #-8]
  a0:	07029f75 	smlsdxeq	r2, r5, pc, r9	; <UNPREDICTABLE>
  a4:	e2010100 	and	r0, r1, #0, 2
  a8:	02000000 	andeq	r0, r0, #0
  ac:	00006500 	andeq	r6, r0, r0, lsl #10
  b0:	fb010200 	blx	408ba <__RW_SIZE__+0x4033a>
  b4:	01000d0e 	tsteq	r0, lr, lsl #26
  b8:	00010101 	andeq	r0, r1, r1, lsl #2
  bc:	00010000 	andeq	r0, r1, r0
  c0:	3a430100 	bcc	10c04c8 <__RW_SIZE__+0x10bff48>
  c4:	646f435c 	strbtvs	r4, [pc], #-860	; cc <__ZI_SIZE__+0x70>
  c8:	756f5365 	strbvc	r5, [pc, #-869]!	; fffffd6b <MSP_BASE+0xdfffad6b>
  cc:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
  d0:	6f535c79 	svcvs	0x00535c79
  d4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  d8:	47207972 			; <UNDEFINED> instruction: 0x47207972
  dc:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
  e0:	2f657469 	svccs	0x00657469
  e4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  e8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  ec:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  f0:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  f4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  f8:	63000065 	movwvs	r0, #101	; 0x65
  fc:	5f65726f 	svcpl	0x0065726f
 100:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 104:	00000063 	andeq	r0, r0, r3, rrx
 108:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 10c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 110:	00010068 	andeq	r0, r1, r8, rrx
 114:	05000000 	streq	r0, [r0, #-0]
 118:	00324402 	eorseq	r4, r2, r2, lsl #8
 11c:	03bf0308 			; <UNDEFINED> instruction: 0x03bf0308
 120:	034e1501 	movteq	r1, #58625	; 0xe501
 124:	4c13010c 	ldfmis	f0, [r3], {12}
 128:	15010c03 	strne	r0, [r1, #-3075]	; 0xfffff3fd
 12c:	010c034e 	tsteq	ip, lr, asr #6
 130:	0a034c13 	beq	d3184 <__RW_SIZE__+0xd2c04>
 134:	03301501 	teqeq	r0, #4194304	; 0x400000
 138:	03132e0a 	tsteq	r3, #10, 28	; 0xa0
 13c:	30154a0b 	andscc	r4, r5, fp, lsl #20
 140:	132e0a03 	teqne	lr, #12288	; 0x3000
 144:	154a0b03 	strbne	r0, [sl, #-2819]	; 0xfffff4fd
 148:	2e0a0330 	mcrcs	3, 0, r0, cr10, cr0, {1}
 14c:	4a0b0313 	bmi	2c0da0 <__RW_SIZE__+0x2c0820>
 150:	0a033015 	beq	cc1ac <__RW_SIZE__+0xcbc2c>
 154:	0d03132e 	stceq	3, cr1, [r3, #-184]	; 0xffffff48
 158:	0322154a 	teqeq	r2, #310378496	; 0x12800000
 15c:	2215200b 	andscs	r2, r5, #11
 160:	15200b03 	strne	r0, [r0, #-2819]!	; 0xfffff4fd
 164:	200b0322 	andcs	r0, fp, r2, lsr #6
 168:	0b033015 	bleq	cc1c4 <__RW_SIZE__+0xcbc44>
 16c:	0330152e 	teqeq	r0, #192937984	; 0xb800000
 170:	30152e0b 	andscc	r2, r5, fp, lsl #28
 174:	152e0b03 	strne	r0, [lr, #-2819]!	; 0xfffff4fd
 178:	2e0c0330 	mcrcs	3, 0, r0, cr12, cr0, {1}
 17c:	0c033e15 	stceq	14, cr3, [r3], {21}
 180:	033e1520 	teqeq	lr, #32, 10	; 0x8000000
 184:	3015200c 	andscc	r2, r5, ip
 188:	01000102 	tsteq	r0, r2, lsl #2
 18c:	00011401 	andeq	r1, r1, r1, lsl #8
 190:	7d000200 	sfmvc	f0, 4, [r0, #-0]
 194:	02000000 	andeq	r0, r0, #0
 198:	0d0efb01 	vstreq	d15, [lr, #-4]
 19c:	01010100 	mrseq	r0, (UNDEF: 17)
 1a0:	00000001 	andeq	r0, r0, r1
 1a4:	01000001 	tsteq	r0, r1
 1a8:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 1ac:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 1b0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 1b4:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 1b8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 1bc:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 1c0:	2b2b4720 	blcs	ad1e48 <__RW_SIZE__+0xad18c8>
 1c4:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 1c8:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 1cc:	6f6e2d6d 	svcvs	0x006e2d6d
 1d0:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 1d4:	2f696261 	svccs	0x00696261
 1d8:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 1dc:	00656475 	rsbeq	r6, r5, r5, ror r4
 1e0:	79656b00 	stmdbvc	r5!, {r8, r9, fp, sp, lr}^
 1e4:	0000632e 	andeq	r6, r0, lr, lsr #6
 1e8:	6f630000 	svcvs	0x00630000
 1ec:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 1f0:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 1fc:	30316632 	eorscc	r6, r1, r2, lsr r6
 200:	00682e78 	rsbeq	r2, r8, r8, ror lr
 204:	73000000 	movwvc	r0, #0
 208:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 20c:	00682e74 	rsbeq	r2, r8, r4, ror lr
 210:	00000001 	andeq	r0, r0, r1
 214:	e8020500 	stmda	r2, {r8, sl}
 218:	15080032 	strne	r0, [r8, #-50]	; 0xffffffce
 21c:	3d2d5913 	stccc	9, cr5, [sp, #-76]!	; 0xffffffb4
 220:	0e9e0b03 	vfnmseq.f64	d0, d14, d3
 224:	2cf20d03 	ldclcs	13, cr0, [r2], #12
 228:	312e0c03 	teqcc	lr, r3, lsl #24
 22c:	03016603 	movweq	r6, #5635	; 0x1603
 230:	032cf20d 	msreq	CPSR_fs, #-805306368	; 0xd0000000
 234:	312f2e10 	teqcc	pc, r0, lsl lr	; <UNPREDICTABLE>
 238:	03016103 	movweq	r6, #4355	; 0x1103
 23c:	032cf20d 	msreq	CPSR_fs, #-805306368	; 0xd0000000
 240:	31302e17 	teqcc	r0, r7, lsl lr
 244:	03020421 	movweq	r0, #9249	; 0x2421
 248:	04200bb8 	strteq	r0, [r0], #-3000	; 0xfffff448
 24c:	74d90301 	ldrbvc	r0, [r9], #769	; 0x301
 250:	03020466 	movweq	r0, #9318	; 0x2466
 254:	042e0ba7 	strteq	r0, [lr], #-2983	; 0xfffff459
 258:	74d90301 	ldrbvc	r0, [r9], #769	; 0x301
 25c:	034c672e 	movteq	r6, #50990	; 0xc72e
 260:	2b5b3c6e 	blcs	16cf420 <__RW_SIZE__+0x16ceea0>
 264:	3e2c223d 	mcrcc	2, 1, r2, cr12, cr13, {1}
 268:	3d591f21 	ldclcc	15, cr1, [r9, #-132]	; 0xffffff7c
 26c:	0204592d 	andeq	r5, r4, #737280	; 0xb4000
 270:	3c0bd903 	stccc	9, cr13, [fp], {3}
 274:	a7030104 	strge	r0, [r3, -r4, lsl #2]
 278:	042f2e74 	strteq	r2, [pc], #-3700	; 280 <__ZI_SIZE__+0x224>
 27c:	0bd80302 	bleq	ff600e8c <MSP_BASE+0xdf5fbe8c>
 280:	03010420 	movweq	r0, #5152	; 0x1420
 284:	214a74a7 	smlaltbcs	r7, sl, r7, r4
 288:	d8030204 	stmdale	r3, {r2, r9}
 28c:	0104200b 	tsteq	r4, fp
 290:	2e74aa03 	vaddcs.f32	s21, s8, s6
 294:	a1030204 	tstge	r3, r4, lsl #4
 298:	01044a0b 	tsteq	r4, fp, lsl #20
 29c:	2074e903 	rsbscs	lr, r4, r3, lsl #18
 2a0:	01000302 	tsteq	r0, r2, lsl #6
 2a4:	00009b01 	andeq	r9, r0, r1, lsl #22
 2a8:	7d000200 	sfmvc	f0, 4, [r0, #-0]
 2ac:	02000000 	andeq	r0, r0, #0
 2b0:	0d0efb01 	vstreq	d15, [lr, #-4]
 2b4:	01010100 	mrseq	r0, (UNDEF: 17)
 2b8:	00000001 	andeq	r0, r0, r1
 2bc:	01000001 	tsteq	r0, r1
 2c0:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 2c4:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 2c8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 2cc:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 2d0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 2d4:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 2d8:	2b2b4720 	blcs	ad1f60 <__RW_SIZE__+0xad19e0>
 2dc:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 2e0:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 2e4:	6f6e2d6d 	svcvs	0x006e2d6d
 2e8:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 2ec:	2f696261 	svccs	0x00696261
 2f0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 2f4:	00656475 	rsbeq	r6, r5, r5, ror r4
 2f8:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xfffff400
 2fc:	0000632e 	andeq	r6, r0, lr, lsr #6
 300:	74730000 	ldrbtvc	r0, [r3], #-0
 304:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 308:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
 30c:	00000068 	andeq	r0, r0, r8, rrx
 310:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 314:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 318:	00010068 	andeq	r0, r1, r8, rrx
 31c:	726f6300 	rsbvc	r6, pc, #0, 6
 320:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 324:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 328:	00000000 	andeq	r0, r0, r0
 32c:	40020500 	andmi	r0, r2, r0, lsl #10
 330:	15080034 	strne	r0, [r8, #-52]	; 0xffffffcc
 334:	3d2d5913 	stccc	9, cr5, [sp, #-76]!	; 0xffffffb4
 338:	da136a83 	ble	4dad4c <__RW_SIZE__+0x4da7cc>
 33c:	0213a213 	andseq	sl, r3, #805306369	; 0x30000001
 340:	01010009 	tsteq	r1, r9
 344:	000000d8 	ldrdeq	r0, [r0], -r8
 348:	00820002 	addeq	r0, r2, r2
 34c:	01020000 	mrseq	r0, (UNDEF: 2)
 350:	000d0efb 	strdeq	r0, [sp], -fp
 354:	01010101 	tsteq	r1, r1, lsl #2
 358:	01000000 	mrseq	r0, (UNDEF: 0)
 35c:	43010000 	movwmi	r0, #4096	; 0x1000
 360:	6f435c3a 	svcvs	0x00435c3a
 364:	6f536564 	svcvs	0x00536564
 368:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 36c:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
 370:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 374:	20797265 	rsbscs	r7, r9, r5, ror #4
 378:	202b2b47 	eorcs	r2, fp, r7, asr #22
 37c:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
 380:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 384:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 388:	61652d65 	cmnvs	r5, r5, ror #26
 38c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 390:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 394:	00006564 	andeq	r6, r0, r4, ror #10
 398:	6e69616d 	powvsez	f6, f1, #5.0
 39c:	0000632e 	andeq	r6, r0, lr, lsr #6
 3a0:	74730000 	ldrbtvc	r0, [r3], #-0
 3a4:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 3a8:	0100682e 	tsteq	r0, lr, lsr #16
 3ac:	6f630000 	svcvs	0x00630000
 3b0:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 3b4:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 3b8:	00000000 	andeq	r0, r0, r0
 3bc:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
 3c0:	645f6563 	ldrbvs	r6, [pc], #-1379	; 3c8 <__ZI_SIZE__+0x36c>
 3c4:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
 3c8:	00682e72 	rsbeq	r2, r8, r2, ror lr
 3cc:	00000000 	andeq	r0, r0, r0
 3d0:	b4020500 	strlt	r0, [r2], #-1280	; 0xfffffb00
 3d4:	03080034 	movweq	r0, #32820	; 0x8034
 3d8:	71030113 	tstvc	r3, r3, lsl r1
 3dc:	4b2f2f3c 	blmi	bcc0d4 <__RW_SIZE__+0xbcbb54>
 3e0:	0d038330 	stceq	3, cr8, [r3, #-192]	; 0xffffff40
 3e4:	2e720320 	cdpcs	3, 7, cr0, cr2, cr0, {1}
 3e8:	03200e03 	teqeq	r0, #3, 28	; 0x30
 3ec:	0d032e73 	stceq	14, cr2, [r3, #-460]	; 0xfffffe34
 3f0:	593d3020 	ldmdbpl	sp!, {r5, ip, sp}
 3f4:	03d67903 	bicseq	r7, r6, #49152	; 0xc000
 3f8:	0326200b 	teqeq	r6, #11
 3fc:	1103586f 	tstne	r3, pc, ror #16
 400:	7a03262e 	bvc	c9cc0 <__RW_SIZE__+0xc9740>
 404:	7403262e 	strvc	r2, [r3], #-1582	; 0xfffff9d2
 408:	200c032e 	andcs	r0, ip, lr, lsr #6
 40c:	302e7403 	eorcc	r7, lr, r3, lsl #8
 410:	03263183 	teqeq	r6, #-1073741792	; 0xc0000020
 414:	83302e7a 	teqhi	r0, #1952	; 0x7a0
 418:	02753e31 	rsbseq	r3, r5, #784	; 0x310
 41c:	01010003 	tsteq	r1, r3
 420:	00000052 	andeq	r0, r0, r2, asr r0
 424:	002e0002 	eoreq	r0, lr, r2
 428:	01020000 	mrseq	r0, (UNDEF: 2)
 42c:	000d0efb 	strdeq	r0, [sp], -fp
 430:	01010101 	tsteq	r1, r1, lsl #2
 434:	01000000 	mrseq	r0, (UNDEF: 0)
 438:	00010000 	andeq	r0, r1, r0
 43c:	746e7572 	strbtvc	r7, [lr], #-1394	; 0xfffffa8e
 440:	2e656d69 	cdpcs	13, 6, cr6, cr5, cr9, {3}
 444:	00000063 	andeq	r0, r0, r3, rrx
 448:	726f6300 	rsbvc	r6, pc, #0, 6
 44c:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 450:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 454:	00000000 	andeq	r0, r0, r0
 458:	90020500 	andls	r0, r2, r0, lsl #10
 45c:	15080035 	strne	r0, [r8, #-53]	; 0xffffffcb
 460:	58790327 	ldmdapl	r9!, {r0, r1, r2, r5, r8, r9}^
 464:	3e4c5b27 	vmlacc.f64	d21, d12, d23
 468:	0200242c 	andeq	r2, r0, #44, 8	; 0x2c000000
 46c:	77030104 	strvc	r0, [r3, -r4, lsl #2]
 470:	0009023c 	andeq	r0, r9, ip, lsr r2
 474:	02460101 	subeq	r0, r6, #1073741824	; 0x40000000
 478:	00020000 	andeq	r0, r2, r0
 47c:	00000099 	muleq	r0, r9, r0
 480:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 484:	0101000d 	tsteq	r1, sp
 488:	00000101 	andeq	r0, r0, r1, lsl #2
 48c:	00000100 	andeq	r0, r0, r0, lsl #2
 490:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
 494:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 498:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 49c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 4a0:	756f535c 	strbvc	r5, [pc, #-860]!	; 14c <__ZI_SIZE__+0xf0>
 4a4:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 4a8:	2b472079 	blcs	11c8694 <__RW_SIZE__+0x11c8114>
 4ac:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 4b0:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
 4b4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 4b8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 4bc:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 4c0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 4c4:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 4c8:	74730000 	ldrbtvc	r0, [r3], #-0
 4cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 4d0:	5f783031 	svcpl	0x00783031
 4d4:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 4e0:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 4e4:	0000682e 	andeq	r6, r0, lr, lsr #16
 4e8:	74730000 	ldrbtvc	r0, [r3], #-0
 4ec:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 4f0:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
 4f4:	00000068 	andeq	r0, r0, r8, rrx
 4f8:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 4fc:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 500:	00010068 	andeq	r0, r1, r8, rrx
 504:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
 508:	5f656369 	svcpl	0x00656369
 50c:	76697264 	strbtvc	r7, [r9], -r4, ror #4
 510:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
 514:	00000000 	andeq	r0, r0, r0
 518:	02050000 	andeq	r0, r5, #0
 51c:	080035d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip, sp}
 520:	23012503 	movwcs	r2, #5379	; 0x1503
 524:	0031202b 	eorseq	r2, r1, fp, lsr #32
 528:	22020402 	andcs	r0, r2, #33554432	; 0x2000000
 52c:	02040200 	andeq	r0, r4, #0, 4
 530:	040200aa 	streq	r0, [r2], #-170	; 0xffffff56
 534:	02002202 	andeq	r2, r0, #536870912	; 0x20000000
 538:	402c0204 	eormi	r0, ip, r4, lsl #4
 53c:	214a7003 	cmpcs	sl, r3
 540:	ba2a03c9 	blt	a8146c <__RW_SIZE__+0xa80eec>
 544:	03212d13 	teqeq	r1, #1216	; 0x4c0
 548:	2d21580c 	stccs	8, cr5, [r1, #-48]!	; 0xffffffd0
 54c:	032f2d21 	teqeq	pc, #2112	; 0x840
 550:	75752e5a 	ldrbvc	r2, [r5, #-3674]!	; 0xfffff1a6
 554:	56220876 			; <UNDEFINED> instruction: 0x56220876
 558:	03ad8525 			; <UNDEFINED> instruction: 0x03ad8525
 55c:	7591741d 	ldrvc	r7, [r1, #1053]	; 0x41d
 560:	59037591 	stmdbpl	r3, {r0, r4, r7, r8, sl, ip, sp, lr}
 564:	3303d782 	movwcc	sp, #14210	; 0x3782
 568:	212d13e4 	teqcs	sp, r4, ror #7
 56c:	13580c03 	cmpne	r8, #768	; 0x300
 570:	0c03212d 	stfeqs	f2, [r3], {45}	; 0x2d
 574:	212d1358 	teqcs	sp, r8, asr r3
 578:	13580c03 	cmpne	r8, #768	; 0x300
 57c:	0c03212d 	stfeqs	f2, [r3], {45}	; 0x2d
 580:	212d1358 	teqcs	sp, r8, asr r3
 584:	13580c03 	cmpne	r8, #768	; 0x300
 588:	0e03212d 	adfeqsp	f2, f3, #5.0
 58c:	0b031358 	bleq	c52f4 <__RW_SIZE__+0xc4d74>
 590:	0b032182 	bleq	c8ba0 <__RW_SIZE__+0xc8620>
 594:	0b03213c 	bleq	c8a8c <__RW_SIZE__+0xc850c>
 598:	0b03213c 	bleq	c8a90 <__RW_SIZE__+0xc8510>
 59c:	0b03213c 	bleq	c8a94 <__RW_SIZE__+0xc8514>
 5a0:	0b03213c 	bleq	c8a98 <__RW_SIZE__+0xc8518>
 5a4:	0b03213c 	bleq	c8a9c <__RW_SIZE__+0xc851c>
 5a8:	0b03213c 	bleq	c8aa0 <__RW_SIZE__+0xc8520>
 5ac:	0b03213c 	bleq	c8aa4 <__RW_SIZE__+0xc8524>
 5b0:	0b03213c 	bleq	c8aa8 <__RW_SIZE__+0xc8528>
 5b4:	0b03213c 	bleq	c8aac <__RW_SIZE__+0xc852c>
 5b8:	0b03213c 	bleq	c8ab0 <__RW_SIZE__+0xc8530>
 5bc:	0b03213c 	bleq	c8ab4 <__RW_SIZE__+0xc8534>
 5c0:	0b03213c 	bleq	c8ab8 <__RW_SIZE__+0xc8538>
 5c4:	0b03213c 	bleq	c8abc <__RW_SIZE__+0xc853c>
 5c8:	0b03213c 	bleq	c8ac0 <__RW_SIZE__+0xc8540>
 5cc:	0b03213c 	bleq	c8ac4 <__RW_SIZE__+0xc8544>
 5d0:	0b03213c 	bleq	c8ac8 <__RW_SIZE__+0xc8548>
 5d4:	0b03213c 	bleq	c8acc <__RW_SIZE__+0xc854c>
 5d8:	0c03213c 	stfeqs	f2, [r3], {60}	; 0x3c
 5dc:	0c03213c 	stfeqs	f2, [r3], {60}	; 0x3c
 5e0:	0b03213c 	bleq	c8ad8 <__RW_SIZE__+0xc8558>
 5e4:	0b03213c 	bleq	c8adc <__RW_SIZE__+0xc855c>
 5e8:	0d03213c 	stfeqs	f2, [r3, #-240]	; 0xffffff10
 5ec:	0204213c 	andeq	r2, r4, #60, 2
 5f0:	7408b403 	strvc	fp, [r8], #-1027	; 0xfffffbfd
 5f4:	cc030104 	stfgts	f0, [r3], {4}
 5f8:	1e302e77 	mrcne	14, 1, r2, cr0, cr7, {3}
 5fc:	b4030204 	strlt	r0, [r3], #-516	; 0xfffffdfc
 600:	01042e08 	tsteq	r4, r8, lsl #28
 604:	4a77cc03 	bmi	1df3618 <__RW_SIZE__+0x1df3098>
 608:	03020422 	movweq	r0, #9250	; 0x2422
 60c:	042008b2 	strteq	r0, [r0], #-2226	; 0xfffff74e
 610:	77d00301 	ldrbvc	r0, [r0, r1, lsl #6]
 614:	3c0a032e 	stccc	3, cr0, [sl], {46}	; 0x2e
 618:	3c0c0321 	stccc	3, cr0, [ip], {33}	; 0x21
 61c:	3c0c0321 	stccc	3, cr0, [ip], {33}	; 0x21
 620:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 624:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 628:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 62c:	3c0d0321 	stccc	3, cr0, [sp], {33}	; 0x21
 630:	03020421 	movweq	r0, #9249	; 0x2421
 634:	045807d9 	ldrbeq	r0, [r8], #-2009	; 0xfffff827
 638:	78a70301 	stmiavc	r7!, {r0, r8, r9}
 63c:	02043e2e 	andeq	r3, r4, #736	; 0x2e0
 640:	2e07d703 	cdpcs	7, 0, cr13, cr7, cr3, {0}
 644:	a9030104 	stmdbge	r3, {r2, r8}
 648:	041e2e78 	ldreq	r2, [lr], #-3704	; 0xfffff188
 64c:	07d90302 	ldrbeq	r0, [r9, r2, lsl #6]
 650:	03010420 	movweq	r0, #5152	; 0x1420
 654:	2c2e78a9 	stccs	8, cr7, [lr], #-676	; 0xfffffd5c
 658:	d9030204 	stmdble	r3, {r2, r9}
 65c:	01042007 	tsteq	r4, r7
 660:	2e78a903 	cdpcs	9, 7, cr10, cr8, cr3, {0}
 664:	3c0a0321 	stccc	3, cr0, [sl], {33}	; 0x21
 668:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 66c:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 670:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 674:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 678:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 67c:	3c0e0321 	stccc	3, cr0, [lr], {33}	; 0x21
 680:	03020421 	movweq	r0, #9249	; 0x2421
 684:	04580780 	ldrbeq	r0, [r8], #-1920	; 0xfffff880
 688:	79800301 	stmibvc	r0, {r0, r8, r9}
 68c:	0204592e 	andeq	r5, r4, #753664	; 0xb8000
 690:	2006ff03 	andcs	pc, r6, r3, lsl #30
 694:	80030104 	andhi	r0, r3, r4, lsl #2
 698:	04213c79 	strteq	r3, [r1], #-3193	; 0xfffff387
 69c:	06ff0302 	ldrbteq	r0, [pc], r2, lsl #6
 6a0:	03010420 	movweq	r0, #5152	; 0x1420
 6a4:	032e7983 	teqeq	lr, #2146304	; 0x20c000
 6a8:	03213c0a 	teqeq	r1, #2560	; 0xa00
 6ac:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6b0:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6b4:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6b8:	02213c0b 	eoreq	r3, r1, #2816	; 0xb00
 6bc:	01010002 	tsteq	r1, r2
 6c0:	0000009b 	muleq	r0, fp, r0
 6c4:	00720002 	rsbseq	r0, r2, r2
 6c8:	01020000 	mrseq	r0, (UNDEF: 2)
 6cc:	000d0efb 	strdeq	r0, [sp], -fp
 6d0:	01010101 	tsteq	r1, r1, lsl #2
 6d4:	01000000 	mrseq	r0, (UNDEF: 0)
 6d8:	43010000 	movwmi	r0, #4096	; 0x1000
 6dc:	6f435c3a 	svcvs	0x00435c3a
 6e0:	6f536564 	svcvs	0x00536564
 6e4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 6e8:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
 6ec:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 6f0:	20797265 	rsbscs	r7, r9, r5, ror #4
 6f4:	202b2b47 	eorcs	r2, fp, r7, asr #22
 6f8:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
 6fc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 700:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 704:	61652d65 	cmnvs	r5, r5, ror #26
 708:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 70c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 710:	00006564 	andeq	r6, r0, r4, ror #10
 714:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
 718:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
 71c:	00000063 	andeq	r0, r0, r3, rrx
 720:	726f6300 	rsbvc	r6, pc, #0, 6
 724:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 728:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 72c:	73000000 	movwvc	r0, #0
 730:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 734:	00682e74 	rsbeq	r2, r8, r4, ror lr
 738:	00000001 	andeq	r0, r0, r1
 73c:	c8020500 	stmdagt	r2, {r8, sl}
 740:	15080039 	strne	r0, [r8, #-57]	; 0xffffffc7
 744:	21f36721 	mvnscs	r6, r1, lsr #14
 748:	3f5913be 	svccc	0x005913be
 74c:	13235913 	teqne	r3, #311296	; 0x4c000
 750:	86132359 			; <UNDEFINED> instruction: 0x86132359
 754:	1fe56721 	svcne	0x00e56721
 758:	0b022121 	bleq	88be4 <__RW_SIZE__+0x88664>
 75c:	7f010100 	svcvc	0x00010100
 760:	02000001 	andeq	r0, r0, #1
 764:	00007f00 	andeq	r7, r0, r0, lsl #30
 768:	fb010200 	blx	40f72 <__RW_SIZE__+0x409f2>
 76c:	01000d0e 	tsteq	r0, lr, lsl #26
 770:	00010101 	andeq	r0, r1, r1, lsl #2
 774:	00010000 	andeq	r0, r1, r0
 778:	3a430100 	bcc	10c0b80 <__RW_SIZE__+0x10c0600>
 77c:	646f435c 	strbtvs	r4, [pc], #-860	; 784 <__RW_SIZE__+0x204>
 780:	756f5365 	strbvc	r5, [pc, #-869]!	; 423 <MSP_SIZE+0x23>
 784:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 788:	6f535c79 	svcvs	0x00535c79
 78c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 790:	47207972 			; <UNDEFINED> instruction: 0x47207972
 794:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 798:	2f657469 	svccs	0x00657469
 79c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 7a0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 7a4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 7a8:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 7ac:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 7b0:	74000065 	strvc	r0, [r0], #-101	; 0xffffff9b
 7b4:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 7b8:	0000632e 	andeq	r6, r0, lr, lsr #6
 7bc:	6f630000 	svcvs	0x00630000
 7c0:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 7c4:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 7c8:	00000000 	andeq	r0, r0, r0
 7cc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 7d0:	30316632 	eorscc	r6, r1, r2, lsr r6
 7d4:	00682e78 	rsbeq	r2, r8, r8, ror lr
 7d8:	73000000 	movwvc	r0, #0
 7dc:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 7e0:	00682e74 	rsbeq	r2, r8, r4, ror lr
 7e4:	00000001 	andeq	r0, r0, r1
 7e8:	90020500 	andls	r0, r2, r0, lsl #10
 7ec:	0308003a 	movweq	r0, #32826	; 0x803a
 7f0:	5a210111 	bpl	840c3c <__RW_SIZE__+0x8406bc>
 7f4:	2f21302c 	svccs	0x0021302c
 7f8:	2121222a 	teqcs	r1, sl, lsr #4
 7fc:	3f595922 	svccc	0x00595922
 800:	592d3d15 	pushpl	{r0, r2, r4, r8, sl, fp, ip, sp}
 804:	4a1e0368 	bmi	7815ac <__RW_SIZE__+0x78102c>
 808:	212f5a24 	teqcs	pc, r4, lsr #20
 80c:	222c302a 	eorcs	r3, ip, #42	; 0x2a
 810:	7a032121 	bvc	c8c9c <__RW_SIZE__+0xc871c>
 814:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
 818:	2b233520 	blcs	8cdca0 <__RW_SIZE__+0x8cd720>
 81c:	2c232b31 	stccs	11, cr2, [r3], #-196	; 0xffffff3c
 820:	3e4c1e22 	cdpcc	14, 4, cr1, cr12, cr2, {1}
 824:	02006759 	andeq	r6, r0, #23330816	; 0x1640000
 828:	37590104 	ldrbcc	r0, [r9, -r4, lsl #2]
 82c:	1d23d744 	stcne	7, cr13, [r3, #-272]!	; 0xfffffef0
 830:	0200674b 	andeq	r6, r0, #19660800	; 0x12c0000
 834:	5a590104 	bpl	1640c4c <__RW_SIZE__+0x16406cc>
 838:	25336767 	ldrcs	r6, [r3, #-1895]!	; 0xfffff899
 83c:	242a4e2a 	strtcs	r4, [sl], #-3626	; 0xfffff1d6
 840:	1f32562c 	svcne	0x0032562c
 844:	2121222b 	teqcs	r1, fp, lsr #4
 848:	59675922 	stmdbpl	r7!, {r1, r5, r8, fp, ip, lr}^
 84c:	84133f59 	ldrhi	r3, [r3], #-3929	; 0xfffff0a7
 850:	235f1f21 	cmpcs	pc, #33, 30	; 0x84
 854:	13869f13 	orrne	r9, r6, #19, 30	; 0x4c
 858:	2c5a13be 	mrrccs	3, 11, r1, sl, cr14
 85c:	3d2d213d 	stfccs	f2, [sp, #-244]!	; 0xffffff0c
 860:	3d592d21 	ldclcc	13, cr2, [r9, #-132]	; 0xffffff7c
 864:	2132752d 	teqcs	r2, sp, lsr #10
 868:	232f0867 	teqcs	pc, #6750208	; 0x670000
 86c:	86593e1d 			; <UNDEFINED> instruction: 0x86593e1d
 870:	21869f13 	orrcs	r9, r6, r3, lsl pc
 874:	ca030204 	bgt	c108c <__RW_SIZE__+0xc0b0c>
 878:	0104200a 	tsteq	r4, sl
 87c:	6675ce03 	ldrbtvs	ip, [r5], -r3, lsl #28
 880:	b2030204 	andlt	r0, r3, #4, 4	; 0x40000000
 884:	01042e0a 	tsteq	r4, sl, lsl #28
 888:	2e75ce03 	cdpcs	14, 7, cr12, cr5, cr3, {0}
 88c:	67036883 	strvs	r6, [r3, -r3, lsl #17]
 890:	242a4e2e 	strtcs	r4, [sl], #-3630	; 0xfffff1d2
 894:	311c5a3a 	tstcc	ip, sl, lsr sl
 898:	2121222b 	teqcs	r1, fp, lsr #4
 89c:	03020421 	movweq	r0, #9249	; 0x2421
 8a0:	04200aeb 	strteq	r0, [r0], #-2795	; 0xfffff515
 8a4:	75950301 	ldrvc	r0, [r5, #769]	; 0x301
 8a8:	02044d2e 	andeq	r4, r4, #2944	; 0xb80
 8ac:	200ae803 	andcs	lr, sl, r3, lsl #16
 8b0:	98030104 	stmdals	r3, {r2, r8}
 8b4:	02042e75 	andeq	r2, r4, #1872	; 0x750
 8b8:	4a0ae803 	bmi	2ba8cc <__RW_SIZE__+0x2ba34c>
 8bc:	98030104 	stmdals	r3, {r2, r8}
 8c0:	02042e75 	andeq	r2, r4, #1872	; 0x750
 8c4:	200ae803 	andcs	lr, sl, r3, lsl #16
 8c8:	9c030104 	stflss	f0, [r3], {4}
 8cc:	02042e75 	andeq	r2, r4, #1872	; 0x750
 8d0:	580aaf03 	stmdapl	sl, {r0, r1, r8, r9, sl, fp, sp, pc}
 8d4:	d5030104 	strle	r0, [r3, #-260]	; 0xfffffefc
 8d8:	09032075 	stmdbeq	r3, {r0, r2, r4, r5, r6, sp}
 8dc:	00020258 	andeq	r0, r2, r8, asr r2
 8e0:	01ad0101 			; <UNDEFINED> instruction: 0x01ad0101
 8e4:	00020000 	andeq	r0, r2, r0
 8e8:	000000e9 	andeq	r0, r0, r9, ror #1
 8ec:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 8f0:	0101000d 	tsteq	r1, sp
 8f4:	00000101 	andeq	r0, r0, r1, lsl #2
 8f8:	00000100 	andeq	r0, r0, r0, lsl #2
 8fc:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
 900:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 904:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 908:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 90c:	756f535c 	strbvc	r5, [pc, #-860]!	; 5b8 <__RW_SIZE__+0x38>
 910:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 914:	2b472079 	blcs	11c8b00 <__RW_SIZE__+0x11c8580>
 918:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 91c:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
 920:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 924:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 928:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 92c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 930:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 934:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
 938:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 93c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 940:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 944:	756f535c 	strbvc	r5, [pc, #-860]!	; 5f0 <__RW_SIZE__+0x70>
 948:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 94c:	2b472079 	blcs	11c8b38 <__RW_SIZE__+0x11c85b8>
 950:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 954:	6c2f6574 	cfstr32vs	mvfx6, [pc], #-464	; 78c <__RW_SIZE__+0x20c>
 958:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
 95c:	612f6363 	teqvs	pc, r3, ror #6
 960:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 964:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 968:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 96c:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
 970:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
 974:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 978:	00006564 	andeq	r6, r0, r4, ror #10
 97c:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 980:	0000632e 	andeq	r6, r0, lr, lsr #6
 984:	6f630000 	svcvs	0x00630000
 988:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 98c:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 990:	00000000 	andeq	r0, r0, r0
 994:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 998:	30316632 	eorscc	r6, r1, r2, lsr r6
 99c:	00682e78 	rsbeq	r2, r8, r8, ror lr
 9a0:	73000000 	movwvc	r0, #0
 9a4:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 9a8:	00682e74 	rsbeq	r2, r8, r4, ror lr
 9ac:	73000001 	movwvc	r0, #1
 9b0:	72616474 	rsbvc	r6, r1, #116, 8	; 0x74000000
 9b4:	00682e67 	rsbeq	r2, r8, r7, ror #28
 9b8:	73000002 	movwvc	r0, #2
 9bc:	6f696474 	svcvs	0x00696474
 9c0:	0100682e 	tsteq	r0, lr, lsr #16
 9c4:	623c0000 	eorsvs	r0, ip, #0
 9c8:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
 9cc:	3e6e692d 	cdpcc	9, 6, cr6, cr14, cr13, {1}
 9d0:	00000000 	andeq	r0, r0, r0
 9d4:	02050000 	andeq	r0, r5, #0
 9d8:	08003e10 	stmdaeq	r0, {r4, r9, sl, fp, ip, sp}
 9dc:	2c5a251a 	cfldr64cs	mvdx2, [sl], {26}
 9e0:	3d2d213d 	stfccs	f2, [sp, #-244]!	; 0xffffff0c
 9e4:	13084c67 	movwne	r4, #35943	; 0x8c67
 9e8:	2f59083d 	svccs	0x0059083d
 9ec:	211e6830 	tstcs	lr, r0, lsr r8
 9f0:	2121212d 	teqcs	r1, sp, lsr #2
 9f4:	0200136a 	andeq	r1, r0, #-1476395007	; 0xa8000001
 9f8:	ad340104 	ldfges	f0, [r4, #-16]!
 9fc:	04020029 	streq	r0, [r2], #-41	; 0xffffffd7
 a00:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 a04:	03215275 	teqeq	r1, #1342177287	; 0x50000007
 a08:	1d4b2e76 	stclne	14, cr2, [fp, #-472]	; 0xfffffe28
 a0c:	4e257534 	mcrmi	5, 1, r7, cr5, cr4, {1}
 a10:	752e7203 	strvc	r7, [lr, #-515]!	; 0xfffffdfd
 a14:	3c3c1003 	ldccc	0, cr1, [ip], #-12
 a18:	03212d41 	teqeq	r1, #4160	; 0x1040
 a1c:	76032e74 			; <UNDEFINED> instruction: 0x76032e74
 a20:	341d593c 	ldrcc	r5, [sp], #-2364	; 0xfffff6c4
 a24:	0f032575 	svceq	0x00032575
 a28:	5867034a 	stmdapl	r7!, {r1, r3, r6, r8, r9}^
 a2c:	2e1b0375 	mrccs	3, 0, r0, cr11, cr5, {3}
 a30:	31358413 	teqcc	r5, r3, lsl r4
 a34:	00017403 	andeq	r7, r1, r3, lsl #8
 a38:	06010402 	streq	r0, [r1], -r2, lsl #8
 a3c:	033e064a 	teqeq	lr, #77594624	; 0x4a00000
 a40:	23312e0d 	teqcs	r1, #13, 28	; 0xd0
 a44:	09034815 	stmdbeq	r3, {r0, r2, r4, fp, lr}
 a48:	03020420 	movweq	r0, #9248	; 0x2420
 a4c:	04200b8e 	strteq	r0, [r0], #-2958	; 0xfffff472
 a50:	74f20301 	ldrbtvc	r0, [r2], #769	; 0x301
 a54:	0302042e 	movweq	r0, #9262	; 0x242e
 a58:	044a0b8e 	strbeq	r0, [sl], #-2958	; 0xfffff472
 a5c:	74f20301 	ldrbtvc	r0, [r2], #769	; 0x301
 a60:	0302043c 	movweq	r0, #9276	; 0x243c
 a64:	04200b8e 	strteq	r0, [r0], #-2958	; 0xfffff472
 a68:	74eb0301 	strbtvc	r0, [fp], #769	; 0x301
 a6c:	0302043c 	movweq	r0, #9276	; 0x243c
 a70:	04200bbd 	strteq	r0, [r0], #-3005	; 0xfffff443
 a74:	74c30301 	strbvc	r0, [r3], #769	; 0x301
 a78:	0302042e 	movweq	r0, #9262	; 0x242e
 a7c:	04200bbd 	strteq	r0, [r0], #-3005	; 0xfffff443
 a80:	74c30301 	strbvc	r0, [r3], #769	; 0x301
 a84:	0302043c 	movweq	r0, #9276	; 0x243c
 a88:	033c0bbd 	teqeq	ip, #193536	; 0x2f400
 a8c:	02022e4b 	andeq	r2, r2, #1200	; 0x4b0
 a90:	7c010100 	stfvcs	f0, [r1], {-0}
 a94:	02000000 	andeq	r0, r0, #0
 a98:	00001d00 	andeq	r1, r0, r0, lsl #26
 a9c:	fb010200 	blx	412a6 <__RW_SIZE__+0x40d26>
 aa0:	01000d0e 	tsteq	r0, lr, lsl #26
 aa4:	00010101 	andeq	r0, r1, r1, lsl #2
 aa8:	00010000 	andeq	r0, r1, r0
 aac:	63000100 	movwvs	r0, #256	; 0x100
 ab0:	2e307472 	mrccs	4, 1, r7, cr0, cr2, {3}
 ab4:	00000073 	andeq	r0, r0, r3, ror r0
 ab8:	05000000 	streq	r0, [r0, #-0]
 abc:	0030ec02 	eorseq	lr, r0, r2, lsl #24
 ac0:	00fb0308 	rscseq	r0, fp, r8, lsl #6
 ac4:	22212101 	eorcs	r2, r1, #1073741824	; 0x40000000
 ac8:	21212321 	teqcs	r1, r1, lsr #6
 acc:	21232f2f 	teqcs	r3, pc, lsr #30
 ad0:	2f212130 	svccs	0x00212130
 ad4:	21200a03 	teqcs	r0, r3, lsl #20
 ad8:	3030212f 	eorscc	r2, r0, pc, lsr #2
 adc:	222f2f27 	eorcs	r2, pc, #39, 30	; 0x9c
 ae0:	21222f2f 	teqcs	r2, pc, lsr #30
 ae4:	2f302f21 	svccs	0x00302f21
 ae8:	2122212f 	teqcs	r2, pc, lsr #2
 aec:	21302f21 	teqcs	r0, r1, lsr #30
 af0:	1b032f2f 	blne	cc7b4 <__RW_SIZE__+0xcc234>
 af4:	21012802 	tstcs	r1, r2, lsl #16
 af8:	2f21212f 	svccs	0x0021212f
 afc:	7f98032f 	svcvc	0x0098032f
 b00:	032f2f20 	teqeq	pc, #32, 30	; 0x80
 b04:	10032e0d 	andne	r2, r3, sp, lsl #28
 b08:	1203302e 	andne	r3, r3, #46	; 0x2e
 b0c:	0202302e 	andeq	r3, r2, #46	; 0x2e
 b10:	Address 0x00000b10 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	3a440074 	bcc	11001e4 <__RW_SIZE__+0x10ffc64>
  10:	746e695c 	strbtvc	r6, [lr], #-2396	; 0xfffff6a4
  14:	6b5f6c65 	blvs	17db1b0 <__RW_SIZE__+0x17dac30>
  18:	465c6874 			; <UNDEFINED> instruction: 0x465c6874
  1c:	dfc65c57 	svcle	0x00c65c57
  20:	eebefebf 	mrc	14, 5, APSR_nzcv, cr14, cr15, {5}
  24:	bdc7bd5f 	stcllt	13, cr11, [r7, #380]	; 0x17c
  28:	b7dac0c0 	ldrblt	ip, [sl, r0, asr #1]
  2c:	414c28e1 	smlalttmi	r2, ip, r1, r8
  30:	565c2942 	ldrbpl	r2, [ip], -r2, asr #18
  34:	646f6353 	strbtvs	r6, [pc], #-851	; 3c <shift+0x3c>
  38:	32305c65 	eorscc	r5, r0, #25856	; 0x6500
  3c:	49542e31 	ldmdbmi	r4, {r0, r4, r5, r9, sl, fp, sp}^
  40:	5f52454d 	svcpl	0x0052454d
  44:	4e455645 	cdpmi	6, 4, cr5, cr5, cr5, {2}
  48:	414c5f54 	cmpmi	ip, r4, asr pc
  4c:	44420042 	strbmi	r0, [r2], #-66	; 0xffffffbe
  50:	43005243 	movwmi	r5, #579	; 0x243
  54:	00524746 	subseq	r4, r2, r6, asr #14
  58:	53414c46 	movtpl	r4, #7238	; 0x1c46
  5c:	79545f48 	ldmdbvc	r4, {r3, r6, r8, r9, sl, fp, ip, lr}^
  60:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
  64:	48410066 	stmdami	r1, {r1, r2, r5, r6}^
  68:	524e4542 	subpl	r4, lr, #276824064	; 0x10800000
  6c:	50525700 	subspl	r5, r2, r0, lsl #14
  70:	6c630052 	stclvs	0, cr0, [r3], #-328	; 0xfffffeb8
  74:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
  78:	50410063 	subpl	r0, r1, r3, rrx
  7c:	53523142 	cmppl	r2, #-2147483632	; 0x80000010
  80:	73005254 	movwvc	r5, #596	; 0x254
  84:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  88:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  8c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  90:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  94:	54490074 	strbpl	r0, [r9], #-116	; 0xffffff8c
  98:	78525f4d 	ldmdavc	r2, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
  9c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
  a0:	4f007265 	svcmi	0x00007265
  a4:	454b5450 	strbmi	r5, [fp, #-1104]	; 0xfffffbb0
  a8:	75005259 	strvc	r5, [r0, #-601]	; 0xfffffda7
  ac:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  b8:	53455200 	movtpl	r5, #20992	; 0x5200
  bc:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
  c0:	50410044 	subpl	r0, r1, r4, asr #32
  c4:	4e453242 	cdpmi	2, 4, cr3, cr5, cr2, {2}
  c8:	50410052 	subpl	r0, r1, r2, asr r0
  cc:	4e453142 	dvfmism	f3, f5, f2
  d0:	50410052 	subpl	r0, r1, r2, asr r0
  d4:	53523242 	cmppl	r2, #536870916	; 0x20000004
  d8:	6c005254 	sfmvs	f5, 4, [r0], {84}	; 0x54
  dc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  e8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  ec:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  f0:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  f4:	20432055 	subcs	r2, r3, r5, asr r0
  f8:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
  fc:	6d2d2031 	stcvs	0, cr2, [sp, #-196]!	; 0xffffff3c
 100:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 104:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
 108:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
 10c:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	; 0xffffff34
 110:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
 114:	6d2d2062 	stcvs	0, cr2, [sp, #-392]!	; 0xfffffe78
 118:	616f6c66 	cmnvs	pc, r6, ror #24
 11c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 120:	6f733d69 	svcvs	0x00733d69
 124:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 128:	6370616d 	cmnvs	r0, #1073741851	; 0x4000001b
 12c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 130:	742d6f6e 	strtvc	r6, [sp], #-3950	; 0xfffff092
 134:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
 138:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
 13c:	6f777265 	svcvs	0x00777265
 140:	2d206b72 	vstmdbcs	r0!, {d6-<overflow reg d62>}
 144:	4f2d2067 	svcmi	0x002d2067
 148:	662d2033 			; <UNDEFINED> instruction: 0x662d2033
 14c:	622d6f6e 	eorvs	r6, sp, #440	; 0x1b8
 150:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
 154:	2d206e69 	stccs	14, cr6, [r0, #-420]!	; 0xfffffe5c
 158:	736e7566 	cmnvc	lr, #427819008	; 0x19800000
 15c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 160:	68632d64 	stmdavs	r3!, {r2, r5, r6, r8, sl, fp, sp}^
 164:	2d207261 	sfmcs	f7, 4, [r0, #-388]!	; 0xfffffe7c
 168:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; ffffffd8 <MSP_BASE+0xdfffafd8>
 16c:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 170:	612d7463 	teqvs	sp, r3, ror #8
 174:	7361696c 	cmnvc	r1, #108, 18	; 0x1b0000
 178:	20676e69 	rsbcs	r6, r7, r9, ror #28
 17c:	6f6e662d 	svcvs	0x006e662d
 180:	6d6f632d 	stclvs	3, cr6, [pc, #-180]!	; d4 <__ZI_SIZE__+0x78>
 184:	006e6f6d 	rsbeq	r6, lr, sp, ror #30
 188:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 18c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
 190:	6f6c4300 	svcvs	0x006c4300
 194:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
 198:	0074696e 	rsbseq	r6, r4, lr, ror #18
 19c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1a0:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1a4:	43520074 	cmpmi	r2, #116	; 0x74
 1a8:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
 1ac:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
 1b0:	69750066 	ldmdbvs	r5!, {r1, r2, r5, r6}^
 1b4:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 1b8:	6100745f 	tstvs	r0, pc, asr r4
 1bc:	00726464 	rsbseq	r6, r2, r4, ror #8
 1c0:	65735f5f 	ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1
 1c4:	4f435f74 	svcmi	0x00435f74
 1c8:	4f52544e 	svcmi	0x0052544e
 1cc:	6176004c 	cmnvs	r6, ip, asr #32
 1d0:	0065756c 	rsbeq	r7, r5, ip, ror #10
 1d4:	444c5f5f 	strbmi	r5, [ip], #-3935	; 0xfffff0a1
 1d8:	57584552 			; <UNDEFINED> instruction: 0x57584552
 1dc:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 1e0:	6b73614d 	blvs	1cd871c <__RW_SIZE__+0x1cd819c>
 1e4:	706f7400 	rsbvc	r7, pc, r0, lsl #8
 1e8:	7250664f 	subsvc	r6, r0, #82837504	; 0x4f00000
 1ec:	7453636f 	ldrbvc	r6, [r3], #-879	; 0xfffffc91
 1f0:	006b6361 	rsbeq	r6, fp, r1, ror #6
 1f4:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
 1f8:	73614d74 	cmnvc	r1, #116, 26	; 0x1d00
 1fc:	6f63006b 	svcvs	0x0063006b
 200:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 204:	632e336d 	teqvs	lr, #-1275068415	; 0xb4000001
 208:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 20c:	4d5f7465 	cfldrdmi	mvd7, [pc, #-404]	; 80 <__ZI_SIZE__+0x24>
 210:	5f005053 	svcpl	0x00005053
 214:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 218:	50534d5f 	subspl	r4, r3, pc, asr sp
 21c:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 220:	505f7465 	subspl	r7, pc, r5, ror #8
 224:	5f005053 	svcpl	0x00005053
 228:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 22c:	5053505f 	subspl	r5, r3, pc, asr r0
 230:	525f5f00 	subspl	r5, pc, #0, 30
 234:	36315645 	ldrtcc	r5, [r1], -r5, asr #12
 238:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 23c:	505f7465 	subspl	r7, pc, r5, ror #8
 240:	414d4952 	cmpmi	sp, r2, asr r9
 244:	5f004b53 	svcpl	0x00004b53
 248:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 24c:	5541465f 	strbpl	r4, [r1, #-1631]	; 0xfffff9a1
 250:	414d544c 	cmpmi	sp, ip, asr #8
 254:	63004b53 	movwvs	r4, #2899	; 0xb53
 258:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
 25c:	5f006c6f 	svcpl	0x00006c6f
 260:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 264:	5341425f 	movtpl	r4, #4703	; 0x125f
 268:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
 26c:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 270:	745f3874 	ldrbvc	r3, [pc], #-2164	; 278 <__ZI_SIZE__+0x21c>
 274:	73657200 	cmnvc	r5, #0, 4
 278:	00746c75 	rsbseq	r6, r4, r5, ror ip
 27c:	54535f5f 	ldrbpl	r5, [r3], #-3935	; 0xfffff0a1
 280:	48584552 	ldmdami	r8, {r1, r4, r6, r8, sl, lr}^
 284:	525f5f00 	subspl	r5, pc, #0, 30
 288:	48535645 	ldmdami	r3, {r0, r2, r6, r9, sl, ip, lr}^
 28c:	706f7400 	rsbvc	r7, pc, r0, lsl #8
 290:	614d664f 	cmpvs	sp, pc, asr #12
 294:	74536e69 	ldrbvc	r6, [r3], #-3689	; 0xfffff197
 298:	006b6361 	rsbeq	r6, fp, r1, ror #6
 29c:	65735f5f 	ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1
 2a0:	52505f74 	subspl	r5, r0, #116, 30	; 0x1d0
 2a4:	53414d49 	movtpl	r4, #7497	; 0x1d49
 2a8:	5f5f004b 	svcpl	0x005f004b
 2ac:	00564552 	subseq	r4, r6, r2, asr r5
 2b0:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
 2b4:	4f435f74 	svcmi	0x00435f74
 2b8:	4f52544e 	svcmi	0x0052544e
 2bc:	5f5f004c 	svcpl	0x005f004c
 2c0:	54494252 	strbpl	r4, [r9], #-594	; 0xfffffdae
 2c4:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 2c8:	425f7465 	subsmi	r7, pc, #1694498816	; 0x65000000
 2cc:	50455341 	subpl	r5, r5, r1, asr #6
 2d0:	75004952 	strvc	r4, [r0, #-2386]	; 0xfffff6ae
 2d4:	31746e69 	cmncc	r4, r9, ror #28
 2d8:	00745f36 	rsbseq	r5, r4, r6, lsr pc
 2dc:	54535f5f 	ldrbpl	r5, [r3], #-3935	; 0xfffff0a1
 2e0:	57584552 			; <UNDEFINED> instruction: 0x57584552
 2e4:	4c5f5f00 	mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>
 2e8:	58455244 	stmdapl	r5, {r2, r6, r9, ip, lr}^
 2ec:	5f5f0042 	svcpl	0x005f0042
 2f0:	45525453 	ldrbmi	r5, [r2, #-1107]	; 0xfffffbad
 2f4:	5f004258 	svcpl	0x00004258
 2f8:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 2fc:	5541465f 	strbpl	r4, [r1, #-1631]	; 0xfffff9a1
 300:	414d544c 	cmpmi	sp, ip, asr #8
 304:	5f004b53 	svcpl	0x00004b53
 308:	52444c5f 	subpl	r4, r4, #24320	; 0x5f00
 30c:	00485845 	subeq	r5, r8, r5, asr #16
 310:	5f425355 	svcpl	0x00425355
 314:	435f504c 	cmpmi	pc, #76	; 0x4c
 318:	5f314e41 	svcpl	0x00314e41
 31c:	5f305852 	svcpl	0x00305852
 320:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 324:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
 328:	6c6f505f 	stclvs	0, cr5, [pc], #-380	; 1b4 <__ZI_SIZE__+0x158>
 32c:	6e495f6c 	cdpvs	15, 4, cr5, cr9, cr12, {3}
 330:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
 334:	00525253 	subseq	r5, r2, r3, asr r2
 338:	2e79656b 	cdpcs	5, 7, cr6, cr9, cr11, {3}
 33c:	41430063 	cmpmi	r3, r3, rrx
 340:	535f314e 	cmppl	pc, #-2147483629	; 0x80000013
 344:	495f4543 	ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>
 348:	006e5152 	rsbeq	r5, lr, r2, asr r1
 34c:	31414d44 	cmpcc	r1, r4, asr #26
 350:	6168435f 	cmnvs	r8, pc, asr r3
 354:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 358:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
 35c:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
 360:	5f324332 	svcpl	0x00324332
 364:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
 368:	006e5152 	rsbeq	r5, lr, r2, asr r1
 36c:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
 370:	5152495f 	cmppl	r2, pc, asr r9
 374:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
 378:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 37c:	6e6e6168 	powvsez	f6, f6, #0.0
 380:	5f326c65 	svcpl	0x00326c65
 384:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 388:	414c4600 	cmpmi	ip, r0, lsl #12
 38c:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
 390:	006e5152 	rsbeq	r5, lr, r2, asr r1
 394:	5250414d 	subspl	r4, r0, #1073741843	; 0x40000013
 398:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 39c:	495f3049 	ldmdbmi	pc, {r0, r3, r6, ip, sp}^	; <UNPREDICTABLE>
 3a0:	006e5152 	rsbeq	r5, lr, r2, asr r1
 3a4:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 3a8:	315f3531 	cmpcc	pc, r1, lsr r5	; <UNPREDICTABLE>
 3ac:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
 3b0:	4b006e51 	blmi	1bcfc <__RW_SIZE__+0x1b77c>
 3b4:	575f7965 	ldrbpl	r7, [pc, -r5, ror #18]
 3b8:	5f746961 	svcpl	0x00746961
 3bc:	5f79654b 	svcpl	0x0079654b
 3c0:	656c6552 	strbvs	r6, [ip, #-1362]!	; 0xfffffaae
 3c4:	64657361 	strbtvs	r7, [r5], #-865	; 0xfffffc9f
 3c8:	6e655000 	cdpvs	0, 6, cr5, cr5, cr0, {0}
 3cc:	5f565364 	svcpl	0x00565364
 3d0:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 3d4:	43435200 	movtmi	r5, #12800	; 0x3200
 3d8:	5152495f 	cmppl	r2, pc, asr r9
 3dc:	654d006e 	strbvs	r0, [sp, #-110]	; 0xffffff92
 3e0:	79726f6d 	ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 3e4:	616e614d 	cmnvs	lr, sp, asr #2
 3e8:	656d6567 	strbvs	r6, [sp, #-1383]!	; 0xfffffa99
 3ec:	495f746e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 3f0:	006e5152 	rsbeq	r5, lr, r2, asr r1
 3f4:	5f79654b 	svcpl	0x0079654b
 3f8:	5f525349 	svcpl	0x00525349
 3fc:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 400:	4900656c 	stmdbmi	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
 404:	00524553 	subseq	r4, r2, r3, asr r5
 408:	314d4954 	cmpcc	sp, r4, asr r9
 40c:	4b52425f 	blmi	1490d90 <__RW_SIZE__+0x1490810>
 410:	5152495f 	cmppl	r2, pc, asr r9
 414:	5352006e 	cmppl	r2, #110	; 0x6e
 418:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 41c:	53003144 	movwpl	r3, #324	; 0x144
 420:	5f314950 	svcpl	0x00314950
 424:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 428:	414d4400 	cmpmi	sp, r0, lsl #8
 42c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 430:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 434:	495f346c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp}^	; <UNPREDICTABLE>
 438:	006e5152 	rsbeq	r5, lr, r2, asr r1
 43c:	4349564e 	movtmi	r5, #38478	; 0x964e
 440:	616e455f 	cmnvs	lr, pc, asr r5
 444:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
 448:	4b005152 	blmi	14998 <__RW_SIZE__+0x14418>
 44c:	575f7965 	ldrbpl	r7, [pc, -r5, ror #18]
 450:	5f746961 	svcpl	0x00746961
 454:	5f79654b 	svcpl	0x0079654b
 458:	73657250 	cmnvc	r5, #80, 4
 45c:	00646573 	rsbeq	r6, r4, r3, ror r5
 460:	5f79654b 	svcpl	0x0079654b
 464:	63656843 	cmnvs	r5, #4390912	; 0x430000
 468:	6e495f6b 	cdpvs	15, 4, cr5, cr9, cr11, {3}
 46c:	00747570 	rsbseq	r7, r4, r0, ror r5
 470:	314e4143 	cmpcc	lr, r3, asr #2
 474:	3158525f 	cmpcc	r8, pc, asr r2
 478:	5152495f 	cmppl	r2, pc, asr r9
 47c:	5355006e 	cmppl	r5, #110	; 0x6e
 480:	50485f42 	subpl	r5, r8, r2, asr #30
 484:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
 488:	58545f31 	ldmdapl	r4, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 48c:	5152495f 	cmppl	r2, pc, asr r9
 490:	5249006e 	subpl	r0, r9, #110	; 0x6e
 494:	545f6e51 	ldrbpl	r6, [pc], #-3665	; 49c <MSP_SIZE+0x9c>
 498:	00657079 	rsbeq	r7, r5, r9, ror r0
 49c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
 4a0:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 4a4:	006e5152 	rsbeq	r5, lr, r2, asr r1
 4a8:	5f79654b 	svcpl	0x0079654b
 4ac:	5f746547 	svcpl	0x00746547
 4b0:	73657250 	cmnvc	r5, #80, 4
 4b4:	00646573 	rsbeq	r6, r4, r3, ror r5
 4b8:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 4bc:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
 4c0:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
 4c4:	5f434956 	svcpl	0x00434956
 4c8:	61736944 	cmnvs	r3, r4, asr #18
 4cc:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
 4d0:	49005152 	stmdbmi	r0, {r1, r4, r6, r8, ip, lr}
 4d4:	5f324332 	svcpl	0x00324332
 4d8:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
 4dc:	006e5152 	rsbeq	r5, lr, r2, asr r1
 4e0:	4f494641 	svcmi	0x00494641
 4e4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 4e8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 4ec:	414d4400 	cmpmi	sp, r0, lsl #8
 4f0:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 4f4:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 4f8:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^	; <UNPREDICTABLE>
 4fc:	006e5152 	rsbeq	r5, lr, r2, asr r1
 500:	4349564e 	movtmi	r5, #38478	; 0x964e
 504:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 508:	65507261 	ldrbvs	r7, [r0, #-609]	; 0xfffffd9f
 50c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 510:	51524967 	cmppl	r2, r7, ror #18
 514:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 518:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
 51c:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
 520:	5f31414d 	svcpl	0x0031414d
 524:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 528:	316c656e 	cmncc	ip, lr, ror #10
 52c:	5152495f 	cmppl	r2, pc, asr r9
 530:	5845006e 	stmdapl	r5, {r1, r2, r3, r5, r6}^
 534:	52434954 	subpl	r4, r3, #84, 18	; 0x150000
 538:	42535500 	subsmi	r5, r3, #0, 10
 53c:	656b6157 	strbvs	r6, [fp, #-343]!	; 0xfffffea9
 540:	495f7055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, sp, lr}^	; <UNPREDICTABLE>
 544:	006e5152 	rsbeq	r5, lr, r2, asr r1
 548:	47445757 	smlsldmi	r5, r4, r7, r7
 54c:	5152495f 	cmppl	r2, pc, asr r9
 550:	7542006e 	strbvc	r0, [r2, #-110]	; 0xffffff92
 554:	75614673 	strbvc	r4, [r1, #-1651]!	; 0xfffff98d
 558:	495f746c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 55c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 560:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 564:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
 568:	50006e51 	andpl	r6, r0, r1, asr lr
 56c:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
 570:	006e5152 	rsbeq	r5, lr, r2, asr r1
 574:	52504349 	subspl	r4, r0, #603979777	; 0x24000001
 578:	414d4400 	cmpmi	sp, r0, lsl #8
 57c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 580:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 584:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
 588:	006e5152 	rsbeq	r5, lr, r2, asr r1
 58c:	31433249 	cmpcc	r3, r9, asr #4
 590:	5f56455f 	svcpl	0x0056455f
 594:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 598:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 59c:	50555f31 	subspl	r5, r5, r1, lsr pc
 5a0:	5152495f 	cmppl	r2, pc, asr r9
 5a4:	5453006e 	ldrbpl	r0, [r3], #-110	; 0xffffff92
 5a8:	52005249 	andpl	r5, r0, #-1879048188	; 0x90000004
 5ac:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 5b0:	006e5152 	rsbeq	r5, lr, r2, asr r1
 5b4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 5b8:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 5bc:	45520030 	ldrbmi	r0, [r2, #-48]	; 0xffffffd0
 5c0:	56524553 			; <UNDEFINED> instruction: 0x56524553
 5c4:	00324445 	eorseq	r4, r2, r5, asr #8
 5c8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 5cc:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 5d0:	45520033 	ldrbmi	r0, [r2, #-51]	; 0xffffffcd
 5d4:	56524553 			; <UNDEFINED> instruction: 0x56524553
 5d8:	00344445 	eorseq	r4, r4, r5, asr #8
 5dc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 5e0:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 5e4:	58450035 	stmdapl	r5, {r0, r2, r4, r5}^
 5e8:	545f4954 	ldrbpl	r4, [pc], #-2388	; 5f0 <__RW_SIZE__+0x70>
 5ec:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
 5f0:	55006665 	strpl	r6, [r0, #-1637]	; 0xfffff99b
 5f4:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
 5f8:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
 5fc:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
 600:	614d6e6f 	cmpvs	sp, pc, ror #28
 604:	62616b73 	rsbvs	r6, r1, #117760	; 0x1cc00
 608:	6e49656c 	cdpvs	5, 4, cr6, cr9, cr12, {3}
 60c:	52495f74 	subpl	r5, r9, #116, 30	; 0x1d0
 610:	54006e51 	strpl	r6, [r0], #-3665	; 0xfffff1af
 614:	5f314d49 	svcpl	0x00314d49
 618:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 61c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 620:	52535452 	subspl	r5, r3, #1375731712	; 0x52000000
 624:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 628:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
 62c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 630:	4349564e 	movtmi	r5, #38478	; 0x964e
 634:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 638:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
 63c:	545f314d 	ldrbpl	r3, [pc], #-333	; 644 <__RW_SIZE__+0xc4>
 640:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
 644:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
 648:	006e5152 	rsbeq	r5, lr, r2, asr r1
 64c:	4f495047 	svcmi	0x00495047
 650:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 654:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 658:	43324900 	teqmi	r2, #0, 18
 65c:	52455f31 	subpl	r5, r5, #49, 30	; 0xc4
 660:	5152495f 	cmppl	r2, pc, asr r9
 664:	7953006e 	ldmdbvc	r3, {r1, r2, r3, r5, r6}^
 668:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 66c:	52495f6b 	subpl	r5, r9, #428	; 0x1ac
 670:	4d006e51 	stcmi	14, cr6, [r0, #-324]	; 0xfffffebc
 674:	32525041 	subscc	r5, r2, #65	; 0x41
 678:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
 67c:	54005245 	strpl	r5, [r0], #-581	; 0xfffffdbb
 680:	5f324d49 	svcpl	0x00324d49
 684:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 688:	53544600 	cmppl	r4, #0, 12
 68c:	65440052 	strbvs	r0, [r4, #-82]	; 0xffffffae
 690:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!	; 0xfffffe78
 694:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xfffff191
 698:	495f726f 	ldmdbmi	pc, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
 69c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 6a0:	67617355 			; <UNDEFINED> instruction: 0x67617355
 6a4:	75614665 	strbvc	r4, [r1, #-1637]!	; 0xfffff99b
 6a8:	495f746c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 6ac:	006e5152 	rsbeq	r5, lr, r2, asr r1
 6b0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 6b4:	5f355f39 	svcpl	0x00355f39
 6b8:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 6bc:	43565300 	cmpmi	r6, #0, 6
 6c0:	5f6c6c61 	svcpl	0x006c6c61
 6c4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 6c8:	45434900 	strbmi	r4, [r3, #-2304]	; 0xfffff700
 6cc:	50530052 	subspl	r0, r3, r2, asr r0
 6d0:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 6d4:	006e5152 	rsbeq	r5, lr, r2, asr r1
 6d8:	52424149 	subpl	r4, r2, #1073741842	; 0x40000012
 6dc:	414d4400 	cmpmi	sp, r0, lsl #8
 6e0:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 6e4:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 6e8:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
 6ec:	006e5152 	rsbeq	r5, lr, r2, asr r1
 6f0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 6f4:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
 6f8:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
 6fc:	00525053 	subseq	r5, r2, r3, asr r0
 700:	31434441 	cmpcc	r3, r1, asr #8
 704:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 708:	006e5152 	rsbeq	r5, lr, r2, asr r1
 70c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
 710:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
 714:	006e5152 	rsbeq	r5, lr, r2, asr r1
 718:	52435645 	subpl	r5, r3, #72351744	; 0x4500000
 71c:	4d415400 	cfstrdmi	mvd5, [r1, #-0]
 720:	5f524550 	svcpl	0x00524550
 724:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 728:	4b434c00 	blmi	10d3730 <__RW_SIZE__+0x10d31b0>
 72c:	54520052 	ldrbpl	r0, [r2], #-82	; 0xffffffae
 730:	616c4143 	cmnvs	ip, r3, asr #2
 734:	495f6d72 	ldmdbmi	pc, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 738:	006e5152 	rsbeq	r5, lr, r2, asr r1
 73c:	5f44454c 	svcpl	0x0044454c
 740:	5f6c6c41 	svcpl	0x006c6c41
 744:	0066664f 	rsbeq	r6, r6, pc, asr #12
 748:	5f44454c 	svcpl	0x0044454c
 74c:	70736944 	rsbsvc	r6, r3, r4, asr #18
 750:	0079616c 	rsbseq	r6, r9, ip, ror #2
 754:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
 758:	454c0063 	strbmi	r0, [ip, #-99]	; 0xffffff9d
 75c:	6c415f44 	mcrrvs	15, 4, r5, r1, cr4
 760:	6e4f5f6c 	cdpvs	15, 4, cr5, cr15, cr12, {3}
 764:	44454c00 	strbmi	r4, [r5], #-3072	; 0xfffff400
 768:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 76c:	61550074 	cmpvs	r5, r4, ror r0
 770:	5f317472 	svcpl	0x00317472
 774:	495f7852 	ldmdbmi	pc, {r1, r4, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 778:	4d4d006e 	stclmi	0, cr0, [sp, #-440]	; 0xfffffe48
 77c:	53005246 	movwpl	r5, #582	; 0x246
 780:	52534348 	subspl	r4, r3, #72, 6	; 0x20000001
 784:	53464300 	movtpl	r4, #25344	; 0x6300
 788:	61550052 	cmpvs	r5, r2, asr r0
 78c:	5f317472 	svcpl	0x00317472
 790:	445f7852 	ldrbmi	r7, [pc], #-2130	; 798 <__RW_SIZE__+0x218>
 794:	00617461 	rsbeq	r7, r1, r1, ror #8
 798:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
 79c:	7065525f 	rsbvc	r5, r5, pc, asr r2
 7a0:	5f746165 	svcpl	0x00746165
 7a4:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 7a8:	70757272 	rsbsvc	r7, r5, r2, ror r2
 7ac:	6e455f74 	mcrvs	15, 2, r5, cr5, cr4, {3}
 7b0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 7b4:	4f545600 	svcmi	0x00545600
 7b8:	46480052 			; <UNDEFINED> instruction: 0x46480052
 7bc:	53005253 	movwpl	r5, #595	; 0x253
 7c0:	545f4243 	ldrbpl	r4, [pc], #-579	; 7c8 <__RW_SIZE__+0x248>
 7c4:	00657079 	rsbeq	r7, r5, r9, ror r0
 7c8:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 7cc:	6e495f31 	mcrvs	15, 2, r5, cr9, cr1, {1}
 7d0:	44007469 	strmi	r7, [r0], #-1129	; 0xfffffb97
 7d4:	00525346 	subseq	r5, r2, r6, asr #6
 7d8:	52534349 	subspl	r4, r3, #603979777	; 0x24000001
 7dc:	52494100 	subpl	r4, r9, #0, 2
 7e0:	49005243 	stmdbmi	r0, {r0, r1, r6, r9, ip, lr}
 7e4:	00524153 	subseq	r4, r2, r3, asr r1
 7e8:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 7ec:	69614d00 	stmdbvs	r1!, {r8, sl, fp, lr}^
 7f0:	5043006e 	subpl	r0, r3, lr, rrx
 7f4:	00444955 	subeq	r4, r4, r5, asr r9
 7f8:	6e69616d 	powvsez	f6, f1, #5.0
 7fc:	5400632e 	strpl	r6, [r0], #-814	; 0xfffffcd2
 800:	5f344d49 	svcpl	0x00344d49
 804:	69707845 	ldmdbvs	r0!, {r0, r2, r6, fp, ip, sp, lr}^
 808:	00646572 	rsbeq	r6, r4, r2, ror r5
 80c:	41464d4d 	cmpmi	r6, sp, asr #26
 810:	61550052 	cmpvs	r5, r2, asr r0
 814:	5f317472 	svcpl	0x00317472
 818:	495f5852 	ldmdbmi	pc, {r1, r4, r6, fp, ip, lr}^	; <UNPREDICTABLE>
 81c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 820:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
 824:	616e455f 	cmnvs	lr, pc, asr r5
 828:	00656c62 	rsbeq	r6, r5, r2, ror #24
 82c:	5f737953 	svcpl	0x00737953
 830:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 834:	72615500 	rsbvc	r5, r1, #0, 10
 838:	505f3174 	subspl	r3, pc, r4, ror r1	; <UNPREDICTABLE>
 83c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 840:	46410066 	strbmi	r0, [r1], -r6, rrx
 844:	4b005253 	blmi	15198 <__RW_SIZE__+0x14c18>
 848:	565f7965 	ldrbpl	r7, [pc], -r5, ror #18
 84c:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
 850:	78656e00 	stmdavc	r5!, {r9, sl, fp, sp, lr}^
 854:	61654874 	smcvs	21636	; 0x5484
 858:	65680070 	strbvs	r0, [r8, #-112]!	; 0xffffff90
 85c:	70007061 	andvc	r7, r0, r1, rrx
 860:	48766572 	ldmdami	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 864:	00706165 	rsbseq	r6, r0, r5, ror #2
 868:	746e7572 	strbtvc	r7, [lr], #-1394	; 0xfffffa8e
 86c:	2e656d69 	cdpcs	13, 6, cr6, cr5, cr9, {3}
 870:	735f0063 	cmpvc	pc, #99	; 0x63
 874:	006b7262 	rsbeq	r7, fp, r2, ror #4
 878:	495a5f5f 	ldmdbmi	sl, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
 87c:	4d494c5f 	stclmi	12, cr4, [r9, #-380]	; 0xfffffe84
 880:	5f5f5449 	svcpl	0x005f5449
 884:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
 888:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
 88c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 890:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
 894:	65440052 	strbvs	r0, [r4, #-82]	; 0xffffffae
 898:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!	; 0xfffffe78
 89c:	485f6e6f 	ldmdami	pc, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 8a0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 8a4:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
 8a8:	34495458 	strbcc	r5, [r9], #-1112	; 0xfffffba8
 8ac:	5152495f 	cmppl	r2, pc, asr r9
 8b0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 8b4:	0072656c 	rsbseq	r6, r2, ip, ror #10
 8b8:	31414d44 	cmpcc	r1, r4, asr #26
 8bc:	6168435f 	cmnvs	r8, pc, asr r3
 8c0:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 8c4:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
 8c8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 8cc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 8d0:	44575700 	ldrbmi	r5, [r7], #-1792	; 0xfffff900
 8d4:	52495f47 	subpl	r5, r9, #284	; 0x11c
 8d8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 8dc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 8e0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 8e4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 8e8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 8ec:	41535500 	cmpmi	r3, r0, lsl #10
 8f0:	5f315452 	svcpl	0x00315452
 8f4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 8f8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 8fc:	46007265 	strmi	r7, [r0], -r5, ror #4
 900:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 904:	7065525f 	rsbvc	r5, r5, pc, asr r2
 908:	0074726f 	rsbseq	r7, r4, pc, ror #4
 90c:	32524343 	subscc	r4, r2, #201326593	; 0xc000001
 910:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
 914:	4543535f 	strbmi	r5, [r3, #-863]	; 0xfffffca1
 918:	5152495f 	cmppl	r2, pc, asr r9
 91c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 920:	0072656c 	rsbseq	r6, r2, ip, ror #10
 924:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
 928:	5f52455f 	svcpl	0x0052455f
 92c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 930:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 934:	43007265 	movwmi	r7, #613	; 0x265
 938:	31524d43 	cmpcc	r2, r3, asr #26
 93c:	4d434300 	stclmi	3, cr4, [r3, #-0]
 940:	53003252 	movwpl	r3, #594	; 0x252
 944:	5f314950 	svcpl	0x00314950
 948:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 94c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 950:	47007265 	strmi	r7, [r0, -r5, ror #4]
 954:	00525054 	subseq	r5, r2, r4, asr r0
 958:	5f445650 	svcpl	0x00445650
 95c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 960:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 964:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
 968:	33495458 	movtcc	r5, #37976	; 0x9458
 96c:	5152495f 	cmppl	r2, pc, asr r9
 970:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 974:	0072656c 	rsbseq	r6, r2, ip, ror #10
 978:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 97c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 980:	52003031 	andpl	r3, r0, #49	; 0x31
 984:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 988:	31444556 	cmpcc	r4, r6, asr r5
 98c:	45520031 	ldrbmi	r0, [r2, #-49]	; 0xffffffcf
 990:	56524553 			; <UNDEFINED> instruction: 0x56524553
 994:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
 998:	53455200 	movtpl	r5, #20992	; 0x5200
 99c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 9a0:	00333144 	eorseq	r3, r3, r4, asr #2
 9a4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 9a8:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 9ac:	52003431 	andpl	r3, r0, #822083584	; 0x31000000
 9b0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 9b4:	31444556 	cmpcc	r4, r6, asr r5
 9b8:	79530035 	ldmdbvc	r3, {r0, r2, r4, r5}^
 9bc:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 9c0:	6c465f6b 	mcrrvs	15, 6, r5, r6, cr11
 9c4:	52006761 	andpl	r6, r0, #25427968	; 0x1840000
 9c8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 9cc:	31444556 	cmpcc	r4, r6, asr r5
 9d0:	45520037 	ldrbmi	r0, [r2, #-55]	; 0xffffffc9
 9d4:	56524553 			; <UNDEFINED> instruction: 0x56524553
 9d8:	38314445 	ldmdacc	r1!, {r0, r2, r6, sl, lr}
 9dc:	53455200 	movtpl	r5, #20992	; 0x5200
 9e0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 9e4:	00393144 	eorseq	r3, r9, r4, asr #2
 9e8:	67617355 			; <UNDEFINED> instruction: 0x67617355
 9ec:	75614665 	strbvc	r4, [r1, #-1637]!	; 0xfffff99b
 9f0:	485f746c 	ldmdami	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 9f4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 9f8:	43007265 	movwmi	r7, #613	; 0x265
 9fc:	00524543 	subseq	r4, r2, r3, asr #10
 a00:	5f425355 	svcpl	0x00425355
 a04:	435f5048 	cmpmi	pc, #72	; 0x48
 a08:	545f4e41 	ldrbpl	r4, [pc], #-3649	; a10 <__RW_SIZE__+0x490>
 a0c:	52495f58 	subpl	r5, r9, #88, 30	; 0x160
 a10:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 a14:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 a18:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 a1c:	50555f31 	subspl	r5, r5, r1, lsr pc
 a20:	5152495f 	cmppl	r2, pc, asr r9
 a24:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 a28:	0072656c 	rsbseq	r6, r2, ip, ror #10
 a2c:	31414d44 	cmpcc	r1, r4, asr #26
 a30:	6168435f 	cmnvs	r8, pc, asr r3
 a34:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 a38:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
 a3c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 a40:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 a44:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 a48:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
 a4c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 a50:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 a54:	61745300 	cmnvs	r4, r0, lsl #6
 a58:	725f6b63 	subsvc	r6, pc, #101376	; 0x18c00
 a5c:	54006765 	strpl	r6, [r0], #-1893	; 0xfffff89b
 a60:	5f314d49 	svcpl	0x00314d49
 a64:	5f475254 	svcpl	0x00475254
 a68:	5f4d4f43 	svcpl	0x004d4f43
 a6c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 a70:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 a74:	42007265 	andmi	r7, r0, #1342177286	; 0x50000006
 a78:	00525444 	subseq	r5, r2, r4, asr #8
 a7c:	57425355 	smlsldpl	r5, r2, r5, r3
 a80:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xfffff49f
 a84:	52495f70 	subpl	r5, r9, #112, 30	; 0x1c0
 a88:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 a8c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 a90:	6d654d00 	stclvs	13, cr4, [r5, #-0]
 a94:	616e614d 	cmnvs	lr, sp, asr #2
 a98:	485f6567 	ldmdami	pc, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 a9c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 aa0:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
 aa4:	46647261 	strbtmi	r7, [r4], -r1, ror #4
 aa8:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 aac:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
 ab0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 ab4:	41535500 	cmpmi	r3, r0, lsl #10
 ab8:	545f5452 	ldrbpl	r5, [pc], #-1106	; ac0 <__RW_SIZE__+0x540>
 abc:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
 ac0:	46006665 	strmi	r6, [r0], -r5, ror #12
 ac4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
 ac8:	5152495f 	cmppl	r2, pc, asr r9
 acc:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 ad0:	0072656c 	rsbseq	r6, r2, ip, ror #10
 ad4:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 ad8:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
 adc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 ae0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 ae4:	43444100 	movtmi	r4, #16640	; 0x4100
 ae8:	5f325f31 	svcpl	0x00325f31
 aec:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 af0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 af4:	43007265 	movwmi	r7, #613	; 0x265
 af8:	525f4e41 	subspl	r4, pc, #1040	; 0x410
 afc:	495f3158 	ldmdbmi	pc, {r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
 b00:	61485152 	cmpvs	r8, r2, asr r1
 b04:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 b08:	50530072 	subspl	r0, r3, r2, ror r0
 b0c:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 b10:	61485152 	cmpvs	r8, r2, asr r1
 b14:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 b18:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
 b1c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 b20:	6e6e6168 	powvsez	f6, f6, #0.0
 b24:	5f326c65 	svcpl	0x00326c65
 b28:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 b2c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 b30:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
 b34:	31495458 	cmpcc	r9, r8, asr r4
 b38:	5152495f 	cmppl	r2, pc, asr r9
 b3c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 b40:	0072656c 	rsbseq	r6, r2, ip, ror #10
 b44:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
 b48:	485f5653 	ldmdami	pc, {r0, r1, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
 b4c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 b50:	73007265 	movwvc	r7, #613	; 0x265
 b54:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 b58:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
 b5c:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
 b60:	45520063 	ldrbmi	r0, [r2, #-99]	; 0xffffff9d
 b64:	56524553 			; <UNDEFINED> instruction: 0x56524553
 b68:	00314445 	eorseq	r4, r1, r5, asr #8
 b6c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 b70:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 b74:	4d440036 	stclmi	0, cr0, [r4, #-216]	; 0xffffff28
 b78:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 b7c:	6e6e6168 	powvsez	f6, f6, #0.0
 b80:	5f356c65 	svcpl	0x00356c65
 b84:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 b88:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 b8c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
 b90:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 b94:	39444556 	stmdbcc	r4, {r1, r2, r4, r6, r8, sl, lr}^
 b98:	43435200 	movtmi	r5, #12800	; 0x3200
 b9c:	5152495f 	cmppl	r2, pc, asr r9
 ba0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 ba4:	0072656c 	rsbseq	r6, r2, ip, ror #10
 ba8:	31414d44 	cmpcc	r1, r4, asr #26
 bac:	6168435f 	cmnvs	r8, pc, asr r3
 bb0:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 bb4:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
 bb8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 bbc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 bc0:	43545200 	cmpmi	r4, #0, 4
 bc4:	5152495f 	cmppl	r2, pc, asr r9
 bc8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 bcc:	0072656c 	rsbseq	r6, r2, ip, ror #10
 bd0:	5f435653 	svcpl	0x00435653
 bd4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 bd8:	0072656c 	rsbseq	r6, r2, ip, ror #10
 bdc:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
 be0:	75445f6b 	strbvc	r5, [r4, #-3947]	; 0xfffff095
 be4:	5400706d 	strpl	r7, [r0], #-109	; 0xffffff93
 be8:	5f344d49 	svcpl	0x00344d49
 bec:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 bf0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 bf4:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
 bf8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 bfc:	37444556 	smlsldcc	r4, r4, r6, r5	; <UNPREDICTABLE>
 c00:	73795300 	cmnvc	r9, #0, 6
 c04:	6b636954 	blvs	18db15c <__RW_SIZE__+0x18dabdc>
 c08:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
 c0c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 c10:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 c14:	52425f31 	subpl	r5, r2, #49, 30	; 0xc4
 c18:	52495f4b 	subpl	r5, r9, #300	; 0x12c
 c1c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 c20:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 c24:	766e4900 	strbtvc	r4, [lr], -r0, lsl #18
 c28:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 c2c:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
 c30:	434d5300 	movtmi	r5, #54016	; 0xd300
 c34:	75420052 	strbvc	r0, [r2, #-82]	; 0xffffffae
 c38:	75614673 	strbvc	r4, [r1, #-1651]!	; 0xfffff98d
 c3c:	485f746c 	ldmdami	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 c40:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 c44:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
 c48:	5f324332 	svcpl	0x00324332
 c4c:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
 c50:	61485152 	cmpvs	r8, r2, asr r1
 c54:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 c58:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
 c5c:	49005241 	stmdbmi	r0, {r0, r6, r9, ip, lr}
 c60:	5f314332 	svcpl	0x00314332
 c64:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
 c68:	61485152 	cmpvs	r8, r2, asr r1
 c6c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 c70:	53550072 	cmppl	r5, #114	; 0x72
 c74:	504c5f42 	subpl	r5, ip, r2, asr #30
 c78:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
 c7c:	3058525f 	subscc	r5, r8, pc, asr r2
 c80:	5152495f 	cmppl	r2, pc, asr r9
 c84:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 c88:	0072656c 	rsbseq	r6, r2, ip, ror #10
 c8c:	314d4954 	cmpcc	sp, r4, asr r9
 c90:	5f43435f 	svcpl	0x0043435f
 c94:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 c98:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 c9c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
 ca0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 ca4:	38444556 	stmdacc	r4, {r1, r2, r4, r6, r8, sl, lr}^
 ca8:	52434300 	subpl	r4, r3, #0, 6
 cac:	43430031 	movtmi	r0, #12337	; 0x3031
 cb0:	43003352 	movwmi	r3, #850	; 0x352
 cb4:	00345243 	eorseq	r5, r4, r3, asr #4
 cb8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 cbc:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 cc0:	44003631 	strmi	r3, [r0], #-1585	; 0xfffff9cf
 cc4:	5f31414d 	svcpl	0x0031414d
 cc8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 ccc:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
 cd0:	5152495f 	cmppl	r2, pc, asr r9
 cd4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 cd8:	0072656c 	rsbseq	r6, r2, ip, ror #10
 cdc:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 ce0:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
 ce4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 ce8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 cec:	4d415400 	cfstrdmi	mvd5, [r1, #-0]
 cf0:	5f524550 	svcpl	0x00524550
 cf4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 cf8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 cfc:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
 d00:	5f31414d 	svcpl	0x0031414d
 d04:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 d08:	316c656e 	cmncc	ip, lr, ror #10
 d0c:	5152495f 	cmppl	r2, pc, asr r9
 d10:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 d14:	0072656c 	rsbseq	r6, r2, ip, ror #10
 d18:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
 d1c:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
 d20:	61485152 	cmpvs	r8, r2, asr r1
 d24:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 d28:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
 d2c:	35314954 	ldrcc	r4, [r1, #-2388]!	; 0xfffff6ac
 d30:	5f30315f 	svcpl	0x0030315f
 d34:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 d38:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 d3c:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
 d40:	39495458 	stmdbcc	r9, {r3, r4, r6, sl, ip, lr}^
 d44:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
 d48:	61485152 	cmpvs	r8, r2, asr r1
 d4c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 d50:	54520072 	ldrbpl	r0, [r2], #-114	; 0xffffff8e
 d54:	616c4143 	cmnvs	ip, r3, asr #2
 d58:	495f6d72 	ldmdbmi	pc, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 d5c:	61485152 	cmpvs	r8, r2, asr r1
 d60:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 d64:	53550072 	cmppl	r5, #114	; 0x72
 d68:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
 d6c:	5152495f 	cmppl	r2, pc, asr r9
 d70:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 d74:	0072656c 	rsbseq	r6, r2, ip, ror #10
 d78:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
 d7c:	3249006b 	subcc	r0, r9, #107	; 0x6b
 d80:	455f3143 	ldrbmi	r3, [pc, #-323]	; c45 <__RW_SIZE__+0x6c5>
 d84:	52495f56 	subpl	r5, r9, #344	; 0x158
 d88:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 d8c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 d90:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 d94:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
 d98:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 d9c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 da0:	73795300 	cmnvc	r9, #0, 6
 da4:	6b636954 	blvs	18db2fc <__RW_SIZE__+0x18dad7c>
 da8:	6f74535f 	svcvs	0x0074535f
 dac:	79730070 	ldmdbvc	r3!, {r4, r5, r6}^
 db0:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
 db4:	00632e6b 	rsbeq	r2, r3, fp, ror #28
 db8:	494c4143 	stmdbmi	ip, {r0, r1, r6, r8, lr}^
 dbc:	79530042 	ldmdbvc	r3, {r1, r6}^
 dc0:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 dc4:	68435f6b 	stmdavs	r3, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 dc8:	5f6b6365 	svcpl	0x006b6365
 dcc:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 dd0:	0074756f 	rsbseq	r7, r4, pc, ror #10
 dd4:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
 dd8:	414f4c00 	cmpmi	pc, r0, lsl #24
 ddc:	79530044 	ldmdbvc	r3, {r2, r6}^
 de0:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 de4:	75525f6b 	ldrbvc	r5, [r2, #-3947]	; 0xfffff095
 de8:	7953006e 	ldmdbvc	r3, {r1, r2, r3, r5, r6}^
 dec:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 df0:	79545f6b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 df4:	6d006570 	cfstr32vs	mvfx6, [r0, #-448]	; 0xfffffe40
 df8:	00636573 	rsbeq	r6, r3, r3, ror r5
 dfc:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
 e00:	5f6b6369 	svcpl	0x006b6369
 e04:	545f534f 	ldrbpl	r5, [pc], #-847	; e0c <__RW_SIZE__+0x88c>
 e08:	006b6369 	rsbeq	r6, fp, r9, ror #6
 e0c:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
 e10:	5f6b6369 	svcpl	0x006b6369
 e14:	5f746547 	svcpl	0x00746547
 e18:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 e1c:	73795300 	cmnvc	r9, #0, 6
 e20:	6b636954 	blvs	18db378 <__RW_SIZE__+0x18dadf8>
 e24:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
 e28:	616f4c5f 	cmnvs	pc, pc, asr ip	; <UNPREDICTABLE>
 e2c:	69545f64 	ldmdbvs	r4, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 e30:	5400656d 	strpl	r6, [r0], #-1389	; 0xfffffa93
 e34:	5f344d49 	svcpl	0x00344d49
 e38:	65706552 	ldrbvs	r6, [r0, #-1362]!	; 0xfffffaae
 e3c:	54007461 	strpl	r7, [r0], #-1121	; 0xfffffb9f
 e40:	5f344d49 	svcpl	0x00344d49
 e44:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 e48:	565f6567 	ldrbpl	r6, [pc], -r7, ror #10
 e4c:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
 e50:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
 e54:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
 e58:	535f344d 	cmppl	pc, #1291845632	; 0x4d000000
 e5c:	00706f74 	rsbseq	r6, r0, r4, ror pc
 e60:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 e64:	00632e72 	rsbeq	r2, r3, r2, ror lr
 e68:	334d4954 	movtcc	r4, #55636	; 0xd954
 e6c:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1
 e70:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 e74:	72660074 	rsbvc	r0, r6, #116	; 0x74
 e78:	54007165 	strpl	r7, [r0], #-357	; 0xfffffe9b
 e7c:	5f344d49 	svcpl	0x00344d49
 e80:	63656843 	cmnvs	r5, #4390912	; 0x430000
 e84:	69545f6b 	ldmdbvs	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 e88:	756f656d 	strbvc	r6, [pc, #-1389]!	; 923 <__RW_SIZE__+0x3a3>
 e8c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
 e90:	445f324d 	ldrbmi	r3, [pc], #-589	; e98 <__RW_SIZE__+0x918>
 e94:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 e98:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 e9c:	754f5f33 	strbvc	r5, [pc, #-3891]	; ffffff71 <MSP_BASE+0xdfffaf71>
 ea0:	72465f74 	subvc	r5, r6, #116, 30	; 0x1d0
 ea4:	475f7165 	ldrbmi	r7, [pc, -r5, ror #2]
 ea8:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
 eac:	6f697461 	svcvs	0x00697461
 eb0:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
 eb4:	535f324d 	cmppl	pc, #-805306364	; 0xd0000004
 eb8:	77706f74 			; <UNDEFINED> instruction: 0x77706f74
 ebc:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
 ec0:	6174535f 	cmnvs	r4, pc, asr r3
 ec4:	54007472 	strpl	r7, [r0], #-1138	; 0xfffffb8e
 ec8:	5f324d49 	svcpl	0x00324d49
 ecc:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
 ed0:	63746177 	cmnvs	r4, #-1073741795	; 0xc000001d
 ed4:	74535f68 	ldrbvc	r5, [r3], #-3944	; 0xfffff098
 ed8:	5400706f 	strpl	r7, [r0], #-111	; 0xffffff91
 edc:	5f334d49 	svcpl	0x00334d49
 ee0:	5f74754f 	svcpl	0x0074754f
 ee4:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
 ee8:	72615500 	rsbvc	r5, r1, #0, 10
 eec:	475f3174 			; <UNDEFINED> instruction: 0x475f3174
 ef0:	505f7465 	subspl	r7, pc, r5, ror #8
 ef4:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 ef8:	5f006465 	svcpl	0x00006465
 efc:	5f61765f 	svcpl	0x0061765f
 f00:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
 f04:	72617500 	rsbvc	r7, r1, #0, 10
 f08:	00632e74 	rsbeq	r2, r3, r4, ror lr
 f0c:	62756f64 	rsbsvs	r6, r5, #100, 30	; 0x190
 f10:	6400656c 	strvs	r6, [r0], #-1388	; 0xfffffa94
 f14:	00617461 	rsbeq	r7, r1, r1, ror #8
 f18:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 f1c:	65535f31 	ldrbvs	r5, [r3, #-3889]	; 0xfffff0cf
 f20:	425f646e 	subsmi	r6, pc, #1845493760	; 0x6e000000
 f24:	00657479 	rsbeq	r7, r5, r9, ror r4
 f28:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 f2c:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
 f30:	68435f74 	stmdavs	r3, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 f34:	62007261 	andvs	r7, r0, #268435462	; 0x10000006
 f38:	00647561 	rsbeq	r7, r4, r1, ror #10
 f3c:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 f40:	65535f31 	ldrbvs	r5, [r3, #-3889]	; 0xfffff0cf
 f44:	535f646e 	cmppl	pc, #1845493760	; 0x6e000000
 f48:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
 f4c:	72660067 	rsbvc	r0, r6, #103	; 0x67
 f50:	6d006361 	stcvs	3, cr6, [r0, #-388]	; 0xfffffe7c
 f54:	00746e61 	rsbseq	r6, r4, r1, ror #28
 f58:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 f5c:	5f00676e 	svcpl	0x0000676e
 f60:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
 f64:	61765f63 	cmnvs	r6, r3, ror #30
 f68:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 f6c:	5f5f0074 	svcpl	0x005f0074
 f70:	76007061 	strvc	r7, [r0], -r1, rrx
 f74:	69727073 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, ip, sp, lr}^
 f78:	0066746e 	rsbeq	r7, r6, lr, ror #8

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__RW_SIZE__+0x10d07a4>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <__RW_SIZE__+0x45abc>
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
      1c:	00000058 	andeq	r0, r0, r8, asr r0
      20:	0000000c 	andeq	r0, r0, ip
      24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
      28:	7c020001 	stcvc	0, cr0, [r2], {1}
      2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000020 	andeq	r0, r0, r0, lsr #32
      38:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
      3c:	00000008 	andeq	r0, r0, r8
      40:	0000000c 	andeq	r0, r0, ip
      44:	00000020 	andeq	r0, r0, r0, lsr #32
      48:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
      4c:	00000006 	andeq	r0, r0, r6
      50:	0000000c 	andeq	r0, r0, ip
      54:	00000020 	andeq	r0, r0, r0, lsr #32
      58:	08003254 	stmdaeq	r0, {r2, r4, r6, r9, ip, sp}
      5c:	00000008 	andeq	r0, r0, r8
      60:	0000000c 	andeq	r0, r0, ip
      64:	00000020 	andeq	r0, r0, r0, lsr #32
      68:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
      6c:	00000006 	andeq	r0, r0, r6
      70:	0000000c 	andeq	r0, r0, ip
      74:	00000020 	andeq	r0, r0, r0, lsr #32
      78:	08003264 	stmdaeq	r0, {r2, r5, r6, r9, ip, sp}
      7c:	00000006 	andeq	r0, r0, r6
      80:	0000000c 	andeq	r0, r0, ip
      84:	00000020 	andeq	r0, r0, r0, lsr #32
      88:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
      8c:	00000006 	andeq	r0, r0, r6
      90:	0000000c 	andeq	r0, r0, ip
      94:	00000020 	andeq	r0, r0, r0, lsr #32
      98:	08003274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip, sp}
      9c:	00000006 	andeq	r0, r0, r6
      a0:	0000000c 	andeq	r0, r0, ip
      a4:	00000020 	andeq	r0, r0, r0, lsr #32
      a8:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
      ac:	00000006 	andeq	r0, r0, r6
      b0:	0000000c 	andeq	r0, r0, ip
      b4:	00000020 	andeq	r0, r0, r0, lsr #32
      b8:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
      bc:	00000006 	andeq	r0, r0, r6
      c0:	0000000c 	andeq	r0, r0, ip
      c4:	00000020 	andeq	r0, r0, r0, lsr #32
      c8:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
      cc:	00000006 	andeq	r0, r0, r6
      d0:	0000000c 	andeq	r0, r0, ip
      d4:	00000020 	andeq	r0, r0, r0, lsr #32
      d8:	08003294 	stmdaeq	r0, {r2, r4, r7, r9, ip, sp}
      dc:	00000006 	andeq	r0, r0, r6
      e0:	0000000c 	andeq	r0, r0, ip
      e4:	00000020 	andeq	r0, r0, r0, lsr #32
      e8:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
      ec:	00000006 	andeq	r0, r0, r6
      f0:	0000000c 	andeq	r0, r0, ip
      f4:	00000020 	andeq	r0, r0, r0, lsr #32
      f8:	080032a4 	stmdaeq	r0, {r2, r5, r7, r9, ip, sp}
      fc:	00000004 	andeq	r0, r0, r4
     100:	0000000c 	andeq	r0, r0, ip
     104:	00000020 	andeq	r0, r0, r0, lsr #32
     108:	080032a8 	stmdaeq	r0, {r3, r5, r7, r9, ip, sp}
     10c:	00000004 	andeq	r0, r0, r4
     110:	0000000c 	andeq	r0, r0, ip
     114:	00000020 	andeq	r0, r0, r0, lsr #32
     118:	080032ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, ip, sp}
     11c:	00000004 	andeq	r0, r0, r4
     120:	0000000c 	andeq	r0, r0, ip
     124:	00000020 	andeq	r0, r0, r0, lsr #32
     128:	080032b0 	stmdaeq	r0, {r4, r5, r7, r9, ip, sp}
     12c:	00000006 	andeq	r0, r0, r6
     130:	0000000c 	andeq	r0, r0, ip
     134:	00000020 	andeq	r0, r0, r0, lsr #32
     138:	080032b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip, sp}
     13c:	00000008 	andeq	r0, r0, r8
     140:	0000000c 	andeq	r0, r0, ip
     144:	00000020 	andeq	r0, r0, r0, lsr #32
     148:	080032c0 	stmdaeq	r0, {r6, r7, r9, ip, sp}
     14c:	00000008 	andeq	r0, r0, r8
     150:	0000000c 	andeq	r0, r0, ip
     154:	00000020 	andeq	r0, r0, r0, lsr #32
     158:	080032c8 	stmdaeq	r0, {r3, r6, r7, r9, ip, sp}
     15c:	00000006 	andeq	r0, r0, r6
     160:	0000000c 	andeq	r0, r0, ip
     164:	00000020 	andeq	r0, r0, r0, lsr #32
     168:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
     16c:	00000008 	andeq	r0, r0, r8
     170:	0000000c 	andeq	r0, r0, ip
     174:	00000020 	andeq	r0, r0, r0, lsr #32
     178:	080032d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip, sp}
     17c:	00000008 	andeq	r0, r0, r8
     180:	0000000c 	andeq	r0, r0, ip
     184:	00000020 	andeq	r0, r0, r0, lsr #32
     188:	080032e0 	stmdaeq	r0, {r5, r6, r7, r9, ip, sp}
     18c:	00000006 	andeq	r0, r0, r6
     190:	0000000c 	andeq	r0, r0, ip
     194:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     198:	7c020001 	stcvc	0, cr0, [r2], {1}
     19c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     1a0:	0000000c 	andeq	r0, r0, ip
     1a4:	00000190 	muleq	r0, r0, r1
     1a8:	080032e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip, sp}
     1ac:	00000026 	andeq	r0, r0, r6, lsr #32
     1b0:	0000000c 	andeq	r0, r0, ip
     1b4:	00000190 	muleq	r0, r0, r1
     1b8:	08003310 	stmdaeq	r0, {r4, r8, r9, ip, sp}
     1bc:	0000002a 	andeq	r0, r0, sl, lsr #32
     1c0:	0000000c 	andeq	r0, r0, ip
     1c4:	00000190 	muleq	r0, r0, r1
     1c8:	0800333c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, sp}
     1cc:	0000002e 	andeq	r0, r0, lr, lsr #32
     1d0:	0000000c 	andeq	r0, r0, ip
     1d4:	00000190 	muleq	r0, r0, r1
     1d8:	0800336c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, ip, sp}
     1dc:	0000002e 	andeq	r0, r0, lr, lsr #32
     1e0:	00000014 	andeq	r0, r0, r4, lsl r0
     1e4:	00000190 	muleq	r0, r0, r1
     1e8:	0800339c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip, sp}
     1ec:	000000a4 	andeq	r0, r0, r4, lsr #1
     1f0:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     1f4:	00000001 	andeq	r0, r0, r1
     1f8:	0000000c 	andeq	r0, r0, ip
     1fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     200:	7c020001 	stcvc	0, cr0, [r2], {1}
     204:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     208:	0000000c 	andeq	r0, r0, ip
     20c:	000001f8 	strdeq	r0, [r0], -r8
     210:	08003440 	stmdaeq	r0, {r6, sl, ip, sp}
     214:	0000002e 	andeq	r0, r0, lr, lsr #32
     218:	0000000c 	andeq	r0, r0, ip
     21c:	000001f8 	strdeq	r0, [r0], -r8
     220:	08003470 	stmdaeq	r0, {r4, r5, r6, sl, ip, sp}
     224:	0000001c 	andeq	r0, r0, ip, lsl r0
     228:	0000000c 	andeq	r0, r0, ip
     22c:	000001f8 	strdeq	r0, [r0], -r8
     230:	0800348c 	stmdaeq	r0, {r2, r3, r7, sl, ip, sp}
     234:	00000012 	andeq	r0, r0, r2, lsl r0
     238:	0000000c 	andeq	r0, r0, ip
     23c:	000001f8 	strdeq	r0, [r0], -r8
     240:	080034a0 	stmdaeq	r0, {r5, r7, sl, ip, sp}
     244:	00000012 	andeq	r0, r0, r2, lsl r0
     248:	0000000c 	andeq	r0, r0, ip
     24c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     250:	7c020001 	stcvc	0, cr0, [r2], {1}
     254:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     258:	00000024 	andeq	r0, r0, r4, lsr #32
     25c:	00000248 	andeq	r0, r0, r8, asr #4
     260:	080034b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, ip, sp}
     264:	000000dc 	ldrdeq	r0, [r0], -ip
     268:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     26c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     270:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     274:	8a048905 	bhi	122690 <__RW_SIZE__+0x122110>
     278:	8e028b03 	vmlahi.f64	d8, d2, d3
     27c:	300e4101 	andcc	r4, lr, r1, lsl #2
     280:	0000000c 	andeq	r0, r0, ip
     284:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     288:	7c020001 	stcvc	0, cr0, [r2], {1}
     28c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     290:	00000014 	andeq	r0, r0, r4, lsl r0
     294:	00000280 	andeq	r0, r0, r0, lsl #5
     298:	08003590 	stmdaeq	r0, {r4, r7, r8, sl, ip, sp}
     29c:	00000044 	andeq	r0, r0, r4, asr #32
     2a0:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     2a4:	00000001 	andeq	r0, r0, r1
     2a8:	0000000c 	andeq	r0, r0, ip
     2ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2b0:	7c020001 	stcvc	0, cr0, [r2], {1}
     2b4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2b8:	0000001c 	andeq	r0, r0, ip, lsl r0
     2bc:	000002a8 	andeq	r0, r0, r8, lsr #5
     2c0:	080035d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip, sp}
     2c4:	00000038 	andeq	r0, r0, r8, lsr r0
     2c8:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
     2cc:	86048505 	strhi	r8, [r4], -r5, lsl #10
     2d0:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     2d4:	200e4301 	andcs	r4, lr, r1, lsl #6
     2d8:	00000014 	andeq	r0, r0, r4, lsl r0
     2dc:	000002a8 	andeq	r0, r0, r8, lsr #5
     2e0:	0800360c 	stmdaeq	r0, {r2, r3, r9, sl, ip, sp}
     2e4:	00000032 	andeq	r0, r0, r2, lsr r0
     2e8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     2ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     2f0:	00000014 	andeq	r0, r0, r4, lsl r0
     2f4:	000002a8 	andeq	r0, r0, r8, lsr #5
     2f8:	08003640 	stmdaeq	r0, {r6, r9, sl, ip, sp}
     2fc:	00000010 	andeq	r0, r0, r0, lsl r0
     300:	83080e43 	movwhi	r0, #36419	; 0x8e43
     304:	00018e02 	andeq	r8, r1, r2, lsl #28
     308:	00000014 	andeq	r0, r0, r4, lsl r0
     30c:	000002a8 	andeq	r0, r0, r8, lsr #5
     310:	08003650 	stmdaeq	r0, {r4, r6, r9, sl, ip, sp}
     314:	0000012a 	andeq	r0, r0, sl, lsr #2
     318:	83080e44 	movwhi	r0, #36420	; 0x8e44
     31c:	00018e02 	andeq	r8, r1, r2, lsl #28
     320:	00000014 	andeq	r0, r0, r4, lsl r0
     324:	000002a8 	andeq	r0, r0, r8, lsr #5
     328:	0800377c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip, sp}
     32c:	00000010 	andeq	r0, r0, r0, lsl r0
     330:	83080e43 	movwhi	r0, #36419	; 0x8e43
     334:	00018e02 	andeq	r8, r1, r2, lsl #28
     338:	00000014 	andeq	r0, r0, r4, lsl r0
     33c:	000002a8 	andeq	r0, r0, r8, lsr #5
     340:	0800378c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip, sp}
     344:	00000010 	andeq	r0, r0, r0, lsl r0
     348:	83080e43 	movwhi	r0, #36419	; 0x8e43
     34c:	00018e02 	andeq	r8, r1, r2, lsl #28
     350:	00000014 	andeq	r0, r0, r4, lsl r0
     354:	000002a8 	andeq	r0, r0, r8, lsr #5
     358:	0800379c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip, sp}
     35c:	00000010 	andeq	r0, r0, r0, lsl r0
     360:	83080e43 	movwhi	r0, #36419	; 0x8e43
     364:	00018e02 	andeq	r8, r1, r2, lsl #28
     368:	00000014 	andeq	r0, r0, r4, lsl r0
     36c:	000002a8 	andeq	r0, r0, r8, lsr #5
     370:	080037ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, ip, sp}
     374:	00000010 	andeq	r0, r0, r0, lsl r0
     378:	83080e43 	movwhi	r0, #36419	; 0x8e43
     37c:	00018e02 	andeq	r8, r1, r2, lsl #28
     380:	00000014 	andeq	r0, r0, r4, lsl r0
     384:	000002a8 	andeq	r0, r0, r8, lsr #5
     388:	080037bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, ip, sp}
     38c:	00000010 	andeq	r0, r0, r0, lsl r0
     390:	83080e43 	movwhi	r0, #36419	; 0x8e43
     394:	00018e02 	andeq	r8, r1, r2, lsl #28
     398:	00000014 	andeq	r0, r0, r4, lsl r0
     39c:	000002a8 	andeq	r0, r0, r8, lsr #5
     3a0:	080037cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, ip, sp}
     3a4:	00000010 	andeq	r0, r0, r0, lsl r0
     3a8:	83080e43 	movwhi	r0, #36419	; 0x8e43
     3ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     3b0:	0000000c 	andeq	r0, r0, ip
     3b4:	000002a8 	andeq	r0, r0, r8, lsr #5
     3b8:	080037dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}
     3bc:	0000000e 	andeq	r0, r0, lr
     3c0:	00000014 	andeq	r0, r0, r4, lsl r0
     3c4:	000002a8 	andeq	r0, r0, r8, lsr #5
     3c8:	080037ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}
     3cc:	00000006 	andeq	r0, r0, r6
     3d0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     3d4:	00018e02 	andeq	r8, r1, r2, lsl #28
     3d8:	00000014 	andeq	r0, r0, r4, lsl r0
     3dc:	000002a8 	andeq	r0, r0, r8, lsr #5
     3e0:	080037f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}
     3e4:	00000006 	andeq	r0, r0, r6
     3e8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     3ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     3f0:	00000014 	andeq	r0, r0, r4, lsl r0
     3f4:	000002a8 	andeq	r0, r0, r8, lsr #5
     3f8:	080037fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
     3fc:	00000006 	andeq	r0, r0, r6
     400:	83080e41 	movwhi	r0, #36417	; 0x8e41
     404:	00018e02 	andeq	r8, r1, r2, lsl #28
     408:	00000014 	andeq	r0, r0, r4, lsl r0
     40c:	000002a8 	andeq	r0, r0, r8, lsr #5
     410:	08003804 	stmdaeq	r0, {r2, fp, ip, sp}
     414:	00000006 	andeq	r0, r0, r6
     418:	83080e41 	movwhi	r0, #36417	; 0x8e41
     41c:	00018e02 	andeq	r8, r1, r2, lsl #28
     420:	00000014 	andeq	r0, r0, r4, lsl r0
     424:	000002a8 	andeq	r0, r0, r8, lsr #5
     428:	0800380c 	stmdaeq	r0, {r2, r3, fp, ip, sp}
     42c:	00000006 	andeq	r0, r0, r6
     430:	83080e41 	movwhi	r0, #36417	; 0x8e41
     434:	00018e02 	andeq	r8, r1, r2, lsl #28
     438:	00000014 	andeq	r0, r0, r4, lsl r0
     43c:	000002a8 	andeq	r0, r0, r8, lsr #5
     440:	08003814 	stmdaeq	r0, {r2, r4, fp, ip, sp}
     444:	00000006 	andeq	r0, r0, r6
     448:	83080e41 	movwhi	r0, #36417	; 0x8e41
     44c:	00018e02 	andeq	r8, r1, r2, lsl #28
     450:	00000014 	andeq	r0, r0, r4, lsl r0
     454:	000002a8 	andeq	r0, r0, r8, lsr #5
     458:	0800381c 	stmdaeq	r0, {r2, r3, r4, fp, ip, sp}
     45c:	00000006 	andeq	r0, r0, r6
     460:	83080e41 	movwhi	r0, #36417	; 0x8e41
     464:	00018e02 	andeq	r8, r1, r2, lsl #28
     468:	00000014 	andeq	r0, r0, r4, lsl r0
     46c:	000002a8 	andeq	r0, r0, r8, lsr #5
     470:	08003824 	stmdaeq	r0, {r2, r5, fp, ip, sp}
     474:	00000006 	andeq	r0, r0, r6
     478:	83080e41 	movwhi	r0, #36417	; 0x8e41
     47c:	00018e02 	andeq	r8, r1, r2, lsl #28
     480:	00000014 	andeq	r0, r0, r4, lsl r0
     484:	000002a8 	andeq	r0, r0, r8, lsr #5
     488:	0800382c 	stmdaeq	r0, {r2, r3, r5, fp, ip, sp}
     48c:	00000006 	andeq	r0, r0, r6
     490:	83080e41 	movwhi	r0, #36417	; 0x8e41
     494:	00018e02 	andeq	r8, r1, r2, lsl #28
     498:	00000014 	andeq	r0, r0, r4, lsl r0
     49c:	000002a8 	andeq	r0, r0, r8, lsr #5
     4a0:	08003834 	stmdaeq	r0, {r2, r4, r5, fp, ip, sp}
     4a4:	00000006 	andeq	r0, r0, r6
     4a8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     4b0:	00000014 	andeq	r0, r0, r4, lsl r0
     4b4:	000002a8 	andeq	r0, r0, r8, lsr #5
     4b8:	0800383c 	stmdaeq	r0, {r2, r3, r4, r5, fp, ip, sp}
     4bc:	00000006 	andeq	r0, r0, r6
     4c0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     4c8:	00000014 	andeq	r0, r0, r4, lsl r0
     4cc:	000002a8 	andeq	r0, r0, r8, lsr #5
     4d0:	08003844 	stmdaeq	r0, {r2, r6, fp, ip, sp}
     4d4:	00000006 	andeq	r0, r0, r6
     4d8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     4e0:	00000014 	andeq	r0, r0, r4, lsl r0
     4e4:	000002a8 	andeq	r0, r0, r8, lsr #5
     4e8:	0800384c 	stmdaeq	r0, {r2, r3, r6, fp, ip, sp}
     4ec:	00000006 	andeq	r0, r0, r6
     4f0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     4f8:	00000014 	andeq	r0, r0, r4, lsl r0
     4fc:	000002a8 	andeq	r0, r0, r8, lsr #5
     500:	08003854 	stmdaeq	r0, {r2, r4, r6, fp, ip, sp}
     504:	00000006 	andeq	r0, r0, r6
     508:	83080e41 	movwhi	r0, #36417	; 0x8e41
     50c:	00018e02 	andeq	r8, r1, r2, lsl #28
     510:	00000014 	andeq	r0, r0, r4, lsl r0
     514:	000002a8 	andeq	r0, r0, r8, lsr #5
     518:	0800385c 	stmdaeq	r0, {r2, r3, r4, r6, fp, ip, sp}
     51c:	00000006 	andeq	r0, r0, r6
     520:	83080e41 	movwhi	r0, #36417	; 0x8e41
     524:	00018e02 	andeq	r8, r1, r2, lsl #28
     528:	00000014 	andeq	r0, r0, r4, lsl r0
     52c:	000002a8 	andeq	r0, r0, r8, lsr #5
     530:	08003864 	stmdaeq	r0, {r2, r5, r6, fp, ip, sp}
     534:	00000006 	andeq	r0, r0, r6
     538:	83080e41 	movwhi	r0, #36417	; 0x8e41
     53c:	00018e02 	andeq	r8, r1, r2, lsl #28
     540:	00000014 	andeq	r0, r0, r4, lsl r0
     544:	000002a8 	andeq	r0, r0, r8, lsr #5
     548:	0800386c 	stmdaeq	r0, {r2, r3, r5, r6, fp, ip, sp}
     54c:	00000006 	andeq	r0, r0, r6
     550:	83080e41 	movwhi	r0, #36417	; 0x8e41
     554:	00018e02 	andeq	r8, r1, r2, lsl #28
     558:	00000014 	andeq	r0, r0, r4, lsl r0
     55c:	000002a8 	andeq	r0, r0, r8, lsr #5
     560:	08003874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip, sp}
     564:	00000006 	andeq	r0, r0, r6
     568:	83080e41 	movwhi	r0, #36417	; 0x8e41
     56c:	00018e02 	andeq	r8, r1, r2, lsl #28
     570:	00000014 	andeq	r0, r0, r4, lsl r0
     574:	000002a8 	andeq	r0, r0, r8, lsr #5
     578:	0800387c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip, sp}
     57c:	00000006 	andeq	r0, r0, r6
     580:	83080e41 	movwhi	r0, #36417	; 0x8e41
     584:	00018e02 	andeq	r8, r1, r2, lsl #28
     588:	00000014 	andeq	r0, r0, r4, lsl r0
     58c:	000002a8 	andeq	r0, r0, r8, lsr #5
     590:	08003884 	stmdaeq	r0, {r2, r7, fp, ip, sp}
     594:	00000006 	andeq	r0, r0, r6
     598:	83080e41 	movwhi	r0, #36417	; 0x8e41
     59c:	00018e02 	andeq	r8, r1, r2, lsl #28
     5a0:	00000014 	andeq	r0, r0, r4, lsl r0
     5a4:	000002a8 	andeq	r0, r0, r8, lsr #5
     5a8:	0800388c 	stmdaeq	r0, {r2, r3, r7, fp, ip, sp}
     5ac:	00000006 	andeq	r0, r0, r6
     5b0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5b4:	00018e02 	andeq	r8, r1, r2, lsl #28
     5b8:	00000014 	andeq	r0, r0, r4, lsl r0
     5bc:	000002a8 	andeq	r0, r0, r8, lsr #5
     5c0:	08003894 	stmdaeq	r0, {r2, r4, r7, fp, ip, sp}
     5c4:	00000006 	andeq	r0, r0, r6
     5c8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5cc:	00018e02 	andeq	r8, r1, r2, lsl #28
     5d0:	00000014 	andeq	r0, r0, r4, lsl r0
     5d4:	000002a8 	andeq	r0, r0, r8, lsr #5
     5d8:	0800389c 	stmdaeq	r0, {r2, r3, r4, r7, fp, ip, sp}
     5dc:	00000006 	andeq	r0, r0, r6
     5e0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5e4:	00018e02 	andeq	r8, r1, r2, lsl #28
     5e8:	00000014 	andeq	r0, r0, r4, lsl r0
     5ec:	000002a8 	andeq	r0, r0, r8, lsr #5
     5f0:	080038a4 	stmdaeq	r0, {r2, r5, r7, fp, ip, sp}
     5f4:	00000032 	andeq	r0, r0, r2, lsr r0
     5f8:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     5fc:	00018502 	andeq	r8, r1, r2, lsl #10
     600:	00000014 	andeq	r0, r0, r4, lsl r0
     604:	000002a8 	andeq	r0, r0, r8, lsr #5
     608:	080038d8 	stmdaeq	r0, {r3, r4, r6, r7, fp, ip, sp}
     60c:	00000006 	andeq	r0, r0, r6
     610:	83080e41 	movwhi	r0, #36417	; 0x8e41
     614:	00018e02 	andeq	r8, r1, r2, lsl #28
     618:	00000014 	andeq	r0, r0, r4, lsl r0
     61c:	000002a8 	andeq	r0, r0, r8, lsr #5
     620:	080038e0 	stmdaeq	r0, {r5, r6, r7, fp, ip, sp}
     624:	00000006 	andeq	r0, r0, r6
     628:	83080e41 	movwhi	r0, #36417	; 0x8e41
     62c:	00018e02 	andeq	r8, r1, r2, lsl #28
     630:	00000014 	andeq	r0, r0, r4, lsl r0
     634:	000002a8 	andeq	r0, r0, r8, lsr #5
     638:	080038e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, ip, sp}
     63c:	00000006 	andeq	r0, r0, r6
     640:	83080e41 	movwhi	r0, #36417	; 0x8e41
     644:	00018e02 	andeq	r8, r1, r2, lsl #28
     648:	00000014 	andeq	r0, r0, r4, lsl r0
     64c:	000002a8 	andeq	r0, r0, r8, lsr #5
     650:	080038f0 	stmdaeq	r0, {r4, r5, r6, r7, fp, ip, sp}
     654:	00000006 	andeq	r0, r0, r6
     658:	83080e41 	movwhi	r0, #36417	; 0x8e41
     65c:	00018e02 	andeq	r8, r1, r2, lsl #28
     660:	00000014 	andeq	r0, r0, r4, lsl r0
     664:	000002a8 	andeq	r0, r0, r8, lsr #5
     668:	080038f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp, ip, sp}
     66c:	00000006 	andeq	r0, r0, r6
     670:	83080e41 	movwhi	r0, #36417	; 0x8e41
     674:	00018e02 	andeq	r8, r1, r2, lsl #28
     678:	00000014 	andeq	r0, r0, r4, lsl r0
     67c:	000002a8 	andeq	r0, r0, r8, lsr #5
     680:	08003900 	stmdaeq	r0, {r8, fp, ip, sp}
     684:	00000006 	andeq	r0, r0, r6
     688:	83080e41 	movwhi	r0, #36417	; 0x8e41
     68c:	00018e02 	andeq	r8, r1, r2, lsl #28
     690:	00000014 	andeq	r0, r0, r4, lsl r0
     694:	000002a8 	andeq	r0, r0, r8, lsr #5
     698:	08003908 	stmdaeq	r0, {r3, r8, fp, ip, sp}
     69c:	00000036 	andeq	r0, r0, r6, lsr r0
     6a0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     6a4:	00018502 	andeq	r8, r1, r2, lsl #10
     6a8:	00000014 	andeq	r0, r0, r4, lsl r0
     6ac:	000002a8 	andeq	r0, r0, r8, lsr #5
     6b0:	08003940 	stmdaeq	r0, {r6, r8, fp, ip, sp}
     6b4:	00000006 	andeq	r0, r0, r6
     6b8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6bc:	00018e02 	andeq	r8, r1, r2, lsl #28
     6c0:	00000014 	andeq	r0, r0, r4, lsl r0
     6c4:	000002a8 	andeq	r0, r0, r8, lsr #5
     6c8:	08003948 	stmdaeq	r0, {r3, r6, r8, fp, ip, sp}
     6cc:	00000006 	andeq	r0, r0, r6
     6d0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6d4:	00018e02 	andeq	r8, r1, r2, lsl #28
     6d8:	00000014 	andeq	r0, r0, r4, lsl r0
     6dc:	000002a8 	andeq	r0, r0, r8, lsr #5
     6e0:	08003950 	stmdaeq	r0, {r4, r6, r8, fp, ip, sp}
     6e4:	00000006 	andeq	r0, r0, r6
     6e8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     6f0:	00000014 	andeq	r0, r0, r4, lsl r0
     6f4:	000002a8 	andeq	r0, r0, r8, lsr #5
     6f8:	08003958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip, sp}
     6fc:	00000006 	andeq	r0, r0, r6
     700:	83080e41 	movwhi	r0, #36417	; 0x8e41
     704:	00018e02 	andeq	r8, r1, r2, lsl #28
     708:	00000014 	andeq	r0, r0, r4, lsl r0
     70c:	000002a8 	andeq	r0, r0, r8, lsr #5
     710:	08003960 	stmdaeq	r0, {r5, r6, r8, fp, ip, sp}
     714:	00000006 	andeq	r0, r0, r6
     718:	83080e41 	movwhi	r0, #36417	; 0x8e41
     71c:	00018e02 	andeq	r8, r1, r2, lsl #28
     720:	00000014 	andeq	r0, r0, r4, lsl r0
     724:	000002a8 	andeq	r0, r0, r8, lsr #5
     728:	08003968 	stmdaeq	r0, {r3, r5, r6, r8, fp, ip, sp}
     72c:	00000006 	andeq	r0, r0, r6
     730:	83080e41 	movwhi	r0, #36417	; 0x8e41
     734:	00018e02 	andeq	r8, r1, r2, lsl #28
     738:	00000014 	andeq	r0, r0, r4, lsl r0
     73c:	000002a8 	andeq	r0, r0, r8, lsr #5
     740:	08003970 	stmdaeq	r0, {r4, r5, r6, r8, fp, ip, sp}
     744:	00000030 	andeq	r0, r0, r0, lsr r0
     748:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     74c:	00000001 	andeq	r0, r0, r1
     750:	00000014 	andeq	r0, r0, r4, lsl r0
     754:	000002a8 	andeq	r0, r0, r8, lsr #5
     758:	080039a0 	stmdaeq	r0, {r5, r7, r8, fp, ip, sp}
     75c:	00000006 	andeq	r0, r0, r6
     760:	83080e41 	movwhi	r0, #36417	; 0x8e41
     764:	00018e02 	andeq	r8, r1, r2, lsl #28
     768:	00000014 	andeq	r0, r0, r4, lsl r0
     76c:	000002a8 	andeq	r0, r0, r8, lsr #5
     770:	080039a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, ip, sp}
     774:	00000006 	andeq	r0, r0, r6
     778:	83080e41 	movwhi	r0, #36417	; 0x8e41
     77c:	00018e02 	andeq	r8, r1, r2, lsl #28
     780:	00000014 	andeq	r0, r0, r4, lsl r0
     784:	000002a8 	andeq	r0, r0, r8, lsr #5
     788:	080039b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip, sp}
     78c:	00000006 	andeq	r0, r0, r6
     790:	83080e41 	movwhi	r0, #36417	; 0x8e41
     794:	00018e02 	andeq	r8, r1, r2, lsl #28
     798:	00000014 	andeq	r0, r0, r4, lsl r0
     79c:	000002a8 	andeq	r0, r0, r8, lsr #5
     7a0:	080039b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, fp, ip, sp}
     7a4:	00000006 	andeq	r0, r0, r6
     7a8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     7b0:	00000014 	andeq	r0, r0, r4, lsl r0
     7b4:	000002a8 	andeq	r0, r0, r8, lsr #5
     7b8:	080039c0 	stmdaeq	r0, {r6, r7, r8, fp, ip, sp}
     7bc:	00000006 	andeq	r0, r0, r6
     7c0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     7c8:	0000000c 	andeq	r0, r0, ip
     7cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7d0:	7c020001 	stcvc	0, cr0, [r2], {1}
     7d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7d8:	00000018 	andeq	r0, r0, r8, lsl r0
     7dc:	000007c8 	andeq	r0, r0, r8, asr #15
     7e0:	080039c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip, sp}
     7e4:	00000048 	andeq	r0, r0, r8, asr #32
     7e8:	83100e41 	tsthi	r0, #1040	; 0x410
     7ec:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     7f0:	00018e02 	andeq	r8, r1, r2, lsl #28
     7f4:	0000000c 	andeq	r0, r0, ip
     7f8:	000007c8 	andeq	r0, r0, r8, asr #15
     7fc:	08003a10 	stmdaeq	r0, {r4, r9, fp, ip, sp}
     800:	00000010 	andeq	r0, r0, r0, lsl r0
     804:	0000000c 	andeq	r0, r0, ip
     808:	000007c8 	andeq	r0, r0, r8, asr #15
     80c:	08003a20 	stmdaeq	r0, {r5, r9, fp, ip, sp}
     810:	0000000c 	andeq	r0, r0, ip
     814:	0000000c 	andeq	r0, r0, ip
     818:	000007c8 	andeq	r0, r0, r8, asr #15
     81c:	08003a2c 	stmdaeq	r0, {r2, r3, r5, r9, fp, ip, sp}
     820:	0000000c 	andeq	r0, r0, ip
     824:	0000000c 	andeq	r0, r0, ip
     828:	000007c8 	andeq	r0, r0, r8, asr #15
     82c:	08003a38 	stmdaeq	r0, {r3, r4, r5, r9, fp, ip, sp}
     830:	0000000e 	andeq	r0, r0, lr
     834:	00000014 	andeq	r0, r0, r4, lsl r0
     838:	000007c8 	andeq	r0, r0, r8, asr #15
     83c:	08003a48 	stmdaeq	r0, {r3, r6, r9, fp, ip, sp}
     840:	00000048 	andeq	r0, r0, r8, asr #32
     844:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     848:	00018e02 	andeq	r8, r1, r2, lsl #28
     84c:	0000000c 	andeq	r0, r0, ip
     850:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     854:	7c020001 	stcvc	0, cr0, [r2], {1}
     858:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     85c:	00000014 	andeq	r0, r0, r4, lsl r0
     860:	0000084c 	andeq	r0, r0, ip, asr #16
     864:	08003a90 	stmdaeq	r0, {r4, r7, r9, fp, ip, sp}
     868:	0000003e 	andeq	r0, r0, lr, lsr r0
     86c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     870:	00018502 	andeq	r8, r1, r2, lsl #10
     874:	0000000c 	andeq	r0, r0, ip
     878:	0000084c 	andeq	r0, r0, ip, asr #16
     87c:	08003ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp, ip, sp}
     880:	00000026 	andeq	r0, r0, r6, lsr #32
     884:	00000018 	andeq	r0, r0, r8, lsl r0
     888:	0000084c 	andeq	r0, r0, ip, asr #16
     88c:	08003af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp, ip, sp}
     890:	000000e4 	andeq	r0, r0, r4, ror #1
     894:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     898:	86028503 	strhi	r8, [r2], -r3, lsl #10
     89c:	00000001 	andeq	r0, r0, r1
     8a0:	00000014 	andeq	r0, r0, r4, lsl r0
     8a4:	0000084c 	andeq	r0, r0, ip, asr #16
     8a8:	08003bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp, ip, sp}
     8ac:	00000062 	andeq	r0, r0, r2, rrx
     8b0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     8b4:	00018502 	andeq	r8, r1, r2, lsl #10
     8b8:	0000000c 	andeq	r0, r0, ip
     8bc:	0000084c 	andeq	r0, r0, ip, asr #16
     8c0:	08003c40 	stmdaeq	r0, {r6, sl, fp, ip, sp}
     8c4:	00000020 	andeq	r0, r0, r0, lsr #32
     8c8:	0000000c 	andeq	r0, r0, ip
     8cc:	0000084c 	andeq	r0, r0, ip, asr #16
     8d0:	08003c60 	stmdaeq	r0, {r5, r6, sl, fp, ip, sp}
     8d4:	00000022 	andeq	r0, r0, r2, lsr #32
     8d8:	0000000c 	andeq	r0, r0, ip
     8dc:	0000084c 	andeq	r0, r0, ip, asr #16
     8e0:	08003c84 	stmdaeq	r0, {r2, r7, sl, fp, ip, sp}
     8e4:	00000018 	andeq	r0, r0, r8, lsl r0
     8e8:	0000000c 	andeq	r0, r0, ip
     8ec:	0000084c 	andeq	r0, r0, ip, asr #16
     8f0:	08003c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp, ip, sp}
     8f4:	0000004c 	andeq	r0, r0, ip, asr #32
     8f8:	00000014 	andeq	r0, r0, r4, lsl r0
     8fc:	0000084c 	andeq	r0, r0, ip, asr #16
     900:	08003ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, ip, sp}
     904:	00000058 	andeq	r0, r0, r8, asr r0
     908:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     90c:	00018e02 	andeq	r8, r1, r2, lsl #28
     910:	0000000c 	andeq	r0, r0, ip
     914:	0000084c 	andeq	r0, r0, ip, asr #16
     918:	08003d40 	stmdaeq	r0, {r6, r8, sl, fp, ip, sp}
     91c:	00000022 	andeq	r0, r0, r2, lsr #32
     920:	00000014 	andeq	r0, r0, r4, lsl r0
     924:	0000084c 	andeq	r0, r0, ip, asr #16
     928:	08003d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, ip, sp}
     92c:	000000a8 	andeq	r0, r0, r8, lsr #1
     930:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     934:	00018502 	andeq	r8, r1, r2, lsl #10
     938:	0000000c 	andeq	r0, r0, ip
     93c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     940:	7c020001 	stcvc	0, cr0, [r2], {1}
     944:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     948:	00000018 	andeq	r0, r0, r8, lsl r0
     94c:	00000938 	andeq	r0, r0, r8, lsr r9
     950:	08003e10 	stmdaeq	r0, {r4, r9, sl, fp, ip, sp}
     954:	000000b8 	strheq	r0, [r0], -r8
     958:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     95c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     960:	00018e02 	andeq	r8, r1, r2, lsl #28
     964:	0000000c 	andeq	r0, r0, ip
     968:	00000938 	andeq	r0, r0, r8, lsr r9
     96c:	08003ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp, ip, sp}
     970:	0000003a 	andeq	r0, r0, sl, lsr r0
     974:	00000014 	andeq	r0, r0, r4, lsl r0
     978:	00000938 	andeq	r0, r0, r8, lsr r9
     97c:	08003f04 	stmdaeq	r0, {r2, r8, r9, sl, fp, ip, sp}
     980:	00000042 	andeq	r0, r0, r2, asr #32
     984:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     988:	00018502 	andeq	r8, r1, r2, lsl #10
     98c:	00000024 	andeq	r0, r0, r4, lsr #32
     990:	00000938 	andeq	r0, r0, r8, lsr r9
     994:	08003f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp, ip, sp}
     998:	00000060 	andeq	r0, r0, r0, rrx
     99c:	80100e41 	andshi	r0, r0, r1, asr #28
     9a0:	82038104 	andhi	r8, r3, #4, 2
     9a4:	41018302 	tstmi	r1, r2, lsl #6
     9a8:	07841c0e 	streq	r1, [r4, lr, lsl #24]
     9ac:	058e0685 	streq	r0, [lr, #1669]	; 0x685
     9b0:	02a80e41 	adceq	r0, r8, #1040	; 0x410
     9b4:	0000000c 	andeq	r0, r0, ip
     9b8:	00000938 	andeq	r0, r0, r8, lsr r9
     9bc:	08003fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp, ip, sp}
     9c0:	00000016 	andeq	r0, r0, r6, lsl r0
     9c4:	0000000c 	andeq	r0, r0, ip
     9c8:	00000938 	andeq	r0, r0, r8, lsr r9
     9cc:	08003fc0 	stmdaeq	r0, {r6, r7, r8, r9, sl, fp, ip, sp}
     9d0:	00000018 	andeq	r0, r0, r8, lsl r0
     9d4:	0000000c 	andeq	r0, r0, ip
     9d8:	00000938 	andeq	r0, r0, r8, lsr r9
     9dc:	08003fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp, ip, sp}
     9e0:	00000042 	andeq	r0, r0, r2, asr #32
     9e4:	0000000c 	andeq	r0, r0, ip
     9e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9ec:	7c020001 	stcvc	0, cr0, [r2], {1}
     9f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9f4:	00000018 	andeq	r0, r0, r8, lsl r0
     9f8:	000009e4 	andeq	r0, r0, r4, ror #19
     9fc:	08004020 	stmdaeq	r0, {r5, lr}
     a00:	00000032 	andeq	r0, r0, r2, lsr r0
     a04:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     a08:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     a0c:	780e4101 	stmdavc	lr, {r0, r8, lr}
     a10:	00000014 	andeq	r0, r0, r4, lsl r0
     a14:	000009e4 	andeq	r0, r0, r4, ror #19
     a18:	08004054 	stmdaeq	r0, {r2, r4, r6, lr}
     a1c:	0000001a 	andeq	r0, r0, sl, lsl r0
     a20:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     a24:	00018502 	andeq	r8, r1, r2, lsl #10
     a28:	0000000c 	andeq	r0, r0, ip
     a2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a30:	7c020001 	stcvc	0, cr0, [r2], {1}
     a34:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a38:	00000028 	andeq	r0, r0, r8, lsr #32
     a3c:	00000a28 	andeq	r0, r0, r8, lsr #20
     a40:	08004070 	stmdaeq	r0, {r4, r5, r6, lr}
     a44:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
     a48:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     a4c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     a50:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     a54:	8a048905 	bhi	122e70 <__RW_SIZE__+0x1228f0>
     a58:	8e028b03 	vmlahi.f64	d8, d2, d3
     a5c:	c80e4101 	stmdagt	lr, {r0, r8, lr}
     a60:	00000002 	andeq	r0, r0, r2
     a64:	0000000c 	andeq	r0, r0, ip
     a68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a6c:	7c020001 	stcvc	0, cr0, [r2], {1}
     a70:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a74:	00000024 	andeq	r0, r0, r4, lsr #32
     a78:	00000a64 	andeq	r0, r0, r4, ror #20
     a7c:	08005528 	stmdaeq	r0, {r3, r5, r8, sl, ip, lr}
     a80:	0000014a 	andeq	r0, r0, sl, asr #2
     a84:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     a88:	86088509 	strhi	r8, [r8], -r9, lsl #10
     a8c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     a90:	8a048905 	bhi	122eac <__RW_SIZE__+0x12292c>
     a94:	8e028b03 	vmlahi.f64	d8, d2, d3
     a98:	380e4501 	stmdacc	lr, {r0, r8, sl, lr}
     a9c:	00000028 	andeq	r0, r0, r8, lsr #32
     aa0:	00000a64 	andeq	r0, r0, r4, ror #20
     aa4:	08005674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip, lr}
     aa8:	00000f8a 	andeq	r0, r0, sl, lsl #31
     aac:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     ab0:	86088509 	strhi	r8, [r8], -r9, lsl #10
     ab4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     ab8:	8a048905 	bhi	122ed4 <__RW_SIZE__+0x122954>
     abc:	8e028b03 	vmlahi.f64	d8, d2, d3
     ac0:	900e4101 	andls	r4, lr, r1, lsl #2
     ac4:	00000001 	andeq	r0, r0, r1
     ac8:	0000000c 	andeq	r0, r0, ip
     acc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ad0:	7c020001 	stcvc	0, cr0, [r2], {1}
     ad4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ad8:	00000014 	andeq	r0, r0, r4, lsl r0
     adc:	00000ac8 	andeq	r0, r0, r8, asr #21
     ae0:	08006600 	stmdaeq	r0, {r9, sl, sp, lr}
     ae4:	00000052 	andeq	r0, r0, r2, asr r0
     ae8:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     aec:	00018e02 	andeq	r8, r1, r2, lsl #28
     af0:	0000000c 	andeq	r0, r0, ip
     af4:	00000ac8 	andeq	r0, r0, r8, asr #21
     af8:	08006654 	stmdaeq	r0, {r2, r4, r6, r9, sl, sp, lr}
     afc:	0000000a 	andeq	r0, r0, sl
     b00:	0000000c 	andeq	r0, r0, ip
     b04:	00000ac8 	andeq	r0, r0, r8, asr #21
     b08:	08006660 	stmdaeq	r0, {r5, r6, r9, sl, sp, lr}
     b0c:	0000000c 	andeq	r0, r0, ip
     b10:	0000000c 	andeq	r0, r0, ip
     b14:	00000ac8 	andeq	r0, r0, r8, asr #21
     b18:	0800666c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, sp, lr}
     b1c:	00000008 	andeq	r0, r0, r8
     b20:	0000000c 	andeq	r0, r0, ip
     b24:	00000ac8 	andeq	r0, r0, r8, asr #21
     b28:	08006674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, sp, lr}
     b2c:	00000004 	andeq	r0, r0, r4
     b30:	0000000c 	andeq	r0, r0, ip
     b34:	00000ac8 	andeq	r0, r0, r8, asr #21
     b38:	08006678 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, sp, lr}
     b3c:	00000008 	andeq	r0, r0, r8
     b40:	0000000c 	andeq	r0, r0, ip
     b44:	00000ac8 	andeq	r0, r0, r8, asr #21
     b48:	08006680 	stmdaeq	r0, {r7, r9, sl, sp, lr}
     b4c:	00000012 	andeq	r0, r0, r2, lsl r0
     b50:	0000000c 	andeq	r0, r0, ip
     b54:	00000ac8 	andeq	r0, r0, r8, asr #21
     b58:	08006694 	stmdaeq	r0, {r2, r4, r7, r9, sl, sp, lr}
     b5c:	00000008 	andeq	r0, r0, r8
     b60:	0000000c 	andeq	r0, r0, ip
     b64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b68:	7c020001 	stcvc	0, cr0, [r2], {1}
     b6c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b70:	0000000c 	andeq	r0, r0, ip
     b74:	00000b60 	andeq	r0, r0, r0, ror #22
     b78:	0800669c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, sp, lr}
     b7c:	00000010 	andeq	r0, r0, r0, lsl r0
     b80:	0000000c 	andeq	r0, r0, ip
     b84:	00000b60 	andeq	r0, r0, r0, ror #22
     b88:	080066ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, sp, lr}
     b8c:	00000010 	andeq	r0, r0, r0, lsl r0
     b90:	0000000c 	andeq	r0, r0, ip
     b94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b98:	7c020001 	stcvc	0, cr0, [r2], {1}
     b9c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ba0:	00000024 	andeq	r0, r0, r4, lsr #32
     ba4:	00000b90 	muleq	r0, r0, fp
     ba8:	080066bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, sp, lr}
     bac:	0000056e 	andeq	r0, r0, lr, ror #10
     bb0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     bb4:	86088509 	strhi	r8, [r8], -r9, lsl #10
     bb8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     bbc:	8a048905 	bhi	122fd8 <__RW_SIZE__+0x122a58>
     bc0:	8e028b03 	vmlahi.f64	d8, d2, d3
     bc4:	300e4401 	andcc	r4, lr, r1, lsl #8
     bc8:	0000000c 	andeq	r0, r0, ip
     bcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bd0:	7c020001 	stcvc	0, cr0, [r2], {1}
     bd4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bd8:	00000018 	andeq	r0, r0, r8, lsl r0
     bdc:	00000bc8 	andeq	r0, r0, r8, asr #23
     be0:	08006c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, sp, lr}
     be4:	00000090 	muleq	r0, r0, r0
     be8:	840c0e43 	strhi	r0, [ip], #-3651	; 0xfffff1bd
     bec:	86028503 	strhi	r8, [r2], -r3, lsl #10
     bf0:	00000001 	andeq	r0, r0, r1
     bf4:	0000000c 	andeq	r0, r0, ip
     bf8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bfc:	7c020001 	stcvc	0, cr0, [r2], {1}
     c00:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c04:	00000018 	andeq	r0, r0, r8, lsl r0
     c08:	00000bf4 	strdeq	r0, [r0], -r4
     c0c:	08006cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, sp, lr}
     c10:	000000a6 	andeq	r0, r0, r6, lsr #1
     c14:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
     c18:	86038504 	strhi	r8, [r3], -r4, lsl #10
     c1c:	00018702 	andeq	r8, r1, r2, lsl #14
     c20:	0000000c 	andeq	r0, r0, ip
     c24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c28:	7c020001 	stcvc	0, cr0, [r2], {1}
     c2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c30:	0000000c 	andeq	r0, r0, ip
     c34:	00000c20 	andeq	r0, r0, r0, lsr #24
     c38:	08006d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, sp, lr}
     c3c:	00000002 	andeq	r0, r0, r2
     c40:	0000000c 	andeq	r0, r0, ip
     c44:	00000c20 	andeq	r0, r0, r0, lsr #24
     c48:	08006d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp, sp, lr}
     c4c:	00000002 	andeq	r0, r0, r2
     c50:	0000000c 	andeq	r0, r0, ip
     c54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c58:	7c020001 	stcvc	0, cr0, [r2], {1}
     c5c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c60:	00000018 	andeq	r0, r0, r8, lsl r0
     c64:	00000c50 	andeq	r0, r0, r0, asr ip
     c68:	08006d6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, fp, sp, lr}
     c6c:	0000006c 	andeq	r0, r0, ip, rrx
     c70:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     c74:	86038504 	strhi	r8, [r3], -r4, lsl #10
     c78:	00018e02 	andeq	r8, r1, r2, lsl #28
     c7c:	00000018 	andeq	r0, r0, r8, lsl r0
     c80:	00000c50 	andeq	r0, r0, r0, asr ip
     c84:	08006dd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, fp, sp, lr}
     c88:	00000036 	andeq	r0, r0, r6, lsr r0
     c8c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     c90:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     c94:	180e4301 	stmdane	lr, {r0, r8, r9, lr}
     c98:	00000024 	andeq	r0, r0, r4, lsr #32
     c9c:	00000c50 	andeq	r0, r0, r0, asr ip
     ca0:	08006e10 	stmdaeq	r0, {r4, r9, sl, fp, sp, lr}
     ca4:	0000008c 	andeq	r0, r0, ip, lsl #1
     ca8:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
     cac:	86078508 	strhi	r8, [r7], -r8, lsl #10
     cb0:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     cb4:	8a038904 	bhi	e30cc <__RW_SIZE__+0xe2b4c>
     cb8:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
     cbc:	0000280e 	andeq	r2, r0, lr, lsl #16
     cc0:	00000020 	andeq	r0, r0, r0, lsr #32
     cc4:	00000c50 	andeq	r0, r0, r0, asr ip
     cc8:	08006e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp, sp, lr}
     ccc:	00000098 	muleq	r0, r8, r0
     cd0:	83200e42 	teqhi	r0, #1056	; 0x420
     cd4:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
     cd8:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     cdc:	89038804 	stmdbhi	r3, {r2, fp, pc}
     ce0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ce4:	0000000c 	andeq	r0, r0, ip
     ce8:	00000c50 	andeq	r0, r0, r0, asr ip
     cec:	08006f34 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, fp, sp, lr}
     cf0:	0000003c 	andeq	r0, r0, ip, lsr r0
     cf4:	0000000c 	andeq	r0, r0, ip
     cf8:	00000c50 	andeq	r0, r0, r0, asr ip
     cfc:	08006f70 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, fp, sp, lr}
     d00:	00000056 	andeq	r0, r0, r6, asr r0
     d04:	00000014 	andeq	r0, r0, r4, lsl r0
     d08:	00000c50 	andeq	r0, r0, r0, asr ip
     d0c:	08006fc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, fp, sp, lr}
     d10:	00000012 	andeq	r0, r0, r2, lsl r0
     d14:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     d18:	00018e02 	andeq	r8, r1, r2, lsl #28
     d1c:	00000024 	andeq	r0, r0, r4, lsr #32
     d20:	00000c50 	andeq	r0, r0, r0, asr ip
     d24:	08006fdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr}
     d28:	00000140 	andeq	r0, r0, r0, asr #2
     d2c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     d30:	86088509 	strhi	r8, [r8], -r9, lsl #10
     d34:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     d38:	8a048905 	bhi	123154 <__RW_SIZE__+0x122bd4>
     d3c:	8e028b03 	vmlahi.f64	d8, d2, d3
     d40:	380e4301 	stmdacc	lr, {r0, r8, r9, lr}
     d44:	00000020 	andeq	r0, r0, r0, lsr #32
     d48:	00000c50 	andeq	r0, r0, r0, asr ip
     d4c:	0800711c 	stmdaeq	r0, {r2, r3, r4, r8, ip, sp, lr}
     d50:	000000b8 	strheq	r0, [r0], -r8
     d54:	841c0e44 	ldrhi	r0, [ip], #-3652	; 0xfffff1bc
     d58:	86068507 	strhi	r8, [r6], -r7, lsl #10
     d5c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     d60:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     d64:	280e4201 	stmdacs	lr, {r0, r9, lr}
     d68:	00000024 	andeq	r0, r0, r4, lsr #32
     d6c:	00000c50 	andeq	r0, r0, r0, asr ip
     d70:	080071d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip, sp, lr}
     d74:	000000b6 	strheq	r0, [r0], -r6
     d78:	83280e42 	teqhi	r8, #1056	; 0x420
     d7c:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
     d80:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     d84:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     d88:	8b038a04 	blhi	e35a0 <__RW_SIZE__+0xe3020>
     d8c:	00018e02 	andeq	r8, r1, r2, lsl #28
     d90:	00000014 	andeq	r0, r0, r4, lsl r0
     d94:	00000c50 	andeq	r0, r0, r0, asr ip
     d98:	0800728c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp, lr}
     d9c:	00000042 	andeq	r0, r0, r2, asr #32
     da0:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     da4:	00000001 	andeq	r0, r0, r1
     da8:	00000024 	andeq	r0, r0, r4, lsr #32
     dac:	00000c50 	andeq	r0, r0, r0, asr ip
     db0:	080072d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp, lr}
     db4:	000000ea 	andeq	r0, r0, sl, ror #1
     db8:	83280e42 	teqhi	r8, #1056	; 0x420
     dbc:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
     dc0:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     dc4:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     dc8:	8b038a04 	blhi	e35e0 <__RW_SIZE__+0xe3060>
     dcc:	00018e02 	andeq	r8, r1, r2, lsl #28
     dd0:	0000000c 	andeq	r0, r0, ip
     dd4:	00000c50 	andeq	r0, r0, r0, asr ip
     dd8:	080073bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip, sp, lr}
     ddc:	00000042 	andeq	r0, r0, r2, asr #32
     de0:	0000001c 	andeq	r0, r0, ip, lsl r0
     de4:	00000c50 	andeq	r0, r0, r0, asr ip
     de8:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
     dec:	000000ac 	andeq	r0, r0, ip, lsr #1
     df0:	83180e41 	tsthi	r8, #1040	; 0x410
     df4:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     df8:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     dfc:	00018e02 	andeq	r8, r1, r2, lsl #28
     e00:	00000020 	andeq	r0, r0, r0, lsr #32
     e04:	00000c50 	andeq	r0, r0, r0, asr ip
     e08:	080074ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, ip, sp, lr}
     e0c:	000000ba 	strheq	r0, [r0], -sl
     e10:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
     e14:	86058506 	strhi	r8, [r5], -r6, lsl #10
     e18:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     e1c:	41018e02 	tstmi	r1, r2, lsl #28
     e20:	0000200e 	andeq	r2, r0, lr
     e24:	00000020 	andeq	r0, r0, r0, lsr #32
     e28:	00000c50 	andeq	r0, r0, r0, asr ip
     e2c:	08007568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip, sp, lr}
     e30:	0000005e 	andeq	r0, r0, lr, asr r0
     e34:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     e38:	86068507 	strhi	r8, [r6], -r7, lsl #10
     e3c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     e40:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     e44:	280e4101 	stmdacs	lr, {r0, r8, lr}
     e48:	00000014 	andeq	r0, r0, r4, lsl r0
     e4c:	00000c50 	andeq	r0, r0, r0, asr ip
     e50:	080075c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip, sp, lr}
     e54:	00000034 	andeq	r0, r0, r4, lsr r0
     e58:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     e5c:	00018e02 	andeq	r8, r1, r2, lsl #28
     e60:	00000018 	andeq	r0, r0, r8, lsl r0
     e64:	00000c50 	andeq	r0, r0, r0, asr ip
     e68:	080075fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip, sp, lr}
     e6c:	00000046 	andeq	r0, r0, r6, asr #32
     e70:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     e74:	86028503 	strhi	r8, [r2], -r3, lsl #10
     e78:	00000001 	andeq	r0, r0, r1
     e7c:	00000014 	andeq	r0, r0, r4, lsl r0
     e80:	00000c50 	andeq	r0, r0, r0, asr ip
     e84:	08007644 	stmdaeq	r0, {r2, r6, r9, sl, ip, sp, lr}
     e88:	0000005e 	andeq	r0, r0, lr, asr r0
     e8c:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     e90:	00000001 	andeq	r0, r0, r1
     e94:	0000000c 	andeq	r0, r0, ip
     e98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e9c:	7c020001 	stcvc	0, cr0, [r2], {1}
     ea0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ea4:	0000000c 	andeq	r0, r0, ip
     ea8:	00000e94 	muleq	r0, r4, lr
     eac:	080076a4 	stmdaeq	r0, {r2, r5, r7, r9, sl, ip, sp, lr}
     eb0:	00000050 	andeq	r0, r0, r0, asr r0
     eb4:	0000000c 	andeq	r0, r0, ip
     eb8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ebc:	7c020001 	stcvc	0, cr0, [r2], {1}
     ec0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ec4:	00000018 	andeq	r0, r0, r8, lsl r0
     ec8:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
     ecc:	080076f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, ip, sp, lr}
     ed0:	00000026 	andeq	r0, r0, r6, lsr #32
     ed4:	83100e41 	tsthi	r0, #1040	; 0x410
     ed8:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     edc:	00018e02 	andeq	r8, r1, r2, lsl #28
     ee0:	0000000c 	andeq	r0, r0, ip
     ee4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ee8:	7c020001 	stcvc	0, cr0, [r2], {1}
     eec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ef0:	0000000c 	andeq	r0, r0, ip
     ef4:	00000ee0 	andeq	r0, r0, r0, ror #29
     ef8:	08007958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip, sp, lr}
     efc:	0000005e 	andeq	r0, r0, lr, asr r0
     f00:	0000000c 	andeq	r0, r0, ip
     f04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f08:	7c020001 	stcvc	0, cr0, [r2], {1}
     f0c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f10:	00000024 	andeq	r0, r0, r4, lsr #32
     f14:	00000f00 	andeq	r0, r0, r0, lsl #30
     f18:	080079b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, fp, ip, sp, lr}
     f1c:	00000104 	andeq	r0, r0, r4, lsl #2
     f20:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f24:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f28:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f2c:	8a048905 	bhi	123348 <__RW_SIZE__+0x122dc8>
     f30:	8e028b03 	vmlahi.f64	d8, d2, d3
     f34:	300e4301 	andcc	r4, lr, r1, lsl #6
     f38:	00000028 	andeq	r0, r0, r8, lsr #32
     f3c:	00000f00 	andeq	r0, r0, r0, lsl #30
     f40:	08007abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip, sp, lr}
     f44:	00000adc 	ldrdeq	r0, [r0], -ip
     f48:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f4c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f50:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f54:	8a048905 	bhi	123370 <__RW_SIZE__+0x122df0>
     f58:	8e028b03 	vmlahi.f64	d8, d2, d3
     f5c:	f00e4101 			; <UNDEFINED> instruction: 0xf00e4101
     f60:	00000001 	andeq	r0, r0, r1
     f64:	0000000c 	andeq	r0, r0, ip
     f68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f6c:	7c020001 	stcvc	0, cr0, [r2], {1}
     f70:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f74:	00000014 	andeq	r0, r0, r4, lsl r0
     f78:	00000f64 	andeq	r0, r0, r4, ror #30
     f7c:	08008598 	stmdaeq	r0, {r3, r4, r7, r8, sl, pc}
     f80:	00000062 	andeq	r0, r0, r2, rrx
     f84:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     f88:	00018e02 	andeq	r8, r1, r2, lsl #28
     f8c:	0000000c 	andeq	r0, r0, ip
     f90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f94:	7c020001 	stcvc	0, cr0, [r2], {1}
     f98:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f9c:	0000001c 	andeq	r0, r0, ip, lsl r0
     fa0:	00000f8c 	andeq	r0, r0, ip, lsl #31
     fa4:	080085fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, pc}
     fa8:	000000a2 	andeq	r0, r0, r2, lsr #1
     fac:	83180e41 	tsthi	r8, #1040	; 0x410
     fb0:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     fb4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     fb8:	00018e02 	andeq	r8, r1, r2, lsl #28
     fbc:	0000001c 	andeq	r0, r0, ip, lsl r0
     fc0:	00000f8c 	andeq	r0, r0, ip, lsl #31
     fc4:	080086a0 	stmdaeq	r0, {r5, r7, r9, sl, pc}
     fc8:	00000198 	muleq	r0, r8, r1
     fcc:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
     fd0:	86058506 	strhi	r8, [r5], -r6, lsl #10
     fd4:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     fd8:	00018e02 	andeq	r8, r1, r2, lsl #28
     fdc:	0000000c 	andeq	r0, r0, ip
     fe0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fe4:	7c020001 	stcvc	0, cr0, [r2], {1}
     fe8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fec:	00000018 	andeq	r0, r0, r8, lsl r0
     ff0:	00000fdc 	ldrdeq	r0, [r0], -ip
     ff4:	08008838 	stmdaeq	r0, {r3, r4, r5, fp, pc}
     ff8:	000000ce 	andeq	r0, r0, lr, asr #1
     ffc:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    1000:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1004:	00018702 	andeq	r8, r1, r2, lsl #14
    1008:	0000000c 	andeq	r0, r0, ip
    100c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1010:	7c020001 	stcvc	0, cr0, [r2], {1}
    1014:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1018:	00000018 	andeq	r0, r0, r8, lsl r0
    101c:	00001008 	andeq	r1, r0, r8
    1020:	08008908 	stmdaeq	r0, {r3, r8, fp, pc}
    1024:	0000009e 	muleq	r0, lr, r0
    1028:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    102c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1030:	00018702 	andeq	r8, r1, r2, lsl #14
    1034:	0000000c 	andeq	r0, r0, ip
    1038:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    103c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1040:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1044:	00000024 	andeq	r0, r0, r4, lsr #32
    1048:	00001034 	andeq	r1, r0, r4, lsr r0
    104c:	080089a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, pc}
    1050:	000003ea 	andeq	r0, r0, sl, ror #7
    1054:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1058:	86088509 	strhi	r8, [r8], -r9, lsl #10
    105c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1060:	8a048905 	bhi	12347c <__RW_SIZE__+0x122efc>
    1064:	8e028b03 	vmlahi.f64	d8, d2, d3
    1068:	300e4201 	andcc	r4, lr, r1, lsl #4
    106c:	0000000c 	andeq	r0, r0, ip
    1070:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1074:	7c020001 	stcvc	0, cr0, [r2], {1}
    1078:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    107c:	00000018 	andeq	r0, r0, r8, lsl r0
    1080:	0000106c 	andeq	r1, r0, ip, rrx
    1084:	08008d94 	stmdaeq	r0, {r2, r4, r7, r8, sl, fp, pc}
    1088:	0000001a 	andeq	r0, r0, sl, lsl r0
    108c:	83100e41 	tsthi	r0, #1040	; 0x410
    1090:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1094:	00018e02 	andeq	r8, r1, r2, lsl #28
    1098:	00000018 	andeq	r0, r0, r8, lsl r0
    109c:	0000106c 	andeq	r1, r0, ip, rrx
    10a0:	08008db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp, pc}
    10a4:	000000d6 	ldrdeq	r0, [r0], -r6
    10a8:	84100e45 	ldrhi	r0, [r0], #-3653	; 0xfffff1bb
    10ac:	86038504 	strhi	r8, [r3], -r4, lsl #10
    10b0:	00018e02 	andeq	r8, r1, r2, lsl #28
    10b4:	0000000c 	andeq	r0, r0, ip
    10b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10bc:	7c010001 	stcvc	0, cr0, [r1], {1}
    10c0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10c4:	0000000c 	andeq	r0, r0, ip
    10c8:	000010b4 	strheq	r1, [r0], -r4
    10cc:	08008e89 	stmdaeq	r0, {r0, r3, r7, r9, sl, fp, pc}
    10d0:	0000025c 	andeq	r0, r0, ip, asr r2
    10d4:	0000000c 	andeq	r0, r0, ip
    10d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10dc:	7c010001 	stcvc	0, cr0, [r1], {1}
    10e0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10e4:	00000014 	andeq	r0, r0, r4, lsl r0
    10e8:	000010d4 	ldrdeq	r1, [r0], -r4
    10ec:	08009a39 	stmdaeq	r0, {r0, r3, r4, r5, r9, fp, ip, pc}
    10f0:	0000002c 	andeq	r0, r0, ip, lsr #32
    10f4:	0e038e5e 	mcreq	14, 0, r8, cr3, cr14, {2}
    10f8:	00000010 	andeq	r0, r0, r0, lsl r0
    10fc:	0000000c 	andeq	r0, r0, ip
    1100:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1104:	7c020001 	stcvc	0, cr0, [r2], {1}
    1108:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    110c:	00000020 	andeq	r0, r0, r0, lsr #32
    1110:	000010fc 	strdeq	r1, [r0], -ip
    1114:	08009a64 	stmdaeq	r0, {r2, r5, r6, r9, fp, ip, pc}
    1118:	00000030 	andeq	r0, r0, r0, lsr r0
    111c:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1120:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1124:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1128:	8a038904 	bhi	e3540 <__RW_SIZE__+0xe2fc0>
    112c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1130:	00000020 	andeq	r0, r0, r0, lsr #32
    1134:	000010fc 	strdeq	r1, [r0], -ip
    1138:	08009a94 	stmdaeq	r0, {r2, r4, r7, r9, fp, ip, pc}
    113c:	00000030 	andeq	r0, r0, r0, lsr r0
    1140:	83200e42 	teqhi	r0, #1056	; 0x420
    1144:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1148:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    114c:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1150:	00018e02 	andeq	r8, r1, r2, lsl #28
    1154:	0000000c 	andeq	r0, r0, ip
    1158:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    115c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1160:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1164:	00000024 	andeq	r0, r0, r4, lsr #32
    1168:	00001154 	andeq	r1, r0, r4, asr r1
    116c:	08009ac4 	stmdaeq	r0, {r2, r6, r7, r9, fp, ip, pc}
    1170:	00000352 	andeq	r0, r0, r2, asr r3
    1174:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1178:	86088509 	strhi	r8, [r8], -r9, lsl #10
    117c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1180:	8a048905 	bhi	12359c <__RW_SIZE__+0x12301c>
    1184:	8e028b03 	vmlahi.f64	d8, d2, d3
    1188:	380e4c01 	stmdacc	lr, {r0, sl, fp, lr}
    118c:	0000000c 	andeq	r0, r0, ip
    1190:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1194:	7c020001 	stcvc	0, cr0, [r2], {1}
    1198:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    119c:	00000024 	andeq	r0, r0, r4, lsr #32
    11a0:	0000118c 	andeq	r1, r0, ip, lsl #3
    11a4:	08009e18 	stmdaeq	r0, {r3, r4, r9, sl, fp, ip, pc}
    11a8:	00000300 	andeq	r0, r0, r0, lsl #6
    11ac:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    11b0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    11b4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    11b8:	8a048905 	bhi	1235d4 <__RW_SIZE__+0x123054>
    11bc:	8e028b03 	vmlahi.f64	d8, d2, d3
    11c0:	300e4201 	andcc	r4, lr, r1, lsl #4

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
   4:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
   8:	9f300002 	svcls	0x00300002
   c:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
  10:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
  14:	00500001 	subseq	r0, r0, r1
  18:	00000000 	andeq	r0, r0, r0
  1c:	54000000 	strpl	r0, [r0], #-0
  20:	5c080032 	stcpl	0, cr0, [r8], {50}	; 0x32
  24:	02080032 	andeq	r0, r8, #50	; 0x32
  28:	5c9f3000 	ldcpl	0, cr3, [pc], {0}
  2c:	5c080032 	stcpl	0, cr0, [r8], {50}	; 0x32
  30:	01080032 	tsteq	r8, r2, lsr r0
  34:	00005000 	andeq	r5, r0, r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	32640000 	rsbcc	r0, r4, #0
  40:	32680800 	rsbcc	r0, r8, #0, 16
  44:	00020800 	andeq	r0, r2, r0, lsl #16
  48:	32689f30 	rsbcc	r9, r8, #48, 30	; 0xc0
  4c:	326a0800 	rsbcc	r0, sl, #0, 16
  50:	00010800 	andeq	r0, r1, r0, lsl #16
  54:	00000050 	andeq	r0, r0, r0, asr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00327400 	eorseq	r7, r2, r0, lsl #8
  60:	00327808 	eorseq	r7, r2, r8, lsl #16
  64:	30000208 	andcc	r0, r0, r8, lsl #4
  68:	0032789f 	mlaseq	r2, pc, r8, r7	; <UNPREDICTABLE>
  6c:	00327a08 	eorseq	r7, r2, r8, lsl #20
  70:	50000108 	andpl	r0, r0, r8, lsl #2
	...
  7c:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
  80:	08003288 	stmdaeq	r0, {r3, r7, r9, ip, sp}
  84:	9f300002 	svcls	0x00300002
  88:	08003288 	stmdaeq	r0, {r3, r7, r9, ip, sp}
  8c:	0800328a 	stmdaeq	r0, {r1, r3, r7, r9, ip, sp}
  90:	00500001 	subseq	r0, r0, r1
  94:	00000000 	andeq	r0, r0, r0
  98:	94000000 	strls	r0, [r0], #-0
  9c:	98080032 	stmdals	r8, {r1, r4, r5}
  a0:	02080032 	andeq	r0, r8, #50	; 0x32
  a4:	989f3000 	ldmls	pc, {ip, sp}	; <UNPREDICTABLE>
  a8:	9a080032 	bls	200178 <__RW_SIZE__+0x1ffbf8>
  ac:	01080032 	tsteq	r8, r2, lsr r0
  b0:	00005000 	andeq	r5, r0, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	32a40000 	adccc	r0, r4, #0
  bc:	32a60800 	adccc	r0, r6, #0, 16
  c0:	00010800 	andeq	r0, r1, r0, lsl #16
  c4:	0032a650 	eorseq	sl, r2, r0, asr r6
  c8:	0032a808 	eorseq	sl, r2, r8, lsl #16
  cc:	f3000408 	vshl.u8	d0, d8, d0
  d0:	009f5001 	addseq	r5, pc, r1
  d4:	00000000 	andeq	r0, r0, r0
  d8:	a4000000 	strge	r0, [r0], #-0
  dc:	a6080032 			; <UNDEFINED> instruction: 0xa6080032
  e0:	02080032 	andeq	r0, r8, #50	; 0x32
  e4:	a69f3000 	ldrge	r3, [pc], r0
  e8:	a8080032 	stmdage	r8, {r1, r4, r5}
  ec:	01080032 	tsteq	r8, r2, lsr r0
  f0:	00005000 	andeq	r5, r0, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	32a80000 	adccc	r0, r8, #0
  fc:	32aa0800 	adccc	r0, sl, #0, 16
 100:	00010800 	andeq	r0, r1, r0, lsl #16
 104:	0032aa50 	eorseq	sl, r2, r0, asr sl
 108:	0032ac08 	eorseq	sl, r2, r8, lsl #24
 10c:	f3000408 	vshl.u8	d0, d8, d0
 110:	009f5001 	addseq	r5, pc, r1
 114:	00000000 	andeq	r0, r0, r0
 118:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 11c:	aa080032 	bge	2001ec <__RW_SIZE__+0x1ffc6c>
 120:	02080032 	andeq	r0, r8, #50	; 0x32
 124:	aa9f3000 	bge	fe7cc12c <MSP_BASE+0xde7c712c>
 128:	ac080032 	stcge	0, cr0, [r8], {50}	; 0x32
 12c:	01080032 	tsteq	r8, r2, lsr r0
 130:	00005000 	andeq	r5, r0, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	32ac0000 	adccc	r0, ip, #0
 13c:	32ae0800 	adccc	r0, lr, #0, 16
 140:	00010800 	andeq	r0, r1, r0, lsl #16
 144:	0032ae50 	eorseq	sl, r2, r0, asr lr
 148:	0032b008 	eorseq	fp, r2, r8
 14c:	f3000408 	vshl.u8	d0, d8, d0
 150:	009f5001 	addseq	r5, pc, r1
 154:	00000000 	andeq	r0, r0, r0
 158:	ac000000 	stcge	0, cr0, [r0], {-0}
 15c:	ae080032 	mcrge	0, 0, r0, cr8, cr2, {1}
 160:	02080032 	andeq	r0, r8, #50	; 0x32
 164:	ae9f3000 	cdpge	0, 9, cr3, cr15, cr0, {0}
 168:	b0080032 	andlt	r0, r8, r2, lsr r0
 16c:	01080032 	tsteq	r8, r2, lsr r0
 170:	00005000 	andeq	r5, r0, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	32b00000 	adcscc	r0, r0, #0
 17c:	32b40800 	adcscc	r0, r4, #0, 16
 180:	00010800 	andeq	r0, r1, r0, lsl #16
 184:	0032b450 	eorseq	fp, r2, r0, asr r4
 188:	0032b608 	eorseq	fp, r2, r8, lsl #12
 18c:	f3000408 	vshl.u8	d0, d8, d0
 190:	009f5001 	addseq	r5, pc, r1
 194:	00000000 	andeq	r0, r0, r0
 198:	b0000000 	andlt	r0, r0, r0
 19c:	b4080032 	strlt	r0, [r8], #-50	; 0xffffffce
 1a0:	02080032 	andeq	r0, r8, #50	; 0x32
 1a4:	b49f3000 	ldrlt	r3, [pc], #0	; 1ac <__ZI_SIZE__+0x150>
 1a8:	b6080032 			; <UNDEFINED> instruction: 0xb6080032
 1ac:	01080032 	tsteq	r8, r2, lsr r0
 1b0:	00005000 	andeq	r5, r0, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	32b80000 	adcscc	r0, r8, #0
 1bc:	32bc0800 	adcscc	r0, ip, #0, 16
 1c0:	00010800 	andeq	r0, r1, r0, lsl #16
 1c4:	0032bc50 	eorseq	fp, r2, r0, asr ip
 1c8:	0032c008 	eorseq	ip, r2, r8
 1cc:	f3000408 	vshl.u8	d0, d8, d0
 1d0:	009f5001 	addseq	r5, pc, r1
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 1dc:	bc080032 	stclt	0, cr0, [r8], {50}	; 0x32
 1e0:	02080032 	andeq	r0, r8, #50	; 0x32
 1e4:	bc9f3000 	ldclt	0, cr3, [pc], {0}
 1e8:	c0080032 	andgt	r0, r8, r2, lsr r0
 1ec:	01080032 	tsteq	r8, r2, lsr r0
 1f0:	00005000 	andeq	r5, r0, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	32c00000 	sbccc	r0, r0, #0
 1fc:	32c40800 	sbccc	r0, r4, #0, 16
 200:	00010800 	andeq	r0, r1, r0, lsl #16
 204:	0032c450 	eorseq	ip, r2, r0, asr r4
 208:	0032c808 	eorseq	ip, r2, r8, lsl #16
 20c:	f3000408 	vshl.u8	d0, d8, d0
 210:	009f5001 	addseq	r5, pc, r1
 214:	00000000 	andeq	r0, r0, r0
 218:	c0000000 	andgt	r0, r0, r0
 21c:	c4080032 	strgt	r0, [r8], #-50	; 0xffffffce
 220:	02080032 	andeq	r0, r8, #50	; 0x32
 224:	c49f3000 	ldrgt	r3, [pc], #0	; 22c <__ZI_SIZE__+0x1d0>
 228:	c8080032 	stmdagt	r8, {r1, r4, r5}
 22c:	01080032 	tsteq	r8, r2, lsr r0
 230:	00005000 	andeq	r5, r0, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	32c80000 	sbccc	r0, r8, #0
 23c:	32cc0800 	sbccc	r0, ip, #0, 16
 240:	00010800 	andeq	r0, r1, r0, lsl #16
 244:	0032cc50 	eorseq	ip, r2, r0, asr ip
 248:	0032ce08 	eorseq	ip, r2, r8, lsl #28
 24c:	f3000408 	vshl.u8	d0, d8, d0
 250:	009f5001 	addseq	r5, pc, r1
 254:	00000000 	andeq	r0, r0, r0
 258:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 25c:	cc080032 	stcgt	0, cr0, [r8], {50}	; 0x32
 260:	02080032 	andeq	r0, r8, #50	; 0x32
 264:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
 268:	ce080032 	mcrgt	0, 0, r0, cr8, cr2, {1}
 26c:	01080032 	tsteq	r8, r2, lsr r0
 270:	00005000 	andeq	r5, r0, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	32d00000 	sbcscc	r0, r0, #0
 27c:	32d60800 	sbcscc	r0, r6, #0, 16
 280:	00010800 	andeq	r0, r1, r0, lsl #16
 284:	0032d650 	eorseq	sp, r2, r0, asr r6
 288:	0032d808 	eorseq	sp, r2, r8, lsl #16
 28c:	f3000408 	vshl.u8	d0, d8, d0
 290:	009f5001 	addseq	r5, pc, r1
 294:	00000000 	andeq	r0, r0, r0
 298:	d0000000 	andle	r0, r0, r0
 29c:	d6080032 			; <UNDEFINED> instruction: 0xd6080032
 2a0:	02080032 	andeq	r0, r8, #50	; 0x32
 2a4:	d69f3000 	ldrle	r3, [pc], r0
 2a8:	d8080032 	stmdale	r8, {r1, r4, r5}
 2ac:	01080032 	tsteq	r8, r2, lsr r0
 2b0:	00005000 	andeq	r5, r0, r0
 2b4:	00000000 	andeq	r0, r0, r0
 2b8:	32d80000 	sbcscc	r0, r8, #0
 2bc:	32de0800 	sbcscc	r0, lr, #0, 16
 2c0:	00010800 	andeq	r0, r1, r0, lsl #16
 2c4:	0032de50 	eorseq	sp, r2, r0, asr lr
 2c8:	0032e008 	eorseq	lr, r2, r8
 2cc:	f3000408 	vshl.u8	d0, d8, d0
 2d0:	009f5001 	addseq	r5, pc, r1
 2d4:	00000000 	andeq	r0, r0, r0
 2d8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 2dc:	de080032 	mcrle	0, 0, r0, cr8, cr2, {1}
 2e0:	02080032 	andeq	r0, r8, #50	; 0x32
 2e4:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
 2e8:	e0080032 	and	r0, r8, r2, lsr r0
 2ec:	01080032 	tsteq	r8, r2, lsr r0
 2f0:	00005000 	andeq	r5, r0, r0
 2f4:	00000000 	andeq	r0, r0, r0
 2f8:	32e00000 	rsccc	r0, r0, #0
 2fc:	32e40800 	rsccc	r0, r4, #0, 16
 300:	00010800 	andeq	r0, r1, r0, lsl #16
 304:	0032e450 	eorseq	lr, r2, r0, asr r4
 308:	0032e608 	eorseq	lr, r2, r8, lsl #12
 30c:	f3000408 	vshl.u8	d0, d8, d0
 310:	009f5001 	addseq	r5, pc, r1
 314:	00000000 	andeq	r0, r0, r0
 318:	e0000000 	and	r0, r0, r0
 31c:	e4080032 	str	r0, [r8], #-50	; 0xffffffce
 320:	02080032 	andeq	r0, r8, #50	; 0x32
 324:	e49f3000 	ldr	r3, [pc], #0	; 32c <__ZI_SIZE__+0x2d0>
 328:	e6080032 			; <UNDEFINED> instruction: 0xe6080032
 32c:	01080032 	tsteq	r8, r2, lsr r0
 330:	00005000 	andeq	r5, r0, r0
 334:	00000000 	andeq	r0, r0, r0
 338:	00b40000 	adcseq	r0, r4, r0
 33c:	01380000 	teqeq	r8, r0
 340:	00010000 	andeq	r0, r1, r0
 344:	00013850 	andeq	r3, r1, r0, asr r8
 348:	00015800 	andeq	r5, r1, r0, lsl #16
 34c:	f3000400 	vshl.u8	d0, d0, d0
 350:	009f5001 	addseq	r5, pc, r1
 354:	00000000 	andeq	r0, r0, r0
 358:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 35c:	e6000000 	str	r0, [r0], -r0
 360:	02000000 	andeq	r0, r0, #0
 364:	009f4700 	addseq	r4, pc, r0, lsl #14
 368:	00000000 	andeq	r0, r0, r0
 36c:	30000000 	andcc	r0, r0, r0
 370:	3c000000 	stccc	0, cr0, [r0], {-0}
 374:	01000000 	mrseq	r0, (UNDEF: 0)
 378:	003c5000 	eorseq	r5, ip, r0
 37c:	00400000 	subeq	r0, r0, r0
 380:	00040000 	andeq	r0, r4, r0
 384:	9f200070 	svcls	0x00200070
 388:	00000040 	andeq	r0, r0, r0, asr #32
 38c:	0000004c 	andeq	r0, r0, ip, asr #32
 390:	01f30004 	mvnseq	r0, r4
 394:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 3a0:	007a0000 	rsbseq	r0, sl, r0
 3a4:	00020000 	andeq	r0, r2, r0
 3a8:	00d29f31 	sbcseq	r9, r2, r1, lsr pc
 3ac:	00d50000 	sbcseq	r0, r5, r0
 3b0:	00010000 	andeq	r0, r1, r0
 3b4:	0000d550 	andeq	sp, r0, r0, asr r5
 3b8:	0000dc00 	andeq	sp, r0, r0, lsl #24
 3bc:	91000200 	mrsls	r0, R8_usr
 3c0:	00000054 	andeq	r0, r0, r4, asr r0
	...
 3cc:	00001400 	andeq	r1, r0, r0, lsl #8
 3d0:	50000100 	andpl	r0, r0, r0, lsl #2
 3d4:	00000014 	andeq	r0, r0, r4, lsl r0
 3d8:	0000001a 	andeq	r0, r0, sl, lsl r0
 3dc:	1a520001 	bne	14803e8 <__RW_SIZE__+0x147fe68>
 3e0:	1c000000 	stcne	0, cr0, [r0], {-0}
 3e4:	03000000 	movweq	r0, #0
 3e8:	9f797200 	svcls	0x00797200
 3ec:	0000001c 	andeq	r0, r0, ip, lsl r0
 3f0:	00000032 	andeq	r0, r0, r2, lsr r0
 3f4:	01f30004 	mvnseq	r0, r4
 3f8:	00329f50 	eorseq	r9, r2, r0, asr pc
 3fc:	003c0000 	eorseq	r0, ip, r0
 400:	00010000 	andeq	r0, r1, r0
 404:	00003c50 	andeq	r3, r0, r0, asr ip
 408:	00004400 	andeq	r4, r0, r0, lsl #8
 40c:	52000100 	andpl	r0, r0, #0, 2
	...
 418:	00000018 	andeq	r0, r0, r8, lsl r0
 41c:	0000002c 	andeq	r0, r0, ip, lsr #32
 420:	00500001 	subseq	r0, r0, r1
 424:	00000000 	andeq	r0, r0, r0
 428:	20000000 	andcs	r0, r0, r0
 42c:	32000000 	andcc	r0, r0, #0
 430:	01000000 	mrseq	r0, (UNDEF: 0)
 434:	00005200 	andeq	r5, r0, r0, lsl #4
	...
 440:	000e0000 	andeq	r0, lr, r0
 444:	00010000 	andeq	r0, r1, r0
 448:	00000e50 	andeq	r0, r0, r0, asr lr
 44c:	00003400 	andeq	r3, r0, r0, lsl #8
 450:	56000100 	strpl	r0, [r0], -r0, lsl #2
 454:	00000034 	andeq	r0, r0, r4, lsr r0
 458:	00000038 	andeq	r0, r0, r8, lsr r0
 45c:	01f30004 	mvnseq	r0, r4
 460:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 46c:	000e0000 	andeq	r0, lr, r0
 470:	00010000 	andeq	r0, r1, r0
 474:	00000e51 	andeq	r0, r0, r1, asr lr
 478:	00003400 	andeq	r3, r0, r0, lsl #8
 47c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
 480:	00000034 	andeq	r0, r0, r4, lsr r0
 484:	00000038 	andeq	r0, r0, r8, lsr r0
 488:	01f30004 	mvnseq	r0, r4
 48c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
 498:	000e0000 	andeq	r0, lr, r0
 49c:	00020000 	andeq	r0, r2, r0
 4a0:	000e9f30 	andeq	r9, lr, r0, lsr pc
 4a4:	00260000 	eoreq	r0, r6, r0
 4a8:	00010000 	andeq	r0, r1, r0
 4ac:	00002654 	andeq	r2, r0, r4, asr r6
 4b0:	00002900 	andeq	r2, r0, r0, lsl #18
 4b4:	52000100 	andpl	r0, r0, #0, 2
 4b8:	00000029 	andeq	r0, r0, r9, lsr #32
 4bc:	0000002a 	andeq	r0, r0, sl, lsr #32
 4c0:	7f740003 	svcvc	0x00740003
 4c4:	00002a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
 4c8:	00003400 	andeq	r3, r0, r0, lsl #8
 4cc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 4d0:	00000034 	andeq	r0, r0, r4, lsr r0
 4d4:	00000038 	andeq	r0, r0, r8, lsr r0
 4d8:	00530001 	subseq	r0, r3, r1
 4dc:	00000000 	andeq	r0, r0, r0
 4e0:	7c000000 	stcvc	0, cr0, [r0], {-0}
 4e4:	82000000 	andhi	r0, r0, #0
 4e8:	01000000 	mrseq	r0, (UNDEF: 0)
 4ec:	00825000 	addeq	r5, r2, r0
 4f0:	00fe0000 	rscseq	r0, lr, r0
 4f4:	00010000 	andeq	r0, r1, r0
 4f8:	0000fe54 	andeq	pc, r0, r4, asr lr	; <UNPREDICTABLE>
 4fc:	00016e00 	andeq	r6, r1, r0, lsl #28
 500:	f3000400 	vshl.u8	d0, d0, d0
 504:	6e9f5001 	cdpvs	0, 9, cr5, cr15, cr1, {0}
 508:	a6000001 	strge	r0, [r0], -r1
 50c:	01000001 	tsteq	r0, r1
 510:	00005400 	andeq	r5, r0, r0, lsl #8
 514:	00000000 	andeq	r0, r0, r0
 518:	007c0000 	rsbseq	r0, ip, r0
 51c:	008f0000 	addeq	r0, pc, r0
 520:	00010000 	andeq	r0, r1, r0
 524:	00008f51 	andeq	r8, r0, r1, asr pc
 528:	0001a600 	andeq	sl, r1, r0, lsl #12
 52c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
 538:	0000007c 	andeq	r0, r0, ip, ror r0
 53c:	0000008f 	andeq	r0, r0, pc, lsl #1
 540:	8f520001 	svchi	0x00520001
 544:	a6000000 	strge	r0, [r0], -r0
 548:	01000001 	tsteq	r0, r1
 54c:	00005600 	andeq	r5, r0, r0, lsl #12
 550:	00000000 	andeq	r0, r0, r0
 554:	00900000 	addseq	r0, r0, r0
 558:	00fe0000 	rscseq	r0, lr, r0
 55c:	00010000 	andeq	r0, r1, r0
 560:	0000fe54 	andeq	pc, r0, r4, asr lr	; <UNPREDICTABLE>
 564:	00016e00 	andeq	r6, r1, r0, lsl #28
 568:	f3000400 	vshl.u8	d0, d0, d0
 56c:	6e9f5001 	cdpvs	0, 9, cr5, cr15, cr1, {0}
 570:	a6000001 	strge	r0, [r0], -r1
 574:	01000001 	tsteq	r0, r1
 578:	00005400 	andeq	r5, r0, r0, lsl #8
 57c:	00000000 	andeq	r0, r0, r0
 580:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
 584:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
 588:	00010000 	andeq	r0, r1, r0
 58c:	0001ac50 	andeq	sl, r1, r0, asr ip
 590:	0001b800 	andeq	fp, r1, r0, lsl #16
 594:	f3000400 	vshl.u8	d0, d0, d0
 598:	009f5001 	addseq	r5, pc, r1
 59c:	00000000 	andeq	r0, r0, r0
 5a0:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 5a4:	b5000001 	strlt	r0, [r0, #-1]
 5a8:	01000001 	tsteq	r0, r1
 5ac:	01b55100 			; <UNDEFINED> instruction: 0x01b55100
 5b0:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 5b4:	00040000 	andeq	r0, r4, r0
 5b8:	9f5101f3 	svcls	0x005101f3
	...
 5c4:	000001a8 	andeq	r0, r0, r8, lsr #3
 5c8:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
 5cc:	b5520001 	ldrblt	r0, [r2, #-1]
 5d0:	b8000001 	stmdalt	r0, {r0}
 5d4:	04000001 	streq	r0, [r0], #-1
 5d8:	5201f300 	andpl	pc, r1, #0, 6
 5dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 5e0:	00000000 	andeq	r0, r0, r0
 5e4:	0001b800 	andeq	fp, r1, r0, lsl #16
 5e8:	0001bc00 	andeq	fp, r1, r0, lsl #24
 5ec:	50000100 	andpl	r0, r0, r0, lsl #2
 5f0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 5f4:	000001c8 	andeq	r0, r0, r8, asr #3
 5f8:	01f30004 	mvnseq	r0, r4
 5fc:	00009f50 	andeq	r9, r0, r0, asr pc
 600:	00000000 	andeq	r0, r0, r0
 604:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 608:	01c50000 	biceq	r0, r5, r0
 60c:	00010000 	andeq	r0, r1, r0
 610:	0001c551 	andeq	ip, r1, r1, asr r5
 614:	0001c800 	andeq	ip, r1, r0, lsl #16
 618:	f3000400 	vshl.u8	d0, d0, d0
 61c:	009f5101 	addseq	r5, pc, r1, lsl #2
 620:	00000000 	andeq	r0, r0, r0
 624:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 628:	c5000001 	strgt	r0, [r0, #-1]
 62c:	01000001 	tsteq	r0, r1
 630:	01c55200 	biceq	r5, r5, r0, lsl #4
 634:	01c80000 	biceq	r0, r8, r0
 638:	00040000 	andeq	r0, r4, r0
 63c:	9f5201f3 	svcls	0x005201f3
	...
 648:	000001c8 	andeq	r0, r0, r8, asr #3
 64c:	000001cc 	andeq	r0, r0, ip, asr #3
 650:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 654:	d8000001 	stmdale	r0, {r0}
 658:	04000001 	streq	r0, [r0], #-1
 65c:	5001f300 	andpl	pc, r1, r0, lsl #6
 660:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 664:	00000000 	andeq	r0, r0, r0
 668:	0001c800 	andeq	ip, r1, r0, lsl #16
 66c:	0001d500 	andeq	sp, r1, r0, lsl #10
 670:	51000100 	mrspl	r0, (UNDEF: 16)
 674:	000001d5 	ldrdeq	r0, [r0], -r5
 678:	000001d8 	ldrdeq	r0, [r0], -r8
 67c:	01f30004 	mvnseq	r0, r4
 680:	00009f51 	andeq	r9, r0, r1, asr pc
 684:	00000000 	andeq	r0, r0, r0
 688:	01c80000 	biceq	r0, r8, r0
 68c:	01d50000 	bicseq	r0, r5, r0
 690:	00010000 	andeq	r0, r1, r0
 694:	0001d552 	andeq	sp, r1, r2, asr r5
 698:	0001d800 	andeq	sp, r1, r0, lsl #16
 69c:	f3000400 	vshl.u8	d0, d0, d0
 6a0:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
 6ac:	11000000 	mrsne	r0, (UNDEF: 0)
 6b0:	01000000 	mrseq	r0, (UNDEF: 0)
 6b4:	00115000 	andseq	r5, r1, r0
 6b8:	00480000 	subeq	r0, r8, r0
 6bc:	00040000 	andeq	r0, r4, r0
 6c0:	9f5001f3 	svcls	0x005001f3
	...
 6cc:	00000080 	andeq	r0, r0, r0, lsl #1
 6d0:	00000091 	muleq	r0, r1, r0
 6d4:	91500001 	cmpls	r0, r1
 6d8:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 6dc:	04000000 	streq	r0, [r0], #-0
 6e0:	5001f300 	andpl	pc, r1, r0, lsl #6
 6e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 6e8:	00000000 	andeq	r0, r0, r0
 6ec:	00006800 	andeq	r6, r0, r0, lsl #16
 6f0:	00009600 	andeq	r9, r0, r0, lsl #12
 6f4:	50000100 	andpl	r0, r0, r0, lsl #2
 6f8:	00000096 	muleq	r0, r6, r0
 6fc:	0000014c 	andeq	r0, r0, ip, asr #2
 700:	01f30004 	mvnseq	r0, r4
 704:	00009f50 	andeq	r9, r0, r0, asr pc
 708:	00000000 	andeq	r0, r0, r0
 70c:	00b60000 	adcseq	r0, r6, r0
 710:	00bc0000 	adcseq	r0, ip, r0
 714:	00020000 	andeq	r0, r2, r0
 718:	00bc9f30 	adcseq	r9, ip, r0, lsr pc
 71c:	00e80000 	rsceq	r0, r8, r0
 720:	00010000 	andeq	r0, r1, r0
 724:	00000051 	andeq	r0, r0, r1, asr r0
 728:	00000000 	andeq	r0, r0, r0
 72c:	00014c00 	andeq	r4, r1, r0, lsl #24
 730:	00015200 	andeq	r5, r1, r0, lsl #4
 734:	50000100 	andpl	r0, r0, r0, lsl #2
 738:	00000152 	andeq	r0, r0, r2, asr r1
 73c:	000001ae 	andeq	r0, r0, lr, lsr #3
 740:	01f30004 	mvnseq	r0, r4
 744:	00009f50 	andeq	r9, r0, r0, asr pc
 748:	00000000 	andeq	r0, r0, r0
 74c:	01f40000 	mvnseq	r0, r0
 750:	01f80000 	mvnseq	r0, r0
 754:	00010000 	andeq	r0, r1, r0
 758:	0001f850 	andeq	pc, r1, r0, asr r8	; <UNPREDICTABLE>
 75c:	00020c00 	andeq	r0, r2, r0, lsl #24
 760:	f3000400 	vshl.u8	d0, d0, d0
 764:	009f5001 	addseq	r5, pc, r1
 768:	00000000 	andeq	r0, r0, r0
 76c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 770:	69000002 	stmdbvs	r0, {r1}
 774:	01000002 	tsteq	r0, r2
 778:	02695000 	rsbeq	r5, r9, #0
 77c:	02b00000 	adcseq	r0, r0, #0
 780:	00040000 	andeq	r0, r4, r0
 784:	9f5001f3 	svcls	0x005001f3
	...
 790:	000002d4 	ldrdeq	r0, [r0], -r4
 794:	00000334 	andeq	r0, r0, r4, lsr r3
 798:	34500001 	ldrbcc	r0, [r0], #-1
 79c:	7c000003 	stcvc	0, cr0, [r0], {3}
 7a0:	04000003 	streq	r0, [r0], #-3
 7a4:	5001f300 	andpl	pc, r1, r0, lsl #6
 7a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 7ac:	00000000 	andeq	r0, r0, r0
 7b0:	0002d400 	andeq	sp, r2, r0, lsl #8
 7b4:	0002e400 	andeq	lr, r2, r0, lsl #8
 7b8:	51000100 	mrspl	r0, (UNDEF: 16)
 7bc:	000002e4 	andeq	r0, r0, r4, ror #5
 7c0:	0000030c 	andeq	r0, r0, ip, lsl #6
 7c4:	01f30004 	mvnseq	r0, r4
 7c8:	030c9f51 	movweq	r9, #53073	; 0xcf51
 7cc:	03180000 	tsteq	r8, #0
 7d0:	00010000 	andeq	r0, r1, r0
 7d4:	00031851 	andeq	r1, r3, r1, asr r8
 7d8:	00037c00 	andeq	r7, r3, r0, lsl #24
 7dc:	f3000400 	vshl.u8	d0, d0, d0
 7e0:	009f5101 	addseq	r5, pc, r1, lsl #2
 7e4:	00000000 	andeq	r0, r0, r0
 7e8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 7ec:	0c000002 	stceq	0, cr0, [r0], {2}
 7f0:	02000003 	andeq	r0, r0, #3
 7f4:	009f4e00 	addseq	r4, pc, r0, lsl #28
	...
 800:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
 804:	01000000 	mrseq	r0, (UNDEF: 0)
 808:	00395000 	eorseq	r5, r9, r0
 80c:	00b80000 	adcseq	r0, r8, r0
 810:	00040000 	andeq	r0, r4, r0
 814:	9f5001f3 	svcls	0x005001f3
	...
 820:	00000058 	andeq	r0, r0, r8, asr r0
 824:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 828:	93540006 	cmpls	r4, #6
 82c:	04935504 	ldreq	r5, [r3], #1284	; 0x504
	...
 838:	0000005e 	andeq	r0, r0, lr, asr r0
 83c:	00000061 	andeq	r0, r0, r1, rrx
 840:	61500001 	cmpvs	r0, r1
 844:	8a000000 	bhi	84c <__RW_SIZE__+0x2cc>
 848:	01000000 	mrseq	r0, (UNDEF: 0)
 84c:	008a5600 	addeq	r5, sl, r0, lsl #12
 850:	008e0000 	addeq	r0, lr, r0
 854:	00080000 	andeq	r0, r8, r0
 858:	25340070 	ldrcs	r0, [r4, #-112]!	; 0xffffff90
 85c:	9f220076 	svcls	0x00220076
 860:	0000008e 	andeq	r0, r0, lr, lsl #1
 864:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 868:	00560001 	subseq	r0, r6, r1
 86c:	00000000 	andeq	r0, r0, r0
 870:	8a000000 	bhi	878 <__RW_SIZE__+0x2f8>
 874:	92000000 	andls	r0, r0, #0
 878:	05000000 	streq	r0, [r0, #-0]
 87c:	3f007000 	svccc	0x00007000
 880:	00929f1a 	addseq	r9, r2, sl, lsl pc
 884:	00960000 	addseq	r0, r6, r0
 888:	00010000 	andeq	r0, r1, r0
 88c:	00000050 	andeq	r0, r0, r0, asr r0
 890:	00000000 	andeq	r0, r0, r0
 894:	0000f400 	andeq	pc, r0, r0, lsl #8
 898:	00010400 	andeq	r0, r1, r0, lsl #8
 89c:	50000100 	andpl	r0, r0, r0, lsl #2
 8a0:	00000104 	andeq	r0, r0, r4, lsl #2
 8a4:	0000011c 	andeq	r0, r0, ip, lsl r1
 8a8:	01700003 	cmneq	r0, r3
 8ac:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
 8b0:	00012000 	andeq	r2, r1, r0
 8b4:	50000100 	andpl	r0, r0, r0, lsl #2
 8b8:	00000124 	andeq	r0, r0, r4, lsr #2
 8bc:	00000136 	andeq	r0, r0, r6, lsr r1
 8c0:	01700003 	cmneq	r0, r3
 8c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 8c8:	00000000 	andeq	r0, r0, r0
 8cc:	00010400 	andeq	r0, r1, r0, lsl #8
 8d0:	00011c00 	andeq	r1, r1, r0, lsl #24
 8d4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 8d8:	00000124 	andeq	r0, r0, r4, lsr #2
 8dc:	00000136 	andeq	r0, r0, r6, lsr r1
 8e0:	00540001 	subseq	r0, r4, r1
 8e4:	00000000 	andeq	r0, r0, r0
 8e8:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
 8ec:	5a000001 	bpl	8f8 <__RW_SIZE__+0x378>
 8f0:	04000001 	streq	r0, [r0], #-1
 8f4:	7dc09100 	stfvcp	f1, [r0]
 8f8:	00015a9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
 8fc:	00016000 	andeq	r6, r1, r0
 900:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 904:	00000160 	andeq	r0, r0, r0, ror #2
 908:	00000178 	andeq	r0, r0, r8, ror r1
 90c:	01740003 	cmneq	r4, r3
 910:	0001789f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 914:	00017c00 	andeq	r7, r1, r0, lsl #24
 918:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 91c:	00000186 	andeq	r0, r0, r6, lsl #3
 920:	00000198 	muleq	r0, r8, r1
 924:	01740003 	cmneq	r4, r3
 928:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 92c:	00000000 	andeq	r0, r0, r0
 930:	00016000 	andeq	r6, r1, r0
 934:	00017800 	andeq	r7, r1, r0, lsl #16
 938:	50000100 	andpl	r0, r0, r0, lsl #2
 93c:	00000186 	andeq	r0, r0, r6, lsl #3
 940:	00000198 	muleq	r0, r8, r1
 944:	00500001 	subseq	r0, r0, r1
 948:	00000000 	andeq	r0, r0, r0
 94c:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 950:	e6000001 	str	r0, [r0], -r1
 954:	01000001 	tsteq	r0, r1
 958:	01e65000 	mvneq	r5, r0
 95c:	01ee0000 	mvneq	r0, r0
 960:	00040000 	andeq	r0, r4, r0
 964:	9f5001f3 	svcls	0x005001f3
 968:	000001ee 	andeq	r0, r0, lr, ror #3
 96c:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 970:	f0500001 			; <UNDEFINED> instruction: 0xf0500001
 974:	0a000001 	beq	980 <__RW_SIZE__+0x400>
 978:	04000002 	streq	r0, [r0], #-2
 97c:	5001f300 	andpl	pc, r1, r0, lsl #6
 980:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 984:	00000000 	andeq	r0, r0, r0
 988:	0001e800 	andeq	lr, r1, r0, lsl #16
 98c:	0001ee00 	andeq	lr, r1, r0, lsl #28
 990:	08000300 	stmdaeq	r0, {r8, r9}
 994:	00009f25 	andeq	r9, r0, r5, lsr #30
 998:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
   4:	080032e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, ip, sp}
	...
  10:	000000b8 	strheq	r0, [r0], -r8
  14:	000000c4 	andeq	r0, r0, r4, asr #1
  18:	000000c8 	andeq	r0, r0, r8, asr #1
  1c:	000000cc 	andeq	r0, r0, ip, asr #1
	...
  28:	0000012e 	andeq	r0, r0, lr, lsr #2
  2c:	00000132 	andeq	r0, r0, r2, lsr r1
  30:	00000138 	andeq	r0, r0, r8, lsr r1
  34:	00000140 	andeq	r0, r0, r0, asr #2
  38:	00000144 	andeq	r0, r0, r4, asr #2
  3c:	00000148 	andeq	r0, r0, r8, asr #2
	...
  48:	00000006 	andeq	r0, r0, r6
  4c:	0000002c 	andeq	r0, r0, ip, lsr #32
  50:	00000030 	andeq	r0, r0, r0, lsr r0
  54:	00000032 	andeq	r0, r0, r2, lsr r0
  58:	00000036 	andeq	r0, r0, r6, lsr r0
  5c:	00000038 	andeq	r0, r0, r8, lsr r0
	...
  68:	00000090 	muleq	r0, r0, r0
  6c:	0000011e 	andeq	r0, r0, lr, lsl r1
  70:	0000016e 	andeq	r0, r0, lr, ror #2
  74:	000001a6 	andeq	r0, r0, r6, lsr #3
	...
  80:	000002e0 	andeq	r0, r0, r0, ror #5
  84:	000002e4 	andeq	r0, r0, r4, ror #5
  88:	000002ee 	andeq	r0, r0, lr, ror #5
  8c:	000002f6 	strdeq	r0, [r0], -r6
  90:	000002fa 	strdeq	r0, [r0], -sl
  94:	000002fe 	strdeq	r0, [r0], -lr
	...
  a0:	00000340 	andeq	r0, r0, r0, asr #6
  a4:	00000344 	andeq	r0, r0, r4, asr #6
  a8:	0000034e 	andeq	r0, r0, lr, asr #6
  ac:	00000352 	andeq	r0, r0, r2, asr r3
  b0:	00000356 	andeq	r0, r0, r6, asr r3
  b4:	0000035a 	andeq	r0, r0, sl, asr r3
  b8:	00000360 	andeq	r0, r0, r0, ror #6
  bc:	00000364 	andeq	r0, r0, r4, ror #6
	...
  c8:	000003a8 	andeq	r0, r0, r8, lsr #7
  cc:	000003ac 	andeq	r0, r0, ip, lsr #7
  d0:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
  d4:	000003be 			; <UNDEFINED> instruction: 0x000003be
  d8:	000003c2 	andeq	r0, r0, r2, asr #7
  dc:	000003c6 	andeq	r0, r0, r6, asr #7
	...
  e8:	000002d8 	ldrdeq	r0, [r0], -r8
  ec:	000002e4 	andeq	r0, r0, r4, ror #5
  f0:	000002e8 	andeq	r0, r0, r8, ror #5
  f4:	000002ec 	andeq	r0, r0, ip, ror #5
	...
 100:	0000033e 	andeq	r0, r0, lr, lsr r3
 104:	00000342 	andeq	r0, r0, r2, asr #6
 108:	0000034c 	andeq	r0, r0, ip, asr #6
 10c:	00000350 	andeq	r0, r0, r0, asr r3
 110:	00000358 	andeq	r0, r0, r8, asr r3
 114:	0000035c 	andeq	r0, r0, ip, asr r3
 118:	0000035e 	andeq	r0, r0, lr, asr r3
 11c:	00000362 	andeq	r0, r0, r2, ror #6
	...
 128:	000000fa 	strdeq	r0, [r0], -sl
 12c:	00000118 	andeq	r0, r0, r8, lsl r1
 130:	00000124 	andeq	r0, r0, r4, lsr #2
 134:	00000136 	andeq	r0, r0, r6, lsr r1
	...
 140:	0000014e 	andeq	r0, r0, lr, asr #2
 144:	0000017c 	andeq	r0, r0, ip, ror r1
 148:	00000186 	andeq	r0, r0, r6, lsl #3
 14c:	00000198 	muleq	r0, r8, r1
	...
 158:	00000154 	andeq	r0, r0, r4, asr r1
 15c:	00000174 	andeq	r0, r0, r4, ror r1
 160:	00000186 	andeq	r0, r0, r6, lsl #3
 164:	00000198 	muleq	r0, r8, r1
	...
 170:	000001d4 	ldrdeq	r0, [r0], -r4
 174:	000001d8 	ldrdeq	r0, [r0], -r8
 178:	000001e0 	andeq	r0, r0, r0, ror #3
 17c:	000001e6 	andeq	r0, r0, r6, ror #3
 180:	000001e8 	andeq	r0, r0, r8, ror #3
 184:	000001ee 	andeq	r0, r0, lr, ror #3
	...
 190:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 194:	000001f4 	strdeq	r0, [r0], -r4
 198:	000001f6 	strdeq	r0, [r0], -r6
 19c:	000001fc 	strdeq	r0, [r0], -ip
 1a0:	00000202 	andeq	r0, r0, r2, lsl #4
 1a4:	00000206 	andeq	r0, r0, r6, lsl #4
	...
