

================================================================
== Vivado HLS Report for 'product_dense_ap_fixed_ap_fixed_ap_fixed_s'
================================================================
* Date:           Wed Jul 27 22:57:28 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.950 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w_V_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %w_V)" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 6 'read' 'w_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a_V)" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 7 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %a_V_read to i47" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 8 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i15 %w_V_read to i47" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 9 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [5/5] (3.95ns)   --->   "%r_V = mul i47 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 10 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.95>
ST_2 : Operation 11 [4/5] (3.95ns)   --->   "%r_V = mul i47 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 11 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.95>
ST_3 : Operation 12 [3/5] (3.95ns)   --->   "%r_V = mul i47 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 12 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.95>
ST_4 : Operation 13 [2/5] (3.95ns)   --->   "%r_V = mul i47 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 13 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.95>
ST_5 : Operation 14 [1/5] (3.95ns)   --->   "%r_V = mul i47 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 14 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %r_V, i32 16, i32 46)" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 15 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "ret i31 %trunc_ln" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 16 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.95ns
The critical path consists of the following:
	wire read on port 'w_V' (firmware/nnet_utils/nnet_dense_resource.h:291) [3]  (0 ns)
	'mul' operation ('r.V', firmware/nnet_utils/nnet_dense_resource.h:291) [7]  (3.95 ns)

 <State 2>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/nnet_utils/nnet_dense_resource.h:291) [7]  (3.95 ns)

 <State 3>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/nnet_utils/nnet_dense_resource.h:291) [7]  (3.95 ns)

 <State 4>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/nnet_utils/nnet_dense_resource.h:291) [7]  (3.95 ns)

 <State 5>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/nnet_utils/nnet_dense_resource.h:291) [7]  (3.95 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
