{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702625302168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702625302168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 15:28:22 2023 " "Processing started: Fri Dec 15 15:28:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702625302168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1702625302168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1702625302168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1702625302486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1702625302486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/stack.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/stack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "design/Stack.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/Stack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702625308920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702625308920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/single_port_ram_128x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/single_port_ram_128x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_128x8 " "Found entity 1: single_port_ram_128x8" {  } { { "design/single_port_ram_128x8.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/single_port_ram_128x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702625308920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702625308920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "design/top.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702625308920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702625308920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/program_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/program_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom " "Found entity 1: Program_Rom" {  } { { "design/Program_Rom.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/Program_Rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702625308920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702625308920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/adder_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/adder_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "design/adder_4bit.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/adder_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702625308936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702625308936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/de0_cv.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/de0_cv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702625308936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702625308936 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SWAPF top.sv(291) " "Verilog HDL Implicit Net warning at top.sv(291): created implicit net for \"SWAPF\"" {  } { { "design/top.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/top.sv" 291 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1702625308936 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1702625308983 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE0_CV.sv(15) " "Output port \"DRAM_ADDR\" at DE0_CV.sv(15) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE0_CV.sv(16) " "Output port \"DRAM_BA\" at DE0_CV.sv(16) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE0_CV.sv(28) " "Output port \"HEX0\" at DE0_CV.sv(28) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE0_CV.sv(29) " "Output port \"HEX1\" at DE0_CV.sv(29) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE0_CV.sv(30) " "Output port \"HEX2\" at DE0_CV.sv(30) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE0_CV.sv(31) " "Output port \"HEX3\" at DE0_CV.sv(31) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE0_CV.sv(32) " "Output port \"HEX4\" at DE0_CV.sv(32) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE0_CV.sv(33) " "Output port \"HEX5\" at DE0_CV.sv(33) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] DE0_CV.sv(40) " "Output port \"LEDR\[9..8\]\" at DE0_CV.sv(40) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE0_CV.sv(57) " "Output port \"VGA_B\" at DE0_CV.sv(57) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE0_CV.sv(58) " "Output port \"VGA_G\" at DE0_CV.sv(58) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE0_CV.sv(60) " "Output port \"VGA_R\" at DE0_CV.sv(60) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_CV.sv(17) " "Output port \"DRAM_CAS_N\" at DE0_CV.sv(17) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_CV.sv(18) " "Output port \"DRAM_CKE\" at DE0_CV.sv(18) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_CV.sv(19) " "Output port \"DRAM_CLK\" at DE0_CV.sv(19) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_CV.sv(20) " "Output port \"DRAM_CS_N\" at DE0_CV.sv(20) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE0_CV.sv(22) " "Output port \"DRAM_LDQM\" at DE0_CV.sv(22) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_CV.sv(23) " "Output port \"DRAM_RAS_N\" at DE0_CV.sv(23) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE0_CV.sv(24) " "Output port \"DRAM_UDQM\" at DE0_CV.sv(24) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_CV.sv(25) " "Output port \"DRAM_WE_N\" at DE0_CV.sv(25) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.sv(49) " "Output port \"SD_CLK\" at DE0_CV.sv(49) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE0_CV.sv(59) " "Output port \"VGA_HS\" at DE0_CV.sv(59) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE0_CV.sv(61) " "Output port \"VGA_VS\" at DE0_CV.sv(61) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702625308983 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top1 " "Elaborating entity \"top\" for hierarchy \"top:top1\"" {  } { { "design/DE0_CV.sv" "top1" { Text "D:/code/hdl/DE0_CV_mid/design/DE0_CV.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702625308983 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SWAPF top.sv(291) " "Verilog HDL or VHDL warning at top.sv(291): object \"SWAPF\" assigned a value but never read" {  } { { "design/top.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/top.sv" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1702625308983 "|DE0_CV|top:top1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SWAPE top.sv(59) " "Verilog HDL warning at top.sv(59): object SWAPE used but never assigned" {  } { { "design/top.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/top.sv" 59 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1702625308983 "|DE0_CV|top:top1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CALL top.sv(60) " "Verilog HDL or VHDL warning at top.sv(60): object \"CALL\" assigned a value but never read" {  } { { "design/top.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/top.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1702625308983 "|DE0_CV|top:top1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RETURN top.sv(61) " "Verilog HDL or VHDL warning at top.sv(61): object \"RETURN\" assigned a value but never read" {  } { { "design/top.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/top.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1702625308983 "|DE0_CV|top:top1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(322) " "Verilog HDL assignment warning at top.sv(322): truncated value with size 32 to match size of target (8)" {  } { { "design/top.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/top.sv" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1702625308983 "|DE0_CV|top:top1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(323) " "Verilog HDL assignment warning at top.sv(323): truncated value with size 32 to match size of target (8)" {  } { { "design/top.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/top.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1702625308983 "|DE0_CV|top:top1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 top.sv(357) " "Verilog HDL assignment warning at top.sv(357): truncated value with size 32 to match size of target (11)" {  } { { "design/top.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/top.sv" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1702625308983 "|DE0_CV|top:top1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SWAPE 0 top.sv(59) " "Net \"SWAPE\" at top.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "design/top.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/top.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1702625308998 "|DE0_CV|top:top1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Rom top:top1\|Program_Rom:rom " "Elaborating entity \"Program_Rom\" for hierarchy \"top:top1\|Program_Rom:rom\"" {  } { { "design/top.sv" "rom" { Text "D:/code/hdl/DE0_CV_mid/design/top.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702625309019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack top:top1\|Stack:s " "Elaborating entity \"Stack\" for hierarchy \"top:top1\|Stack:s\"" {  } { { "design/top.sv" "s" { Text "D:/code/hdl/DE0_CV_mid/design/top.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702625309019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(10) " "Verilog HDL assignment warning at Stack.sv(10): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/Stack.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1702625309024 "|DE0_CV|top:top1|Stack:s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(17) " "Verilog HDL assignment warning at Stack.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/Stack.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1702625309025 "|DE0_CV|top:top1|Stack:s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(19) " "Verilog HDL assignment warning at Stack.sv(19): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "D:/code/hdl/DE0_CV_mid/design/Stack.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1702625309025 "|DE0_CV|top:top1|Stack:s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_128x8 top:top1\|single_port_ram_128x8:ram " "Elaborating entity \"single_port_ram_128x8\" for hierarchy \"top:top1\|single_port_ram_128x8:ram\"" {  } { { "design/top.sv" "ram" { Text "D:/code/hdl/DE0_CV_mid/design/top.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702625309027 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1702625309089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702625309130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 15:28:29 2023 " "Processing ended: Fri Dec 15 15:28:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702625309130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702625309130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702625309130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1702625309130 ""}
