Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Thu Oct 30 10:46:51 2014
| Host         : School-idea-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys4fpga_main_control_sets_placed.rpt
| Design       : nexys4fpga_main
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    46 |
| Minimum Number of register sites lost to control set restrictions |    87 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             229 |           75 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              97 |           32 |
| Yes          | No                    | No                     |             191 |           55 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             132 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------------+------------------+----------------+
|                        Clock Signal                        |                                           Enable Signal                                          |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------------+------------------+----------------+
|  PROJ2DEMO/instantiate_loader.jtag_loader_6_inst/shift_clk |                                                                                                  |                              |                1 |              1 |
|  JA_OBUF_BUFG[7]                                           | processor/flag_enable                                                                            | processor/internal_reset     |                1 |              2 |
|  JA_OBUF_BUFG[7]                                           | BOT/BOTSIMCPU/flag_enable                                                                        | BOT/BOTSIMCPU/internal_reset |                1 |              2 |
|  PROJ2DEMO/instantiate_loader.jtag_loader_6_inst/jtag_clk  |                                                                                                  |                              |                1 |              4 |
|  JA_OBUF_BUFG[7]                                           |                                                                                                  | processor/active_interrupt   |                2 |              4 |
|  JA_OBUF_BUFG[7]                                           | PROJ2DEMO/O4                                                                                     |                              |                1 |              4 |
|  JA_OBUF_BUFG[7]                                           | PROJ2DEMO/O6                                                                                     |                              |                1 |              4 |
|  JA_OBUF_BUFG[7]                                           | PROJ2DEMO/I18[0]                                                                                 |                              |                2 |              5 |
|  JA_OBUF_BUFG[7]                                           | PROJ2DEMO/I14[0]                                                                                 |                              |                1 |              5 |
|  JA_OBUF_BUFG[7]                                           | PROJ2DEMO/I17[0]                                                                                 |                              |                1 |              5 |
|  JA_OBUF_BUFG[7]                                           | PROJ2DEMO/I16[0]                                                                                 |                              |                2 |              5 |
|  JA_OBUF_BUFG[7]                                           | PROJ2DEMO/I15[0]                                                                                 |                              |                1 |              5 |
|  JA_OBUF_BUFG[7]                                           | PROJ2DEMO/I13[0]                                                                                 |                              |                1 |              5 |
|  JA_OBUF_BUFG[7]                                           | PROJ2DEMO/I19[0]                                                                                 |                              |                2 |              5 |
|  JA_OBUF_BUFG[7]                                           | PROJ2DEMO/I20[0]                                                                                 |                              |                1 |              5 |
|  JA_OBUF_BUFG[7]                                           |                                                                                                  | processor/internal_reset     |                3 |              6 |
|  JA_OBUF_BUFG[7]                                           |                                                                                                  | BOT/BOTSIMCPU/internal_reset |                3 |              6 |
|  JA_OBUF_BUFG[7]                                           | BOT/BOTSIMPGM/O4[0]                                                                              | DB/SR[0]                     |                3 |              8 |
|  JA_OBUF_BUFG[7]                                           | BOT/BOTSIMPGM/O2[0]                                                                              | DB/SR[0]                     |                4 |              8 |
|  JA_OBUF_BUFG[7]                                           | BOT/BOTSIMPGM/O1[0]                                                                              |                              |                3 |              8 |
|  JA_OBUF_BUFG[7]                                           | BOT/BOTSIMPGM/O3[0]                                                                              | DB/SR[0]                     |                3 |              8 |
|  JA_OBUF_BUFG[7]                                           | SSB/n_0_FSM_onehot_an[8]_i_1                                                                     | DB/SR[0]                     |                2 |              8 |
|  JA_OBUF_BUFG[7]                                           | BOT/BOTSIMCPU/spm_enable                                                                         |                              |                2 |              8 |
|  JA_OBUF_BUFG[7]                                           | processor/spm_enable                                                                             |                              |                2 |              8 |
|  JA_OBUF_BUFG[7]                                           | PROJ2DEMO/E[0]                                                                                   |                              |                2 |              8 |
|  JA_OBUF_BUFG[7]                                           |                                                                                                  | BOT/BOTSIMPGM/instruction[7] |                4 |              8 |
|  JA_OBUF_BUFG[7]                                           |                                                                                                  | PROJ2DEMO/instruction[7]     |                2 |              8 |
|  JA_OBUF_BUFG[7]                                           | BOT/BOTSIMPGM/E[0]                                                                               | DB/SR[0]                     |                4 |              8 |
|  JA_OBUF_BUFG[7]                                           | BOT/BOTSIMPGM/O7[0]                                                                              |                              |                4 |              8 |
|  JA_OBUF_BUFG[7]                                           | PROJ2DEMO/O5                                                                                     | PROJ2DEMO/O21                |                2 |              8 |
|  JA_OBUF_BUFG[7]                                           | BOT/BOTSIMPGM/O6[0]                                                                              | DB/SR[0]                     |                4 |              8 |
|  JA_OBUF_BUFG[7]                                           | PROJ2DEMO/O7                                                                                     | PROJ2DEMO/O22                |                2 |              8 |
|  JA_OBUF_BUFG[7]                                           | BOT/BOTSIMPGM/O5[0]                                                                              | DB/SR[0]                     |                2 |              8 |
|  JA_OBUF_BUFG[7]                                           | processor/p_1_in                                                                                 | processor/internal_reset     |                3 |             12 |
|  JA_OBUF_BUFG[7]                                           | BOT/BOTSIMCPU/p_1_in                                                                             | BOT/BOTSIMCPU/internal_reset |                3 |             12 |
|  PROJ2DEMO/instantiate_loader.jtag_loader_6_inst/shift_clk | PROJ2DEMO/instantiate_loader.jtag_loader_6_inst/shift                                            |                              |                6 |             14 |
|  JA_OBUF_BUFG[7]                                           | processor/p_1_in                                                                                 |                              |                2 |             16 |
|  JA_OBUF_BUFG[7]                                           | processor/register_enable                                                                        |                              |                2 |             16 |
|  JA_OBUF_BUFG[7]                                           | BOT/BOTSIMCPU/register_enable                                                                    |                              |                2 |             16 |
|  JA_OBUF_BUFG[7]                                           | BOT/BOTSIMCPU/p_1_in                                                                             |                              |                2 |             16 |
|  PROJ2DEMO/instantiate_loader.jtag_loader_6_inst/shift_clk | PROJ2DEMO/instantiate_loader.jtag_loader_6_inst/n_0_jtag_loader_gen.loop2[0].jtag_din_int[1]_i_1 |                              |                5 |             17 |
|  JA_OBUF_BUFG[7]                                           |                                                                                                  | DB/n_0_shift_pb0[3]_i_1      |                8 |             31 |
|  JA_OBUF_BUFG[7]                                           | BOT/WRLDIF/E[0]                                                                                  | DB/SR[0]                     |                7 |             32 |
|  JA_OBUF_BUFG[7]                                           |                                                                                                  | DB/SR[0]                     |               10 |             34 |
|  JA_OBUF_BUFG[7]                                           | DB/n_0_shift_pb0[3]_i_1                                                                          |                              |               22 |             88 |
|  JA_OBUF_BUFG[7]                                           |                                                                                                  |                              |               73 |            224 |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------------+------------------+----------------+


