<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/powerpc/gen5200/include/bsp/mscan-base.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_46af6cd0840f3f74e172e4a405a32223.html">powerpc</a></li><li class="navelem"><a class="el" href="dir_b906e655a8c29ef13667df83e5354eb3.html">gen5200</a></li><li class="navelem"><a class="el" href="dir_28f2746ddba3d21cdbad44220915e700.html">include</a></li><li class="navelem"><a class="el" href="dir_9469baae9e0da264086c8ab68c136615.html">bsp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mscan-base.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mscan-base_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (c) 2008</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Embedded Brains GmbH</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Obere Lagerstr. 30</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * D-82178 Puchheim</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Germany</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * rtems@embedded-brains.de</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * The license and distribution terms for this file may be</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#ifndef LIBBSP_MSCAN_BASE_H</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define LIBBSP_MSCAN_BASE_H</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &lt;bsp/mpc5200.h&gt;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define MSCAN_BIT_RATE_MIN 10000</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define MSCAN_BIT_RATE_MAX 1000000</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define MSCAN_BIT_RATE_DEFAULT 125000</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define MSCAN_FILTER_NUMBER_MIN 0</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define MSCAN_FILTER_NUMBER_2 2</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define MSCAN_FILTER_NUMBER_4 4</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define MSCAN_FILTER_NUMBER_MAX 8</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define MSCAN_FILTER_ID_DEFAULT 0U</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define MSCAN_FILTER_MASK_DEFAULT 0xffffffffU</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define MSCAN_TRANSMIT_BUFFER_NUMBER 3</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define CTL0_RXFRM               (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define CTL0_RXACT               (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define CTL0_CSWAI               (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define CTL0_SYNCH               (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define CTL0_TIME                (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define CTL0_WUPE                (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define CTL0_SLPRQ               (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define CTL0_INITRQ              (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define CTL1_CANE                (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define CTL1_CLKSRC              (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define CTL1_LOOPB               (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define CTL1_LISTEN              (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define CTL1_WUPM                (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define CTL1_SLPAK               (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define CTL1_INITAK              (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define BTR0_SJW_MASK            0xc0</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define BTR0_BRP_MASK            0x3f</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define BTR0_SJW( btr0)          ((btr0) &lt;&lt; 6)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define BTR0_BRP( btr0)          ((btr0) &lt;&lt; 0)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define BTR0_GET_SJW( btr0)      (((btr0) &amp; BTR0_SJW_MASK) &gt;&gt; 6)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define BTR0_GET_BRP( btr0)      (((btr0) &amp; BTR0_BRP_MASK) &gt;&gt; 0)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define BTR1_SAMP_MASK           0x80</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define BTR1_TSEG1_MASK          0x0f</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define BTR1_TSEG2_MASK          0x70</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define BTR1_SAMP                (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define BTR1_TSEG1( btr1)        ((btr1) &lt;&lt; 0)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define BTR1_TSEG2( btr1)        ((btr1) &lt;&lt; 4)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define BTR1_GET_TSEG1( btr0)    (((btr0) &amp; BTR1_TSEG1_MASK) &gt;&gt; 0)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define BTR1_GET_TSEG2( btr0)    (((btr0) &amp; BTR1_TSEG2_MASK) &gt;&gt; 4)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define RFLG_WUPIF               (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define RFLG_CSCIF               (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define RFLG_RSTAT_MASK          (3 &lt;&lt; 4)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define RFLG_RSTAT_OK            (0 &lt;&lt; 4)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define RFLG_RSTAT_WRN           (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define RFLG_RSTAT_ERR           (2 &lt;&lt; 4)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define RFLG_RSTAT_OFF           (3 &lt;&lt; 4)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define RFLG_TSTAT_MASK          (3 &lt;&lt; 2)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define RFLG_TSTAT_OK            (0 &lt;&lt; 2)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define RFLG_TSTAT_WRN           (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define RFLG_TSTAT_ERR           (2 &lt;&lt; 2)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define RFLG_TSTAT_OFF           (3 &lt;&lt; 2)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define RFLG_OVRIF               (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define RFLG_RXF                 (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define RFLG_GET_RX_STATE(rflg)  (((rflg) &gt;&gt; 4) &amp; 0x03)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define RFLG_GET_TX_STATE(rflg)  (((rflg) &gt;&gt; 2) &amp; 0x03)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define RIER_WUPIE               (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define RIER_CSCIE               (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define RIER_RSTAT(rier)         ((rier) &lt;&lt; 4)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define RIER_TSTAT(rier)         ((rier) &lt;&lt; 2)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define RIER_OVRIE               (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define RIER_RXFIE               (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define TFLG_TXE2                (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define TFLG_TXE1                (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define TFLG_TXE0                (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define TIER_TXEI2               (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define TIER_TXEI1               (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define TIER_TXEI0               (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define TARQ_ABTRQ2              (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define TARQ_ABTRQ1              (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define TARQ_ABTRQ0              (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define TAAK_ABTRQ2              (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define TAAK_ABTRQ1              (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define TAAK_ABTRQ0              (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define BSEL_TX2                 (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define BSEL_TX1                 (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define BSEL_TX0                 (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define IDAC_IDAM1               (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define IDAC_IDAM0               (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define IDAC_IDAM                (IDAC_IDAM1 | IDAC_IDAM0)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define IDAC_IDHIT( idac)        ((idac) &amp; 0x7)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">  242</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>mpc5200_mscan <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="structmscan__context.html">  248</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  uint8_t ctl0;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  uint8_t rier;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  uint8_t tier;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;} <a class="code" href="structmscan__context.html">mscan_context</a>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#ga8b80a3020d69fd2993928c0aae87b068">mscan_enable</a>( <span class="keyword">volatile</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a> *m, <span class="keywordtype">unsigned</span> bit_rate);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gad8c8f94ea2a29e3052664a870319cbec">mscan_disable</a>( <span class="keyword">volatile</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a> *m);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gad41e407b85565ec829d2d47f3ae874a2">mscan_interrupts_disable</a>( <span class="keyword">volatile</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a> *m);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gab0041bb347543a53b2f8bcde1cc6a586">mscan_set_bit_rate</a>( <span class="keyword">volatile</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a> *m, <span class="keywordtype">unsigned</span> bit_rate);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#ga587e0d7b0c1d090fda013c551f02a3f7">mscan_initialization_mode_enter</a>( <span class="keyword">volatile</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a> *m, <a class="code" href="structmscan__context.html">mscan_context</a> *<a class="code" href="sun4u_2tlb_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#ga29478727b755ce8d81ded34969194a1b">mscan_initialization_mode_leave</a>( <span class="keyword">volatile</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a> *m, <span class="keyword">const</span> <a class="code" href="structmscan__context.html">mscan_context</a> *<a class="code" href="sun4u_2tlb_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a>);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gad83ce6a322af397faaf49fa15e2b5796">mscan_sleep_mode_enter</a>( <span class="keyword">volatile</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a> *m);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#ga189ba2bd33b05769166ff5c105af3395">mscan_sleep_mode_leave</a>( <span class="keyword">volatile</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a> *m);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="keyword">volatile</span> uint8_t *<a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gadfc7768cf5d070c658a72c4c4a52ec48">mscan_id_acceptance_register</a>( <span class="keyword">volatile</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a> *m, <span class="keywordtype">unsigned</span> i);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="keyword">volatile</span> uint8_t *<a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#ga59f5c272b5395fa083348d087fd4c34e">mscan_id_mask_register</a>( <span class="keyword">volatile</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a> *m, <span class="keywordtype">unsigned</span> i);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gae319b1e5e7cf1062871cf930633ccf0c">mscan_filter_number</a>( <span class="keyword">volatile</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a> *m);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gab1e2410b46710969d0b6c886e1eb4eb4">mscan_set_filter_number</a>( <span class="keyword">volatile</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a> *m, <span class="keywordtype">unsigned</span> number);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gafae77c5bbc712dd3fe5e7432462e3d08">mscan_filter_operation</a>( <span class="keyword">volatile</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a> *m, <span class="keywordtype">bool</span> set, <span class="keywordtype">unsigned</span> index, uint32_t *<span class="keywordtype">id</span>, uint32_t *mask);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gaea10ec6ee1163bdb33ff13b21332dfd7">mscan_filter_clear</a>( <span class="keyword">volatile</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a> *m);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#ga0f5f444e543a0629b59ee4e286ee30d8">mscan_get_error_counters</a>( <span class="keyword">volatile</span> <a class="code" href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a> *m, <span class="keywordtype">unsigned</span> *rec, <span class="keywordtype">unsigned</span> *tec);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LIBBSP_MSCAN_BASE_H */</span><span class="preprocessor"></span></div><div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_ga29478727b755ce8d81ded34969194a1b"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#ga29478727b755ce8d81ded34969194a1b">mscan_initialization_mode_leave</a></div><div class="ttdeci">void mscan_initialization_mode_leave(volatile mscan *m, const mscan_context *context)</div><div class="ttdoc">Leave initialization mode for the MSCAN module m.</div><div class="ttdef"><b>Definition:</b> mscan-base.c:240</div></div>
<div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_gaea10ec6ee1163bdb33ff13b21332dfd7"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gaea10ec6ee1163bdb33ff13b21332dfd7">mscan_filter_clear</a></div><div class="ttdeci">void mscan_filter_clear(volatile mscan *m)</div><div class="ttdoc">Sets the filter ID and mask registers of the MSCAN module m to default values.</div><div class="ttdef"><b>Definition:</b> mscan-base.c:338</div></div>
<div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_gad41e407b85565ec829d2d47f3ae874a2"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gad41e407b85565ec829d2d47f3ae874a2">mscan_interrupts_disable</a></div><div class="ttdeci">void mscan_interrupts_disable(volatile mscan *m)</div><div class="ttdoc">Disables all interrupts for the MSCAN module m.</div><div class="ttdef"><b>Definition:</b> mscan-base.c:208</div></div>
<div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_gae319b1e5e7cf1062871cf930633ccf0c"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gae319b1e5e7cf1062871cf930633ccf0c">mscan_filter_number</a></div><div class="ttdeci">unsigned mscan_filter_number(volatile mscan *m)</div><div class="ttdoc">Returns the number of active filters of the MSCAN module m.</div><div class="ttdef"><b>Definition:</b> mscan-base.c:373</div></div>
<div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_gab0041bb347543a53b2f8bcde1cc6a586"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gab0041bb347543a53b2f8bcde1cc6a586">mscan_set_bit_rate</a></div><div class="ttdeci">bool mscan_set_bit_rate(volatile mscan *m, unsigned bit_rate)</div><div class="ttdoc">Sets the bit rate for the MSCAN module m to can_bit_rate in [bits/s].</div><div class="ttdef"><b>Definition:</b> mscan-base.c:143</div></div>
<div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_gad8c8f94ea2a29e3052664a870319cbec"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gad8c8f94ea2a29e3052664a870319cbec">mscan_disable</a></div><div class="ttdeci">void mscan_disable(volatile mscan *m)</div><div class="ttdoc">Disables the MSCAN module m.</div><div class="ttdef"><b>Definition:</b> mscan-base.c:320</div></div>
<div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_gadfc7768cf5d070c658a72c4c4a52ec48"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gadfc7768cf5d070c658a72c4c4a52ec48">mscan_id_acceptance_register</a></div><div class="ttdeci">volatile uint8_t * mscan_id_acceptance_register(volatile mscan *m, unsigned i)</div><div class="ttdoc">Returns the address of the CANIDAR register with index i of the MSCAN module m.</div><div class="ttdef"><b>Definition:</b> mscan-base.c:435</div></div>
<div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_gafae77c5bbc712dd3fe5e7432462e3d08"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gafae77c5bbc712dd3fe5e7432462e3d08">mscan_filter_operation</a></div><div class="ttdeci">bool mscan_filter_operation(volatile mscan *m, bool set, unsigned index, uint32_t *id, uint32_t *mask)</div><div class="ttdoc">Sets or gets the filter ID and mask in id and mask depending on set of MSCAN module m....</div><div class="ttdef"><b>Definition:</b> mscan-base.c:480</div></div>
<div class="ttc" id="structmscan__context_html"><div class="ttname"><a href="structmscan__context.html">mscan_context</a></div><div class="ttdoc">MSCAN context that has to be saved throughout the initialization mode.</div><div class="ttdef"><b>Definition:</b> mscan-base.h:248</div></div>
<div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_ga8b80a3020d69fd2993928c0aae87b068"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#ga8b80a3020d69fd2993928c0aae87b068">mscan_enable</a></div><div class="ttdeci">bool mscan_enable(volatile mscan *m, unsigned bit_rate)</div><div class="ttdoc">Enables and initializes the MSCAN module m.</div><div class="ttdef"><b>Definition:</b> mscan-base.c:287</div></div>
<div class="ttc" id="sun4u_2tlb_8h_html_a9b4a99475e2709333b8e5d70483173f1"><div class="ttname"><a href="sun4u_2tlb_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a></div><div class="ttdeci">unsigned context</div><div class="ttdef"><b>Definition:</b> tlb.h:108</div></div>
<div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_gab1e2410b46710969d0b6c886e1eb4eb4"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gab1e2410b46710969d0b6c886e1eb4eb4">mscan_set_filter_number</a></div><div class="ttdeci">bool mscan_set_filter_number(volatile mscan *m, unsigned number)</div><div class="ttdoc">Sets the number of active filters of the MSCAN module m to number and returns true if number is valid...</div><div class="ttdef"><b>Definition:</b> mscan-base.c:396</div></div>
<div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_ga189ba2bd33b05769166ff5c105af3395"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#ga189ba2bd33b05769166ff5c105af3395">mscan_sleep_mode_leave</a></div><div class="ttdeci">void mscan_sleep_mode_leave(volatile mscan *m)</div><div class="ttdoc">Leave sleep mode for the MSCAN module m.</div><div class="ttdef"><b>Definition:</b> mscan-base.c:271</div></div>
<div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_gad83ce6a322af397faaf49fa15e2b5796"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gad83ce6a322af397faaf49fa15e2b5796">mscan_sleep_mode_enter</a></div><div class="ttdeci">void mscan_sleep_mode_enter(volatile mscan *m)</div><div class="ttdoc">Enter sleep mode for the MSCAN module m.</div><div class="ttdef"><b>Definition:</b> mscan-base.c:262</div></div>
<div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_ga587e0d7b0c1d090fda013c551f02a3f7"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#ga587e0d7b0c1d090fda013c551f02a3f7">mscan_initialization_mode_enter</a></div><div class="ttdeci">void mscan_initialization_mode_enter(volatile mscan *m, mscan_context *context)</div><div class="ttdoc">Enter initialization mode for the MSCAN module m.</div><div class="ttdef"><b>Definition:</b> mscan-base.c:219</div></div>
<div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_gacfd56a4a482c5e7da2cff003284b2d51"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#gacfd56a4a482c5e7da2cff003284b2d51">mscan</a></div><div class="ttdeci">struct mpc5200_mscan mscan</div><div class="ttdoc">MSCAN registers.</div><div class="ttdef"><b>Definition:</b> mscan-base.h:242</div></div>
<div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_ga59f5c272b5395fa083348d087fd4c34e"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#ga59f5c272b5395fa083348d087fd4c34e">mscan_id_mask_register</a></div><div class="ttdeci">volatile uint8_t * mscan_id_mask_register(volatile mscan *m, unsigned i)</div><div class="ttdoc">Returns the address of the CANIDMR register with index i of the MSCAN module m.</div><div class="ttdef"><b>Definition:</b> mscan-base.c:457</div></div>
<div class="ttc" id="group__RTEMSBSPsPowerPCGen5200MSCAN_html_ga0f5f444e543a0629b59ee4e286ee30d8"><div class="ttname"><a href="group__RTEMSBSPsPowerPCGen5200MSCAN.html#ga0f5f444e543a0629b59ee4e286ee30d8">mscan_get_error_counters</a></div><div class="ttdeci">void mscan_get_error_counters(volatile mscan *m, unsigned *rec, unsigned *tec)</div><div class="ttdoc">Returns the receiver and transmitter error counter values in rec and tec of MSCAN module m.</div><div class="ttdef"><b>Definition:</b> mscan-base.c:536</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
