
06_PWM_GTM.elf:     file format elf32-tricore

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .bmhd_0       00000020  80000000  80000000  00000274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .bmhd_1       00000020  80020000  80020000  00005de0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .startup      0000000c  80000020  80000020  00000294  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .interface_const 00000000  80000040  80000040  0000603c  2**0
                  CONTENTS
  4 .traptab_tc0  00000100  80000100  80000100  000002a0  2**5
                  CONTENTS, ALLOC, LOAD, CODE
  5 .rodata       00000338  80000200  80000200  000003a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .CPU2.zbss    00000000  50000000  50000000  0000603c  2**0
                  CONTENTS
  7 .CPU2.bss     00000000  50000000  50000000  0000603c  2**0
                  CONTENTS
  8 .CPU1.zbss    00000000  60000000  60000000  0000603c  2**0
                  CONTENTS
  9 .CPU1.bss     00000000  6000119c  6000119c  0000603c  2**0
                  CONTENTS
 10 .CPU0.zbss    00000000  70000000  70000000  0000603c  2**0
                  CONTENTS
 11 .CPU0.bss     00000000  70000000  70000000  0000603c  2**0
                  CONTENTS
 12 .zbss         00000000  60000000  801f6300  00000000  2**0
                  ALLOC
 13 .sbss         00000000  60000000  801f6300  00000000  2**0
                  ALLOC, SMALL_DATA
 14 .bss          0000017c  60000020  801f631c  00006040  2**3
                  ALLOC
 15 .CPU2.zdata   00000000  50000000  50000000  0000603c  2**0
                  CONTENTS
 16 .CPU2.data    00000000  50000000  50000000  0000603c  2**0
                  CONTENTS
 17 .CPU1.zdata   00000000  60000000  60000000  0000603c  2**0
                  CONTENTS
 18 .CPU1.data    00000000  6000119c  6000119c  0000603c  2**0
                  CONTENTS
 19 .CPU0.zdata   00000000  70000000  70000000  0000603c  2**0
                  CONTENTS
 20 .CPU0.data    00000000  70000000  70000000  0000603c  2**0
                  CONTENTS
 21 .zdata        00000000  60000000  801f631c  0000603c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 22 .sdata        00000000  60000000  801f631c  0000603c  2**0
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
 23 .data         0000001c  60000000  801f6300  00006020  2**3
                  CONTENTS, ALLOC, LOAD, DATA
 24 .lmu_zdata    00000000  90000000  90000000  0000603c  2**0
                  CONTENTS
 25 .lmu_sdata    00000000  90000000  90000000  0000603c  2**0
                  CONTENTS
 26 .lmu_data     00000000  90000000  90000000  0000603c  2**0
                  CONTENTS
 27 .CPU0.psram_text 00000000  70100000  70100000  0000603c  2**0
                  CONTENTS
 28 .CPU1.psram_text 00000000  60100000  60100000  0000603c  2**0
                  CONTENTS
 29 .CPU2.psram_text 00000000  50100000  50100000  0000603c  2**0
                  CONTENTS
 30 .text         000056d4  80000538  80000538  000006d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .init         0000000c  80005c0c  80005c0c  00005dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .fini         00000008  80005c18  80005c18  00005db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .eh_frame     00000000  80005c20  80005c20  0000603c  2**0
                  CONTENTS
 34 .gcc_except_table 00000000  80005c20  80005c20  0000603c  2**0
                  CONTENTS
 35 .ctors        00000010  80005c20  80005c20  00005dc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 36 .dtors        00000010  80005c30  80005c30  00005dd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 37 .traptab_tc2  00000100  801f6100  801f6100  00005e20  2**5
                  CONTENTS, ALLOC, LOAD, CODE
 38 .traptab_tc1  00000100  801f6200  801f6200  00005f20  2**5
                  CONTENTS, ALLOC, LOAD, CODE
 39 .heap         00001000  6000019c  801f631c  0000603c  2**0
                  ALLOC
 40 .CPU2.ustack  00000800  5001ae00  5001ae00  00000274  2**0
                  ALLOC
 41 .CPU2.istack  00000400  5001b700  5001b700  00000274  2**0
                  ALLOC
 42 .CPU2.csa     00002000  5001bc00  5001bc00  00000274  2**0
                  ALLOC
 43 .CPU1.ustack  00000800  6001ae00  6001ae00  00000274  2**0
                  ALLOC
 44 .CPU1.istack  00000400  6001b700  6001b700  00000274  2**0
                  ALLOC
 45 .CPU1.csa     00002000  6001bc00  6001bc00  00000274  2**0
                  ALLOC
 46 .CPU0.ustack  00000800  70018e00  70018e00  00000274  2**0
                  ALLOC
 47 .CPU0.istack  00000400  70019700  70019700  00000274  2**0
                  ALLOC
 48 .CPU0.csa     00002000  70019c00  70019c00  00000274  2**0
                  ALLOC
 49 .inttab_tc0_000 00000000  801f4000  801f4000  0000603c  2**0
                  CONTENTS
 50 .inttab_tc0_001 00000000  801f4020  801f4020  0000603c  2**0
                  CONTENTS
 51 .inttab_tc0_002 00000000  801f4040  801f4040  0000603c  2**0
                  CONTENTS
 52 .inttab_tc0_003 00000000  801f4060  801f4060  0000603c  2**0
                  CONTENTS
 53 .inttab_tc0_004 00000000  801f4080  801f4080  0000603c  2**0
                  CONTENTS
 54 .inttab_tc0_005 00000000  801f40a0  801f40a0  0000603c  2**0
                  CONTENTS
 55 .inttab_tc0_006 00000000  801f40c0  801f40c0  0000603c  2**0
                  CONTENTS
 56 .inttab_tc0_007 00000000  801f40e0  801f40e0  0000603c  2**0
                  CONTENTS
 57 .inttab_tc0_008 00000000  801f4100  801f4100  0000603c  2**0
                  CONTENTS
 58 .inttab_tc0_009 00000000  801f4120  801f4120  0000603c  2**0
                  CONTENTS
 59 .inttab_tc0_00A 00000000  801f4140  801f4140  0000603c  2**0
                  CONTENTS
 60 .inttab_tc0_00B 00000000  801f4160  801f4160  0000603c  2**0
                  CONTENTS
 61 .inttab_tc0_00C 00000000  801f4180  801f4180  0000603c  2**0
                  CONTENTS
 62 .inttab_tc0_00D 00000000  801f41a0  801f41a0  0000603c  2**0
                  CONTENTS
 63 .inttab_tc0_00E 00000000  801f41c0  801f41c0  0000603c  2**0
                  CONTENTS
 64 .inttab_tc0_00F 00000000  801f41e0  801f41e0  0000603c  2**0
                  CONTENTS
 65 .inttab_tc0_010 00000000  801f4200  801f4200  0000603c  2**0
                  CONTENTS
 66 .inttab_tc0_011 00000000  801f4220  801f4220  0000603c  2**0
                  CONTENTS
 67 .inttab_tc0_012 00000000  801f4240  801f4240  0000603c  2**0
                  CONTENTS
 68 .inttab_tc0_013 00000000  801f4260  801f4260  0000603c  2**0
                  CONTENTS
 69 .inttab_tc0_014 00000000  801f4280  801f4280  0000603c  2**0
                  CONTENTS
 70 .inttab_tc0_015 00000000  801f42a0  801f42a0  0000603c  2**0
                  CONTENTS
 71 .inttab_tc0_016 00000000  801f42c0  801f42c0  0000603c  2**0
                  CONTENTS
 72 .inttab_tc0_017 00000000  801f42e0  801f42e0  0000603c  2**0
                  CONTENTS
 73 .inttab_tc0_018 00000000  801f4300  801f4300  0000603c  2**0
                  CONTENTS
 74 .inttab_tc0_019 00000000  801f4320  801f4320  0000603c  2**0
                  CONTENTS
 75 .inttab_tc0_01A 00000000  801f4340  801f4340  0000603c  2**0
                  CONTENTS
 76 .inttab_tc0_01B 00000000  801f4360  801f4360  0000603c  2**0
                  CONTENTS
 77 .inttab_tc0_01C 00000000  801f4380  801f4380  0000603c  2**0
                  CONTENTS
 78 .inttab_tc0_01D 00000000  801f43a0  801f43a0  0000603c  2**0
                  CONTENTS
 79 .inttab_tc0_01E 00000000  801f43c0  801f43c0  0000603c  2**0
                  CONTENTS
 80 .inttab_tc0_01F 00000000  801f43e0  801f43e0  0000603c  2**0
                  CONTENTS
 81 .inttab_tc0_020 00000000  801f4400  801f4400  0000603c  2**0
                  CONTENTS
 82 .inttab_tc0_021 00000000  801f4420  801f4420  0000603c  2**0
                  CONTENTS
 83 .inttab_tc0_022 00000000  801f4440  801f4440  0000603c  2**0
                  CONTENTS
 84 .inttab_tc0_023 00000000  801f4460  801f4460  0000603c  2**0
                  CONTENTS
 85 .inttab_tc0_024 00000000  801f4480  801f4480  0000603c  2**0
                  CONTENTS
 86 .inttab_tc0_025 00000000  801f44a0  801f44a0  0000603c  2**0
                  CONTENTS
 87 .inttab_tc0_026 00000000  801f44c0  801f44c0  0000603c  2**0
                  CONTENTS
 88 .inttab_tc0_027 00000000  801f44e0  801f44e0  0000603c  2**0
                  CONTENTS
 89 .inttab_tc0_028 00000000  801f4500  801f4500  0000603c  2**0
                  CONTENTS
 90 .inttab_tc0_029 00000000  801f4520  801f4520  0000603c  2**0
                  CONTENTS
 91 .inttab_tc0_02A 00000000  801f4540  801f4540  0000603c  2**0
                  CONTENTS
 92 .inttab_tc0_02B 00000000  801f4560  801f4560  0000603c  2**0
                  CONTENTS
 93 .inttab_tc0_02C 00000000  801f4580  801f4580  0000603c  2**0
                  CONTENTS
 94 .inttab_tc0_02D 00000000  801f45a0  801f45a0  0000603c  2**0
                  CONTENTS
 95 .inttab_tc0_02E 00000000  801f45c0  801f45c0  0000603c  2**0
                  CONTENTS
 96 .inttab_tc0_02F 00000000  801f45e0  801f45e0  0000603c  2**0
                  CONTENTS
 97 .inttab_tc0_030 00000000  801f4600  801f4600  0000603c  2**0
                  CONTENTS
 98 .inttab_tc0_031 00000000  801f4620  801f4620  0000603c  2**0
                  CONTENTS
 99 .inttab_tc0_032 00000000  801f4640  801f4640  0000603c  2**0
                  CONTENTS
100 .inttab_tc0_033 00000000  801f4660  801f4660  0000603c  2**0
                  CONTENTS
101 .inttab_tc0_034 00000000  801f4680  801f4680  0000603c  2**0
                  CONTENTS
102 .inttab_tc0_035 00000000  801f46a0  801f46a0  0000603c  2**0
                  CONTENTS
103 .inttab_tc0_036 00000000  801f46c0  801f46c0  0000603c  2**0
                  CONTENTS
104 .inttab_tc0_037 00000000  801f46e0  801f46e0  0000603c  2**0
                  CONTENTS
105 .inttab_tc0_038 00000000  801f4700  801f4700  0000603c  2**0
                  CONTENTS
106 .inttab_tc0_039 00000000  801f4720  801f4720  0000603c  2**0
                  CONTENTS
107 .inttab_tc0_03A 00000000  801f4740  801f4740  0000603c  2**0
                  CONTENTS
108 .inttab_tc0_03B 00000000  801f4760  801f4760  0000603c  2**0
                  CONTENTS
109 .inttab_tc0_03C 00000000  801f4780  801f4780  0000603c  2**0
                  CONTENTS
110 .inttab_tc0_03D 00000000  801f47a0  801f47a0  0000603c  2**0
                  CONTENTS
111 .inttab_tc0_03E 00000000  801f47c0  801f47c0  0000603c  2**0
                  CONTENTS
112 .inttab_tc0_03F 00000000  801f47e0  801f47e0  0000603c  2**0
                  CONTENTS
113 .inttab_tc0_040 00000000  801f4800  801f4800  0000603c  2**0
                  CONTENTS
114 .inttab_tc0_041 00000000  801f4820  801f4820  0000603c  2**0
                  CONTENTS
115 .inttab_tc0_042 00000000  801f4840  801f4840  0000603c  2**0
                  CONTENTS
116 .inttab_tc0_043 00000000  801f4860  801f4860  0000603c  2**0
                  CONTENTS
117 .inttab_tc0_044 00000000  801f4880  801f4880  0000603c  2**0
                  CONTENTS
118 .inttab_tc0_045 00000000  801f48a0  801f48a0  0000603c  2**0
                  CONTENTS
119 .inttab_tc0_046 00000000  801f48c0  801f48c0  0000603c  2**0
                  CONTENTS
120 .inttab_tc0_047 00000000  801f48e0  801f48e0  0000603c  2**0
                  CONTENTS
121 .inttab_tc0_048 00000000  801f4900  801f4900  0000603c  2**0
                  CONTENTS
122 .inttab_tc0_049 00000000  801f4920  801f4920  0000603c  2**0
                  CONTENTS
123 .inttab_tc0_04A 00000000  801f4940  801f4940  0000603c  2**0
                  CONTENTS
124 .inttab_tc0_04B 00000000  801f4960  801f4960  0000603c  2**0
                  CONTENTS
125 .inttab_tc0_04C 00000000  801f4980  801f4980  0000603c  2**0
                  CONTENTS
126 .inttab_tc0_04D 00000000  801f49a0  801f49a0  0000603c  2**0
                  CONTENTS
127 .inttab_tc0_04E 00000000  801f49c0  801f49c0  0000603c  2**0
                  CONTENTS
128 .inttab_tc0_04F 00000000  801f49e0  801f49e0  0000603c  2**0
                  CONTENTS
129 .inttab_tc0_050 00000000  801f4a00  801f4a00  0000603c  2**0
                  CONTENTS
130 .inttab_tc0_051 00000000  801f4a20  801f4a20  0000603c  2**0
                  CONTENTS
131 .inttab_tc0_052 00000000  801f4a40  801f4a40  0000603c  2**0
                  CONTENTS
132 .inttab_tc0_053 00000000  801f4a60  801f4a60  0000603c  2**0
                  CONTENTS
133 .inttab_tc0_054 00000000  801f4a80  801f4a80  0000603c  2**0
                  CONTENTS
134 .inttab_tc0_055 00000000  801f4aa0  801f4aa0  0000603c  2**0
                  CONTENTS
135 .inttab_tc0_056 00000000  801f4ac0  801f4ac0  0000603c  2**0
                  CONTENTS
136 .inttab_tc0_057 00000000  801f4ae0  801f4ae0  0000603c  2**0
                  CONTENTS
137 .inttab_tc0_058 00000000  801f4b00  801f4b00  0000603c  2**0
                  CONTENTS
138 .inttab_tc0_059 00000000  801f4b20  801f4b20  0000603c  2**0
                  CONTENTS
139 .inttab_tc0_05A 00000000  801f4b40  801f4b40  0000603c  2**0
                  CONTENTS
140 .inttab_tc0_05B 00000000  801f4b60  801f4b60  0000603c  2**0
                  CONTENTS
141 .inttab_tc0_05C 00000000  801f4b80  801f4b80  0000603c  2**0
                  CONTENTS
142 .inttab_tc0_05D 00000000  801f4ba0  801f4ba0  0000603c  2**0
                  CONTENTS
143 .inttab_tc0_05E 00000000  801f4bc0  801f4bc0  0000603c  2**0
                  CONTENTS
144 .inttab_tc0_05F 00000000  801f4be0  801f4be0  0000603c  2**0
                  CONTENTS
145 .inttab_tc0_060 00000000  801f4c00  801f4c00  0000603c  2**0
                  CONTENTS
146 .inttab_tc0_061 00000000  801f4c20  801f4c20  0000603c  2**0
                  CONTENTS
147 .inttab_tc0_062 00000000  801f4c40  801f4c40  0000603c  2**0
                  CONTENTS
148 .inttab_tc0_063 00000000  801f4c60  801f4c60  0000603c  2**0
                  CONTENTS
149 .inttab_tc0_064 0000000e  801f4c80  801f4c80  00005e00  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
150 .inttab_tc0_065 00000000  801f4ca0  801f4ca0  0000603c  2**0
                  CONTENTS
151 .inttab_tc0_066 00000000  801f4cc0  801f4cc0  0000603c  2**0
                  CONTENTS
152 .inttab_tc0_067 00000000  801f4ce0  801f4ce0  0000603c  2**0
                  CONTENTS
153 .inttab_tc0_068 00000000  801f4d00  801f4d00  0000603c  2**0
                  CONTENTS
154 .inttab_tc0_069 00000000  801f4d20  801f4d20  0000603c  2**0
                  CONTENTS
155 .inttab_tc0_06A 00000000  801f4d40  801f4d40  0000603c  2**0
                  CONTENTS
156 .inttab_tc0_06B 00000000  801f4d60  801f4d60  0000603c  2**0
                  CONTENTS
157 .inttab_tc0_06C 00000000  801f4d80  801f4d80  0000603c  2**0
                  CONTENTS
158 .inttab_tc0_06D 00000000  801f4da0  801f4da0  0000603c  2**0
                  CONTENTS
159 .inttab_tc0_06E 00000000  801f4dc0  801f4dc0  0000603c  2**0
                  CONTENTS
160 .inttab_tc0_06F 00000000  801f4de0  801f4de0  0000603c  2**0
                  CONTENTS
161 .inttab_tc0_070 00000000  801f4e00  801f4e00  0000603c  2**0
                  CONTENTS
162 .inttab_tc0_071 00000000  801f4e20  801f4e20  0000603c  2**0
                  CONTENTS
163 .inttab_tc0_072 00000000  801f4e40  801f4e40  0000603c  2**0
                  CONTENTS
164 .inttab_tc0_073 00000000  801f4e60  801f4e60  0000603c  2**0
                  CONTENTS
165 .inttab_tc0_074 00000000  801f4e80  801f4e80  0000603c  2**0
                  CONTENTS
166 .inttab_tc0_075 00000000  801f4ea0  801f4ea0  0000603c  2**0
                  CONTENTS
167 .inttab_tc0_076 00000000  801f4ec0  801f4ec0  0000603c  2**0
                  CONTENTS
168 .inttab_tc0_077 00000000  801f4ee0  801f4ee0  0000603c  2**0
                  CONTENTS
169 .inttab_tc0_078 00000000  801f4f00  801f4f00  0000603c  2**0
                  CONTENTS
170 .inttab_tc0_079 00000000  801f4f20  801f4f20  0000603c  2**0
                  CONTENTS
171 .inttab_tc0_07A 00000000  801f4f40  801f4f40  0000603c  2**0
                  CONTENTS
172 .inttab_tc0_07B 00000000  801f4f60  801f4f60  0000603c  2**0
                  CONTENTS
173 .inttab_tc0_07C 00000000  801f4f80  801f4f80  0000603c  2**0
                  CONTENTS
174 .inttab_tc0_07D 00000000  801f4fa0  801f4fa0  0000603c  2**0
                  CONTENTS
175 .inttab_tc0_07E 00000000  801f4fc0  801f4fc0  0000603c  2**0
                  CONTENTS
176 .inttab_tc0_07F 00000000  801f4fe0  801f4fe0  0000603c  2**0
                  CONTENTS
177 .inttab_tc0_080 00000000  801f5000  801f5000  0000603c  2**0
                  CONTENTS
178 .inttab_tc0_081 00000000  801f5020  801f5020  0000603c  2**0
                  CONTENTS
179 .inttab_tc0_082 00000000  801f5040  801f5040  0000603c  2**0
                  CONTENTS
180 .inttab_tc0_083 00000000  801f5060  801f5060  0000603c  2**0
                  CONTENTS
181 .inttab_tc0_084 00000000  801f5080  801f5080  0000603c  2**0
                  CONTENTS
182 .inttab_tc0_085 00000000  801f50a0  801f50a0  0000603c  2**0
                  CONTENTS
183 .inttab_tc0_086 00000000  801f50c0  801f50c0  0000603c  2**0
                  CONTENTS
184 .inttab_tc0_087 00000000  801f50e0  801f50e0  0000603c  2**0
                  CONTENTS
185 .inttab_tc0_088 00000000  801f5100  801f5100  0000603c  2**0
                  CONTENTS
186 .inttab_tc0_089 00000000  801f5120  801f5120  0000603c  2**0
                  CONTENTS
187 .inttab_tc0_08A 00000000  801f5140  801f5140  0000603c  2**0
                  CONTENTS
188 .inttab_tc0_08B 00000000  801f5160  801f5160  0000603c  2**0
                  CONTENTS
189 .inttab_tc0_08C 00000000  801f5180  801f5180  0000603c  2**0
                  CONTENTS
190 .inttab_tc0_08D 00000000  801f51a0  801f51a0  0000603c  2**0
                  CONTENTS
191 .inttab_tc0_08E 00000000  801f51c0  801f51c0  0000603c  2**0
                  CONTENTS
192 .inttab_tc0_08F 00000000  801f51e0  801f51e0  0000603c  2**0
                  CONTENTS
193 .inttab_tc0_090 00000000  801f5200  801f5200  0000603c  2**0
                  CONTENTS
194 .inttab_tc0_091 00000000  801f5220  801f5220  0000603c  2**0
                  CONTENTS
195 .inttab_tc0_092 00000000  801f5240  801f5240  0000603c  2**0
                  CONTENTS
196 .inttab_tc0_093 00000000  801f5260  801f5260  0000603c  2**0
                  CONTENTS
197 .inttab_tc0_094 00000000  801f5280  801f5280  0000603c  2**0
                  CONTENTS
198 .inttab_tc0_095 00000000  801f52a0  801f52a0  0000603c  2**0
                  CONTENTS
199 .inttab_tc0_096 00000000  801f52c0  801f52c0  0000603c  2**0
                  CONTENTS
200 .inttab_tc0_097 00000000  801f52e0  801f52e0  0000603c  2**0
                  CONTENTS
201 .inttab_tc0_098 00000000  801f5300  801f5300  0000603c  2**0
                  CONTENTS
202 .inttab_tc0_099 00000000  801f5320  801f5320  0000603c  2**0
                  CONTENTS
203 .inttab_tc0_09A 00000000  801f5340  801f5340  0000603c  2**0
                  CONTENTS
204 .inttab_tc0_09B 00000000  801f5360  801f5360  0000603c  2**0
                  CONTENTS
205 .inttab_tc0_09C 00000000  801f5380  801f5380  0000603c  2**0
                  CONTENTS
206 .inttab_tc0_09D 00000000  801f53a0  801f53a0  0000603c  2**0
                  CONTENTS
207 .inttab_tc0_09E 00000000  801f53c0  801f53c0  0000603c  2**0
                  CONTENTS
208 .inttab_tc0_09F 00000000  801f53e0  801f53e0  0000603c  2**0
                  CONTENTS
209 .inttab_tc0_0A0 00000000  801f5400  801f5400  0000603c  2**0
                  CONTENTS
210 .inttab_tc0_0A1 00000000  801f5420  801f5420  0000603c  2**0
                  CONTENTS
211 .inttab_tc0_0A2 00000000  801f5440  801f5440  0000603c  2**0
                  CONTENTS
212 .inttab_tc0_0A3 00000000  801f5460  801f5460  0000603c  2**0
                  CONTENTS
213 .inttab_tc0_0A4 00000000  801f5480  801f5480  0000603c  2**0
                  CONTENTS
214 .inttab_tc0_0A5 00000000  801f54a0  801f54a0  0000603c  2**0
                  CONTENTS
215 .inttab_tc0_0A6 00000000  801f54c0  801f54c0  0000603c  2**0
                  CONTENTS
216 .inttab_tc0_0A7 00000000  801f54e0  801f54e0  0000603c  2**0
                  CONTENTS
217 .inttab_tc0_0A8 00000000  801f5500  801f5500  0000603c  2**0
                  CONTENTS
218 .inttab_tc0_0A9 00000000  801f5520  801f5520  0000603c  2**0
                  CONTENTS
219 .inttab_tc0_0AA 00000000  801f5540  801f5540  0000603c  2**0
                  CONTENTS
220 .inttab_tc0_0AB 00000000  801f5560  801f5560  0000603c  2**0
                  CONTENTS
221 .inttab_tc0_0AC 00000000  801f5580  801f5580  0000603c  2**0
                  CONTENTS
222 .inttab_tc0_0AD 00000000  801f55a0  801f55a0  0000603c  2**0
                  CONTENTS
223 .inttab_tc0_0AE 00000000  801f55c0  801f55c0  0000603c  2**0
                  CONTENTS
224 .inttab_tc0_0AF 00000000  801f55e0  801f55e0  0000603c  2**0
                  CONTENTS
225 .inttab_tc0_0B0 00000000  801f5600  801f5600  0000603c  2**0
                  CONTENTS
226 .inttab_tc0_0B1 00000000  801f5620  801f5620  0000603c  2**0
                  CONTENTS
227 .inttab_tc0_0B2 00000000  801f5640  801f5640  0000603c  2**0
                  CONTENTS
228 .inttab_tc0_0B3 00000000  801f5660  801f5660  0000603c  2**0
                  CONTENTS
229 .inttab_tc0_0B4 00000000  801f5680  801f5680  0000603c  2**0
                  CONTENTS
230 .inttab_tc0_0B5 00000000  801f56a0  801f56a0  0000603c  2**0
                  CONTENTS
231 .inttab_tc0_0B6 00000000  801f56c0  801f56c0  0000603c  2**0
                  CONTENTS
232 .inttab_tc0_0B7 00000000  801f56e0  801f56e0  0000603c  2**0
                  CONTENTS
233 .inttab_tc0_0B8 00000000  801f5700  801f5700  0000603c  2**0
                  CONTENTS
234 .inttab_tc0_0B9 00000000  801f5720  801f5720  0000603c  2**0
                  CONTENTS
235 .inttab_tc0_0BA 00000000  801f5740  801f5740  0000603c  2**0
                  CONTENTS
236 .inttab_tc0_0BB 00000000  801f5760  801f5760  0000603c  2**0
                  CONTENTS
237 .inttab_tc0_0BC 00000000  801f5780  801f5780  0000603c  2**0
                  CONTENTS
238 .inttab_tc0_0BD 00000000  801f57a0  801f57a0  0000603c  2**0
                  CONTENTS
239 .inttab_tc0_0BE 00000000  801f57c0  801f57c0  0000603c  2**0
                  CONTENTS
240 .inttab_tc0_0BF 00000000  801f57e0  801f57e0  0000603c  2**0
                  CONTENTS
241 .inttab_tc0_0C0 00000000  801f5800  801f5800  0000603c  2**0
                  CONTENTS
242 .inttab_tc0_0C1 00000000  801f5820  801f5820  0000603c  2**0
                  CONTENTS
243 .inttab_tc0_0C2 00000000  801f5840  801f5840  0000603c  2**0
                  CONTENTS
244 .inttab_tc0_0C3 00000000  801f5860  801f5860  0000603c  2**0
                  CONTENTS
245 .inttab_tc0_0C4 00000000  801f5880  801f5880  0000603c  2**0
                  CONTENTS
246 .inttab_tc0_0C5 00000000  801f58a0  801f58a0  0000603c  2**0
                  CONTENTS
247 .inttab_tc0_0C6 00000000  801f58c0  801f58c0  0000603c  2**0
                  CONTENTS
248 .inttab_tc0_0C7 00000000  801f58e0  801f58e0  0000603c  2**0
                  CONTENTS
249 .inttab_tc0_0C8 0000000e  801f5900  801f5900  00005e0e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
250 .inttab_tc0_0C9 00000000  801f5920  801f5920  0000603c  2**0
                  CONTENTS
251 .inttab_tc0_0CA 00000000  801f5940  801f5940  0000603c  2**0
                  CONTENTS
252 .inttab_tc0_0CB 00000000  801f5960  801f5960  0000603c  2**0
                  CONTENTS
253 .inttab_tc0_0CC 00000000  801f5980  801f5980  0000603c  2**0
                  CONTENTS
254 .inttab_tc0_0CD 00000000  801f59a0  801f59a0  0000603c  2**0
                  CONTENTS
255 .inttab_tc0_0CE 00000000  801f59c0  801f59c0  0000603c  2**0
                  CONTENTS
256 .inttab_tc0_0CF 00000000  801f59e0  801f59e0  0000603c  2**0
                  CONTENTS
257 .inttab_tc0_0D0 00000000  801f5a00  801f5a00  0000603c  2**0
                  CONTENTS
258 .inttab_tc0_0D1 00000000  801f5a20  801f5a20  0000603c  2**0
                  CONTENTS
259 .inttab_tc0_0D2 00000000  801f5a40  801f5a40  0000603c  2**0
                  CONTENTS
260 .inttab_tc0_0D3 00000000  801f5a60  801f5a60  0000603c  2**0
                  CONTENTS
261 .inttab_tc0_0D4 00000000  801f5a80  801f5a80  0000603c  2**0
                  CONTENTS
262 .inttab_tc0_0D5 00000000  801f5aa0  801f5aa0  0000603c  2**0
                  CONTENTS
263 .inttab_tc0_0D6 00000000  801f5ac0  801f5ac0  0000603c  2**0
                  CONTENTS
264 .inttab_tc0_0D7 00000000  801f5ae0  801f5ae0  0000603c  2**0
                  CONTENTS
265 .inttab_tc0_0D8 00000000  801f5b00  801f5b00  0000603c  2**0
                  CONTENTS
266 .inttab_tc0_0D9 00000000  801f5b20  801f5b20  0000603c  2**0
                  CONTENTS
267 .inttab_tc0_0DA 00000000  801f5b40  801f5b40  0000603c  2**0
                  CONTENTS
268 .inttab_tc0_0DB 00000000  801f5b60  801f5b60  0000603c  2**0
                  CONTENTS
269 .inttab_tc0_0DC 00000000  801f5b80  801f5b80  0000603c  2**0
                  CONTENTS
270 .inttab_tc0_0DD 00000000  801f5ba0  801f5ba0  0000603c  2**0
                  CONTENTS
271 .inttab_tc0_0DE 00000000  801f5bc0  801f5bc0  0000603c  2**0
                  CONTENTS
272 .inttab_tc0_0DF 00000000  801f5be0  801f5be0  0000603c  2**0
                  CONTENTS
273 .inttab_tc0_0E0 00000000  801f5c00  801f5c00  0000603c  2**0
                  CONTENTS
274 .inttab_tc0_0E1 00000000  801f5c20  801f5c20  0000603c  2**0
                  CONTENTS
275 .inttab_tc0_0E2 00000000  801f5c40  801f5c40  0000603c  2**0
                  CONTENTS
276 .inttab_tc0_0E3 00000000  801f5c60  801f5c60  0000603c  2**0
                  CONTENTS
277 .inttab_tc0_0E4 00000000  801f5c80  801f5c80  0000603c  2**0
                  CONTENTS
278 .inttab_tc0_0E5 00000000  801f5ca0  801f5ca0  0000603c  2**0
                  CONTENTS
279 .inttab_tc0_0E6 00000000  801f5cc0  801f5cc0  0000603c  2**0
                  CONTENTS
280 .inttab_tc0_0E7 00000000  801f5ce0  801f5ce0  0000603c  2**0
                  CONTENTS
281 .inttab_tc0_0E8 00000000  801f5d00  801f5d00  0000603c  2**0
                  CONTENTS
282 .inttab_tc0_0E9 00000000  801f5d20  801f5d20  0000603c  2**0
                  CONTENTS
283 .inttab_tc0_0EA 00000000  801f5d40  801f5d40  0000603c  2**0
                  CONTENTS
284 .inttab_tc0_0EB 00000000  801f5d60  801f5d60  0000603c  2**0
                  CONTENTS
285 .inttab_tc0_0EC 00000000  801f5d80  801f5d80  0000603c  2**0
                  CONTENTS
286 .inttab_tc0_0ED 00000000  801f5da0  801f5da0  0000603c  2**0
                  CONTENTS
287 .inttab_tc0_0EE 00000000  801f5dc0  801f5dc0  0000603c  2**0
                  CONTENTS
288 .inttab_tc0_0EF 00000000  801f5de0  801f5de0  0000603c  2**0
                  CONTENTS
289 .inttab_tc0_0F0 00000000  801f5e00  801f5e00  0000603c  2**0
                  CONTENTS
290 .inttab_tc0_0F1 00000000  801f5e20  801f5e20  0000603c  2**0
                  CONTENTS
291 .inttab_tc0_0F2 00000000  801f5e40  801f5e40  0000603c  2**0
                  CONTENTS
292 .inttab_tc0_0F3 00000000  801f5e60  801f5e60  0000603c  2**0
                  CONTENTS
293 .inttab_tc0_0F4 00000000  801f5e80  801f5e80  0000603c  2**0
                  CONTENTS
294 .inttab_tc0_0F5 00000000  801f5ea0  801f5ea0  0000603c  2**0
                  CONTENTS
295 .inttab_tc0_0F6 00000000  801f5ec0  801f5ec0  0000603c  2**0
                  CONTENTS
296 .inttab_tc0_0F7 00000000  801f5ee0  801f5ee0  0000603c  2**0
                  CONTENTS
297 .inttab_tc0_0F8 00000000  801f5f00  801f5f00  0000603c  2**0
                  CONTENTS
298 .inttab_tc0_0F9 00000000  801f5f20  801f5f20  0000603c  2**0
                  CONTENTS
299 .inttab_tc0_0FA 00000000  801f5f40  801f5f40  0000603c  2**0
                  CONTENTS
300 .inttab_tc0_0FB 00000000  801f5f60  801f5f60  0000603c  2**0
                  CONTENTS
301 .inttab_tc0_0FC 00000000  801f5f80  801f5f80  0000603c  2**0
                  CONTENTS
302 .inttab_tc0_0FD 00000000  801f5fa0  801f5fa0  0000603c  2**0
                  CONTENTS
303 .inttab_tc0_0FE 00000000  801f5fc0  801f5fc0  0000603c  2**0
                  CONTENTS
304 .inttab_tc0_0FF 00000000  801f5fe0  801f5fe0  0000603c  2**0
                  CONTENTS
305 .comment      0000001b  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY
306 .debug_aranges 00000160  00000000  00000000  00006058  2**3
                  CONTENTS, READONLY, DEBUGGING
307 .debug_info   00003039  00000000  00000000  000061b8  2**0
                  CONTENTS, READONLY, DEBUGGING
308 .debug_abbrev 00000de6  00000000  00000000  000091f1  2**0
                  CONTENTS, READONLY, DEBUGGING
309 .debug_line   00000f2b  00000000  00000000  00009fd7  2**0
                  CONTENTS, READONLY, DEBUGGING
310 .debug_frame  00000128  00000000  00000000  0000af04  2**2
                  CONTENTS, READONLY, DEBUGGING
311 .debug_str    0000011e  00000000  00000000  0000b02c  2**0
                  CONTENTS, READONLY, DEBUGGING
312 .debug_loc    00000e41  00000000  00000000  0000b14a  2**0
                  CONTENTS, READONLY, DEBUGGING
313 .debug_ranges 00000178  00000000  00000000  0000bf90  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .startup:

80000020 <_START>:
80000020:	91 00 00 28 	movh.a %a2,32768
80000024:	d9 22 12 f4 	lea %a2,[%a2]17362 <800043d2 <_Core0_start>>
80000028:	dc 02       	ji %a2
8000002a:	00 90       	ret 

Disassembly of section .traptab_tc0:

80000100 <IfxCpu_Trap_vectorTable0>:
80000100:	0d 00 00 02 	svlcx 
80000104:	02 f4       	mov %d4,%d15
80000106:	91 00 00 28 	movh.a %a2,32768
8000010a:	d9 22 fc c3 	lea %a2,[%a2]16188 <80003f3c <IfxCpu_Trap_memoryManagementError>>
8000010e:	dc 02       	ji %a2
80000110:	00 80       	rfe 
	...
8000011e:	00 00       	nop 
80000120:	0d 00 00 02 	svlcx 
80000124:	02 f4       	mov %d4,%d15
80000126:	91 00 00 28 	movh.a %a2,32768
8000012a:	d9 22 f0 d3 	lea %a2,[%a2]16240 <80003f70 <IfxCpu_Trap_internalProtectionError>>
8000012e:	dc 02       	ji %a2
80000130:	00 80       	rfe 
	...
8000013e:	00 00       	nop 
80000140:	0d 00 00 02 	svlcx 
80000144:	02 f4       	mov %d4,%d15
80000146:	91 00 00 28 	movh.a %a2,32768
8000014a:	d9 22 e8 e3 	lea %a2,[%a2]16296 <80003fa8 <IfxCpu_Trap_instructionError>>
8000014e:	dc 02       	ji %a2
80000150:	00 80       	rfe 
	...
8000015e:	00 00       	nop 
80000160:	02 f4       	mov %d4,%d15
80000162:	91 00 00 28 	movh.a %a2,32768
80000166:	d9 22 e0 f3 	lea %a2,[%a2]16352 <80003fe0 <IfxCpu_Trap_contextManagementError>>
8000016a:	dc 02       	ji %a2
8000016c:	00 80       	rfe 
	...
8000017e:	00 00       	nop 
80000180:	0d 00 00 02 	svlcx 
80000184:	02 f4       	mov %d4,%d15
80000186:	91 00 00 28 	movh.a %a2,32768
8000018a:	d9 22 18 04 	lea %a2,[%a2]16408 <80004018 <IfxCpu_Trap_busError>>
8000018e:	dc 02       	ji %a2
80000190:	00 80       	rfe 
	...
8000019e:	00 00       	nop 
800001a0:	0d 00 00 02 	svlcx 
800001a4:	02 f4       	mov %d4,%d15
800001a6:	91 00 00 28 	movh.a %a2,32768
800001aa:	d9 22 10 14 	lea %a2,[%a2]16464 <80004050 <IfxCpu_Trap_assertion>>
800001ae:	dc 02       	ji %a2
800001b0:	00 80       	rfe 
	...
800001be:	00 00       	nop 
800001c0:	0d 00 00 02 	svlcx 
800001c4:	02 f4       	mov %d4,%d15
800001c6:	91 00 00 28 	movh.a %a2,32768
800001ca:	d9 22 0a 24 	lea %a2,[%a2]16522 <8000408a <IfxCpu_Trap_systemCall_Cpu0>>
800001ce:	dc 02       	ji %a2
800001d0:	00 80       	rfe 
	...
800001de:	00 00       	nop 
800001e0:	0d 00 00 02 	svlcx 
800001e4:	02 f4       	mov %d4,%d15
800001e6:	91 00 00 28 	movh.a %a2,32768
800001ea:	d9 22 00 34 	lea %a2,[%a2]16576 <800040c0 <IfxCpu_Trap_nonMaskableInterrupt>>
800001ee:	dc 02       	ji %a2
800001f0:	00 80       	rfe 
800001f2:	00 90       	ret 

800001f4 <IfxCpu_Trap_vectorTable0_end>:
	...

Disassembly of section .text:

80000538 <deregister_tm_clones>:
80000538:	7b 00 00 26 	movh %d2,24576
8000053c:	1b c2 01 20 	addi %d2,%d2,28
80000540:	91 00 00 46 	movh.a %a4,24576
80000544:	60 22       	mov.a %a2,%d2
80000546:	d9 44 1c 00 	lea %a4,[%a4]28 <6000001c <__TMC_END__>>
8000054a:	7d 42 0a 00 	jeq.a %a2,%a4,8000055e <deregister_tm_clones+0x26>
8000054e:	91 00 00 20 	movh.a %a2,0
80000552:	d9 22 00 00 	lea %a2,[%a2]0 <0 <__TRICORE_DERIVATE_MEMORY_MAP__-0x270>>
80000556:	bd 02 04 00 	jz.a %a2,8000055e <deregister_tm_clones+0x26>
8000055a:	2d 02 00 00 	calli %a2
8000055e:	00 90       	ret 

80000560 <register_tm_clones>:
80000560:	7b 00 00 26 	movh %d2,24576
80000564:	1b c2 01 20 	addi %d2,%d2,28
80000568:	91 00 00 46 	movh.a %a4,24576
8000056c:	60 22       	mov.a %a2,%d2
8000056e:	d9 44 1c 00 	lea %a4,[%a4]28 <6000001c <__TMC_END__>>
80000572:	01 42 20 20 	sub.a %a2,%a2,%a4
80000576:	80 22       	mov.d %d2,%a2
80000578:	8f e2 3f 30 	sha %d3,%d2,-2
8000057c:	8f 12 1e 20 	sh %d2,%d2,-31
80000580:	42 32       	add %d2,%d3
80000582:	8f f2 3f 40 	sha %d4,%d2,-1
80000586:	df 04 0a 00 	jeq %d4,0,8000059a <register_tm_clones+0x3a>
8000058a:	91 00 00 20 	movh.a %a2,0
8000058e:	d9 22 00 00 	lea %a2,[%a2]0 <0 <__TRICORE_DERIVATE_MEMORY_MAP__-0x270>>
80000592:	bd 02 04 00 	jz.a %a2,8000059a <register_tm_clones+0x3a>
80000596:	2d 02 00 00 	calli %a2
8000059a:	00 90       	ret 

8000059c <__do_global_dtors_aux>:
8000059c:	91 00 00 e6 	movh.a %a14,24576
800005a0:	39 e2 20 00 	ld.bu %d2,[%a14]32 <60000020 <completed.1>>
800005a4:	df 02 2d 80 	jne %d2,0,800005fe <__do_global_dtors_aux+0x62>
800005a8:	91 00 00 38 	movh.a %a3,32768
800005ac:	91 00 00 28 	movh.a %a2,32768
800005b0:	d9 33 c0 15 	lea %a3,[%a3]23616 <80005c40 <__DTOR_END__>>
800005b4:	d9 22 f4 05 	lea %a2,[%a2]23604 <80005c34 <__DTOR_LIST__>>
800005b8:	01 23 20 20 	sub.a %a2,%a3,%a2
800005bc:	80 22       	mov.d %d2,%a2
800005be:	86 e2       	sha %d2,-2
800005c0:	1b f2 ff 8f 	addi %d8,%d2,-1
800005c4:	91 00 00 c6 	movh.a %a12,24576
800005c8:	7b 00 00 28 	movh %d2,32768
800005cc:	1b 42 c3 25 	addi %d2,%d2,23604
800005d0:	60 2d       	mov.a %a13,%d2
800005d2:	19 c2 24 00 	ld.w %d2,[%a12]36 <60000024 <dtor_idx.0>>
800005d6:	7f 82 0f 80 	jge.u %d2,%d8,800005f4 <__do_global_dtors_aux+0x58>
800005da:	d9 cc 24 00 	lea %a12,[%a12]36 <60000024 <dtor_idx.0>>
800005de:	c2 12       	add %d2,1
800005e0:	74 c2       	st.w [%a12],%d2
800005e2:	06 22       	sh %d2,2
800005e4:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
800005e8:	d4 22       	ld.a %a2,[%a2]
800005ea:	2d 02 00 00 	calli %a2
800005ee:	54 c2       	ld.w %d2,[%a12]
800005f0:	3f 82 f7 ff 	jlt.u %d2,%d8,800005de <__do_global_dtors_aux+0x42>
800005f4:	6d ff a2 ff 	call 80000538 <deregister_tm_clones>
800005f8:	82 12       	mov %d2,1
800005fa:	e9 e2 20 00 	st.b [%a14]32 <60000020 <completed.1>>,%d2
800005fe:	00 90       	ret 

80000600 <frame_dummy>:
80000600:	6d ff b0 ff 	call 80000560 <register_tm_clones>
80000604:	00 90       	ret 

80000606 <AppScheduling>:
80000606:	91 00 00 26 	movh.a %a2,24576
8000060a:	19 22 30 00 	ld.w %d2,[%a2]48 <60000030 <Scheduler1msFlag>>
8000060e:	df 12 03 00 	jeq %d2,1,80000614 <AppScheduling+0xe>
80000612:	00 90       	ret 
80000614:	82 03       	mov %d3,0
80000616:	59 23 30 00 	st.w [%a2]48,%d3
8000061a:	91 00 00 26 	movh.a %a2,24576
8000061e:	d9 23 3c 50 	lea %a3,[%a2]380 <6000017c <cnt1ms>>
80000622:	54 32       	ld.w %d2,[%a3]
80000624:	c2 12       	add %d2,1
80000626:	59 22 3c 50 	st.w [%a2]380 <6000017c <cnt1ms>>,%d2
8000062a:	91 00 00 26 	movh.a %a2,24576
8000062e:	19 22 2c 00 	ld.w %d2,[%a2]44 <6000002c <Scheduler10msFlag>>
80000632:	df 12 0c 80 	jne %d2,1,8000064a <AppScheduling+0x44>
80000636:	59 23 2c 00 	st.w [%a2]44 <6000002c <Scheduler10msFlag>>,%d3
8000063a:	91 00 00 26 	movh.a %a2,24576
8000063e:	d9 23 38 50 	lea %a3,[%a2]376 <60000178 <cnt10ms>>
80000642:	54 32       	ld.w %d2,[%a3]
80000644:	c2 12       	add %d2,1
80000646:	59 22 38 50 	st.w [%a2]376 <60000178 <cnt10ms>>,%d2
8000064a:	91 00 00 26 	movh.a %a2,24576
8000064e:	19 22 28 00 	ld.w %d2,[%a2]40 <60000028 <Scheduler100msFlag>>
80000652:	df 12 e0 ff 	jne %d2,1,80000612 <AppScheduling+0xc>
80000656:	82 02       	mov %d2,0
80000658:	59 22 28 00 	st.w [%a2]40 <60000028 <Scheduler100msFlag>>,%d2
8000065c:	91 00 00 26 	movh.a %a2,24576
80000660:	d9 23 34 50 	lea %a3,[%a2]372 <60000174 <cnt100ms>>
80000664:	54 32       	ld.w %d2,[%a3]
80000666:	c2 12       	add %d2,1
80000668:	59 22 34 50 	st.w [%a2]372 <60000174 <cnt100ms>>,%d2
8000066c:	6d 00 f2 00 	call 80000850 <PWM_dutyUpdate>
80000670:	00 90       	ret 

80000672 <init_STM>:
80000672:	4d c0 e2 8f 	mfcr %d8,$icr
80000676:	37 08 e1 87 	extr.u %d8,%d8,15,1
8000067a:	0d 00 40 03 	disable 
8000067e:	00 00       	nop 
80000680:	c5 f4 00 00 	lea %a4,f0000000 <_SMALL_DATA4_+0x5fff8000>
80000684:	91 00 00 c6 	movh.a %a12,24576
80000688:	d9 cc 00 60 	lea %a12,[%a12]384 <60000180 <stmConfig>>
8000068c:	6d 00 f5 07 	call 80001676 <IfxStm_enableOcdsSuspend>
80000690:	40 c4       	mov.aa %a4,%a12
80000692:	6d 00 dd 08 	call 8000184c <IfxStm_initCompareConfig>
80000696:	7b 60 5f 20 	movh %d2,1526
8000069a:	1b 02 10 2e 	addi %d2,%d2,-7936
8000069e:	40 c5       	mov.aa %a5,%a12
800006a0:	c5 f4 00 00 	lea %a4,f0000000 <_SMALL_DATA4_+0x5fff8000>
800006a4:	59 c2 10 00 	st.w [%a12]16 <60000010 <LCF_DSPR1_START+0x10>>,%d2
800006a8:	3b 40 06 20 	mov %d2,100
800006ac:	f9 c2 14 00 	st.h [%a12]20 <60000014 <LCF_DSPR1_START+0x14>>,%d2
800006b0:	82 02       	mov %d2,0
800006b2:	59 c2 18 00 	st.w [%a12]24 <60000018 <IfxScuCcu_xtalFrequency>>,%d2
800006b6:	6d 00 f7 07 	call 800016a4 <IfxStm_initCompare>
800006ba:	df 08 04 00 	jeq %d8,0,800006c2 <init_STM+0x50>
800006be:	0d 00 00 03 	enable 
800006c2:	00 90       	ret 

800006c4 <ISR_STM>:
800006c4:	0d 00 00 03 	enable 
800006c8:	91 00 00 c6 	movh.a %a12,24576
800006cc:	19 c4 00 60 	ld.w %d4,[%a12]384 <60000180 <stmConfig>>
800006d0:	c5 f4 00 00 	lea %a4,f0000000 <_SMALL_DATA4_+0x5fff8000>
800006d4:	6d 00 bc 07 	call 8000164c <IfxStm_clearCompareFlag>
800006d8:	19 c2 00 60 	ld.w %d2,[%a12]384 <60000180 <stmConfig>>
800006dc:	91 00 00 36 	movh.a %a3,24576
800006e0:	06 22       	sh %d2,2
800006e2:	60 22       	mov.a %a2,%d2
800006e4:	d9 33 34 30 	lea %a3,[%a3]244 <600000f4 <ADC_G4_RAWDATA>>
800006e8:	11 02 00 2f 	addih.a %a2,%a2,61440
800006ec:	19 24 30 00 	ld.w %d4,[%a2]48
800006f0:	b9 32 0e 00 	ld.hu %d2,[%a3]14 <6000000e <LCF_DSPR1_START+0xe>>
800006f4:	7b 60 5f 30 	movh %d3,1526
800006f8:	1b 03 10 3e 	addi %d3,%d3,-7936
800006fc:	03 32 0a 24 	madd %d2,%d4,%d2,%d3
80000700:	82 13       	mov %d3,1
80000702:	59 22 30 00 	st.w [%a2]48,%d2
80000706:	91 00 00 26 	movh.a %a2,24576
8000070a:	d9 23 34 00 	lea %a3,[%a2]52 <60000034 <counter1ms>>
8000070e:	54 32       	ld.w %d2,[%a3]
80000710:	c2 12       	add %d2,1
80000712:	59 22 34 00 	st.w [%a2]52 <60000034 <counter1ms>>,%d2
80000716:	91 00 00 26 	movh.a %a2,24576
8000071a:	59 23 30 00 	st.w [%a2]48 <60000030 <Scheduler1msFlag>>,%d3
8000071e:	6f 02 06 80 	jnz.t %d2,0,8000072a <ISR_STM+0x66>
80000722:	91 00 00 26 	movh.a %a2,24576
80000726:	59 23 2c 00 	st.w [%a2]44 <6000002c <Scheduler10msFlag>>,%d3
8000072a:	7b b0 aa 3a 	movh %d3,43691
8000072e:	1b b3 aa 3a 	addi %d3,%d3,-21845
80000732:	e2 32       	mul %d2,%d3
80000734:	7b 50 55 35 	movh %d3,21845
80000738:	1b 53 55 35 	addi %d3,%d3,21845
8000073c:	3f 23 07 80 	jlt.u %d3,%d2,8000074a <ISR_STM+0x86>
80000740:	82 12       	mov %d2,1
80000742:	91 00 00 26 	movh.a %a2,24576
80000746:	59 22 28 00 	st.w [%a2]40 <60000028 <Scheduler100msFlag>>,%d2
8000074a:	0d 00 40 02 	rslcx 
8000074e:	00 80       	rfe 

80000750 <ISR_PWM_GTM>:
80000750:	0d 00 00 03 	enable 
80000754:	91 00 00 46 	movh.a %a4,24576
80000758:	d9 44 00 10 	lea %a4,[%a4]64 <60000040 <GtmPwmHl>>
8000075c:	6d 00 5c 0e 	call 80002414 <IfxGtm_Tom_Timer_acknowledgeTimerIrq>
80000760:	0d 00 40 02 	rslcx 
80000764:	00 80       	rfe 

80000766 <init_PWM>:
80000766:	20 50       	sub.a %sp,80
80000768:	40 4d       	mov.aa %a13,%a4
8000076a:	d9 a4 18 00 	lea %a4,[%sp]24
8000076e:	6d 00 ee 18 	call 8000394a <IfxGtm_Tom_PwmHl_initConfig>
80000772:	19 d2 38 00 	ld.w %d2,[%a13]56
80000776:	59 a2 00 10 	st.w [%sp]64,%d2
8000077a:	7b 60 60 23 	movh %d2,13830
8000077e:	1b d2 7b 23 	addi %d2,%d2,14269
80000782:	91 00 00 28 	movh.a %a2,32768
80000786:	d9 22 30 80 	lea %a2,[%a2]560 <80000230 <IfxGtm_TOM0_4_TOUT22_P33_0_OUT>>
8000078a:	59 a2 18 00 	st.w [%sp]24 <80000230 <IfxGtm_TOM0_4_TOUT22_P33_0_OUT>>,%d2
8000078e:	7b 60 58 23 	movh %d2,13702
80000792:	1b d2 7b 23 	addi %d2,%d2,14269
80000796:	f4 a2       	st.a [%sp],%a2
80000798:	91 00 00 28 	movh.a %a2,32768
8000079c:	59 a2 1c 00 	st.w [%sp]28,%d2
800007a0:	82 22       	mov %d2,2
800007a2:	d9 22 14 80 	lea %a2,[%a2]532 <80000214 <IfxGtm_TOM0_5_TOUT23_P33_1_OUT>>
800007a6:	91 00 00 c6 	movh.a %a12,24576
800007aa:	f9 a2 20 00 	st.h [%sp]32,%d2
800007ae:	82 02       	mov %d2,0
800007b0:	d9 cc 00 10 	lea %a12,[%a12]64 <60000040 <GtmPwmHl>>
800007b4:	b5 a2 04 00 	st.a [%sp]4 <60000040 <GtmPwmHl>>,%a2
800007b8:	59 a2 24 00 	st.w [%sp]36 <60000040 <GtmPwmHl>>,%d2
800007bc:	59 a2 28 00 	st.w [%sp]40 <60000040 <GtmPwmHl>>,%d2
800007c0:	91 00 00 28 	movh.a %a2,32768
800007c4:	82 12       	mov %d2,1
800007c6:	d9 cd 04 10 	lea %a13,[%a12]68 <60000044 <GtmPwmHl+0x4>>
800007ca:	d9 22 0c 90 	lea %a2,[%a2]588 <8000024c <IfxGtm_TOM0_2_TOUT107_P10_5_OUT>>
800007ce:	d9 a5 18 00 	lea %a5,[%sp]24 <8000024c <IfxGtm_TOM0_2_TOUT107_P10_5_OUT>>
800007d2:	b5 a2 08 00 	st.a [%sp]8 <8000024c <IfxGtm_TOM0_2_TOUT107_P10_5_OUT>>,%a2
800007d6:	40 d4       	mov.aa %a4,%a13
800007d8:	d9 a2 08 00 	lea %a2,[%sp]8
800007dc:	b5 a2 08 10 	st.a [%sp]72,%a2
800007e0:	b5 ac 3c 00 	st.a [%sp]60,%a12
800007e4:	59 a2 34 00 	st.w [%sp]52,%d2
800007e8:	59 a2 38 00 	st.w [%sp]56,%d2
800007ec:	b5 aa 04 10 	st.a [%sp]68,%sp
800007f0:	6d 00 5f 13 	call 80002eae <IfxGtm_Tom_PwmHl_init>
800007f4:	7b a0 e1 23 	movh %d2,15898
800007f8:	1b a2 99 29 	addi %d2,%d2,-26214
800007fc:	40 c4       	mov.aa %a4,%a12
800007fe:	59 c2 1c 20 	st.w [%a12]156 <6000009c <GtmPwmHl+0x5c>>,%d2
80000802:	7b 00 f0 23 	movh %d2,16128
80000806:	59 c2 20 20 	st.w [%a12]160 <600000a0 <GtmPwmHl+0x60>>,%d2
8000080a:	6d 00 33 0e 	call 80002470 <IfxGtm_Tom_Timer_getPeriod>
8000080e:	4b 02 61 21 	utof %d2,%d2
80000812:	19 c3 1c 20 	ld.w %d3,[%a12]156 <6000009c <GtmPwmHl+0x5c>>
80000816:	40 c4       	mov.aa %a4,%a12
80000818:	4b 32 41 30 	mul.f %d3,%d2,%d3
8000081c:	4b 03 71 31 	ftouz %d3,%d3
80000820:	59 a3 10 00 	st.w [%sp]16,%d3
80000824:	19 c3 20 20 	ld.w %d3,[%a12]160 <600000a0 <GtmPwmHl+0x60>>
80000828:	4b 32 41 20 	mul.f %d2,%d2,%d3
8000082c:	4b 02 71 21 	ftouz %d2,%d2
80000830:	59 a2 14 00 	st.w [%sp]20,%d2
80000834:	6d 00 11 0e 	call 80002456 <IfxGtm_Tom_Timer_disableUpdate>
80000838:	d9 a5 10 00 	lea %a5,[%sp]16
8000083c:	40 d4       	mov.aa %a4,%a13
8000083e:	6d 00 c3 10 	call 800029c4 <IfxGtm_Tom_PwmHl_setOnTime>
80000842:	40 c4       	mov.aa %a4,%a12
80000844:	6d 00 fc 0d 	call 8000243c <IfxGtm_Tom_Timer_applyUpdate>
80000848:	40 c4       	mov.aa %a4,%a12
8000084a:	6d 00 15 0e 	call 80002474 <IfxGtm_Tom_Timer_run>
8000084e:	00 90       	ret 

80000850 <PWM_dutyUpdate>:
80000850:	91 00 00 c6 	movh.a %a12,24576
80000854:	d9 cc 00 10 	lea %a12,[%a12]64 <60000040 <GtmPwmHl>>
80000858:	20 08       	sub.a %sp,8
8000085a:	40 c4       	mov.aa %a4,%a12
8000085c:	6d 00 0a 0e 	call 80002470 <IfxGtm_Tom_Timer_getPeriod>
80000860:	4b 02 61 21 	utof %d2,%d2
80000864:	19 c3 1c 20 	ld.w %d3,[%a12]156
80000868:	40 c4       	mov.aa %a4,%a12
8000086a:	4b 32 41 30 	mul.f %d3,%d2,%d3
8000086e:	4b 03 71 31 	ftouz %d3,%d3
80000872:	74 a3       	st.w [%sp],%d3
80000874:	19 c3 20 20 	ld.w %d3,[%a12]160
80000878:	4b 32 41 20 	mul.f %d2,%d2,%d3
8000087c:	4b 02 71 21 	ftouz %d2,%d2
80000880:	59 a2 04 00 	st.w [%sp]4,%d2
80000884:	6d 00 e9 0d 	call 80002456 <IfxGtm_Tom_Timer_disableUpdate>
80000888:	d9 c4 04 10 	lea %a4,[%a12]68
8000088c:	40 a5       	mov.aa %a5,%sp
8000088e:	6d 00 9b 10 	call 800029c4 <IfxGtm_Tom_PwmHl_setOnTime>
80000892:	40 c4       	mov.aa %a4,%a12
80000894:	6d 00 d4 0d 	call 8000243c <IfxGtm_Tom_Timer_applyUpdate>
80000898:	00 90       	ret 

8000089a <init_GTM>:
8000089a:	20 58       	sub.a %sp,88
8000089c:	4d c0 e2 9f 	mfcr %d9,$icr
800008a0:	37 09 e1 97 	extr.u %d9,%d9,15,1
800008a4:	0d 00 40 03 	disable 
800008a8:	00 00       	nop 
800008aa:	91 00 01 4f 	movh.a %a4,61456
800008ae:	6d 00 63 19 	call 80003b74 <IfxGtm_Cmu_getGclkFrequency>
800008b2:	91 00 01 4f 	movh.a %a4,61456
800008b6:	02 28       	mov %d8,%d2
800008b8:	6d 00 59 18 	call 8000396a <IfxGtm_enable>
800008bc:	02 84       	mov %d4,%d8
800008be:	91 00 01 4f 	movh.a %a4,61456
800008c2:	6d 00 c4 19 	call 80003c4a <IfxGtm_Cmu_setGclkFrequency>
800008c6:	91 00 01 4f 	movh.a %a4,61456
800008ca:	6d 00 55 19 	call 80003b74 <IfxGtm_Cmu_getGclkFrequency>
800008ce:	02 25       	mov %d5,%d2
800008d0:	82 04       	mov %d4,0
800008d2:	91 00 01 4f 	movh.a %a4,61456
800008d6:	6d 00 62 19 	call 80003b9a <IfxGtm_Cmu_setClkFrequency>
800008da:	91 00 01 5f 	movh.a %a5,61456
800008de:	d9 a4 04 00 	lea %a4,[%sp]4
800008e2:	6d 00 58 10 	call 80002992 <IfxGtm_Tom_Timer_initConfig>
800008e6:	7b a0 4f 24 	movh %d2,17658
800008ea:	7b 60 50 33 	movh %d3,13574
800008ee:	1b d3 7b 33 	addi %d3,%d3,14269
800008f2:	59 a2 04 00 	st.w [%sp]4,%d2
800008f6:	3b 80 0c 20 	mov %d2,200
800008fa:	59 a3 10 00 	st.w [%sp]16,%d3
800008fe:	82 13       	mov %d3,1
80000900:	f9 a2 08 00 	st.h [%sp]8,%d2
80000904:	82 02       	mov %d2,0
80000906:	91 00 00 28 	movh.a %a2,32768
8000090a:	91 00 00 46 	movh.a %a4,24576
8000090e:	59 a2 0c 00 	st.w [%sp]12,%d2
80000912:	59 a2 08 10 	st.w [%sp]72,%d2
80000916:	59 a2 3c 00 	st.w [%sp]60,%d2
8000091a:	59 a2 00 10 	st.w [%sp]64,%d2
8000091e:	3b 40 1f 20 	mov %d2,500
80000922:	d9 22 28 90 	lea %a2,[%a2]616 <80000268 <IfxGtm_TOM0_0_TOUT77_P15_6_OUT>>
80000926:	d9 44 00 10 	lea %a4,[%a4]64 <60000040 <GtmPwmHl>>
8000092a:	59 a2 18 00 	st.w [%sp]24 <60000040 <GtmPwmHl>>,%d2
8000092e:	3b 10 10 20 	mov %d2,257
80000932:	d9 a5 04 00 	lea %a5,[%sp]4
80000936:	59 a3 30 00 	st.w [%sp]48,%d3
8000093a:	b5 a2 04 10 	st.a [%sp]68,%a2
8000093e:	e9 a3 14 00 	st.b [%sp]20,%d3
80000942:	f9 a2 2c 00 	st.h [%sp]44,%d2
80000946:	6d 00 f7 0d 	call 80002534 <IfxGtm_Tom_Timer_init>
8000094a:	d9 a4 04 00 	lea %a4,[%sp]4
8000094e:	6d ff 0c ff 	call 80000766 <init_PWM>
80000952:	df 09 04 00 	jeq %d9,0,8000095a <init_GTM+0xc0>
80000956:	0d 00 00 03 	enable 
8000095a:	7b 00 08 40 	movh %d4,128
8000095e:	c2 24       	add %d4,2
80000960:	91 00 01 4f 	movh.a %a4,61456
80000964:	6d 00 28 18 	call 800039b4 <IfxGtm_Cmu_enableClocks>
80000968:	00 90       	ret 

8000096a <IfxGtm_PinMap_setTomTout>:
8000096a:	19 43 0c 00 	ld.w %d3,[%a4]12
8000096e:	02 58       	mov %d8,%d5
80000970:	7b a0 01 5f 	movh %d5,61466
80000974:	1b 05 d3 5f 	addi %d5,%d5,-720
80000978:	60 52       	mov.a %a2,%d5
8000097a:	8f f3 00 21 	and %d2,%d3,15
8000097e:	06 c3       	sh %d3,-4
80000980:	06 23       	sh %d3,2
80000982:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
80000986:	19 45 08 00 	ld.w %d5,[%a4]8
8000098a:	54 23       	ld.w %d3,[%a2]
8000098c:	06 12       	sh %d2,1
8000098e:	82 36       	mov %d6,3
80000990:	0f 25 00 50 	sh %d5,%d5,%d2
80000994:	c6 35       	xor %d5,%d3
80000996:	0f 26 00 20 	sh %d2,%d6,%d2
8000099a:	26 52       	and %d2,%d5
8000099c:	c6 32       	xor %d2,%d3
8000099e:	19 45 18 00 	ld.w %d5,[%a4]24
800009a2:	40 4c       	mov.aa %a12,%a4
800009a4:	74 22       	st.w [%a2],%d2
800009a6:	a6 45       	or %d5,%d4
800009a8:	39 44 14 00 	ld.bu %d4,[%a4]20
800009ac:	99 44 10 00 	ld.a %a4,[%a4]16
800009b0:	6d 00 dc 0c 	call 80002368 <IfxPort_setPinMode>
800009b4:	99 c4 10 00 	ld.a %a4,[%a12]16
800009b8:	39 c4 14 00 	ld.bu %d4,[%a12]20
800009bc:	02 85       	mov %d5,%d8
800009be:	6d 00 07 0d 	call 800023cc <IfxPort_setPinPadDriver>
800009c2:	00 90       	ret 

800009c4 <IfxVadc_disableAccess>:
800009c4:	02 49       	mov %d9,%d4
800009c6:	40 4c       	mov.aa %a12,%a4
800009c8:	6d 00 80 0c 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
800009cc:	02 24       	mov %d4,%d2
800009ce:	02 28       	mov %d8,%d2
800009d0:	6d 00 47 0b 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
800009d4:	8b 09 a2 22 	ge.u %d2,%d9,32
800009d8:	df 02 0d 80 	jne %d2,0,800009f2 <IfxVadc_disableAccess+0x2e>
800009dc:	19 c2 08 20 	ld.w %d2,[%a12]136
800009e0:	d9 c2 08 20 	lea %a2,[%a12]136
800009e4:	d7 12 01 29 	insert %d2,%d2,1,%d9,1
800009e8:	02 84       	mov %d4,%d8
800009ea:	74 22       	st.w [%a2],%d2
800009ec:	6d 00 9c 0c 	call 80002324 <IfxScuWdt_setSafetyEndinit>
800009f0:	00 90       	ret 
800009f2:	19 c3 0c 20 	ld.w %d3,[%a12]140
800009f6:	8f f9 01 21 	and %d2,%d9,31
800009fa:	d7 13 01 22 	insert %d2,%d3,1,%d2,1
800009fe:	d9 c2 0c 20 	lea %a2,[%a12]140
80000a02:	02 84       	mov %d4,%d8
80000a04:	74 22       	st.w [%a2],%d2
80000a06:	6d 00 8f 0c 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80000a0a:	00 90       	ret 

80000a0c <IfxVadc_disablePostCalibration>:
80000a0c:	40 4c       	mov.aa %a12,%a4
80000a0e:	02 48       	mov %d8,%d4
80000a10:	8f f5 0f a1 	and %d10,%d5,255
80000a14:	bf 84 03 80 	jlt.u %d4,8,80000a1a <IfxVadc_disablePostCalibration+0xe>
80000a18:	00 90       	ret 
80000a1a:	6d 00 57 0c 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
80000a1e:	02 24       	mov %d4,%d2
80000a20:	02 29       	mov %d9,%d2
80000a22:	6d 00 1e 0b 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
80000a26:	19 c2 08 20 	ld.w %d2,[%a12]136
80000a2a:	d9 c2 08 20 	lea %a2,[%a12]136
80000a2e:	b7 02 81 2f 	insert %d2,%d2,0,31,1
80000a32:	02 94       	mov %d4,%d9
80000a34:	1b 08 01 80 	addi %d8,%d8,16
80000a38:	74 22       	st.w [%a2],%d2
80000a3a:	6d 00 75 0c 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80000a3e:	82 12       	mov %d2,1
80000a40:	19 c3 00 20 	ld.w %d3,[%a12]128
80000a44:	0f 82 00 20 	sh %d2,%d2,%d8
80000a48:	d9 c2 00 20 	lea %a2,[%a12]128
80000a4c:	df 1a 16 00 	jeq %d10,1,80000a78 <IfxVadc_disablePostCalibration+0x6c>
80000a50:	0f 23 e0 20 	andn %d2,%d3,%d2
80000a54:	74 22       	st.w [%a2],%d2
80000a56:	6d 00 39 0c 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
80000a5a:	02 24       	mov %d4,%d2
80000a5c:	02 28       	mov %d8,%d2
80000a5e:	6d 00 00 0b 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
80000a62:	19 c2 08 20 	ld.w %d2,[%a12]136
80000a66:	d9 c2 08 20 	lea %a2,[%a12]136
80000a6a:	b7 f2 81 2f 	insert %d2,%d2,15,31,1
80000a6e:	02 84       	mov %d4,%d8
80000a70:	74 22       	st.w [%a2],%d2
80000a72:	6d 00 59 0c 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80000a76:	00 90       	ret 
80000a78:	a6 32       	or %d2,%d3
80000a7a:	74 22       	st.w [%a2],%d2
80000a7c:	1d ff ed ff 	j 80000a56 <IfxVadc_disablePostCalibration+0x4a>

80000a80 <IfxVadc_enableAccess>:
80000a80:	02 49       	mov %d9,%d4
80000a82:	40 4c       	mov.aa %a12,%a4
80000a84:	6d 00 22 0c 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
80000a88:	02 24       	mov %d4,%d2
80000a8a:	02 28       	mov %d8,%d2
80000a8c:	6d 00 e9 0a 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
80000a90:	8b 09 a2 22 	ge.u %d2,%d9,32
80000a94:	df 02 0d 80 	jne %d2,0,80000aae <IfxVadc_enableAccess+0x2e>
80000a98:	19 c2 08 20 	ld.w %d2,[%a12]136
80000a9c:	d9 c2 08 20 	lea %a2,[%a12]136
80000aa0:	d7 02 01 29 	insert %d2,%d2,0,%d9,1
80000aa4:	02 84       	mov %d4,%d8
80000aa6:	74 22       	st.w [%a2],%d2
80000aa8:	6d 00 3e 0c 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80000aac:	00 90       	ret 
80000aae:	19 c3 0c 20 	ld.w %d3,[%a12]140
80000ab2:	8f f9 01 21 	and %d2,%d9,31
80000ab6:	d7 03 01 22 	insert %d2,%d3,0,%d2,1
80000aba:	d9 c2 0c 20 	lea %a2,[%a12]140
80000abe:	02 84       	mov %d4,%d8
80000ac0:	74 22       	st.w [%a2],%d2
80000ac2:	6d 00 31 0c 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80000ac6:	00 90       	ret 

80000ac8 <IfxVadc_getAdcAnalogFrequency>:
80000ac8:	40 4c       	mov.aa %a12,%a4
80000aca:	6d 00 a7 07 	call 80001a18 <IfxScuCcu_getSpbFrequency>
80000ace:	19 c3 00 20 	ld.w %d3,[%a12]128
80000ad2:	8f f3 01 31 	and %d3,%d3,31
80000ad6:	c2 13       	add %d3,1
80000ad8:	4b 03 41 31 	itof %d3,%d3
80000adc:	4b 32 51 20 	div.f %d2,%d2,%d3
80000ae0:	00 90       	ret 

80000ae2 <IfxVadc_getAdcDigitalFrequency>:
80000ae2:	40 4c       	mov.aa %a12,%a4
80000ae4:	6d 00 9a 07 	call 80001a18 <IfxScuCcu_getSpbFrequency>
80000ae8:	19 c3 00 20 	ld.w %d3,[%a12]128
80000aec:	37 03 62 34 	extr.u %d3,%d3,8,2
80000af0:	c2 13       	add %d3,1
80000af2:	4b 03 41 31 	itof %d3,%d3
80000af6:	4b 32 51 20 	div.f %d2,%d2,%d3
80000afa:	00 90       	ret 

80000afc <IfxVadc_getSrcAddress>:
80000afc:	bf 45 07 80 	jlt.u %d5,4,80000b0a <IfxVadc_getSrcAddress+0xe>
80000b00:	8f 14 00 41 	and %d4,%d4,1
80000b04:	c2 c5       	add %d5,-4
80000b06:	1b 84 00 40 	addi %d4,%d4,8
80000b0a:	8f 24 00 20 	sh %d2,%d4,2
80000b0e:	42 52       	add %d2,%d5
80000b10:	91 00 00 28 	movh.a %a2,32768
80000b14:	06 22       	sh %d2,2
80000b16:	d9 22 34 a0 	lea %a2,[%a2]692 <800002b4 <IfxVadc_cfg_srcAddresses>>
80000b1a:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
80000b1e:	d4 22       	ld.a %a2,[%a2]
80000b20:	00 90       	ret 

80000b22 <IfxVadc_initializeFAdcD>:
80000b22:	02 48       	mov %d8,%d4
80000b24:	40 4c       	mov.aa %a12,%a4
80000b26:	6d 00 79 07 	call 80001a18 <IfxScuCcu_getSpbFrequency>
80000b2a:	4b 02 71 21 	ftouz %d2,%d2
80000b2e:	82 34       	mov %d4,3
80000b30:	4b 82 11 82 	div.u %e8,%d2,%d8
80000b34:	1b f8 ff 3f 	addi %d3,%d8,-1
80000b38:	0b 43 90 31 	min.u %d3,%d3,%d4
80000b3c:	19 c8 00 20 	ld.w %d8,[%a12]128
80000b40:	1b 13 00 a0 	addi %d10,%d3,1
80000b44:	4b a2 11 a2 	div.u %e10,%d2,%d10
80000b48:	37 08 68 24 	extr.u %d2,%d8,8,8
80000b4c:	26 43       	and %d3,%d4
80000b4e:	8f f3 e7 31 	orn %d3,%d3,127
80000b52:	8f c2 07 21 	and %d2,%d2,124
80000b56:	a6 32       	or %d2,%d3
80000b58:	37 28 08 84 	insert %d8,%d8,%d2,8,8
80000b5c:	6d 00 b6 0b 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
80000b60:	02 24       	mov %d4,%d2
80000b62:	02 29       	mov %d9,%d2
80000b64:	6d 00 7d 0a 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
80000b68:	19 c2 08 20 	ld.w %d2,[%a12]136
80000b6c:	d9 c2 08 20 	lea %a2,[%a12]136
80000b70:	b7 02 81 2f 	insert %d2,%d2,0,31,1
80000b74:	02 94       	mov %d4,%d9
80000b76:	74 22       	st.w [%a2],%d2
80000b78:	6d 00 d6 0b 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80000b7c:	59 c8 00 20 	st.w [%a12]128,%d8
80000b80:	6d 00 a4 0b 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
80000b84:	02 24       	mov %d4,%d2
80000b86:	02 28       	mov %d8,%d2
80000b88:	6d 00 6b 0a 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
80000b8c:	19 c2 08 20 	ld.w %d2,[%a12]136
80000b90:	d9 c2 08 20 	lea %a2,[%a12]136
80000b94:	b7 f2 81 2f 	insert %d2,%d2,15,31,1
80000b98:	02 84       	mov %d4,%d8
80000b9a:	74 22       	st.w [%a2],%d2
80000b9c:	6d 00 c4 0b 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80000ba0:	02 a2       	mov %d2,%d10
80000ba2:	00 90       	ret 

80000ba4 <IfxVadc_initializeFAdcI>:
80000ba4:	02 48       	mov %d8,%d4
80000ba6:	40 4c       	mov.aa %a12,%a4
80000ba8:	6d 00 38 07 	call 80001a18 <IfxScuCcu_getSpbFrequency>
80000bac:	4b 02 71 21 	ftouz %d2,%d2
80000bb0:	3b f0 01 70 	mov %d7,31
80000bb4:	8f 22 00 30 	sh %d3,%d2,2
80000bb8:	4b 83 11 82 	div.u %e8,%d3,%d8
80000bbc:	1b 28 00 30 	addi %d3,%d8,2
80000bc0:	06 e3       	sh %d3,-2
80000bc2:	c2 f3       	add %d3,-1
80000bc4:	0b 73 90 31 	min.u %d3,%d3,%d7
80000bc8:	1b 13 00 60 	addi %d6,%d3,1
80000bcc:	4b 62 11 82 	div.u %e8,%d2,%d6
80000bd0:	7b 10 13 40 	movh %d4,305
80000bd4:	1b 04 d0 42 	addi %d4,%d4,11520
80000bd8:	7f 84 08 80 	jge.u %d4,%d8,80000be8 <IfxVadc_initializeFAdcI+0x44>
80000bdc:	0b 76 90 31 	min.u %d3,%d6,%d7
80000be0:	1b 13 00 80 	addi %d8,%d3,1
80000be4:	4b 82 11 82 	div.u %e8,%d2,%d8
80000be8:	7b 80 ff 4f 	movh %d4,65528
80000bec:	1b 04 ee 45 	addi %d4,%d4,24288
80000bf0:	7b a0 12 20 	movh %d2,298
80000bf4:	42 84       	add %d4,%d8
80000bf6:	1b 02 be 28 	addi %d2,%d2,-29728
80000bfa:	7f 42 05 80 	jge.u %d2,%d4,80000c04 <IfxVadc_initializeFAdcI+0x60>
80000bfe:	82 08       	mov %d8,0
80000c00:	02 82       	mov %d2,%d8
80000c02:	00 90       	ret 
80000c04:	19 ca 00 20 	ld.w %d10,[%a12]128
80000c08:	8f f3 01 31 	and %d3,%d3,31
80000c0c:	3b 00 00 48 	mov %d4,-32768
80000c10:	a6 34       	or %d4,%d3
80000c12:	3b 00 fe 37 	mov %d3,32736
80000c16:	26 a3       	and %d3,%d10
80000c18:	a6 43       	or %d3,%d4
80000c1a:	37 3a 10 a0 	insert %d10,%d10,%d3,0,16
80000c1e:	6d 00 55 0b 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
80000c22:	02 24       	mov %d4,%d2
80000c24:	02 29       	mov %d9,%d2
80000c26:	6d 00 1c 0a 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
80000c2a:	19 c2 08 20 	ld.w %d2,[%a12]136
80000c2e:	d9 c2 08 20 	lea %a2,[%a12]136
80000c32:	b7 02 81 2f 	insert %d2,%d2,0,31,1
80000c36:	02 94       	mov %d4,%d9
80000c38:	74 22       	st.w [%a2],%d2
80000c3a:	6d 00 75 0b 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80000c3e:	59 ca 00 20 	st.w [%a12]128,%d10
80000c42:	6d 00 43 0b 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
80000c46:	02 24       	mov %d4,%d2
80000c48:	02 29       	mov %d9,%d2
80000c4a:	6d 00 0a 0a 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
80000c4e:	19 c2 08 20 	ld.w %d2,[%a12]136
80000c52:	d9 c2 08 20 	lea %a2,[%a12]136
80000c56:	b7 f2 81 2f 	insert %d2,%d2,15,31,1
80000c5a:	02 94       	mov %d4,%d9
80000c5c:	74 22       	st.w [%a2],%d2
80000c5e:	6d 00 63 0b 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80000c62:	02 82       	mov %d2,%d8
80000c64:	00 90       	ret 

80000c66 <IfxVadc_selectPowerSupplyVoltage>:
80000c66:	19 48 00 20 	ld.w %d8,[%a4]128
80000c6a:	8f 14 00 21 	and %d2,%d4,1
80000c6e:	06 62       	sh %d2,6
80000c70:	8f f2 e7 31 	orn %d3,%d2,127
80000c74:	37 08 66 24 	extr.u %d2,%d8,8,6
80000c78:	40 4c       	mov.aa %a12,%a4
80000c7a:	a6 32       	or %d2,%d3
80000c7c:	37 28 08 84 	insert %d8,%d8,%d2,8,8
80000c80:	6d 00 24 0b 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
80000c84:	02 24       	mov %d4,%d2
80000c86:	02 29       	mov %d9,%d2
80000c88:	6d 00 eb 09 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
80000c8c:	19 c2 08 20 	ld.w %d2,[%a12]136
80000c90:	d9 c2 08 20 	lea %a2,[%a12]136
80000c94:	b7 02 81 2f 	insert %d2,%d2,0,31,1
80000c98:	02 94       	mov %d4,%d9
80000c9a:	74 22       	st.w [%a2],%d2
80000c9c:	6d 00 44 0b 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80000ca0:	59 c8 00 20 	st.w [%a12]128,%d8
80000ca4:	6d 00 12 0b 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
80000ca8:	02 24       	mov %d4,%d2
80000caa:	02 28       	mov %d8,%d2
80000cac:	6d 00 d9 09 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
80000cb0:	19 c2 08 20 	ld.w %d2,[%a12]136
80000cb4:	d9 c2 08 20 	lea %a2,[%a12]136
80000cb8:	b7 f2 81 2f 	insert %d2,%d2,15,31,1
80000cbc:	02 84       	mov %d4,%d8
80000cbe:	74 22       	st.w [%a2],%d2
80000cc0:	6d 00 32 0b 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80000cc4:	00 90       	ret 

80000cc6 <IfxVadc_setArbiterPriority>:
80000cc6:	8f f4 0f 31 	and %d3,%d4,255
80000cca:	02 50       	mov %d0,%d5
80000ccc:	1b 87 01 40 	addi %d4,%d7,24
80000cd0:	02 65       	mov %d5,%d6
80000cd2:	d9 42 04 00 	lea %a2,[%a4]4
80000cd6:	df 03 21 00 	jeq %d3,0,80000d18 <IfxVadc_setArbiterPriority+0x52>
80000cda:	19 46 04 00 	ld.w %d6,[%a4]4
80000cde:	0f 43 00 30 	sh %d3,%d3,%d4
80000ce2:	a6 63       	or %d3,%d6
80000ce4:	8f 27 00 20 	sh %d2,%d7,2
80000ce8:	74 23       	st.w [%a2],%d3
80000cea:	54 24       	ld.w %d4,[%a2]
80000cec:	82 33       	mov %d3,3
80000cee:	0f 23 00 30 	sh %d3,%d3,%d2
80000cf2:	0f 34 e0 30 	andn %d3,%d4,%d3
80000cf6:	74 23       	st.w [%a2],%d3
80000cf8:	54 24       	ld.w %d4,[%a2]
80000cfa:	0f 20 00 30 	sh %d3,%d0,%d2
80000cfe:	a6 43       	or %d3,%d4
80000d00:	74 23       	st.w [%a2],%d3
80000d02:	1b 32 00 30 	addi %d3,%d2,3
80000d06:	82 12       	mov %d2,1
80000d08:	0f 32 00 20 	sh %d2,%d2,%d3
80000d0c:	df 05 0c 00 	jeq %d5,0,80000d24 <IfxVadc_setArbiterPriority+0x5e>
80000d10:	54 23       	ld.w %d3,[%a2]
80000d12:	a6 32       	or %d2,%d3
80000d14:	74 22       	st.w [%a2],%d2
80000d16:	00 90       	ret 
80000d18:	19 42 04 00 	ld.w %d2,[%a4]4
80000d1c:	d7 02 01 24 	insert %d2,%d2,0,%d4,1
80000d20:	74 22       	st.w [%a2],%d2
80000d22:	00 90       	ret 
80000d24:	19 43 04 00 	ld.w %d3,[%a4]4
80000d28:	d9 42 04 00 	lea %a2,[%a4]4
80000d2c:	0f 23 e0 20 	andn %d2,%d3,%d2
80000d30:	74 22       	st.w [%a2],%d2
80000d32:	00 90       	ret 

80000d34 <IfxVadc_setScan>:
80000d34:	19 42 28 20 	ld.w %d2,[%a4]168
80000d38:	d9 42 28 20 	lea %a2,[%a4]168
80000d3c:	0f 42 c0 30 	xor %d3,%d2,%d4
80000d40:	26 53       	and %d3,%d5
80000d42:	c6 32       	xor %d2,%d3
80000d44:	74 22       	st.w [%a2],%d2
80000d46:	00 90       	ret 

80000d48 <IfxVadc_startupCalibration>:
80000d48:	40 4c       	mov.aa %a12,%a4
80000d4a:	6d 00 bf 0a 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
80000d4e:	02 24       	mov %d4,%d2
80000d50:	02 28       	mov %d8,%d2
80000d52:	6d 00 86 09 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
80000d56:	19 c2 08 20 	ld.w %d2,[%a12]136
80000d5a:	d9 c2 08 20 	lea %a2,[%a12]136
80000d5e:	b7 02 81 2f 	insert %d2,%d2,0,31,1
80000d62:	02 84       	mov %d4,%d8
80000d64:	74 22       	st.w [%a2],%d2
80000d66:	6d 00 df 0a 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80000d6a:	19 c2 00 20 	ld.w %d2,[%a12]128
80000d6e:	d9 c2 00 20 	lea %a2,[%a12]128
80000d72:	b7 12 81 2f 	insert %d2,%d2,1,31,1
80000d76:	74 22       	st.w [%a2],%d2
80000d78:	6d 00 a8 0a 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
80000d7c:	02 24       	mov %d4,%d2
80000d7e:	02 28       	mov %d8,%d2
80000d80:	6d 00 6f 09 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
80000d84:	19 c2 08 20 	ld.w %d2,[%a12]136
80000d88:	d9 c2 08 20 	lea %a2,[%a12]136
80000d8c:	b7 f2 81 2f 	insert %d2,%d2,15,31,1
80000d90:	02 84       	mov %d4,%d8
80000d92:	74 22       	st.w [%a2],%d2
80000d94:	6d 00 c8 0a 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80000d98:	19 c3 40 20 	ld.w %d3,[%a12]1152
80000d9c:	19 c2 80 20 	ld.w %d2,[%a12]2176
80000da0:	37 03 61 3e 	extr.u %d3,%d3,28,1
80000da4:	37 02 61 2e 	extr.u %d2,%d2,28,1
80000da8:	2b 23 50 22 	seln %d2,%d2,%d3,%d2
80000dac:	19 c3 c0 20 	ld.w %d3,[%a12]3200
80000db0:	37 03 61 3e 	extr.u %d3,%d3,28,1
80000db4:	ab 12 a0 23 	seln %d2,%d3,%d2,1
80000db8:	19 c3 00 21 	ld.w %d3,[%a12]4224
80000dbc:	37 03 61 3e 	extr.u %d3,%d3,28,1
80000dc0:	ab 12 a0 23 	seln %d2,%d3,%d2,1
80000dc4:	19 c3 40 21 	ld.w %d3,[%a12]5248
80000dc8:	37 03 61 3e 	extr.u %d3,%d3,28,1
80000dcc:	ab 12 a0 23 	seln %d2,%d3,%d2,1
80000dd0:	19 c3 80 21 	ld.w %d3,[%a12]6272
80000dd4:	ef c3 08 00 	jz.t %d3,28,80000de4 <IfxVadc_startupCalibration+0x9c>
80000dd8:	19 c2 c0 21 	ld.w %d2,[%a12]7296
80000ddc:	19 c2 00 22 	ld.w %d2,[%a12]8320
80000de0:	1d ff dc ff 	j 80000d98 <IfxVadc_startupCalibration+0x50>
80000de4:	19 c3 c0 21 	ld.w %d3,[%a12]7296
80000de8:	ef c3 fa ff 	jnz.t %d3,28,80000ddc <IfxVadc_startupCalibration+0x94>
80000dec:	19 c3 00 22 	ld.w %d3,[%a12]8320
80000df0:	37 03 61 3e 	extr.u %d3,%d3,28,1
80000df4:	a6 32       	or %d2,%d3
80000df6:	df 02 d1 ff 	jne %d2,0,80000d98 <IfxVadc_startupCalibration+0x50>
80000dfa:	00 90       	ret 

80000dfc <IfxVadc_Adc_initChannel>:
80000dfc:	99 52 38 00 	ld.a %a2,[%a5]56
80000e00:	40 4e       	mov.aa %a14,%a4
80000e02:	19 5b 18 00 	ld.w %d11,[%a5]24
80000e06:	54 28       	ld.w %d8,[%a2]
80000e08:	19 29 08 00 	ld.w %d9,[%a2]8
80000e0c:	99 2d 04 00 	ld.a %a13,[%a2]4
80000e10:	b5 42 08 00 	st.a [%a4]8,%a2
80000e14:	60 84       	mov.a %a4,%d8
80000e16:	02 94       	mov %d4,%d9
80000e18:	40 5c       	mov.aa %a12,%a5
80000e1a:	6d ff 33 fe 	call 80000a80 <IfxVadc_enableAccess>
80000e1e:	1b 0b 06 20 	addi %d2,%d11,96
80000e22:	06 22       	sh %d2,2
80000e24:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80000e28:	19 c3 20 00 	ld.w %d3,[%a12]32
80000e2c:	54 22       	ld.w %d2,[%a2]
80000e2e:	60 84       	mov.a %a4,%d8
80000e30:	67 32 0b 20 	ins.t %d2,%d2,11,%d3,0
80000e34:	1b 09 01 a0 	addi %d10,%d9,16
80000e38:	02 a4       	mov %d4,%d10
80000e3a:	74 22       	st.w [%a2],%d2
80000e3c:	54 22       	ld.w %d2,[%a2]
80000e3e:	19 c3 24 00 	ld.w %d3,[%a12]36
80000e42:	37 32 04 28 	insert %d2,%d2,%d3,16,4
80000e46:	74 22       	st.w [%a2],%d2
80000e48:	54 22       	ld.w %d2,[%a2]
80000e4a:	19 c3 28 00 	ld.w %d3,[%a12]40
80000e4e:	37 32 02 22 	insert %d2,%d2,%d3,4,2
80000e52:	74 22       	st.w [%a2],%d2
80000e54:	54 22       	ld.w %d2,[%a2]
80000e56:	19 c3 2c 00 	ld.w %d3,[%a12]44
80000e5a:	37 32 02 23 	insert %d2,%d2,%d3,6,2
80000e5e:	74 22       	st.w [%a2],%d2
80000e60:	54 22       	ld.w %d2,[%a2]
80000e62:	39 c3 01 00 	ld.bu %d3,[%a12]1
80000e66:	67 32 0a 20 	ins.t %d2,%d2,10,%d3,0
80000e6a:	74 22       	st.w [%a2],%d2
80000e6c:	54 22       	ld.w %d2,[%a2]
80000e6e:	19 c3 1c 00 	ld.w %d3,[%a12]28
80000e72:	37 32 02 20 	insert %d2,%d2,%d3,0,2
80000e76:	74 22       	st.w [%a2],%d2
80000e78:	54 22       	ld.w %d2,[%a2]
80000e7a:	19 c3 34 00 	ld.w %d3,[%a12]52
80000e7e:	37 32 02 24 	insert %d2,%d2,%d3,8,2
80000e82:	74 22       	st.w [%a2],%d2
80000e84:	54 22       	ld.w %d2,[%a2]
80000e86:	39 c3 03 00 	ld.bu %d3,[%a12]3
80000e8a:	67 32 15 20 	ins.t %d2,%d2,21,%d3,0
80000e8e:	74 22       	st.w [%a2],%d2
80000e90:	54 22       	ld.w %d2,[%a2]
80000e92:	14 c3       	ld.bu %d3,[%a12]
80000e94:	67 32 14 20 	ins.t %d2,%d2,20,%d3,0
80000e98:	74 22       	st.w [%a2],%d2
80000e9a:	19 c3 30 00 	ld.w %d3,[%a12]48
80000e9e:	54 22       	ld.w %d2,[%a2]
80000ea0:	37 32 04 26 	insert %d2,%d2,%d3,12,4
80000ea4:	74 22       	st.w [%a2],%d2
80000ea6:	6d ff ed fd 	call 80000a80 <IfxVadc_enableAccess>
80000eaa:	39 c3 02 00 	ld.bu %d3,[%a12]2
80000eae:	82 12       	mov %d2,1
80000eb0:	0f b2 00 20 	sh %d2,%d2,%d11
80000eb4:	d9 d2 08 00 	lea %a2,[%a13]8
80000eb8:	df 03 4a 80 	jne %d3,0,80000f4c <IfxVadc_Adc_initChannel+0x150>
80000ebc:	19 d3 08 00 	ld.w %d3,[%a13]8
80000ec0:	a6 32       	or %d2,%d3
80000ec2:	74 22       	st.w [%a2],%d2
80000ec4:	60 84       	mov.a %a4,%d8
80000ec6:	02 a4       	mov %d4,%d10
80000ec8:	6d ff 7e fd 	call 800009c4 <IfxVadc_disableAccess>
80000ecc:	54 e2       	ld.w %d2,[%a14]
80000ece:	19 d4 20 40 	ld.w %d4,[%a13]288
80000ed2:	06 22       	sh %d2,2
80000ed4:	3b f0 00 30 	mov %d3,15
80000ed8:	0f 23 00 30 	sh %d3,%d3,%d2
80000edc:	0f 34 e0 30 	andn %d3,%d4,%d3
80000ee0:	d9 d2 20 40 	lea %a2,[%a13]288
80000ee4:	19 c5 14 00 	ld.w %d5,[%a12]20
80000ee8:	74 23       	st.w [%a2],%d3
80000eea:	54 23       	ld.w %d3,[%a2]
80000eec:	0f 25 00 20 	sh %d2,%d5,%d2
80000ef0:	a6 32       	or %d2,%d3
80000ef2:	74 22       	st.w [%a2],%d2
80000ef4:	b9 c2 06 00 	ld.hu %d2,[%a12]6
80000ef8:	df 02 38 80 	jne %d2,0,80000f68 <IfxVadc_Adc_initChannel+0x16c>
80000efc:	19 c2 24 00 	ld.w %d2,[%a12]36
80000f00:	19 c5 10 00 	ld.w %d5,[%a12]16
80000f04:	ff 82 2b 80 	jge.u %d2,8,80000f5a <IfxVadc_Adc_initChannel+0x15e>
80000f08:	19 d4 30 40 	ld.w %d4,[%a13]304
80000f0c:	d9 d2 30 40 	lea %a2,[%a13]304
80000f10:	06 22       	sh %d2,2
80000f12:	3b f0 00 30 	mov %d3,15
80000f16:	0f 23 00 30 	sh %d3,%d3,%d2
80000f1a:	0f 34 e0 30 	andn %d3,%d4,%d3
80000f1e:	0f 25 00 20 	sh %d2,%d5,%d2
80000f22:	74 23       	st.w [%a2],%d3
80000f24:	54 23       	ld.w %d3,[%a2]
80000f26:	a6 32       	or %d2,%d3
80000f28:	74 22       	st.w [%a2],%d2
80000f2a:	b9 c2 04 00 	ld.hu %d2,[%a12]4
80000f2e:	df 02 3d 80 	jne %d2,0,80000fa8 <IfxVadc_Adc_initChannel+0x1ac>
80000f32:	60 84       	mov.a %a4,%d8
80000f34:	02 94       	mov %d4,%d9
80000f36:	6d ff 47 fd 	call 800009c4 <IfxVadc_disableAccess>
80000f3a:	19 c2 24 00 	ld.w %d2,[%a12]36
80000f3e:	59 e2 04 00 	st.w [%a14]4,%d2
80000f42:	19 c2 18 00 	ld.w %d2,[%a12]24
80000f46:	74 e2       	st.w [%a14],%d2
80000f48:	82 02       	mov %d2,0
80000f4a:	00 90       	ret 
80000f4c:	19 d3 08 00 	ld.w %d3,[%a13]8
80000f50:	0f 23 e0 20 	andn %d2,%d3,%d2
80000f54:	74 22       	st.w [%a2],%d2
80000f56:	1d ff b7 ff 	j 80000ec4 <IfxVadc_Adc_initChannel+0xc8>
80000f5a:	19 d4 34 40 	ld.w %d4,[%a13]308
80000f5e:	d9 d2 34 40 	lea %a2,[%a13]308
80000f62:	c2 82       	add %d2,-8
80000f64:	1d ff d6 ff 	j 80000f10 <IfxVadc_Adc_initChannel+0x114>
80000f68:	02 94       	mov %d4,%d9
80000f6a:	6d ff c9 fd 	call 80000afc <IfxVadc_getSrcAddress>
80000f6e:	19 c3 18 00 	ld.w %d3,[%a12]24
80000f72:	82 12       	mov %d2,1
80000f74:	0f 32 00 20 	sh %d2,%d2,%d3
80000f78:	39 c3 06 00 	ld.bu %d3,[%a12]6
80000f7c:	19 c4 0c 00 	ld.w %d4,[%a12]12
80000f80:	59 d2 10 40 	st.w [%a13]272,%d2
80000f84:	54 22       	ld.w %d2,[%a2]
80000f86:	37 32 08 20 	insert %d2,%d2,%d3,0,8
80000f8a:	74 22       	st.w [%a2],%d2
80000f8c:	54 22       	ld.w %d2,[%a2]
80000f8e:	37 42 82 25 	insert %d2,%d2,%d4,11,2
80000f92:	74 22       	st.w [%a2],%d2
80000f94:	54 22       	ld.w %d2,[%a2]
80000f96:	b7 12 81 2c 	insert %d2,%d2,1,25,1
80000f9a:	74 22       	st.w [%a2],%d2
80000f9c:	54 22       	ld.w %d2,[%a2]
80000f9e:	b7 12 01 25 	insert %d2,%d2,1,10,1
80000fa2:	74 22       	st.w [%a2],%d2
80000fa4:	1d ff ac ff 	j 80000efc <IfxVadc_Adc_initChannel+0x100>
80000fa8:	02 94       	mov %d4,%d9
80000faa:	6d ff a9 fd 	call 80000afc <IfxVadc_getSrcAddress>
80000fae:	19 c2 24 00 	ld.w %d2,[%a12]36
80000fb2:	39 c3 04 00 	ld.bu %d3,[%a12]4
80000fb6:	1b 02 08 20 	addi %d2,%d2,128
80000fba:	06 22       	sh %d2,2
80000fbc:	01 d2 00 36 	addsc.a %a3,%a13,%d2,0
80000fc0:	54 32       	ld.w %d2,[%a3]
80000fc2:	b7 12 81 2f 	insert %d2,%d2,1,31,1
80000fc6:	74 32       	st.w [%a3],%d2
80000fc8:	bb f0 ff 2f 	mov.u %d2,65535
80000fcc:	19 c4 08 00 	ld.w %d4,[%a12]8
80000fd0:	59 d2 14 40 	st.w [%a13]276,%d2
80000fd4:	54 22       	ld.w %d2,[%a2]
80000fd6:	37 32 08 20 	insert %d2,%d2,%d3,0,8
80000fda:	74 22       	st.w [%a2],%d2
80000fdc:	54 22       	ld.w %d2,[%a2]
80000fde:	37 42 82 25 	insert %d2,%d2,%d4,11,2
80000fe2:	74 22       	st.w [%a2],%d2
80000fe4:	54 22       	ld.w %d2,[%a2]
80000fe6:	b7 12 81 2c 	insert %d2,%d2,1,25,1
80000fea:	74 22       	st.w [%a2],%d2
80000fec:	54 22       	ld.w %d2,[%a2]
80000fee:	b7 12 01 25 	insert %d2,%d2,1,10,1
80000ff2:	74 22       	st.w [%a2],%d2
80000ff4:	1d ff 9f ff 	j 80000f32 <IfxVadc_Adc_initChannel+0x136>

80000ff8 <IfxVadc_Adc_initChannelConfig>:
80000ff8:	40 4c       	mov.aa %a12,%a4
80000ffa:	80 58       	mov.d %d8,%a5
80000ffc:	3b c0 03 50 	mov %d5,60
80001000:	82 04       	mov %d4,0
80001002:	6d 00 14 22 	call 8000542a <memset>
80001006:	59 c8 38 00 	st.w [%a12]56,%d8
8000100a:	00 90       	ret 

8000100c <IfxVadc_Adc_initGroup>:
8000100c:	d4 52       	ld.a %a2,[%a5]
8000100e:	19 58 04 00 	ld.w %d8,[%a5]4
80001012:	40 5c       	mov.aa %a12,%a5
80001014:	d4 2d       	ld.a %a13,[%a2]
80001016:	8f a8 00 90 	sh %d9,%d8,10
8000101a:	1b 09 48 20 	addi %d2,%d9,1152
8000101e:	01 d2 00 e6 	addsc.a %a14,%a13,%d2,0
80001022:	54 22       	ld.w %d2,[%a2]
80001024:	b5 4e 04 00 	st.a [%a4]4,%a14
80001028:	74 42       	st.w [%a4],%d2
8000102a:	59 48 08 00 	st.w [%a4]8,%d8
8000102e:	40 d4       	mov.aa %a4,%a13
80001030:	6d ff 4c fd 	call 80000ac8 <IfxVadc_getAdcAnalogFrequency>
80001034:	1b 08 01 a0 	addi %d10,%d8,16
80001038:	02 a4       	mov %d4,%d10
8000103a:	40 d4       	mov.aa %a4,%a13
8000103c:	02 2b       	mov %d11,%d2
8000103e:	6d ff 21 fd 	call 80000a80 <IfxVadc_enableAccess>
80001042:	39 c4 38 10 	ld.bu %d4,[%a12]120
80001046:	82 07       	mov %d7,0
80001048:	df 14 b7 00 	jeq %d4,1,800011b6 <IfxVadc_Adc_initGroup+0x1aa>
8000104c:	82 06       	mov %d6,0
8000104e:	d2 04       	mov %e4,0
80001050:	40 e4       	mov.aa %a4,%a14
80001052:	6d ff 3a fe 	call 80000cc6 <IfxVadc_setArbiterPriority>
80001056:	39 c7 39 10 	ld.bu %d7,[%a12]121
8000105a:	df 17 b9 00 	jeq %d7,1,800011cc <IfxVadc_Adc_initGroup+0x1c0>
8000105e:	82 17       	mov %d7,1
80001060:	d2 04       	mov %e4,0
80001062:	82 06       	mov %d6,0
80001064:	40 e4       	mov.aa %a4,%a14
80001066:	6d ff 30 fe 	call 80000cc6 <IfxVadc_setArbiterPriority>
8000106a:	39 c4 3a 10 	ld.bu %d4,[%a12]122
8000106e:	82 27       	mov %d7,2
80001070:	df 14 bb 00 	jeq %d4,1,800011e6 <IfxVadc_Adc_initGroup+0x1da>
80001074:	82 06       	mov %d6,0
80001076:	d2 04       	mov %e4,0
80001078:	40 e4       	mov.aa %a4,%a14
8000107a:	6d ff 26 fe 	call 80000cc6 <IfxVadc_setArbiterPriority>
8000107e:	19 c4 08 00 	ld.w %d4,[%a12]8
80001082:	5f 48 1f 00 	jeq %d8,%d4,800010c0 <IfxVadc_Adc_initGroup+0xb4>
80001086:	91 00 00 28 	movh.a %a2,32768
8000108a:	8f 38 00 20 	sh %d2,%d8,3
8000108e:	d9 22 14 d0 	lea %a2,[%a2]852 <80000354 <IfxVadc_Adc_masterIndex>>
80001092:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
80001096:	3b 80 00 50 	mov %d5,8
8000109a:	01 24 00 26 	addsc.a %a2,%a2,%d4,0
8000109e:	14 22       	ld.bu %d2,[%a2]
800010a0:	01 d9 00 26 	addsc.a %a2,%a13,%d9,0
800010a4:	8f 32 00 21 	and %d2,%d2,3
800010a8:	19 23 40 30 	ld.w %d3,[%a2]1216
800010ac:	d9 23 40 30 	lea %a3,[%a2]1216
800010b0:	37 23 02 30 	insert %d3,%d3,%d2,0,2
800010b4:	0f 25 00 20 	sh %d2,%d5,%d2
800010b8:	74 33       	st.w [%a3],%d3
800010ba:	54 33       	ld.w %d3,[%a3]
800010bc:	a6 32       	or %d2,%d3
800010be:	74 32       	st.w [%a3],%d2
800010c0:	01 d9 00 26 	addsc.a %a2,%a13,%d9,0
800010c4:	19 23 40 20 	ld.w %d3,[%a2]1152
800010c8:	d9 23 40 20 	lea %a3,[%a2]1152
800010cc:	8f 33 c0 31 	andn %d3,%d3,3
800010d0:	74 33       	st.w [%a3],%d3
800010d2:	19 c2 34 10 	ld.w %d2,[%a12]116
800010d6:	19 23 40 20 	ld.w %d3,[%a2]1152
800010da:	d9 23 40 20 	lea %a3,[%a2]1152
800010de:	37 23 02 32 	insert %d3,%d3,%d2,4,2
800010e2:	74 33       	st.w [%a3],%d3
800010e4:	39 c2 38 10 	ld.bu %d2,[%a12]120
800010e8:	df 12 f9 00 	jeq %d2,1,800012da <IfxVadc_Adc_initGroup+0x2ce>
800010ec:	39 c2 39 10 	ld.bu %d2,[%a12]121
800010f0:	df 12 b6 00 	jeq %d2,1,8000125c <IfxVadc_Adc_initGroup+0x250>
800010f4:	39 c2 3a 10 	ld.bu %d2,[%a12]122
800010f8:	df 12 80 00 	jeq %d2,1,800011f8 <IfxVadc_Adc_initGroup+0x1ec>
800010fc:	01 d9 00 e6 	addsc.a %a14,%a13,%d9,0
80001100:	0b 48 00 21 	eq %d2,%d8,%d4
80001104:	19 e3 40 20 	ld.w %d3,[%a14]1152
80001108:	32 52       	rsub %d2
8000110a:	37 23 02 30 	insert %d3,%d3,%d2,0,2
8000110e:	d9 e2 40 20 	lea %a2,[%a14]1152
80001112:	02 84       	mov %d4,%d8
80001114:	40 d4       	mov.aa %a4,%a13
80001116:	74 23       	st.w [%a2],%d3
80001118:	39 c5 30 10 	ld.bu %d5,[%a12]112
8000111c:	6d ff 78 fc 	call 80000a0c <IfxVadc_disablePostCalibration>
80001120:	19 c2 10 00 	ld.w %d2,[%a12]16
80001124:	19 e3 60 20 	ld.w %d3,[%a14]1184
80001128:	d9 e2 60 20 	lea %a2,[%a14]1184
8000112c:	37 23 03 34 	insert %d3,%d3,%d2,8,3
80001130:	74 23       	st.w [%a2],%d3
80001132:	19 c2 0c 00 	ld.w %d2,[%a12]12
80001136:	4b 2b 41 20 	mul.f %d2,%d11,%d2
8000113a:	4b 02 71 21 	ftouz %d2,%d2
8000113e:	1b e2 ff 3f 	addi %d3,%d2,-2
80001142:	8f c3 1f 20 	sh %d2,%d3,-4
80001146:	1b f2 00 20 	addi %d2,%d2,15
8000114a:	8b 03 62 42 	lt.u %d4,%d3,32
8000114e:	2b 23 40 34 	sel %d3,%d4,%d3,%d2
80001152:	3b f0 0f 40 	mov %d4,255
80001156:	0b 43 90 21 	min.u %d2,%d3,%d4
8000115a:	19 e3 60 20 	ld.w %d3,[%a14]1184
8000115e:	d9 e2 60 20 	lea %a2,[%a14]1184
80001162:	37 23 05 30 	insert %d3,%d3,%d2,0,5
80001166:	74 23       	st.w [%a2],%d3
80001168:	19 c2 18 00 	ld.w %d2,[%a12]24
8000116c:	19 e3 64 20 	ld.w %d3,[%a14]1188
80001170:	d9 e2 64 20 	lea %a2,[%a14]1188
80001174:	37 23 03 34 	insert %d3,%d3,%d2,8,3
80001178:	74 23       	st.w [%a2],%d3
8000117a:	19 c2 14 00 	ld.w %d2,[%a12]20
8000117e:	4b 2b 41 20 	mul.f %d2,%d11,%d2
80001182:	4b 02 71 21 	ftouz %d2,%d2
80001186:	c2 e2       	add %d2,-2
80001188:	8f c2 1f 30 	sh %d3,%d2,-4
8000118c:	1b f3 00 30 	addi %d3,%d3,15
80001190:	8b 02 62 52 	lt.u %d5,%d2,32
80001194:	2b 32 40 25 	sel %d2,%d5,%d2,%d3
80001198:	0b 42 90 41 	min.u %d4,%d2,%d4
8000119c:	19 e2 64 20 	ld.w %d2,[%a14]1188
800011a0:	d9 e2 64 20 	lea %a2,[%a14]1188
800011a4:	37 42 05 20 	insert %d2,%d2,%d4,0,5
800011a8:	40 d4       	mov.aa %a4,%a13
800011aa:	02 a4       	mov %d4,%d10
800011ac:	74 22       	st.w [%a2],%d2
800011ae:	6d ff 0b fc 	call 800009c4 <IfxVadc_disableAccess>
800011b2:	82 02       	mov %d2,0
800011b4:	00 90       	ret 
800011b6:	19 c6 10 10 	ld.w %d6,[%a12]80
800011ba:	19 c5 0c 10 	ld.w %d5,[%a12]76
800011be:	40 e4       	mov.aa %a4,%a14
800011c0:	6d ff 83 fd 	call 80000cc6 <IfxVadc_setArbiterPriority>
800011c4:	39 c7 39 10 	ld.bu %d7,[%a12]121
800011c8:	df 17 4b ff 	jne %d7,1,8000105e <IfxVadc_Adc_initGroup+0x52>
800011cc:	19 c6 34 00 	ld.w %d6,[%a12]52
800011d0:	19 c5 30 00 	ld.w %d5,[%a12]48
800011d4:	02 74       	mov %d4,%d7
800011d6:	40 e4       	mov.aa %a4,%a14
800011d8:	6d ff 77 fd 	call 80000cc6 <IfxVadc_setArbiterPriority>
800011dc:	39 c4 3a 10 	ld.bu %d4,[%a12]122
800011e0:	82 27       	mov %d7,2
800011e2:	df 14 49 ff 	jne %d4,1,80001074 <IfxVadc_Adc_initGroup+0x68>
800011e6:	19 c6 2c 10 	ld.w %d6,[%a12]108
800011ea:	19 c5 28 10 	ld.w %d5,[%a12]104
800011ee:	40 e4       	mov.aa %a4,%a14
800011f0:	6d ff 6b fd 	call 80000cc6 <IfxVadc_setArbiterPriority>
800011f4:	1d ff 45 ff 	j 8000107e <IfxVadc_Adc_initGroup+0x72>
800011f8:	19 c6 24 10 	ld.w %d6,[%a12]100
800011fc:	19 c5 1c 10 	ld.w %d5,[%a12]92
80001200:	df 06 1c 81 	jne %d6,0,80001438 <IfxVadc_Adc_initGroup+0x42c>
80001204:	8b f5 20 52 	ne %d5,%d5,15
80001208:	df 05 1d 00 	jeq %d5,0,80001242 <IfxVadc_Adc_initGroup+0x236>
8000120c:	19 c6 18 10 	ld.w %d6,[%a12]88
80001210:	19 d2 00 80 	ld.w %d2,[%a13]512
80001214:	8f f6 00 51 	and %d5,%d6,15
80001218:	37 02 68 38 	extr.u %d3,%d2,16,8
8000121c:	8f f5 e7 51 	orn %d5,%d5,127
80001220:	8f 03 07 31 	and %d3,%d3,112
80001224:	a6 53       	or %d3,%d5
80001226:	37 32 08 28 	insert %d2,%d2,%d3,16,8
8000122a:	d9 d2 00 80 	lea %a2,[%a13]512
8000122e:	19 c7 20 10 	ld.w %d7,[%a12]96
80001232:	74 22       	st.w [%a2],%d2
80001234:	19 d2 04 80 	ld.w %d2,[%a13]516
80001238:	d9 d2 04 80 	lea %a2,[%a13]516
8000123c:	37 72 02 20 	insert %d2,%d2,%d7,0,2
80001240:	74 22       	st.w [%a2],%d2
80001242:	39 c3 14 10 	ld.bu %d3,[%a12]84
80001246:	19 d2 04 80 	ld.w %d2,[%a13]516
8000124a:	8b 03 20 32 	ne %d3,%d3,0
8000124e:	67 32 04 20 	ins.t %d2,%d2,4,%d3,0
80001252:	d9 d2 04 80 	lea %a2,[%a13]516
80001256:	74 22       	st.w [%a2],%d2
80001258:	1d ff 52 ff 	j 800010fc <IfxVadc_Adc_initGroup+0xf0>
8000125c:	01 d9 00 26 	addsc.a %a2,%a13,%d9,0
80001260:	19 c6 2c 00 	ld.w %d6,[%a12]44
80001264:	19 c5 24 00 	ld.w %d5,[%a12]36
80001268:	d9 23 64 40 	lea %a3,[%a2]1316
8000126c:	df 06 ad 80 	jne %d6,0,800013c6 <IfxVadc_Adc_initGroup+0x3ba>
80001270:	19 22 64 40 	ld.w %d2,[%a2]1316
80001274:	8b f5 20 52 	ne %d5,%d5,15
80001278:	8f 42 c0 21 	andn %d2,%d2,4
8000127c:	74 32       	st.w [%a3],%d2
8000127e:	df 05 1f 00 	jeq %d5,0,800012bc <IfxVadc_Adc_initGroup+0x2b0>
80001282:	19 c6 20 00 	ld.w %d6,[%a12]32
80001286:	01 d9 00 26 	addsc.a %a2,%a13,%d9,0
8000128a:	8f f6 00 51 	and %d5,%d6,15
8000128e:	19 22 60 40 	ld.w %d2,[%a2]1312
80001292:	8f f5 e7 51 	orn %d5,%d5,127
80001296:	37 02 68 38 	extr.u %d3,%d2,16,8
8000129a:	d9 23 60 40 	lea %a3,[%a2]1312
8000129e:	8f 03 07 31 	and %d3,%d3,112
800012a2:	a6 53       	or %d3,%d5
800012a4:	37 32 08 28 	insert %d2,%d2,%d3,16,8
800012a8:	19 c7 28 00 	ld.w %d7,[%a12]40
800012ac:	74 32       	st.w [%a3],%d2
800012ae:	19 22 64 40 	ld.w %d2,[%a2]1316
800012b2:	d9 23 64 40 	lea %a3,[%a2]1316
800012b6:	37 72 02 20 	insert %d2,%d2,%d7,0,2
800012ba:	74 32       	st.w [%a3],%d2
800012bc:	01 d9 00 26 	addsc.a %a2,%a13,%d9,0
800012c0:	39 c3 1c 00 	ld.bu %d3,[%a12]28
800012c4:	19 22 64 40 	ld.w %d2,[%a2]1316
800012c8:	8b 03 20 32 	ne %d3,%d3,0
800012cc:	67 32 04 20 	ins.t %d2,%d2,4,%d3,0
800012d0:	d9 23 64 40 	lea %a3,[%a2]1316
800012d4:	74 32       	st.w [%a3],%d2
800012d6:	1d ff 0f ff 	j 800010f4 <IfxVadc_Adc_initGroup+0xe8>
800012da:	19 c6 08 10 	ld.w %d6,[%a12]72
800012de:	19 c5 00 10 	ld.w %d5,[%a12]64
800012e2:	d9 23 44 40 	lea %a3,[%a2]1284
800012e6:	df 06 37 80 	jne %d6,0,80001354 <IfxVadc_Adc_initGroup+0x348>
800012ea:	19 22 44 40 	ld.w %d2,[%a2]1284
800012ee:	8b f5 20 52 	ne %d5,%d5,15
800012f2:	8f 42 c0 21 	andn %d2,%d2,4
800012f6:	74 32       	st.w [%a3],%d2
800012f8:	df 05 1f 00 	jeq %d5,0,80001336 <IfxVadc_Adc_initGroup+0x32a>
800012fc:	19 c6 3c 00 	ld.w %d6,[%a12]60
80001300:	01 d9 00 26 	addsc.a %a2,%a13,%d9,0
80001304:	8f f6 00 51 	and %d5,%d6,15
80001308:	19 22 40 40 	ld.w %d2,[%a2]1280
8000130c:	8f f5 e7 51 	orn %d5,%d5,127
80001310:	37 02 68 38 	extr.u %d3,%d2,16,8
80001314:	d9 23 40 40 	lea %a3,[%a2]1280
80001318:	8f 03 07 31 	and %d3,%d3,112
8000131c:	a6 53       	or %d3,%d5
8000131e:	37 32 08 28 	insert %d2,%d2,%d3,16,8
80001322:	19 c7 04 10 	ld.w %d7,[%a12]68
80001326:	74 32       	st.w [%a3],%d2
80001328:	19 22 44 40 	ld.w %d2,[%a2]1284
8000132c:	d9 23 44 40 	lea %a3,[%a2]1284
80001330:	37 72 02 20 	insert %d2,%d2,%d7,0,2
80001334:	74 32       	st.w [%a3],%d2
80001336:	01 d9 00 26 	addsc.a %a2,%a13,%d9,0
8000133a:	39 c3 38 00 	ld.bu %d3,[%a12]56
8000133e:	19 22 44 40 	ld.w %d2,[%a2]1284
80001342:	8b 03 20 32 	ne %d3,%d3,0
80001346:	67 32 0a 20 	ins.t %d2,%d2,10,%d3,0
8000134a:	d9 23 44 40 	lea %a3,[%a2]1284
8000134e:	74 32       	st.w [%a3],%d2
80001350:	1d ff ce fe 	j 800010ec <IfxVadc_Adc_initGroup+0xe0>
80001354:	19 23 44 40 	ld.w %d3,[%a2]1284
80001358:	8f 36 00 61 	and %d6,%d6,3
8000135c:	67 23 02 30 	ins.t %d3,%d3,2,%d2,0
80001360:	8f 56 00 70 	sh %d7,%d6,5
80001364:	8f f5 00 61 	and %d6,%d5,15
80001368:	74 33       	st.w [%a3],%d3
8000136a:	19 23 40 40 	ld.w %d3,[%a2]1280
8000136e:	8f f6 e7 61 	orn %d6,%d6,127
80001372:	a6 67       	or %d7,%d6
80001374:	37 03 68 64 	extr.u %d6,%d3,8,8
80001378:	d9 23 40 40 	lea %a3,[%a2]1280
8000137c:	8f 06 01 61 	and %d6,%d6,16
80001380:	a6 76       	or %d6,%d7
80001382:	37 63 08 34 	insert %d3,%d3,%d6,8,8
80001386:	8b f5 00 52 	eq %d5,%d5,15
8000138a:	19 c6 3c 00 	ld.w %d6,[%a12]60
8000138e:	74 33       	st.w [%a3],%d3
80001390:	df 05 b8 7f 	jeq %d5,0,80001300 <IfxVadc_Adc_initGroup+0x2f4>
80001394:	19 23 40 40 	ld.w %d3,[%a2]1280
80001398:	8f f6 00 61 	and %d6,%d6,15
8000139c:	37 03 68 58 	extr.u %d5,%d3,16,8
800013a0:	8f f6 e7 61 	orn %d6,%d6,127
800013a4:	8f 05 07 51 	and %d5,%d5,112
800013a8:	a6 65       	or %d5,%d6
800013aa:	37 53 08 38 	insert %d3,%d3,%d5,16,8
800013ae:	d9 23 40 40 	lea %a3,[%a2]1280
800013b2:	74 33       	st.w [%a3],%d3
800013b4:	19 23 44 40 	ld.w %d3,[%a2]1284
800013b8:	d9 23 44 40 	lea %a3,[%a2]1284
800013bc:	37 23 02 30 	insert %d3,%d3,%d2,0,2
800013c0:	74 33       	st.w [%a3],%d3
800013c2:	1d ff ba ff 	j 80001336 <IfxVadc_Adc_initGroup+0x32a>
800013c6:	19 23 64 40 	ld.w %d3,[%a2]1316
800013ca:	8f 36 00 61 	and %d6,%d6,3
800013ce:	67 23 02 30 	ins.t %d3,%d3,2,%d2,0
800013d2:	8f 56 00 70 	sh %d7,%d6,5
800013d6:	8f f5 00 61 	and %d6,%d5,15
800013da:	74 33       	st.w [%a3],%d3
800013dc:	19 23 60 40 	ld.w %d3,[%a2]1312
800013e0:	8f f6 e7 61 	orn %d6,%d6,127
800013e4:	a6 67       	or %d7,%d6
800013e6:	37 03 68 64 	extr.u %d6,%d3,8,8
800013ea:	d9 23 60 40 	lea %a3,[%a2]1312
800013ee:	8f 06 01 61 	and %d6,%d6,16
800013f2:	a6 76       	or %d6,%d7
800013f4:	37 63 08 34 	insert %d3,%d3,%d6,8,8
800013f8:	8b f5 00 52 	eq %d5,%d5,15
800013fc:	19 c6 20 00 	ld.w %d6,[%a12]32
80001400:	74 33       	st.w [%a3],%d3
80001402:	df 05 42 7f 	jeq %d5,0,80001286 <IfxVadc_Adc_initGroup+0x27a>
80001406:	19 23 60 40 	ld.w %d3,[%a2]1312
8000140a:	8f f6 00 61 	and %d6,%d6,15
8000140e:	37 03 68 58 	extr.u %d5,%d3,16,8
80001412:	8f f6 e7 61 	orn %d6,%d6,127
80001416:	8f 05 07 51 	and %d5,%d5,112
8000141a:	a6 65       	or %d5,%d6
8000141c:	37 53 08 38 	insert %d3,%d3,%d5,16,8
80001420:	d9 23 60 40 	lea %a3,[%a2]1312
80001424:	74 33       	st.w [%a3],%d3
80001426:	19 23 64 40 	ld.w %d3,[%a2]1316
8000142a:	d9 23 64 40 	lea %a3,[%a2]1316
8000142e:	37 23 02 30 	insert %d3,%d3,%d2,0,2
80001432:	74 33       	st.w [%a3],%d3
80001434:	1d ff 44 ff 	j 800012bc <IfxVadc_Adc_initGroup+0x2b0>
80001438:	19 d3 04 80 	ld.w %d3,[%a13]516
8000143c:	d9 d2 04 80 	lea %a2,[%a13]516
80001440:	67 23 02 30 	ins.t %d3,%d3,2,%d2,0
80001444:	8f 36 00 61 	and %d6,%d6,3
80001448:	8f 56 00 70 	sh %d7,%d6,5
8000144c:	74 23       	st.w [%a2],%d3
8000144e:	19 d3 00 80 	ld.w %d3,[%a13]512
80001452:	8f f5 00 61 	and %d6,%d5,15
80001456:	8f f6 e7 61 	orn %d6,%d6,127
8000145a:	a6 67       	or %d7,%d6
8000145c:	37 03 68 64 	extr.u %d6,%d3,8,8
80001460:	d9 d2 00 80 	lea %a2,[%a13]512
80001464:	8f 06 01 61 	and %d6,%d6,16
80001468:	a6 76       	or %d6,%d7
8000146a:	37 63 08 34 	insert %d3,%d3,%d6,8,8
8000146e:	8b f5 00 52 	eq %d5,%d5,15
80001472:	19 c6 18 10 	ld.w %d6,[%a12]88
80001476:	74 23       	st.w [%a2],%d3
80001478:	df 05 cc 7e 	jeq %d5,0,80001210 <IfxVadc_Adc_initGroup+0x204>
8000147c:	19 d3 00 80 	ld.w %d3,[%a13]512
80001480:	8f f6 00 61 	and %d6,%d6,15
80001484:	37 03 68 58 	extr.u %d5,%d3,16,8
80001488:	8f f6 e7 61 	orn %d6,%d6,127
8000148c:	8f 05 07 51 	and %d5,%d5,112
80001490:	a6 65       	or %d5,%d6
80001492:	37 53 08 38 	insert %d3,%d3,%d5,16,8
80001496:	d9 d2 00 80 	lea %a2,[%a13]512
8000149a:	74 23       	st.w [%a2],%d3
8000149c:	19 d3 04 80 	ld.w %d3,[%a13]516
800014a0:	d9 d2 04 80 	lea %a2,[%a13]516
800014a4:	37 23 02 30 	insert %d3,%d3,%d2,0,2
800014a8:	74 23       	st.w [%a2],%d3
800014aa:	1d ff cc fe 	j 80001242 <IfxVadc_Adc_initGroup+0x236>

800014ae <IfxVadc_Adc_initGroupConfig>:
800014ae:	3b c0 07 50 	mov %d5,124
800014b2:	82 04       	mov %d4,0
800014b4:	40 4c       	mov.aa %a12,%a4
800014b6:	80 58       	mov.d %d8,%a5
800014b8:	6d 00 b9 1f 	call 8000542a <memset>
800014bc:	7b 60 58 23 	movh %d2,13702
800014c0:	1b d2 7b 23 	addi %d2,%d2,14269
800014c4:	74 c8       	st.w [%a12],%d8
800014c6:	59 c2 0c 00 	st.w [%a12]12,%d2
800014ca:	59 c2 14 00 	st.w [%a12]20,%d2
800014ce:	82 12       	mov %d2,1
800014d0:	59 c2 30 00 	st.w [%a12]48,%d2
800014d4:	e9 c2 38 00 	st.b [%a12]56,%d2
800014d8:	59 c2 0c 10 	st.w [%a12]76,%d2
800014dc:	59 c2 28 10 	st.w [%a12]104,%d2
800014e0:	00 90       	ret 

800014e2 <IfxVadc_Adc_initModule>:
800014e2:	d4 5c       	ld.a %a12,[%a5]
800014e4:	40 5d       	mov.aa %a13,%a5
800014e6:	f4 4c       	st.a [%a4],%a12
800014e8:	6d 00 df 06 	call 800022a6 <IfxScuWdt_getCpuWatchdogPassword>
800014ec:	02 24       	mov %d4,%d2
800014ee:	02 28       	mov %d8,%d2
800014f0:	6d 00 94 05 	call 80002018 <IfxScuWdt_clearCpuEndinit>
800014f4:	82 02       	mov %d2,0
800014f6:	02 84       	mov %d4,%d8
800014f8:	74 c2       	st.w [%a12],%d2
800014fa:	6d 00 f2 06 	call 800022de <IfxScuWdt_setCpuEndinit>
800014fe:	19 d4 24 00 	ld.w %d4,[%a13]36
80001502:	40 c4       	mov.aa %a4,%a12
80001504:	6d ff b1 fb 	call 80000c66 <IfxVadc_selectPowerSupplyVoltage>
80001508:	19 d4 18 00 	ld.w %d4,[%a13]24
8000150c:	40 c4       	mov.aa %a4,%a12
8000150e:	4b 04 71 41 	ftouz %d4,%d4
80001512:	6d ff 49 fb 	call 80000ba4 <IfxVadc_initializeFAdcI>
80001516:	02 23       	mov %d3,%d2
80001518:	82 12       	mov %d2,1
8000151a:	df 03 03 80 	jne %d3,0,80001520 <IfxVadc_Adc_initModule+0x3e>
8000151e:	00 90       	ret 
80001520:	19 d4 14 00 	ld.w %d4,[%a13]20
80001524:	40 c4       	mov.aa %a4,%a12
80001526:	4b 04 71 41 	ftouz %d4,%d4
8000152a:	6d ff fc fa 	call 80000b22 <IfxVadc_initializeFAdcD>
8000152e:	40 c4       	mov.aa %a4,%a12
80001530:	6d ff cc fa 	call 80000ac8 <IfxVadc_getAdcAnalogFrequency>
80001534:	19 d4 08 00 	ld.w %d4,[%a13]8
80001538:	19 c3 20 20 	ld.w %d3,[%a12]160
8000153c:	d9 c2 20 20 	lea %a2,[%a12]160
80001540:	37 43 03 34 	insert %d3,%d3,%d4,8,3
80001544:	74 23       	st.w [%a2],%d3
80001546:	19 d3 04 00 	ld.w %d3,[%a13]4
8000154a:	4b 32 41 30 	mul.f %d3,%d2,%d3
8000154e:	4b 03 71 31 	ftouz %d3,%d3
80001552:	c2 e3       	add %d3,-2
80001554:	8f c3 1f 40 	sh %d4,%d3,-4
80001558:	1b f4 00 40 	addi %d4,%d4,15
8000155c:	8b 03 62 52 	lt.u %d5,%d3,32
80001560:	2b 43 40 35 	sel %d3,%d5,%d3,%d4
80001564:	3b f0 0f 40 	mov %d4,255
80001568:	0b 43 90 51 	min.u %d5,%d3,%d4
8000156c:	19 c3 20 20 	ld.w %d3,[%a12]160
80001570:	d9 c2 20 20 	lea %a2,[%a12]160
80001574:	37 53 05 30 	insert %d3,%d3,%d5,0,5
80001578:	74 23       	st.w [%a2],%d3
8000157a:	19 d5 10 00 	ld.w %d5,[%a13]16
8000157e:	19 c3 24 20 	ld.w %d3,[%a12]164
80001582:	d9 c2 24 20 	lea %a2,[%a12]164
80001586:	37 53 03 34 	insert %d3,%d3,%d5,8,3
8000158a:	74 23       	st.w [%a2],%d3
8000158c:	19 d3 0c 00 	ld.w %d3,[%a13]12
80001590:	4b 32 41 20 	mul.f %d2,%d2,%d3
80001594:	4b 02 71 21 	ftouz %d2,%d2
80001598:	c2 e2       	add %d2,-2
8000159a:	8f c2 1f 30 	sh %d3,%d2,-4
8000159e:	1b f3 00 30 	addi %d3,%d3,15
800015a2:	8b 02 62 52 	lt.u %d5,%d2,32
800015a6:	2b 32 40 25 	sel %d2,%d5,%d2,%d3
800015aa:	0b 42 90 41 	min.u %d4,%d2,%d4
800015ae:	19 c2 24 20 	ld.w %d2,[%a12]164
800015b2:	d9 c2 24 20 	lea %a2,[%a12]164
800015b6:	37 42 05 20 	insert %d2,%d2,%d4,0,5
800015ba:	74 22       	st.w [%a2],%d2
800015bc:	39 d3 20 00 	ld.bu %d3,[%a13]32
800015c0:	82 02       	mov %d2,0
800015c2:	df 13 ae ff 	jne %d3,1,8000151e <IfxVadc_Adc_initModule+0x3c>
800015c6:	82 08       	mov %d8,0
800015c8:	1b 08 01 90 	addi %d9,%d8,16
800015cc:	02 94       	mov %d4,%d9
800015ce:	40 c4       	mov.aa %a4,%a12
800015d0:	6d ff 58 fa 	call 80000a80 <IfxVadc_enableAccess>
800015d4:	8f a8 00 20 	sh %d2,%d8,10
800015d8:	01 c2 00 26 	addsc.a %a2,%a12,%d2,0
800015dc:	02 94       	mov %d4,%d9
800015de:	19 22 40 20 	ld.w %d2,[%a2]1152
800015e2:	d9 23 40 20 	lea %a3,[%a2]1152
800015e6:	b7 32 02 20 	insert %d2,%d2,3,0,2
800015ea:	40 c4       	mov.aa %a4,%a12
800015ec:	c2 18       	add %d8,1
800015ee:	74 32       	st.w [%a3],%d2
800015f0:	6d ff ea f9 	call 800009c4 <IfxVadc_disableAccess>
800015f4:	8b 88 20 22 	ne %d2,%d8,8
800015f8:	df 02 e8 ff 	jne %d2,0,800015c8 <IfxVadc_Adc_initModule+0xe6>
800015fc:	40 c4       	mov.aa %a4,%a12
800015fe:	6d ff a5 fb 	call 80000d48 <IfxVadc_startupCalibration>
80001602:	82 02       	mov %d2,0
80001604:	00 90       	ret 

80001606 <IfxVadc_Adc_initModuleConfig>:
80001606:	7b 90 b9 24 	movh %d2,19353
8000160a:	1b 02 68 29 	addi %d2,%d2,-27008
8000160e:	40 4c       	mov.aa %a12,%a4
80001610:	f4 c5       	st.a [%a12],%a5
80001612:	40 54       	mov.aa %a4,%a5
80001614:	59 c2 18 00 	st.w [%a12]24,%d2
80001618:	6d ff 65 fa 	call 80000ae2 <IfxVadc_getAdcDigitalFrequency>
8000161c:	59 c2 14 00 	st.w [%a12]20,%d2
80001620:	6d 00 fc 01 	call 80001a18 <IfxScuCcu_getSpbFrequency>
80001624:	7b 60 58 33 	movh %d3,13702
80001628:	1b d3 7b 33 	addi %d3,%d3,14269
8000162c:	59 c2 1c 00 	st.w [%a12]28,%d2
80001630:	82 02       	mov %d2,0
80001632:	59 c3 04 00 	st.w [%a12]4,%d3
80001636:	59 c3 0c 00 	st.w [%a12]12,%d3
8000163a:	59 c2 08 00 	st.w [%a12]8,%d2
8000163e:	59 c2 10 00 	st.w [%a12]16,%d2
80001642:	e9 c2 20 00 	st.b [%a12]32,%d2
80001646:	59 c2 24 00 	st.w [%a12]36,%d2
8000164a:	00 90       	ret 

8000164c <IfxStm_clearCompareFlag>:
8000164c:	df 04 0a 80 	jne %d4,0,80001660 <IfxStm_clearCompareFlag+0x14>
80001650:	19 42 00 10 	ld.w %d2,[%a4]64
80001654:	d9 42 00 10 	lea %a2,[%a4]64
80001658:	b7 12 01 20 	insert %d2,%d2,1,0,1
8000165c:	74 22       	st.w [%a2],%d2
8000165e:	00 90       	ret 
80001660:	df 14 03 00 	jeq %d4,1,80001666 <IfxStm_clearCompareFlag+0x1a>
80001664:	00 90       	ret 
80001666:	19 42 00 10 	ld.w %d2,[%a4]64
8000166a:	d9 42 00 10 	lea %a2,[%a4]64
8000166e:	67 42 02 20 	ins.t %d2,%d2,2,%d4,0
80001672:	74 22       	st.w [%a2],%d2
80001674:	00 90       	ret 

80001676 <IfxStm_enableOcdsSuspend>:
80001676:	19 42 28 30 	ld.w %d2,[%a4]232
8000167a:	85 f3 40 20 	ld.w %d3,f0000480 <_SMALL_DATA4_+0x5fff8480>
8000167e:	d9 42 28 30 	lea %a2,[%a4]232
80001682:	6f 03 03 80 	jnz.t %d3,0,80001688 <IfxStm_enableOcdsSuspend+0x12>
80001686:	00 90       	ret 
80001688:	37 02 68 3c 	extr.u %d3,%d2,24,8
8000168c:	8f f3 c1 31 	andn %d3,%d3,31
80001690:	8f 23 41 31 	or %d3,%d3,18
80001694:	37 32 08 2c 	insert %d2,%d2,%d3,24,8
80001698:	74 22       	st.w [%a2],%d2
8000169a:	54 22       	ld.w %d2,[%a2]
8000169c:	b7 02 01 2e 	insert %d2,%d2,0,28,1
800016a0:	74 22       	st.w [%a2],%d2
800016a2:	00 90       	ret 

800016a4 <IfxStm_initCompare>:
800016a4:	54 53       	ld.w %d3,[%a5]
800016a6:	19 44 38 00 	ld.w %d4,[%a4]56
800016aa:	19 45 3c 00 	ld.w %d5,[%a4]60
800016ae:	19 56 08 00 	ld.w %d6,[%a5]8
800016b2:	df 03 95 80 	jne %d3,0,800017dc <IfxStm_initCompare+0x138>
800016b6:	19 52 0c 00 	ld.w %d2,[%a5]12
800016ba:	8f f2 01 21 	and %d2,%d2,31
800016be:	37 62 05 74 	insert %d7,%d2,%d6,8,5
800016c2:	3b 00 0e 2e 	mov %d2,-7968
800016c6:	26 42       	and %d2,%d4
800016c8:	a6 72       	or %d2,%d7
800016ca:	37 24 10 40 	insert %d4,%d4,%d2,0,16
800016ce:	19 52 04 00 	ld.w %d2,[%a5]4
800016d2:	67 25 02 50 	ins.t %d5,%d5,2,%d2,0
800016d6:	82 12       	mov %d2,1
800016d8:	91 00 00 38 	movh.a %a3,32768
800016dc:	d9 32 1c a0 	lea %a2,[%a3]668 <8000029c <IfxStm_cfg_indexMap>>
800016e0:	99 33 1c a0 	ld.a %a3,[%a3]668 <8000029c <IfxStm_cfg_indexMap>>
800016e4:	59 45 3c 00 	st.w [%a4]60 <8000029c <IfxStm_cfg_indexMap>>,%d5
800016e8:	59 44 38 00 	st.w [%a4]56 <8000029c <IfxStm_cfg_indexMap>>,%d4
800016ec:	7d 34 a2 00 	jeq.a %a4,%a3,80001830 <IfxStm_initCompare+0x18c>
800016f0:	99 23 08 00 	ld.a %a3,[%a2]8
800016f4:	7d 34 a6 00 	jeq.a %a4,%a3,80001840 <IfxStm_initCompare+0x19c>
800016f8:	99 23 10 00 	ld.a %a3,[%a2]16
800016fc:	82 f4       	mov %d4,-1
800016fe:	7d 34 a4 00 	jeq.a %a4,%a3,80001846 <IfxStm_initCompare+0x1a2>
80001702:	b9 55 14 00 	ld.hu %d5,[%a5]20
80001706:	df 05 22 00 	jeq %d5,0,8000174a <IfxStm_initCompare+0xa6>
8000170a:	7b 40 00 0f 	movh %d0,61444
8000170e:	1b 00 49 08 	addi %d0,%d0,-31600
80001712:	06 34       	sh %d4,3
80001714:	0b 40 00 70 	add %d7,%d0,%d4
80001718:	c2 44       	add %d4,4
8000171a:	42 04       	add %d4,%d0
8000171c:	19 50 04 00 	ld.w %d0,[%a5]4
80001720:	2b 74 40 40 	sel %d4,%d0,%d4,%d7
80001724:	60 42       	mov.a %a2,%d4
80001726:	19 57 18 00 	ld.w %d7,[%a5]24
8000172a:	54 24       	ld.w %d4,[%a2]
8000172c:	37 54 08 40 	insert %d4,%d4,%d5,0,8
80001730:	74 24       	st.w [%a2],%d4
80001732:	54 24       	ld.w %d4,[%a2]
80001734:	37 74 82 45 	insert %d4,%d4,%d7,11,2
80001738:	74 24       	st.w [%a2],%d4
8000173a:	54 24       	ld.w %d4,[%a2]
8000173c:	b7 14 81 4c 	insert %d4,%d4,1,25,1
80001740:	74 24       	st.w [%a2],%d4
80001742:	54 24       	ld.w %d4,[%a2]
80001744:	b7 14 01 45 	insert %d4,%d4,1,10,1
80001748:	74 24       	st.w [%a2],%d4
8000174a:	19 40 10 00 	ld.w %d0,[%a4]16
8000174e:	8f f6 0f 41 	and %d4,%d6,255
80001752:	19 46 2c 00 	ld.w %d6,[%a4]44
80001756:	8f 00 40 71 	or %d7,%d0,0
8000175a:	02 65       	mov %d5,%d6
8000175c:	8b 04 82 62 	ge %d6,%d4,32
80001760:	2b 57 50 76 	seln %d7,%d6,%d7,%d5
80001764:	ab 05 a0 56 	seln %d5,%d6,%d5,0
80001768:	8f f4 01 61 	and %d6,%d4,31
8000176c:	8b 06 02 01 	rsub %d0,%d6,32
80001770:	17 75 80 50 	dextr %d5,%d5,%d7,%d0
80001774:	2b 75 40 56 	sel %d5,%d6,%d5,%d7
80001778:	8f 23 00 60 	sh %d6,%d3,2
8000177c:	01 46 00 26 	addsc.a %a2,%a4,%d6,0
80001780:	59 25 30 00 	st.w [%a2]48,%d5
80001784:	df 03 44 80 	jne %d3,0,8000180c <IfxStm_initCompare+0x168>
80001788:	19 43 00 10 	ld.w %d3,[%a4]64
8000178c:	d9 43 00 10 	lea %a3,[%a4]64
80001790:	b7 13 01 30 	insert %d3,%d3,1,0,1
80001794:	74 33       	st.w [%a3],%d3
80001796:	19 43 3c 00 	ld.w %d3,[%a4]60
8000179a:	d9 43 3c 00 	lea %a3,[%a4]60
8000179e:	b7 13 01 30 	insert %d3,%d3,1,0,1
800017a2:	74 33       	st.w [%a3],%d3
800017a4:	19 40 10 00 	ld.w %d0,[%a4]16
800017a8:	19 46 2c 00 	ld.w %d6,[%a4]44
800017ac:	02 65       	mov %d5,%d6
800017ae:	02 53       	mov %d3,%d5
800017b0:	8f 00 40 61 	or %d6,%d0,0
800017b4:	8b 04 82 52 	ge %d5,%d4,32
800017b8:	2b 36 50 65 	seln %d6,%d5,%d6,%d3
800017bc:	ab 03 a0 35 	seln %d3,%d5,%d3,0
800017c0:	8f f4 01 51 	and %d5,%d4,31
800017c4:	8b 05 02 41 	rsub %d4,%d5,32
800017c8:	17 63 80 34 	dextr %d3,%d3,%d6,%d4
800017cc:	19 54 10 00 	ld.w %d4,[%a5]16
800017d0:	2b 63 40 35 	sel %d3,%d5,%d3,%d6
800017d4:	42 43       	add %d3,%d4
800017d6:	59 23 30 00 	st.w [%a2]48,%d3
800017da:	00 90       	ret 
800017dc:	82 02       	mov %d2,0
800017de:	df 13 7d ff 	jne %d3,1,800016d8 <IfxStm_initCompare+0x34>
800017e2:	19 52 0c 00 	ld.w %d2,[%a5]12
800017e6:	3b 00 0e 0e 	mov %d0,-7968
800017ea:	8f f2 01 21 	and %d2,%d2,31
800017ee:	37 62 05 74 	insert %d7,%d2,%d6,8,5
800017f2:	37 04 70 28 	extr.u %d2,%d4,16,16
800017f6:	26 02       	and %d2,%d0
800017f8:	a6 72       	or %d2,%d7
800017fa:	37 24 10 48 	insert %d4,%d4,%d2,16,16
800017fe:	19 52 04 00 	ld.w %d2,[%a5]4
80001802:	67 25 06 50 	ins.t %d5,%d5,6,%d2,0
80001806:	02 32       	mov %d2,%d3
80001808:	1d ff 68 ff 	j 800016d8 <IfxStm_initCompare+0x34>
8000180c:	df 13 cc ff 	jne %d3,1,800017a4 <IfxStm_initCompare+0x100>
80001810:	19 45 00 10 	ld.w %d5,[%a4]64
80001814:	d9 43 00 10 	lea %a3,[%a4]64
80001818:	67 35 02 50 	ins.t %d5,%d5,2,%d3,0
8000181c:	74 35       	st.w [%a3],%d5
8000181e:	19 45 3c 00 	ld.w %d5,[%a4]60
80001822:	d9 43 3c 00 	lea %a3,[%a4]60
80001826:	67 35 04 50 	ins.t %d5,%d5,4,%d3,0
8000182a:	74 35       	st.w [%a3],%d5
8000182c:	1d ff bc ff 	j 800017a4 <IfxStm_initCompare+0x100>
80001830:	82 04       	mov %d4,0
80001832:	06 34       	sh %d4,3
80001834:	01 24 00 26 	addsc.a %a2,%a2,%d4,0
80001838:	19 24 04 00 	ld.w %d4,[%a2]4
8000183c:	1d ff 63 ff 	j 80001702 <IfxStm_initCompare+0x5e>
80001840:	82 14       	mov %d4,1
80001842:	1d ff f8 ff 	j 80001832 <IfxStm_initCompare+0x18e>
80001846:	82 24       	mov %d4,2
80001848:	1d ff f5 ff 	j 80001832 <IfxStm_initCompare+0x18e>

8000184c <IfxStm_initCompareConfig>:
8000184c:	3b f0 01 30 	mov %d3,31
80001850:	82 02       	mov %d2,0
80001852:	59 43 0c 00 	st.w [%a4]12,%d3
80001856:	82 f3       	mov %d3,-1
80001858:	74 42       	st.w [%a4],%d2
8000185a:	59 42 08 00 	st.w [%a4]8,%d2
8000185e:	59 42 04 00 	st.w [%a4]4,%d2
80001862:	59 43 10 00 	st.w [%a4]16,%d3
80001866:	f9 42 14 00 	st.h [%a4]20,%d2
8000186a:	59 42 18 00 	st.w [%a4]24,%d2
8000186e:	00 90       	ret 

80001870 <IfxScuCcu_getPllFrequency>:
80001870:	91 30 00 2f 	movh.a %a2,61443
80001874:	19 23 34 06 	ld.w %d3,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
80001878:	7b f0 cb 24 	movh %d2,19647
8000187c:	37 03 62 3e 	extr.u %d3,%d3,28,2
80001880:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
80001884:	1b 02 c2 2b 	addi %d2,%d2,-17376
80001888:	df 03 08 00 	jeq %d3,0,80001898 <IfxScuCcu_getPllFrequency+0x28>
8000188c:	54 23       	ld.w %d3,[%a2]
8000188e:	82 02       	mov %d2,0
80001890:	37 03 62 3e 	extr.u %d3,%d3,28,2
80001894:	df 13 47 00 	jeq %d3,1,80001922 <IfxScuCcu_getPllFrequency+0xb2>
80001898:	91 30 00 2f 	movh.a %a2,61443
8000189c:	19 23 14 06 	ld.w %d3,[%a2]24596 <f0036014 <_SMALL_DATA4_+0x6002e014>>
800018a0:	d9 22 00 06 	lea %a2,[%a2]24576 <f0036000 <_SMALL_DATA4_+0x6002e000>>
800018a4:	6f 03 35 80 	jnz.t %d3,0,8000190e <IfxScuCcu_getPllFrequency+0x9e>
800018a8:	19 23 14 00 	ld.w %d3,[%a2]20 <f0030014 <_SMALL_DATA4_+0x60028014>>
800018ac:	6f 33 1c 80 	jnz.t %d3,3,800018e4 <IfxScuCcu_getPllFrequency+0x74>
800018b0:	19 23 18 00 	ld.w %d3,[%a2]24 <f0030018 <_SMALL_DATA4_+0x60028018>>
800018b4:	19 24 1c 00 	ld.w %d4,[%a2]28 <f003001c <_SMALL_DATA4_+0x6002801c>>
800018b8:	37 03 e7 34 	extr.u %d3,%d3,9,7
800018bc:	19 25 18 00 	ld.w %d5,[%a2]24 <f0030018 <_SMALL_DATA4_+0x60028018>>
800018c0:	c2 13       	add %d3,1
800018c2:	37 05 64 5c 	extr.u %d5,%d5,24,4
800018c6:	4b 03 41 31 	itof %d3,%d3
800018ca:	8f f4 07 41 	and %d4,%d4,127
800018ce:	4b 23 41 30 	mul.f %d3,%d3,%d2
800018d2:	1b 15 00 20 	addi %d2,%d5,1
800018d6:	03 24 0a 22 	madd %d2,%d2,%d4,%d2
800018da:	4b 02 41 21 	itof %d2,%d2
800018de:	4b 23 51 20 	div.f %d2,%d3,%d2
800018e2:	00 90       	ret 
800018e4:	19 24 1c 00 	ld.w %d4,[%a2]28
800018e8:	8f f4 07 41 	and %d4,%d4,127
800018ec:	c2 14       	add %d4,1
800018ee:	6d 00 61 1f 	call 800057b0 <__floatsidf>
800018f2:	0b 23 10 68 	mov %e6,%d3,%d2
800018f6:	7b 80 19 54 	movh %d5,16792
800018fa:	82 04       	mov %d4,0
800018fc:	1b 45 78 5d 	addi %d5,%d5,-10364
80001900:	6d 00 b0 1e 	call 80005660 <__divdf3>
80001904:	0b 23 10 48 	mov %e4,%d3,%d2
80001908:	6d 00 8f 1f 	call 80005826 <__truncdfsf2>
8000190c:	00 90       	ret 
8000190e:	19 23 1c 00 	ld.w %d3,[%a2]28
80001912:	37 03 67 38 	extr.u %d3,%d3,16,7
80001916:	c2 13       	add %d3,1
80001918:	4b 03 41 31 	itof %d3,%d3
8000191c:	4b 32 51 20 	div.f %d2,%d2,%d3
80001920:	00 90       	ret 
80001922:	91 00 00 26 	movh.a %a2,24576
80001926:	19 22 18 00 	ld.w %d2,[%a2]24 <60000018 <IfxScuCcu_xtalFrequency>>
8000192a:	4b 02 61 21 	utof %d2,%d2
8000192e:	1d ff b5 ff 	j 80001898 <IfxScuCcu_getPllFrequency+0x28>

80001932 <IfxScuCcu_getSourceFrequency>:
80001932:	91 30 00 2f 	movh.a %a2,61443
80001936:	19 23 30 06 	ld.w %d3,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
8000193a:	7b f0 cb 24 	movh %d2,19647
8000193e:	37 03 62 3e 	extr.u %d3,%d3,28,2
80001942:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001946:	1b 02 c2 2b 	addi %d2,%d2,-17376
8000194a:	df 03 38 00 	jeq %d3,0,800019ba <IfxScuCcu_getSourceFrequency+0x88>
8000194e:	82 02       	mov %d2,0
80001950:	df 13 35 80 	jne %d3,1,800019ba <IfxScuCcu_getSourceFrequency+0x88>
80001954:	91 30 00 2f 	movh.a %a2,61443
80001958:	19 24 34 06 	ld.w %d4,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
8000195c:	7b f0 cb 34 	movh %d3,19647
80001960:	37 04 62 4e 	extr.u %d4,%d4,28,2
80001964:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
80001968:	1b 03 c2 3b 	addi %d3,%d3,-17376
8000196c:	df 04 28 80 	jne %d4,0,800019bc <IfxScuCcu_getSourceFrequency+0x8a>
80001970:	91 30 00 2f 	movh.a %a2,61443
80001974:	19 22 14 06 	ld.w %d2,[%a2]24596 <f0036014 <_SMALL_DATA4_+0x6002e014>>
80001978:	d9 22 00 06 	lea %a2,[%a2]24576 <f0036000 <_SMALL_DATA4_+0x6002e000>>
8000197c:	6f 02 43 80 	jnz.t %d2,0,80001a02 <IfxScuCcu_getSourceFrequency+0xd0>
80001980:	19 22 14 00 	ld.w %d2,[%a2]20 <f0030014 <_SMALL_DATA4_+0x60028014>>
80001984:	6f 32 2a 80 	jnz.t %d2,3,800019d8 <IfxScuCcu_getSourceFrequency+0xa6>
80001988:	19 22 18 00 	ld.w %d2,[%a2]24 <f0030018 <_SMALL_DATA4_+0x60028018>>
8000198c:	19 24 1c 00 	ld.w %d4,[%a2]28 <f003001c <_SMALL_DATA4_+0x6002801c>>
80001990:	37 02 e7 24 	extr.u %d2,%d2,9,7
80001994:	19 25 18 00 	ld.w %d5,[%a2]24 <f0030018 <_SMALL_DATA4_+0x60028018>>
80001998:	c2 12       	add %d2,1
8000199a:	4b 02 41 21 	itof %d2,%d2
8000199e:	37 05 64 5c 	extr.u %d5,%d5,24,4
800019a2:	4b 32 41 30 	mul.f %d3,%d2,%d3
800019a6:	8f f4 07 41 	and %d4,%d4,127
800019aa:	1b 15 00 20 	addi %d2,%d5,1
800019ae:	03 24 0a 22 	madd %d2,%d2,%d4,%d2
800019b2:	4b 02 41 21 	itof %d2,%d2
800019b6:	4b 23 51 20 	div.f %d2,%d3,%d2
800019ba:	00 90       	ret 
800019bc:	54 24       	ld.w %d4,[%a2]
800019be:	02 23       	mov %d3,%d2
800019c0:	37 04 62 4e 	extr.u %d4,%d4,28,2
800019c4:	df 14 d6 ff 	jne %d4,1,80001970 <IfxScuCcu_getSourceFrequency+0x3e>
800019c8:	91 00 00 26 	movh.a %a2,24576
800019cc:	19 23 18 00 	ld.w %d3,[%a2]24 <60000018 <IfxScuCcu_xtalFrequency>>
800019d0:	4b 03 61 31 	utof %d3,%d3
800019d4:	1d ff ce ff 	j 80001970 <IfxScuCcu_getSourceFrequency+0x3e>
800019d8:	19 24 1c 00 	ld.w %d4,[%a2]28 <6000001c <__TMC_END__>>
800019dc:	8f f4 07 41 	and %d4,%d4,127
800019e0:	c2 14       	add %d4,1
800019e2:	6d 00 e7 1e 	call 800057b0 <__floatsidf>
800019e6:	0b 23 10 68 	mov %e6,%d3,%d2
800019ea:	7b 80 19 54 	movh %d5,16792
800019ee:	82 04       	mov %d4,0
800019f0:	1b 45 78 5d 	addi %d5,%d5,-10364
800019f4:	6d 00 36 1e 	call 80005660 <__divdf3>
800019f8:	0b 23 10 48 	mov %e4,%d3,%d2
800019fc:	6d 00 15 1f 	call 80005826 <__truncdfsf2>
80001a00:	00 90       	ret 
80001a02:	19 22 1c 00 	ld.w %d2,[%a2]28
80001a06:	37 02 67 28 	extr.u %d2,%d2,16,7
80001a0a:	c2 12       	add %d2,1
80001a0c:	4b 02 41 21 	itof %d2,%d2
80001a10:	4b 23 51 20 	div.f %d2,%d3,%d2
80001a14:	00 90       	ret 

80001a16 <IfxScuCcu_getSourceFrequency_end>:
	...

80001a18 <IfxScuCcu_getSpbFrequency>:
80001a18:	91 30 00 2f 	movh.a %a2,61443
80001a1c:	19 22 30 06 	ld.w %d2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001a20:	7b f0 cb 34 	movh %d3,19647
80001a24:	37 02 62 2e 	extr.u %d2,%d2,28,2
80001a28:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001a2c:	1b 03 c2 3b 	addi %d3,%d3,-17376
80001a30:	df 02 08 00 	jeq %d2,0,80001a40 <IfxScuCcu_getSpbFrequency+0x28>
80001a34:	82 03       	mov %d3,0
80001a36:	df 12 05 80 	jne %d2,1,80001a40 <IfxScuCcu_getSpbFrequency+0x28>
80001a3a:	6d ff 1b ff 	call 80001870 <IfxScuCcu_getPllFrequency>
80001a3e:	02 23       	mov %d3,%d2
80001a40:	91 30 00 2f 	movh.a %a2,61443
80001a44:	19 24 30 06 	ld.w %d4,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001a48:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001a4c:	37 04 64 46 	extr.u %d4,%d4,12,4
80001a50:	82 02       	mov %d2,0
80001a52:	ff 54 17 80 	jge.u %d4,5,80001a80 <IfxScuCcu_getSpbFrequency+0x68>
80001a56:	91 00 00 28 	movh.a %a2,32768
80001a5a:	d9 22 a4 91 	lea %a2,[%a2]6756 <80001a64 <IfxScuCcu_getSpbFrequency+0x4c>>
80001a5e:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
80001a62:	dc 02       	ji %a2
80001a64:	1d 00 14 00 	j 80001a8c <IfxScuCcu_getSpbFrequency+0x74>
80001a68:	1d 00 25 00 	j 80001ab2 <IfxScuCcu_getSpbFrequency+0x9a>
80001a6c:	1d 00 28 00 	j 80001abc <IfxScuCcu_getSpbFrequency+0xa4>
80001a70:	1d 00 09 00 	j 80001a82 <IfxScuCcu_getSpbFrequency+0x6a>
80001a74:	1d 00 02 00 	j 80001a78 <IfxScuCcu_getSpbFrequency+0x60>
80001a78:	7b 00 37 24 	movh %d2,17264
80001a7c:	4b 23 51 20 	div.f %d2,%d3,%d2
80001a80:	00 90       	ret 
80001a82:	7b 00 2f 24 	movh %d2,17136
80001a86:	4b 23 51 20 	div.f %d2,%d3,%d2
80001a8a:	00 90       	ret 
80001a8c:	91 30 00 2f 	movh.a %a2,61443
80001a90:	19 24 30 06 	ld.w %d4,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001a94:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001a98:	37 04 64 48 	extr.u %d4,%d4,16,4
80001a9c:	82 02       	mov %d2,0
80001a9e:	df 04 f1 7f 	jeq %d4,0,80001a80 <IfxScuCcu_getSpbFrequency+0x68>
80001aa2:	54 22       	ld.w %d2,[%a2]
80001aa4:	37 02 64 28 	extr.u %d2,%d2,16,4
80001aa8:	4b 02 41 21 	itof %d2,%d2
80001aac:	4b 23 51 20 	div.f %d2,%d3,%d2
80001ab0:	00 90       	ret 
80001ab2:	7b 00 1f 24 	movh %d2,16880
80001ab6:	4b 23 51 20 	div.f %d2,%d3,%d2
80001aba:	00 90       	ret 
80001abc:	7b 00 27 24 	movh %d2,17008
80001ac0:	4b 23 51 20 	div.f %d2,%d3,%d2
80001ac4:	00 90       	ret 

80001ac6 <IfxScuCcu_getSpbFrequency_end>:
	...

80001ac8 <IfxScuCcu_init>:
80001ac8:	19 42 10 10 	ld.w %d2,[%a4]80
80001acc:	91 00 00 d6 	movh.a %a13,24576
80001ad0:	40 4c       	mov.aa %a12,%a4
80001ad2:	59 d2 18 00 	st.w [%a13]24 <60000018 <IfxScuCcu_xtalFrequency>>,%d2
80001ad6:	6d 00 e8 03 	call 800022a6 <IfxScuWdt_getCpuWatchdogPassword>
80001ada:	02 29       	mov %d9,%d2
80001adc:	6d 00 f6 03 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
80001ae0:	02 94       	mov %d4,%d9
80001ae2:	02 28       	mov %d8,%d2
80001ae4:	6d 00 9a 02 	call 80002018 <IfxScuWdt_clearCpuEndinit>
80001ae8:	91 30 00 2f 	movh.a %a2,61443
80001aec:	19 2d 30 46 	ld.w %d13,[%a2]24880 <f0036130 <_SMALL_DATA4_+0x6002e130>>
80001af0:	19 22 30 46 	ld.w %d2,[%a2]24880 <f0036130 <_SMALL_DATA4_+0x6002e130>>
80001af4:	d9 22 30 46 	lea %a2,[%a2]24880 <f0036130 <_SMALL_DATA4_+0x6002e130>>
80001af8:	b7 12 81 21 	insert %d2,%d2,1,3,1
80001afc:	02 94       	mov %d4,%d9
80001afe:	37 0d e1 d1 	extr.u %d13,%d13,3,1
80001b02:	74 22       	st.w [%a2],%d2
80001b04:	6d 00 ed 03 	call 800022de <IfxScuWdt_setCpuEndinit>
80001b08:	02 84       	mov %d4,%d8
80001b0a:	6d 00 aa 02 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
80001b0e:	91 30 00 2f 	movh.a %a2,61443
80001b12:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001b16:	54 22       	ld.w %d2,[%a2]
80001b18:	bf 02 ff 7f 	jlt %d2,0,80001b16 <IfxScuCcu_init+0x4e>
80001b1c:	54 22       	ld.w %d2,[%a2]
80001b1e:	b7 02 02 2e 	insert %d2,%d2,0,28,2
80001b22:	74 22       	st.w [%a2],%d2
80001b24:	54 22       	ld.w %d2,[%a2]
80001b26:	b7 12 01 2f 	insert %d2,%d2,1,30,1
80001b2a:	74 22       	st.w [%a2],%d2
80001b2c:	91 30 00 2f 	movh.a %a2,61443
80001b30:	19 22 18 06 	ld.w %d2,[%a2]24600 <f0036018 <_SMALL_DATA4_+0x6002e018>>
80001b34:	d9 22 18 06 	lea %a2,[%a2]24600 <f0036018 <_SMALL_DATA4_+0x6002e018>>
80001b38:	b7 12 01 22 	insert %d2,%d2,1,4,1
80001b3c:	74 22       	st.w [%a2],%d2
80001b3e:	91 30 00 2f 	movh.a %a2,61443
80001b42:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
80001b46:	54 22       	ld.w %d2,[%a2]
80001b48:	bf 02 ff 7f 	jlt %d2,0,80001b46 <IfxScuCcu_init+0x7e>
80001b4c:	54 22       	ld.w %d2,[%a2]
80001b4e:	b7 12 02 2e 	insert %d2,%d2,1,28,2
80001b52:	74 22       	st.w [%a2],%d2
80001b54:	54 22       	ld.w %d2,[%a2]
80001b56:	b7 12 01 2f 	insert %d2,%d2,1,30,1
80001b5a:	74 22       	st.w [%a2],%d2
80001b5c:	6d 00 a5 03 	call 800022a6 <IfxScuWdt_getCpuWatchdogPassword>
80001b60:	91 30 00 2f 	movh.a %a2,61443
80001b64:	19 23 10 06 	ld.w %d3,[%a2]24592 <f0036010 <_SMALL_DATA4_+0x6002e010>>
80001b68:	02 2a       	mov %d10,%d2
80001b6a:	8f 03 c6 31 	andn %d3,%d3,96
80001b6e:	d9 22 10 06 	lea %a2,[%a2]24592 <f0036010 <_SMALL_DATA4_+0x6002e010>>
80001b72:	3b 00 28 40 	mov %d4,640
80001b76:	74 23       	st.w [%a2],%d3
80001b78:	19 d2 18 00 	ld.w %d2,[%a13]24 <60000018 <IfxScuCcu_xtalFrequency>>
80001b7c:	7b 00 b6 36 	movh %d3,27488
80001b80:	1b b3 a6 3c 	addi %d3,%d3,-13717
80001b84:	73 32 68 20 	mul.u %e2,%d2,%d3
80001b88:	8f c3 1e 20 	sh %d2,%d3,-20
80001b8c:	54 23       	ld.w %d3,[%a2]
80001b8e:	c2 f2       	add %d2,-1
80001b90:	37 23 05 38 	insert %d3,%d3,%d2,16,5
80001b94:	74 23       	st.w [%a2],%d3
80001b96:	54 23       	ld.w %d3,[%a2]
80001b98:	b7 13 01 31 	insert %d3,%d3,1,2,1
80001b9c:	74 23       	st.w [%a2],%d3
80001b9e:	54 23       	ld.w %d3,[%a2]
80001ba0:	6f 13 05 00 	jz.t %d3,1,80001baa <IfxScuCcu_init+0xe2>
80001ba4:	54 23       	ld.w %d3,[%a2]
80001ba6:	6f 83 77 80 	jnz.t %d3,8,80001c94 <IfxScuCcu_init+0x1cc>
80001baa:	54 23       	ld.w %d3,[%a2]
80001bac:	1b f4 ff 2f 	addi %d2,%d4,-1
80001bb0:	6f 13 05 00 	jz.t %d3,1,80001bba <IfxScuCcu_init+0xf2>
80001bb4:	54 23       	ld.w %d3,[%a2]
80001bb6:	6f 83 6f 80 	jnz.t %d3,8,80001c94 <IfxScuCcu_init+0x1cc>
80001bba:	54 23       	ld.w %d3,[%a2]
80001bbc:	6f 13 05 00 	jz.t %d3,1,80001bc6 <IfxScuCcu_init+0xfe>
80001bc0:	54 23       	ld.w %d3,[%a2]
80001bc2:	6f 83 69 80 	jnz.t %d3,8,80001c94 <IfxScuCcu_init+0x1cc>
80001bc6:	54 23       	ld.w %d3,[%a2]
80001bc8:	6f 13 05 00 	jz.t %d3,1,80001bd2 <IfxScuCcu_init+0x10a>
80001bcc:	54 23       	ld.w %d3,[%a2]
80001bce:	6f 83 63 80 	jnz.t %d3,8,80001c94 <IfxScuCcu_init+0x1cc>
80001bd2:	54 23       	ld.w %d3,[%a2]
80001bd4:	6f 13 05 00 	jz.t %d3,1,80001bde <IfxScuCcu_init+0x116>
80001bd8:	54 23       	ld.w %d3,[%a2]
80001bda:	6f 83 5d 80 	jnz.t %d3,8,80001c94 <IfxScuCcu_init+0x1cc>
80001bde:	54 23       	ld.w %d3,[%a2]
80001be0:	6f 13 05 00 	jz.t %d3,1,80001bea <IfxScuCcu_init+0x122>
80001be4:	54 23       	ld.w %d3,[%a2]
80001be6:	6f 83 57 80 	jnz.t %d3,8,80001c94 <IfxScuCcu_init+0x1cc>
80001bea:	54 23       	ld.w %d3,[%a2]
80001bec:	6f 13 05 00 	jz.t %d3,1,80001bf6 <IfxScuCcu_init+0x12e>
80001bf0:	54 23       	ld.w %d3,[%a2]
80001bf2:	6f 83 51 80 	jnz.t %d3,8,80001c94 <IfxScuCcu_init+0x1cc>
80001bf6:	54 23       	ld.w %d3,[%a2]
80001bf8:	6f 13 05 00 	jz.t %d3,1,80001c02 <IfxScuCcu_init+0x13a>
80001bfc:	54 23       	ld.w %d3,[%a2]
80001bfe:	6f 83 4b 80 	jnz.t %d3,8,80001c94 <IfxScuCcu_init+0x1cc>
80001c02:	1b 92 ff 4f 	addi %d4,%d2,-7
80001c06:	df 72 cc ff 	jne %d2,7,80001b9e <IfxScuCcu_init+0xd6>
80001c0a:	02 a4       	mov %d4,%d10
80001c0c:	6d 00 06 02 	call 80002018 <IfxScuWdt_clearCpuEndinit>
80001c10:	91 30 00 2f 	movh.a %a2,61443
80001c14:	19 22 2c 46 	ld.w %d2,[%a2]24876 <f003612c <_SMALL_DATA4_+0x6002e12c>>
80001c18:	d9 22 2c 46 	lea %a2,[%a2]24876 <f003612c <_SMALL_DATA4_+0x6002e12c>>
80001c1c:	b7 12 81 21 	insert %d2,%d2,1,3,1
80001c20:	02 a4       	mov %d4,%d10
80001c22:	82 1a       	mov %d10,1
80001c24:	74 22       	st.w [%a2],%d2
80001c26:	91 30 00 2f 	movh.a %a2,61443
80001c2a:	19 22 30 46 	ld.w %d2,[%a2]24880 <f0036130 <_SMALL_DATA4_+0x6002e130>>
80001c2e:	d9 22 30 46 	lea %a2,[%a2]24880 <f0036130 <_SMALL_DATA4_+0x6002e130>>
80001c32:	b7 12 81 21 	insert %d2,%d2,1,3,1
80001c36:	74 22       	st.w [%a2],%d2
80001c38:	6d 00 53 03 	call 800022de <IfxScuWdt_setCpuEndinit>
80001c3c:	02 84       	mov %d4,%d8
80001c3e:	6d 00 73 03 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80001c42:	02 84       	mov %d4,%d8
80001c44:	6d 00 0d 02 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
80001c48:	91 30 00 2f 	movh.a %a2,61443
80001c4c:	19 23 18 06 	ld.w %d3,[%a2]24600 <f0036018 <_SMALL_DATA4_+0x6002e018>>
80001c50:	d9 22 18 06 	lea %a2,[%a2]24600 <f0036018 <_SMALL_DATA4_+0x6002e018>>
80001c54:	8f 03 c4 31 	andn %d3,%d3,64
80001c58:	02 84       	mov %d4,%d8
80001c5a:	74 23       	st.w [%a2],%d3
80001c5c:	6d 00 64 03 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80001c60:	02 94       	mov %d4,%d9
80001c62:	6d 00 db 01 	call 80002018 <IfxScuWdt_clearCpuEndinit>
80001c66:	91 30 00 2f 	movh.a %a2,61443
80001c6a:	19 23 2c 46 	ld.w %d3,[%a2]24876 <f003612c <_SMALL_DATA4_+0x6002e12c>>
80001c6e:	d9 22 2c 46 	lea %a2,[%a2]24876 <f003612c <_SMALL_DATA4_+0x6002e12c>>
80001c72:	b7 13 81 31 	insert %d3,%d3,1,3,1
80001c76:	02 94       	mov %d4,%d9
80001c78:	74 23       	st.w [%a2],%d3
80001c7a:	91 30 00 2f 	movh.a %a2,61443
80001c7e:	19 23 30 46 	ld.w %d3,[%a2]24880 <f0036130 <_SMALL_DATA4_+0x6002e130>>
80001c82:	d9 22 30 46 	lea %a2,[%a2]24880 <f0036130 <_SMALL_DATA4_+0x6002e130>>
80001c86:	67 d3 03 30 	ins.t %d3,%d3,3,%d13,0
80001c8a:	74 23       	st.w [%a2],%d3
80001c8c:	6d 00 29 03 	call 800022de <IfxScuWdt_setCpuEndinit>
80001c90:	02 a2       	mov %d2,%d10
80001c92:	00 90       	ret 
80001c94:	02 a4       	mov %d4,%d10
80001c96:	6d 00 c1 01 	call 80002018 <IfxScuWdt_clearCpuEndinit>
80001c9a:	91 30 00 2f 	movh.a %a2,61443
80001c9e:	19 22 2c 46 	ld.w %d2,[%a2]24876 <f003612c <_SMALL_DATA4_+0x6002e12c>>
80001ca2:	d9 22 2c 46 	lea %a2,[%a2]24876 <f003612c <_SMALL_DATA4_+0x6002e12c>>
80001ca6:	b7 12 81 21 	insert %d2,%d2,1,3,1
80001caa:	02 a4       	mov %d4,%d10
80001cac:	74 22       	st.w [%a2],%d2
80001cae:	91 30 00 2f 	movh.a %a2,61443
80001cb2:	19 22 30 46 	ld.w %d2,[%a2]24880 <f0036130 <_SMALL_DATA4_+0x6002e130>>
80001cb6:	d9 22 30 46 	lea %a2,[%a2]24880 <f0036130 <_SMALL_DATA4_+0x6002e130>>
80001cba:	b7 12 81 21 	insert %d2,%d2,1,3,1
80001cbe:	74 22       	st.w [%a2],%d2
80001cc0:	6d 00 0f 03 	call 800022de <IfxScuWdt_setCpuEndinit>
80001cc4:	02 84       	mov %d4,%d8
80001cc6:	6d 00 2f 03 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80001cca:	02 84       	mov %d4,%d8
80001ccc:	6d 00 c9 01 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
80001cd0:	91 30 00 2f 	movh.a %a2,61443
80001cd4:	d9 22 14 06 	lea %a2,[%a2]24596 <f0036014 <_SMALL_DATA4_+0x6002e014>>
80001cd8:	54 22       	ld.w %d2,[%a2]
80001cda:	6f 52 ff 7f 	jz.t %d2,5,80001cd8 <IfxScuCcu_init+0x210>
80001cde:	91 30 00 2f 	movh.a %a2,61443
80001ce2:	19 22 1c 06 	ld.w %d2,[%a2]24604 <f003601c <_SMALL_DATA4_+0x6002e01c>>
80001ce6:	39 c3 0a 00 	ld.bu %d3,[%a12]10 <f003601c <_SMALL_DATA4_+0x6002e01c>>
80001cea:	d9 22 1c 06 	lea %a2,[%a2]24604 <f003601c <_SMALL_DATA4_+0x6002e01c>>
80001cee:	37 32 07 20 	insert %d2,%d2,%d3,0,7
80001cf2:	74 22       	st.w [%a2],%d2
80001cf4:	91 30 00 2f 	movh.a %a2,61443
80001cf8:	19 22 18 06 	ld.w %d2,[%a2]24600 <f0036018 <_SMALL_DATA4_+0x6002e018>>
80001cfc:	39 c3 08 00 	ld.bu %d3,[%a12]8 <f0036018 <_SMALL_DATA4_+0x6002e018>>
80001d00:	d9 22 18 06 	lea %a2,[%a2]24600 <f0036018 <_SMALL_DATA4_+0x6002e018>>
80001d04:	37 32 04 2c 	insert %d2,%d2,%d3,24,4
80001d08:	74 22       	st.w [%a2],%d2
80001d0a:	54 22       	ld.w %d2,[%a2]
80001d0c:	39 c3 09 00 	ld.bu %d3,[%a12]9
80001d10:	37 32 87 24 	insert %d2,%d2,%d3,9,7
80001d14:	74 22       	st.w [%a2],%d2
80001d16:	54 22       	ld.w %d2,[%a2]
80001d18:	b7 12 01 23 	insert %d2,%d2,1,6,1
80001d1c:	74 22       	st.w [%a2],%d2
80001d1e:	54 22       	ld.w %d2,[%a2]
80001d20:	b7 02 01 28 	insert %d2,%d2,0,16,1
80001d24:	74 22       	st.w [%a2],%d2
80001d26:	54 22       	ld.w %d2,[%a2]
80001d28:	b7 12 81 22 	insert %d2,%d2,1,5,1
80001d2c:	74 22       	st.w [%a2],%d2
80001d2e:	54 22       	ld.w %d2,[%a2]
80001d30:	b7 12 01 28 	insert %d2,%d2,1,16,1
80001d34:	74 22       	st.w [%a2],%d2
80001d36:	54 22       	ld.w %d2,[%a2]
80001d38:	b7 12 01 29 	insert %d2,%d2,1,18,1
80001d3c:	74 22       	st.w [%a2],%d2
80001d3e:	91 30 00 2f 	movh.a %a2,61443
80001d42:	19 23 30 06 	ld.w %d3,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001d46:	7b f0 cb 24 	movh %d2,19647
80001d4a:	37 03 62 3e 	extr.u %d3,%d3,28,2
80001d4e:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001d52:	1b 02 c2 2b 	addi %d2,%d2,-17376
80001d56:	df 03 05 00 	jeq %d3,0,80001d60 <IfxScuCcu_init+0x298>
80001d5a:	82 02       	mov %d2,0
80001d5c:	df 13 5a 01 	jeq %d3,1,80002010 <IfxScuCcu_init+0x548>
80001d60:	91 30 00 2f 	movh.a %a2,61443
80001d64:	19 23 34 06 	ld.w %d3,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
80001d68:	85 f4 10 00 	ld.w %d4,f0000010 <_SMALL_DATA4_+0x5fff8010>
80001d6c:	37 03 64 34 	extr.u %d3,%d3,8,4
80001d70:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
80001d74:	4b 03 41 31 	itof %d3,%d3
80001d78:	4b 32 51 30 	div.f %d3,%d2,%d3
80001d7c:	7b 20 85 23 	movh %d2,14418
80001d80:	1b 72 71 2b 	addi %d2,%d2,-18665
80001d84:	4b 23 41 30 	mul.f %d3,%d3,%d2
80001d88:	4b 03 71 31 	ftouz %d3,%d3
80001d8c:	85 f2 10 00 	ld.w %d2,f0000010 <_SMALL_DATA4_+0x5fff8010>
80001d90:	a2 42       	sub %d2,%d4
80001d92:	3f 32 fd ff 	jlt.u %d2,%d3,80001d8c <IfxScuCcu_init+0x2c4>
80001d96:	91 30 00 2f 	movh.a %a2,61443
80001d9a:	d9 22 14 06 	lea %a2,[%a2]24596 <f0036014 <_SMALL_DATA4_+0x6002e014>>
80001d9e:	54 22       	ld.w %d2,[%a2]
80001da0:	6f 22 ff 7f 	jz.t %d2,2,80001d9e <IfxScuCcu_init+0x2d6>
80001da4:	91 30 00 2f 	movh.a %a2,61443
80001da8:	19 22 18 06 	ld.w %d2,[%a2]24600 <f0036018 <_SMALL_DATA4_+0x6002e018>>
80001dac:	d9 22 18 06 	lea %a2,[%a2]24600 <f0036018 <_SMALL_DATA4_+0x6002e018>>
80001db0:	8f 12 c0 21 	andn %d2,%d2,1
80001db4:	74 22       	st.w [%a2],%d2
80001db6:	91 30 00 2f 	movh.a %a2,61443
80001dba:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001dbe:	54 22       	ld.w %d2,[%a2]
80001dc0:	bf 02 ff 7f 	jlt %d2,0,80001dbe <IfxScuCcu_init+0x2f6>
80001dc4:	54 22       	ld.w %d2,[%a2]
80001dc6:	b7 12 02 2e 	insert %d2,%d2,1,28,2
80001dca:	74 22       	st.w [%a2],%d2
80001dcc:	91 30 00 2f 	movh.a %a2,61443
80001dd0:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001dd4:	54 22       	ld.w %d2,[%a2]
80001dd6:	bf 02 ff 7f 	jlt %d2,0,80001dd4 <IfxScuCcu_init+0x30c>
80001dda:	54 23       	ld.w %d3,[%a2]
80001ddc:	7b f0 cb 24 	movh %d2,19647
80001de0:	37 03 62 3e 	extr.u %d3,%d3,28,2
80001de4:	19 ca 0c 00 	ld.w %d10,[%a12]12
80001de8:	1b 02 c2 2b 	addi %d2,%d2,-17376
80001dec:	df 03 05 00 	jeq %d3,0,80001df6 <IfxScuCcu_init+0x32e>
80001df0:	82 02       	mov %d2,0
80001df2:	df 13 0b 01 	jeq %d3,1,80002008 <IfxScuCcu_init+0x540>
80001df6:	91 30 00 2f 	movh.a %a2,61443
80001dfa:	19 23 34 06 	ld.w %d3,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
80001dfe:	85 f4 10 00 	ld.w %d4,f0000010 <_SMALL_DATA4_+0x5fff8010>
80001e02:	37 03 64 34 	extr.u %d3,%d3,8,4
80001e06:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
80001e0a:	4b 03 41 31 	itof %d3,%d3
80001e0e:	4b 32 51 20 	div.f %d2,%d2,%d3
80001e12:	4b a2 41 20 	mul.f %d2,%d2,%d10
80001e16:	4b 02 71 31 	ftouz %d3,%d2
80001e1a:	85 f2 10 00 	ld.w %d2,f0000010 <_SMALL_DATA4_+0x5fff8010>
80001e1e:	a2 42       	sub %d2,%d4
80001e20:	3f 32 fd ff 	jlt.u %d2,%d3,80001e1a <IfxScuCcu_init+0x352>
80001e24:	91 30 00 2f 	movh.a %a2,61443
80001e28:	19 22 30 06 	ld.w %d2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001e2c:	19 c3 10 00 	ld.w %d3,[%a12]16 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001e30:	19 c4 14 00 	ld.w %d4,[%a12]20 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001e34:	c6 23       	xor %d3,%d2
80001e36:	26 43       	and %d3,%d4
80001e38:	c6 32       	xor %d2,%d3
80001e3a:	37 02 68 3c 	extr.u %d3,%d2,24,8
80001e3e:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001e42:	b7 53 03 32 	insert %d3,%d3,5,4,3
80001e46:	37 32 08 2c 	insert %d2,%d2,%d3,24,8
80001e4a:	74 22       	st.w [%a2],%d2
80001e4c:	91 30 00 2f 	movh.a %a2,61443
80001e50:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
80001e54:	54 22       	ld.w %d2,[%a2]
80001e56:	bf 02 ff 7f 	jlt %d2,0,80001e54 <IfxScuCcu_init+0x38c>
80001e5a:	54 22       	ld.w %d2,[%a2]
80001e5c:	19 c3 18 00 	ld.w %d3,[%a12]24
80001e60:	19 c4 1c 00 	ld.w %d4,[%a12]28
80001e64:	c6 23       	xor %d3,%d2
80001e66:	26 43       	and %d3,%d4
80001e68:	c6 32       	xor %d2,%d3
80001e6a:	37 02 68 3c 	extr.u %d3,%d2,24,8
80001e6e:	b7 53 03 32 	insert %d3,%d3,5,4,3
80001e72:	37 32 08 2c 	insert %d2,%d2,%d3,24,8
80001e76:	74 22       	st.w [%a2],%d2
80001e78:	91 30 00 2f 	movh.a %a2,61443
80001e7c:	d9 22 00 16 	lea %a2,[%a2]24640 <f0036040 <_SMALL_DATA4_+0x6002e040>>
80001e80:	54 22       	ld.w %d2,[%a2]
80001e82:	bf 02 ff 7f 	jlt %d2,0,80001e80 <IfxScuCcu_init+0x3b8>
80001e86:	54 22       	ld.w %d2,[%a2]
80001e88:	19 c3 20 00 	ld.w %d3,[%a12]32
80001e8c:	19 c4 24 00 	ld.w %d4,[%a12]36
80001e90:	c6 23       	xor %d3,%d2
80001e92:	26 43       	and %d3,%d4
80001e94:	c6 32       	xor %d2,%d3
80001e96:	b7 12 01 2f 	insert %d2,%d2,1,30,1
80001e9a:	74 22       	st.w [%a2],%d2
80001e9c:	91 30 00 2f 	movh.a %a2,61443
80001ea0:	d9 22 0c 16 	lea %a2,[%a2]24652 <f003604c <_SMALL_DATA4_+0x6002e04c>>
80001ea4:	54 22       	ld.w %d2,[%a2]
80001ea6:	bf 02 ff 7f 	jlt %d2,0,80001ea4 <IfxScuCcu_init+0x3dc>
80001eaa:	54 22       	ld.w %d2,[%a2]
80001eac:	19 c3 28 00 	ld.w %d3,[%a12]40
80001eb0:	19 c4 2c 00 	ld.w %d4,[%a12]44
80001eb4:	c6 23       	xor %d3,%d2
80001eb6:	26 43       	and %d3,%d4
80001eb8:	c6 32       	xor %d2,%d3
80001eba:	b7 12 01 2f 	insert %d2,%d2,1,30,1
80001ebe:	19 c3 30 00 	ld.w %d3,[%a12]48
80001ec2:	19 c4 34 00 	ld.w %d4,[%a12]52
80001ec6:	91 00 80 df 	movh.a %a13,63488
80001eca:	74 22       	st.w [%a2],%d2
80001ecc:	91 30 00 2f 	movh.a %a2,61443
80001ed0:	19 22 00 26 	ld.w %d2,[%a2]24704 <f0036080 <_SMALL_DATA4_+0x6002e080>>
80001ed4:	d9 22 00 26 	lea %a2,[%a2]24704 <f0036080 <_SMALL_DATA4_+0x6002e080>>
80001ed8:	c6 23       	xor %d3,%d2
80001eda:	26 43       	and %d3,%d4
80001edc:	c6 32       	xor %d2,%d3
80001ede:	19 c3 38 00 	ld.w %d3,[%a12]56
80001ee2:	19 c4 3c 00 	ld.w %d4,[%a12]60
80001ee6:	74 22       	st.w [%a2],%d2
80001ee8:	91 30 00 2f 	movh.a %a2,61443
80001eec:	19 22 04 26 	ld.w %d2,[%a2]24708 <f0036084 <_SMALL_DATA4_+0x6002e084>>
80001ef0:	d9 22 04 26 	lea %a2,[%a2]24708 <f0036084 <_SMALL_DATA4_+0x6002e084>>
80001ef4:	c6 23       	xor %d3,%d2
80001ef6:	26 43       	and %d3,%d4
80001ef8:	c6 32       	xor %d2,%d3
80001efa:	19 c3 00 10 	ld.w %d3,[%a12]64
80001efe:	19 c4 04 10 	ld.w %d4,[%a12]68
80001f02:	74 22       	st.w [%a2],%d2
80001f04:	91 30 00 2f 	movh.a %a2,61443
80001f08:	19 22 08 26 	ld.w %d2,[%a2]24712 <f0036088 <_SMALL_DATA4_+0x6002e088>>
80001f0c:	d9 22 08 26 	lea %a2,[%a2]24712 <f0036088 <_SMALL_DATA4_+0x6002e088>>
80001f10:	c6 23       	xor %d3,%d2
80001f12:	26 43       	and %d3,%d4
80001f14:	c6 32       	xor %d2,%d3
80001f16:	02 84       	mov %d4,%d8
80001f18:	d9 dd 14 02 	lea %a13,[%a13]8212 <f8002014 <_SMALL_DATA4_+0x67ffa014>>
80001f1c:	74 22       	st.w [%a2],%d2
80001f1e:	6d 00 03 02 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80001f22:	19 c3 08 10 	ld.w %d3,[%a12]72
80001f26:	54 da       	ld.w %d10,[%a13]
80001f28:	19 c4 0c 10 	ld.w %d4,[%a12]76
80001f2c:	c6 a3       	xor %d3,%d10
80001f2e:	26 43       	and %d3,%d4
80001f30:	c6 3a       	xor %d10,%d3
80001f32:	02 94       	mov %d4,%d9
80001f34:	6d 00 72 00 	call 80002018 <IfxScuWdt_clearCpuEndinit>
80001f38:	02 94       	mov %d4,%d9
80001f3a:	74 da       	st.w [%a13],%d10
80001f3c:	6d 00 d1 01 	call 800022de <IfxScuWdt_setCpuEndinit>
80001f40:	14 c2       	ld.bu %d2,[%a12]
80001f42:	91 30 00 df 	movh.a %a13,61443
80001f46:	91 30 00 ef 	movh.a %a14,61443
80001f4a:	7b 30 00 cf 	movh %d12,61443
80001f4e:	91 30 00 ff 	movh.a %a15,61443
80001f52:	82 0b       	mov %d11,0
80001f54:	d9 dd 14 06 	lea %a13,[%a13]24596 <f0036014 <_SMALL_DATA4_+0x6002e014>>
80001f58:	d9 ee 1c 06 	lea %a14,[%a14]24604 <f003601c <_SMALL_DATA4_+0x6002e01c>>
80001f5c:	1b 0c 03 c6 	addi %d12,%d12,24624
80001f60:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
80001f64:	df 02 4f 00 	jeq %d2,0,80002002 <IfxScuCcu_init+0x53a>
80001f68:	02 84       	mov %d4,%d8
80001f6a:	6d 00 7a 00 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
80001f6e:	54 d3       	ld.w %d3,[%a13]
80001f70:	6f 53 ff 7f 	jz.t %d3,5,80001f6e <IfxScuCcu_init+0x4a6>
80001f74:	8f fb 0f a1 	and %d10,%d11,255
80001f78:	99 c2 04 00 	ld.a %a2,[%a12]4
80001f7c:	53 ca 20 a0 	mul %d10,%d10,12
80001f80:	54 e2       	ld.w %d2,[%a14]
80001f82:	02 84       	mov %d4,%d8
80001f84:	01 2a 00 26 	addsc.a %a2,%a2,%d10,0
80001f88:	14 23       	ld.bu %d3,[%a2]
80001f8a:	37 32 07 20 	insert %d2,%d2,%d3,0,7
80001f8e:	74 e2       	st.w [%a14],%d2
80001f90:	6d 00 ca 01 	call 80002324 <IfxScuWdt_setSafetyEndinit>
80001f94:	99 c2 04 00 	ld.a %a2,[%a12]4
80001f98:	01 2a 00 26 	addsc.a %a2,%a2,%d10,0
80001f9c:	99 23 08 00 	ld.a %a3,[%a2]8
80001fa0:	bd 03 08 00 	jz.a %a3,80001fb0 <IfxScuCcu_init+0x4e8>
80001fa4:	2d 03 00 00 	calli %a3
80001fa8:	99 c2 04 00 	ld.a %a2,[%a12]4
80001fac:	01 2a 00 26 	addsc.a %a2,%a2,%d10,0
80001fb0:	19 2a 04 00 	ld.w %d10,[%a2]4
80001fb4:	60 c2       	mov.a %a2,%d12
80001fb6:	7b f0 cb 24 	movh %d2,19647
80001fba:	54 23       	ld.w %d3,[%a2]
80001fbc:	1b 02 c2 2b 	addi %d2,%d2,-17376
80001fc0:	37 03 62 3e 	extr.u %d3,%d3,28,2
80001fc4:	df 03 07 00 	jeq %d3,0,80001fd2 <IfxScuCcu_init+0x50a>
80001fc8:	82 02       	mov %d2,0
80001fca:	df 13 04 80 	jne %d3,1,80001fd2 <IfxScuCcu_init+0x50a>
80001fce:	6d ff 51 fc 	call 80001870 <IfxScuCcu_getPllFrequency>
80001fd2:	48 03       	ld.w %d3,[%a15]0
80001fd4:	85 f6 10 00 	ld.w %d6,f0000010 <_SMALL_DATA4_+0x5fff8010>
80001fd8:	37 03 64 34 	extr.u %d3,%d3,8,4
80001fdc:	4b 03 41 31 	itof %d3,%d3
80001fe0:	4b 32 51 20 	div.f %d2,%d2,%d3
80001fe4:	4b a2 41 20 	mul.f %d2,%d2,%d10
80001fe8:	4b 02 71 51 	ftouz %d5,%d2
80001fec:	85 f2 10 00 	ld.w %d2,f0000010 <_SMALL_DATA4_+0x5fff8010>
80001ff0:	a2 62       	sub %d2,%d6
80001ff2:	3f 52 fd ff 	jlt.u %d2,%d5,80001fec <IfxScuCcu_init+0x524>
80001ff6:	c2 1b       	add %d11,1
80001ff8:	14 c2       	ld.bu %d2,[%a12]
80001ffa:	8f fb 0f 31 	and %d3,%d11,255
80001ffe:	3f 23 b5 ff 	jlt.u %d3,%d2,80001f68 <IfxScuCcu_init+0x4a0>
80002002:	82 0a       	mov %d10,0
80002004:	1d ff 1f fe 	j 80001c42 <IfxScuCcu_init+0x17a>
80002008:	6d ff 34 fc 	call 80001870 <IfxScuCcu_getPllFrequency>
8000200c:	1d ff f5 fe 	j 80001df6 <IfxScuCcu_init+0x32e>
80002010:	6d ff 30 fc 	call 80001870 <IfxScuCcu_getPllFrequency>
80002014:	1d ff a6 fe 	j 80001d60 <IfxScuCcu_init+0x298>

80002018 <IfxScuWdt_clearCpuEndinit>:
80002018:	37 04 70 20 	extr.u %d2,%d4,0,16
8000201c:	4d c0 e1 3f 	mfcr %d3,$core_id
80002020:	7b 30 00 4f 	movh %d4,61443
80002024:	8f 73 00 31 	and %d3,%d3,7
80002028:	1b 04 10 46 	addi %d4,%d4,24832
8000202c:	13 c3 20 34 	madd %d3,%d4,%d3,12
80002030:	06 22       	sh %d2,2
80002032:	60 32       	mov.a %a2,%d3
80002034:	54 23       	ld.w %d3,[%a2]
80002036:	6f 13 09 00 	jz.t %d3,1,80002048 <IfxScuWdt_clearCpuEndinit+0x30>
8000203a:	54 23       	ld.w %d3,[%a2]
8000203c:	b7 03 10 30 	insert %d3,%d3,0,0,16
80002040:	a6 23       	or %d3,%d2
80002042:	8f 13 40 31 	or %d3,%d3,1
80002046:	74 23       	st.w [%a2],%d3
80002048:	54 23       	ld.w %d3,[%a2]
8000204a:	b7 03 10 30 	insert %d3,%d3,0,0,16
8000204e:	a6 32       	or %d2,%d3
80002050:	8f 22 40 21 	or %d2,%d2,2
80002054:	74 22       	st.w [%a2],%d2
80002056:	54 22       	ld.w %d2,[%a2]
80002058:	6f 02 ff ff 	jnz.t %d2,0,80002056 <IfxScuWdt_clearCpuEndinit+0x3e>
8000205c:	00 90       	ret 

8000205e <IfxScuWdt_clearSafetyEndinit>:
8000205e:	91 30 00 2f 	movh.a %a2,61443
80002062:	37 04 70 20 	extr.u %d2,%d4,0,16
80002066:	19 23 30 36 	ld.w %d3,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
8000206a:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
8000206e:	06 22       	sh %d2,2
80002070:	6f 13 09 00 	jz.t %d3,1,80002082 <IfxScuWdt_clearSafetyEndinit+0x24>
80002074:	54 23       	ld.w %d3,[%a2]
80002076:	b7 03 10 30 	insert %d3,%d3,0,0,16
8000207a:	a6 23       	or %d3,%d2
8000207c:	8f 13 40 31 	or %d3,%d3,1
80002080:	74 23       	st.w [%a2],%d3
80002082:	91 30 00 2f 	movh.a %a2,61443
80002086:	19 23 30 36 	ld.w %d3,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
8000208a:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
8000208e:	b7 03 10 30 	insert %d3,%d3,0,0,16
80002092:	a6 32       	or %d2,%d3
80002094:	8f 22 40 21 	or %d2,%d2,2
80002098:	74 22       	st.w [%a2],%d2
8000209a:	54 22       	ld.w %d2,[%a2]
8000209c:	6f 02 ff ff 	jnz.t %d2,0,8000209a <IfxScuWdt_clearSafetyEndinit+0x3c>
800020a0:	00 90       	ret 

800020a2 <IfxScuWdt_disableCpuWatchdog>:
800020a2:	37 04 70 20 	extr.u %d2,%d4,0,16
800020a6:	4d c0 e1 3f 	mfcr %d3,$core_id
800020aa:	7b 30 00 4f 	movh %d4,61443
800020ae:	1b 04 10 46 	addi %d4,%d4,24832
800020b2:	8f 73 00 31 	and %d3,%d3,7
800020b6:	13 c3 20 34 	madd %d3,%d4,%d3,12
800020ba:	8f 22 00 40 	sh %d4,%d2,2
800020be:	60 32       	mov.a %a2,%d3
800020c0:	54 23       	ld.w %d3,[%a2]
800020c2:	6f 13 09 00 	jz.t %d3,1,800020d4 <IfxScuWdt_disableCpuWatchdog+0x32>
800020c6:	54 22       	ld.w %d2,[%a2]
800020c8:	b7 02 10 20 	insert %d2,%d2,0,0,16
800020cc:	a6 42       	or %d2,%d4
800020ce:	8f 12 40 21 	or %d2,%d2,1
800020d2:	74 22       	st.w [%a2],%d2
800020d4:	54 22       	ld.w %d2,[%a2]
800020d6:	b7 02 10 20 	insert %d2,%d2,0,0,16
800020da:	a6 42       	or %d2,%d4
800020dc:	8f 22 40 21 	or %d2,%d2,2
800020e0:	74 22       	st.w [%a2],%d2
800020e2:	54 22       	ld.w %d2,[%a2]
800020e4:	6f 02 ff ff 	jnz.t %d2,0,800020e2 <IfxScuWdt_disableCpuWatchdog+0x40>
800020e8:	19 22 04 00 	ld.w %d2,[%a2]4
800020ec:	d9 23 04 00 	lea %a3,[%a2]4
800020f0:	b7 12 81 21 	insert %d2,%d2,1,3,1
800020f4:	74 32       	st.w [%a3],%d2
800020f6:	54 22       	ld.w %d2,[%a2]
800020f8:	6f 12 09 00 	jz.t %d2,1,8000210a <IfxScuWdt_disableCpuWatchdog+0x68>
800020fc:	54 22       	ld.w %d2,[%a2]
800020fe:	b7 02 10 20 	insert %d2,%d2,0,0,16
80002102:	a6 42       	or %d2,%d4
80002104:	8f 12 40 21 	or %d2,%d2,1
80002108:	74 22       	st.w [%a2],%d2
8000210a:	54 22       	ld.w %d2,[%a2]
8000210c:	b7 02 10 20 	insert %d2,%d2,0,0,16
80002110:	a6 42       	or %d2,%d4
80002112:	8f 32 40 21 	or %d2,%d2,3
80002116:	74 22       	st.w [%a2],%d2
80002118:	54 22       	ld.w %d2,[%a2]
8000211a:	6f 02 ff 7f 	jz.t %d2,0,80002118 <IfxScuWdt_disableCpuWatchdog+0x76>
8000211e:	00 90       	ret 

80002120 <IfxScuWdt_disableSafetyWatchdog>:
80002120:	91 30 00 2f 	movh.a %a2,61443
80002124:	19 23 30 36 	ld.w %d3,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80002128:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
8000212c:	06 24       	sh %d4,2
8000212e:	6f 13 09 00 	jz.t %d3,1,80002140 <IfxScuWdt_disableSafetyWatchdog+0x20>
80002132:	54 22       	ld.w %d2,[%a2]
80002134:	b7 02 10 20 	insert %d2,%d2,0,0,16
80002138:	a6 42       	or %d2,%d4
8000213a:	8f 12 40 21 	or %d2,%d2,1
8000213e:	74 22       	st.w [%a2],%d2
80002140:	91 30 00 2f 	movh.a %a2,61443
80002144:	19 22 30 36 	ld.w %d2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80002148:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
8000214c:	b7 02 10 20 	insert %d2,%d2,0,0,16
80002150:	a6 42       	or %d2,%d4
80002152:	8f 22 40 21 	or %d2,%d2,2
80002156:	74 22       	st.w [%a2],%d2
80002158:	54 22       	ld.w %d2,[%a2]
8000215a:	6f 02 ff ff 	jnz.t %d2,0,80002158 <IfxScuWdt_disableSafetyWatchdog+0x38>
8000215e:	91 30 00 3f 	movh.a %a3,61443
80002162:	19 32 34 36 	ld.w %d2,[%a3]24820 <f00360f4 <_SMALL_DATA4_+0x6002e0f4>>
80002166:	d9 33 34 36 	lea %a3,[%a3]24820 <f00360f4 <_SMALL_DATA4_+0x6002e0f4>>
8000216a:	b7 12 81 21 	insert %d2,%d2,1,3,1
8000216e:	74 32       	st.w [%a3],%d2
80002170:	54 22       	ld.w %d2,[%a2]
80002172:	6f 12 09 00 	jz.t %d2,1,80002184 <IfxScuWdt_disableSafetyWatchdog+0x64>
80002176:	54 22       	ld.w %d2,[%a2]
80002178:	b7 02 10 20 	insert %d2,%d2,0,0,16
8000217c:	a6 42       	or %d2,%d4
8000217e:	8f 12 40 21 	or %d2,%d2,1
80002182:	74 22       	st.w [%a2],%d2
80002184:	91 30 00 2f 	movh.a %a2,61443
80002188:	19 22 30 36 	ld.w %d2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
8000218c:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80002190:	b7 02 10 20 	insert %d2,%d2,0,0,16
80002194:	a6 42       	or %d2,%d4
80002196:	8f 32 40 21 	or %d2,%d2,3
8000219a:	74 22       	st.w [%a2],%d2
8000219c:	54 22       	ld.w %d2,[%a2]
8000219e:	6f 02 ff 7f 	jz.t %d2,0,8000219c <IfxScuWdt_disableSafetyWatchdog+0x7c>
800021a2:	00 90       	ret 

800021a4 <IfxScuWdt_enableCpuWatchdog>:
800021a4:	37 04 70 20 	extr.u %d2,%d4,0,16
800021a8:	4d c0 e1 3f 	mfcr %d3,$core_id
800021ac:	7b 30 00 4f 	movh %d4,61443
800021b0:	1b 04 10 46 	addi %d4,%d4,24832
800021b4:	8f 73 00 31 	and %d3,%d3,7
800021b8:	13 c3 20 34 	madd %d3,%d4,%d3,12
800021bc:	8f 22 00 40 	sh %d4,%d2,2
800021c0:	60 32       	mov.a %a2,%d3
800021c2:	54 23       	ld.w %d3,[%a2]
800021c4:	6f 13 09 00 	jz.t %d3,1,800021d6 <IfxScuWdt_enableCpuWatchdog+0x32>
800021c8:	54 22       	ld.w %d2,[%a2]
800021ca:	b7 02 10 20 	insert %d2,%d2,0,0,16
800021ce:	a6 42       	or %d2,%d4
800021d0:	8f 12 40 21 	or %d2,%d2,1
800021d4:	74 22       	st.w [%a2],%d2
800021d6:	54 22       	ld.w %d2,[%a2]
800021d8:	b7 02 10 20 	insert %d2,%d2,0,0,16
800021dc:	a6 42       	or %d2,%d4
800021de:	8f 22 40 21 	or %d2,%d2,2
800021e2:	74 22       	st.w [%a2],%d2
800021e4:	54 22       	ld.w %d2,[%a2]
800021e6:	6f 02 ff ff 	jnz.t %d2,0,800021e4 <IfxScuWdt_enableCpuWatchdog+0x40>
800021ea:	19 22 04 00 	ld.w %d2,[%a2]4
800021ee:	d9 23 04 00 	lea %a3,[%a2]4
800021f2:	8f 82 c0 21 	andn %d2,%d2,8
800021f6:	74 32       	st.w [%a3],%d2
800021f8:	54 22       	ld.w %d2,[%a2]
800021fa:	6f 12 09 00 	jz.t %d2,1,8000220c <IfxScuWdt_enableCpuWatchdog+0x68>
800021fe:	54 22       	ld.w %d2,[%a2]
80002200:	b7 02 10 20 	insert %d2,%d2,0,0,16
80002204:	a6 42       	or %d2,%d4
80002206:	8f 12 40 21 	or %d2,%d2,1
8000220a:	74 22       	st.w [%a2],%d2
8000220c:	54 22       	ld.w %d2,[%a2]
8000220e:	b7 02 10 20 	insert %d2,%d2,0,0,16
80002212:	a6 42       	or %d2,%d4
80002214:	8f 32 40 21 	or %d2,%d2,3
80002218:	74 22       	st.w [%a2],%d2
8000221a:	54 22       	ld.w %d2,[%a2]
8000221c:	6f 02 ff 7f 	jz.t %d2,0,8000221a <IfxScuWdt_enableCpuWatchdog+0x76>
80002220:	00 90       	ret 

80002222 <IfxScuWdt_enableSafetyWatchdog>:
80002222:	91 30 00 2f 	movh.a %a2,61443
80002226:	19 23 30 36 	ld.w %d3,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
8000222a:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
8000222e:	06 24       	sh %d4,2
80002230:	6f 13 09 00 	jz.t %d3,1,80002242 <IfxScuWdt_enableSafetyWatchdog+0x20>
80002234:	54 22       	ld.w %d2,[%a2]
80002236:	b7 02 10 20 	insert %d2,%d2,0,0,16
8000223a:	a6 42       	or %d2,%d4
8000223c:	8f 12 40 21 	or %d2,%d2,1
80002240:	74 22       	st.w [%a2],%d2
80002242:	91 30 00 2f 	movh.a %a2,61443
80002246:	19 22 30 36 	ld.w %d2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
8000224a:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
8000224e:	b7 02 10 20 	insert %d2,%d2,0,0,16
80002252:	a6 42       	or %d2,%d4
80002254:	8f 22 40 21 	or %d2,%d2,2
80002258:	74 22       	st.w [%a2],%d2
8000225a:	54 22       	ld.w %d2,[%a2]
8000225c:	6f 02 ff ff 	jnz.t %d2,0,8000225a <IfxScuWdt_enableSafetyWatchdog+0x38>
80002260:	91 30 00 3f 	movh.a %a3,61443
80002264:	19 32 34 36 	ld.w %d2,[%a3]24820 <f00360f4 <_SMALL_DATA4_+0x6002e0f4>>
80002268:	d9 33 34 36 	lea %a3,[%a3]24820 <f00360f4 <_SMALL_DATA4_+0x6002e0f4>>
8000226c:	8f 82 c0 21 	andn %d2,%d2,8
80002270:	74 32       	st.w [%a3],%d2
80002272:	54 22       	ld.w %d2,[%a2]
80002274:	6f 12 09 00 	jz.t %d2,1,80002286 <IfxScuWdt_enableSafetyWatchdog+0x64>
80002278:	54 22       	ld.w %d2,[%a2]
8000227a:	b7 02 10 20 	insert %d2,%d2,0,0,16
8000227e:	a6 42       	or %d2,%d4
80002280:	8f 12 40 21 	or %d2,%d2,1
80002284:	74 22       	st.w [%a2],%d2
80002286:	91 30 00 2f 	movh.a %a2,61443
8000228a:	19 22 30 36 	ld.w %d2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
8000228e:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80002292:	b7 02 10 20 	insert %d2,%d2,0,0,16
80002296:	a6 42       	or %d2,%d4
80002298:	8f 32 40 21 	or %d2,%d2,3
8000229c:	74 22       	st.w [%a2],%d2
8000229e:	54 22       	ld.w %d2,[%a2]
800022a0:	6f 02 ff 7f 	jz.t %d2,0,8000229e <IfxScuWdt_enableSafetyWatchdog+0x7c>
800022a4:	00 90       	ret 

800022a6 <IfxScuWdt_getCpuWatchdogPassword>:
800022a6:	4d c0 e1 2f 	mfcr %d2,$core_id
800022aa:	7b 30 00 3f 	movh %d3,61443
800022ae:	1b 03 10 36 	addi %d3,%d3,24832
800022b2:	8f 72 00 21 	and %d2,%d2,7
800022b6:	13 c2 20 23 	madd %d2,%d3,%d2,12
800022ba:	60 22       	mov.a %a2,%d2
800022bc:	54 22       	ld.w %d2,[%a2]
800022be:	37 02 6e 21 	extr.u %d2,%d2,2,14
800022c2:	8f f2 83 21 	xor %d2,%d2,63
800022c6:	00 90       	ret 

800022c8 <IfxScuWdt_getSafetyWatchdogPassword>:
800022c8:	91 30 00 2f 	movh.a %a2,61443
800022cc:	19 22 30 36 	ld.w %d2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
800022d0:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
800022d4:	37 02 6e 21 	extr.u %d2,%d2,2,14
800022d8:	8f f2 83 21 	xor %d2,%d2,63
800022dc:	00 90       	ret 

800022de <IfxScuWdt_setCpuEndinit>:
800022de:	37 04 70 20 	extr.u %d2,%d4,0,16
800022e2:	4d c0 e1 3f 	mfcr %d3,$core_id
800022e6:	7b 30 00 4f 	movh %d4,61443
800022ea:	8f 73 00 31 	and %d3,%d3,7
800022ee:	1b 04 10 46 	addi %d4,%d4,24832
800022f2:	13 c3 20 34 	madd %d3,%d4,%d3,12
800022f6:	06 22       	sh %d2,2
800022f8:	60 32       	mov.a %a2,%d3
800022fa:	54 23       	ld.w %d3,[%a2]
800022fc:	6f 13 09 00 	jz.t %d3,1,8000230e <IfxScuWdt_setCpuEndinit+0x30>
80002300:	54 23       	ld.w %d3,[%a2]
80002302:	b7 03 10 30 	insert %d3,%d3,0,0,16
80002306:	a6 23       	or %d3,%d2
80002308:	8f 13 40 31 	or %d3,%d3,1
8000230c:	74 23       	st.w [%a2],%d3
8000230e:	54 23       	ld.w %d3,[%a2]
80002310:	b7 03 10 30 	insert %d3,%d3,0,0,16
80002314:	a6 32       	or %d2,%d3
80002316:	8f 32 40 21 	or %d2,%d2,3
8000231a:	74 22       	st.w [%a2],%d2
8000231c:	54 22       	ld.w %d2,[%a2]
8000231e:	6f 02 ff 7f 	jz.t %d2,0,8000231c <IfxScuWdt_setCpuEndinit+0x3e>
80002322:	00 90       	ret 

80002324 <IfxScuWdt_setSafetyEndinit>:
80002324:	91 30 00 2f 	movh.a %a2,61443
80002328:	37 04 70 20 	extr.u %d2,%d4,0,16
8000232c:	19 23 30 36 	ld.w %d3,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80002330:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80002334:	06 22       	sh %d2,2
80002336:	6f 13 09 00 	jz.t %d3,1,80002348 <IfxScuWdt_setSafetyEndinit+0x24>
8000233a:	54 23       	ld.w %d3,[%a2]
8000233c:	b7 03 10 30 	insert %d3,%d3,0,0,16
80002340:	a6 23       	or %d3,%d2
80002342:	8f 13 40 31 	or %d3,%d3,1
80002346:	74 23       	st.w [%a2],%d3
80002348:	91 30 00 2f 	movh.a %a2,61443
8000234c:	19 23 30 36 	ld.w %d3,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80002350:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80002354:	b7 03 10 30 	insert %d3,%d3,0,0,16
80002358:	a6 32       	or %d2,%d3
8000235a:	8f 32 40 21 	or %d2,%d2,3
8000235e:	74 22       	st.w [%a2],%d2
80002360:	54 22       	ld.w %d2,[%a2]
80002362:	6f 02 ff 7f 	jz.t %d2,0,80002360 <IfxScuWdt_setSafetyEndinit+0x3c>
80002366:	00 90       	ret 

80002368 <IfxPort_setPinMode>:
80002368:	91 40 00 2f 	movh.a %a2,61444
8000236c:	37 04 66 a1 	extr.u %d10,%d4,2,6
80002370:	8f f4 0f c1 	and %d12,%d4,255
80002374:	d9 22 00 0e 	lea %a2,[%a2]-8192 <f003e000 <_SMALL_DATA4_+0x60036000>>
80002378:	8f 34 00 41 	and %d4,%d4,3
8000237c:	40 4c       	mov.aa %a12,%a4
8000237e:	02 59       	mov %d9,%d5
80002380:	d9 4d 10 00 	lea %a13,[%a4]16
80002384:	8f 34 00 80 	sh %d8,%d4,3
80002388:	7d 24 10 00 	jeq.a %a4,%a2,800023a8 <IfxPort_setPinMode+0x40>
8000238c:	06 2a       	sh %d10,2
8000238e:	3b f0 0f 40 	mov %d4,255
80002392:	01 da 00 d6 	addsc.a %a13,%a13,%d10,0
80002396:	0f 84 00 40 	sh %d4,%d4,%d8
8000239a:	0f 89 00 20 	sh %d2,%d9,%d8
8000239e:	82 03       	mov %d3,0
800023a0:	02 43       	mov %d3,%d4
800023a2:	49 d2 40 08 	ldmst [%a13]0,%e2
800023a6:	00 90       	ret 
800023a8:	6d ff 7f ff 	call 800022a6 <IfxScuWdt_getCpuWatchdogPassword>
800023ac:	02 24       	mov %d4,%d2
800023ae:	02 2b       	mov %d11,%d2
800023b0:	6d ff 34 fe 	call 80002018 <IfxScuWdt_clearCpuEndinit>
800023b4:	19 c2 20 10 	ld.w %d2,[%a12]96
800023b8:	d9 c2 20 10 	lea %a2,[%a12]96
800023bc:	d7 02 01 2c 	insert %d2,%d2,0,%d12,1
800023c0:	02 b4       	mov %d4,%d11
800023c2:	74 22       	st.w [%a2],%d2
800023c4:	6d ff 8d ff 	call 800022de <IfxScuWdt_setCpuEndinit>
800023c8:	1d ff e2 ff 	j 8000238c <IfxPort_setPinMode+0x24>

800023cc <IfxPort_setPinPadDriver>:
800023cc:	8f f4 0f 91 	and %d9,%d4,255
800023d0:	80 4b       	mov.d %d11,%a4
800023d2:	02 5a       	mov %d10,%d5
800023d4:	6d ff 69 ff 	call 800022a6 <IfxScuWdt_getCpuWatchdogPassword>
800023d8:	02 24       	mov %d4,%d2
800023da:	02 28       	mov %d8,%d2
800023dc:	6d ff 1e fe 	call 80002018 <IfxScuWdt_clearCpuEndinit>
800023e0:	1b 0b 04 40 	addi %d4,%d11,64
800023e4:	60 42       	mov.a %a2,%d4
800023e6:	8f d9 1f 30 	sh %d3,%d9,-3
800023ea:	8f 79 00 21 	and %d2,%d9,7
800023ee:	06 23       	sh %d3,2
800023f0:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
800023f4:	06 22       	sh %d2,2
800023f6:	3b f0 00 30 	mov %d3,15
800023fa:	0f 23 00 30 	sh %d3,%d3,%d2
800023fe:	0f 2a 00 20 	sh %d2,%d10,%d2
80002402:	53 12 40 60 	mul.u %e6,%d2,1
80002406:	02 37       	mov %d7,%d3
80002408:	49 26 40 08 	ldmst [%a2]0,%e6
8000240c:	02 84       	mov %d4,%d8
8000240e:	6d ff 68 ff 	call 800022de <IfxScuWdt_setCpuEndinit>
80002412:	00 90       	ret 

80002414 <IfxGtm_Tom_Timer_acknowledgeTimerIrq>:
80002414:	99 42 14 00 	ld.a %a2,[%a4]20
80002418:	19 42 24 00 	ld.w %d2,[%a4]36
8000241c:	06 62       	sh %d2,6
8000241e:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
80002422:	82 02       	mov %d2,0
80002424:	19 23 1c 00 	ld.w %d3,[%a2]28
80002428:	d9 23 1c 00 	lea %a3,[%a2]28
8000242c:	6f 03 07 00 	jz.t %d3,0,8000243a <IfxGtm_Tom_Timer_acknowledgeTimerIrq+0x26>
80002430:	54 32       	ld.w %d2,[%a3]
80002432:	b7 12 01 20 	insert %d2,%d2,1,0,1
80002436:	74 32       	st.w [%a3],%d2
80002438:	82 12       	mov %d2,1
8000243a:	00 90       	ret 

8000243c <IfxGtm_Tom_Timer_applyUpdate>:
8000243c:	99 42 18 00 	ld.a %a2,[%a4]24
80002440:	19 42 3c 00 	ld.w %d2,[%a4]60
80002444:	74 22       	st.w [%a2],%d2
80002446:	99 42 1c 00 	ld.a %a2,[%a4]28
8000244a:	bd 02 05 00 	jz.a %a2,80002454 <IfxGtm_Tom_Timer_applyUpdate+0x18>
8000244e:	19 42 00 10 	ld.w %d2,[%a4]64
80002452:	74 22       	st.w [%a2],%d2
80002454:	00 90       	ret 

80002456 <IfxGtm_Tom_Timer_disableUpdate>:
80002456:	99 42 18 00 	ld.a %a2,[%a4]24
8000245a:	19 42 34 00 	ld.w %d2,[%a4]52
8000245e:	74 22       	st.w [%a2],%d2
80002460:	99 42 1c 00 	ld.a %a2,[%a4]28
80002464:	bd 02 05 00 	jz.a %a2,8000246e <IfxGtm_Tom_Timer_disableUpdate+0x18>
80002468:	19 42 38 00 	ld.w %d2,[%a4]56
8000246c:	74 22       	st.w [%a2],%d2
8000246e:	00 90       	ret 

80002470 <IfxGtm_Tom_Timer_getPeriod>:
80002470:	54 42       	ld.w %d2,[%a4]
80002472:	00 90       	ret 

80002474 <IfxGtm_Tom_Timer_run>:
80002474:	99 4d 18 00 	ld.a %a13,[%a4]24
80002478:	b9 44 2c 00 	ld.hu %d4,[%a4]44
8000247c:	82 06       	mov %d6,0
8000247e:	82 05       	mov %d5,0
80002480:	40 4c       	mov.aa %a12,%a4
80002482:	6d 00 cb 0c 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
80002486:	59 d2 00 10 	st.w [%a13]64,%d2
8000248a:	59 d2 04 10 	st.w [%a13]68,%d2
8000248e:	99 cd 1c 00 	ld.a %a13,[%a12]28
80002492:	bd 0d 0c 00 	jz.a %a13,800024aa <IfxGtm_Tom_Timer_run+0x36>
80002496:	b9 c4 2e 00 	ld.hu %d4,[%a12]46
8000249a:	82 06       	mov %d6,0
8000249c:	82 05       	mov %d5,0
8000249e:	6d 00 bd 0c 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
800024a2:	59 d2 00 10 	st.w [%a13]64,%d2
800024a6:	59 d2 04 10 	st.w [%a13]68,%d2
800024aa:	00 90       	ret 

800024ac <IfxGtm_Tom_Timer_addToChannelMask>:
800024ac:	19 42 24 00 	ld.w %d2,[%a4]36
800024b0:	40 4c       	mov.aa %a12,%a4
800024b2:	8b 82 80 22 	ge %d2,%d2,8
800024b6:	df 02 39 80 	jne %d2,0,80002528 <IfxGtm_Tom_Timer_addToChannelMask+0x7c>
800024ba:	8b 84 80 22 	ge %d2,%d4,8
800024be:	df 02 1b 80 	jne %d2,0,800024f4 <IfxGtm_Tom_Timer_addToChannelMask+0x48>
800024c2:	c9 c2 2c 00 	ld.h %d2,[%a12]44
800024c6:	3b 00 01 60 	mov %d6,16
800024ca:	d7 12 01 24 	insert %d2,%d2,1,%d4,1
800024ce:	82 04       	mov %d4,0
800024d0:	37 02 70 50 	extr.u %d5,%d2,0,16
800024d4:	f9 c5 2c 00 	st.h [%a12]44,%d5
800024d8:	6d 00 a0 0c 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
800024dc:	b9 c4 2c 00 	ld.hu %d4,[%a12]44
800024e0:	59 c2 34 00 	st.w [%a12]52,%d2
800024e4:	3b 00 01 60 	mov %d6,16
800024e8:	82 05       	mov %d5,0
800024ea:	6d 00 97 0c 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
800024ee:	59 c2 3c 00 	st.w [%a12]60,%d2
800024f2:	00 90       	ret 
800024f4:	c9 42 2e 00 	ld.h %d2,[%a4]46
800024f8:	c2 84       	add %d4,-8
800024fa:	d7 12 01 24 	insert %d2,%d2,1,%d4,1
800024fe:	3b 00 01 60 	mov %d6,16
80002502:	37 02 70 50 	extr.u %d5,%d2,0,16
80002506:	82 04       	mov %d4,0
80002508:	f9 45 2e 00 	st.h [%a4]46,%d5
8000250c:	6d 00 86 0c 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
80002510:	b9 c4 2e 00 	ld.hu %d4,[%a12]46
80002514:	59 c2 38 00 	st.w [%a12]56,%d2
80002518:	3b 00 01 60 	mov %d6,16
8000251c:	82 05       	mov %d5,0
8000251e:	6d 00 7d 0c 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
80002522:	59 c2 00 10 	st.w [%a12]64,%d2
80002526:	00 90       	ret 
80002528:	c2 84       	add %d4,-8
8000252a:	1d ff cc ff 	j 800024c2 <IfxGtm_Tom_Timer_addToChannelMask+0x16>

8000252e <IfxGtm_Tom_Timer_getOffset>:
8000252e:	19 42 30 00 	ld.w %d2,[%a4]48
80002532:	00 90       	ret 

80002534 <IfxGtm_Tom_Timer_init>:
80002534:	19 52 38 00 	ld.w %d2,[%a5]56
80002538:	40 4c       	mov.aa %a12,%a4
8000253a:	99 54 34 00 	ld.a %a4,[%a5]52
8000253e:	59 c2 20 00 	st.w [%a12]32,%d2
80002542:	1b 02 01 20 	addi %d2,%d2,16
80002546:	8f b2 00 40 	sh %d4,%d2,11
8000254a:	01 44 00 26 	addsc.a %a2,%a4,%d4,0
8000254e:	19 53 3c 00 	ld.w %d3,[%a5]60
80002552:	b5 c4 10 00 	st.a [%a12]16,%a4
80002556:	b5 c2 14 00 	st.a [%a12]20,%a2
8000255a:	59 c3 24 00 	st.w [%a12]36,%d3
8000255e:	39 52 10 00 	ld.bu %d2,[%a5]16
80002562:	e9 c2 04 00 	st.b [%a12]4,%d2
80002566:	20 18       	sub.a %sp,24
80002568:	40 5d       	mov.aa %a13,%a5
8000256a:	df 02 12 01 	jeq %d2,0,8000278e <IfxGtm_Tom_Timer_init+0x25a>
8000256e:	99 53 00 10 	ld.a %a3,[%a5]64
80002572:	82 08       	mov %d8,0
80002574:	bd 03 07 00 	jz.a %a3,80002582 <IfxGtm_Tom_Timer_init+0x4e>
80002578:	19 32 04 00 	ld.w %d2,[%a3]4
8000257c:	59 c2 28 00 	st.w [%a12]40,%d2
80002580:	82 18       	mov %d8,1
80002582:	80 45       	mov.d %d5,%a4
80002584:	1b 04 23 20 	addi %d2,%d4,560
80002588:	42 52       	add %d2,%d5
8000258a:	8b 83 80 52 	ge %d5,%d3,8
8000258e:	82 06       	mov %d6,0
80002590:	df 05 07 80 	jne %d5,0,8000259e <IfxGtm_Tom_Timer_init+0x6a>
80002594:	1b 04 03 40 	addi %d4,%d4,48
80002598:	02 26       	mov %d6,%d2
8000259a:	80 42       	mov.d %d2,%a4
8000259c:	42 42       	add %d2,%d4
8000259e:	59 c2 18 00 	st.w [%a12]24,%d2
800025a2:	82 02       	mov %d2,0
800025a4:	06 63       	sh %d3,6
800025a6:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
800025aa:	59 c6 1c 00 	st.w [%a12]28,%d6
800025ae:	59 c2 3c 00 	st.w [%a12]60,%d2
800025b2:	59 c2 34 00 	st.w [%a12]52,%d2
800025b6:	59 c2 2c 00 	st.w [%a12]44,%d2
800025ba:	59 c2 00 10 	st.w [%a12]64,%d2
800025be:	59 c2 38 00 	st.w [%a12]56,%d2
800025c2:	54 22       	ld.w %d2,[%a2]
800025c4:	19 d3 04 10 	ld.w %d3,[%a13]68
800025c8:	91 00 00 36 	movh.a %a3,24576
800025cc:	37 32 03 26 	insert %d2,%d2,%d3,12,3
800025d0:	d9 33 00 00 	lea %a3,[%a3]0 <60000000 <LCF_DSPR1_START>>
800025d4:	d9 a5 04 00 	lea %a5,[%sp]4 <60000000 <LCF_DSPR1_START>>
800025d8:	74 22       	st.w [%a2],%d2
800025da:	54 22       	ld.w %d2,[%a2]
800025dc:	09 34 48 01 	ld.d %e4,[%a3+]8 <60000008 <LCF_DSPR1_START+0x8>>
800025e0:	89 54 48 01 	st.d [%a5+]8 <60000008 <LCF_DSPR1_START+0x8>>,%e4
800025e4:	09 34 48 01 	ld.d %e4,[%a3+]8 <60000008 <LCF_DSPR1_START+0x8>>
800025e8:	89 54 48 01 	st.d [%a5+]8 <60000008 <LCF_DSPR1_START+0x8>>,%e4
800025ec:	44 34       	ld.w %d4,[%a3+]
800025ee:	64 54       	st.w [%a5+],%d4
800025f0:	b7 12 01 2c 	insert %d2,%d2,1,24,1
800025f4:	74 22       	st.w [%a2],%d2
800025f6:	54 23       	ld.w %d3,[%a2]
800025f8:	82 02       	mov %d2,0
800025fa:	37 03 63 36 	extr.u %d3,%d3,12,3
800025fe:	df 53 0c 00 	jeq %d3,5,80002616 <IfxGtm_Tom_Timer_init+0xe2>
80002602:	06 23       	sh %d3,2
80002604:	1b 83 01 20 	addi %d2,%d3,24
80002608:	60 22       	mov.a %a2,%d2
8000260a:	82 15       	mov %d5,1
8000260c:	30 a2       	add.a %a2,%sp
8000260e:	19 24 ec ff 	ld.w %d4,[%a2]-20
80002612:	6d 00 d5 09 	call 800039bc <IfxGtm_Cmu_getFxClkFrequency>
80002616:	19 d3 0c 00 	ld.w %d3,[%a13]12
8000261a:	82 04       	mov %d4,0
8000261c:	59 c2 08 00 	st.w [%a12]8,%d2
80002620:	4b 43 01 40 	cmp.f %d4,%d3,%d4
80002624:	6f 24 0c 00 	jz.t %d4,2,8000263c <IfxGtm_Tom_Timer_init+0x108>
80002628:	7b 00 f8 43 	movh %d4,16256
8000262c:	4b 24 51 40 	div.f %d4,%d4,%d2
80002630:	4b 43 01 30 	cmp.f %d3,%d3,%d4
80002634:	37 03 61 30 	extr.u %d3,%d3,0,1
80002638:	ab 08 a0 83 	seln %d8,%d3,%d8,0
8000263c:	54 d4       	ld.w %d4,[%a13]
8000263e:	7b 00 f8 53 	movh %d5,16256
80002642:	4b 45 51 50 	div.f %d5,%d5,%d4
80002646:	4b 25 41 30 	mul.f %d3,%d5,%d2
8000264a:	4b 03 71 31 	ftouz %d3,%d3
8000264e:	b7 03 10 40 	insert %d4,%d3,0,0,16
80002652:	df 04 9b 80 	jne %d4,0,80002788 <IfxGtm_Tom_Timer_init+0x254>
80002656:	99 c3 14 00 	ld.a %a3,[%a12]20
8000265a:	19 c4 24 00 	ld.w %d4,[%a12]36
8000265e:	74 c3       	st.w [%a12],%d3
80002660:	8f 64 00 60 	sh %d6,%d4,6
80002664:	01 36 00 26 	addsc.a %a2,%a3,%d6,0
80002668:	19 c6 28 00 	ld.w %d6,[%a12]40
8000266c:	59 23 04 00 	st.w [%a2]4,%d3
80002670:	5f 64 07 00 	jeq %d4,%d6,8000267e <IfxGtm_Tom_Timer_init+0x14a>
80002674:	06 66       	sh %d6,6
80002676:	01 36 00 36 	addsc.a %a3,%a3,%d6,0
8000267a:	59 33 04 00 	st.w [%a3]4,%d3
8000267e:	df 18 86 80 	jne %d8,1,8000278a <IfxGtm_Tom_Timer_init+0x256>
80002682:	19 d3 30 00 	ld.w %d3,[%a13]48
80002686:	40 c4       	mov.aa %a4,%a12
80002688:	4b 35 41 30 	mul.f %d3,%d5,%d3
8000268c:	19 d9 3c 00 	ld.w %d9,[%a13]60
80002690:	4b 23 41 20 	mul.f %d2,%d3,%d2
80002694:	4b 02 71 21 	ftouz %d2,%d2
80002698:	59 c2 30 00 	st.w [%a12]48,%d2
8000269c:	59 22 14 00 	st.w [%a2]20,%d2
800026a0:	6d ff 06 ff 	call 800024ac <IfxGtm_Tom_Timer_addToChannelMask>
800026a4:	39 c2 04 00 	ld.bu %d2,[%a12]4
800026a8:	df 02 78 00 	jeq %d2,0,80002798 <IfxGtm_Tom_Timer_init+0x264>
800026ac:	19 c3 28 00 	ld.w %d3,[%a12]40
800026b0:	99 c2 14 00 	ld.a %a2,[%a12]20
800026b4:	8f 63 00 20 	sh %d2,%d3,6
800026b8:	39 d4 28 00 	ld.bu %d4,[%a13]40
800026bc:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
800026c0:	8b 04 20 42 	ne %d4,%d4,0
800026c4:	54 22       	ld.w %d2,[%a2]
800026c6:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
800026ca:	74 22       	st.w [%a2],%d2
800026cc:	19 c2 30 00 	ld.w %d2,[%a12]48
800026d0:	59 22 14 00 	st.w [%a2]20,%d2
800026d4:	8b 89 80 22 	ge %d2,%d9,8
800026d8:	06 32       	sh %d2,3
800026da:	0b 23 80 20 	sub %d2,%d3,%d2
800026de:	82 19       	mov %d9,1
800026e0:	0f 29 00 90 	sh %d9,%d9,%d2
800026e4:	19 c2 24 00 	ld.w %d2,[%a12]36
800026e8:	b7 09 10 98 	insert %d9,%d9,0,16,16
800026ec:	5f 32 1e 00 	jeq %d2,%d3,80002728 <IfxGtm_Tom_Timer_init+0x1f4>
800026f0:	54 22       	ld.w %d2,[%a2]
800026f2:	99 ce 18 00 	ld.a %a14,[%a12]24
800026f6:	67 82 14 20 	ins.t %d2,%d2,20,%d8,0
800026fa:	02 94       	mov %d4,%d9
800026fc:	82 06       	mov %d6,0
800026fe:	74 22       	st.w [%a2],%d2
80002700:	54 22       	ld.w %d2,[%a2]
80002702:	19 d3 04 10 	ld.w %d3,[%a13]68
80002706:	82 05       	mov %d5,0
80002708:	37 32 03 26 	insert %d2,%d2,%d3,12,3
8000270c:	74 22       	st.w [%a2],%d2
8000270e:	54 22       	ld.w %d2,[%a2]
80002710:	b7 02 01 2c 	insert %d2,%d2,0,24,1
80002714:	74 22       	st.w [%a2],%d2
80002716:	6d 00 81 0b 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
8000271a:	19 c4 28 00 	ld.w %d4,[%a12]40
8000271e:	59 e2 00 10 	st.w [%a14]64,%d2
80002722:	40 c4       	mov.aa %a4,%a12
80002724:	6d ff c4 fe 	call 800024ac <IfxGtm_Tom_Timer_addToChannelMask>
80002728:	99 ce 18 00 	ld.a %a14,[%a12]24
8000272c:	82 06       	mov %d6,0
8000272e:	82 05       	mov %d5,0
80002730:	02 94       	mov %d4,%d9
80002732:	6d 00 73 0b 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
80002736:	59 e2 08 10 	st.w [%a14]72,%d2
8000273a:	39 d2 29 00 	ld.bu %d2,[%a13]41
8000273e:	df 02 06 00 	jeq %d2,0,8000274a <IfxGtm_Tom_Timer_init+0x216>
80002742:	39 d2 10 10 	ld.bu %d2,[%a13]80
80002746:	df 12 1c 01 	jeq %d2,1,8000297e <IfxGtm_Tom_Timer_init+0x44a>
8000274a:	99 c2 14 00 	ld.a %a2,[%a12]20
8000274e:	19 c2 28 00 	ld.w %d2,[%a12]40
80002752:	b9 d4 04 00 	ld.hu %d4,[%a13]4
80002756:	8f 62 00 30 	sh %d3,%d2,6
8000275a:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
8000275e:	19 d3 14 00 	ld.w %d3,[%a13]20
80002762:	b9 d5 18 00 	ld.hu %d5,[%a13]24
80002766:	c2 13       	add %d3,1
80002768:	37 03 70 30 	extr.u %d3,%d3,0,16
8000276c:	8b 04 20 62 	ne %d6,%d4,0
80002770:	59 23 08 00 	st.w [%a2]8,%d3
80002774:	df 05 1e 00 	jeq %d5,0,800027b0 <IfxGtm_Tom_Timer_init+0x27c>
80002778:	39 c3 04 00 	ld.bu %d3,[%a12]4
8000277c:	82 17       	mov %d7,1
8000277e:	82 11       	mov %d1,1
80002780:	df 03 1a 80 	jne %d3,0,800027b4 <IfxGtm_Tom_Timer_init+0x280>
80002784:	1d 00 16 00 	j 800027b0 <IfxGtm_Tom_Timer_init+0x27c>
80002788:	82 08       	mov %d8,0
8000278a:	02 82       	mov %d2,%d8
8000278c:	00 90       	ret 
8000278e:	59 c3 28 00 	st.w [%a12]40,%d3
80002792:	82 18       	mov %d8,1
80002794:	1d ff f7 fe 	j 80002582 <IfxGtm_Tom_Timer_init+0x4e>
80002798:	b9 d4 04 00 	ld.hu %d4,[%a13]4
8000279c:	b9 d5 18 00 	ld.hu %d5,[%a13]24
800027a0:	19 c2 28 00 	ld.w %d2,[%a12]40
800027a4:	8b 04 20 62 	ne %d6,%d4,0
800027a8:	82 01       	mov %d1,0
800027aa:	82 07       	mov %d7,0
800027ac:	df 05 04 80 	jne %d5,0,800027b4 <IfxGtm_Tom_Timer_init+0x280>
800027b0:	82 01       	mov %d1,0
800027b2:	82 07       	mov %d7,0
800027b4:	19 c3 24 00 	ld.w %d3,[%a12]36
800027b8:	5f 23 a2 00 	jeq %d3,%d2,800028fc <IfxGtm_Tom_Timer_init+0x3c8>
800027bc:	df 06 3d 00 	jeq %d6,0,80002836 <IfxGtm_Tom_Timer_init+0x302>
800027c0:	99 c2 14 00 	ld.a %a2,[%a12]20
800027c4:	8f 63 00 60 	sh %d6,%d3,6
800027c8:	86 f3       	sha %d3,-1
800027ca:	01 26 00 26 	addsc.a %a2,%a2,%d6,0
800027ce:	82 06       	mov %d6,0
800027d0:	d9 23 20 00 	lea %a3,[%a2]32
800027d4:	19 20 20 00 	ld.w %d0,[%a2]32
800027d8:	74 36       	st.w [%a3],%d6
800027da:	19 26 28 00 	ld.w %d6,[%a2]40
800027de:	d9 23 28 00 	lea %a3,[%a2]40
800027e2:	b7 26 02 60 	insert %d6,%d6,2,0,2
800027e6:	74 36       	st.w [%a3],%d6
800027e8:	19 d6 38 00 	ld.w %d6,[%a13]56
800027ec:	59 20 20 00 	st.w [%a2]32,%d0
800027f0:	06 36       	sh %d6,3
800027f2:	42 63       	add %d3,%d6
800027f4:	7b 40 00 6f 	movh %d6,61444
800027f8:	1b 06 b8 69 	addi %d6,%d6,-25728
800027fc:	8f 20 c0 01 	andn %d0,%d0,2
80002800:	d9 23 20 00 	lea %a3,[%a2]32
80002804:	8f 10 40 01 	or %d0,%d0,1
80002808:	60 62       	mov.a %a2,%d6
8000280a:	06 23       	sh %d3,2
8000280c:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
80002810:	74 30       	st.w [%a3],%d0
80002812:	54 23       	ld.w %d3,[%a2]
80002814:	19 d6 08 00 	ld.w %d6,[%a13]8
80002818:	37 43 08 30 	insert %d3,%d3,%d4,0,8
8000281c:	74 23       	st.w [%a2],%d3
8000281e:	54 23       	ld.w %d3,[%a2]
80002820:	37 63 82 35 	insert %d3,%d3,%d6,11,2
80002824:	74 23       	st.w [%a2],%d3
80002826:	54 23       	ld.w %d3,[%a2]
80002828:	b7 13 81 3c 	insert %d3,%d3,1,25,1
8000282c:	74 23       	st.w [%a2],%d3
8000282e:	54 23       	ld.w %d3,[%a2]
80002830:	b7 13 01 35 	insert %d3,%d3,1,10,1
80002834:	74 23       	st.w [%a2],%d3
80002836:	df 07 3d 00 	jeq %d7,0,800028b0 <IfxGtm_Tom_Timer_init+0x37c>
8000283a:	99 c2 14 00 	ld.a %a2,[%a12]20
8000283e:	8f 62 00 30 	sh %d3,%d2,6
80002842:	86 f2       	sha %d2,-1
80002844:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
80002848:	82 03       	mov %d3,0
8000284a:	d9 23 20 00 	lea %a3,[%a2]32
8000284e:	19 24 20 00 	ld.w %d4,[%a2]32
80002852:	74 33       	st.w [%a3],%d3
80002854:	19 23 28 00 	ld.w %d3,[%a2]40
80002858:	d9 23 28 00 	lea %a3,[%a2]40
8000285c:	b7 23 02 30 	insert %d3,%d3,2,0,2
80002860:	74 33       	st.w [%a3],%d3
80002862:	19 d3 38 00 	ld.w %d3,[%a13]56
80002866:	59 24 20 00 	st.w [%a2]32,%d4
8000286a:	06 33       	sh %d3,3
8000286c:	42 32       	add %d2,%d3
8000286e:	8f 14 c0 41 	andn %d4,%d4,1
80002872:	7b 40 00 3f 	movh %d3,61444
80002876:	1b 03 b8 39 	addi %d3,%d3,-25728
8000287a:	b7 14 81 40 	insert %d4,%d4,1,1,1
8000287e:	d9 23 20 00 	lea %a3,[%a2]32
80002882:	60 32       	mov.a %a2,%d3
80002884:	06 22       	sh %d2,2
80002886:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
8000288a:	74 34       	st.w [%a3],%d4
8000288c:	54 22       	ld.w %d2,[%a2]
8000288e:	19 d3 1c 00 	ld.w %d3,[%a13]28
80002892:	37 52 08 20 	insert %d2,%d2,%d5,0,8
80002896:	74 22       	st.w [%a2],%d2
80002898:	54 22       	ld.w %d2,[%a2]
8000289a:	37 32 82 25 	insert %d2,%d2,%d3,11,2
8000289e:	74 22       	st.w [%a2],%d2
800028a0:	54 22       	ld.w %d2,[%a2]
800028a2:	b7 12 81 2c 	insert %d2,%d2,1,25,1
800028a6:	74 22       	st.w [%a2],%d2
800028a8:	54 22       	ld.w %d2,[%a2]
800028aa:	b7 12 01 25 	insert %d2,%d2,1,10,1
800028ae:	74 22       	st.w [%a2],%d2
800028b0:	b9 c4 2c 00 	ld.hu %d4,[%a12]44
800028b4:	82 06       	mov %d6,0
800028b6:	82 05       	mov %d5,0
800028b8:	99 cd 18 00 	ld.a %a13,[%a12]24
800028bc:	6d 00 ae 0a 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
800028c0:	d2 04       	mov %e4,0
800028c2:	3b 00 01 60 	mov %d6,16
800028c6:	02 29       	mov %d9,%d2
800028c8:	6d 00 a8 0a 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
800028cc:	a6 92       	or %d2,%d9
800028ce:	b9 c5 2c 00 	ld.hu %d5,[%a12]44
800028d2:	82 06       	mov %d6,0
800028d4:	59 d2 08 00 	st.w [%a13]8,%d2
800028d8:	99 cd 18 00 	ld.a %a13,[%a12]24
800028dc:	82 12       	mov %d2,1
800028de:	82 04       	mov %d4,0
800028e0:	74 d2       	st.w [%a13],%d2
800028e2:	6d 00 9b 0a 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
800028e6:	3b 00 01 60 	mov %d6,16
800028ea:	d2 04       	mov %e4,0
800028ec:	02 29       	mov %d9,%d2
800028ee:	6d 00 95 0a 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
800028f2:	a6 92       	or %d2,%d9
800028f4:	59 d2 08 00 	st.w [%a13]8,%d2
800028f8:	02 82       	mov %d2,%d8
800028fa:	00 90       	ret 
800028fc:	19 d3 08 10 	ld.w %d3,[%a13]72
80002900:	99 c2 14 00 	ld.a %a2,[%a12]20
80002904:	19 d0 0c 10 	ld.w %d0,[%a13]76
80002908:	82 07       	mov %d7,0
8000290a:	2b 30 50 06 	seln %d0,%d6,%d0,%d3
8000290e:	8f 62 00 30 	sh %d3,%d2,6
80002912:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
80002916:	86 f2       	sha %d2,-1
80002918:	d9 23 20 00 	lea %a3,[%a2]32
8000291c:	19 23 20 00 	ld.w %d3,[%a2]32
80002920:	74 37       	st.w [%a3],%d7
80002922:	19 27 28 00 	ld.w %d7,[%a2]40
80002926:	d9 23 28 00 	lea %a3,[%a2]40
8000292a:	37 07 02 70 	insert %d7,%d7,%d0,0,2
8000292e:	74 37       	st.w [%a3],%d7
80002930:	59 23 20 00 	st.w [%a2]32,%d3
80002934:	67 63 00 30 	ins.t %d3,%d3,0,%d6,0
80002938:	67 13 01 30 	ins.t %d3,%d3,1,%d1,0
8000293c:	d9 23 20 00 	lea %a3,[%a2]32
80002940:	74 33       	st.w [%a3],%d3
80002942:	19 d3 38 00 	ld.w %d3,[%a13]56
80002946:	06 33       	sh %d3,3
80002948:	42 32       	add %d2,%d3
8000294a:	7b 40 00 3f 	movh %d3,61444
8000294e:	1b 03 b8 39 	addi %d3,%d3,-25728
80002952:	60 32       	mov.a %a2,%d3
80002954:	06 22       	sh %d2,2
80002956:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
8000295a:	df 06 0d 00 	jeq %d6,0,80002974 <IfxGtm_Tom_Timer_init+0x440>
8000295e:	19 d6 08 00 	ld.w %d6,[%a13]8
80002962:	54 22       	ld.w %d2,[%a2]
80002964:	37 42 08 20 	insert %d2,%d2,%d4,0,8
80002968:	74 22       	st.w [%a2],%d2
8000296a:	54 22       	ld.w %d2,[%a2]
8000296c:	37 62 82 25 	insert %d2,%d2,%d6,11,2
80002970:	1d ff 97 ff 	j 8000289e <IfxGtm_Tom_Timer_init+0x36a>
80002974:	19 d6 1c 00 	ld.w %d6,[%a13]28
80002978:	02 54       	mov %d4,%d5
8000297a:	1d ff f4 ff 	j 80002962 <IfxGtm_Tom_Timer_init+0x42e>
8000297e:	99 d4 00 10 	ld.a %a4,[%a13]64
80002982:	19 d5 24 00 	ld.w %d5,[%a13]36
80002986:	19 d4 20 00 	ld.w %d4,[%a13]32
8000298a:	6d ff f0 ef 	call 8000096a <IfxGtm_PinMap_setTomTout>
8000298e:	1d ff de fe 	j 8000274a <IfxGtm_Tom_Timer_init+0x216>

80002992 <IfxGtm_Tom_Timer_initConfig>:
80002992:	40 4c       	mov.aa %a12,%a4
80002994:	80 58       	mov.d %d8,%a5
80002996:	6d 00 4c 11 	call 80004c2e <IfxStdIf_Timer_initConfig>
8000299a:	82 02       	mov %d2,0
8000299c:	59 c8 34 00 	st.w [%a12]52,%d8
800029a0:	59 c2 38 00 	st.w [%a12]56,%d2
800029a4:	59 c2 3c 00 	st.w [%a12]60,%d2
800029a8:	59 c2 00 10 	st.w [%a12]64,%d2
800029ac:	59 c2 04 10 	st.w [%a12]68,%d2
800029b0:	59 c2 2c 00 	st.w [%a12]44,%d2
800029b4:	59 c2 08 10 	st.w [%a12]72,%d2
800029b8:	59 c2 0c 10 	st.w [%a12]76,%d2
800029bc:	82 12       	mov %d2,1
800029be:	e9 c2 10 10 	st.b [%a12]80,%d2
800029c2:	00 90       	ret 

800029c4 <IfxGtm_Tom_PwmHl_setOnTime>:
800029c4:	99 42 24 00 	ld.a %a2,[%a4]36
800029c8:	2d 02 00 00 	calli %a2
800029cc:	00 90       	ret 

800029ce <IfxGtm_Tom_PwmHl_updateOff>:
800029ce:	39 46 1d 00 	ld.bu %d6,[%a4]29
800029d2:	99 42 20 00 	ld.a %a2,[%a4]32
800029d6:	df 06 c9 00 	jeq %d6,0,80002b68 <IfxGtm_Tom_PwmHl_updateOff+0x19a>
800029da:	99 45 10 10 	ld.a %a5,[%a4]80
800029de:	b9 22 00 00 	ld.hu %d2,[%a2]0
800029e2:	99 46 30 00 	ld.a %a6,[%a4]48
800029e6:	40 52       	mov.aa %a2,%a5
800029e8:	54 23       	ld.w %d3,[%a2]
800029ea:	1b 12 00 40 	addi %d4,%d2,1
800029ee:	c2 22       	add %d2,2
800029f0:	37 02 70 50 	extr.u %d5,%d2,0,16
800029f4:	06 63       	sh %d3,6
800029f6:	82 22       	mov %d2,2
800029f8:	99 43 14 10 	ld.a %a3,[%a4]84
800029fc:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002a00:	37 04 70 40 	extr.u %d4,%d4,0,16
80002a04:	59 22 04 00 	st.w [%a2]4,%d2
80002a08:	59 25 08 00 	st.w [%a2]8,%d5
80002a0c:	40 32       	mov.aa %a2,%a3
80002a0e:	54 23       	ld.w %d3,[%a2]
80002a10:	1b f6 ff 0f 	addi %d0,%d6,-1
80002a14:	06 63       	sh %d3,6
80002a16:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002a1a:	82 17       	mov %d7,1
80002a1c:	59 24 04 00 	st.w [%a2]4,%d4
80002a20:	59 22 08 00 	st.w [%a2]8,%d2
80002a24:	8f 30 00 01 	and %d0,%d0,3
80002a28:	b0 45       	add.a %a5,4
80002a2a:	b0 43       	add.a %a3,4
80002a2c:	7f 67 a0 80 	jge.u %d7,%d6,80002b6c <IfxGtm_Tom_PwmHl_updateOff+0x19e>
80002a30:	37 00 48 30 	extr %d3,%d0,0,8
80002a34:	df 00 49 00 	jeq %d0,0,80002ac6 <IfxGtm_Tom_PwmHl_updateOff+0xf8>
80002a38:	df 13 2e 00 	jeq %d3,1,80002a94 <IfxGtm_Tom_PwmHl_updateOff+0xc6>
80002a3c:	df 23 17 00 	jeq %d3,2,80002a6a <IfxGtm_Tom_PwmHl_updateOff+0x9c>
80002a40:	40 52       	mov.aa %a2,%a5
80002a42:	54 23       	ld.w %d3,[%a2]
80002a44:	b0 45       	add.a %a5,4
80002a46:	06 63       	sh %d3,6
80002a48:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002a4c:	02 27       	mov %d7,%d2
80002a4e:	59 22 04 00 	st.w [%a2]4,%d2
80002a52:	59 25 08 00 	st.w [%a2]8,%d5
80002a56:	40 32       	mov.aa %a2,%a3
80002a58:	54 23       	ld.w %d3,[%a2]
80002a5a:	b0 43       	add.a %a3,4
80002a5c:	06 63       	sh %d3,6
80002a5e:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002a62:	59 24 04 00 	st.w [%a2]4,%d4
80002a66:	59 22 08 00 	st.w [%a2]8,%d2
80002a6a:	40 52       	mov.aa %a2,%a5
80002a6c:	54 23       	ld.w %d3,[%a2]
80002a6e:	b0 45       	add.a %a5,4
80002a70:	06 63       	sh %d3,6
80002a72:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002a76:	c2 17       	add %d7,1
80002a78:	59 22 04 00 	st.w [%a2]4,%d2
80002a7c:	59 25 08 00 	st.w [%a2]8,%d5
80002a80:	40 32       	mov.aa %a2,%a3
80002a82:	54 23       	ld.w %d3,[%a2]
80002a84:	b0 43       	add.a %a3,4
80002a86:	06 63       	sh %d3,6
80002a88:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002a8c:	59 24 04 00 	st.w [%a2]4,%d4
80002a90:	59 22 08 00 	st.w [%a2]8,%d2
80002a94:	40 52       	mov.aa %a2,%a5
80002a96:	54 23       	ld.w %d3,[%a2]
80002a98:	c2 17       	add %d7,1
80002a9a:	06 63       	sh %d3,6
80002a9c:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002aa0:	b0 45       	add.a %a5,4
80002aa2:	59 22 04 00 	st.w [%a2]4,%d2
80002aa6:	59 25 08 00 	st.w [%a2]8,%d5
80002aaa:	40 32       	mov.aa %a2,%a3
80002aac:	54 23       	ld.w %d3,[%a2]
80002aae:	b0 43       	add.a %a3,4
80002ab0:	06 63       	sh %d3,6
80002ab2:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002ab6:	8f f7 0f 31 	and %d3,%d7,255
80002aba:	59 24 04 00 	st.w [%a2]4,%d4
80002abe:	59 22 08 00 	st.w [%a2]8,%d2
80002ac2:	7f 63 54 80 	jge.u %d3,%d6,80002b6a <IfxGtm_Tom_PwmHl_updateOff+0x19c>
80002ac6:	54 53       	ld.w %d3,[%a5]
80002ac8:	40 57       	mov.aa %a7,%a5
80002aca:	06 63       	sh %d3,6
80002acc:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002ad0:	b0 47       	add.a %a7,4
80002ad2:	59 22 04 00 	st.w [%a2]4,%d2
80002ad6:	59 25 08 00 	st.w [%a2]8,%d5
80002ada:	54 33       	ld.w %d3,[%a3]
80002adc:	40 34       	mov.aa %a4,%a3
80002ade:	06 63       	sh %d3,6
80002ae0:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002ae4:	b0 44       	add.a %a4,4
80002ae6:	59 24 04 00 	st.w [%a2]4,%d4
80002aea:	59 22 08 00 	st.w [%a2]8,%d2
80002aee:	54 73       	ld.w %d3,[%a7]
80002af0:	c2 47       	add %d7,4
80002af2:	06 63       	sh %d3,6
80002af4:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002af8:	d9 75 0c 00 	lea %a5,[%a7]12
80002afc:	59 22 04 00 	st.w [%a2]4,%d2
80002b00:	59 25 08 00 	st.w [%a2]8,%d5
80002b04:	54 43       	ld.w %d3,[%a4]
80002b06:	d9 43 0c 00 	lea %a3,[%a4]12
80002b0a:	06 63       	sh %d3,6
80002b0c:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002b10:	59 24 04 00 	st.w [%a2]4,%d4
80002b14:	59 22 08 00 	st.w [%a2]8,%d2
80002b18:	19 73 04 00 	ld.w %d3,[%a7]4
80002b1c:	06 63       	sh %d3,6
80002b1e:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002b22:	59 22 04 00 	st.w [%a2]4,%d2
80002b26:	59 25 08 00 	st.w [%a2]8,%d5
80002b2a:	19 43 04 00 	ld.w %d3,[%a4]4
80002b2e:	06 63       	sh %d3,6
80002b30:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002b34:	59 24 04 00 	st.w [%a2]4,%d4
80002b38:	59 22 08 00 	st.w [%a2]8,%d2
80002b3c:	19 73 08 00 	ld.w %d3,[%a7]8
80002b40:	06 63       	sh %d3,6
80002b42:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002b46:	59 22 04 00 	st.w [%a2]4,%d2
80002b4a:	59 25 08 00 	st.w [%a2]8,%d5
80002b4e:	19 43 08 00 	ld.w %d3,[%a4]8
80002b52:	06 63       	sh %d3,6
80002b54:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002b58:	8f f7 0f 31 	and %d3,%d7,255
80002b5c:	59 24 04 00 	st.w [%a2]4,%d4
80002b60:	59 22 08 00 	st.w [%a2]8,%d2
80002b64:	3f 63 b1 ff 	jlt.u %d3,%d6,80002ac6 <IfxGtm_Tom_PwmHl_updateOff+0xf8>
80002b68:	00 90       	ret 
80002b6a:	00 90       	ret 
80002b6c:	00 90       	ret 

80002b6e <IfxGtm_Tom_PwmHl_updateAndShiftOff>:
80002b6e:	39 46 1d 00 	ld.bu %d6,[%a4]29
80002b72:	99 42 20 00 	ld.a %a2,[%a4]32
80002b76:	df 06 c9 00 	jeq %d6,0,80002d08 <IfxGtm_Tom_PwmHl_updateAndShiftOff+0x19a>
80002b7a:	99 45 10 10 	ld.a %a5,[%a4]80
80002b7e:	b9 22 00 00 	ld.hu %d2,[%a2]0
80002b82:	99 46 30 00 	ld.a %a6,[%a4]48
80002b86:	40 52       	mov.aa %a2,%a5
80002b88:	54 23       	ld.w %d3,[%a2]
80002b8a:	1b 22 00 50 	addi %d5,%d2,2
80002b8e:	c2 12       	add %d2,1
80002b90:	37 02 70 40 	extr.u %d4,%d2,0,16
80002b94:	06 63       	sh %d3,6
80002b96:	82 22       	mov %d2,2
80002b98:	37 05 70 50 	extr.u %d5,%d5,0,16
80002b9c:	99 43 14 10 	ld.a %a3,[%a4]84
80002ba0:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002ba4:	1b f6 ff 0f 	addi %d0,%d6,-1
80002ba8:	59 22 04 00 	st.w [%a2]4,%d2
80002bac:	59 25 08 00 	st.w [%a2]8,%d5
80002bb0:	40 32       	mov.aa %a2,%a3
80002bb2:	54 23       	ld.w %d3,[%a2]
80002bb4:	82 17       	mov %d7,1
80002bb6:	06 63       	sh %d3,6
80002bb8:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002bbc:	8f 30 00 01 	and %d0,%d0,3
80002bc0:	59 24 04 00 	st.w [%a2]4,%d4
80002bc4:	59 22 08 00 	st.w [%a2]8,%d2
80002bc8:	b0 45       	add.a %a5,4
80002bca:	b0 43       	add.a %a3,4
80002bcc:	7f 67 a0 80 	jge.u %d7,%d6,80002d0c <IfxGtm_Tom_PwmHl_updateAndShiftOff+0x19e>
80002bd0:	37 00 48 30 	extr %d3,%d0,0,8
80002bd4:	df 00 49 00 	jeq %d0,0,80002c66 <IfxGtm_Tom_PwmHl_updateAndShiftOff+0xf8>
80002bd8:	df 13 2e 00 	jeq %d3,1,80002c34 <IfxGtm_Tom_PwmHl_updateAndShiftOff+0xc6>
80002bdc:	df 23 17 00 	jeq %d3,2,80002c0a <IfxGtm_Tom_PwmHl_updateAndShiftOff+0x9c>
80002be0:	40 52       	mov.aa %a2,%a5
80002be2:	54 23       	ld.w %d3,[%a2]
80002be4:	b0 45       	add.a %a5,4
80002be6:	06 63       	sh %d3,6
80002be8:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002bec:	02 27       	mov %d7,%d2
80002bee:	59 22 04 00 	st.w [%a2]4,%d2
80002bf2:	59 25 08 00 	st.w [%a2]8,%d5
80002bf6:	40 32       	mov.aa %a2,%a3
80002bf8:	54 23       	ld.w %d3,[%a2]
80002bfa:	b0 43       	add.a %a3,4
80002bfc:	06 63       	sh %d3,6
80002bfe:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002c02:	59 24 04 00 	st.w [%a2]4,%d4
80002c06:	59 22 08 00 	st.w [%a2]8,%d2
80002c0a:	40 52       	mov.aa %a2,%a5
80002c0c:	54 23       	ld.w %d3,[%a2]
80002c0e:	b0 45       	add.a %a5,4
80002c10:	06 63       	sh %d3,6
80002c12:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002c16:	c2 17       	add %d7,1
80002c18:	59 22 04 00 	st.w [%a2]4,%d2
80002c1c:	59 25 08 00 	st.w [%a2]8,%d5
80002c20:	40 32       	mov.aa %a2,%a3
80002c22:	54 23       	ld.w %d3,[%a2]
80002c24:	b0 43       	add.a %a3,4
80002c26:	06 63       	sh %d3,6
80002c28:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002c2c:	59 24 04 00 	st.w [%a2]4,%d4
80002c30:	59 22 08 00 	st.w [%a2]8,%d2
80002c34:	40 52       	mov.aa %a2,%a5
80002c36:	54 23       	ld.w %d3,[%a2]
80002c38:	c2 17       	add %d7,1
80002c3a:	06 63       	sh %d3,6
80002c3c:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002c40:	b0 45       	add.a %a5,4
80002c42:	59 22 04 00 	st.w [%a2]4,%d2
80002c46:	59 25 08 00 	st.w [%a2]8,%d5
80002c4a:	40 32       	mov.aa %a2,%a3
80002c4c:	54 23       	ld.w %d3,[%a2]
80002c4e:	b0 43       	add.a %a3,4
80002c50:	06 63       	sh %d3,6
80002c52:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002c56:	8f f7 0f 31 	and %d3,%d7,255
80002c5a:	59 24 04 00 	st.w [%a2]4,%d4
80002c5e:	59 22 08 00 	st.w [%a2]8,%d2
80002c62:	7f 63 54 80 	jge.u %d3,%d6,80002d0a <IfxGtm_Tom_PwmHl_updateAndShiftOff+0x19c>
80002c66:	54 53       	ld.w %d3,[%a5]
80002c68:	40 57       	mov.aa %a7,%a5
80002c6a:	06 63       	sh %d3,6
80002c6c:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002c70:	b0 47       	add.a %a7,4
80002c72:	59 22 04 00 	st.w [%a2]4,%d2
80002c76:	59 25 08 00 	st.w [%a2]8,%d5
80002c7a:	54 33       	ld.w %d3,[%a3]
80002c7c:	40 34       	mov.aa %a4,%a3
80002c7e:	06 63       	sh %d3,6
80002c80:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002c84:	b0 44       	add.a %a4,4
80002c86:	59 24 04 00 	st.w [%a2]4,%d4
80002c8a:	59 22 08 00 	st.w [%a2]8,%d2
80002c8e:	54 73       	ld.w %d3,[%a7]
80002c90:	c2 47       	add %d7,4
80002c92:	06 63       	sh %d3,6
80002c94:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002c98:	d9 75 0c 00 	lea %a5,[%a7]12
80002c9c:	59 22 04 00 	st.w [%a2]4,%d2
80002ca0:	59 25 08 00 	st.w [%a2]8,%d5
80002ca4:	54 43       	ld.w %d3,[%a4]
80002ca6:	d9 43 0c 00 	lea %a3,[%a4]12
80002caa:	06 63       	sh %d3,6
80002cac:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002cb0:	59 24 04 00 	st.w [%a2]4,%d4
80002cb4:	59 22 08 00 	st.w [%a2]8,%d2
80002cb8:	19 73 04 00 	ld.w %d3,[%a7]4
80002cbc:	06 63       	sh %d3,6
80002cbe:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002cc2:	59 22 04 00 	st.w [%a2]4,%d2
80002cc6:	59 25 08 00 	st.w [%a2]8,%d5
80002cca:	19 43 04 00 	ld.w %d3,[%a4]4
80002cce:	06 63       	sh %d3,6
80002cd0:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002cd4:	59 24 04 00 	st.w [%a2]4,%d4
80002cd8:	59 22 08 00 	st.w [%a2]8,%d2
80002cdc:	19 73 08 00 	ld.w %d3,[%a7]8
80002ce0:	06 63       	sh %d3,6
80002ce2:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002ce6:	59 22 04 00 	st.w [%a2]4,%d2
80002cea:	59 25 08 00 	st.w [%a2]8,%d5
80002cee:	19 43 08 00 	ld.w %d3,[%a4]8
80002cf2:	06 63       	sh %d3,6
80002cf4:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002cf8:	8f f7 0f 31 	and %d3,%d7,255
80002cfc:	59 24 04 00 	st.w [%a2]4,%d4
80002d00:	59 22 08 00 	st.w [%a2]8,%d2
80002d04:	3f 63 b1 ff 	jlt.u %d3,%d6,80002c66 <IfxGtm_Tom_PwmHl_updateAndShiftOff+0xf8>
80002d08:	00 90       	ret 
80002d0a:	00 90       	ret 
80002d0c:	00 90       	ret 

80002d0e <IfxGtm_Tom_PwmHl_updatePulseOff>:
80002d0e:	39 46 1d 00 	ld.bu %d6,[%a4]29
80002d12:	99 42 20 00 	ld.a %a2,[%a4]32
80002d16:	df 06 c9 00 	jeq %d6,0,80002ea8 <IfxGtm_Tom_PwmHl_updatePulseOff+0x19a>
80002d1a:	99 45 10 10 	ld.a %a5,[%a4]80
80002d1e:	b9 22 00 00 	ld.hu %d2,[%a2]0
80002d22:	99 46 30 00 	ld.a %a6,[%a4]48
80002d26:	40 52       	mov.aa %a2,%a5
80002d28:	54 23       	ld.w %d3,[%a2]
80002d2a:	1b 22 00 50 	addi %d5,%d2,2
80002d2e:	c2 12       	add %d2,1
80002d30:	37 02 70 40 	extr.u %d4,%d2,0,16
80002d34:	06 63       	sh %d3,6
80002d36:	82 22       	mov %d2,2
80002d38:	37 05 70 50 	extr.u %d5,%d5,0,16
80002d3c:	99 43 14 10 	ld.a %a3,[%a4]84
80002d40:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002d44:	1b f6 ff 0f 	addi %d0,%d6,-1
80002d48:	59 22 04 00 	st.w [%a2]4,%d2
80002d4c:	59 25 08 00 	st.w [%a2]8,%d5
80002d50:	40 32       	mov.aa %a2,%a3
80002d52:	54 23       	ld.w %d3,[%a2]
80002d54:	82 17       	mov %d7,1
80002d56:	06 63       	sh %d3,6
80002d58:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002d5c:	8f 30 00 01 	and %d0,%d0,3
80002d60:	59 24 04 00 	st.w [%a2]4,%d4
80002d64:	59 22 08 00 	st.w [%a2]8,%d2
80002d68:	b0 45       	add.a %a5,4
80002d6a:	b0 43       	add.a %a3,4
80002d6c:	7f 67 a0 80 	jge.u %d7,%d6,80002eac <IfxGtm_Tom_PwmHl_updatePulseOff+0x19e>
80002d70:	37 00 48 30 	extr %d3,%d0,0,8
80002d74:	df 00 49 00 	jeq %d0,0,80002e06 <IfxGtm_Tom_PwmHl_updatePulseOff+0xf8>
80002d78:	df 13 2e 00 	jeq %d3,1,80002dd4 <IfxGtm_Tom_PwmHl_updatePulseOff+0xc6>
80002d7c:	df 23 17 00 	jeq %d3,2,80002daa <IfxGtm_Tom_PwmHl_updatePulseOff+0x9c>
80002d80:	40 52       	mov.aa %a2,%a5
80002d82:	54 23       	ld.w %d3,[%a2]
80002d84:	b0 45       	add.a %a5,4
80002d86:	06 63       	sh %d3,6
80002d88:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002d8c:	02 27       	mov %d7,%d2
80002d8e:	59 22 04 00 	st.w [%a2]4,%d2
80002d92:	59 25 08 00 	st.w [%a2]8,%d5
80002d96:	40 32       	mov.aa %a2,%a3
80002d98:	54 23       	ld.w %d3,[%a2]
80002d9a:	b0 43       	add.a %a3,4
80002d9c:	06 63       	sh %d3,6
80002d9e:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002da2:	59 24 04 00 	st.w [%a2]4,%d4
80002da6:	59 22 08 00 	st.w [%a2]8,%d2
80002daa:	40 52       	mov.aa %a2,%a5
80002dac:	54 23       	ld.w %d3,[%a2]
80002dae:	b0 45       	add.a %a5,4
80002db0:	06 63       	sh %d3,6
80002db2:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002db6:	c2 17       	add %d7,1
80002db8:	59 22 04 00 	st.w [%a2]4,%d2
80002dbc:	59 25 08 00 	st.w [%a2]8,%d5
80002dc0:	40 32       	mov.aa %a2,%a3
80002dc2:	54 23       	ld.w %d3,[%a2]
80002dc4:	b0 43       	add.a %a3,4
80002dc6:	06 63       	sh %d3,6
80002dc8:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002dcc:	59 24 04 00 	st.w [%a2]4,%d4
80002dd0:	59 22 08 00 	st.w [%a2]8,%d2
80002dd4:	40 52       	mov.aa %a2,%a5
80002dd6:	54 23       	ld.w %d3,[%a2]
80002dd8:	c2 17       	add %d7,1
80002dda:	06 63       	sh %d3,6
80002ddc:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002de0:	b0 45       	add.a %a5,4
80002de2:	59 22 04 00 	st.w [%a2]4,%d2
80002de6:	59 25 08 00 	st.w [%a2]8,%d5
80002dea:	40 32       	mov.aa %a2,%a3
80002dec:	54 23       	ld.w %d3,[%a2]
80002dee:	b0 43       	add.a %a3,4
80002df0:	06 63       	sh %d3,6
80002df2:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002df6:	8f f7 0f 31 	and %d3,%d7,255
80002dfa:	59 24 04 00 	st.w [%a2]4,%d4
80002dfe:	59 22 08 00 	st.w [%a2]8,%d2
80002e02:	7f 63 54 80 	jge.u %d3,%d6,80002eaa <IfxGtm_Tom_PwmHl_updatePulseOff+0x19c>
80002e06:	54 53       	ld.w %d3,[%a5]
80002e08:	40 57       	mov.aa %a7,%a5
80002e0a:	06 63       	sh %d3,6
80002e0c:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002e10:	b0 47       	add.a %a7,4
80002e12:	59 22 04 00 	st.w [%a2]4,%d2
80002e16:	59 25 08 00 	st.w [%a2]8,%d5
80002e1a:	54 33       	ld.w %d3,[%a3]
80002e1c:	40 34       	mov.aa %a4,%a3
80002e1e:	06 63       	sh %d3,6
80002e20:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002e24:	b0 44       	add.a %a4,4
80002e26:	59 24 04 00 	st.w [%a2]4,%d4
80002e2a:	59 22 08 00 	st.w [%a2]8,%d2
80002e2e:	54 73       	ld.w %d3,[%a7]
80002e30:	c2 47       	add %d7,4
80002e32:	06 63       	sh %d3,6
80002e34:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002e38:	d9 75 0c 00 	lea %a5,[%a7]12
80002e3c:	59 22 04 00 	st.w [%a2]4,%d2
80002e40:	59 25 08 00 	st.w [%a2]8,%d5
80002e44:	54 43       	ld.w %d3,[%a4]
80002e46:	d9 43 0c 00 	lea %a3,[%a4]12
80002e4a:	06 63       	sh %d3,6
80002e4c:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002e50:	59 24 04 00 	st.w [%a2]4,%d4
80002e54:	59 22 08 00 	st.w [%a2]8,%d2
80002e58:	19 73 04 00 	ld.w %d3,[%a7]4
80002e5c:	06 63       	sh %d3,6
80002e5e:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002e62:	59 22 04 00 	st.w [%a2]4,%d2
80002e66:	59 25 08 00 	st.w [%a2]8,%d5
80002e6a:	19 43 04 00 	ld.w %d3,[%a4]4
80002e6e:	06 63       	sh %d3,6
80002e70:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002e74:	59 24 04 00 	st.w [%a2]4,%d4
80002e78:	59 22 08 00 	st.w [%a2]8,%d2
80002e7c:	19 73 08 00 	ld.w %d3,[%a7]8
80002e80:	06 63       	sh %d3,6
80002e82:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002e86:	59 22 04 00 	st.w [%a2]4,%d2
80002e8a:	59 25 08 00 	st.w [%a2]8,%d5
80002e8e:	19 43 08 00 	ld.w %d3,[%a4]8
80002e92:	06 63       	sh %d3,6
80002e94:	01 63 00 26 	addsc.a %a2,%a6,%d3,0
80002e98:	8f f7 0f 31 	and %d3,%d7,255
80002e9c:	59 24 04 00 	st.w [%a2]4,%d4
80002ea0:	59 22 08 00 	st.w [%a2]8,%d2
80002ea4:	3f 63 b1 ff 	jlt.u %d3,%d6,80002e06 <IfxGtm_Tom_PwmHl_updatePulseOff+0xf8>
80002ea8:	00 90       	ret 
80002eaa:	00 90       	ret 
80002eac:	00 90       	ret 

80002eae <IfxGtm_Tom_PwmHl_init>:
80002eae:	82 52       	mov %d2,5
80002eb0:	cc 59       	ld.a %a15,[%a5]36
80002eb2:	20 08       	sub.a %sp,8
80002eb4:	59 42 0c 00 	st.w [%a4]12,%d2
80002eb8:	82 02       	mov %d2,0
80002eba:	ec 48       	st.a [%a4]32,%a15
80002ebc:	40 4c       	mov.aa %a12,%a4
80002ebe:	e9 42 10 00 	st.b [%a4]16,%d2
80002ec2:	e9 42 1c 00 	st.b [%a4]28,%d2
80002ec6:	19 53 1c 00 	ld.w %d3,[%a5]28
80002eca:	19 52 20 00 	ld.w %d2,[%a5]32
80002ece:	59 42 18 00 	st.w [%a4]24,%d2
80002ed2:	59 43 14 00 	st.w [%a4]20,%d3
80002ed6:	39 55 08 00 	ld.bu %d5,[%a5]8
80002eda:	e9 45 1d 00 	st.b [%a4]29,%d5
80002ede:	48 22       	ld.w %d2,[%a15]8
80002ee0:	54 54       	ld.w %d4,[%a5]
80002ee2:	19 56 04 00 	ld.w %d6,[%a5]4
80002ee6:	4b 42 41 40 	mul.f %d4,%d2,%d4
80002eea:	4b 62 41 20 	mul.f %d2,%d2,%d6
80002eee:	4b 04 71 41 	ftouz %d4,%d4
80002ef2:	4b 02 71 21 	ftouz %d2,%d2
80002ef6:	99 53 2c 00 	ld.a %a3,[%a5]44
80002efa:	42 42       	add %d2,%d4
80002efc:	74 44       	st.w [%a4],%d4
80002efe:	48 04       	ld.w %d4,[%a15]0
80002f00:	59 42 04 00 	st.w [%a4]4,%d2
80002f04:	0b 24 80 20 	sub %d2,%d4,%d2
80002f08:	48 47       	ld.w %d7,[%a15]16
80002f0a:	d4 33       	ld.a %a3,[%a3]
80002f0c:	59 42 08 00 	st.w [%a4]8,%d2
80002f10:	19 52 28 00 	ld.w %d2,[%a5]40
80002f14:	60 72       	mov.a %a2,%d7
80002f16:	1b 02 01 40 	addi %d4,%d2,16
80002f1a:	8f b4 00 40 	sh %d4,%d4,11
80002f1e:	19 32 04 00 	ld.w %d2,[%a3]4
80002f22:	01 24 00 26 	addsc.a %a2,%a2,%d4,0
80002f26:	60 73       	mov.a %a3,%d7
80002f28:	1b 04 23 00 	addi %d0,%d4,560
80002f2c:	b5 42 30 00 	st.a [%a4]48,%a2
80002f30:	8b 82 80 62 	ge %d6,%d2,8
80002f34:	01 30 00 e6 	addsc.a %a14,%a3,%d0,0
80002f38:	40 5d       	mov.aa %a13,%a5
80002f3a:	3b 80 00 d0 	mov %d13,8
80002f3e:	df 06 07 80 	jne %d6,0,80002f4c <IfxGtm_Tom_PwmHl_init+0x9e>
80002f42:	1b 04 03 40 	addi %d4,%d4,48
80002f46:	01 34 00 e6 	addsc.a %a14,%a3,%d4,0
80002f4a:	82 0d       	mov %d13,0
80002f4c:	c8 53       	ld.a %a3,[%a15]20
80002f4e:	48 94       	ld.w %d4,[%a15]36
80002f50:	b5 ce 34 00 	st.a [%a12]52,%a14
80002f54:	06 64       	sh %d4,6
80002f56:	01 34 00 36 	addsc.a %a3,%a3,%d4,0
80002f5a:	4c 30       	ld.w %d15,[%a3]0
80002f5c:	37 0f 63 f6 	extr.u %d15,%d15,12,3
80002f60:	df 05 a7 04 	jeq %d5,0,800038ae <IfxGtm_Tom_PwmHl_init+0xa00>
80002f64:	d9 c3 38 00 	lea %a3,[%a12]56
80002f68:	b5 a3 04 00 	st.a [%sp]4,%a3
80002f6c:	80 3a       	mov.d %d10,%a3
80002f6e:	82 06       	mov %d6,0
80002f70:	82 0b       	mov %d11,0
80002f72:	82 0c       	mov %d12,0
80002f74:	1d 00 8d 00 	j 8000308e <IfxGtm_Tom_PwmHl_init+0x1e0>
80002f78:	19 d2 1c 00 	ld.w %d2,[%a13]28
80002f7c:	8b 12 00 32 	eq %d3,%d2,1
80002f80:	d4 a2       	ld.a %a2,[%sp]
80002f82:	30 2e       	add.a %a14,%a2
80002f84:	54 e2       	ld.w %d2,[%a14]
80002f86:	67 32 0b 20 	ins.t %d2,%d2,11,%d3,0
80002f8a:	74 e2       	st.w [%a14],%d2
80002f8c:	54 e2       	ld.w %d2,[%a14]
80002f8e:	b7 12 01 2a 	insert %d2,%d2,1,20,1
80002f92:	74 e2       	st.w [%a14],%d2
80002f94:	54 e2       	ld.w %d2,[%a14]
80002f96:	99 c4 20 00 	ld.a %a4,[%a12]32
80002f9a:	b7 02 01 2c 	insert %d2,%d2,0,24,1
80002f9e:	74 e2       	st.w [%a14],%d2
80002fa0:	6d ff c7 fa 	call 8000252e <IfxGtm_Tom_Timer_getOffset>
80002fa4:	59 e2 14 00 	st.w [%a14]20,%d2
80002fa8:	39 d2 34 00 	ld.bu %d2,[%a13]52
80002fac:	df 12 92 01 	jeq %d2,1,800032d0 <IfxGtm_Tom_PwmHl_init+0x422>
80002fb0:	99 d2 30 00 	ld.a %a2,[%a13]48
80002fb4:	82 19       	mov %d9,1
80002fb6:	82 06       	mov %d6,0
80002fb8:	01 28 00 26 	addsc.a %a2,%a2,%d8,0
80002fbc:	d4 22       	ld.a %a2,[%a2]
80002fbe:	19 22 04 00 	ld.w %d2,[%a2]4
80002fc2:	60 a2       	mov.a %a2,%d10
80002fc4:	0b d2 80 30 	sub %d3,%d2,%d13
80002fc8:	59 22 08 00 	st.w [%a2]8,%d2
80002fcc:	99 c2 30 00 	ld.a %a2,[%a12]48
80002fd0:	0f 39 00 90 	sh %d9,%d9,%d3
80002fd4:	d7 1e 01 33 	insert %d3,%d14,1,%d3,1
80002fd8:	8f 62 00 e0 	sh %d14,%d2,6
80002fdc:	01 2e 00 26 	addsc.a %a2,%a2,%d14,0
80002fe0:	a6 3c       	or %d12,%d3
80002fe2:	54 22       	ld.w %d2,[%a2]
80002fe4:	b7 09 10 98 	insert %d9,%d9,0,16,16
80002fe8:	37 f2 03 26 	insert %d2,%d2,%d15,12,3
80002fec:	02 94       	mov %d4,%d9
80002fee:	37 0c 70 c0 	extr.u %d12,%d12,0,16
80002ff2:	74 22       	st.w [%a2],%d2
80002ff4:	19 d3 20 00 	ld.w %d3,[%a13]32
80002ff8:	39 c5 1c 00 	ld.bu %d5,[%a12]28
80002ffc:	8b 03 00 22 	eq %d2,%d3,0
80003000:	8b 13 00 32 	eq %d3,%d3,1
80003004:	2b 23 50 35 	seln %d3,%d5,%d3,%d2
80003008:	54 22       	ld.w %d2,[%a2]
8000300a:	82 05       	mov %d5,0
8000300c:	67 32 0b 20 	ins.t %d2,%d2,11,%d3,0
80003010:	74 22       	st.w [%a2],%d2
80003012:	99 ce 34 00 	ld.a %a14,[%a12]52
80003016:	6d 00 01 07 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
8000301a:	59 e2 00 10 	st.w [%a14]64,%d2
8000301e:	59 e2 04 10 	st.w [%a14]68,%d2
80003022:	99 ce 34 00 	ld.a %a14,[%a12]52
80003026:	82 06       	mov %d6,0
80003028:	82 05       	mov %d5,0
8000302a:	02 94       	mov %d4,%d9
8000302c:	6d 00 f6 06 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
80003030:	99 c2 30 00 	ld.a %a2,[%a12]48
80003034:	59 e2 08 10 	st.w [%a14]72,%d2
80003038:	59 e2 0c 10 	st.w [%a14]76,%d2
8000303c:	01 2e 00 e6 	addsc.a %a14,%a2,%d14,0
80003040:	54 e2       	ld.w %d2,[%a14]
80003042:	b7 12 01 2a 	insert %d2,%d2,1,20,1
80003046:	74 e2       	st.w [%a14],%d2
80003048:	54 e2       	ld.w %d2,[%a14]
8000304a:	99 c4 20 00 	ld.a %a4,[%a12]32
8000304e:	b7 02 01 2c 	insert %d2,%d2,0,24,1
80003052:	74 e2       	st.w [%a14],%d2
80003054:	6d ff 6d fa 	call 8000252e <IfxGtm_Tom_Timer_getOffset>
80003058:	59 e2 14 00 	st.w [%a14]20,%d2
8000305c:	39 d2 34 00 	ld.bu %d2,[%a13]52
80003060:	df 12 59 00 	jeq %d2,1,80003112 <IfxGtm_Tom_PwmHl_init+0x264>
80003064:	39 d2 08 00 	ld.bu %d2,[%a13]8
80003068:	c2 1b       	add %d11,1
8000306a:	99 ce 34 00 	ld.a %a14,[%a12]52
8000306e:	7f 2b 77 80 	jge.u %d11,%d2,8000315c <IfxGtm_Tom_PwmHl_init+0x2ae>
80003072:	99 d2 2c 00 	ld.a %a2,[%a13]44
80003076:	39 c6 1c 00 	ld.bu %d6,[%a12]28
8000307a:	19 d3 1c 00 	ld.w %d3,[%a13]28
8000307e:	01 28 00 26 	addsc.a %a2,%a2,%d8,0
80003082:	b0 42       	add.a %a2,4
80003084:	d4 22       	ld.a %a2,[%a2]
80003086:	19 22 04 00 	ld.w %d2,[%a2]4
8000308a:	99 c2 30 00 	ld.a %a2,[%a12]48
8000308e:	60 a4       	mov.a %a4,%d10
80003090:	60 a3       	mov.a %a3,%d10
80003092:	74 42       	st.w [%a4],%d2
80003094:	0b d2 80 50 	sub %d5,%d2,%d13
80003098:	b0 43       	add.a %a3,4
8000309a:	06 62       	sh %d2,6
8000309c:	80 3a       	mov.d %d10,%a3
8000309e:	60 23       	mov.a %a3,%d2
800030a0:	74 a2       	st.w [%sp],%d2
800030a2:	30 32       	add.a %a2,%a3
800030a4:	54 22       	ld.w %d2,[%a2]
800030a6:	82 19       	mov %d9,1
800030a8:	37 f2 03 26 	insert %d2,%d2,%d15,12,3
800030ac:	0f 59 00 90 	sh %d9,%d9,%d5
800030b0:	37 09 70 e0 	extr.u %d14,%d9,0,16
800030b4:	b7 09 10 98 	insert %d9,%d9,0,16,16
800030b8:	74 22       	st.w [%a2],%d2
800030ba:	8b 13 00 22 	eq %d2,%d3,1
800030be:	8b 03 00 32 	eq %d3,%d3,0
800030c2:	2b 23 40 36 	sel %d3,%d6,%d3,%d2
800030c6:	54 22       	ld.w %d2,[%a2]
800030c8:	82 06       	mov %d6,0
800030ca:	67 32 0b 20 	ins.t %d2,%d2,11,%d3,0
800030ce:	82 05       	mov %d5,0
800030d0:	02 94       	mov %d4,%d9
800030d2:	74 22       	st.w [%a2],%d2
800030d4:	6d 00 a2 06 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
800030d8:	59 e2 00 10 	st.w [%a14]64,%d2
800030dc:	59 e2 04 10 	st.w [%a14]68,%d2
800030e0:	99 ce 34 00 	ld.a %a14,[%a12]52
800030e4:	82 06       	mov %d6,0
800030e6:	82 05       	mov %d5,0
800030e8:	02 94       	mov %d4,%d9
800030ea:	6d 00 97 06 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
800030ee:	59 e2 08 10 	st.w [%a14]72,%d2
800030f2:	59 e2 0c 10 	st.w [%a14]76,%d2
800030f6:	39 c2 1c 00 	ld.bu %d2,[%a12]28
800030fa:	99 ce 30 00 	ld.a %a14,[%a12]48
800030fe:	8f 2b 00 80 	sh %d8,%d11,2
80003102:	df 02 3b ff 	jne %d2,0,80002f78 <IfxGtm_Tom_PwmHl_init+0xca>
80003106:	19 d2 1c 00 	ld.w %d2,[%a13]28
8000310a:	8b 02 00 32 	eq %d3,%d2,0
8000310e:	1d ff 39 ff 	j 80002f80 <IfxGtm_Tom_PwmHl_init+0xd2>
80003112:	99 d2 30 00 	ld.a %a2,[%a13]48
80003116:	19 d4 0c 00 	ld.w %d4,[%a13]12
8000311a:	19 d5 10 00 	ld.w %d5,[%a13]16
8000311e:	01 28 00 26 	addsc.a %a2,%a2,%d8,0
80003122:	c2 1b       	add %d11,1
80003124:	d4 24       	ld.a %a4,[%a2]
80003126:	6d ff 22 ec 	call 8000096a <IfxGtm_PinMap_setTomTout>
8000312a:	99 d2 30 00 	ld.a %a2,[%a13]48
8000312e:	19 d4 20 00 	ld.w %d4,[%a13]32
80003132:	7b 10 00 20 	movh %d2,1
80003136:	01 28 00 26 	addsc.a %a2,%a2,%d8,0
8000313a:	ab 12 80 24 	sel %d2,%d4,%d2,1
8000313e:	d4 22       	ld.a %a2,[%a2]
80003140:	99 ce 34 00 	ld.a %a14,[%a12]52
80003144:	39 23 14 00 	ld.bu %d3,[%a2]20
80003148:	99 23 10 00 	ld.a %a3,[%a2]16
8000314c:	0f 32 00 20 	sh %d2,%d2,%d3
80003150:	59 32 04 00 	st.w [%a3]4,%d2
80003154:	39 d2 08 00 	ld.bu %d2,[%a13]8
80003158:	3f 2b 8d ff 	jlt.u %d11,%d2,80003072 <IfxGtm_Tom_PwmHl_init+0x1c4>
8000315c:	19 c2 0c 00 	ld.w %d2,[%a12]12
80003160:	39 c6 1d 00 	ld.bu %d6,[%a12]29
80003164:	d9 c2 0c 00 	lea %a2,[%a12]12
80003168:	df 42 6e 01 	jeq %d2,4,80003444 <IfxGtm_Tom_PwmHl_init+0x596>
8000316c:	82 43       	mov %d3,4
8000316e:	39 c2 1c 00 	ld.bu %d2,[%a12]28
80003172:	99 a7 04 00 	ld.a %a7,[%sp]4
80003176:	74 23       	st.w [%a2],%d3
80003178:	91 00 00 28 	movh.a %a2,32768
8000317c:	d9 22 8e 72 	lea %a2,[%a2]10702 <800029ce <IfxGtm_Tom_PwmHl_updateOff>>
80003180:	b5 c2 24 00 	st.a [%a12]36 <800029ce <IfxGtm_Tom_PwmHl_updateOff>>,%a2
80003184:	91 00 00 28 	movh.a %a2,32768
80003188:	d9 22 ae d2 	lea %a2,[%a2]11118 <80002b6e <IfxGtm_Tom_PwmHl_updateAndShiftOff>>
8000318c:	b5 c2 28 00 	st.a [%a12]40 <80002b6e <IfxGtm_Tom_PwmHl_updateAndShiftOff>>,%a2
80003190:	91 00 00 28 	movh.a %a2,32768
80003194:	d9 22 ce 42 	lea %a2,[%a2]11534 <80002d0e <IfxGtm_Tom_PwmHl_updatePulseOff>>
80003198:	b5 c2 2c 00 	st.a [%a12]44 <80002d0e <IfxGtm_Tom_PwmHl_updatePulseOff>>,%a2
8000319c:	d9 c6 04 10 	lea %a6,[%a12]68 <80002d0e <IfxGtm_Tom_PwmHl_updatePulseOff>>
800031a0:	df 02 b8 00 	jeq %d2,0,80003310 <IfxGtm_Tom_PwmHl_init+0x462>
800031a4:	b5 c7 14 10 	st.a [%a12]84,%a7
800031a8:	b5 c6 10 10 	st.a [%a12]80,%a6
800031ac:	df 06 18 02 	jeq %d6,0,800035dc <IfxGtm_Tom_PwmHl_init+0x72e>
800031b0:	19 c7 14 00 	ld.w %d7,[%a12]20
800031b4:	99 c3 30 00 	ld.a %a3,[%a12]48
800031b8:	19 c2 18 00 	ld.w %d2,[%a12]24
800031bc:	df 17 e0 02 	jeq %d7,1,8000377c <IfxGtm_Tom_PwmHl_init+0x8ce>
800031c0:	8b 02 00 42 	eq %d4,%d2,0
800031c4:	8f 36 00 21 	and %d2,%d6,3
800031c8:	99 a5 04 00 	ld.a %a5,[%sp]4
800031cc:	82 05       	mov %d5,0
800031ce:	df 02 2f 00 	jeq %d2,0,8000322c <IfxGtm_Tom_PwmHl_init+0x37e>
800031d2:	df 12 17 00 	jeq %d2,1,80003200 <IfxGtm_Tom_PwmHl_init+0x352>
800031d6:	df 22 8e 83 	jne %d2,2,800038f2 <IfxGtm_Tom_PwmHl_init+0xa44>
800031da:	54 52       	ld.w %d2,[%a5]
800031dc:	19 53 0c 00 	ld.w %d3,[%a5]12
800031e0:	06 62       	sh %d2,6
800031e2:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
800031e6:	06 63       	sh %d3,6
800031e8:	54 22       	ld.w %d2,[%a2]
800031ea:	b0 45       	add.a %a5,4
800031ec:	b7 02 81 25 	insert %d2,%d2,0,11,1
800031f0:	c2 15       	add %d5,1
800031f2:	74 22       	st.w [%a2],%d2
800031f4:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
800031f8:	54 22       	ld.w %d2,[%a2]
800031fa:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
800031fe:	74 22       	st.w [%a2],%d2
80003200:	40 52       	mov.aa %a2,%a5
80003202:	54 22       	ld.w %d2,[%a2]
80003204:	19 53 0c 00 	ld.w %d3,[%a5]12
80003208:	06 62       	sh %d2,6
8000320a:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
8000320e:	06 63       	sh %d3,6
80003210:	54 22       	ld.w %d2,[%a2]
80003212:	c2 15       	add %d5,1
80003214:	b7 02 81 25 	insert %d2,%d2,0,11,1
80003218:	b0 45       	add.a %a5,4
8000321a:	74 22       	st.w [%a2],%d2
8000321c:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003220:	54 22       	ld.w %d2,[%a2]
80003222:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
80003226:	74 22       	st.w [%a2],%d2
80003228:	5f 65 4f 00 	jeq %d5,%d6,800032c6 <IfxGtm_Tom_PwmHl_init+0x418>
8000322c:	54 52       	ld.w %d2,[%a5]
8000322e:	19 53 0c 00 	ld.w %d3,[%a5]12
80003232:	06 62       	sh %d2,6
80003234:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
80003238:	06 63       	sh %d3,6
8000323a:	54 22       	ld.w %d2,[%a2]
8000323c:	40 54       	mov.aa %a4,%a5
8000323e:	b7 02 81 25 	insert %d2,%d2,0,11,1
80003242:	b0 44       	add.a %a4,4
80003244:	d9 45 0c 00 	lea %a5,[%a4]12
80003248:	c2 45       	add %d5,4
8000324a:	74 22       	st.w [%a2],%d2
8000324c:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003250:	54 22       	ld.w %d2,[%a2]
80003252:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
80003256:	74 22       	st.w [%a2],%d2
80003258:	54 42       	ld.w %d2,[%a4]
8000325a:	19 43 0c 00 	ld.w %d3,[%a4]12
8000325e:	06 62       	sh %d2,6
80003260:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
80003264:	06 63       	sh %d3,6
80003266:	54 22       	ld.w %d2,[%a2]
80003268:	b7 02 81 25 	insert %d2,%d2,0,11,1
8000326c:	74 22       	st.w [%a2],%d2
8000326e:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003272:	54 22       	ld.w %d2,[%a2]
80003274:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
80003278:	74 22       	st.w [%a2],%d2
8000327a:	19 42 04 00 	ld.w %d2,[%a4]4
8000327e:	19 43 10 00 	ld.w %d3,[%a4]16
80003282:	06 62       	sh %d2,6
80003284:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
80003288:	06 63       	sh %d3,6
8000328a:	54 22       	ld.w %d2,[%a2]
8000328c:	b7 02 81 25 	insert %d2,%d2,0,11,1
80003290:	74 22       	st.w [%a2],%d2
80003292:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003296:	54 22       	ld.w %d2,[%a2]
80003298:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
8000329c:	74 22       	st.w [%a2],%d2
8000329e:	19 42 08 00 	ld.w %d2,[%a4]8
800032a2:	19 53 08 00 	ld.w %d3,[%a5]8
800032a6:	06 62       	sh %d2,6
800032a8:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
800032ac:	06 63       	sh %d3,6
800032ae:	54 22       	ld.w %d2,[%a2]
800032b0:	b7 02 81 25 	insert %d2,%d2,0,11,1
800032b4:	74 22       	st.w [%a2],%d2
800032b6:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
800032ba:	54 22       	ld.w %d2,[%a2]
800032bc:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
800032c0:	74 22       	st.w [%a2],%d2
800032c2:	5f 65 b5 ff 	jne %d5,%d6,8000322c <IfxGtm_Tom_PwmHl_init+0x37e>
800032c6:	99 c2 20 00 	ld.a %a2,[%a12]32
800032ca:	54 22       	ld.w %d2,[%a2]
800032cc:	1d 00 c7 00 	j 8000345a <IfxGtm_Tom_PwmHl_init+0x5ac>
800032d0:	99 d2 2c 00 	ld.a %a2,[%a13]44
800032d4:	19 d4 0c 00 	ld.w %d4,[%a13]12
800032d8:	19 d5 10 00 	ld.w %d5,[%a13]16
800032dc:	01 28 00 26 	addsc.a %a2,%a2,%d8,0
800032e0:	d4 24       	ld.a %a4,[%a2]
800032e2:	6d ff 44 eb 	call 8000096a <IfxGtm_PinMap_setTomTout>
800032e6:	99 d2 2c 00 	ld.a %a2,[%a13]44
800032ea:	19 d4 1c 00 	ld.w %d4,[%a13]28
800032ee:	7b 10 00 20 	movh %d2,1
800032f2:	01 28 00 26 	addsc.a %a2,%a2,%d8,0
800032f6:	ab 12 80 24 	sel %d2,%d4,%d2,1
800032fa:	d4 22       	ld.a %a2,[%a2]
800032fc:	39 23 14 00 	ld.bu %d3,[%a2]20
80003300:	99 23 10 00 	ld.a %a3,[%a2]16
80003304:	0f 32 00 20 	sh %d2,%d2,%d3
80003308:	59 32 04 00 	st.w [%a3]4,%d2
8000330c:	1d ff 52 fe 	j 80002fb0 <IfxGtm_Tom_PwmHl_init+0x102>
80003310:	b5 c6 14 10 	st.a [%a12]84,%a6
80003314:	b5 c7 10 10 	st.a [%a12]80,%a7
80003318:	80 72       	mov.d %d2,%a7
8000331a:	df 06 61 01 	jeq %d6,0,800035dc <IfxGtm_Tom_PwmHl_init+0x72e>
8000331e:	19 c5 14 00 	ld.w %d5,[%a12]20
80003322:	99 c3 30 00 	ld.a %a3,[%a12]48
80003326:	19 c4 18 00 	ld.w %d4,[%a12]24
8000332a:	df 05 92 01 	jeq %d5,0,8000364e <IfxGtm_Tom_PwmHl_init+0x7a0>
8000332e:	60 25       	mov.a %a5,%d2
80003330:	8f 36 00 21 	and %d2,%d6,3
80003334:	82 05       	mov %d5,0
80003336:	8b 14 00 42 	eq %d4,%d4,1
8000333a:	df 02 2f 00 	jeq %d2,0,80003398 <IfxGtm_Tom_PwmHl_init+0x4ea>
8000333e:	df 12 17 00 	jeq %d2,1,8000336c <IfxGtm_Tom_PwmHl_init+0x4be>
80003342:	df 22 ee 82 	jne %d2,2,8000391e <IfxGtm_Tom_PwmHl_init+0xa70>
80003346:	54 52       	ld.w %d2,[%a5]
80003348:	19 53 0c 00 	ld.w %d3,[%a5]12
8000334c:	06 62       	sh %d2,6
8000334e:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
80003352:	06 63       	sh %d3,6
80003354:	54 22       	ld.w %d2,[%a2]
80003356:	b0 45       	add.a %a5,4
80003358:	b7 02 81 25 	insert %d2,%d2,0,11,1
8000335c:	c2 15       	add %d5,1
8000335e:	74 22       	st.w [%a2],%d2
80003360:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003364:	54 22       	ld.w %d2,[%a2]
80003366:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
8000336a:	74 22       	st.w [%a2],%d2
8000336c:	40 52       	mov.aa %a2,%a5
8000336e:	54 22       	ld.w %d2,[%a2]
80003370:	19 53 0c 00 	ld.w %d3,[%a5]12
80003374:	06 62       	sh %d2,6
80003376:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
8000337a:	06 63       	sh %d3,6
8000337c:	54 22       	ld.w %d2,[%a2]
8000337e:	c2 15       	add %d5,1
80003380:	b7 02 81 25 	insert %d2,%d2,0,11,1
80003384:	b0 45       	add.a %a5,4
80003386:	74 22       	st.w [%a2],%d2
80003388:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
8000338c:	54 22       	ld.w %d2,[%a2]
8000338e:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
80003392:	74 22       	st.w [%a2],%d2
80003394:	5f 65 4f 00 	jeq %d5,%d6,80003432 <IfxGtm_Tom_PwmHl_init+0x584>
80003398:	54 52       	ld.w %d2,[%a5]
8000339a:	19 53 0c 00 	ld.w %d3,[%a5]12
8000339e:	06 62       	sh %d2,6
800033a0:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
800033a4:	06 63       	sh %d3,6
800033a6:	54 22       	ld.w %d2,[%a2]
800033a8:	40 54       	mov.aa %a4,%a5
800033aa:	b7 02 81 25 	insert %d2,%d2,0,11,1
800033ae:	b0 44       	add.a %a4,4
800033b0:	d9 45 0c 00 	lea %a5,[%a4]12
800033b4:	c2 45       	add %d5,4
800033b6:	74 22       	st.w [%a2],%d2
800033b8:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
800033bc:	54 22       	ld.w %d2,[%a2]
800033be:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
800033c2:	74 22       	st.w [%a2],%d2
800033c4:	54 42       	ld.w %d2,[%a4]
800033c6:	19 43 0c 00 	ld.w %d3,[%a4]12
800033ca:	06 62       	sh %d2,6
800033cc:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
800033d0:	06 63       	sh %d3,6
800033d2:	54 22       	ld.w %d2,[%a2]
800033d4:	b7 02 81 25 	insert %d2,%d2,0,11,1
800033d8:	74 22       	st.w [%a2],%d2
800033da:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
800033de:	54 22       	ld.w %d2,[%a2]
800033e0:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
800033e4:	74 22       	st.w [%a2],%d2
800033e6:	19 42 04 00 	ld.w %d2,[%a4]4
800033ea:	19 43 10 00 	ld.w %d3,[%a4]16
800033ee:	06 62       	sh %d2,6
800033f0:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
800033f4:	06 63       	sh %d3,6
800033f6:	54 22       	ld.w %d2,[%a2]
800033f8:	b7 02 81 25 	insert %d2,%d2,0,11,1
800033fc:	74 22       	st.w [%a2],%d2
800033fe:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003402:	54 22       	ld.w %d2,[%a2]
80003404:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
80003408:	74 22       	st.w [%a2],%d2
8000340a:	19 42 08 00 	ld.w %d2,[%a4]8
8000340e:	19 53 08 00 	ld.w %d3,[%a5]8
80003412:	06 62       	sh %d2,6
80003414:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
80003418:	06 63       	sh %d3,6
8000341a:	54 22       	ld.w %d2,[%a2]
8000341c:	b7 02 81 25 	insert %d2,%d2,0,11,1
80003420:	74 22       	st.w [%a2],%d2
80003422:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003426:	54 22       	ld.w %d2,[%a2]
80003428:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
8000342c:	74 22       	st.w [%a2],%d2
8000342e:	5f 65 b5 ff 	jne %d5,%d6,80003398 <IfxGtm_Tom_PwmHl_init+0x4ea>
80003432:	99 c2 20 00 	ld.a %a2,[%a12]32
80003436:	80 62       	mov.d %d2,%a6
80003438:	60 27       	mov.a %a7,%d2
8000343a:	99 a6 04 00 	ld.a %a6,[%sp]4
8000343e:	54 22       	ld.w %d2,[%a2]
80003440:	1d 00 0d 00 	j 8000345a <IfxGtm_Tom_PwmHl_init+0x5ac>
80003444:	99 c2 20 00 	ld.a %a2,[%a12]32
80003448:	54 22       	ld.w %d2,[%a2]
8000344a:	df 06 c9 00 	jeq %d6,0,800035dc <IfxGtm_Tom_PwmHl_init+0x72e>
8000344e:	99 c6 10 10 	ld.a %a6,[%a12]80
80003452:	99 c3 30 00 	ld.a %a3,[%a12]48
80003456:	99 c7 14 10 	ld.a %a7,[%a12]84
8000345a:	37 02 70 20 	extr.u %d2,%d2,0,16
8000345e:	54 63       	ld.w %d3,[%a6]
80003460:	1b 22 00 50 	addi %d5,%d2,2
80003464:	c2 12       	add %d2,1
80003466:	37 02 70 40 	extr.u %d4,%d2,0,16
8000346a:	06 63       	sh %d3,6
8000346c:	82 22       	mov %d2,2
8000346e:	37 05 70 50 	extr.u %d5,%d5,0,16
80003472:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003476:	1b f6 ff 0f 	addi %d0,%d6,-1
8000347a:	59 22 04 00 	st.w [%a2]4,%d2
8000347e:	59 25 08 00 	st.w [%a2]8,%d5
80003482:	54 73       	ld.w %d3,[%a7]
80003484:	40 65       	mov.aa %a5,%a6
80003486:	06 63       	sh %d3,6
80003488:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
8000348c:	40 74       	mov.aa %a4,%a7
8000348e:	59 24 04 00 	st.w [%a2]4,%d4
80003492:	59 22 08 00 	st.w [%a2]8,%d2
80003496:	82 17       	mov %d7,1
80003498:	8f 30 00 01 	and %d0,%d0,3
8000349c:	b0 45       	add.a %a5,4
8000349e:	b0 44       	add.a %a4,4
800034a0:	7f 67 9e 80 	jge.u %d7,%d6,800035dc <IfxGtm_Tom_PwmHl_init+0x72e>
800034a4:	37 00 48 30 	extr %d3,%d0,0,8
800034a8:	df 00 49 00 	jeq %d0,0,8000353a <IfxGtm_Tom_PwmHl_init+0x68c>
800034ac:	df 13 2e 00 	jeq %d3,1,80003508 <IfxGtm_Tom_PwmHl_init+0x65a>
800034b0:	df 23 17 00 	jeq %d3,2,800034de <IfxGtm_Tom_PwmHl_init+0x630>
800034b4:	40 52       	mov.aa %a2,%a5
800034b6:	54 23       	ld.w %d3,[%a2]
800034b8:	b0 45       	add.a %a5,4
800034ba:	06 63       	sh %d3,6
800034bc:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
800034c0:	02 27       	mov %d7,%d2
800034c2:	59 22 04 00 	st.w [%a2]4,%d2
800034c6:	59 25 08 00 	st.w [%a2]8,%d5
800034ca:	40 42       	mov.aa %a2,%a4
800034cc:	54 23       	ld.w %d3,[%a2]
800034ce:	b0 44       	add.a %a4,4
800034d0:	06 63       	sh %d3,6
800034d2:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
800034d6:	59 24 04 00 	st.w [%a2]4,%d4
800034da:	59 22 08 00 	st.w [%a2]8,%d2
800034de:	40 52       	mov.aa %a2,%a5
800034e0:	54 23       	ld.w %d3,[%a2]
800034e2:	b0 45       	add.a %a5,4
800034e4:	06 63       	sh %d3,6
800034e6:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
800034ea:	c2 17       	add %d7,1
800034ec:	59 22 04 00 	st.w [%a2]4,%d2
800034f0:	59 25 08 00 	st.w [%a2]8,%d5
800034f4:	40 42       	mov.aa %a2,%a4
800034f6:	54 23       	ld.w %d3,[%a2]
800034f8:	b0 44       	add.a %a4,4
800034fa:	06 63       	sh %d3,6
800034fc:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003500:	59 24 04 00 	st.w [%a2]4,%d4
80003504:	59 22 08 00 	st.w [%a2]8,%d2
80003508:	40 52       	mov.aa %a2,%a5
8000350a:	54 23       	ld.w %d3,[%a2]
8000350c:	c2 17       	add %d7,1
8000350e:	06 63       	sh %d3,6
80003510:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003514:	b0 45       	add.a %a5,4
80003516:	59 22 04 00 	st.w [%a2]4,%d2
8000351a:	59 25 08 00 	st.w [%a2]8,%d5
8000351e:	40 42       	mov.aa %a2,%a4
80003520:	54 23       	ld.w %d3,[%a2]
80003522:	b0 44       	add.a %a4,4
80003524:	06 63       	sh %d3,6
80003526:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
8000352a:	8f f7 0f 31 	and %d3,%d7,255
8000352e:	59 24 04 00 	st.w [%a2]4,%d4
80003532:	59 22 08 00 	st.w [%a2]8,%d2
80003536:	7f 63 53 80 	jge.u %d3,%d6,800035dc <IfxGtm_Tom_PwmHl_init+0x72e>
8000353a:	54 53       	ld.w %d3,[%a5]
8000353c:	40 57       	mov.aa %a7,%a5
8000353e:	06 63       	sh %d3,6
80003540:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003544:	b0 47       	add.a %a7,4
80003546:	59 22 04 00 	st.w [%a2]4,%d2
8000354a:	59 25 08 00 	st.w [%a2]8,%d5
8000354e:	54 43       	ld.w %d3,[%a4]
80003550:	40 46       	mov.aa %a6,%a4
80003552:	06 63       	sh %d3,6
80003554:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003558:	b0 46       	add.a %a6,4
8000355a:	59 24 04 00 	st.w [%a2]4,%d4
8000355e:	59 22 08 00 	st.w [%a2]8,%d2
80003562:	54 73       	ld.w %d3,[%a7]
80003564:	c2 47       	add %d7,4
80003566:	06 63       	sh %d3,6
80003568:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
8000356c:	d9 75 0c 00 	lea %a5,[%a7]12
80003570:	59 22 04 00 	st.w [%a2]4,%d2
80003574:	59 25 08 00 	st.w [%a2]8,%d5
80003578:	54 63       	ld.w %d3,[%a6]
8000357a:	d9 64 0c 00 	lea %a4,[%a6]12
8000357e:	06 63       	sh %d3,6
80003580:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003584:	59 24 04 00 	st.w [%a2]4,%d4
80003588:	59 22 08 00 	st.w [%a2]8,%d2
8000358c:	19 73 04 00 	ld.w %d3,[%a7]4
80003590:	06 63       	sh %d3,6
80003592:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003596:	59 22 04 00 	st.w [%a2]4,%d2
8000359a:	59 25 08 00 	st.w [%a2]8,%d5
8000359e:	19 63 04 00 	ld.w %d3,[%a6]4
800035a2:	06 63       	sh %d3,6
800035a4:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
800035a8:	59 24 04 00 	st.w [%a2]4,%d4
800035ac:	59 22 08 00 	st.w [%a2]8,%d2
800035b0:	19 73 08 00 	ld.w %d3,[%a7]8
800035b4:	06 63       	sh %d3,6
800035b6:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
800035ba:	59 22 04 00 	st.w [%a2]4,%d2
800035be:	59 25 08 00 	st.w [%a2]8,%d5
800035c2:	19 63 08 00 	ld.w %d3,[%a6]8
800035c6:	06 63       	sh %d3,6
800035c8:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
800035cc:	8f f7 0f 31 	and %d3,%d7,255
800035d0:	59 24 04 00 	st.w [%a2]4,%d4
800035d4:	59 22 08 00 	st.w [%a2]8,%d2
800035d8:	3f 63 b1 ff 	jlt.u %d3,%d6,8000353a <IfxGtm_Tom_PwmHl_init+0x68c>
800035dc:	82 06       	mov %d6,0
800035de:	82 05       	mov %d5,0
800035e0:	02 c4       	mov %d4,%d12
800035e2:	6d 00 1b 04 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
800035e6:	d2 04       	mov %e4,0
800035e8:	3b 00 01 60 	mov %d6,16
800035ec:	02 29       	mov %d9,%d2
800035ee:	6d 00 15 04 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
800035f2:	a6 92       	or %d2,%d9
800035f4:	99 cd 34 00 	ld.a %a13,[%a12]52
800035f8:	82 06       	mov %d6,0
800035fa:	59 e2 08 00 	st.w [%a14]8,%d2
800035fe:	82 12       	mov %d2,1
80003600:	02 c5       	mov %d5,%d12
80003602:	82 04       	mov %d4,0
80003604:	74 d2       	st.w [%a13],%d2
80003606:	6d 00 09 04 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
8000360a:	3b 00 01 60 	mov %d6,16
8000360e:	d2 04       	mov %e4,0
80003610:	02 28       	mov %d8,%d2
80003612:	6d 00 03 04 	call 80003e18 <IfxGtm_Tom_Tgc_buildFeature>
80003616:	a6 82       	or %d2,%d8
80003618:	82 08       	mov %d8,0
8000361a:	59 d2 08 00 	st.w [%a13]8,%d2
8000361e:	39 c2 1d 00 	ld.bu %d2,[%a12]29
80003622:	99 ad 04 00 	ld.a %a13,[%sp]4
80003626:	df 02 12 00 	jeq %d2,0,8000364a <IfxGtm_Tom_PwmHl_init+0x79c>
8000362a:	40 d2       	mov.aa %a2,%a13
8000362c:	54 24       	ld.w %d4,[%a2]
8000362e:	40 f4       	mov.aa %a4,%a15
80003630:	6d ff 3e f7 	call 800024ac <IfxGtm_Tom_Timer_addToChannelMask>
80003634:	19 d4 0c 00 	ld.w %d4,[%a13]12
80003638:	40 f4       	mov.aa %a4,%a15
8000363a:	6d ff 39 f7 	call 800024ac <IfxGtm_Tom_Timer_addToChannelMask>
8000363e:	39 c2 1d 00 	ld.bu %d2,[%a12]29
80003642:	c2 18       	add %d8,1
80003644:	b0 4d       	add.a %a13,4
80003646:	3f 28 f2 ff 	jlt.u %d8,%d2,8000362a <IfxGtm_Tom_PwmHl_init+0x77c>
8000364a:	82 12       	mov %d2,1
8000364c:	00 90       	ret 
8000364e:	60 25       	mov.a %a5,%d2
80003650:	8f 36 00 21 	and %d2,%d6,3
80003654:	8b 14 00 42 	eq %d4,%d4,1
80003658:	df 02 43 00 	jeq %d2,0,800036de <IfxGtm_Tom_PwmHl_init+0x830>
8000365c:	df 12 2b 00 	jeq %d2,1,800036b2 <IfxGtm_Tom_PwmHl_init+0x804>
80003660:	df 22 16 00 	jeq %d2,2,8000368c <IfxGtm_Tom_PwmHl_init+0x7de>
80003664:	54 52       	ld.w %d2,[%a5]
80003666:	19 c3 04 10 	ld.w %d3,[%a12]68
8000366a:	06 62       	sh %d2,6
8000366c:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
80003670:	06 63       	sh %d3,6
80003672:	54 22       	ld.w %d2,[%a2]
80003674:	d9 c5 3c 00 	lea %a5,[%a12]60
80003678:	b7 12 81 25 	insert %d2,%d2,1,11,1
8000367c:	82 15       	mov %d5,1
8000367e:	74 22       	st.w [%a2],%d2
80003680:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003684:	54 22       	ld.w %d2,[%a2]
80003686:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
8000368a:	74 22       	st.w [%a2],%d2
8000368c:	54 52       	ld.w %d2,[%a5]
8000368e:	19 53 0c 00 	ld.w %d3,[%a5]12
80003692:	06 62       	sh %d2,6
80003694:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
80003698:	06 63       	sh %d3,6
8000369a:	54 22       	ld.w %d2,[%a2]
8000369c:	b0 45       	add.a %a5,4
8000369e:	b7 12 81 25 	insert %d2,%d2,1,11,1
800036a2:	c2 15       	add %d5,1
800036a4:	74 22       	st.w [%a2],%d2
800036a6:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
800036aa:	54 22       	ld.w %d2,[%a2]
800036ac:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
800036b0:	74 22       	st.w [%a2],%d2
800036b2:	40 52       	mov.aa %a2,%a5
800036b4:	54 22       	ld.w %d2,[%a2]
800036b6:	19 53 0c 00 	ld.w %d3,[%a5]12
800036ba:	06 62       	sh %d2,6
800036bc:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
800036c0:	06 63       	sh %d3,6
800036c2:	54 22       	ld.w %d2,[%a2]
800036c4:	c2 15       	add %d5,1
800036c6:	b7 12 81 25 	insert %d2,%d2,1,11,1
800036ca:	b0 45       	add.a %a5,4
800036cc:	74 22       	st.w [%a2],%d2
800036ce:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
800036d2:	54 22       	ld.w %d2,[%a2]
800036d4:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
800036d8:	74 22       	st.w [%a2],%d2
800036da:	5f 65 ac 7e 	jeq %d5,%d6,80003432 <IfxGtm_Tom_PwmHl_init+0x584>
800036de:	54 52       	ld.w %d2,[%a5]
800036e0:	19 53 0c 00 	ld.w %d3,[%a5]12
800036e4:	06 62       	sh %d2,6
800036e6:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
800036ea:	06 63       	sh %d3,6
800036ec:	54 22       	ld.w %d2,[%a2]
800036ee:	40 54       	mov.aa %a4,%a5
800036f0:	b7 12 81 25 	insert %d2,%d2,1,11,1
800036f4:	b0 44       	add.a %a4,4
800036f6:	d9 45 0c 00 	lea %a5,[%a4]12
800036fa:	c2 45       	add %d5,4
800036fc:	74 22       	st.w [%a2],%d2
800036fe:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003702:	54 22       	ld.w %d2,[%a2]
80003704:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
80003708:	74 22       	st.w [%a2],%d2
8000370a:	54 42       	ld.w %d2,[%a4]
8000370c:	19 43 0c 00 	ld.w %d3,[%a4]12
80003710:	06 62       	sh %d2,6
80003712:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
80003716:	06 63       	sh %d3,6
80003718:	54 22       	ld.w %d2,[%a2]
8000371a:	b7 12 81 25 	insert %d2,%d2,1,11,1
8000371e:	74 22       	st.w [%a2],%d2
80003720:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003724:	54 22       	ld.w %d2,[%a2]
80003726:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
8000372a:	74 22       	st.w [%a2],%d2
8000372c:	19 42 04 00 	ld.w %d2,[%a4]4
80003730:	19 43 10 00 	ld.w %d3,[%a4]16
80003734:	06 62       	sh %d2,6
80003736:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
8000373a:	06 63       	sh %d3,6
8000373c:	54 22       	ld.w %d2,[%a2]
8000373e:	b7 12 81 25 	insert %d2,%d2,1,11,1
80003742:	74 22       	st.w [%a2],%d2
80003744:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003748:	54 22       	ld.w %d2,[%a2]
8000374a:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
8000374e:	74 22       	st.w [%a2],%d2
80003750:	19 42 08 00 	ld.w %d2,[%a4]8
80003754:	19 53 08 00 	ld.w %d3,[%a5]8
80003758:	06 62       	sh %d2,6
8000375a:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
8000375e:	06 63       	sh %d3,6
80003760:	54 22       	ld.w %d2,[%a2]
80003762:	b7 12 81 25 	insert %d2,%d2,1,11,1
80003766:	74 22       	st.w [%a2],%d2
80003768:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
8000376c:	54 22       	ld.w %d2,[%a2]
8000376e:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
80003772:	74 22       	st.w [%a2],%d2
80003774:	5f 65 b5 ff 	jne %d5,%d6,800036de <IfxGtm_Tom_PwmHl_init+0x830>
80003778:	1d ff 5d fe 	j 80003432 <IfxGtm_Tom_PwmHl_init+0x584>
8000377c:	8b 02 00 42 	eq %d4,%d2,0
80003780:	8f 36 00 21 	and %d2,%d6,3
80003784:	99 a5 04 00 	ld.a %a5,[%sp]4
80003788:	82 05       	mov %d5,0
8000378a:	df 02 43 00 	jeq %d2,0,80003810 <IfxGtm_Tom_PwmHl_init+0x962>
8000378e:	df 12 2b 00 	jeq %d2,1,800037e4 <IfxGtm_Tom_PwmHl_init+0x936>
80003792:	df 22 16 00 	jeq %d2,2,800037be <IfxGtm_Tom_PwmHl_init+0x910>
80003796:	54 52       	ld.w %d2,[%a5]
80003798:	19 c3 04 10 	ld.w %d3,[%a12]68
8000379c:	06 62       	sh %d2,6
8000379e:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
800037a2:	06 63       	sh %d3,6
800037a4:	54 22       	ld.w %d2,[%a2]
800037a6:	d9 c5 3c 00 	lea %a5,[%a12]60
800037aa:	67 72 0b 20 	ins.t %d2,%d2,11,%d7,0
800037ae:	02 75       	mov %d5,%d7
800037b0:	74 22       	st.w [%a2],%d2
800037b2:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
800037b6:	54 22       	ld.w %d2,[%a2]
800037b8:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
800037bc:	74 22       	st.w [%a2],%d2
800037be:	54 52       	ld.w %d2,[%a5]
800037c0:	19 53 0c 00 	ld.w %d3,[%a5]12
800037c4:	06 62       	sh %d2,6
800037c6:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
800037ca:	06 63       	sh %d3,6
800037cc:	54 22       	ld.w %d2,[%a2]
800037ce:	b0 45       	add.a %a5,4
800037d0:	b7 12 81 25 	insert %d2,%d2,1,11,1
800037d4:	c2 15       	add %d5,1
800037d6:	74 22       	st.w [%a2],%d2
800037d8:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
800037dc:	54 22       	ld.w %d2,[%a2]
800037de:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
800037e2:	74 22       	st.w [%a2],%d2
800037e4:	40 52       	mov.aa %a2,%a5
800037e6:	54 22       	ld.w %d2,[%a2]
800037e8:	19 53 0c 00 	ld.w %d3,[%a5]12
800037ec:	06 62       	sh %d2,6
800037ee:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
800037f2:	06 63       	sh %d3,6
800037f4:	54 22       	ld.w %d2,[%a2]
800037f6:	c2 15       	add %d5,1
800037f8:	b7 12 81 25 	insert %d2,%d2,1,11,1
800037fc:	b0 45       	add.a %a5,4
800037fe:	74 22       	st.w [%a2],%d2
80003800:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003804:	54 22       	ld.w %d2,[%a2]
80003806:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
8000380a:	74 22       	st.w [%a2],%d2
8000380c:	5f 65 5d 7d 	jeq %d5,%d6,800032c6 <IfxGtm_Tom_PwmHl_init+0x418>
80003810:	54 52       	ld.w %d2,[%a5]
80003812:	19 53 0c 00 	ld.w %d3,[%a5]12
80003816:	06 62       	sh %d2,6
80003818:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
8000381c:	06 63       	sh %d3,6
8000381e:	54 22       	ld.w %d2,[%a2]
80003820:	40 54       	mov.aa %a4,%a5
80003822:	b7 12 81 25 	insert %d2,%d2,1,11,1
80003826:	b0 44       	add.a %a4,4
80003828:	d9 45 0c 00 	lea %a5,[%a4]12
8000382c:	c2 45       	add %d5,4
8000382e:	74 22       	st.w [%a2],%d2
80003830:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003834:	54 22       	ld.w %d2,[%a2]
80003836:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
8000383a:	74 22       	st.w [%a2],%d2
8000383c:	54 42       	ld.w %d2,[%a4]
8000383e:	19 43 0c 00 	ld.w %d3,[%a4]12
80003842:	06 62       	sh %d2,6
80003844:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
80003848:	06 63       	sh %d3,6
8000384a:	54 22       	ld.w %d2,[%a2]
8000384c:	b7 12 81 25 	insert %d2,%d2,1,11,1
80003850:	74 22       	st.w [%a2],%d2
80003852:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003856:	54 22       	ld.w %d2,[%a2]
80003858:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
8000385c:	74 22       	st.w [%a2],%d2
8000385e:	19 42 04 00 	ld.w %d2,[%a4]4
80003862:	19 43 10 00 	ld.w %d3,[%a4]16
80003866:	06 62       	sh %d2,6
80003868:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
8000386c:	06 63       	sh %d3,6
8000386e:	54 22       	ld.w %d2,[%a2]
80003870:	b7 12 81 25 	insert %d2,%d2,1,11,1
80003874:	74 22       	st.w [%a2],%d2
80003876:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
8000387a:	54 22       	ld.w %d2,[%a2]
8000387c:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
80003880:	74 22       	st.w [%a2],%d2
80003882:	19 42 08 00 	ld.w %d2,[%a4]8
80003886:	19 53 08 00 	ld.w %d3,[%a5]8
8000388a:	06 62       	sh %d2,6
8000388c:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
80003890:	06 63       	sh %d3,6
80003892:	54 22       	ld.w %d2,[%a2]
80003894:	b7 12 81 25 	insert %d2,%d2,1,11,1
80003898:	74 22       	st.w [%a2],%d2
8000389a:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
8000389e:	54 22       	ld.w %d2,[%a2]
800038a0:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
800038a4:	74 22       	st.w [%a2],%d2
800038a6:	5f 65 b5 ff 	jne %d5,%d6,80003810 <IfxGtm_Tom_PwmHl_init+0x962>
800038aa:	1d ff 0e fd 	j 800032c6 <IfxGtm_Tom_PwmHl_init+0x418>
800038ae:	91 00 00 28 	movh.a %a2,32768
800038b2:	d9 22 8e 72 	lea %a2,[%a2]10702 <800029ce <IfxGtm_Tom_PwmHl_updateOff>>
800038b6:	b5 c2 24 00 	st.a [%a12]36 <800029ce <IfxGtm_Tom_PwmHl_updateOff>>,%a2
800038ba:	91 00 00 28 	movh.a %a2,32768
800038be:	d9 22 ae d2 	lea %a2,[%a2]11118 <80002b6e <IfxGtm_Tom_PwmHl_updateAndShiftOff>>
800038c2:	b5 c2 28 00 	st.a [%a12]40 <80002b6e <IfxGtm_Tom_PwmHl_updateAndShiftOff>>,%a2
800038c6:	91 00 00 28 	movh.a %a2,32768
800038ca:	d9 22 ce 42 	lea %a2,[%a2]11534 <80002d0e <IfxGtm_Tom_PwmHl_updatePulseOff>>
800038ce:	82 42       	mov %d2,4
800038d0:	b5 c2 2c 00 	st.a [%a12]44,%a2
800038d4:	d9 c2 04 10 	lea %a2,[%a12]68
800038d8:	b5 c2 14 10 	st.a [%a12]84,%a2
800038dc:	d9 c2 38 00 	lea %a2,[%a12]56
800038e0:	59 c2 0c 00 	st.w [%a12]12,%d2
800038e4:	b5 a2 04 00 	st.a [%sp]4,%a2
800038e8:	b5 c2 10 10 	st.a [%a12]80,%a2
800038ec:	82 0c       	mov %d12,0
800038ee:	1d ff 77 fe 	j 800035dc <IfxGtm_Tom_PwmHl_init+0x72e>
800038f2:	54 52       	ld.w %d2,[%a5]
800038f4:	19 c3 04 10 	ld.w %d3,[%a12]68
800038f8:	06 62       	sh %d2,6
800038fa:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
800038fe:	06 63       	sh %d3,6
80003900:	54 22       	ld.w %d2,[%a2]
80003902:	d9 c5 3c 00 	lea %a5,[%a12]60
80003906:	b7 02 81 25 	insert %d2,%d2,0,11,1
8000390a:	82 15       	mov %d5,1
8000390c:	74 22       	st.w [%a2],%d2
8000390e:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
80003912:	54 22       	ld.w %d2,[%a2]
80003914:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
80003918:	74 22       	st.w [%a2],%d2
8000391a:	1d ff 60 fc 	j 800031da <IfxGtm_Tom_PwmHl_init+0x32c>
8000391e:	54 52       	ld.w %d2,[%a5]
80003920:	19 c3 04 10 	ld.w %d3,[%a12]68
80003924:	06 62       	sh %d2,6
80003926:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
8000392a:	06 63       	sh %d3,6
8000392c:	54 22       	ld.w %d2,[%a2]
8000392e:	d9 c5 3c 00 	lea %a5,[%a12]60
80003932:	b7 02 81 25 	insert %d2,%d2,0,11,1
80003936:	82 15       	mov %d5,1
80003938:	74 22       	st.w [%a2],%d2
8000393a:	01 33 00 26 	addsc.a %a2,%a3,%d3,0
8000393e:	54 22       	ld.w %d2,[%a2]
80003940:	67 42 0b 20 	ins.t %d2,%d2,11,%d4,0
80003944:	74 22       	st.w [%a2],%d2
80003946:	1d ff 00 fd 	j 80003346 <IfxGtm_Tom_PwmHl_init+0x498>

8000394a <IfxGtm_Tom_PwmHl_initConfig>:
8000394a:	40 4c       	mov.aa %a12,%a4
8000394c:	6d 00 5d 09 	call 80004c06 <IfxStdIf_PwmHl_initConfig>
80003950:	82 02       	mov %d2,0
80003952:	59 c2 24 00 	st.w [%a12]36,%d2
80003956:	59 c2 28 00 	st.w [%a12]40,%d2
8000395a:	59 c2 2c 00 	st.w [%a12]44,%d2
8000395e:	59 c2 30 00 	st.w [%a12]48,%d2
80003962:	82 12       	mov %d2,1
80003964:	e9 c2 34 00 	st.b [%a12]52,%d2
80003968:	00 90       	ret 

8000396a <IfxGtm_enable>:
8000396a:	80 49       	mov.d %d9,%a4
8000396c:	6d ff 9d f4 	call 800022a6 <IfxScuWdt_getCpuWatchdogPassword>
80003970:	02 24       	mov %d4,%d2
80003972:	02 28       	mov %d8,%d2
80003974:	6d ff 52 f3 	call 80002018 <IfxScuWdt_clearCpuEndinit>
80003978:	60 92       	mov.a %a2,%d9
8000397a:	7b a0 00 20 	movh %d2,10
8000397e:	1b 02 d0 2f 	addi %d2,%d2,-768
80003982:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
80003986:	02 84       	mov %d4,%d8
80003988:	54 22       	ld.w %d2,[%a2]
8000398a:	8f 12 c0 21 	andn %d2,%d2,1
8000398e:	74 22       	st.w [%a2],%d2
80003990:	6d ff a7 f4 	call 800022de <IfxScuWdt_setCpuEndinit>
80003994:	00 90       	ret 

80003996 <IfxGtm_getSysClkFrequency>:
80003996:	6d ff ce ef 	call 80001932 <IfxScuCcu_getSourceFrequency>
8000399a:	91 30 00 2f 	movh.a %a2,61443
8000399e:	19 23 34 06 	ld.w %d3,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
800039a2:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
800039a6:	37 03 64 36 	extr.u %d3,%d3,12,4
800039aa:	4b 03 41 31 	itof %d3,%d3
800039ae:	4b 32 51 20 	div.f %d2,%d2,%d3
800039b2:	00 90       	ret 

800039b4 <IfxGtm_Cmu_enableClocks>:
800039b4:	59 44 00 c0 	st.w [%a4]768,%d4
800039b8:	00 90       	ret 

800039ba <IfxGtm_Cmu_enableClocks_end>:
	...

800039bc <IfxGtm_Cmu_getFxClkFrequency>:
800039bc:	02 49       	mov %d9,%d4
800039be:	19 44 00 c0 	ld.w %d4,[%a4]768
800039c2:	8f f5 0f 21 	and %d2,%d5,255
800039c6:	37 04 62 4b 	extr.u %d4,%d4,22,2
800039ca:	8b 02 20 32 	ne %d3,%d2,0
800039ce:	8b 34 e0 34 	or.eq %d3,%d4,3
800039d2:	8b 02 20 52 	ne %d5,%d2,0
800039d6:	40 4c       	mov.aa %a12,%a4
800039d8:	82 02       	mov %d2,0
800039da:	df 03 3d 00 	jeq %d3,0,80003a54 <IfxGtm_Cmu_getFxClkFrequency+0x98>
800039de:	19 48 04 d0 	ld.w %d8,[%a4]836
800039e2:	8f f8 00 81 	and %d8,%d8,15
800039e6:	df 08 38 00 	jeq %d8,0,80003a56 <IfxGtm_Cmu_getFxClkFrequency+0x9a>
800039ea:	ff 78 5b 80 	jge.u %d8,7,80003aa0 <IfxGtm_Cmu_getFxClkFrequency+0xe4>
800039ee:	19 44 00 c0 	ld.w %d4,[%a4]768
800039f2:	1b f8 ff 3f 	addi %d3,%d8,-1
800039f6:	06 13       	sh %d3,1
800039f8:	57 04 62 43 	extr.u %d4,%d4,%d3,2
800039fc:	8b 34 e0 54 	or.eq %d5,%d4,3
80003a00:	df 05 22 00 	jeq %d5,0,80003a44 <IfxGtm_Cmu_getFxClkFrequency+0x88>
80003a04:	19 43 08 c0 	ld.w %d3,[%a4]776
80003a08:	19 42 04 c0 	ld.w %d2,[%a4]772
80003a0c:	37 03 78 30 	extr.u %d3,%d3,0,24
80003a10:	37 02 78 20 	extr.u %d2,%d2,0,24
80003a14:	4b 03 61 31 	utof %d3,%d3
80003a18:	4b 02 61 21 	utof %d2,%d2
80003a1c:	4b 23 51 a0 	div.f %d10,%d3,%d2
80003a20:	6d ff bb ff 	call 80003996 <IfxGtm_getSysClkFrequency>
80003a24:	1b 28 0c 30 	addi %d3,%d8,194
80003a28:	06 23       	sh %d3,2
80003a2a:	01 c3 00 c6 	addsc.a %a12,%a12,%d3,0
80003a2e:	4b 2a 41 a0 	mul.f %d10,%d10,%d2
80003a32:	54 c3       	ld.w %d3,[%a12]
80003a34:	37 03 78 30 	extr.u %d3,%d3,0,24
80003a38:	1b 13 00 20 	addi %d2,%d3,1
80003a3c:	4b 02 41 21 	itof %d2,%d2
80003a40:	4b 2a 51 20 	div.f %d2,%d10,%d2
80003a44:	bf 59 1d 80 	jlt.u %d9,5,80003a7e <IfxGtm_Cmu_getFxClkFrequency+0xc2>
80003a48:	82 02       	mov %d2,0
80003a4a:	00 90       	ret 
80003a4c:	7b 00 78 33 	movh %d3,14208
80003a50:	4b 32 41 20 	mul.f %d2,%d2,%d3
80003a54:	00 90       	ret 
80003a56:	19 c3 08 c0 	ld.w %d3,[%a12]776
80003a5a:	19 c2 04 c0 	ld.w %d2,[%a12]772
80003a5e:	37 03 78 30 	extr.u %d3,%d3,0,24
80003a62:	37 02 78 20 	extr.u %d2,%d2,0,24
80003a66:	4b 03 61 31 	utof %d3,%d3
80003a6a:	4b 02 61 21 	utof %d2,%d2
80003a6e:	4b 23 51 80 	div.f %d8,%d3,%d2
80003a72:	6d ff 92 ff 	call 80003996 <IfxGtm_getSysClkFrequency>
80003a76:	4b 28 41 20 	mul.f %d2,%d8,%d2
80003a7a:	ff 59 e7 ff 	jge.u %d9,5,80003a48 <IfxGtm_Cmu_getFxClkFrequency+0x8c>
80003a7e:	91 00 00 28 	movh.a %a2,32768
80003a82:	d9 22 8c a3 	lea %a2,[%a2]14988 <80003a8c <IfxGtm_Cmu_getFxClkFrequency+0xd0>>
80003a86:	01 29 02 26 	addsc.a %a2,%a2,%d9,2
80003a8a:	dc 02       	ji %a2
80003a8c:	1d ff e4 ff 	j 80003a54 <IfxGtm_Cmu_getFxClkFrequency+0x98>
80003a90:	1d 00 62 00 	j 80003b54 <IfxGtm_Cmu_getFxClkFrequency+0x198>
80003a94:	1d 00 5b 00 	j 80003b4a <IfxGtm_Cmu_getFxClkFrequency+0x18e>
80003a98:	1d 00 54 00 	j 80003b40 <IfxGtm_Cmu_getFxClkFrequency+0x184>
80003a9c:	1d ff d8 ff 	j 80003a4c <IfxGtm_Cmu_getFxClkFrequency+0x90>
80003aa0:	df 78 26 00 	jeq %d8,7,80003aec <IfxGtm_Cmu_getFxClkFrequency+0x130>
80003aa4:	3b 80 00 30 	mov %d3,8
80003aa8:	5f 38 d7 ff 	jne %d8,%d3,80003a56 <IfxGtm_Cmu_getFxClkFrequency+0x9a>
80003aac:	19 43 00 c0 	ld.w %d3,[%a4]768
80003ab0:	37 03 62 37 	extr.u %d3,%d3,14,2
80003ab4:	8b 33 e0 54 	or.eq %d5,%d3,3
80003ab8:	df 05 c6 7f 	jeq %d5,0,80003a44 <IfxGtm_Cmu_getFxClkFrequency+0x88>
80003abc:	19 42 28 c0 	ld.w %d2,[%a4]808
80003ac0:	ef 82 54 80 	jnz.t %d2,24,80003b68 <IfxGtm_Cmu_getFxClkFrequency+0x1ac>
80003ac4:	19 43 08 c0 	ld.w %d3,[%a4]776
80003ac8:	19 42 04 c0 	ld.w %d2,[%a4]772
80003acc:	37 03 78 30 	extr.u %d3,%d3,0,24
80003ad0:	37 02 78 20 	extr.u %d2,%d2,0,24
80003ad4:	4b 03 61 31 	utof %d3,%d3
80003ad8:	4b 02 61 21 	utof %d2,%d2
80003adc:	4b 23 51 80 	div.f %d8,%d3,%d2
80003ae0:	6d ff 5b ff 	call 80003996 <IfxGtm_getSysClkFrequency>
80003ae4:	19 c3 28 c0 	ld.w %d3,[%a12]808
80003ae8:	1d 00 20 00 	j 80003b28 <IfxGtm_Cmu_getFxClkFrequency+0x16c>
80003aec:	19 43 00 c0 	ld.w %d3,[%a4]768
80003af0:	37 03 62 36 	extr.u %d3,%d3,12,2
80003af4:	8b 33 e0 54 	or.eq %d5,%d3,3
80003af8:	df 05 a6 7f 	jeq %d5,0,80003a44 <IfxGtm_Cmu_getFxClkFrequency+0x88>
80003afc:	19 42 24 c0 	ld.w %d2,[%a4]804
80003b00:	ef 82 2f 80 	jnz.t %d2,24,80003b5e <IfxGtm_Cmu_getFxClkFrequency+0x1a2>
80003b04:	19 43 08 c0 	ld.w %d3,[%a4]776
80003b08:	19 42 04 c0 	ld.w %d2,[%a4]772
80003b0c:	37 03 78 30 	extr.u %d3,%d3,0,24
80003b10:	37 02 78 20 	extr.u %d2,%d2,0,24
80003b14:	4b 03 61 31 	utof %d3,%d3
80003b18:	4b 02 61 21 	utof %d2,%d2
80003b1c:	4b 23 51 80 	div.f %d8,%d3,%d2
80003b20:	6d ff 3b ff 	call 80003996 <IfxGtm_getSysClkFrequency>
80003b24:	19 c3 24 c0 	ld.w %d3,[%a12]804
80003b28:	37 03 78 30 	extr.u %d3,%d3,0,24
80003b2c:	4b 28 41 80 	mul.f %d8,%d8,%d2
80003b30:	1b 13 00 20 	addi %d2,%d3,1
80003b34:	4b 02 41 21 	itof %d2,%d2
80003b38:	4b 28 51 20 	div.f %d2,%d8,%d2
80003b3c:	1d ff 84 ff 	j 80003a44 <IfxGtm_Cmu_getFxClkFrequency+0x88>
80003b40:	7b 00 98 33 	movh %d3,14720
80003b44:	4b 32 41 20 	mul.f %d2,%d2,%d3
80003b48:	00 90       	ret 
80003b4a:	7b 00 b8 33 	movh %d3,15232
80003b4e:	4b 32 41 20 	mul.f %d2,%d2,%d3
80003b52:	00 90       	ret 
80003b54:	7b 00 d8 33 	movh %d3,15744
80003b58:	4b 32 41 20 	mul.f %d2,%d2,%d3
80003b5c:	00 90       	ret 
80003b5e:	82 14       	mov %d4,1
80003b60:	6d 00 5a 01 	call 80003e14 <IfxGtm_Dpll_getSubIncFrequency>
80003b64:	1d ff 70 ff 	j 80003a44 <IfxGtm_Cmu_getFxClkFrequency+0x88>
80003b68:	82 04       	mov %d4,0
80003b6a:	6d 00 55 01 	call 80003e14 <IfxGtm_Dpll_getSubIncFrequency>
80003b6e:	1d ff 6b ff 	j 80003a44 <IfxGtm_Cmu_getFxClkFrequency+0x88>

80003b72 <IfxGtm_Cmu_getFxClkFrequency_end>:
	...

80003b74 <IfxGtm_Cmu_getGclkFrequency>:
80003b74:	19 43 08 c0 	ld.w %d3,[%a4]776
80003b78:	19 42 04 c0 	ld.w %d2,[%a4]772
80003b7c:	37 03 78 30 	extr.u %d3,%d3,0,24
80003b80:	37 02 78 20 	extr.u %d2,%d2,0,24
80003b84:	4b 03 61 31 	utof %d3,%d3
80003b88:	4b 02 61 21 	utof %d2,%d2
80003b8c:	4b 23 51 80 	div.f %d8,%d3,%d2
80003b90:	6d ff 03 ff 	call 80003996 <IfxGtm_getSysClkFrequency>
80003b94:	4b 28 41 20 	mul.f %d2,%d8,%d2
80003b98:	00 90       	ret 

80003b9a <IfxGtm_Cmu_setClkFrequency>:
80003b9a:	19 43 08 c0 	ld.w %d3,[%a4]776
80003b9e:	19 42 04 c0 	ld.w %d2,[%a4]772
80003ba2:	37 03 78 30 	extr.u %d3,%d3,0,24
80003ba6:	37 02 78 20 	extr.u %d2,%d2,0,24
80003baa:	4b 03 61 31 	utof %d3,%d3
80003bae:	4b 02 61 21 	utof %d2,%d2
80003bb2:	0b 54 10 88 	mov %e8,%d4,%d5
80003bb6:	4b 23 51 a0 	div.f %d10,%d3,%d2
80003bba:	40 4c       	mov.aa %a12,%a4
80003bbc:	6d ff ed fe 	call 80003996 <IfxGtm_getSysClkFrequency>
80003bc0:	4b 2a 41 20 	mul.f %d2,%d10,%d2
80003bc4:	4b 82 51 80 	div.f %d8,%d2,%d8
80003bc8:	7b 00 f8 23 	movh %d2,16256
80003bcc:	6b 02 31 28 	sub.f %d2,%d8,%d2
80003bd0:	4b 02 71 81 	ftouz %d8,%d2
80003bd4:	4b 08 61 31 	utof %d3,%d8
80003bd8:	6b 03 31 22 	sub.f %d2,%d2,%d3
80003bdc:	7b 00 f0 33 	movh %d3,16128
80003be0:	4b 32 01 20 	cmp.f %d2,%d2,%d3
80003be4:	37 02 61 21 	extr.u %d2,%d2,2,1
80003be8:	ab 18 00 82 	cadd %d8,%d2,%d8,1
80003bec:	6d ff 5d f3 	call 800022a6 <IfxScuWdt_getCpuWatchdogPassword>
80003bf0:	02 24       	mov %d4,%d2
80003bf2:	02 2a       	mov %d10,%d2
80003bf4:	6d ff 12 f2 	call 80002018 <IfxScuWdt_clearCpuEndinit>
80003bf8:	df 69 1e 00 	jeq %d9,6,80003c34 <IfxGtm_Cmu_setClkFrequency+0x9a>
80003bfc:	ff 79 0f 80 	jge.u %d9,7,80003c1a <IfxGtm_Cmu_setClkFrequency+0x80>
80003c00:	1b 39 0c 20 	addi %d2,%d9,195
80003c04:	06 22       	sh %d2,2
80003c06:	01 c2 00 c6 	addsc.a %a12,%a12,%d2,0
80003c0a:	54 c2       	ld.w %d2,[%a12]
80003c0c:	37 82 18 20 	insert %d2,%d2,%d8,0,24
80003c10:	74 c2       	st.w [%a12],%d2
80003c12:	02 a4       	mov %d4,%d10
80003c14:	6d ff 65 f3 	call 800022de <IfxScuWdt_setCpuEndinit>
80003c18:	00 90       	ret 
80003c1a:	df 79 fc ff 	jne %d9,7,80003c12 <IfxGtm_Cmu_setClkFrequency+0x78>
80003c1e:	19 c2 28 c0 	ld.w %d2,[%a12]808
80003c22:	d9 c2 28 c0 	lea %a2,[%a12]808
80003c26:	37 82 18 20 	insert %d2,%d2,%d8,0,24
80003c2a:	02 a4       	mov %d4,%d10
80003c2c:	74 22       	st.w [%a2],%d2
80003c2e:	6d ff 58 f3 	call 800022de <IfxScuWdt_setCpuEndinit>
80003c32:	00 90       	ret 
80003c34:	19 c2 24 c0 	ld.w %d2,[%a12]804
80003c38:	d9 c2 24 c0 	lea %a2,[%a12]804
80003c3c:	37 82 18 20 	insert %d2,%d2,%d8,0,24
80003c40:	02 a4       	mov %d4,%d10
80003c42:	74 22       	st.w [%a2],%d2
80003c44:	6d ff 4d f3 	call 800022de <IfxScuWdt_setCpuEndinit>
80003c48:	00 90       	ret 

80003c4a <IfxGtm_Cmu_setGclkFrequency>:
80003c4a:	02 4a       	mov %d10,%d4
80003c4c:	40 4c       	mov.aa %a12,%a4
80003c4e:	6d ff a4 fe 	call 80003996 <IfxGtm_getSysClkFrequency>
80003c52:	7b d0 dc 43 	movh %d4,15821
80003c56:	82 fc       	mov %d12,-1
80003c58:	02 a5       	mov %d5,%d10
80003c5a:	82 19       	mov %d9,1
80003c5c:	82 10       	mov %d0,1
80003c5e:	82 18       	mov %d8,1
80003c60:	1b d4 cc 4c 	addi %d4,%d4,-13107
80003c64:	06 8c       	sh %d12,-8
80003c66:	4b 00 41 61 	itof %d6,%d0
80003c6a:	8f 30 00 31 	and %d3,%d0,3
80003c6e:	4b 62 51 10 	div.f %d1,%d2,%d6
80003c72:	02 07       	mov %d7,%d0
80003c74:	1b f0 ff bf 	addi %d11,%d0,-1
80003c78:	df 03 4b 00 	jeq %d3,0,80003d0e <IfxGtm_Cmu_setGclkFrequency+0xc4>
80003c7c:	df 13 30 00 	jeq %d3,1,80003cdc <IfxGtm_Cmu_setGclkFrequency+0x92>
80003c80:	df 23 17 00 	jeq %d3,2,80003cae <IfxGtm_Cmu_setGclkFrequency+0x64>
80003c84:	4b 16 41 30 	mul.f %d3,%d6,%d1
80003c88:	6b 03 31 3a 	sub.f %d3,%d10,%d3
80003c8c:	b7 03 81 6f 	insert %d6,%d3,0,31,1
80003c90:	4b 56 01 30 	cmp.f %d3,%d6,%d5
80003c94:	37 03 61 30 	extr.u %d3,%d3,0,1
80003c98:	2b 65 50 53 	seln %d5,%d3,%d5,%d6
80003c9c:	2b 08 50 83 	seln %d8,%d3,%d8,%d0
80003ca0:	2b 09 50 93 	seln %d9,%d3,%d9,%d0
80003ca4:	4b 45 01 30 	cmp.f %d3,%d5,%d4
80003ca8:	6f 03 98 80 	jnz.t %d3,0,80003dd8 <IfxGtm_Cmu_setGclkFrequency+0x18e>
80003cac:	02 b7       	mov %d7,%d11
80003cae:	4b 07 41 31 	itof %d3,%d7
80003cb2:	4b 13 41 30 	mul.f %d3,%d3,%d1
80003cb6:	6b 03 31 3a 	sub.f %d3,%d10,%d3
80003cba:	b7 03 81 6f 	insert %d6,%d3,0,31,1
80003cbe:	4b 56 01 30 	cmp.f %d3,%d6,%d5
80003cc2:	37 03 61 30 	extr.u %d3,%d3,0,1
80003cc6:	2b 65 50 53 	seln %d5,%d3,%d5,%d6
80003cca:	2b 08 50 83 	seln %d8,%d3,%d8,%d0
80003cce:	2b 79 50 93 	seln %d9,%d3,%d9,%d7
80003cd2:	4b 45 01 30 	cmp.f %d3,%d5,%d4
80003cd6:	6f 03 81 80 	jnz.t %d3,0,80003dd8 <IfxGtm_Cmu_setGclkFrequency+0x18e>
80003cda:	c2 f7       	add %d7,-1
80003cdc:	4b 07 41 31 	itof %d3,%d7
80003ce0:	4b 13 41 30 	mul.f %d3,%d3,%d1
80003ce4:	6b 03 31 3a 	sub.f %d3,%d10,%d3
80003ce8:	b7 03 81 6f 	insert %d6,%d3,0,31,1
80003cec:	4b 56 01 30 	cmp.f %d3,%d6,%d5
80003cf0:	37 03 61 30 	extr.u %d3,%d3,0,1
80003cf4:	2b 65 50 53 	seln %d5,%d3,%d5,%d6
80003cf8:	2b 08 50 83 	seln %d8,%d3,%d8,%d0
80003cfc:	2b 79 50 93 	seln %d9,%d3,%d9,%d7
80003d00:	4b 45 01 30 	cmp.f %d3,%d5,%d4
80003d04:	6f 03 6a 80 	jnz.t %d3,0,80003dd8 <IfxGtm_Cmu_setGclkFrequency+0x18e>
80003d08:	c2 f7       	add %d7,-1
80003d0a:	df 07 64 00 	jeq %d7,0,80003dd2 <IfxGtm_Cmu_setGclkFrequency+0x188>
80003d0e:	4b 07 41 31 	itof %d3,%d7
80003d12:	4b 13 41 30 	mul.f %d3,%d3,%d1
80003d16:	6b 03 31 3a 	sub.f %d3,%d10,%d3
80003d1a:	b7 03 81 6f 	insert %d6,%d3,0,31,1
80003d1e:	4b 56 01 30 	cmp.f %d3,%d6,%d5
80003d22:	37 03 61 30 	extr.u %d3,%d3,0,1
80003d26:	2b 65 50 53 	seln %d5,%d3,%d5,%d6
80003d2a:	2b 08 50 83 	seln %d8,%d3,%d8,%d0
80003d2e:	2b 79 50 93 	seln %d9,%d3,%d9,%d7
80003d32:	4b 45 01 30 	cmp.f %d3,%d5,%d4
80003d36:	6f 03 51 80 	jnz.t %d3,0,80003dd8 <IfxGtm_Cmu_setGclkFrequency+0x18e>
80003d3a:	1b f7 ff bf 	addi %d11,%d7,-1
80003d3e:	4b 0b 41 31 	itof %d3,%d11
80003d42:	4b 13 41 30 	mul.f %d3,%d3,%d1
80003d46:	6b 03 31 3a 	sub.f %d3,%d10,%d3
80003d4a:	b7 03 81 6f 	insert %d6,%d3,0,31,1
80003d4e:	4b 56 01 30 	cmp.f %d3,%d6,%d5
80003d52:	37 03 61 30 	extr.u %d3,%d3,0,1
80003d56:	2b 65 50 53 	seln %d5,%d3,%d5,%d6
80003d5a:	2b 08 50 83 	seln %d8,%d3,%d8,%d0
80003d5e:	2b b9 50 93 	seln %d9,%d3,%d9,%d11
80003d62:	4b 45 01 30 	cmp.f %d3,%d5,%d4
80003d66:	6f 03 39 80 	jnz.t %d3,0,80003dd8 <IfxGtm_Cmu_setGclkFrequency+0x18e>
80003d6a:	1b fb ff 7f 	addi %d7,%d11,-1
80003d6e:	4b 07 41 31 	itof %d3,%d7
80003d72:	4b 13 41 30 	mul.f %d3,%d3,%d1
80003d76:	6b 03 31 3a 	sub.f %d3,%d10,%d3
80003d7a:	b7 03 81 6f 	insert %d6,%d3,0,31,1
80003d7e:	4b 56 01 30 	cmp.f %d3,%d6,%d5
80003d82:	37 03 61 30 	extr.u %d3,%d3,0,1
80003d86:	2b 65 50 53 	seln %d5,%d3,%d5,%d6
80003d8a:	2b 08 50 83 	seln %d8,%d3,%d8,%d0
80003d8e:	2b 79 50 93 	seln %d9,%d3,%d9,%d7
80003d92:	4b 45 01 30 	cmp.f %d3,%d5,%d4
80003d96:	6f 03 21 80 	jnz.t %d3,0,80003dd8 <IfxGtm_Cmu_setGclkFrequency+0x18e>
80003d9a:	1b eb ff 7f 	addi %d7,%d11,-2
80003d9e:	4b 07 41 31 	itof %d3,%d7
80003da2:	4b 13 41 30 	mul.f %d3,%d3,%d1
80003da6:	6b 03 31 3a 	sub.f %d3,%d10,%d3
80003daa:	b7 03 81 6f 	insert %d6,%d3,0,31,1
80003dae:	4b 56 01 30 	cmp.f %d3,%d6,%d5
80003db2:	37 03 61 30 	extr.u %d3,%d3,0,1
80003db6:	2b 65 50 53 	seln %d5,%d3,%d5,%d6
80003dba:	2b 08 50 83 	seln %d8,%d3,%d8,%d0
80003dbe:	2b 79 50 93 	seln %d9,%d3,%d9,%d7
80003dc2:	4b 45 01 30 	cmp.f %d3,%d5,%d4
80003dc6:	6f 03 09 80 	jnz.t %d3,0,80003dd8 <IfxGtm_Cmu_setGclkFrequency+0x18e>
80003dca:	1b db ff 7f 	addi %d7,%d11,-3
80003dce:	df 3b a0 ff 	jne %d11,3,80003d0e <IfxGtm_Cmu_setGclkFrequency+0xc4>
80003dd2:	c2 10       	add %d0,1
80003dd4:	5f c0 49 ff 	jne %d0,%d12,80003c66 <IfxGtm_Cmu_setGclkFrequency+0x1c>
80003dd8:	6d ff 67 f2 	call 800022a6 <IfxScuWdt_getCpuWatchdogPassword>
80003ddc:	02 24       	mov %d4,%d2
80003dde:	02 2a       	mov %d10,%d2
80003de0:	6d ff 1c f1 	call 80002018 <IfxScuWdt_clearCpuEndinit>
80003de4:	19 c3 04 c0 	ld.w %d3,[%a12]772
80003de8:	b7 08 08 8c 	insert %d8,%d8,0,24,8
80003dec:	d9 c2 04 c0 	lea %a2,[%a12]772
80003df0:	37 83 18 30 	insert %d3,%d3,%d8,0,24
80003df4:	02 a4       	mov %d4,%d10
80003df6:	74 23       	st.w [%a2],%d3
80003df8:	54 23       	ld.w %d3,[%a2]
80003dfa:	37 83 18 30 	insert %d3,%d3,%d8,0,24
80003dfe:	74 23       	st.w [%a2],%d3
80003e00:	19 c3 08 c0 	ld.w %d3,[%a12]776
80003e04:	d9 c2 08 c0 	lea %a2,[%a12]776
80003e08:	37 93 18 30 	insert %d3,%d3,%d9,0,24
80003e0c:	74 23       	st.w [%a2],%d3
80003e0e:	6d ff 68 f2 	call 800022de <IfxScuWdt_setCpuEndinit>
80003e12:	00 90       	ret 

80003e14 <IfxGtm_Dpll_getSubIncFrequency>:
80003e14:	82 02       	mov %d2,0
80003e16:	00 90       	ret 

80003e18 <IfxGtm_Tom_Tgc_buildFeature>:
80003e18:	82 23       	mov %d3,2
80003e1a:	37 54 10 58 	insert %d5,%d4,%d5,16,16
80003e1e:	0f 63 00 20 	sh %d2,%d3,%d6
80003e22:	8f 14 00 41 	and %d4,%d4,1
80003e26:	2b 42 40 44 	sel %d4,%d4,%d2,%d4
80003e2a:	d7 14 01 76 	insert %d7,%d4,1,%d6,1
80003e2e:	7b 10 00 20 	movh %d2,1
80003e32:	0f 25 80 00 	and %d0,%d5,%d2
80003e36:	2b 47 40 40 	sel %d4,%d0,%d7,%d4
80003e3a:	0b 36 00 70 	add %d7,%d6,%d3
80003e3e:	8f f7 0f 71 	and %d7,%d7,255
80003e42:	37 05 e1 80 	extr.u %d8,%d5,1,1
80003e46:	0f 73 00 10 	sh %d1,%d3,%d7
80003e4a:	a6 41       	or %d1,%d4
80003e4c:	2b 41 40 48 	sel %d4,%d8,%d1,%d4
80003e50:	d7 14 01 77 	insert %d7,%d4,1,%d7,1
80003e54:	8f f5 1f 00 	sh %d0,%d5,-1
80003e58:	26 20       	and %d0,%d2
80003e5a:	2b 47 40 40 	sel %d4,%d0,%d7,%d4
80003e5e:	1b 46 00 70 	addi %d7,%d6,4
80003e62:	8f f7 0f 71 	and %d7,%d7,255
80003e66:	57 05 61 83 	extr.u %d8,%d5,%d3,1
80003e6a:	0f 73 00 10 	sh %d1,%d3,%d7
80003e6e:	a6 41       	or %d1,%d4
80003e70:	2b 41 40 48 	sel %d4,%d8,%d1,%d4
80003e74:	8b 03 00 01 	rsub %d0,%d3,0
80003e78:	d7 14 01 77 	insert %d7,%d4,1,%d7,1
80003e7c:	0f 05 00 00 	sh %d0,%d5,%d0
80003e80:	26 20       	and %d0,%d2
80003e82:	2b 47 40 40 	sel %d4,%d0,%d7,%d4
80003e86:	1b 66 00 70 	addi %d7,%d6,6
80003e8a:	8f f7 0f 71 	and %d7,%d7,255
80003e8e:	37 05 e1 81 	extr.u %d8,%d5,3,1
80003e92:	0f 73 00 10 	sh %d1,%d3,%d7
80003e96:	a6 41       	or %d1,%d4
80003e98:	2b 41 40 48 	sel %d4,%d8,%d1,%d4
80003e9c:	d7 14 01 77 	insert %d7,%d4,1,%d7,1
80003ea0:	8f d5 1f 00 	sh %d0,%d5,-3
80003ea4:	26 20       	and %d0,%d2
80003ea6:	2b 47 40 40 	sel %d4,%d0,%d7,%d4
80003eaa:	1b 86 00 70 	addi %d7,%d6,8
80003eae:	8f f7 0f 71 	and %d7,%d7,255
80003eb2:	37 05 61 82 	extr.u %d8,%d5,4,1
80003eb6:	0f 73 00 10 	sh %d1,%d3,%d7
80003eba:	a6 41       	or %d1,%d4
80003ebc:	2b 41 40 48 	sel %d4,%d8,%d1,%d4
80003ec0:	d7 14 01 77 	insert %d7,%d4,1,%d7,1
80003ec4:	8f c5 1f 00 	sh %d0,%d5,-4
80003ec8:	26 20       	and %d0,%d2
80003eca:	2b 47 40 40 	sel %d4,%d0,%d7,%d4
80003ece:	1b a6 00 70 	addi %d7,%d6,10
80003ed2:	8f f7 0f 71 	and %d7,%d7,255
80003ed6:	37 05 e1 82 	extr.u %d8,%d5,5,1
80003eda:	0f 73 00 10 	sh %d1,%d3,%d7
80003ede:	a6 41       	or %d1,%d4
80003ee0:	2b 41 40 48 	sel %d4,%d8,%d1,%d4
80003ee4:	d7 14 01 77 	insert %d7,%d4,1,%d7,1
80003ee8:	8f b5 1f 00 	sh %d0,%d5,-5
80003eec:	26 20       	and %d0,%d2
80003eee:	2b 47 40 40 	sel %d4,%d0,%d7,%d4
80003ef2:	1b c6 00 70 	addi %d7,%d6,12
80003ef6:	8f f7 0f 71 	and %d7,%d7,255
80003efa:	37 05 61 83 	extr.u %d8,%d5,6,1
80003efe:	0f 73 00 10 	sh %d1,%d3,%d7
80003f02:	a6 41       	or %d1,%d4
80003f04:	2b 41 40 48 	sel %d4,%d8,%d1,%d4
80003f08:	d7 14 01 77 	insert %d7,%d4,1,%d7,1
80003f0c:	8f a5 1f 00 	sh %d0,%d5,-6
80003f10:	1b e6 00 60 	addi %d6,%d6,14
80003f14:	26 20       	and %d0,%d2
80003f16:	8f f6 0f 61 	and %d6,%d6,255
80003f1a:	2b 47 40 40 	sel %d4,%d0,%d7,%d4
80003f1e:	0f 63 00 30 	sh %d3,%d3,%d6
80003f22:	8f 95 1f 70 	sh %d7,%d5,-7
80003f26:	37 05 e1 53 	extr.u %d5,%d5,7,1
80003f2a:	a6 43       	or %d3,%d4
80003f2c:	2b 43 40 45 	sel %d4,%d5,%d3,%d4
80003f30:	26 27       	and %d7,%d2
80003f32:	d7 14 01 26 	insert %d2,%d4,1,%d6,1
80003f36:	2b 42 40 27 	sel %d2,%d7,%d2,%d4
80003f3a:	00 90       	ret 

80003f3c <IfxCpu_Trap_memoryManagementError>:
80003f3c:	20 08       	sub.a %sp,8
80003f3e:	02 45       	mov %d5,%d4
80003f40:	40 b2       	mov.aa %a2,%a11
80003f42:	4d c0 e1 4f 	mfcr %d4,$core_id
80003f46:	d2 02       	mov %e2,0
80003f48:	8f 74 00 41 	and %d4,%d4,7
80003f4c:	37 53 08 30 	insert %d3,%d3,%d5,0,8
80003f50:	8f 04 01 40 	sh %d4,%d4,16
80003f54:	b7 03 0b 54 	insert %d5,%d3,0,8,11
80003f58:	80 22       	mov.d %d2,%a2
80003f5a:	0f 45 a0 30 	or %d3,%d5,%d4
80003f5e:	89 a2 40 09 	st.d [%sp],%e2
80003f62:	09 a2 c0 09 	ld.da %a2,[%sp]
80003f66:	00 a0       	debug 
80003f68:	0d 00 40 02 	rslcx 
80003f6c:	00 80       	rfe 
80003f6e:	00 90       	ret 

80003f70 <IfxCpu_Trap_internalProtectionError>:
80003f70:	20 08       	sub.a %sp,8
80003f72:	02 45       	mov %d5,%d4
80003f74:	40 b2       	mov.aa %a2,%a11
80003f76:	4d c0 e1 4f 	mfcr %d4,$core_id
80003f7a:	d2 02       	mov %e2,0
80003f7c:	8f 74 00 41 	and %d4,%d4,7
80003f80:	37 53 08 30 	insert %d3,%d3,%d5,0,8
80003f84:	8f 04 01 40 	sh %d4,%d4,16
80003f88:	8f 04 50 51 	or %d5,%d4,256
80003f8c:	b7 03 0b 44 	insert %d4,%d3,0,8,11
80003f90:	80 22       	mov.d %d2,%a2
80003f92:	0f 45 a0 30 	or %d3,%d5,%d4
80003f96:	89 a2 40 09 	st.d [%sp],%e2
80003f9a:	09 a2 c0 09 	ld.da %a2,[%sp]
80003f9e:	00 a0       	debug 
80003fa0:	0d 00 40 02 	rslcx 
80003fa4:	00 80       	rfe 
80003fa6:	00 90       	ret 

80003fa8 <IfxCpu_Trap_instructionError>:
80003fa8:	20 08       	sub.a %sp,8
80003faa:	02 45       	mov %d5,%d4
80003fac:	40 b2       	mov.aa %a2,%a11
80003fae:	4d c0 e1 4f 	mfcr %d4,$core_id
80003fb2:	d2 02       	mov %e2,0
80003fb4:	8f 74 00 41 	and %d4,%d4,7
80003fb8:	37 53 08 30 	insert %d3,%d3,%d5,0,8
80003fbc:	8f 04 01 40 	sh %d4,%d4,16
80003fc0:	b7 f4 81 54 	insert %d5,%d4,15,9,1
80003fc4:	b7 03 0b 44 	insert %d4,%d3,0,8,11
80003fc8:	80 22       	mov.d %d2,%a2
80003fca:	0f 45 a0 30 	or %d3,%d5,%d4
80003fce:	89 a2 40 09 	st.d [%sp],%e2
80003fd2:	09 a2 c0 09 	ld.da %a2,[%sp]
80003fd6:	00 a0       	debug 
80003fd8:	0d 00 40 02 	rslcx 
80003fdc:	00 80       	rfe 
80003fde:	00 90       	ret 

80003fe0 <IfxCpu_Trap_contextManagementError>:
80003fe0:	20 08       	sub.a %sp,8
80003fe2:	02 45       	mov %d5,%d4
80003fe4:	40 b2       	mov.aa %a2,%a11
80003fe6:	4d c0 e1 4f 	mfcr %d4,$core_id
80003fea:	d2 02       	mov %e2,0
80003fec:	8f 74 00 41 	and %d4,%d4,7
80003ff0:	37 53 08 30 	insert %d3,%d3,%d5,0,8
80003ff4:	8f 04 01 40 	sh %d4,%d4,16
80003ff8:	b7 f4 02 54 	insert %d5,%d4,15,8,2
80003ffc:	b7 03 0b 44 	insert %d4,%d3,0,8,11
80004000:	80 22       	mov.d %d2,%a2
80004002:	0f 45 a0 30 	or %d3,%d5,%d4
80004006:	89 a2 40 09 	st.d [%sp],%e2
8000400a:	09 a2 c0 09 	ld.da %a2,[%sp]
8000400e:	00 a0       	debug 
80004010:	0d 00 40 02 	rslcx 
80004014:	00 80       	rfe 
80004016:	00 90       	ret 

80004018 <IfxCpu_Trap_busError>:
80004018:	20 08       	sub.a %sp,8
8000401a:	02 45       	mov %d5,%d4
8000401c:	40 b2       	mov.aa %a2,%a11
8000401e:	4d c0 e1 4f 	mfcr %d4,$core_id
80004022:	d2 02       	mov %e2,0
80004024:	8f 74 00 41 	and %d4,%d4,7
80004028:	37 53 08 30 	insert %d3,%d3,%d5,0,8
8000402c:	8f 04 01 40 	sh %d4,%d4,16
80004030:	b7 f4 01 55 	insert %d5,%d4,15,10,1
80004034:	b7 03 0b 44 	insert %d4,%d3,0,8,11
80004038:	80 22       	mov.d %d2,%a2
8000403a:	0f 45 a0 30 	or %d3,%d5,%d4
8000403e:	89 a2 40 09 	st.d [%sp],%e2
80004042:	09 a2 c0 09 	ld.da %a2,[%sp]
80004046:	00 a0       	debug 
80004048:	0d 00 40 02 	rslcx 
8000404c:	00 80       	rfe 
8000404e:	00 90       	ret 

80004050 <IfxCpu_Trap_assertion>:
80004050:	20 08       	sub.a %sp,8
80004052:	02 45       	mov %d5,%d4
80004054:	40 b2       	mov.aa %a2,%a11
80004056:	4d c0 e1 4f 	mfcr %d4,$core_id
8000405a:	d2 02       	mov %e2,0
8000405c:	8f 74 00 41 	and %d4,%d4,7
80004060:	37 53 08 30 	insert %d3,%d3,%d5,0,8
80004064:	8f 04 01 40 	sh %d4,%d4,16
80004068:	3b 00 50 50 	mov %d5,1280
8000406c:	a6 45       	or %d5,%d4
8000406e:	b7 03 0b 44 	insert %d4,%d3,0,8,11
80004072:	80 22       	mov.d %d2,%a2
80004074:	0f 45 a0 30 	or %d3,%d5,%d4
80004078:	89 a2 40 09 	st.d [%sp],%e2
8000407c:	09 a2 c0 09 	ld.da %a2,[%sp]
80004080:	00 a0       	debug 
80004082:	0d 00 40 02 	rslcx 
80004086:	00 80       	rfe 
80004088:	00 90       	ret 

8000408a <IfxCpu_Trap_systemCall_Cpu0>:
8000408a:	20 08       	sub.a %sp,8
8000408c:	02 45       	mov %d5,%d4
8000408e:	40 b2       	mov.aa %a2,%a11
80004090:	4d c0 e1 4f 	mfcr %d4,$core_id
80004094:	d2 02       	mov %e2,0
80004096:	8f 74 00 41 	and %d4,%d4,7
8000409a:	37 53 08 30 	insert %d3,%d3,%d5,0,8
8000409e:	8f 04 01 40 	sh %d4,%d4,16
800040a2:	b7 f4 82 54 	insert %d5,%d4,15,9,2
800040a6:	b7 03 0b 44 	insert %d4,%d3,0,8,11
800040aa:	80 22       	mov.d %d2,%a2
800040ac:	0f 45 a0 30 	or %d3,%d5,%d4
800040b0:	89 a2 40 09 	st.d [%sp],%e2
800040b4:	09 a2 c0 09 	ld.da %a2,[%sp]
800040b8:	0d 00 40 02 	rslcx 
800040bc:	00 80       	rfe 
800040be:	00 90       	ret 

800040c0 <IfxCpu_Trap_nonMaskableInterrupt>:
800040c0:	20 08       	sub.a %sp,8
800040c2:	02 45       	mov %d5,%d4
800040c4:	40 b2       	mov.aa %a2,%a11
800040c6:	4d c0 e1 4f 	mfcr %d4,$core_id
800040ca:	d2 02       	mov %e2,0
800040cc:	8f 74 00 41 	and %d4,%d4,7
800040d0:	37 53 08 30 	insert %d3,%d3,%d5,0,8
800040d4:	8f 04 01 40 	sh %d4,%d4,16
800040d8:	b7 f4 03 54 	insert %d5,%d4,15,8,3
800040dc:	b7 03 0b 44 	insert %d4,%d3,0,8,11
800040e0:	80 22       	mov.d %d2,%a2
800040e2:	0f 45 a0 30 	or %d3,%d5,%d4
800040e6:	89 a2 40 09 	st.d [%sp],%e2
800040ea:	09 a2 c0 09 	ld.da %a2,[%sp]
800040ee:	0d 00 40 02 	rslcx 
800040f2:	00 80       	rfe 
800040f4:	00 90       	ret 

800040f6 <IfxCpu_Trap_systemCall_Cpu2>:
800040f6:	20 08       	sub.a %sp,8
800040f8:	02 45       	mov %d5,%d4
800040fa:	40 b2       	mov.aa %a2,%a11
800040fc:	4d c0 e1 4f 	mfcr %d4,$core_id
80004100:	d2 02       	mov %e2,0
80004102:	8f 74 00 41 	and %d4,%d4,7
80004106:	37 53 08 30 	insert %d3,%d3,%d5,0,8
8000410a:	8f 04 01 40 	sh %d4,%d4,16
8000410e:	b7 f4 82 54 	insert %d5,%d4,15,9,2
80004112:	b7 03 0b 44 	insert %d4,%d3,0,8,11
80004116:	80 22       	mov.d %d2,%a2
80004118:	0f 45 a0 30 	or %d3,%d5,%d4
8000411c:	89 a2 40 09 	st.d [%sp],%e2
80004120:	09 a2 c0 09 	ld.da %a2,[%sp]
80004124:	0d 00 40 02 	rslcx 
80004128:	00 80       	rfe 
8000412a:	00 90       	ret 

8000412c <IfxCpu_Trap_systemCall_Cpu1>:
8000412c:	20 08       	sub.a %sp,8
8000412e:	02 45       	mov %d5,%d4
80004130:	40 b2       	mov.aa %a2,%a11
80004132:	4d c0 e1 4f 	mfcr %d4,$core_id
80004136:	d2 02       	mov %e2,0
80004138:	8f 74 00 41 	and %d4,%d4,7
8000413c:	37 53 08 30 	insert %d3,%d3,%d5,0,8
80004140:	8f 04 01 40 	sh %d4,%d4,16
80004144:	b7 f4 82 54 	insert %d5,%d4,15,9,2
80004148:	b7 03 0b 44 	insert %d4,%d3,0,8,11
8000414c:	80 22       	mov.d %d2,%a2
8000414e:	0f 45 a0 30 	or %d3,%d5,%d4
80004152:	89 a2 40 09 	st.d [%sp],%e2
80004156:	09 a2 c0 09 	ld.da %a2,[%sp]
8000415a:	0d 00 40 02 	rslcx 
8000415e:	00 80       	rfe 
80004160:	00 90       	ret 

80004162 <IfxCpu_setCoreMode>:
80004162:	91 00 00 d8 	movh.a %a13,32768
80004166:	19 d2 04 a0 	ld.w %d2,[%a13]644 <80000284 <IfxCpu_cfg_indexMap>>
8000416a:	80 48       	mov.d %d8,%a4
8000416c:	d9 dc 04 a0 	lea %a12,[%a13]644 <80000284 <IfxCpu_cfg_indexMap>>
80004170:	5f 28 64 00 	jeq %d8,%d2,80004238 <IfxCpu_setCoreMode+0xd6>
80004174:	19 c2 08 00 	ld.w %d2,[%a12]8
80004178:	5f 28 68 00 	jeq %d8,%d2,80004248 <IfxCpu_setCoreMode+0xe6>
8000417c:	19 c2 10 00 	ld.w %d2,[%a12]16
80004180:	82 39       	mov %d9,3
80004182:	5f 28 66 00 	jeq %d8,%d2,8000424e <IfxCpu_setCoreMode+0xec>
80004186:	1b d4 ff 3f 	addi %d3,%d4,-3
8000418a:	8b 04 20 22 	ne %d2,%d4,0
8000418e:	8b 23 a0 24 	and.ge.u %d2,%d3,2
80004192:	df 02 03 80 	jne %d2,0,80004198 <IfxCpu_setCoreMode+0x36>
80004196:	00 90       	ret 
80004198:	4d c0 e1 2f 	mfcr %d2,$core_id
8000419c:	8f 72 00 21 	and %d2,%d2,7
800041a0:	8b 24 00 a2 	eq %d10,%d4,2
800041a4:	5f 92 31 00 	jeq %d2,%d9,80004206 <IfxCpu_setCoreMode+0xa4>
800041a8:	6d ff 90 f0 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
800041ac:	02 24       	mov %d4,%d2
800041ae:	02 29       	mov %d9,%d2
800041b0:	6d ff 57 ef 	call 8000205e <IfxScuWdt_clearSafetyEndinit>
800041b4:	19 d2 04 a0 	ld.w %d2,[%a13]644
800041b8:	5f 28 56 00 	jeq %d8,%d2,80004264 <IfxCpu_setCoreMode+0x102>
800041bc:	19 c2 08 00 	ld.w %d2,[%a12]8
800041c0:	5f 28 55 00 	jeq %d8,%d2,8000426a <IfxCpu_setCoreMode+0x108>
800041c4:	19 c3 10 00 	ld.w %d3,[%a12]16
800041c8:	82 32       	mov %d2,3
800041ca:	5f 38 45 00 	jeq %d8,%d3,80004254 <IfxCpu_setCoreMode+0xf2>
800041ce:	7b 30 00 3f 	movh %d3,61443
800041d2:	1b 03 00 36 	addi %d3,%d3,24576
800041d6:	60 32       	mov.a %a2,%d3
800041d8:	1b 52 03 20 	addi %d2,%d2,53
800041dc:	06 22       	sh %d2,2
800041de:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
800041e2:	02 94       	mov %d4,%d9
800041e4:	54 23       	ld.w %d3,[%a2]
800041e6:	37 a3 02 30 	insert %d3,%d3,%d10,0,2
800041ea:	74 23       	st.w [%a2],%d3
800041ec:	6d ff 9c f0 	call 80002324 <IfxScuWdt_setSafetyEndinit>
800041f0:	60 82       	mov.a %a2,%d8
800041f2:	bb 00 d0 2f 	mov.u %d2,64768
800041f6:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
800041fa:	54 22       	ld.w %d2,[%a2]
800041fc:	b7 22 82 20 	insert %d2,%d2,2,1,2
80004200:	74 22       	st.w [%a2],%d2
80004202:	82 12       	mov %d2,1
80004204:	00 90       	ret 
80004206:	6d ff 50 f0 	call 800022a6 <IfxScuWdt_getCpuWatchdogPassword>
8000420a:	02 24       	mov %d4,%d2
8000420c:	02 28       	mov %d8,%d2
8000420e:	6d ff 05 ef 	call 80002018 <IfxScuWdt_clearCpuEndinit>
80004212:	7b 30 00 3f 	movh %d3,61443
80004216:	1b 03 00 36 	addi %d3,%d3,24576
8000421a:	60 32       	mov.a %a2,%d3
8000421c:	1b 59 03 20 	addi %d2,%d9,53
80004220:	06 22       	sh %d2,2
80004222:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
80004226:	02 84       	mov %d4,%d8
80004228:	54 23       	ld.w %d3,[%a2]
8000422a:	37 a3 02 30 	insert %d3,%d3,%d10,0,2
8000422e:	74 23       	st.w [%a2],%d3
80004230:	6d ff 57 f0 	call 800022de <IfxScuWdt_setCpuEndinit>
80004234:	82 12       	mov %d2,1
80004236:	00 90       	ret 
80004238:	82 02       	mov %d2,0
8000423a:	06 32       	sh %d2,3
8000423c:	01 c2 00 26 	addsc.a %a2,%a12,%d2,0
80004240:	19 29 04 00 	ld.w %d9,[%a2]4
80004244:	1d ff a1 ff 	j 80004186 <IfxCpu_setCoreMode+0x24>
80004248:	82 12       	mov %d2,1
8000424a:	1d ff f8 ff 	j 8000423a <IfxCpu_setCoreMode+0xd8>
8000424e:	82 22       	mov %d2,2
80004250:	1d ff f5 ff 	j 8000423a <IfxCpu_setCoreMode+0xd8>
80004254:	82 22       	mov %d2,2
80004256:	06 32       	sh %d2,3
80004258:	01 c2 00 c6 	addsc.a %a12,%a12,%d2,0
8000425c:	19 c2 04 00 	ld.w %d2,[%a12]4
80004260:	1d ff b7 ff 	j 800041ce <IfxCpu_setCoreMode+0x6c>
80004264:	82 02       	mov %d2,0
80004266:	1d ff f8 ff 	j 80004256 <IfxCpu_setCoreMode+0xf4>
8000426a:	82 12       	mov %d2,1
8000426c:	1d ff f5 ff 	j 80004256 <IfxCpu_setCoreMode+0xf4>

80004270 <IfxCpu_startCore>:
80004270:	02 43       	mov %d3,%d4
80004272:	4d c0 e1 2f 	mfcr %d2,$core_id
80004276:	91 00 00 38 	movh.a %a3,32768
8000427a:	8f 72 00 21 	and %d2,%d2,7
8000427e:	82 04       	mov %d4,0
80004280:	d9 32 04 a0 	lea %a2,[%a3]644 <80000284 <IfxCpu_cfg_indexMap>>
80004284:	ff 32 06 80 	jge.u %d2,3,80004290 <IfxCpu_startCore+0x20>
80004288:	06 32       	sh %d2,3
8000428a:	01 22 00 56 	addsc.a %a5,%a2,%d2,0
8000428e:	54 54       	ld.w %d4,[%a5]
80004290:	80 42       	mov.d %d2,%a4
80004292:	82 08       	mov %d8,0
80004294:	5f 42 0b 00 	jeq %d2,%d4,800042aa <IfxCpu_startCore+0x3a>
80004298:	bb 80 e0 2f 	mov.u %d2,65032
8000429c:	01 42 00 56 	addsc.a %a5,%a4,%d2,0
800042a0:	82 18       	mov %d8,1
800042a2:	54 52       	ld.w %d2,[%a5]
800042a4:	37 23 01 20 	insert %d2,%d3,%d2,0,1
800042a8:	74 52       	st.w [%a5],%d2
800042aa:	19 32 04 a0 	ld.w %d2,[%a3]644 <80000284 <IfxCpu_cfg_indexMap>>
800042ae:	80 43       	mov.d %d3,%a4
800042b0:	5f 23 39 00 	jeq %d3,%d2,80004322 <IfxCpu_startCore+0xb2>
800042b4:	19 22 08 00 	ld.w %d2,[%a2]8
800042b8:	5f 23 3d 00 	jeq %d3,%d2,80004332 <IfxCpu_startCore+0xc2>
800042bc:	19 22 10 00 	ld.w %d2,[%a2]16
800042c0:	80 44       	mov.d %d4,%a4
800042c2:	82 33       	mov %d3,3
800042c4:	5f 24 3a 00 	jeq %d4,%d2,80004338 <IfxCpu_startCore+0xc8>
800042c8:	4d c0 e1 2f 	mfcr %d2,$core_id
800042cc:	8f 72 00 21 	and %d2,%d2,7
800042d0:	5f 32 25 00 	jeq %d2,%d3,8000431a <IfxCpu_startCore+0xaa>
800042d4:	bb 00 d0 2f 	mov.u %d2,64768
800042d8:	01 42 00 26 	addsc.a %a2,%a4,%d2,0
800042dc:	54 22       	ld.w %d2,[%a2]
800042de:	37 02 e2 40 	extr.u %d4,%d2,1,2
800042e2:	df 14 17 00 	jeq %d4,1,80004310 <IfxCpu_startCore+0xa0>
800042e6:	37 02 e2 20 	extr.u %d2,%d2,1,2
800042ea:	df 02 11 80 	jne %d2,0,8000430c <IfxCpu_startCore+0x9c>
800042ee:	8f 23 00 20 	sh %d2,%d3,2
800042f2:	7b 30 00 3f 	movh %d3,61443
800042f6:	1b 43 0d 36 	addi %d3,%d3,24788
800042fa:	60 32       	mov.a %a2,%d3
800042fc:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
80004300:	54 22       	ld.w %d2,[%a2]
80004302:	37 02 63 24 	extr.u %d2,%d2,8,3
80004306:	df 12 03 00 	jeq %d2,1,8000430c <IfxCpu_startCore+0x9c>
8000430a:	54 22       	ld.w %d2,[%a2]
8000430c:	02 82       	mov %d2,%d8
8000430e:	00 90       	ret 
80004310:	6d ff 29 ff 	call 80004162 <IfxCpu_setCoreMode>
80004314:	26 28       	and %d8,%d2
80004316:	02 82       	mov %d2,%d8
80004318:	00 90       	ret 
8000431a:	4d 00 d0 2f 	mfcr %d2,$dbgsr
8000431e:	1d ff e0 ff 	j 800042de <IfxCpu_startCore+0x6e>
80004322:	82 02       	mov %d2,0
80004324:	06 32       	sh %d2,3
80004326:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
8000432a:	19 23 04 00 	ld.w %d3,[%a2]4
8000432e:	1d ff cd ff 	j 800042c8 <IfxCpu_startCore+0x58>
80004332:	82 12       	mov %d2,1
80004334:	1d ff f8 ff 	j 80004324 <IfxCpu_startCore+0xb4>
80004338:	82 22       	mov %d2,2
8000433a:	1d ff f5 ff 	j 80004324 <IfxCpu_startCore+0xb4>

8000433e <IfxCpu_waitEvent>:
8000433e:	80 42       	mov.d %d2,%a4
80004340:	b7 02 1c 20 	insert %d2,%d2,0,0,28
80004344:	7b 00 00 3d 	movh %d3,53248
80004348:	40 4c       	mov.aa %a12,%a4
8000434a:	02 48       	mov %d8,%d4
8000434c:	5f 32 0e 80 	jne %d2,%d3,80004368 <IfxCpu_waitEvent+0x2a>
80004350:	4d c0 e1 2f 	mfcr %d2,$core_id
80004354:	80 43       	mov.d %d3,%a4
80004356:	b7 03 0c 3a 	insert %d3,%d3,0,20,12
8000435a:	8f c2 01 20 	sh %d2,%d2,28
8000435e:	b7 f3 03 3e 	insert %d3,%d3,15,28,3
80004362:	0b 23 80 20 	sub %d2,%d3,%d2
80004366:	60 2c       	mov.a %a12,%d2
80004368:	6d ff e5 ea 	call 80001932 <IfxScuCcu_getSourceFrequency>
8000436c:	91 30 00 2f 	movh.a %a2,61443
80004370:	19 23 34 06 	ld.w %d3,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
80004374:	4b 08 61 81 	utof %d8,%d8
80004378:	37 03 64 34 	extr.u %d3,%d3,8,4
8000437c:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
80004380:	4b 03 41 31 	itof %d3,%d3
80004384:	85 f4 10 00 	ld.w %d4,f0000010 <_SMALL_DATA4_+0x5fff8010>
80004388:	4b 32 51 30 	div.f %d3,%d2,%d3
8000438c:	7b a0 47 24 	movh %d2,17530
80004390:	4b 23 51 30 	div.f %d3,%d3,%d2
80004394:	4b 83 41 30 	mul.f %d3,%d3,%d8
80004398:	4b 03 71 31 	ftouz %d3,%d3
8000439c:	1d 00 08 00 	j 800043ac <IfxCpu_waitEvent+0x6e>
800043a0:	00 00       	nop 
800043a2:	85 f2 10 00 	ld.w %d2,f0000010 <_SMALL_DATA4_+0x5fff8010>
800043a6:	a2 42       	sub %d2,%d4
800043a8:	7f 32 09 80 	jge.u %d2,%d3,800043ba <IfxCpu_waitEvent+0x7c>
800043ac:	54 c2       	ld.w %d2,[%a12]
800043ae:	8f 72 00 21 	and %d2,%d2,7
800043b2:	df 72 f7 ff 	jne %d2,7,800043a0 <IfxCpu_waitEvent+0x62>
800043b6:	82 02       	mov %d2,0
800043b8:	00 90       	ret 
800043ba:	82 12       	mov %d2,1
800043bc:	00 90       	ret 

800043be <IfxCpu_emitEvent>:
800043be:	4d c0 e1 2f 	mfcr %d2,$core_id
800043c2:	82 13       	mov %d3,1
800043c4:	57 30 21 22 	imask %e2,%d3,%d2,1
800043c8:	49 42 40 08 	ldmst [%a4]0,%e2
800043cc:	00 90       	ret 

800043ce <hardware_init_hook>:
800043ce:	00 90       	ret 

800043d0 <software_init_hook>:
800043d0:	00 90       	ret 

800043d2 <_Core0_start>:
800043d2:	91 30 00 2f 	movh.a %a2,61443
800043d6:	19 22 00 46 	ld.w %d2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
800043da:	91 20 00 37 	movh.a %a3,28674
800043de:	37 02 6e 21 	extr.u %d2,%d2,2,14
800043e2:	d9 22 00 46 	lea %a2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
800043e6:	8f f2 83 81 	xor %d8,%d2,63
800043ea:	80 32       	mov.d %d2,%a3
800043ec:	1b 02 60 29 	addi %d2,%d2,-27136
800043f0:	60 2a       	mov.a %sp,%d2
800043f2:	0d 00 80 04 	dsync 
800043f6:	3b 00 98 20 	mov %d2,2432
800043fa:	cd 42 e0 0f 	mtcr $psw,%d2
800043fe:	4d 00 e0 2f 	mfcr %d2,$pcxi
80004402:	b7 02 14 20 	insert %d2,%d2,0,0,20
80004406:	cd 02 e0 0f 	mtcr $pcxi,%d2
8000440a:	82 12       	mov %d2,1
8000440c:	cd 42 20 09 	mtcr $pcon1,%d2
80004410:	4d c0 e1 2f 	mfcr %d2,$core_id
80004414:	8f 72 00 21 	and %d2,%d2,7
80004418:	01 22 03 26 	addsc.a %a2,%a2,%d2,3
8000441c:	01 22 02 26 	addsc.a %a2,%a2,%d2,2
80004420:	54 22       	ld.w %d2,[%a2]
80004422:	54 23       	ld.w %d3,[%a2]
80004424:	37 02 6e 21 	extr.u %d2,%d2,2,14
80004428:	8f f2 83 21 	xor %d2,%d2,63
8000442c:	6f 13 43 81 	jnz.t %d3,1,800046b2 <_Core0_start+0x2e0>
80004430:	8f 22 00 30 	sh %d3,%d2,2
80004434:	54 22       	ld.w %d2,[%a2]
80004436:	b7 02 10 20 	insert %d2,%d2,0,0,16
8000443a:	a6 32       	or %d2,%d3
8000443c:	8f 22 40 21 	or %d2,%d2,2
80004440:	74 22       	st.w [%a2],%d2
80004442:	54 22       	ld.w %d2,[%a2]
80004444:	6f 02 ff ff 	jnz.t %d2,0,80004442 <_Core0_start+0x70>
80004448:	82 02       	mov %d2,0
8000444a:	cd c2 20 09 	mtcr $pcon0,%d2
8000444e:	54 22       	ld.w %d2,[%a2]
80004450:	6f 12 09 00 	jz.t %d2,1,80004462 <_Core0_start+0x90>
80004454:	54 22       	ld.w %d2,[%a2]
80004456:	b7 02 10 20 	insert %d2,%d2,0,0,16
8000445a:	a6 32       	or %d2,%d3
8000445c:	8f 12 40 21 	or %d2,%d2,1
80004460:	74 22       	st.w [%a2],%d2
80004462:	54 22       	ld.w %d2,[%a2]
80004464:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004468:	a6 32       	or %d2,%d3
8000446a:	8f 32 40 21 	or %d2,%d2,3
8000446e:	74 22       	st.w [%a2],%d2
80004470:	54 22       	ld.w %d2,[%a2]
80004472:	6f 02 ff 7f 	jz.t %d2,0,80004470 <_Core0_start+0x9e>
80004476:	0d 00 c0 04 	isync 
8000447a:	4d c0 e1 2f 	mfcr %d2,$core_id
8000447e:	7b 30 00 3f 	movh %d3,61443
80004482:	1b 03 10 36 	addi %d3,%d3,24832
80004486:	8f 72 00 21 	and %d2,%d2,7
8000448a:	13 c2 20 23 	madd %d2,%d3,%d2,12
8000448e:	60 22       	mov.a %a2,%d2
80004490:	54 22       	ld.w %d2,[%a2]
80004492:	54 23       	ld.w %d3,[%a2]
80004494:	37 02 6e 21 	extr.u %d2,%d2,2,14
80004498:	8f f2 83 21 	xor %d2,%d2,63
8000449c:	6f 13 ff 80 	jnz.t %d3,1,8000469a <_Core0_start+0x2c8>
800044a0:	8f 22 00 30 	sh %d3,%d2,2
800044a4:	54 22       	ld.w %d2,[%a2]
800044a6:	b7 02 10 20 	insert %d2,%d2,0,0,16
800044aa:	a6 32       	or %d2,%d3
800044ac:	8f 22 40 21 	or %d2,%d2,2
800044b0:	74 22       	st.w [%a2],%d2
800044b2:	54 22       	ld.w %d2,[%a2]
800044b4:	6f 02 ff ff 	jnz.t %d2,0,800044b2 <_Core0_start+0xe0>
800044b8:	82 22       	mov %d2,2
800044ba:	cd 02 04 09 	mtcr $dcon0,%d2
800044be:	54 22       	ld.w %d2,[%a2]
800044c0:	6f 12 09 00 	jz.t %d2,1,800044d2 <_Core0_start+0x100>
800044c4:	54 22       	ld.w %d2,[%a2]
800044c6:	b7 02 10 20 	insert %d2,%d2,0,0,16
800044ca:	a6 32       	or %d2,%d3
800044cc:	8f 12 40 21 	or %d2,%d2,1
800044d0:	74 22       	st.w [%a2],%d2
800044d2:	54 22       	ld.w %d2,[%a2]
800044d4:	b7 02 10 20 	insert %d2,%d2,0,0,16
800044d8:	a6 32       	or %d2,%d3
800044da:	8f 32 40 21 	or %d2,%d2,3
800044de:	74 22       	st.w [%a2],%d2
800044e0:	54 22       	ld.w %d2,[%a2]
800044e2:	6f 02 ff 7f 	jz.t %d2,0,800044e0 <_Core0_start+0x10e>
800044e6:	0d 00 c0 04 	isync 
800044ea:	91 30 00 2f 	movh.a %a2,61443
800044ee:	19 22 00 46 	ld.w %d2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
800044f2:	d9 22 00 46 	lea %a2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
800044f6:	8f 28 00 30 	sh %d3,%d8,2
800044fa:	6f 12 09 00 	jz.t %d2,1,8000450c <_Core0_start+0x13a>
800044fe:	54 22       	ld.w %d2,[%a2]
80004500:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004504:	a6 32       	or %d2,%d3
80004506:	8f 12 40 21 	or %d2,%d2,1
8000450a:	74 22       	st.w [%a2],%d2
8000450c:	91 30 00 2f 	movh.a %a2,61443
80004510:	19 22 00 46 	ld.w %d2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
80004514:	d9 22 00 46 	lea %a2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
80004518:	b7 02 10 20 	insert %d2,%d2,0,0,16
8000451c:	a6 32       	or %d2,%d3
8000451e:	8f 22 40 21 	or %d2,%d2,2
80004522:	74 22       	st.w [%a2],%d2
80004524:	54 22       	ld.w %d2,[%a2]
80004526:	6f 02 ff ff 	jnz.t %d2,0,80004524 <_Core0_start+0x152>
8000452a:	91 00 00 38 	movh.a %a3,32768
8000452e:	80 32       	mov.d %d2,%a3
80004530:	1b 02 10 20 	addi %d2,%d2,256
80004534:	cd 42 e2 0f 	mtcr $btv,%d2
80004538:	91 f0 01 38 	movh.a %a3,32799
8000453c:	80 32       	mov.d %d2,%a3
8000453e:	1b 02 00 24 	addi %d2,%d2,16384
80004542:	cd 02 e2 0f 	mtcr $biv,%d2
80004546:	91 20 00 37 	movh.a %a3,28674
8000454a:	80 32       	mov.d %d2,%a3
8000454c:	1b 02 b0 29 	addi %d2,%d2,-25856
80004550:	cd 82 e2 0f 	mtcr $isp,%d2
80004554:	54 22       	ld.w %d2,[%a2]
80004556:	6f 12 09 00 	jz.t %d2,1,80004568 <_Core0_start+0x196>
8000455a:	54 22       	ld.w %d2,[%a2]
8000455c:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004560:	a6 32       	or %d2,%d3
80004562:	8f 12 40 21 	or %d2,%d2,1
80004566:	74 22       	st.w [%a2],%d2
80004568:	91 30 00 2f 	movh.a %a2,61443
8000456c:	19 22 00 46 	ld.w %d2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
80004570:	d9 22 00 46 	lea %a2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
80004574:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004578:	a6 32       	or %d2,%d3
8000457a:	8f 32 40 21 	or %d2,%d2,3
8000457e:	74 22       	st.w [%a2],%d2
80004580:	54 22       	ld.w %d2,[%a2]
80004582:	6f 02 ff 7f 	jz.t %d2,0,80004580 <_Core0_start+0x1ae>
80004586:	91 10 00 26 	movh.a %a2,24577
8000458a:	80 22       	mov.d %d2,%a2
8000458c:	1b 02 00 28 	addi %d2,%d2,-32768
80004590:	60 20       	mov.a %a0,%d2
80004592:	91 10 00 28 	movh.a %a2,32769
80004596:	80 22       	mov.d %d2,%a2
80004598:	1b 02 00 28 	addi %d2,%d2,-32768
8000459c:	60 21       	mov.a %a1,%d2
8000459e:	91 10 00 28 	movh.a %a2,32769
800045a2:	80 22       	mov.d %d2,%a2
800045a4:	1b 02 00 28 	addi %d2,%d2,-32768
800045a8:	60 28       	mov.a %a8,%d2
800045aa:	91 10 00 29 	movh.a %a2,36865
800045ae:	80 22       	mov.d %d2,%a2
800045b0:	1b 02 00 28 	addi %d2,%d2,-32768
800045b4:	60 29       	mov.a %a9,%d2
800045b6:	91 20 00 37 	movh.a %a3,28674
800045ba:	91 20 00 27 	movh.a %a2,28674
800045be:	d9 33 c0 09 	lea %a3,[%a3]-25600 <70019c00 <__CSA0>>
800045c2:	d9 22 c0 0b 	lea %a2,[%a2]-17408 <7001bc00 <__CSA0_END>>
800045c6:	01 32 20 20 	sub.a %a2,%a2,%a3
800045ca:	80 22       	mov.d %d2,%a2
800045cc:	8f a2 1f 70 	sh %d7,%d2,-6
800045d0:	40 32       	mov.aa %a2,%a3
800045d2:	1b d7 ff 0f 	addi %d0,%d7,-3
800045d6:	82 03       	mov %d3,0
800045d8:	80 32       	mov.d %d2,%a3
800045da:	7b f0 00 40 	movh %d4,15
800045de:	df 07 27 00 	jeq %d7,0,8000462c <_Core0_start+0x25a>
800045e2:	37 02 70 53 	extr.u %d5,%d2,6,16
800045e6:	8f 42 1f 60 	sh %d6,%d2,-12
800045ea:	26 46       	and %d6,%d4
800045ec:	a6 65       	or %d5,%d6
800045ee:	df 03 16 00 	jeq %d3,0,8000461a <_Core0_start+0x248>
800045f2:	74 25       	st.w [%a2],%d5
800045f4:	5f 03 04 80 	jne %d3,%d0,800045fc <_Core0_start+0x22a>
800045f8:	cd c5 e3 0f 	mtcr $lcx,%d5
800045fc:	c2 13       	add %d3,1
800045fe:	60 22       	mov.a %a2,%d2
80004600:	1b 02 04 50 	addi %d5,%d2,64
80004604:	5f 37 0f 00 	jeq %d7,%d3,80004622 <_Core0_start+0x250>
80004608:	02 52       	mov %d2,%d5
8000460a:	37 02 70 53 	extr.u %d5,%d2,6,16
8000460e:	8f 42 1f 60 	sh %d6,%d2,-12
80004612:	26 46       	and %d6,%d4
80004614:	a6 65       	or %d5,%d6
80004616:	df 03 ee ff 	jne %d3,0,800045f2 <_Core0_start+0x220>
8000461a:	cd 85 e3 0f 	mtcr $fcx,%d5
8000461e:	1d ff eb ff 	j 800045f4 <_Core0_start+0x222>
80004622:	1b f7 ff 2f 	addi %d2,%d7,-1
80004626:	06 62       	sh %d2,6
80004628:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
8000462c:	82 02       	mov %d2,0
8000462e:	74 22       	st.w [%a2],%d2
80004630:	6d ff 4c ee 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
80004634:	02 84       	mov %d4,%d8
80004636:	02 29       	mov %d9,%d2
80004638:	6d ff 35 ed 	call 800020a2 <IfxScuWdt_disableCpuWatchdog>
8000463c:	02 94       	mov %d4,%d9
8000463e:	6d ff 71 ed 	call 80002120 <IfxScuWdt_disableSafetyWatchdog>
80004642:	6d ff c6 fe 	call 800043ce <hardware_init_hook>
80004646:	6d 00 15 03 	call 80004c70 <Ifx_C_Init>
8000464a:	6d 00 e1 0a 	call 80005c0c <_init>
8000464e:	6d ff c1 fe 	call 800043d0 <software_init_hook>
80004652:	02 84       	mov %d4,%d8
80004654:	6d ff a8 ed 	call 800021a4 <IfxScuWdt_enableCpuWatchdog>
80004658:	02 94       	mov %d4,%d9
8000465a:	6d ff e4 ed 	call 80002222 <IfxScuWdt_enableSafetyWatchdog>
8000465e:	91 00 00 48 	movh.a %a4,32768
80004662:	d9 44 14 e0 	lea %a4,[%a4]916 <80000394 <IfxScuCcu_defaultClockConfig>>
80004666:	6d ff 31 ea 	call 80001ac8 <IfxScuCcu_init>
8000466a:	91 00 00 28 	movh.a %a2,32768
8000466e:	80 22       	mov.d %d2,%a2
80004670:	1b a2 6c 44 	addi %d4,%d2,18122
80004674:	91 30 88 4f 	movh.a %a4,63619
80004678:	6d ff fc fd 	call 80004270 <IfxCpu_startCore>
8000467c:	91 00 00 28 	movh.a %a2,32768
80004680:	80 22       	mov.d %d2,%a2
80004682:	1b 82 96 44 	addi %d4,%d2,18792
80004686:	91 50 88 4f 	movh.a %a4,63621
8000468a:	6d ff f3 fd 	call 80004270 <IfxCpu_startCore>
8000468e:	91 00 00 28 	movh.a %a2,32768
80004692:	d9 22 36 d5 	lea %a2,[%a2]21366 <80005376 <core0_main>>
80004696:	dc 02       	ji %a2
80004698:	00 90       	ret 
8000469a:	54 24       	ld.w %d4,[%a2]
8000469c:	8f 22 00 30 	sh %d3,%d2,2
800046a0:	b7 04 10 40 	insert %d4,%d4,0,0,16
800046a4:	0f 34 a0 20 	or %d2,%d4,%d3
800046a8:	8f 12 40 21 	or %d2,%d2,1
800046ac:	74 22       	st.w [%a2],%d2
800046ae:	1d ff fb fe 	j 800044a4 <_Core0_start+0xd2>
800046b2:	54 24       	ld.w %d4,[%a2]
800046b4:	8f 22 00 30 	sh %d3,%d2,2
800046b8:	b7 04 10 40 	insert %d4,%d4,0,0,16
800046bc:	0f 34 a0 20 	or %d2,%d4,%d3
800046c0:	8f 12 40 21 	or %d2,%d2,1
800046c4:	74 22       	st.w [%a2],%d2
800046c6:	1d ff b7 fe 	j 80004434 <_Core0_start+0x62>

800046ca <_Core1_start>:
800046ca:	91 30 00 2f 	movh.a %a2,61443
800046ce:	19 22 0c 46 	ld.w %d2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
800046d2:	d9 22 0c 46 	lea %a2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
800046d6:	37 02 6e 21 	extr.u %d2,%d2,2,14
800046da:	91 20 00 26 	movh.a %a2,24578
800046de:	8f f2 83 41 	xor %d4,%d2,63
800046e2:	80 22       	mov.d %d2,%a2
800046e4:	1b 02 60 2b 	addi %d2,%d2,-18944
800046e8:	60 2a       	mov.a %sp,%d2
800046ea:	0d 00 80 04 	dsync 
800046ee:	3b 00 98 20 	mov %d2,2432
800046f2:	cd 42 e0 0f 	mtcr $psw,%d2
800046f6:	4d 00 e0 2f 	mfcr %d2,$pcxi
800046fa:	b7 02 14 20 	insert %d2,%d2,0,0,20
800046fe:	cd 02 e0 0f 	mtcr $pcxi,%d2
80004702:	82 12       	mov %d2,1
80004704:	cd 42 20 09 	mtcr $pcon1,%d2
80004708:	4d c0 e1 2f 	mfcr %d2,$core_id
8000470c:	7b 30 00 3f 	movh %d3,61443
80004710:	1b 03 10 36 	addi %d3,%d3,24832
80004714:	8f 72 00 21 	and %d2,%d2,7
80004718:	13 c2 20 23 	madd %d2,%d3,%d2,12
8000471c:	60 22       	mov.a %a2,%d2
8000471e:	54 22       	ld.w %d2,[%a2]
80004720:	54 23       	ld.w %d3,[%a2]
80004722:	37 02 6e 21 	extr.u %d2,%d2,2,14
80004726:	8f f2 83 21 	xor %d2,%d2,63
8000472a:	6f 13 13 81 	jnz.t %d3,1,80004950 <_Core1_start+0x286>
8000472e:	8f 22 00 30 	sh %d3,%d2,2
80004732:	54 22       	ld.w %d2,[%a2]
80004734:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004738:	a6 32       	or %d2,%d3
8000473a:	8f 22 40 21 	or %d2,%d2,2
8000473e:	74 22       	st.w [%a2],%d2
80004740:	54 22       	ld.w %d2,[%a2]
80004742:	6f 02 ff ff 	jnz.t %d2,0,80004740 <_Core1_start+0x76>
80004746:	82 02       	mov %d2,0
80004748:	cd c2 20 09 	mtcr $pcon0,%d2
8000474c:	54 22       	ld.w %d2,[%a2]
8000474e:	6f 12 09 00 	jz.t %d2,1,80004760 <_Core1_start+0x96>
80004752:	54 22       	ld.w %d2,[%a2]
80004754:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004758:	a6 32       	or %d2,%d3
8000475a:	8f 12 40 21 	or %d2,%d2,1
8000475e:	74 22       	st.w [%a2],%d2
80004760:	54 22       	ld.w %d2,[%a2]
80004762:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004766:	a6 32       	or %d2,%d3
80004768:	8f 32 40 21 	or %d2,%d2,3
8000476c:	74 22       	st.w [%a2],%d2
8000476e:	54 22       	ld.w %d2,[%a2]
80004770:	6f 02 ff 7f 	jz.t %d2,0,8000476e <_Core1_start+0xa4>
80004774:	0d 00 c0 04 	isync 
80004778:	4d c0 e1 2f 	mfcr %d2,$core_id
8000477c:	7b 30 00 3f 	movh %d3,61443
80004780:	1b 03 10 36 	addi %d3,%d3,24832
80004784:	8f 72 00 21 	and %d2,%d2,7
80004788:	13 c2 20 23 	madd %d2,%d3,%d2,12
8000478c:	60 22       	mov.a %a2,%d2
8000478e:	54 22       	ld.w %d2,[%a2]
80004790:	54 23       	ld.w %d3,[%a2]
80004792:	37 02 6e 21 	extr.u %d2,%d2,2,14
80004796:	8f f2 83 21 	xor %d2,%d2,63
8000479a:	6f 13 cf 80 	jnz.t %d3,1,80004938 <_Core1_start+0x26e>
8000479e:	8f 22 00 30 	sh %d3,%d2,2
800047a2:	54 22       	ld.w %d2,[%a2]
800047a4:	b7 02 10 20 	insert %d2,%d2,0,0,16
800047a8:	a6 32       	or %d2,%d3
800047aa:	8f 22 40 21 	or %d2,%d2,2
800047ae:	74 22       	st.w [%a2],%d2
800047b0:	54 22       	ld.w %d2,[%a2]
800047b2:	6f 02 ff ff 	jnz.t %d2,0,800047b0 <_Core1_start+0xe6>
800047b6:	82 02       	mov %d2,0
800047b8:	cd 02 04 09 	mtcr $dcon0,%d2
800047bc:	54 22       	ld.w %d2,[%a2]
800047be:	6f 12 09 00 	jz.t %d2,1,800047d0 <_Core1_start+0x106>
800047c2:	54 22       	ld.w %d2,[%a2]
800047c4:	b7 02 10 20 	insert %d2,%d2,0,0,16
800047c8:	a6 32       	or %d2,%d3
800047ca:	8f 12 40 21 	or %d2,%d2,1
800047ce:	74 22       	st.w [%a2],%d2
800047d0:	54 22       	ld.w %d2,[%a2]
800047d2:	b7 02 10 20 	insert %d2,%d2,0,0,16
800047d6:	a6 32       	or %d2,%d3
800047d8:	8f 32 40 21 	or %d2,%d2,3
800047dc:	74 22       	st.w [%a2],%d2
800047de:	54 22       	ld.w %d2,[%a2]
800047e0:	6f 02 ff 7f 	jz.t %d2,0,800047de <_Core1_start+0x114>
800047e4:	0d 00 c0 04 	isync 
800047e8:	91 30 00 2f 	movh.a %a2,61443
800047ec:	19 22 0c 46 	ld.w %d2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
800047f0:	d9 22 0c 46 	lea %a2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
800047f4:	06 24       	sh %d4,2
800047f6:	6f 12 09 00 	jz.t %d2,1,80004808 <_Core1_start+0x13e>
800047fa:	54 22       	ld.w %d2,[%a2]
800047fc:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004800:	a6 42       	or %d2,%d4
80004802:	8f 12 40 21 	or %d2,%d2,1
80004806:	74 22       	st.w [%a2],%d2
80004808:	91 30 00 2f 	movh.a %a2,61443
8000480c:	19 22 0c 46 	ld.w %d2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
80004810:	d9 22 0c 46 	lea %a2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
80004814:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004818:	a6 42       	or %d2,%d4
8000481a:	8f 22 40 21 	or %d2,%d2,2
8000481e:	74 22       	st.w [%a2],%d2
80004820:	54 22       	ld.w %d2,[%a2]
80004822:	6f 02 ff ff 	jnz.t %d2,0,80004820 <_Core1_start+0x156>
80004826:	91 f0 01 38 	movh.a %a3,32799
8000482a:	80 32       	mov.d %d2,%a3
8000482c:	1b 02 20 26 	addi %d2,%d2,25088
80004830:	cd 42 e2 0f 	mtcr $btv,%d2
80004834:	91 f0 01 38 	movh.a %a3,32799
80004838:	80 32       	mov.d %d2,%a3
8000483a:	1b 02 00 24 	addi %d2,%d2,16384
8000483e:	cd 02 e2 0f 	mtcr $biv,%d2
80004842:	91 20 00 36 	movh.a %a3,24578
80004846:	80 32       	mov.d %d2,%a3
80004848:	1b 02 b0 2b 	addi %d2,%d2,-17664
8000484c:	cd 82 e2 0f 	mtcr $isp,%d2
80004850:	54 22       	ld.w %d2,[%a2]
80004852:	6f 12 09 00 	jz.t %d2,1,80004864 <_Core1_start+0x19a>
80004856:	54 22       	ld.w %d2,[%a2]
80004858:	b7 02 10 20 	insert %d2,%d2,0,0,16
8000485c:	a6 42       	or %d2,%d4
8000485e:	8f 12 40 21 	or %d2,%d2,1
80004862:	74 22       	st.w [%a2],%d2
80004864:	91 30 00 2f 	movh.a %a2,61443
80004868:	19 22 0c 46 	ld.w %d2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
8000486c:	d9 22 0c 46 	lea %a2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
80004870:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004874:	a6 42       	or %d2,%d4
80004876:	8f 32 40 21 	or %d2,%d2,3
8000487a:	74 22       	st.w [%a2],%d2
8000487c:	54 22       	ld.w %d2,[%a2]
8000487e:	6f 02 ff 7f 	jz.t %d2,0,8000487c <_Core1_start+0x1b2>
80004882:	91 10 00 26 	movh.a %a2,24577
80004886:	80 22       	mov.d %d2,%a2
80004888:	1b 02 00 28 	addi %d2,%d2,-32768
8000488c:	60 20       	mov.a %a0,%d2
8000488e:	91 10 00 28 	movh.a %a2,32769
80004892:	80 22       	mov.d %d2,%a2
80004894:	1b 02 00 28 	addi %d2,%d2,-32768
80004898:	60 21       	mov.a %a1,%d2
8000489a:	91 10 00 28 	movh.a %a2,32769
8000489e:	80 22       	mov.d %d2,%a2
800048a0:	1b 02 00 28 	addi %d2,%d2,-32768
800048a4:	60 28       	mov.a %a8,%d2
800048a6:	91 10 00 29 	movh.a %a2,36865
800048aa:	80 22       	mov.d %d2,%a2
800048ac:	1b 02 00 28 	addi %d2,%d2,-32768
800048b0:	60 29       	mov.a %a9,%d2
800048b2:	91 20 00 36 	movh.a %a3,24578
800048b6:	91 20 00 26 	movh.a %a2,24578
800048ba:	d9 33 c0 0b 	lea %a3,[%a3]-17408 <6001bc00 <__CSA1>>
800048be:	d9 22 c0 0d 	lea %a2,[%a2]-9216 <6001dc00 <__CSA1_END>>
800048c2:	01 32 20 20 	sub.a %a2,%a2,%a3
800048c6:	80 22       	mov.d %d2,%a2
800048c8:	8f a2 1f 60 	sh %d6,%d2,-6
800048cc:	40 32       	mov.aa %a2,%a3
800048ce:	1b d6 ff 0f 	addi %d0,%d6,-3
800048d2:	82 03       	mov %d3,0
800048d4:	80 32       	mov.d %d2,%a3
800048d6:	7b f0 00 70 	movh %d7,15
800048da:	df 06 27 00 	jeq %d6,0,80004928 <_Core1_start+0x25e>
800048de:	37 02 70 43 	extr.u %d4,%d2,6,16
800048e2:	8f 42 1f 50 	sh %d5,%d2,-12
800048e6:	26 75       	and %d5,%d7
800048e8:	a6 54       	or %d4,%d5
800048ea:	df 03 16 00 	jeq %d3,0,80004916 <_Core1_start+0x24c>
800048ee:	74 24       	st.w [%a2],%d4
800048f0:	5f 03 04 80 	jne %d3,%d0,800048f8 <_Core1_start+0x22e>
800048f4:	cd c4 e3 0f 	mtcr $lcx,%d4
800048f8:	c2 13       	add %d3,1
800048fa:	60 22       	mov.a %a2,%d2
800048fc:	1b 02 04 40 	addi %d4,%d2,64
80004900:	5f 36 0f 00 	jeq %d6,%d3,8000491e <_Core1_start+0x254>
80004904:	02 42       	mov %d2,%d4
80004906:	37 02 70 43 	extr.u %d4,%d2,6,16
8000490a:	8f 42 1f 50 	sh %d5,%d2,-12
8000490e:	26 75       	and %d5,%d7
80004910:	a6 54       	or %d4,%d5
80004912:	df 03 ee ff 	jne %d3,0,800048ee <_Core1_start+0x224>
80004916:	cd 84 e3 0f 	mtcr $fcx,%d4
8000491a:	1d ff eb ff 	j 800048f0 <_Core1_start+0x226>
8000491e:	1b f6 ff 2f 	addi %d2,%d6,-1
80004922:	06 62       	sh %d2,6
80004924:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
80004928:	82 02       	mov %d2,0
8000492a:	74 22       	st.w [%a2],%d2
8000492c:	91 00 00 28 	movh.a %a2,32768
80004930:	d9 22 12 f5 	lea %a2,[%a2]21458 <800053d2 <core1_main>>
80004934:	dc 02       	ji %a2
80004936:	00 90       	ret 
80004938:	54 25       	ld.w %d5,[%a2]
8000493a:	8f 22 00 30 	sh %d3,%d2,2
8000493e:	b7 05 10 50 	insert %d5,%d5,0,0,16
80004942:	0f 35 a0 20 	or %d2,%d5,%d3
80004946:	8f 12 40 21 	or %d2,%d2,1
8000494a:	74 22       	st.w [%a2],%d2
8000494c:	1d ff 2b ff 	j 800047a2 <_Core1_start+0xd8>
80004950:	54 25       	ld.w %d5,[%a2]
80004952:	8f 22 00 30 	sh %d3,%d2,2
80004956:	b7 05 10 50 	insert %d5,%d5,0,0,16
8000495a:	0f 35 a0 20 	or %d2,%d5,%d3
8000495e:	8f 12 40 21 	or %d2,%d2,1
80004962:	74 22       	st.w [%a2],%d2
80004964:	1d ff e7 fe 	j 80004732 <_Core1_start+0x68>

80004968 <_Core2_start>:
80004968:	91 30 00 2f 	movh.a %a2,61443
8000496c:	19 22 18 46 	ld.w %d2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
80004970:	d9 22 18 46 	lea %a2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
80004974:	37 02 6e 21 	extr.u %d2,%d2,2,14
80004978:	91 20 00 25 	movh.a %a2,20482
8000497c:	8f f2 83 41 	xor %d4,%d2,63
80004980:	80 22       	mov.d %d2,%a2
80004982:	1b 02 60 2b 	addi %d2,%d2,-18944
80004986:	60 2a       	mov.a %sp,%d2
80004988:	0d 00 80 04 	dsync 
8000498c:	3b 00 98 20 	mov %d2,2432
80004990:	cd 42 e0 0f 	mtcr $psw,%d2
80004994:	4d 00 e0 2f 	mfcr %d2,$pcxi
80004998:	b7 02 14 20 	insert %d2,%d2,0,0,20
8000499c:	cd 02 e0 0f 	mtcr $pcxi,%d2
800049a0:	82 12       	mov %d2,1
800049a2:	cd 42 20 09 	mtcr $pcon1,%d2
800049a6:	4d c0 e1 2f 	mfcr %d2,$core_id
800049aa:	7b 30 00 3f 	movh %d3,61443
800049ae:	1b 03 10 36 	addi %d3,%d3,24832
800049b2:	8f 72 00 21 	and %d2,%d2,7
800049b6:	13 c2 20 23 	madd %d2,%d3,%d2,12
800049ba:	60 22       	mov.a %a2,%d2
800049bc:	54 22       	ld.w %d2,[%a2]
800049be:	54 23       	ld.w %d3,[%a2]
800049c0:	37 02 6e 21 	extr.u %d2,%d2,2,14
800049c4:	8f f2 83 21 	xor %d2,%d2,63
800049c8:	6f 13 13 81 	jnz.t %d3,1,80004bee <_Core2_start+0x286>
800049cc:	8f 22 00 30 	sh %d3,%d2,2
800049d0:	54 22       	ld.w %d2,[%a2]
800049d2:	b7 02 10 20 	insert %d2,%d2,0,0,16
800049d6:	a6 32       	or %d2,%d3
800049d8:	8f 22 40 21 	or %d2,%d2,2
800049dc:	74 22       	st.w [%a2],%d2
800049de:	54 22       	ld.w %d2,[%a2]
800049e0:	6f 02 ff ff 	jnz.t %d2,0,800049de <_Core2_start+0x76>
800049e4:	82 02       	mov %d2,0
800049e6:	cd c2 20 09 	mtcr $pcon0,%d2
800049ea:	54 22       	ld.w %d2,[%a2]
800049ec:	6f 12 09 00 	jz.t %d2,1,800049fe <_Core2_start+0x96>
800049f0:	54 22       	ld.w %d2,[%a2]
800049f2:	b7 02 10 20 	insert %d2,%d2,0,0,16
800049f6:	a6 32       	or %d2,%d3
800049f8:	8f 12 40 21 	or %d2,%d2,1
800049fc:	74 22       	st.w [%a2],%d2
800049fe:	54 22       	ld.w %d2,[%a2]
80004a00:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004a04:	a6 32       	or %d2,%d3
80004a06:	8f 32 40 21 	or %d2,%d2,3
80004a0a:	74 22       	st.w [%a2],%d2
80004a0c:	54 22       	ld.w %d2,[%a2]
80004a0e:	6f 02 ff 7f 	jz.t %d2,0,80004a0c <_Core2_start+0xa4>
80004a12:	0d 00 c0 04 	isync 
80004a16:	4d c0 e1 2f 	mfcr %d2,$core_id
80004a1a:	7b 30 00 3f 	movh %d3,61443
80004a1e:	1b 03 10 36 	addi %d3,%d3,24832
80004a22:	8f 72 00 21 	and %d2,%d2,7
80004a26:	13 c2 20 23 	madd %d2,%d3,%d2,12
80004a2a:	60 22       	mov.a %a2,%d2
80004a2c:	54 22       	ld.w %d2,[%a2]
80004a2e:	54 23       	ld.w %d3,[%a2]
80004a30:	37 02 6e 21 	extr.u %d2,%d2,2,14
80004a34:	8f f2 83 21 	xor %d2,%d2,63
80004a38:	6f 13 cf 80 	jnz.t %d3,1,80004bd6 <_Core2_start+0x26e>
80004a3c:	8f 22 00 30 	sh %d3,%d2,2
80004a40:	54 22       	ld.w %d2,[%a2]
80004a42:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004a46:	a6 32       	or %d2,%d3
80004a48:	8f 22 40 21 	or %d2,%d2,2
80004a4c:	74 22       	st.w [%a2],%d2
80004a4e:	54 22       	ld.w %d2,[%a2]
80004a50:	6f 02 ff ff 	jnz.t %d2,0,80004a4e <_Core2_start+0xe6>
80004a54:	82 02       	mov %d2,0
80004a56:	cd 02 04 09 	mtcr $dcon0,%d2
80004a5a:	54 22       	ld.w %d2,[%a2]
80004a5c:	6f 12 09 00 	jz.t %d2,1,80004a6e <_Core2_start+0x106>
80004a60:	54 22       	ld.w %d2,[%a2]
80004a62:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004a66:	a6 32       	or %d2,%d3
80004a68:	8f 12 40 21 	or %d2,%d2,1
80004a6c:	74 22       	st.w [%a2],%d2
80004a6e:	54 22       	ld.w %d2,[%a2]
80004a70:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004a74:	a6 32       	or %d2,%d3
80004a76:	8f 32 40 21 	or %d2,%d2,3
80004a7a:	74 22       	st.w [%a2],%d2
80004a7c:	54 22       	ld.w %d2,[%a2]
80004a7e:	6f 02 ff 7f 	jz.t %d2,0,80004a7c <_Core2_start+0x114>
80004a82:	0d 00 c0 04 	isync 
80004a86:	91 30 00 2f 	movh.a %a2,61443
80004a8a:	19 22 18 46 	ld.w %d2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
80004a8e:	d9 22 18 46 	lea %a2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
80004a92:	06 24       	sh %d4,2
80004a94:	6f 12 09 00 	jz.t %d2,1,80004aa6 <_Core2_start+0x13e>
80004a98:	54 22       	ld.w %d2,[%a2]
80004a9a:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004a9e:	a6 42       	or %d2,%d4
80004aa0:	8f 12 40 21 	or %d2,%d2,1
80004aa4:	74 22       	st.w [%a2],%d2
80004aa6:	91 30 00 2f 	movh.a %a2,61443
80004aaa:	19 22 18 46 	ld.w %d2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
80004aae:	d9 22 18 46 	lea %a2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
80004ab2:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004ab6:	a6 42       	or %d2,%d4
80004ab8:	8f 22 40 21 	or %d2,%d2,2
80004abc:	74 22       	st.w [%a2],%d2
80004abe:	54 22       	ld.w %d2,[%a2]
80004ac0:	6f 02 ff ff 	jnz.t %d2,0,80004abe <_Core2_start+0x156>
80004ac4:	91 f0 01 38 	movh.a %a3,32799
80004ac8:	80 32       	mov.d %d2,%a3
80004aca:	1b 02 10 26 	addi %d2,%d2,24832
80004ace:	cd 42 e2 0f 	mtcr $btv,%d2
80004ad2:	91 f0 01 38 	movh.a %a3,32799
80004ad6:	80 32       	mov.d %d2,%a3
80004ad8:	1b 02 00 24 	addi %d2,%d2,16384
80004adc:	cd 02 e2 0f 	mtcr $biv,%d2
80004ae0:	91 20 00 35 	movh.a %a3,20482
80004ae4:	80 32       	mov.d %d2,%a3
80004ae6:	1b 02 b0 2b 	addi %d2,%d2,-17664
80004aea:	cd 82 e2 0f 	mtcr $isp,%d2
80004aee:	54 22       	ld.w %d2,[%a2]
80004af0:	6f 12 09 00 	jz.t %d2,1,80004b02 <_Core2_start+0x19a>
80004af4:	54 22       	ld.w %d2,[%a2]
80004af6:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004afa:	a6 42       	or %d2,%d4
80004afc:	8f 12 40 21 	or %d2,%d2,1
80004b00:	74 22       	st.w [%a2],%d2
80004b02:	91 30 00 2f 	movh.a %a2,61443
80004b06:	19 22 18 46 	ld.w %d2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
80004b0a:	d9 22 18 46 	lea %a2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
80004b0e:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004b12:	a6 42       	or %d2,%d4
80004b14:	8f 32 40 21 	or %d2,%d2,3
80004b18:	74 22       	st.w [%a2],%d2
80004b1a:	54 22       	ld.w %d2,[%a2]
80004b1c:	6f 02 ff 7f 	jz.t %d2,0,80004b1a <_Core2_start+0x1b2>
80004b20:	91 10 00 26 	movh.a %a2,24577
80004b24:	80 22       	mov.d %d2,%a2
80004b26:	1b 02 00 28 	addi %d2,%d2,-32768
80004b2a:	60 20       	mov.a %a0,%d2
80004b2c:	91 10 00 28 	movh.a %a2,32769
80004b30:	80 22       	mov.d %d2,%a2
80004b32:	1b 02 00 28 	addi %d2,%d2,-32768
80004b36:	60 21       	mov.a %a1,%d2
80004b38:	91 10 00 28 	movh.a %a2,32769
80004b3c:	80 22       	mov.d %d2,%a2
80004b3e:	1b 02 00 28 	addi %d2,%d2,-32768
80004b42:	60 28       	mov.a %a8,%d2
80004b44:	91 10 00 29 	movh.a %a2,36865
80004b48:	80 22       	mov.d %d2,%a2
80004b4a:	1b 02 00 28 	addi %d2,%d2,-32768
80004b4e:	60 29       	mov.a %a9,%d2
80004b50:	91 20 00 35 	movh.a %a3,20482
80004b54:	91 20 00 25 	movh.a %a2,20482
80004b58:	d9 33 c0 0b 	lea %a3,[%a3]-17408 <5001bc00 <__CSA2>>
80004b5c:	d9 22 c0 0d 	lea %a2,[%a2]-9216 <5001dc00 <__CSA2_END>>
80004b60:	01 32 20 20 	sub.a %a2,%a2,%a3
80004b64:	80 22       	mov.d %d2,%a2
80004b66:	8f a2 1f 60 	sh %d6,%d2,-6
80004b6a:	40 32       	mov.aa %a2,%a3
80004b6c:	1b d6 ff 0f 	addi %d0,%d6,-3
80004b70:	82 03       	mov %d3,0
80004b72:	80 32       	mov.d %d2,%a3
80004b74:	7b f0 00 70 	movh %d7,15
80004b78:	df 06 27 00 	jeq %d6,0,80004bc6 <_Core2_start+0x25e>
80004b7c:	37 02 70 43 	extr.u %d4,%d2,6,16
80004b80:	8f 42 1f 50 	sh %d5,%d2,-12
80004b84:	26 75       	and %d5,%d7
80004b86:	a6 54       	or %d4,%d5
80004b88:	df 03 16 00 	jeq %d3,0,80004bb4 <_Core2_start+0x24c>
80004b8c:	74 24       	st.w [%a2],%d4
80004b8e:	5f 03 04 80 	jne %d3,%d0,80004b96 <_Core2_start+0x22e>
80004b92:	cd c4 e3 0f 	mtcr $lcx,%d4
80004b96:	c2 13       	add %d3,1
80004b98:	60 22       	mov.a %a2,%d2
80004b9a:	1b 02 04 40 	addi %d4,%d2,64
80004b9e:	5f 36 0f 00 	jeq %d6,%d3,80004bbc <_Core2_start+0x254>
80004ba2:	02 42       	mov %d2,%d4
80004ba4:	37 02 70 43 	extr.u %d4,%d2,6,16
80004ba8:	8f 42 1f 50 	sh %d5,%d2,-12
80004bac:	26 75       	and %d5,%d7
80004bae:	a6 54       	or %d4,%d5
80004bb0:	df 03 ee ff 	jne %d3,0,80004b8c <_Core2_start+0x224>
80004bb4:	cd 84 e3 0f 	mtcr $fcx,%d4
80004bb8:	1d ff eb ff 	j 80004b8e <_Core2_start+0x226>
80004bbc:	1b f6 ff 2f 	addi %d2,%d6,-1
80004bc0:	06 62       	sh %d2,6
80004bc2:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
80004bc6:	82 02       	mov %d2,0
80004bc8:	74 22       	st.w [%a2],%d2
80004bca:	91 00 00 28 	movh.a %a2,32768
80004bce:	d9 22 42 05 	lea %a2,[%a2]21506 <80005402 <core2_main>>
80004bd2:	dc 02       	ji %a2
80004bd4:	00 90       	ret 
80004bd6:	54 25       	ld.w %d5,[%a2]
80004bd8:	8f 22 00 30 	sh %d3,%d2,2
80004bdc:	b7 05 10 50 	insert %d5,%d5,0,0,16
80004be0:	0f 35 a0 20 	or %d2,%d5,%d3
80004be4:	8f 12 40 21 	or %d2,%d2,1
80004be8:	74 22       	st.w [%a2],%d2
80004bea:	1d ff 2b ff 	j 80004a40 <_Core2_start+0xd8>
80004bee:	54 25       	ld.w %d5,[%a2]
80004bf0:	8f 22 00 30 	sh %d3,%d2,2
80004bf4:	b7 05 10 50 	insert %d5,%d5,0,0,16
80004bf8:	0f 35 a0 20 	or %d2,%d5,%d3
80004bfc:	8f 12 40 21 	or %d2,%d2,1
80004c00:	74 22       	st.w [%a2],%d2
80004c02:	1d ff e7 fe 	j 800049d0 <_Core2_start+0x68>

80004c06 <IfxStdIf_PwmHl_initConfig>:
80004c06:	82 02       	mov %d2,0
80004c08:	74 42       	st.w [%a4],%d2
80004c0a:	59 42 04 00 	st.w [%a4]4,%d2
80004c0e:	82 02       	mov %d2,0
80004c10:	f9 42 08 00 	st.h [%a4]8,%d2
80004c14:	3b 00 08 20 	mov %d2,128
80004c18:	59 42 0c 00 	st.w [%a4]12,%d2
80004c1c:	82 02       	mov %d2,0
80004c1e:	59 42 10 00 	st.w [%a4]16,%d2
80004c22:	82 12       	mov %d2,1
80004c24:	59 42 1c 00 	st.w [%a4]28,%d2
80004c28:	59 42 20 00 	st.w [%a4]32,%d2
80004c2c:	00 90       	ret 

80004c2e <IfxStdIf_Timer_initConfig>:
80004c2e:	7b a0 47 24 	movh %d2,17530
80004c32:	82 04       	mov %d4,0
80004c34:	82 03       	mov %d3,0
80004c36:	74 42       	st.w [%a4],%d2
80004c38:	3b 00 08 50 	mov %d5,128
80004c3c:	82 02       	mov %d2,0
80004c3e:	f9 44 04 00 	st.h [%a4]4,%d4
80004c42:	59 43 0c 00 	st.w [%a4]12,%d3
80004c46:	59 42 08 00 	st.w [%a4]8,%d2
80004c4a:	59 45 20 00 	st.w [%a4]32,%d5
80004c4e:	59 42 24 00 	st.w [%a4]36,%d2
80004c52:	f9 42 28 00 	st.h [%a4]40,%d2
80004c56:	e9 44 10 00 	st.b [%a4]16,%d4
80004c5a:	59 42 14 00 	st.w [%a4]20,%d2
80004c5e:	f9 42 18 00 	st.h [%a4]24,%d2
80004c62:	59 42 1c 00 	st.w [%a4]28,%d2
80004c66:	59 42 2c 00 	st.w [%a4]44,%d2
80004c6a:	59 43 30 00 	st.w [%a4]48,%d3
80004c6e:	00 90       	ret 

80004c70 <Ifx_C_Init>:
80004c70:	91 00 00 28 	movh.a %a2,32768
80004c74:	19 22 4c 00 	ld.w %d2,[%a2]1036 <8000040c <__clear_table>>
80004c78:	20 08       	sub.a %sp,8
80004c7a:	d9 27 4c 00 	lea %a7,[%a2]1036
80004c7e:	74 a2       	st.w [%sp],%d2
80004c80:	19 72 04 00 	ld.w %d2,[%a7]4
80004c84:	df f2 6d 00 	jeq %d2,-1,80004d5e <Ifx_C_Init+0xee>
80004c88:	82 05       	mov %d5,0
80004c8a:	d9 77 08 00 	lea %a7,[%a7]8
80004c8e:	a0 02       	mov.a %a2,0
80004c90:	a0 03       	mov.a %a3,0
80004c92:	02 54       	mov %d4,%d5
80004c94:	02 56       	mov %d6,%d5
80004c96:	8f d2 1f 30 	sh %d3,%d2,-3
80004c9a:	60 34       	mov.a %a4,%d3
80004c9c:	d9 46 ff ff 	lea %a6,[%a4]-1
80004ca0:	df 03 44 00 	jeq %d3,0,80004d28 <Ifx_C_Init+0xb8>
80004ca4:	8f 73 00 31 	and %d3,%d3,7
80004ca8:	df 03 1f 01 	jeq %d3,0,80004ee6 <Ifx_C_Init+0x276>
80004cac:	df 13 36 00 	jeq %d3,1,80004d18 <Ifx_C_Init+0xa8>
80004cb0:	df 23 2d 00 	jeq %d3,2,80004d0a <Ifx_C_Init+0x9a>
80004cb4:	df 33 24 00 	jeq %d3,3,80004cfc <Ifx_C_Init+0x8c>
80004cb8:	df 43 1b 00 	jeq %d3,4,80004cee <Ifx_C_Init+0x7e>
80004cbc:	df 53 12 00 	jeq %d3,5,80004ce0 <Ifx_C_Init+0x70>
80004cc0:	df 63 09 00 	jeq %d3,6,80004cd2 <Ifx_C_Init+0x62>
80004cc4:	d4 a4       	ld.a %a4,[%sp]
80004cc6:	b0 f6       	add.a %a6,-1
80004cc8:	d9 45 08 00 	lea %a5,[%a4]8
80004ccc:	f4 a5       	st.a [%sp],%a5
80004cce:	89 42 c0 09 	st.da [%a4],%a2
80004cd2:	d4 a4       	ld.a %a4,[%sp]
80004cd4:	b0 f6       	add.a %a6,-1
80004cd6:	d9 45 08 00 	lea %a5,[%a4]8
80004cda:	f4 a5       	st.a [%sp],%a5
80004cdc:	89 42 c0 09 	st.da [%a4],%a2
80004ce0:	d4 a4       	ld.a %a4,[%sp]
80004ce2:	b0 f6       	add.a %a6,-1
80004ce4:	d9 45 08 00 	lea %a5,[%a4]8
80004ce8:	f4 a5       	st.a [%sp],%a5
80004cea:	89 42 c0 09 	st.da [%a4],%a2
80004cee:	d4 a4       	ld.a %a4,[%sp]
80004cf0:	b0 f6       	add.a %a6,-1
80004cf2:	d9 45 08 00 	lea %a5,[%a4]8
80004cf6:	f4 a5       	st.a [%sp],%a5
80004cf8:	89 42 c0 09 	st.da [%a4],%a2
80004cfc:	d4 a4       	ld.a %a4,[%sp]
80004cfe:	b0 f6       	add.a %a6,-1
80004d00:	d9 45 08 00 	lea %a5,[%a4]8
80004d04:	f4 a5       	st.a [%sp],%a5
80004d06:	89 42 c0 09 	st.da [%a4],%a2
80004d0a:	d4 a4       	ld.a %a4,[%sp]
80004d0c:	b0 f6       	add.a %a6,-1
80004d0e:	d9 45 08 00 	lea %a5,[%a4]8
80004d12:	f4 a5       	st.a [%sp],%a5
80004d14:	89 42 c0 09 	st.da [%a4],%a2
80004d18:	d4 a4       	ld.a %a4,[%sp]
80004d1a:	d9 45 08 00 	lea %a5,[%a4]8
80004d1e:	f4 a5       	st.a [%sp],%a5
80004d20:	89 42 c0 09 	st.da [%a4],%a2
80004d24:	fd 60 e1 00 	loop %a6,80004ee6 <Ifx_C_Init+0x276>
80004d28:	6f 22 07 00 	jz.t %d2,2,80004d36 <Ifx_C_Init+0xc6>
80004d2c:	d4 a4       	ld.a %a4,[%sp]
80004d2e:	d9 45 04 00 	lea %a5,[%a4]4
80004d32:	f4 a5       	st.a [%sp],%a5
80004d34:	74 45       	st.w [%a4],%d5
80004d36:	6f 12 07 00 	jz.t %d2,1,80004d44 <Ifx_C_Init+0xd4>
80004d3a:	d4 a4       	ld.a %a4,[%sp]
80004d3c:	d9 45 02 00 	lea %a5,[%a4]2
80004d40:	f4 a5       	st.a [%sp],%a5
80004d42:	b4 44       	st.h [%a4],%d4
80004d44:	6f 02 04 00 	jz.t %d2,0,80004d4c <Ifx_C_Init+0xdc>
80004d48:	d4 a4       	ld.a %a4,[%sp]
80004d4a:	34 46       	st.b [%a4],%d6
80004d4c:	40 74       	mov.aa %a4,%a7
80004d4e:	54 42       	ld.w %d2,[%a4]
80004d50:	d9 77 08 00 	lea %a7,[%a7]8
80004d54:	74 a2       	st.w [%sp],%d2
80004d56:	19 72 fc ff 	ld.w %d2,[%a7]-4
80004d5a:	df f2 9e ff 	jne %d2,-1,80004c96 <Ifx_C_Init+0x26>
80004d5e:	91 00 00 38 	movh.a %a3,32768
80004d62:	19 32 74 10 	ld.w %d2,[%a3]1140 <80000474 <__copy_table>>
80004d66:	d9 36 74 10 	lea %a6,[%a3]1140 <80000474 <__copy_table>>
80004d6a:	59 a2 04 00 	st.w [%sp]4 <80000474 <__copy_table>>,%d2
80004d6e:	19 62 04 00 	ld.w %d2,[%a6]4 <80000474 <__copy_table>>
80004d72:	74 a2       	st.w [%sp],%d2
80004d74:	19 62 08 00 	ld.w %d2,[%a6]8 <80000474 <__copy_table>>
80004d78:	df f2 6f 01 	jeq %d2,-1,80005056 <Ifx_C_Init+0x3e6>
80004d7c:	d9 66 0c 00 	lea %a6,[%a6]12
80004d80:	8f d2 1f 30 	sh %d3,%d2,-3
80004d84:	60 32       	mov.a %a2,%d3
80004d86:	d9 25 ff ff 	lea %a5,[%a2]-1
80004d8a:	df 03 7c 00 	jeq %d3,0,80004e82 <Ifx_C_Init+0x212>
80004d8e:	8f 73 00 31 	and %d3,%d3,7
80004d92:	df 03 e0 00 	jeq %d3,0,80004f52 <Ifx_C_Init+0x2e2>
80004d96:	df 13 66 00 	jeq %d3,1,80004e62 <Ifx_C_Init+0x1f2>
80004d9a:	df 23 55 00 	jeq %d3,2,80004e44 <Ifx_C_Init+0x1d4>
80004d9e:	df 33 44 00 	jeq %d3,3,80004e26 <Ifx_C_Init+0x1b6>
80004da2:	df 43 33 00 	jeq %d3,4,80004e08 <Ifx_C_Init+0x198>
80004da6:	df 53 22 00 	jeq %d3,5,80004dea <Ifx_C_Init+0x17a>
80004daa:	df 63 11 00 	jeq %d3,6,80004dcc <Ifx_C_Init+0x15c>
80004dae:	99 a2 04 00 	ld.a %a2,[%sp]4
80004db2:	b0 f5       	add.a %a5,-1
80004db4:	d9 23 08 00 	lea %a3,[%a2]8
80004db8:	b5 a3 04 00 	st.a [%sp]4,%a3
80004dbc:	d4 a4       	ld.a %a4,[%sp]
80004dbe:	d9 43 08 00 	lea %a3,[%a4]8
80004dc2:	f4 a3       	st.a [%sp],%a3
80004dc4:	09 22 c0 09 	ld.da %a2,[%a2]
80004dc8:	89 42 c0 09 	st.da [%a4],%a2
80004dcc:	99 a2 04 00 	ld.a %a2,[%sp]4
80004dd0:	b0 f5       	add.a %a5,-1
80004dd2:	d9 23 08 00 	lea %a3,[%a2]8
80004dd6:	b5 a3 04 00 	st.a [%sp]4,%a3
80004dda:	d4 a4       	ld.a %a4,[%sp]
80004ddc:	d9 43 08 00 	lea %a3,[%a4]8
80004de0:	f4 a3       	st.a [%sp],%a3
80004de2:	09 22 c0 09 	ld.da %a2,[%a2]
80004de6:	89 42 c0 09 	st.da [%a4],%a2
80004dea:	99 a2 04 00 	ld.a %a2,[%sp]4
80004dee:	b0 f5       	add.a %a5,-1
80004df0:	d9 23 08 00 	lea %a3,[%a2]8
80004df4:	b5 a3 04 00 	st.a [%sp]4,%a3
80004df8:	d4 a4       	ld.a %a4,[%sp]
80004dfa:	d9 43 08 00 	lea %a3,[%a4]8
80004dfe:	f4 a3       	st.a [%sp],%a3
80004e00:	09 22 c0 09 	ld.da %a2,[%a2]
80004e04:	89 42 c0 09 	st.da [%a4],%a2
80004e08:	99 a2 04 00 	ld.a %a2,[%sp]4
80004e0c:	b0 f5       	add.a %a5,-1
80004e0e:	d9 23 08 00 	lea %a3,[%a2]8
80004e12:	b5 a3 04 00 	st.a [%sp]4,%a3
80004e16:	d4 a4       	ld.a %a4,[%sp]
80004e18:	d9 43 08 00 	lea %a3,[%a4]8
80004e1c:	f4 a3       	st.a [%sp],%a3
80004e1e:	09 22 c0 09 	ld.da %a2,[%a2]
80004e22:	89 42 c0 09 	st.da [%a4],%a2
80004e26:	99 a2 04 00 	ld.a %a2,[%sp]4
80004e2a:	b0 f5       	add.a %a5,-1
80004e2c:	d9 23 08 00 	lea %a3,[%a2]8
80004e30:	b5 a3 04 00 	st.a [%sp]4,%a3
80004e34:	d4 a4       	ld.a %a4,[%sp]
80004e36:	d9 43 08 00 	lea %a3,[%a4]8
80004e3a:	f4 a3       	st.a [%sp],%a3
80004e3c:	09 22 c0 09 	ld.da %a2,[%a2]
80004e40:	89 42 c0 09 	st.da [%a4],%a2
80004e44:	99 a2 04 00 	ld.a %a2,[%sp]4
80004e48:	b0 f5       	add.a %a5,-1
80004e4a:	d9 23 08 00 	lea %a3,[%a2]8
80004e4e:	b5 a3 04 00 	st.a [%sp]4,%a3
80004e52:	d4 a4       	ld.a %a4,[%sp]
80004e54:	d9 43 08 00 	lea %a3,[%a4]8
80004e58:	f4 a3       	st.a [%sp],%a3
80004e5a:	09 22 c0 09 	ld.da %a2,[%a2]
80004e5e:	89 42 c0 09 	st.da [%a4],%a2
80004e62:	99 a2 04 00 	ld.a %a2,[%sp]4
80004e66:	d9 23 08 00 	lea %a3,[%a2]8
80004e6a:	b5 a3 04 00 	st.a [%sp]4,%a3
80004e6e:	d4 a4       	ld.a %a4,[%sp]
80004e70:	d9 43 08 00 	lea %a3,[%a4]8
80004e74:	f4 a3       	st.a [%sp],%a3
80004e76:	09 22 c0 09 	ld.da %a2,[%a2]
80004e7a:	89 42 c0 09 	st.da [%a4],%a2
80004e7e:	fd 50 6a 00 	loop %a5,80004f52 <Ifx_C_Init+0x2e2>
80004e82:	6f 22 0e 00 	jz.t %d2,2,80004e9e <Ifx_C_Init+0x22e>
80004e86:	99 a2 04 00 	ld.a %a2,[%sp]4
80004e8a:	d9 23 04 00 	lea %a3,[%a2]4
80004e8e:	b5 a3 04 00 	st.a [%sp]4,%a3
80004e92:	d4 a3       	ld.a %a3,[%sp]
80004e94:	54 23       	ld.w %d3,[%a2]
80004e96:	d9 34 04 00 	lea %a4,[%a3]4
80004e9a:	f4 a4       	st.a [%sp],%a4
80004e9c:	74 33       	st.w [%a3],%d3
80004e9e:	6f 12 0f 00 	jz.t %d2,1,80004ebc <Ifx_C_Init+0x24c>
80004ea2:	99 a3 04 00 	ld.a %a3,[%sp]4
80004ea6:	d9 32 02 00 	lea %a2,[%a3]2
80004eaa:	b5 a2 04 00 	st.a [%sp]4,%a2
80004eae:	d4 a2       	ld.a %a2,[%sp]
80004eb0:	b9 33 00 00 	ld.hu %d3,[%a3]0
80004eb4:	d9 24 02 00 	lea %a4,[%a2]2
80004eb8:	f4 a4       	st.a [%sp],%a4
80004eba:	b4 23       	st.h [%a2],%d3
80004ebc:	6f 02 c1 00 	jz.t %d2,0,8000503e <Ifx_C_Init+0x3ce>
80004ec0:	99 a3 04 00 	ld.a %a3,[%sp]4
80004ec4:	d4 a2       	ld.a %a2,[%sp]
80004ec6:	d9 66 0c 00 	lea %a6,[%a6]12
80004eca:	14 32       	ld.bu %d2,[%a3]
80004ecc:	34 22       	st.b [%a2],%d2
80004ece:	19 62 f4 ff 	ld.w %d2,[%a6]-12
80004ed2:	59 a2 04 00 	st.w [%sp]4,%d2
80004ed6:	19 62 f8 ff 	ld.w %d2,[%a6]-8
80004eda:	74 a2       	st.w [%sp],%d2
80004edc:	19 62 fc ff 	ld.w %d2,[%a6]-4
80004ee0:	df f2 50 ff 	jne %d2,-1,80004d80 <Ifx_C_Init+0x110>
80004ee4:	00 90       	ret 
80004ee6:	d4 a4       	ld.a %a4,[%sp]
80004ee8:	b0 86       	add.a %a6,-8
80004eea:	80 63       	mov.d %d3,%a6
80004eec:	d9 45 08 00 	lea %a5,[%a4]8
80004ef0:	f4 a5       	st.a [%sp],%a5
80004ef2:	89 42 c0 09 	st.da [%a4],%a2
80004ef6:	d4 a4       	ld.a %a4,[%sp]
80004ef8:	d9 45 08 00 	lea %a5,[%a4]8
80004efc:	f4 a5       	st.a [%sp],%a5
80004efe:	89 42 c0 09 	st.da [%a4],%a2
80004f02:	d4 a4       	ld.a %a4,[%sp]
80004f04:	d9 45 08 00 	lea %a5,[%a4]8
80004f08:	f4 a5       	st.a [%sp],%a5
80004f0a:	89 42 c0 09 	st.da [%a4],%a2
80004f0e:	d4 a4       	ld.a %a4,[%sp]
80004f10:	d9 45 08 00 	lea %a5,[%a4]8
80004f14:	f4 a5       	st.a [%sp],%a5
80004f16:	89 42 c0 09 	st.da [%a4],%a2
80004f1a:	d4 a4       	ld.a %a4,[%sp]
80004f1c:	d9 45 08 00 	lea %a5,[%a4]8
80004f20:	f4 a5       	st.a [%sp],%a5
80004f22:	89 42 c0 09 	st.da [%a4],%a2
80004f26:	d4 a4       	ld.a %a4,[%sp]
80004f28:	d9 45 08 00 	lea %a5,[%a4]8
80004f2c:	f4 a5       	st.a [%sp],%a5
80004f2e:	89 42 c0 09 	st.da [%a4],%a2
80004f32:	d4 a4       	ld.a %a4,[%sp]
80004f34:	d9 45 08 00 	lea %a5,[%a4]8
80004f38:	f4 a5       	st.a [%sp],%a5
80004f3a:	89 42 c0 09 	st.da [%a4],%a2
80004f3e:	d4 a4       	ld.a %a4,[%sp]
80004f40:	d9 45 08 00 	lea %a5,[%a4]8
80004f44:	f4 a5       	st.a [%sp],%a5
80004f46:	89 42 c0 09 	st.da [%a4],%a2
80004f4a:	df f3 ce ff 	jne %d3,-1,80004ee6 <Ifx_C_Init+0x276>
80004f4e:	1d ff ed fe 	j 80004d28 <Ifx_C_Init+0xb8>
80004f52:	99 a2 04 00 	ld.a %a2,[%sp]4
80004f56:	b0 85       	add.a %a5,-8
80004f58:	80 53       	mov.d %d3,%a5
80004f5a:	d9 23 08 00 	lea %a3,[%a2]8
80004f5e:	b5 a3 04 00 	st.a [%sp]4,%a3
80004f62:	d4 a4       	ld.a %a4,[%sp]
80004f64:	d9 43 08 00 	lea %a3,[%a4]8
80004f68:	f4 a3       	st.a [%sp],%a3
80004f6a:	09 22 c0 09 	ld.da %a2,[%a2]
80004f6e:	89 42 c0 09 	st.da [%a4],%a2
80004f72:	99 a2 04 00 	ld.a %a2,[%sp]4
80004f76:	d9 23 08 00 	lea %a3,[%a2]8
80004f7a:	b5 a3 04 00 	st.a [%sp]4,%a3
80004f7e:	d4 a4       	ld.a %a4,[%sp]
80004f80:	d9 43 08 00 	lea %a3,[%a4]8
80004f84:	f4 a3       	st.a [%sp],%a3
80004f86:	09 22 c0 09 	ld.da %a2,[%a2]
80004f8a:	89 42 c0 09 	st.da [%a4],%a2
80004f8e:	99 a2 04 00 	ld.a %a2,[%sp]4
80004f92:	d9 23 08 00 	lea %a3,[%a2]8
80004f96:	b5 a3 04 00 	st.a [%sp]4,%a3
80004f9a:	d4 a4       	ld.a %a4,[%sp]
80004f9c:	d9 43 08 00 	lea %a3,[%a4]8
80004fa0:	f4 a3       	st.a [%sp],%a3
80004fa2:	09 22 c0 09 	ld.da %a2,[%a2]
80004fa6:	89 42 c0 09 	st.da [%a4],%a2
80004faa:	99 a2 04 00 	ld.a %a2,[%sp]4
80004fae:	d9 23 08 00 	lea %a3,[%a2]8
80004fb2:	b5 a3 04 00 	st.a [%sp]4,%a3
80004fb6:	d4 a4       	ld.a %a4,[%sp]
80004fb8:	d9 43 08 00 	lea %a3,[%a4]8
80004fbc:	f4 a3       	st.a [%sp],%a3
80004fbe:	09 22 c0 09 	ld.da %a2,[%a2]
80004fc2:	89 42 c0 09 	st.da [%a4],%a2
80004fc6:	99 a2 04 00 	ld.a %a2,[%sp]4
80004fca:	d9 23 08 00 	lea %a3,[%a2]8
80004fce:	b5 a3 04 00 	st.a [%sp]4,%a3
80004fd2:	d4 a4       	ld.a %a4,[%sp]
80004fd4:	d9 43 08 00 	lea %a3,[%a4]8
80004fd8:	f4 a3       	st.a [%sp],%a3
80004fda:	09 22 c0 09 	ld.da %a2,[%a2]
80004fde:	89 42 c0 09 	st.da [%a4],%a2
80004fe2:	99 a2 04 00 	ld.a %a2,[%sp]4
80004fe6:	d9 23 08 00 	lea %a3,[%a2]8
80004fea:	b5 a3 04 00 	st.a [%sp]4,%a3
80004fee:	d4 a4       	ld.a %a4,[%sp]
80004ff0:	d9 43 08 00 	lea %a3,[%a4]8
80004ff4:	f4 a3       	st.a [%sp],%a3
80004ff6:	09 22 c0 09 	ld.da %a2,[%a2]
80004ffa:	89 42 c0 09 	st.da [%a4],%a2
80004ffe:	99 a2 04 00 	ld.a %a2,[%sp]4
80005002:	d9 23 08 00 	lea %a3,[%a2]8
80005006:	b5 a3 04 00 	st.a [%sp]4,%a3
8000500a:	d4 a4       	ld.a %a4,[%sp]
8000500c:	d9 43 08 00 	lea %a3,[%a4]8
80005010:	f4 a3       	st.a [%sp],%a3
80005012:	09 22 c0 09 	ld.da %a2,[%a2]
80005016:	89 42 c0 09 	st.da [%a4],%a2
8000501a:	99 a2 04 00 	ld.a %a2,[%sp]4
8000501e:	d9 23 08 00 	lea %a3,[%a2]8
80005022:	b5 a3 04 00 	st.a [%sp]4,%a3
80005026:	d4 a4       	ld.a %a4,[%sp]
80005028:	d9 43 08 00 	lea %a3,[%a4]8
8000502c:	f4 a3       	st.a [%sp],%a3
8000502e:	09 22 c0 09 	ld.da %a2,[%a2]
80005032:	89 42 c0 09 	st.da [%a4],%a2
80005036:	df f3 8e ff 	jne %d3,-1,80004f52 <Ifx_C_Init+0x2e2>
8000503a:	1d ff 24 ff 	j 80004e82 <Ifx_C_Init+0x212>
8000503e:	54 62       	ld.w %d2,[%a6]
80005040:	59 a2 04 00 	st.w [%sp]4,%d2
80005044:	d9 66 0c 00 	lea %a6,[%a6]12
80005048:	19 62 f8 ff 	ld.w %d2,[%a6]-8
8000504c:	74 a2       	st.w [%sp],%d2
8000504e:	19 62 fc ff 	ld.w %d2,[%a6]-4
80005052:	df f2 97 fe 	jne %d2,-1,80004d80 <Ifx_C_Init+0x110>
80005056:	00 90       	ret 

80005058 <init_GPIO>:
80005058:	91 40 00 4f 	movh.a %a4,61444
8000505c:	3b 00 08 50 	mov %d5,128
80005060:	82 24       	mov %d4,2
80005062:	d9 44 00 0b 	lea %a4,[%a4]-20480 <f003b000 <_SMALL_DATA4_+0x60033000>>
80005066:	6d ff 81 e9 	call 80002368 <IfxPort_setPinMode>
8000506a:	91 40 00 4f 	movh.a %a4,61444
8000506e:	3b 80 00 50 	mov %d5,8
80005072:	82 04       	mov %d4,0
80005074:	d9 44 00 8a 	lea %a4,[%a4]-24064 <f003a200 <_SMALL_DATA4_+0x60032200>>
80005078:	6d ff 78 e9 	call 80002368 <IfxPort_setPinMode>
8000507c:	91 40 00 4f 	movh.a %a4,61444
80005080:	3b 80 00 50 	mov %d5,8
80005084:	82 14       	mov %d4,1
80005086:	d9 44 00 8a 	lea %a4,[%a4]-24064 <f003a200 <_SMALL_DATA4_+0x60032200>>
8000508a:	6d ff 6f e9 	call 80002368 <IfxPort_setPinMode>
8000508e:	00 90       	ret 

80005090 <Encoder>:
80005090:	91 40 00 2f 	movh.a %a2,61444
80005094:	d9 22 00 8a 	lea %a2,[%a2]-24064 <f003a200 <_SMALL_DATA4_+0x60032200>>
80005098:	d9 23 24 00 	lea %a3,[%a2]36 <f0040024 <_SMALL_DATA4_+0x60038024>>
8000509c:	19 23 24 00 	ld.w %d3,[%a2]36 <f0040024 <_SMALL_DATA4_+0x60038024>>
800050a0:	54 38       	ld.w %d8,[%a3]
800050a2:	8f f3 0f 61 	and %d6,%d3,255
800050a6:	37 08 e8 40 	extr.u %d4,%d8,1,8
800050aa:	8f f8 1f 50 	sh %d5,%d8,-1
800050ae:	87 38 21 80 	or.t %d8,%d8,1,%d3,0
800050b2:	82 02       	mov %d2,0
800050b4:	df 08 07 00 	jeq %d8,0,800050c2 <Encoder+0x32>
800050b8:	0f 43 e0 40 	andn %d4,%d3,%d4
800050bc:	82 12       	mov %d2,1
800050be:	6f 04 54 00 	jz.t %d4,0,80005166 <Encoder+0xd6>
800050c2:	91 00 00 c6 	movh.a %a12,24576
800050c6:	39 c3 30 30 	ld.bu %d3,[%a12]240 <600000f0 <state_old>>
800050ca:	91 00 00 26 	movh.a %a2,24576
800050ce:	0b 32 80 30 	sub %d3,%d2,%d3
800050d2:	1b 33 00 20 	addi %d2,%d3,3
800050d6:	8f 42 c0 21 	andn %d2,%d2,4
800050da:	19 24 2c 30 	ld.w %d4,[%a2]236 <600000ec <encoderCNT>>
800050de:	df 02 34 80 	jne %d2,0,80005146 <Encoder+0xb6>
800050e2:	c2 14       	add %d4,1
800050e4:	82 12       	mov %d2,1
800050e6:	59 24 2c 30 	st.w [%a2]236 <600000ec <encoderCNT>>,%d4
800050ea:	91 00 00 26 	movh.a %a2,24576
800050ee:	59 22 28 30 	st.w [%a2]232 <600000e8 <encoderDir>>,%d2
800050f2:	6d 00 5f 03 	call 800057b0 <__floatsidf>
800050f6:	0b 23 10 48 	mov %e4,%d3,%d2
800050fa:	7b e0 7a 64 	movh %d6,18350
800050fe:	7b 40 f8 73 	movh %d7,16260
80005102:	1b b6 47 61 	addi %d6,%d6,5243
80005106:	1b 17 ae 77 	addi %d7,%d7,31457
8000510a:	6d 00 99 01 	call 8000543c <__muldf3>
8000510e:	0b 23 10 48 	mov %e4,%d3,%d2
80005112:	82 06       	mov %d6,0
80005114:	7b 00 fd 73 	movh %d7,16336
80005118:	6d 00 92 01 	call 8000543c <__muldf3>
8000511c:	0b 23 10 48 	mov %e4,%d3,%d2
80005120:	7b 70 07 74 	movh %d7,16503
80005124:	82 06       	mov %d6,0
80005126:	1b 07 00 78 	addi %d7,%d7,-32768
8000512a:	6d 00 89 01 	call 8000543c <__muldf3>
8000512e:	0b 23 10 48 	mov %e4,%d3,%d2
80005132:	6d 00 7a 03 	call 80005826 <__truncdfsf2>
80005136:	91 00 00 26 	movh.a %a2,24576
8000513a:	d9 22 24 30 	lea %a2,[%a2]228 <600000e4 <theta>>
8000513e:	74 22       	st.w [%a2],%d2
80005140:	e9 c8 30 30 	st.b [%a12]240 <600000f0 <state_old>>,%d8
80005144:	00 90       	ret 
80005146:	1b 13 00 20 	addi %d2,%d3,1
8000514a:	8f 42 c0 21 	andn %d2,%d2,4
8000514e:	df 02 d2 ff 	jne %d2,0,800050f2 <Encoder+0x62>
80005152:	c2 f4       	add %d4,-1
80005154:	82 f2       	mov %d2,-1
80005156:	59 24 2c 30 	st.w [%a2]236,%d4
8000515a:	91 00 00 26 	movh.a %a2,24576
8000515e:	59 22 28 30 	st.w [%a2]232 <600000e8 <encoderDir>>,%d2
80005162:	1d ff c8 ff 	j 800050f2 <Encoder+0x62>
80005166:	87 35 00 30 	and.t %d3,%d5,0,%d3,0
8000516a:	82 28       	mov %d8,2
8000516c:	82 22       	mov %d2,2
8000516e:	df 03 aa ff 	jne %d3,0,800050c2 <Encoder+0x32>
80005172:	0f 65 e0 50 	andn %d5,%d5,%d6
80005176:	82 02       	mov %d2,0
80005178:	82 08       	mov %d8,0
8000517a:	6f 05 a4 7f 	jz.t %d5,0,800050c2 <Encoder+0x32>
8000517e:	82 38       	mov %d8,3
80005180:	82 32       	mov %d2,3
80005182:	1d ff a0 ff 	j 800050c2 <Encoder+0x32>

80005186 <init_ADC_Group>:
80005186:	20 a8       	sub.a %sp,168
80005188:	d9 a4 04 00 	lea %a4,[%sp]4
8000518c:	91 20 00 5f 	movh.a %a5,61442
80005190:	91 00 00 c6 	movh.a %a12,24576
80005194:	6d ff 39 e2 	call 80001606 <IfxVadc_Adc_initModuleConfig>
80005198:	d9 cc 30 50 	lea %a12,[%a12]368 <60000170 <Vadc>>
8000519c:	d9 a5 04 00 	lea %a5,[%sp]4 <60000170 <Vadc>>
800051a0:	40 c4       	mov.aa %a4,%a12
800051a2:	6d ff a0 e1 	call 800014e2 <IfxVadc_Adc_initModule>
800051a6:	40 c5       	mov.aa %a5,%a12
800051a8:	d9 a4 2c 00 	lea %a4,[%sp]44
800051ac:	6d ff 81 e1 	call 800014ae <IfxVadc_Adc_initGroupConfig>
800051b0:	82 42       	mov %d2,4
800051b2:	91 00 00 46 	movh.a %a4,24576
800051b6:	d9 a5 2c 00 	lea %a5,[%sp]44
800051ba:	59 a2 30 00 	st.w [%sp]48,%d2
800051be:	59 a2 34 00 	st.w [%sp]52,%d2
800051c2:	82 12       	mov %d2,1
800051c4:	d9 44 24 50 	lea %a4,[%a4]356 <60000164 <adcGroup4>>
800051c8:	e9 a2 25 20 	st.b [%sp]165 <60000164 <adcGroup4>>,%d2
800051cc:	e9 a2 08 10 	st.b [%sp]72 <60000164 <adcGroup4>>,%d2
800051d0:	82 12       	mov %d2,1
800051d2:	59 a2 14 10 	st.w [%sp]84,%d2
800051d6:	6d ff 1b df 	call 8000100c <IfxVadc_Adc_initGroup>
800051da:	00 90       	ret 

800051dc <init_ADC_G4_Channel>:
800051dc:	91 00 00 c6 	movh.a %a12,24576
800051e0:	20 40       	sub.a %sp,64
800051e2:	d9 cc 24 50 	lea %a12,[%a12]356
800051e6:	40 c5       	mov.aa %a5,%a12
800051e8:	d9 a4 04 00 	lea %a4,[%sp]4
800051ec:	6d ff 06 df 	call 80000ff8 <IfxVadc_Adc_initChannelConfig>
800051f0:	82 02       	mov %d2,0
800051f2:	91 00 00 d6 	movh.a %a13,24576
800051f6:	d9 dd 04 40 	lea %a13,[%a13]260 <60000104 <adcG4Channel>>
800051fa:	d9 a5 04 00 	lea %a5,[%sp]4 <60000104 <adcG4Channel>>
800051fe:	40 d4       	mov.aa %a4,%a13
80005200:	59 a2 1c 00 	st.w [%sp]28,%d2
80005204:	59 a2 28 00 	st.w [%sp]40,%d2
80005208:	6d ff fa dd 	call 80000dfc <IfxVadc_Adc_initChannel>
8000520c:	99 c4 04 00 	ld.a %a4,[%a12]4
80005210:	82 14       	mov %d4,1
80005212:	82 15       	mov %d5,1
80005214:	6d ff 90 dd 	call 80000d34 <IfxVadc_setScan>
80005218:	82 18       	mov %d8,1
8000521a:	40 c5       	mov.aa %a5,%a12
8000521c:	d9 a4 04 00 	lea %a4,[%sp]4
80005220:	6d ff ec de 	call 80000ff8 <IfxVadc_Adc_initChannelConfig>
80005224:	d9 a5 04 00 	lea %a5,[%sp]4
80005228:	d9 d4 0c 00 	lea %a4,[%a13]12 <6000000c <LCF_DSPR1_START+0xc>>
8000522c:	59 a8 1c 00 	st.w [%sp]28 <6000000c <LCF_DSPR1_START+0xc>>,%d8
80005230:	59 a8 28 00 	st.w [%sp]40 <6000000c <LCF_DSPR1_START+0xc>>,%d8
80005234:	6d ff e4 dd 	call 80000dfc <IfxVadc_Adc_initChannel>
80005238:	99 c4 04 00 	ld.a %a4,[%a12]4
8000523c:	82 24       	mov %d4,2
8000523e:	82 25       	mov %d5,2
80005240:	6d ff 7a dd 	call 80000d34 <IfxVadc_setScan>
80005244:	40 c5       	mov.aa %a5,%a12
80005246:	d9 a4 04 00 	lea %a4,[%sp]4
8000524a:	6d ff d7 de 	call 80000ff8 <IfxVadc_Adc_initChannelConfig>
8000524e:	82 22       	mov %d2,2
80005250:	d9 a5 04 00 	lea %a5,[%sp]4
80005254:	d9 d4 18 00 	lea %a4,[%a13]24 <60000018 <IfxScuCcu_xtalFrequency>>
80005258:	59 a2 1c 00 	st.w [%sp]28 <60000018 <IfxScuCcu_xtalFrequency>>,%d2
8000525c:	59 a2 28 00 	st.w [%sp]40 <60000018 <IfxScuCcu_xtalFrequency>>,%d2
80005260:	6d ff ce dd 	call 80000dfc <IfxVadc_Adc_initChannel>
80005264:	82 44       	mov %d4,4
80005266:	01 c4 00 26 	addsc.a %a2,%a12,%d4,0
8000526a:	82 45       	mov %d5,4
8000526c:	d4 24       	ld.a %a4,[%a2]
8000526e:	6d ff 63 dd 	call 80000d34 <IfxVadc_setScan>
80005272:	40 c5       	mov.aa %a5,%a12
80005274:	d9 a4 04 00 	lea %a4,[%sp]4
80005278:	6d ff c0 de 	call 80000ff8 <IfxVadc_Adc_initChannelConfig>
8000527c:	82 32       	mov %d2,3
8000527e:	d9 a5 04 00 	lea %a5,[%sp]4
80005282:	d9 d4 24 00 	lea %a4,[%a13]36 <60000024 <dtor_idx.0>>
80005286:	59 a2 1c 00 	st.w [%sp]28 <60000024 <dtor_idx.0>>,%d2
8000528a:	59 a2 28 00 	st.w [%sp]40 <60000024 <dtor_idx.0>>,%d2
8000528e:	6d ff b7 dd 	call 80000dfc <IfxVadc_Adc_initChannel>
80005292:	99 c4 04 00 	ld.a %a4,[%a12]4
80005296:	3b 80 00 40 	mov %d4,8
8000529a:	3b 80 00 50 	mov %d5,8
8000529e:	6d ff 4b dd 	call 80000d34 <IfxVadc_setScan>
800052a2:	40 c5       	mov.aa %a5,%a12
800052a4:	d9 a4 04 00 	lea %a4,[%sp]4
800052a8:	6d ff a8 de 	call 80000ff8 <IfxVadc_Adc_initChannelConfig>
800052ac:	82 42       	mov %d2,4
800052ae:	01 a2 00 56 	addsc.a %a5,%sp,%d2,0
800052b2:	d9 d4 30 00 	lea %a4,[%a13]48 <60000030 <Scheduler1msFlag>>
800052b6:	59 a2 1c 00 	st.w [%sp]28 <60000030 <Scheduler1msFlag>>,%d2
800052ba:	59 a2 28 00 	st.w [%sp]40 <60000030 <Scheduler1msFlag>>,%d2
800052be:	6d ff 9f dd 	call 80000dfc <IfxVadc_Adc_initChannel>
800052c2:	99 c4 04 00 	ld.a %a4,[%a12]4
800052c6:	3b 00 01 40 	mov %d4,16
800052ca:	3b 00 01 50 	mov %d5,16
800052ce:	6d ff 33 dd 	call 80000d34 <IfxVadc_setScan>
800052d2:	40 c5       	mov.aa %a5,%a12
800052d4:	d9 a4 04 00 	lea %a4,[%sp]4
800052d8:	6d ff 90 de 	call 80000ff8 <IfxVadc_Adc_initChannelConfig>
800052dc:	82 52       	mov %d2,5
800052de:	d9 a5 04 00 	lea %a5,[%sp]4
800052e2:	d9 d4 3c 00 	lea %a4,[%a13]60 <6000003c <g_cpuSyncEvent>>
800052e6:	59 a2 1c 00 	st.w [%sp]28 <6000003c <g_cpuSyncEvent>>,%d2
800052ea:	59 a2 28 00 	st.w [%sp]40 <6000003c <g_cpuSyncEvent>>,%d2
800052ee:	6d ff 87 dd 	call 80000dfc <IfxVadc_Adc_initChannel>
800052f2:	99 c4 04 00 	ld.a %a4,[%a12]4
800052f6:	3b 00 02 40 	mov %d4,32
800052fa:	3b 00 02 50 	mov %d5,32
800052fe:	6d ff 1b dd 	call 80000d34 <IfxVadc_setScan>
80005302:	40 c5       	mov.aa %a5,%a12
80005304:	d9 a4 04 00 	lea %a4,[%sp]4
80005308:	6d ff 78 de 	call 80000ff8 <IfxVadc_Adc_initChannelConfig>
8000530c:	82 62       	mov %d2,6
8000530e:	d9 a5 04 00 	lea %a5,[%sp]4
80005312:	d9 d4 08 10 	lea %a4,[%a13]72 <60000048 <GtmPwmHl+0x8>>
80005316:	59 a2 1c 00 	st.w [%sp]28 <60000048 <GtmPwmHl+0x8>>,%d2
8000531a:	59 a2 28 00 	st.w [%sp]40 <60000048 <GtmPwmHl+0x8>>,%d2
8000531e:	6d ff 6f dd 	call 80000dfc <IfxVadc_Adc_initChannel>
80005322:	99 c4 04 00 	ld.a %a4,[%a12]4
80005326:	3b 00 04 40 	mov %d4,64
8000532a:	3b 00 04 50 	mov %d5,64
8000532e:	6d ff 03 dd 	call 80000d34 <IfxVadc_setScan>
80005332:	40 c5       	mov.aa %a5,%a12
80005334:	d9 a4 04 00 	lea %a4,[%sp]4
80005338:	6d ff 60 de 	call 80000ff8 <IfxVadc_Adc_initChannelConfig>
8000533c:	82 72       	mov %d2,7
8000533e:	d9 a5 04 00 	lea %a5,[%sp]4
80005342:	d9 d4 14 10 	lea %a4,[%a13]84 <60000054 <GtmPwmHl+0x14>>
80005346:	59 a2 1c 00 	st.w [%sp]28 <60000054 <GtmPwmHl+0x14>>,%d2
8000534a:	59 a2 28 00 	st.w [%sp]40 <60000054 <GtmPwmHl+0x14>>,%d2
8000534e:	6d ff 57 dd 	call 80000dfc <IfxVadc_Adc_initChannel>
80005352:	99 c4 04 00 	ld.a %a4,[%a12]4
80005356:	3b 00 08 40 	mov %d4,128
8000535a:	3b 00 08 50 	mov %d5,128
8000535e:	6d ff eb dc 	call 80000d34 <IfxVadc_setScan>
80005362:	99 c2 04 00 	ld.a %a2,[%a12]4
80005366:	19 22 24 20 	ld.w %d2,[%a2]164
8000536a:	d9 23 24 20 	lea %a3,[%a2]164
8000536e:	67 82 09 20 	ins.t %d2,%d2,9,%d8,0
80005372:	74 32       	st.w [%a3],%d2
80005374:	00 90       	ret 

80005376 <core0_main>:
80005376:	0d 00 00 03 	enable 
8000537a:	6d ff 96 e7 	call 800022a6 <IfxScuWdt_getCpuWatchdogPassword>
8000537e:	02 24       	mov %d4,%d2
80005380:	6d ff 91 e6 	call 800020a2 <IfxScuWdt_disableCpuWatchdog>
80005384:	6d ff a2 e7 	call 800022c8 <IfxScuWdt_getSafetyWatchdogPassword>
80005388:	02 24       	mov %d4,%d2
8000538a:	91 00 00 c6 	movh.a %a12,24576
8000538e:	6d ff c9 e6 	call 80002120 <IfxScuWdt_disableSafetyWatchdog>
80005392:	d9 cc 3c 00 	lea %a12,[%a12]60 <6000003c <g_cpuSyncEvent>>
80005396:	40 c4       	mov.aa %a4,%a12
80005398:	6d ff 13 f8 	call 800043be <IfxCpu_emitEvent>
8000539c:	82 14       	mov %d4,1
8000539e:	40 c4       	mov.aa %a4,%a12
800053a0:	6d ff cf f7 	call 8000433e <IfxCpu_waitEvent>
800053a4:	6d ff 5a fe 	call 80005058 <init_GPIO>
800053a8:	6d ff 65 d9 	call 80000672 <init_STM>
800053ac:	6d ff ed fe 	call 80005186 <init_ADC_Group>
800053b0:	6d ff 16 ff 	call 800051dc <init_ADC_G4_Channel>
800053b4:	6d ff 73 da 	call 8000089a <init_GTM>
800053b8:	7b 00 f8 23 	movh %d2,16256
800053bc:	91 00 00 26 	movh.a %a2,24576
800053c0:	d9 22 38 00 	lea %a2,[%a2]56 <60000038 <a>>
800053c4:	74 22       	st.w [%a2],%d2
800053c6:	6d ff 20 d9 	call 80000606 <AppScheduling>
800053ca:	6d ff 1e d9 	call 80000606 <AppScheduling>
800053ce:	1d ff fc ff 	j 800053c6 <core0_main+0x50>

800053d2 <core1_main>:
800053d2:	0d 00 00 03 	enable 
800053d6:	6d ff 68 e7 	call 800022a6 <IfxScuWdt_getCpuWatchdogPassword>
800053da:	02 24       	mov %d4,%d2
800053dc:	91 00 00 c6 	movh.a %a12,24576
800053e0:	6d ff 61 e6 	call 800020a2 <IfxScuWdt_disableCpuWatchdog>
800053e4:	d9 cc 3c 00 	lea %a12,[%a12]60 <6000003c <g_cpuSyncEvent>>
800053e8:	40 c4       	mov.aa %a4,%a12
800053ea:	6d ff ea f7 	call 800043be <IfxCpu_emitEvent>
800053ee:	82 14       	mov %d4,1
800053f0:	40 c4       	mov.aa %a4,%a12
800053f2:	6d ff a6 f7 	call 8000433e <IfxCpu_waitEvent>
800053f6:	6d ff 4d fe 	call 80005090 <Encoder>
800053fa:	6d ff 4b fe 	call 80005090 <Encoder>
800053fe:	1d ff fc ff 	j 800053f6 <core1_main+0x24>

80005402 <core2_main>:
80005402:	0d 00 00 03 	enable 
80005406:	6d ff 50 e7 	call 800022a6 <IfxScuWdt_getCpuWatchdogPassword>
8000540a:	02 24       	mov %d4,%d2
8000540c:	91 00 00 c6 	movh.a %a12,24576
80005410:	6d ff 49 e6 	call 800020a2 <IfxScuWdt_disableCpuWatchdog>
80005414:	d9 cc 3c 00 	lea %a12,[%a12]60 <6000003c <g_cpuSyncEvent>>
80005418:	40 c4       	mov.aa %a4,%a12
8000541a:	6d ff d2 f7 	call 800043be <IfxCpu_emitEvent>
8000541e:	82 14       	mov %d4,1
80005420:	40 c4       	mov.aa %a4,%a12
80005422:	6d ff 8e f7 	call 8000433e <IfxCpu_waitEvent>
80005426:	1d 00 00 00 	j 80005426 <core2_main+0x24>

8000542a <memset>:
8000542a:	40 42       	mov.aa %a2,%a4
8000542c:	df 05 07 00 	jeq %d5,0,8000543a <memset+0x10>
80005430:	60 53       	mov.a %a3,%d5
80005432:	b0 f3       	add.a %a3,-1
80005434:	24 44       	st.b [%a4+],%d4
80005436:	fd 30 ff 7f 	loop %a3,80005434 <memset+0xa>
8000543a:	00 90       	ret 

8000543c <__muldf3>:
8000543c:	20 50       	sub.a %sp,80
8000543e:	d9 a5 14 00 	lea %a5,[%sp]20
80005442:	d9 a4 04 00 	lea %a4,[%sp]4
80005446:	89 a4 44 09 	st.d [%sp]4,%e4
8000544a:	89 a6 4c 09 	st.d [%sp]12,%e6
8000544e:	6d 00 e6 02 	call 80005a1a <__unpack_d>
80005452:	d9 a5 28 00 	lea %a5,[%sp]40
80005456:	d9 a4 0c 00 	lea %a4,[%sp]12
8000545a:	6d 00 e0 02 	call 80005a1a <__unpack_d>
8000545e:	19 a2 14 00 	ld.w %d2,[%sp]20
80005462:	ff 22 0f 80 	jge.u %d2,2,80005480 <__muldf3+0x44>
80005466:	19 a3 18 00 	ld.w %d3,[%sp]24
8000546a:	19 a2 2c 00 	ld.w %d2,[%sp]44
8000546e:	d9 a4 14 00 	lea %a4,[%sp]20
80005472:	0b 23 10 21 	ne %d2,%d3,%d2
80005476:	59 a2 18 00 	st.w [%sp]24,%d2
8000547a:	6d 00 01 02 	call 8000587c <__pack_d>
8000547e:	00 90       	ret 
80005480:	19 a3 28 00 	ld.w %d3,[%sp]40
80005484:	bf 23 14 80 	jlt.u %d3,2,800054ac <__muldf3+0x70>
80005488:	df 42 0a 80 	jne %d2,4,8000549c <__muldf3+0x60>
8000548c:	91 00 00 48 	movh.a %a4,32768
80005490:	d9 44 00 80 	lea %a4,[%a4]512 <80000200 <__thenan_df>>
80005494:	df 23 f3 7f 	jeq %d3,2,8000547a <__muldf3+0x3e>
80005498:	1d ff e7 ff 	j 80005466 <__muldf3+0x2a>
8000549c:	df 43 15 80 	jne %d3,4,800054c6 <__muldf3+0x8a>
800054a0:	91 00 00 48 	movh.a %a4,32768
800054a4:	d9 44 00 80 	lea %a4,[%a4]512 <80000200 <__thenan_df>>
800054a8:	df 22 e9 7f 	jeq %d2,2,8000547a <__muldf3+0x3e>
800054ac:	19 a2 2c 00 	ld.w %d2,[%sp]44
800054b0:	19 a3 18 00 	ld.w %d3,[%sp]24
800054b4:	d9 a4 28 00 	lea %a4,[%sp]40
800054b8:	0b 23 10 21 	ne %d2,%d3,%d2
800054bc:	59 a2 2c 00 	st.w [%sp]44,%d2
800054c0:	6d 00 de 01 	call 8000587c <__pack_d>
800054c4:	00 90       	ret 
800054c6:	19 a5 2c 00 	ld.w %d5,[%sp]44
800054ca:	19 a4 18 00 	ld.w %d4,[%sp]24
800054ce:	0b 45 10 a1 	ne %d10,%d5,%d4
800054d2:	df 22 aa 00 	jeq %d2,2,80005626 <__muldf3+0x1ea>
800054d6:	df 23 ae 00 	jeq %d3,2,80005632 <__muldf3+0x1f6>
800054da:	19 a6 34 00 	ld.w %d6,[%sp]52
800054de:	19 a4 20 00 	ld.w %d4,[%sp]32
800054e2:	82 03       	mov %d3,0
800054e4:	73 46 68 00 	mul.u %e0,%d6,%d4
800054e8:	19 a2 38 00 	ld.w %d2,[%sp]56
800054ec:	82 0b       	mov %d11,0
800054ee:	03 36 0a 11 	madd %d1,%d1,%d6,%d3
800054f2:	02 48       	mov %d8,%d4
800054f4:	19 a7 24 00 	ld.w %d7,[%sp]36
800054f8:	03 4b 0a 11 	madd %d1,%d1,%d11,%d4
800054fc:	73 42 68 40 	mul.u %e4,%d2,%d4
80005500:	82 0d       	mov %d13,0
80005502:	82 0c       	mov %d12,0
80005504:	03 32 0a 55 	madd %d5,%d5,%d2,%d3
80005508:	03 8d 0a 55 	madd %d5,%d5,%d13,%d8
8000550c:	73 27 68 80 	mul.u %e8,%d7,%d2
80005510:	03 d7 0a 99 	madd %d9,%d9,%d7,%d13
80005514:	03 2c 0a 99 	madd %d9,%d9,%d12,%d2
80005518:	03 67 68 24 	madd.u %e2,%e4,%d7,%d6
8000551c:	03 b7 0a 33 	madd %d3,%d3,%d7,%d11
80005520:	03 6c 0a 33 	madd %d3,%d3,%d12,%d6
80005524:	0b 35 00 61 	eq %d6,%d5,%d3
80005528:	0b 42 30 62 	and.lt.u %d6,%d2,%d4
8000552c:	0b 53 a0 62 	or.lt.u %d6,%d3,%d5
80005530:	02 67       	mov %d7,%d6
80005532:	82 06       	mov %d6,0
80005534:	0b 06 40 60 	addx %d6,%d6,%d0
80005538:	0b 12 50 50 	addc %d5,%d2,%d1
8000553c:	0b 51 00 41 	eq %d4,%d1,%d5
80005540:	0b 06 50 42 	and.ge.u %d4,%d6,%d0
80005544:	0b 51 a0 42 	or.lt.u %d4,%d1,%d5
80005548:	df 04 06 80 	jne %d4,0,80005554 <__muldf3+0x118>
8000554c:	8b 1b 80 b0 	addx %d11,%d11,1
80005550:	8b 07 a0 70 	addc %d7,%d7,0
80005554:	82 04       	mov %d4,0
80005556:	0b 83 40 30 	addx %d3,%d3,%d8
8000555a:	0b 94 50 20 	addc %d2,%d4,%d9
8000555e:	0b b3 40 30 	addx %d3,%d3,%d11
80005562:	0b 72 50 20 	addc %d2,%d2,%d7
80005566:	19 a4 1c 00 	ld.w %d4,[%sp]28
8000556a:	19 a7 30 00 	ld.w %d7,[%sp]48
8000556e:	59 aa 00 10 	st.w [%sp]64,%d10
80005572:	0b 74 00 10 	add %d1,%d4,%d7
80005576:	7b 00 00 42 	movh %d4,8192
8000557a:	1b 41 00 00 	addi %d0,%d1,4
8000557e:	0b 42 00 71 	eq %d7,%d2,%d4
80005582:	b7 07 01 70 	insert %d7,%d7,0,0,1
80005586:	59 a0 04 10 	st.w [%sp]68,%d0
8000558a:	0b 42 a0 72 	or.lt.u %d7,%d2,%d4
8000558e:	df 07 2b 80 	jne %d7,0,800055e4 <__muldf3+0x1a8>
80005592:	1b 51 00 70 	addi %d7,%d1,5
80005596:	8f 13 00 01 	and %d0,%d3,1
8000559a:	02 71       	mov %d1,%d7
8000559c:	df 00 07 00 	jeq %d0,0,800055aa <__muldf3+0x16e>
800055a0:	77 65 80 6f 	dextr %d6,%d5,%d6,31
800055a4:	06 f5       	sh %d5,-1
800055a6:	b7 f5 81 5f 	insert %d5,%d5,15,31,1
800055aa:	77 32 80 3f 	dextr %d3,%d2,%d3,31
800055ae:	06 f2       	sh %d2,-1
800055b0:	0b 24 30 01 	lt.u %d0,%d4,%d2
800055b4:	0b 24 70 02 	or.eq %d0,%d4,%d2
800055b8:	c2 17       	add %d7,1
800055ba:	df 00 ee ff 	jne %d0,0,80005596 <__muldf3+0x15a>
800055be:	59 a1 04 10 	st.w [%sp]68,%d1
800055c2:	8f f3 0f 41 	and %d4,%d3,255
800055c6:	8b 04 28 42 	ne %d4,%d4,128
800055ca:	df 04 3a 00 	jeq %d4,0,8000563e <__muldf3+0x202>
800055ce:	59 a2 0c 10 	st.w [%sp]76,%d2
800055d2:	82 32       	mov %d2,3
800055d4:	59 a3 08 10 	st.w [%sp]72,%d3
800055d8:	d9 a4 3c 00 	lea %a4,[%sp]60
800055dc:	59 a2 3c 00 	st.w [%sp]60,%d2
800055e0:	1d ff 4d ff 	j 8000547a <__muldf3+0x3e>
800055e4:	7b 00 00 71 	movh %d7,4096
800055e8:	0b 27 30 41 	lt.u %d4,%d7,%d2
800055ec:	0b 27 70 42 	or.eq %d4,%d7,%d2
800055f0:	df 04 e9 ff 	jne %d4,0,800055c2 <__muldf3+0x186>
800055f4:	77 32 80 20 	dextr %d2,%d2,%d3,1
800055f8:	c2 f0       	add %d0,-1
800055fa:	06 13       	sh %d3,1
800055fc:	ff 05 06 00 	jge %d5,0,80005608 <__muldf3+0x1cc>
80005600:	8f 13 40 11 	or %d1,%d3,1
80005604:	0b 21 10 28 	mov %e2,%d1,%d2
80005608:	0b 72 00 41 	eq %d4,%d2,%d7
8000560c:	b7 04 01 40 	insert %d4,%d4,0,0,1
80005610:	77 65 80 50 	dextr %d5,%d5,%d6,1
80005614:	0b 72 a0 42 	or.lt.u %d4,%d2,%d7
80005618:	06 16       	sh %d6,1
8000561a:	df 04 ed ff 	jne %d4,0,800055f4 <__muldf3+0x1b8>
8000561e:	59 a0 04 10 	st.w [%sp]68,%d0
80005622:	1d ff d0 ff 	j 800055c2 <__muldf3+0x186>
80005626:	59 aa 18 00 	st.w [%sp]24,%d10
8000562a:	d9 a4 14 00 	lea %a4,[%sp]20
8000562e:	1d ff 26 ff 	j 8000547a <__muldf3+0x3e>
80005632:	59 aa 2c 00 	st.w [%sp]44,%d10
80005636:	d9 a4 28 00 	lea %a4,[%sp]40
8000563a:	1d ff 20 ff 	j 8000547a <__muldf3+0x3e>
8000563e:	77 32 00 4c 	dextr %d4,%d2,%d3,24
80005642:	a6 65       	or %d5,%d6
80005644:	8b 05 20 52 	ne %d5,%d5,0
80005648:	0f 45 e0 40 	andn %d4,%d5,%d4
8000564c:	df 04 c1 7f 	jeq %d4,0,800055ce <__muldf3+0x192>
80005650:	8b 03 88 30 	addx %d3,%d3,128
80005654:	8b 02 a0 20 	addc %d2,%d2,0
80005658:	8f f3 cf 31 	andn %d3,%d3,255
8000565c:	1d ff b9 ff 	j 800055ce <__muldf3+0x192>

80005660 <__divdf3>:
80005660:	20 38       	sub.a %sp,56
80005662:	d9 a5 10 00 	lea %a5,[%sp]16
80005666:	40 a4       	mov.aa %a4,%sp
80005668:	89 a4 40 09 	st.d [%sp],%e4
8000566c:	89 a6 48 09 	st.d [%sp]8,%e6
80005670:	6d 00 d5 01 	call 80005a1a <__unpack_d>
80005674:	d9 a5 24 00 	lea %a5,[%sp]36
80005678:	d9 a4 08 00 	lea %a4,[%sp]8
8000567c:	6d 00 cf 01 	call 80005a1a <__unpack_d>
80005680:	19 a2 10 00 	ld.w %d2,[%sp]16
80005684:	ff 22 07 80 	jge.u %d2,2,80005692 <__divdf3+0x32>
80005688:	d9 a4 10 00 	lea %a4,[%sp]16
8000568c:	6d 00 f8 00 	call 8000587c <__pack_d>
80005690:	00 90       	ret 
80005692:	19 a3 24 00 	ld.w %d3,[%sp]36
80005696:	d9 a4 24 00 	lea %a4,[%sp]36
8000569a:	bf 23 f9 ff 	jlt.u %d3,2,8000568c <__divdf3+0x2c>
8000569e:	19 a5 14 00 	ld.w %d5,[%sp]20
800056a2:	19 a4 28 00 	ld.w %d4,[%sp]40
800056a6:	c6 54       	xor %d4,%d5
800056a8:	59 a4 14 00 	st.w [%sp]20,%d4
800056ac:	1b e2 ff 4f 	addi %d4,%d2,-2
800056b0:	8f 24 c0 41 	andn %d4,%d4,2
800056b4:	df 04 0a 80 	jne %d4,0,800056c8 <__divdf3+0x68>
800056b8:	91 00 00 48 	movh.a %a4,32768
800056bc:	d9 44 00 80 	lea %a4,[%a4]512 <80000200 <__thenan_df>>
800056c0:	5f 32 e4 ff 	jne %d2,%d3,80005688 <__divdf3+0x28>
800056c4:	1d ff e4 ff 	j 8000568c <__divdf3+0x2c>
800056c8:	df 43 51 00 	jeq %d3,4,8000576a <__divdf3+0x10a>
800056cc:	df 23 5a 00 	jeq %d3,2,80005780 <__divdf3+0x120>
800056d0:	19 a3 18 00 	ld.w %d3,[%sp]24
800056d4:	19 a2 2c 00 	ld.w %d2,[%sp]44
800056d8:	09 a4 70 09 	ld.d %e4,[%sp]48
800056dc:	0b 23 80 00 	sub %d0,%d3,%d2
800056e0:	09 a2 5c 09 	ld.d %e2,[%sp]28
800056e4:	0b 53 00 61 	eq %d6,%d3,%d5
800056e8:	02 67       	mov %d7,%d6
800056ea:	0b 42 50 72 	and.ge.u %d7,%d2,%d4
800056ee:	59 a0 18 00 	st.w [%sp]24,%d0
800056f2:	0b 35 a0 72 	or.lt.u %d7,%d5,%d3
800056f6:	df 07 0b 80 	jne %d7,0,8000570c <__divdf3+0xac>
800056fa:	1b f0 ff 6f 	addi %d6,%d0,-1
800056fe:	77 23 80 30 	dextr %d3,%d3,%d2,1
80005702:	06 12       	sh %d2,1
80005704:	59 a6 18 00 	st.w [%sp]24,%d6
80005708:	0b 53 00 61 	eq %d6,%d3,%d5
8000570c:	3b d0 03 10 	mov %d1,61
80005710:	d2 08       	mov %e8,0
80005712:	82 00       	mov %d0,0
80005714:	7b 00 00 71 	movh %d7,4096
80005718:	1d 00 04 00 	j 80005720 <__divdf3+0xc0>
8000571c:	0b 53 00 61 	eq %d6,%d3,%d5
80005720:	0b 42 30 62 	and.lt.u %d6,%d2,%d4
80005724:	0b 53 a0 62 	or.lt.u %d6,%d3,%d5
80005728:	df 06 0c 80 	jne %d6,0,80005740 <__divdf3+0xe0>
8000572c:	0f 08 a0 a0 	or %d10,%d8,%d0
80005730:	0f 79 a0 60 	or %d6,%d9,%d7
80005734:	0b 42 c0 20 	subx %d2,%d2,%d4
80005738:	0b a6 10 88 	mov %e8,%d6,%d10
8000573c:	0b 53 d0 30 	subc %d3,%d3,%d5
80005740:	c2 f1       	add %d1,-1
80005742:	77 07 80 0f 	dextr %d0,%d7,%d0,31
80005746:	77 23 80 30 	dextr %d3,%d3,%d2,1
8000574a:	06 f7       	sh %d7,-1
8000574c:	06 12       	sh %d2,1
8000574e:	df 01 e7 ff 	jne %d1,0,8000571c <__divdf3+0xbc>
80005752:	8f f8 0f 41 	and %d4,%d8,255
80005756:	8b 04 28 42 	ne %d4,%d4,128
8000575a:	df 04 1a 00 	jeq %d4,0,8000578e <__divdf3+0x12e>
8000575e:	59 a8 1c 00 	st.w [%sp]28,%d8
80005762:	59 a9 20 00 	st.w [%sp]32,%d9
80005766:	1d ff 91 ff 	j 80005688 <__divdf3+0x28>
8000576a:	82 02       	mov %d2,0
8000576c:	a0 02       	mov.a %a2,0
8000576e:	a0 03       	mov.a %a3,0
80005770:	89 a2 dc 09 	st.da [%sp]28,%a2
80005774:	59 a2 18 00 	st.w [%sp]24,%d2
80005778:	d9 a4 10 00 	lea %a4,[%sp]16
8000577c:	1d ff 88 ff 	j 8000568c <__divdf3+0x2c>
80005780:	82 42       	mov %d2,4
80005782:	d9 a4 10 00 	lea %a4,[%sp]16
80005786:	59 a2 10 00 	st.w [%sp]16,%d2
8000578a:	1d ff 81 ff 	j 8000568c <__divdf3+0x2c>
8000578e:	a6 32       	or %d2,%d3
80005790:	77 89 00 4c 	dextr %d4,%d9,%d8,24
80005794:	8b 02 20 32 	ne %d3,%d2,0
80005798:	0f 43 e0 20 	andn %d2,%d3,%d4
8000579c:	df 02 e1 7f 	jeq %d2,0,8000575e <__divdf3+0xfe>
800057a0:	8b 08 88 80 	addx %d8,%d8,128
800057a4:	8b 09 a0 90 	addc %d9,%d9,0
800057a8:	8f f8 cf 81 	andn %d8,%d8,255
800057ac:	1d ff d9 ff 	j 8000575e <__divdf3+0xfe>

800057b0 <__floatsidf>:
800057b0:	82 32       	mov %d2,3
800057b2:	20 18       	sub.a %sp,24
800057b4:	59 a2 04 00 	st.w [%sp]4,%d2
800057b8:	8f 14 1e 20 	sh %d2,%d4,-31
800057bc:	59 a2 08 00 	st.w [%sp]8,%d2
800057c0:	df 04 0e 80 	jne %d4,0,800057dc <__floatsidf+0x2c>
800057c4:	82 22       	mov %d2,2
800057c6:	59 a2 04 00 	st.w [%sp]4,%d2
800057ca:	d9 a4 04 00 	lea %a4,[%sp]4
800057ce:	6d 00 57 00 	call 8000587c <__pack_d>
800057d2:	60 25       	mov.a %a5,%d2
800057d4:	60 34       	mov.a %a4,%d3
800057d6:	80 52       	mov.d %d2,%a5
800057d8:	80 43       	mov.d %d3,%a4
800057da:	00 90       	ret 
800057dc:	ff 04 0a 00 	jge %d4,0,800057f0 <__floatsidf+0x40>
800057e0:	7b 00 00 28 	movh %d2,32768
800057e4:	a0 05       	mov.a %a5,0
800057e6:	91 00 1e 4c 	movh.a %a4,49632
800057ea:	5f 24 f6 7f 	jeq %d4,%d2,800057d6 <__floatsidf+0x26>
800057ee:	32 54       	rsub %d4
800057f0:	0f 04 b0 61 	clz %d6,%d4
800057f4:	1b d6 01 60 	addi %d6,%d6,29
800057f8:	8f f6 01 21 	and %d2,%d6,31
800057fc:	82 05       	mov %d5,0
800057fe:	8b 06 82 72 	ge %d7,%d6,32
80005802:	17 45 80 32 	dextr %d3,%d5,%d4,%d2
80005806:	0f 24 00 20 	sh %d2,%d4,%d2
8000580a:	2b 23 50 37 	seln %d3,%d7,%d3,%d2
8000580e:	8b c6 03 61 	rsub %d6,%d6,60
80005812:	ab 02 a0 27 	seln %d2,%d7,%d2,0
80005816:	59 a3 14 00 	st.w [%sp]20,%d3
8000581a:	59 a6 0c 00 	st.w [%sp]12,%d6
8000581e:	59 a2 10 00 	st.w [%sp]16,%d2
80005822:	1d ff d4 ff 	j 800057ca <__floatsidf+0x1a>

80005826 <__truncdfsf2>:
80005826:	20 20       	sub.a %sp,32
80005828:	d9 a5 0c 00 	lea %a5,[%sp]12
8000582c:	d9 a4 04 00 	lea %a4,[%sp]4
80005830:	89 a4 44 09 	st.d [%sp]4,%e4
80005834:	6d 00 f3 00 	call 80005a1a <__unpack_d>
80005838:	19 a3 18 00 	ld.w %d3,[%sp]24
8000583c:	19 a2 1c 00 	ld.w %d2,[%sp]28
80005840:	77 32 00 21 	dextr %d2,%d2,%d3,2
80005844:	b7 03 02 3f 	insert %d3,%d3,0,30,2
80005848:	02 27       	mov %d7,%d2
8000584a:	df 03 04 00 	jeq %d3,0,80005852 <__truncdfsf2+0x2c>
8000584e:	8f 12 40 71 	or %d7,%d2,1
80005852:	19 a6 14 00 	ld.w %d6,[%sp]20
80005856:	19 a5 10 00 	ld.w %d5,[%sp]16
8000585a:	19 a4 0c 00 	ld.w %d4,[%sp]12
8000585e:	6d 00 03 00 	call 80005864 <__make_fp>
80005862:	00 90       	ret 

80005864 <__make_fp>:
80005864:	20 10       	sub.a %sp,16
80005866:	40 a4       	mov.aa %a4,%sp
80005868:	74 a4       	st.w [%sp],%d4
8000586a:	59 a5 04 00 	st.w [%sp]4,%d5
8000586e:	59 a6 08 00 	st.w [%sp]8,%d6
80005872:	59 a7 0c 00 	st.w [%sp]12,%d7
80005876:	6d 00 31 01 	call 80005ad8 <__pack_f>
8000587a:	00 90       	ret 

8000587c <__pack_d>:
8000587c:	54 44       	ld.w %d4,[%a4]
8000587e:	19 43 0c 00 	ld.w %d3,[%a4]12
80005882:	19 42 10 00 	ld.w %d2,[%a4]16
80005886:	19 41 04 00 	ld.w %d1,[%a4]4
8000588a:	bf 24 56 80 	jlt.u %d4,2,80005936 <__pack_d+0xba>
8000588e:	7b 00 ff 57 	movh %d5,32752
80005892:	d2 06       	mov %e6,0
80005894:	df 44 0b 00 	jeq %d4,4,800058aa <__pack_d+0x2e>
80005898:	0f 23 a0 50 	or %d5,%d3,%d2
8000589c:	8b 05 00 02 	eq %d0,%d5,0
800058a0:	8b 24 e0 04 	or.eq %d0,%d4,2
800058a4:	82 05       	mov %d5,0
800058a6:	df 00 0c 00 	jeq %d0,0,800058be <__pack_d+0x42>
800058aa:	0b 10 00 28 	mov %e2,%d1
800058ae:	a6 75       	or %d5,%d7
800058b0:	8f f2 01 20 	sh %d2,%d2,31
800058b4:	0f 25 a0 40 	or %d4,%d5,%d2
800058b8:	02 43       	mov %d3,%d4
800058ba:	02 62       	mov %d2,%d6
800058bc:	00 90       	ret 
800058be:	19 44 08 00 	ld.w %d4,[%a4]8
800058c2:	3b 20 c0 0f 	mov %d0,-1022
800058c6:	3f 04 41 00 	jlt %d4,%d0,80005948 <__pack_d+0xcc>
800058ca:	3b 00 40 00 	mov %d0,1024
800058ce:	7b 00 ff 57 	movh %d5,32752
800058d2:	7f 04 ec 7f 	jge %d4,%d0,800058aa <__pack_d+0x2e>
800058d6:	8f f3 0f 51 	and %d5,%d3,255
800058da:	8b 05 28 52 	ne %d5,%d5,128
800058de:	df 05 1b 00 	jeq %d5,0,80005914 <__pack_d+0x98>
800058e2:	8b f3 87 30 	addx %d3,%d3,127
800058e6:	8b 02 a0 20 	addc %d2,%d2,0
800058ea:	7b 00 00 52 	movh %d5,8192
800058ee:	0b 25 30 61 	lt.u %d6,%d5,%d2
800058f2:	0b 25 70 62 	or.eq %d6,%d5,%d2
800058f6:	df 06 19 80 	jne %d6,0,80005928 <__pack_d+0xac>
800058fa:	1b f4 3f 40 	addi %d4,%d4,1023
800058fe:	0b 40 00 48 	mov %e4,%d4
80005902:	77 32 00 6c 	dextr %d6,%d2,%d3,24
80005906:	06 82       	sh %d2,-8
80005908:	b7 02 0c 7a 	insert %d7,%d2,0,20,12
8000590c:	8f 44 01 50 	sh %d5,%d4,20
80005910:	1d ff cd ff 	j 800058aa <__pack_d+0x2e>
80005914:	8f 03 10 51 	and %d5,%d3,256
80005918:	df 05 e9 7f 	jeq %d5,0,800058ea <__pack_d+0x6e>
8000591c:	8b 03 88 30 	addx %d3,%d3,128
80005920:	8b 02 a0 20 	addc %d2,%d2,0
80005924:	1d ff e3 ff 	j 800058ea <__pack_d+0x6e>
80005928:	77 32 80 3f 	dextr %d3,%d2,%d3,31
8000592c:	1b 04 40 40 	addi %d4,%d4,1024
80005930:	06 f2       	sh %d2,-1
80005932:	1d ff e6 ff 	j 800058fe <__pack_d+0x82>
80005936:	77 32 00 6c 	dextr %d6,%d2,%d3,24
8000593a:	06 82       	sh %d2,-8
8000593c:	b7 12 8d 79 	insert %d7,%d2,1,19,13
80005940:	7b 00 ff 57 	movh %d5,32752
80005944:	1d ff b3 ff 	j 800058aa <__pack_d+0x2e>
80005948:	0b 40 80 40 	sub %d4,%d0,%d4
8000594c:	8b 94 83 02 	ge %d0,%d4,57
80005950:	df 00 ad ff 	jne %d0,0,800058aa <__pack_d+0x2e>
80005954:	8b 04 82 52 	ge %d5,%d4,32
80005958:	2b 23 50 05 	seln %d0,%d5,%d3,%d2
8000595c:	ab 02 a0 75 	seln %d7,%d5,%d2,0
80005960:	8f f4 01 51 	and %d5,%d4,31
80005964:	8b 05 02 61 	rsub %d6,%d5,32
80005968:	17 07 80 66 	dextr %d6,%d7,%d0,%d6
8000596c:	2b 06 40 65 	sel %d6,%d5,%d6,%d0
80005970:	8b 04 82 82 	ge %d8,%d4,32
80005974:	32 55       	rsub %d5
80005976:	02 60       	mov %d0,%d6
80005978:	8f f4 01 41 	and %d4,%d4,31
8000597c:	82 f6       	mov %d6,-1
8000597e:	0f 57 00 70 	sh %d7,%d7,%d5
80005982:	17 66 80 54 	dextr %d5,%d6,%d6,%d4
80005986:	0f 46 00 40 	sh %d4,%d6,%d4
8000598a:	2b 45 50 58 	seln %d5,%d8,%d5,%d4
8000598e:	ab 04 a0 48 	seln %d4,%d8,%d4,0
80005992:	0f 43 e0 30 	andn %d3,%d3,%d4
80005996:	0f 52 e0 20 	andn %d2,%d2,%d5
8000599a:	a6 32       	or %d2,%d3
8000599c:	02 03       	mov %d3,%d0
8000599e:	8b 02 00 35 	or.ne %d3,%d2,0
800059a2:	8f f3 0f 51 	and %d5,%d3,255
800059a6:	82 12       	mov %d2,1
800059a8:	8b 05 08 24 	and.eq %d2,%d5,128
800059ac:	02 74       	mov %d4,%d7
800059ae:	df 02 14 80 	jne %d2,0,800059d6 <__pack_d+0x15a>
800059b2:	8b f3 87 30 	addx %d3,%d3,127
800059b6:	8b 07 a0 20 	addc %d2,%d7,0
800059ba:	77 32 00 6c 	dextr %d6,%d2,%d3,24
800059be:	7b 00 00 31 	movh %d3,4096
800059c2:	8f 82 1f 70 	sh %d7,%d2,-8
800059c6:	0b 32 50 21 	ge.u %d2,%d2,%d3
800059ca:	b7 07 0c 7a 	insert %d7,%d7,0,20,12
800059ce:	8f 42 01 50 	sh %d5,%d2,20
800059d2:	1d ff 6c ff 	j 800058aa <__pack_d+0x2e>
800059d6:	8b 03 88 60 	addx %d6,%d3,128
800059da:	8b 07 a0 20 	addc %d2,%d7,0
800059de:	7b 00 00 a1 	movh %d10,4096
800059e2:	8f 82 1f 70 	sh %d7,%d2,-8
800059e6:	77 62 00 6c 	dextr %d6,%d2,%d6,24
800059ea:	0b a2 50 21 	ge.u %d2,%d2,%d10
800059ee:	53 12 40 80 	mul.u %e8,%d2,1
800059f2:	8f 03 10 01 	and %d0,%d3,256
800059f6:	b7 07 0c 7a 	insert %d7,%d7,0,20,12
800059fa:	8f 48 01 50 	sh %d5,%d8,20
800059fe:	df 00 56 ff 	jne %d0,0,800058aa <__pack_d+0x2e>
80005a02:	8f 84 1f 70 	sh %d7,%d4,-8
80005a06:	0b a4 50 21 	ge.u %d2,%d4,%d10
80005a0a:	77 34 00 6c 	dextr %d6,%d4,%d3,24
80005a0e:	b7 07 0c 7a 	insert %d7,%d7,0,20,12
80005a12:	8f 42 01 50 	sh %d5,%d2,20
80005a16:	1d ff 4a ff 	j 800058aa <__pack_d+0x2e>

80005a1a <__unpack_d>:
80005a1a:	09 48 40 09 	ld.d %e8,[%a4]
80005a1e:	3b f0 7f 00 	mov %d0,2047
80005a22:	8f 19 1e 70 	sh %d7,%d9,-31
80005a26:	37 09 6b 5a 	extr.u %d5,%d9,20,11
80005a2a:	b7 09 0c 6a 	insert %d6,%d9,0,20,12
80005a2e:	59 57 04 00 	st.w [%a5]4,%d7
80005a32:	df 05 26 80 	jne %d5,0,80005a7e <__unpack_d+0x64>
80005a36:	8b 08 20 22 	ne %d2,%d8,0
80005a3a:	8b 06 00 25 	or.ne %d2,%d6,0
80005a3e:	df 02 33 00 	jeq %d2,0,80005aa4 <__unpack_d+0x8a>
80005a42:	82 32       	mov %d2,3
80005a44:	77 86 00 34 	dextr %d3,%d6,%d8,8
80005a48:	8f 88 00 40 	sh %d4,%d8,8
80005a4c:	74 52       	st.w [%a5],%d2
80005a4e:	3b 10 c0 5f 	mov %d5,-1023
80005a52:	7b 00 00 61 	movh %d6,4096
80005a56:	77 43 80 30 	dextr %d3,%d3,%d4,1
80005a5a:	02 57       	mov %d7,%d5
80005a5c:	0b 63 00 21 	eq %d2,%d3,%d6
80005a60:	b7 02 01 20 	insert %d2,%d2,0,0,1
80005a64:	06 14       	sh %d4,1
80005a66:	0b 63 a0 22 	or.lt.u %d2,%d3,%d6
80005a6a:	c2 f5       	add %d5,-1
80005a6c:	df 02 f5 ff 	jne %d2,0,80005a56 <__unpack_d+0x3c>
80005a70:	59 57 08 00 	st.w [%a5]8,%d7
80005a74:	59 54 0c 00 	st.w [%a5]12,%d4
80005a78:	59 53 10 00 	st.w [%a5]16,%d3
80005a7c:	00 90       	ret 
80005a7e:	5f 05 16 00 	jeq %d5,%d0,80005aaa <__unpack_d+0x90>
80005a82:	82 32       	mov %d2,3
80005a84:	1b 15 c0 5f 	addi %d5,%d5,-1023
80005a88:	8f 88 00 40 	sh %d4,%d8,8
80005a8c:	74 52       	st.w [%a5],%d2
80005a8e:	77 86 00 24 	dextr %d2,%d6,%d8,8
80005a92:	59 55 08 00 	st.w [%a5]8,%d5
80005a96:	b7 f2 01 2e 	insert %d2,%d2,15,28,1
80005a9a:	59 54 0c 00 	st.w [%a5]12,%d4
80005a9e:	59 52 10 00 	st.w [%a5]16,%d2
80005aa2:	00 90       	ret 
80005aa4:	82 22       	mov %d2,2
80005aa6:	74 52       	st.w [%a5],%d2
80005aa8:	00 90       	ret 
80005aaa:	8b 08 20 52 	ne %d5,%d8,0
80005aae:	8b 06 00 55 	or.ne %d5,%d6,0
80005ab2:	df 05 05 80 	jne %d5,0,80005abc <__unpack_d+0xa2>
80005ab6:	82 42       	mov %d2,4
80005ab8:	74 52       	st.w [%a5],%d2
80005aba:	00 90       	ret 
80005abc:	77 89 00 34 	dextr %d3,%d9,%d8,8
80005ac0:	37 09 e1 49 	extr.u %d4,%d9,19,1
80005ac4:	b7 03 85 3d 	insert %d3,%d3,0,27,5
80005ac8:	8f 88 00 20 	sh %d2,%d8,8
80005acc:	74 54       	st.w [%a5],%d4
80005ace:	59 52 0c 00 	st.w [%a5]12,%d2
80005ad2:	59 53 10 00 	st.w [%a5]16,%d3
80005ad6:	00 90       	ret 

80005ad8 <__pack_f>:
80005ad8:	54 44       	ld.w %d4,[%a4]
80005ada:	19 43 0c 00 	ld.w %d3,[%a4]12
80005ade:	19 47 04 00 	ld.w %d7,[%a4]4
80005ae2:	bf 24 3f 80 	jlt.u %d4,2,80005b60 <__pack_f+0x88>
80005ae6:	7b 00 f8 57 	movh %d5,32640
80005aea:	82 06       	mov %d6,0
80005aec:	df 44 09 00 	jeq %d4,4,80005afe <__pack_f+0x26>
80005af0:	8b 03 00 22 	eq %d2,%d3,0
80005af4:	8b 24 e0 24 	or.eq %d2,%d4,2
80005af8:	82 05       	mov %d5,0
80005afa:	df 02 08 00 	jeq %d2,0,80005b0a <__pack_f+0x32>
80005afe:	8f f7 01 70 	sh %d7,%d7,31
80005b02:	0f 56 a0 20 	or %d2,%d6,%d5
80005b06:	a6 72       	or %d2,%d7
80005b08:	00 90       	ret 
80005b0a:	19 42 08 00 	ld.w %d2,[%a4]8
80005b0e:	8b 22 98 42 	ge %d4,%d2,-126
80005b12:	df 04 33 00 	jeq %d4,0,80005b78 <__pack_f+0xa0>
80005b16:	8b 02 88 42 	ge %d4,%d2,128
80005b1a:	7b 00 f8 57 	movh %d5,32640
80005b1e:	df 04 f0 ff 	jne %d4,0,80005afe <__pack_f+0x26>
80005b22:	8f f3 07 51 	and %d5,%d3,127
80005b26:	8f 03 08 41 	and %d4,%d3,128
80005b2a:	8b 05 24 52 	ne %d5,%d5,64
80005b2e:	ab 03 04 44 	cadd %d4,%d4,%d3,64
80005b32:	1b f3 03 30 	addi %d3,%d3,63
80005b36:	2b 43 40 35 	sel %d3,%d5,%d3,%d4
80005b3a:	1b f2 07 50 	addi %d5,%d2,127
80005b3e:	bf 03 0c 00 	jlt %d3,0,80005b56 <__pack_f+0x7e>
80005b42:	37 03 f7 63 	extr.u %d6,%d3,7,23
80005b46:	8f 75 01 50 	sh %d5,%d5,23
80005b4a:	8f f7 01 70 	sh %d7,%d7,31
80005b4e:	0f 56 a0 20 	or %d2,%d6,%d5
80005b52:	a6 72       	or %d2,%d7
80005b54:	00 90       	ret 
80005b56:	06 f3       	sh %d3,-1
80005b58:	1b 02 08 50 	addi %d5,%d2,128
80005b5c:	1d ff f3 ff 	j 80005b42 <__pack_f+0x6a>
80005b60:	37 03 f6 33 	extr.u %d3,%d3,7,22
80005b64:	7b 00 f8 57 	movh %d5,32640
80005b68:	b7 f3 01 6b 	insert %d6,%d3,15,22,1
80005b6c:	8f f7 01 70 	sh %d7,%d7,31
80005b70:	0f 56 a0 20 	or %d2,%d6,%d5
80005b74:	a6 72       	or %d2,%d7
80005b76:	00 90       	ret 
80005b78:	8b 22 18 21 	rsub %d2,%d2,-126
80005b7c:	8b a2 81 42 	ge %d4,%d2,26
80005b80:	df 04 bf ff 	jne %d4,0,80005afe <__pack_f+0x26>
80005b84:	82 f5       	mov %d5,-1
80005b86:	8b 02 00 41 	rsub %d4,%d2,0
80005b8a:	0f 25 00 20 	sh %d2,%d5,%d2
80005b8e:	0f 43 00 40 	sh %d4,%d3,%d4
80005b92:	0f 23 e0 30 	andn %d3,%d3,%d2
80005b96:	8b 03 00 45 	or.ne %d4,%d3,0
80005b9a:	8f f4 07 31 	and %d3,%d4,127
80005b9e:	8b 03 04 32 	eq %d3,%d3,64
80005ba2:	df 03 0e 80 	jne %d3,0,80005bbe <__pack_f+0xe6>
80005ba6:	1b f4 03 20 	addi %d2,%d4,63
80005baa:	7b 00 00 34 	movh %d3,16384
80005bae:	37 02 f7 63 	extr.u %d6,%d2,7,23
80005bb2:	0b 32 50 21 	ge.u %d2,%d2,%d3
80005bb6:	8f 72 01 50 	sh %d5,%d2,23
80005bba:	1d ff a2 ff 	j 80005afe <__pack_f+0x26>
80005bbe:	1b 04 04 30 	addi %d3,%d4,64
80005bc2:	7b 00 00 24 	movh %d2,16384
80005bc6:	37 03 f7 63 	extr.u %d6,%d3,7,23
80005bca:	0b 23 50 31 	ge.u %d3,%d3,%d2
80005bce:	8f 73 01 50 	sh %d5,%d3,23
80005bd2:	6f 74 96 ff 	jnz.t %d4,7,80005afe <__pack_f+0x26>
80005bd6:	0b 24 50 21 	ge.u %d2,%d4,%d2
80005bda:	37 04 f7 63 	extr.u %d6,%d4,7,23
80005bde:	8f 72 01 50 	sh %d5,%d2,23
80005be2:	1d ff 8e ff 	j 80005afe <__pack_f+0x26>

80005be6 <__do_global_ctors_aux>:
80005be6:	91 00 00 28 	movh.a %a2,32768
80005bea:	d9 22 e8 05 	lea %a2,[%a2]23592 <80005c28 <__CTOR_END__>>
80005bee:	19 22 fc ff 	ld.w %d2,[%a2]-4 <7ffffffc <__CSA0_END+0xffe43fc>>
80005bf2:	d9 23 fc ff 	lea %a3,[%a2]-4 <7ffffffc <__CSA0_END+0xffe43fc>>
80005bf6:	df f2 0a 00 	jeq %d2,-1,80005c0a <__do_global_ctors_aux+0x24>
80005bfa:	40 3c       	mov.aa %a12,%a3
80005bfc:	60 22       	mov.a %a2,%d2
80005bfe:	b0 cc       	add.a %a12,-4
80005c00:	2d 02 00 00 	calli %a2
80005c04:	54 c2       	ld.w %d2,[%a12]
80005c06:	df f2 fb ff 	jne %d2,-1,80005bfc <__do_global_ctors_aux+0x16>
80005c0a:	00 90       	ret 

Disassembly of section .init:

80005c0c <_init>:
80005c0c:	6d ff fa d4 	call 80000600 <frame_dummy>
80005c10:	6d ff eb ff 	call 80005be6 <__do_global_ctors_aux>
80005c14:	00 90       	ret 
	...

Disassembly of section .fini:

80005c18 <_fini>:
80005c18:	6d ff c2 d4 	call 8000059c <__do_global_dtors_aux>
80005c1c:	00 90       	ret 
	...

Disassembly of section .traptab_tc2:

801f6100 <IfxCpu_Trap_vectorTable2>:
801f6100:	0d 00 00 02 	svlcx 
801f6104:	02 f4       	mov %d4,%d15
801f6106:	91 00 00 28 	movh.a %a2,32768
801f610a:	d9 22 fc c3 	lea %a2,[%a2]16188 <80003f3c <IfxCpu_Trap_memoryManagementError>>
801f610e:	dc 02       	ji %a2
801f6110:	00 80       	rfe 
	...
801f611e:	00 00       	nop 
801f6120:	0d 00 00 02 	svlcx 
801f6124:	02 f4       	mov %d4,%d15
801f6126:	91 00 00 28 	movh.a %a2,32768
801f612a:	d9 22 f0 d3 	lea %a2,[%a2]16240 <80003f70 <IfxCpu_Trap_internalProtectionError>>
801f612e:	dc 02       	ji %a2
801f6130:	00 80       	rfe 
	...
801f613e:	00 00       	nop 
801f6140:	0d 00 00 02 	svlcx 
801f6144:	02 f4       	mov %d4,%d15
801f6146:	91 00 00 28 	movh.a %a2,32768
801f614a:	d9 22 e8 e3 	lea %a2,[%a2]16296 <80003fa8 <IfxCpu_Trap_instructionError>>
801f614e:	dc 02       	ji %a2
801f6150:	00 80       	rfe 
	...
801f615e:	00 00       	nop 
801f6160:	02 f4       	mov %d4,%d15
801f6162:	91 00 00 28 	movh.a %a2,32768
801f6166:	d9 22 e0 f3 	lea %a2,[%a2]16352 <80003fe0 <IfxCpu_Trap_contextManagementError>>
801f616a:	dc 02       	ji %a2
801f616c:	00 80       	rfe 
	...
801f617e:	00 00       	nop 
801f6180:	0d 00 00 02 	svlcx 
801f6184:	02 f4       	mov %d4,%d15
801f6186:	91 00 00 28 	movh.a %a2,32768
801f618a:	d9 22 18 04 	lea %a2,[%a2]16408 <80004018 <IfxCpu_Trap_busError>>
801f618e:	dc 02       	ji %a2
801f6190:	00 80       	rfe 
	...
801f619e:	00 00       	nop 
801f61a0:	0d 00 00 02 	svlcx 
801f61a4:	02 f4       	mov %d4,%d15
801f61a6:	91 00 00 28 	movh.a %a2,32768
801f61aa:	d9 22 10 14 	lea %a2,[%a2]16464 <80004050 <IfxCpu_Trap_assertion>>
801f61ae:	dc 02       	ji %a2
801f61b0:	00 80       	rfe 
	...
801f61be:	00 00       	nop 
801f61c0:	0d 00 00 02 	svlcx 
801f61c4:	02 f4       	mov %d4,%d15
801f61c6:	91 00 00 28 	movh.a %a2,32768
801f61ca:	d9 22 36 34 	lea %a2,[%a2]16630 <800040f6 <IfxCpu_Trap_systemCall_Cpu2>>
801f61ce:	dc 02       	ji %a2
801f61d0:	00 80       	rfe 
	...
801f61de:	00 00       	nop 
801f61e0:	0d 00 00 02 	svlcx 
801f61e4:	02 f4       	mov %d4,%d15
801f61e6:	91 00 00 28 	movh.a %a2,32768
801f61ea:	d9 22 00 34 	lea %a2,[%a2]16576 <800040c0 <IfxCpu_Trap_nonMaskableInterrupt>>
801f61ee:	dc 02       	ji %a2
801f61f0:	00 80       	rfe 
801f61f2:	00 90       	ret 

801f61f4 <IfxCpu_Trap_vectorTable2_end>:
	...

Disassembly of section .traptab_tc1:

801f6200 <IfxCpu_Trap_vectorTable1>:
801f6200:	0d 00 00 02 	svlcx 
801f6204:	02 f4       	mov %d4,%d15
801f6206:	91 00 00 28 	movh.a %a2,32768
801f620a:	d9 22 fc c3 	lea %a2,[%a2]16188 <80003f3c <IfxCpu_Trap_memoryManagementError>>
801f620e:	dc 02       	ji %a2
801f6210:	00 80       	rfe 
	...
801f621e:	00 00       	nop 
801f6220:	0d 00 00 02 	svlcx 
801f6224:	02 f4       	mov %d4,%d15
801f6226:	91 00 00 28 	movh.a %a2,32768
801f622a:	d9 22 f0 d3 	lea %a2,[%a2]16240 <80003f70 <IfxCpu_Trap_internalProtectionError>>
801f622e:	dc 02       	ji %a2
801f6230:	00 80       	rfe 
	...
801f623e:	00 00       	nop 
801f6240:	0d 00 00 02 	svlcx 
801f6244:	02 f4       	mov %d4,%d15
801f6246:	91 00 00 28 	movh.a %a2,32768
801f624a:	d9 22 e8 e3 	lea %a2,[%a2]16296 <80003fa8 <IfxCpu_Trap_instructionError>>
801f624e:	dc 02       	ji %a2
801f6250:	00 80       	rfe 
	...
801f625e:	00 00       	nop 
801f6260:	02 f4       	mov %d4,%d15
801f6262:	91 00 00 28 	movh.a %a2,32768
801f6266:	d9 22 e0 f3 	lea %a2,[%a2]16352 <80003fe0 <IfxCpu_Trap_contextManagementError>>
801f626a:	dc 02       	ji %a2
801f626c:	00 80       	rfe 
	...
801f627e:	00 00       	nop 
801f6280:	0d 00 00 02 	svlcx 
801f6284:	02 f4       	mov %d4,%d15
801f6286:	91 00 00 28 	movh.a %a2,32768
801f628a:	d9 22 18 04 	lea %a2,[%a2]16408 <80004018 <IfxCpu_Trap_busError>>
801f628e:	dc 02       	ji %a2
801f6290:	00 80       	rfe 
	...
801f629e:	00 00       	nop 
801f62a0:	0d 00 00 02 	svlcx 
801f62a4:	02 f4       	mov %d4,%d15
801f62a6:	91 00 00 28 	movh.a %a2,32768
801f62aa:	d9 22 10 14 	lea %a2,[%a2]16464 <80004050 <IfxCpu_Trap_assertion>>
801f62ae:	dc 02       	ji %a2
801f62b0:	00 80       	rfe 
	...
801f62be:	00 00       	nop 
801f62c0:	0d 00 00 02 	svlcx 
801f62c4:	02 f4       	mov %d4,%d15
801f62c6:	91 00 00 28 	movh.a %a2,32768
801f62ca:	d9 22 2c 44 	lea %a2,[%a2]16684 <8000412c <IfxCpu_Trap_systemCall_Cpu1>>
801f62ce:	dc 02       	ji %a2
801f62d0:	00 80       	rfe 
	...
801f62de:	00 00       	nop 
801f62e0:	0d 00 00 02 	svlcx 
801f62e4:	02 f4       	mov %d4,%d15
801f62e6:	91 00 00 28 	movh.a %a2,32768
801f62ea:	d9 22 00 34 	lea %a2,[%a2]16576 <800040c0 <IfxCpu_Trap_nonMaskableInterrupt>>
801f62ee:	dc 02       	ji %a2
801f62f0:	00 80       	rfe 
801f62f2:	00 90       	ret 

801f62f4 <IfxCpu_Trap_vectorTable1_end>:
	...

Disassembly of section .inttab_tc0_064:

801f4c80 <__intvec_tc0_100>:
801f4c80:	0d 00 00 02 	svlcx 
801f4c84:	91 00 00 e8 	movh.a %a14,32768
801f4c88:	d9 ee 44 b0 	lea %a14,[%a14]1732 <800006c4 <ISR_STM>>
801f4c8c:	dc 0e       	ji %a14

Disassembly of section .inttab_tc0_0C8:

801f5900 <__intvec_tc0_200>:
801f5900:	0d 00 00 02 	svlcx 
801f5904:	91 00 00 e8 	movh.a %a14,32768
801f5908:	d9 ee 50 d0 	lea %a14,[%a14]1872 <80000750 <ISR_PWM_GTM>>
801f590c:	dc 0e       	ji %a14
