/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  reg [8:0] celloutsig_0_3z;
  reg [22:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [24:0] celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[40:36] & in_data[84:80];
  assign celloutsig_1_9z = in_data[104:101] & celloutsig_1_6z[10:7];
  assign celloutsig_0_12z = { celloutsig_0_0z[3:2], celloutsig_0_11z } / { 1'h1, celloutsig_0_4z[21:20] };
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_17z } || celloutsig_1_7z[13:8];
  assign celloutsig_0_11z = celloutsig_0_1z || celloutsig_0_7z;
  assign celloutsig_1_4z = { in_data[153:147], celloutsig_1_2z } || in_data[144:137];
  assign celloutsig_1_5z = celloutsig_1_1z[7:2] || celloutsig_1_1z[6:1];
  assign celloutsig_0_2z = - in_data[81:76];
  assign celloutsig_1_16z = ~ celloutsig_1_1z[6:4];
  assign celloutsig_0_1z = ~ celloutsig_0_0z[4:1];
  assign celloutsig_1_6z = ~ { in_data[163:140], celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_3z[7:4] << celloutsig_0_2z[3:0];
  assign celloutsig_1_1z = in_data[186:179] << { in_data[174:172], celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_2z[4:2] >>> celloutsig_0_2z[4:2];
  assign celloutsig_1_0z = in_data[186:182] >>> in_data[163:159];
  assign celloutsig_1_7z = { in_data[154:147], celloutsig_1_2z, celloutsig_1_1z } >>> in_data[187:171];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_4z = 23'h000000;
    else if (!clkin_data[32]) celloutsig_0_4z = { celloutsig_0_3z[4:3], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_3z = 9'h000;
    else if (!clkin_data[32]) celloutsig_0_3z = in_data[51:43];
  assign celloutsig_1_17z = ~((celloutsig_1_7z[11] & celloutsig_1_7z[16]) | (celloutsig_1_5z & celloutsig_1_4z));
  assign celloutsig_1_18z = ~((celloutsig_1_0z[4] & celloutsig_1_6z[9]) | (celloutsig_1_16z[1] & celloutsig_1_16z[2]));
  assign celloutsig_0_8z = ~((celloutsig_0_0z[1] & in_data[3]) | (celloutsig_0_0z[3] & celloutsig_0_5z[1]));
  assign celloutsig_0_13z = ~((in_data[80] & celloutsig_0_8z) | (celloutsig_0_1z[3] & celloutsig_0_8z));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[6] & celloutsig_1_1z[0]) | (celloutsig_1_1z[1] & in_data[118]));
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
