===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.6754 seconds

  ----Wall Time----  ----Name----
    3.8537 ( 11.4%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.1454 (  9.3%)    Parse modules
    0.6686 (  2.0%)    Verify circuit
   17.8389 ( 53.0%)  'firrtl.circuit' Pipeline
    1.3893 (  4.1%)    'firrtl.module' Pipeline
    1.3042 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0851 (  0.3%)      LowerCHIRRTLPass
    0.1132 (  0.3%)    InferWidths
    0.8323 (  2.5%)    InferResets
    0.0529 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0872 (  0.3%)    WireDFT
    0.0854 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7416 (  2.2%)    LowerFIRRTLTypes
    7.3366 ( 21.8%)    'firrtl.module' Pipeline
    0.7899 (  2.3%)      ExpandWhens
    0.0201 (  0.1%)      RemoveInvalid
    6.1124 ( 18.2%)      Canonicalizer
    0.4141 (  1.2%)      InferReadWrite
    0.5648 (  1.7%)    Inliner
    1.0550 (  3.1%)    IMConstProp
    0.0634 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0556 (  0.2%)    BlackBoxReader
    0.0555 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.6118 ( 13.7%)    'firrtl.module' Pipeline
    4.6118 ( 13.7%)      Canonicalizer
    0.4265 (  1.3%)    RemoveUnusedPorts
    0.0634 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3971 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.4546 ( 10.3%)  LowerFIRRTLToHW
    0.0602 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.9419 ( 11.7%)  'hw.module' Pipeline
    0.8963 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4273 (  7.2%)    Canonicalizer
    0.6183 (  1.8%)    HWCleanup
    0.7892 (  2.3%)  'hw.module' Pipeline
    0.0755 (  0.2%)    HWLegalizeModules
    0.7137 (  2.1%)    PrettifyVerilog
    3.5968 ( 10.7%)  ExportVerilog
    0.0022 (  0.0%)  Rest
   33.6754 (100.0%)  Total

{
  totalTime: 33.697,
  maxMemory: 693538816
}
