Analysis & Synthesis report for Pong
Sat Jul 26 18:16:52 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Pong|Vertical:inst10|state
 12. State Machine - |Pong|Horizontal:inst8|state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for calavera:inst14|altsyncram:altsyncram_component|altsyncram_u591:auto_generated
 19. Source assignments for Corazon:inst3|altsyncram:altsyncram_component|altsyncram_9091:auto_generated
 20. Source assignments for CorazonNe:inst1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated
 21. Source assignments for loser:inst12|altsyncram:altsyncram_component|altsyncram_vj81:auto_generated
 22. Source assignments for trofeo:inst2|altsyncram:altsyncram_component|altsyncram_uq81:auto_generated
 23. Source assignments for winner:inst9|altsyncram:altsyncram_component|altsyncram_1r81:auto_generated
 24. Parameter Settings for User Entity Instance: PLL25M:inst19|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: calavera:inst14|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: Corazon:inst3|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: CorazonNe:inst1|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: loser:inst12|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: trofeo:inst2|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: winner:inst9|altsyncram:altsyncram_component
 31. Parameter Settings for Inferred Entity Instance: Mapear:inst|lpm_mult:Mult0
 32. Parameter Settings for Inferred Entity Instance: Mapear:inst|lpm_mult:Mult1
 33. Parameter Settings for Inferred Entity Instance: Movimiento:inst21|lpm_add_sub:Add6
 34. Parameter Settings for Inferred Entity Instance: reloj:inst4|lpm_divide:Mod0
 35. Parameter Settings for Inferred Entity Instance: Movimiento:inst21|lpm_add_sub:Add8
 36. Parameter Settings for Inferred Entity Instance: address:inst29|lpm_mult:Mult1
 37. Parameter Settings for Inferred Entity Instance: address:inst29|lpm_mult:Mult0
 38. Parameter Settings for Inferred Entity Instance: address:inst29|lpm_mult:Mult2
 39. altpll Parameter Settings by Entity Instance
 40. altsyncram Parameter Settings by Entity Instance
 41. lpm_mult Parameter Settings by Entity Instance
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 26 18:16:51 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Pong                                            ;
; Top-level Entity Name              ; Pong                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,737                                           ;
;     Total combinational functions  ; 1,733                                           ;
;     Dedicated logic registers      ; 136                                             ;
; Total registers                    ; 136                                             ;
; Total pins                         ; 49                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 280,020                                         ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Pong               ; Pong               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+-----------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+-----------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; Pong.bdf                                ; yes             ; User Block Diagram/Schematic File      ; C:/Users/Usuario/Desktop/SASE2025/FPGA/Pong.bdf                                ;         ;
; contador_vertical.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Usuario/Desktop/SASE2025/FPGA/contador_vertical.vhd                   ;         ;
; Vertical.vhd                            ; yes             ; User VHDL File                         ; C:/Users/Usuario/Desktop/SASE2025/FPGA/Vertical.vhd                            ;         ;
; contador_horizontal.vhd                 ; yes             ; User VHDL File                         ; C:/Users/Usuario/Desktop/SASE2025/FPGA/contador_horizontal.vhd                 ;         ;
; Horizontal.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Usuario/Desktop/SASE2025/FPGA/Horizontal.vhd                          ;         ;
; reloj.vhd                               ; yes             ; User VHDL File                         ; C:/Users/Usuario/Desktop/SASE2025/FPGA/reloj.vhd                               ;         ;
; address.vhd                             ; yes             ; User VHDL File                         ; C:/Users/Usuario/Desktop/SASE2025/FPGA/address.vhd                             ;         ;
; Mapear.vhd                              ; yes             ; User VHDL File                         ; C:/Users/Usuario/Desktop/SASE2025/FPGA/Mapear.vhd                              ;         ;
; Movimiento.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Usuario/Desktop/SASE2025/FPGA/Movimiento.vhd                          ;         ;
; calavera.vhd                            ; yes             ; User Wizard-Generated File             ; C:/Users/Usuario/Desktop/SASE2025/FPGA/calavera.vhd                            ;         ;
; Corazon.vhd                             ; yes             ; User Wizard-Generated File             ; C:/Users/Usuario/Desktop/SASE2025/FPGA/Corazon.vhd                             ;         ;
; CorazonNe.vhd                           ; yes             ; User Wizard-Generated File             ; C:/Users/Usuario/Desktop/SASE2025/FPGA/CorazonNe.vhd                           ;         ;
; loser.vhd                               ; yes             ; User Wizard-Generated File             ; C:/Users/Usuario/Desktop/SASE2025/FPGA/loser.vhd                               ;         ;
; trofeo.vhd                              ; yes             ; User Wizard-Generated File             ; C:/Users/Usuario/Desktop/SASE2025/FPGA/trofeo.vhd                              ;         ;
; winner.vhd                              ; yes             ; User Wizard-Generated File             ; C:/Users/Usuario/Desktop/SASE2025/FPGA/winner.vhd                              ;         ;
; PLL25M.vhd                              ; yes             ; User Wizard-Generated File             ; C:/Users/Usuario/Desktop/SASE2025/FPGA/PLL25M.vhd                              ;         ;
; altpll.tdf                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal130.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; stratix_pll.inc                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_u591.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/altsyncram_u591.tdf                  ;         ;
; sprites/calavera/calavera.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Usuario/Desktop/SASE2025/FPGA/sprites/calavera/calavera.mif           ;         ;
; db/altsyncram_9091.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/altsyncram_9091.tdf                  ;         ;
; sprites/corazon/corazon.mif             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Usuario/Desktop/SASE2025/FPGA/sprites/corazon/corazon.mif             ;         ;
; db/altsyncram_t7a1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/altsyncram_t7a1.tdf                  ;         ;
; sprites/corazon_negro/corazon_negro.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Usuario/Desktop/SASE2025/FPGA/sprites/corazon_negro/corazon_negro.mif ;         ;
; db/altsyncram_vj81.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/altsyncram_vj81.tdf                  ;         ;
; sprites/loser/loser.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Usuario/Desktop/SASE2025/FPGA/sprites/loser/loser.mif                 ;         ;
; db/altsyncram_uq81.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/altsyncram_uq81.tdf                  ;         ;
; sprites/trofeo/trofeo.mif               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Usuario/Desktop/SASE2025/FPGA/sprites/trofeo/trofeo.mif               ;         ;
; db/altsyncram_1r81.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/altsyncram_1r81.tdf                  ;         ;
; sprites/winner/winner.mif               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Usuario/Desktop/SASE2025/FPGA/sprites/winner/winner.mif               ;         ;
; lpm_mult.tdf                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; lpm_add_sub.inc                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; multcore.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; bypassff.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mult_b1t.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/mult_b1t.tdf                         ;         ;
; lpm_add_sub.tdf                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf              ;         ;
; addcore.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                  ;         ;
; look_add.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                 ;         ;
; alt_stratix_add_sub.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc      ;         ;
; db/add_sub_3ri.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/add_sub_3ri.tdf                      ;         ;
; lpm_divide.tdf                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_68m.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/lpm_divide_68m.tdf                   ;         ;
; db/sign_div_unsign_dnh.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/sign_div_unsign_dnh.tdf              ;         ;
; db/alt_u_div_s5f.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/alt_u_div_s5f.tdf                    ;         ;
; db/add_sub_lkc.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/add_sub_lkc.tdf                      ;         ;
; db/add_sub_mkc.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/add_sub_mkc.tdf                      ;         ;
; multcore.tdf                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf                 ;         ;
; csa_add.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc                  ;         ;
; mpar_add.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc                 ;         ;
; muleabz.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc                  ;         ;
; mul_lfrg.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc                 ;         ;
; mul_boothc.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc               ;         ;
; alt_ded_mult.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc             ;         ;
; alt_ded_mult_y.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc           ;         ;
; dffpipe.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc                  ;         ;
; mpar_add.tdf                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf                 ;         ;
; db/add_sub_05h.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/add_sub_05h.tdf                      ;         ;
; db/add_sub_ufh.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/add_sub_ufh.tdf                      ;         ;
; altshift.tdf                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf                 ;         ;
; db/add_sub_v4h.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/add_sub_v4h.tdf                      ;         ;
; db/add_sub_tfh.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/SASE2025/FPGA/db/add_sub_tfh.tdf                      ;         ;
+-----------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                               ;
+---------------------------------------------+---------------------------------------------+
; Resource                                    ; Usage                                       ;
+---------------------------------------------+---------------------------------------------+
; Estimated Total logic elements              ; 1,737                                       ;
;                                             ;                                             ;
; Total combinational functions               ; 1733                                        ;
; Logic element usage by number of LUT inputs ;                                             ;
;     -- 4 input functions                    ; 647                                         ;
;     -- 3 input functions                    ; 521                                         ;
;     -- <=2 input functions                  ; 565                                         ;
;                                             ;                                             ;
; Logic elements by mode                      ;                                             ;
;     -- normal mode                          ; 1055                                        ;
;     -- arithmetic mode                      ; 678                                         ;
;                                             ;                                             ;
; Total registers                             ; 136                                         ;
;     -- Dedicated logic registers            ; 136                                         ;
;     -- I/O registers                        ; 0                                           ;
;                                             ;                                             ;
; I/O pins                                    ; 49                                          ;
; Total memory bits                           ; 280020                                      ;
; Embedded Multiplier 9-bit elements          ; 4                                           ;
; Total PLLs                                  ; 1                                           ;
;     -- PLLs                                 ; 1                                           ;
;                                             ;                                             ;
; Maximum fan-out node                        ; PLL25M:inst19|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 260                                         ;
; Total fan-out                               ; 7873                                        ;
; Average fan-out                             ; 3.74                                        ;
+---------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                         ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Pong                                             ; 1733 (1)          ; 136 (0)      ; 280020      ; 4            ; 0       ; 2         ; 49   ; 0            ; |Pong                                                                                                                                       ; work         ;
;    |Corazon:inst3|                                ; 0 (0)             ; 0 (0)        ; 15840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Corazon:inst3                                                                                                                         ; work         ;
;       |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 15840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Corazon:inst3|altsyncram:altsyncram_component                                                                                         ; work         ;
;          |altsyncram_9091:auto_generated|         ; 0 (0)             ; 0 (0)        ; 15840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Corazon:inst3|altsyncram:altsyncram_component|altsyncram_9091:auto_generated                                                          ; work         ;
;    |CorazonNe:inst1|                              ; 0 (0)             ; 0 (0)        ; 15840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|CorazonNe:inst1                                                                                                                       ; work         ;
;       |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 15840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|CorazonNe:inst1|altsyncram:altsyncram_component                                                                                       ; work         ;
;          |altsyncram_t7a1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 15840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|CorazonNe:inst1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated                                                        ; work         ;
;    |Horizontal:inst8|                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Horizontal:inst8                                                                                                                      ; work         ;
;    |Mapear:inst|                                  ; 556 (556)         ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Pong|Mapear:inst                                                                                                                           ; work         ;
;       |lpm_mult:Mult0|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Pong|Mapear:inst|lpm_mult:Mult0                                                                                                            ; work         ;
;          |mult_b1t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Pong|Mapear:inst|lpm_mult:Mult0|mult_b1t:auto_generated                                                                                    ; work         ;
;       |lpm_mult:Mult1|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Pong|Mapear:inst|lpm_mult:Mult1                                                                                                            ; work         ;
;          |mult_b1t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Pong|Mapear:inst|lpm_mult:Mult1|mult_b1t:auto_generated                                                                                    ; work         ;
;    |Movimiento:inst21|                            ; 170 (164)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Movimiento:inst21                                                                                                                     ; work         ;
;       |lpm_add_sub:Add6|                          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Movimiento:inst21|lpm_add_sub:Add6                                                                                                    ; work         ;
;          |add_sub_3ri:auto_generated|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Movimiento:inst21|lpm_add_sub:Add6|add_sub_3ri:auto_generated                                                                         ; work         ;
;       |lpm_add_sub:Add8|                          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Movimiento:inst21|lpm_add_sub:Add8                                                                                                    ; work         ;
;          |add_sub_3ri:auto_generated|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Movimiento:inst21|lpm_add_sub:Add8|add_sub_3ri:auto_generated                                                                         ; work         ;
;    |PLL25M:inst19|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|PLL25M:inst19                                                                                                                         ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|PLL25M:inst19|altpll:altpll_component                                                                                                 ; work         ;
;    |Vertical:inst10|                              ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Vertical:inst10                                                                                                                       ; work         ;
;    |address:inst29|                               ; 449 (385)         ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29                                                                                                                        ; work         ;
;       |lpm_mult:Mult0|                            ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult0                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 20 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_v4h:auto_generated|    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_tfh:auto_generated| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated ; work         ;
;       |lpm_mult:Mult1|                            ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult1                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 27 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult1|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_05h:auto_generated|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_ufh:auto_generated| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated ; work         ;
;       |lpm_mult:Mult2|                            ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult2                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 17 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult2|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_05h:auto_generated|    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_ufh:auto_generated| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|address:inst29|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated ; work         ;
;    |calavera:inst14|                              ; 0 (0)             ; 0 (0)        ; 66240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|calavera:inst14                                                                                                                       ; work         ;
;       |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 66240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|calavera:inst14|altsyncram:altsyncram_component                                                                                       ; work         ;
;          |altsyncram_u591:auto_generated|         ; 0 (0)             ; 0 (0)        ; 66240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|calavera:inst14|altsyncram:altsyncram_component|altsyncram_u591:auto_generated                                                        ; work         ;
;    |contador_horizontal:inst27|                   ; 19 (19)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|contador_horizontal:inst27                                                                                                            ; work         ;
;    |contador_vertical:inst28|                     ; 17 (17)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|contador_vertical:inst28                                                                                                              ; work         ;
;    |loser:inst12|                                 ; 0 (0)             ; 0 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|loser:inst12                                                                                                                          ; work         ;
;       |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|loser:inst12|altsyncram:altsyncram_component                                                                                          ; work         ;
;          |altsyncram_vj81:auto_generated|         ; 0 (0)             ; 0 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|loser:inst12|altsyncram:altsyncram_component|altsyncram_vj81:auto_generated                                                           ; work         ;
;    |reloj:inst4|                                  ; 508 (96)          ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|reloj:inst4                                                                                                                           ; work         ;
;       |lpm_divide:Mod0|                           ; 412 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|reloj:inst4|lpm_divide:Mod0                                                                                                           ; work         ;
;          |lpm_divide_68m:auto_generated|          ; 412 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|reloj:inst4|lpm_divide:Mod0|lpm_divide_68m:auto_generated                                                                             ; work         ;
;             |sign_div_unsign_dnh:divider|         ; 412 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|reloj:inst4|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider                                                 ; work         ;
;                |alt_u_div_s5f:divider|            ; 412 (412)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|reloj:inst4|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider                           ; work         ;
;    |trofeo:inst2|                                 ; 0 (0)             ; 0 (0)        ; 79200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|trofeo:inst2                                                                                                                          ; work         ;
;       |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 79200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|trofeo:inst2|altsyncram:altsyncram_component                                                                                          ; work         ;
;          |altsyncram_uq81:auto_generated|         ; 0 (0)             ; 0 (0)        ; 79200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|trofeo:inst2|altsyncram:altsyncram_component|altsyncram_uq81:auto_generated                                                           ; work         ;
;    |winner:inst9|                                 ; 0 (0)             ; 0 (0)        ; 42900       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|winner:inst9                                                                                                                          ; work         ;
;       |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 42900       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|winner:inst9|altsyncram:altsyncram_component                                                                                          ; work         ;
;          |altsyncram_1r81:auto_generated|         ; 0 (0)             ; 0 (0)        ; 42900       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|winner:inst9|altsyncram:altsyncram_component|altsyncram_1r81:auto_generated                                                           ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; Name                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                       ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; Corazon:inst3|altsyncram:altsyncram_component|altsyncram_9091:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 528          ; 30           ; --           ; --           ; 15840 ; ./Sprites/Corazon/corazon.mif             ;
; CorazonNe:inst1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 528          ; 30           ; --           ; --           ; 15840 ; ./Sprites/Corazon_Negro/corazon_negro.mif ;
; calavera:inst14|altsyncram:altsyncram_component|altsyncram_u591:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 2208         ; 30           ; --           ; --           ; 66240 ; ./Sprites/calavera/calavera.mif           ;
; loser:inst12|altsyncram:altsyncram_component|altsyncram_vj81:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 2000         ; 30           ; --           ; --           ; 60000 ; ./Sprites/Loser/loser.mif                 ;
; trofeo:inst2|altsyncram:altsyncram_component|altsyncram_uq81:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 2640         ; 30           ; --           ; --           ; 79200 ; ./Sprites/trofeo/trofeo.mif               ;
; winner:inst9|altsyncram:altsyncram_component|altsyncram_1r81:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 1430         ; 30           ; --           ; --           ; 42900 ; ./Sprites/Winner/winner.mif               ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------+------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File                                      ;
+--------+--------------+---------+--------------+--------------+-----------------------+------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Pong|CorazonNe:inst1 ; C:/Users/Usuario/Desktop/SASE2025/FPGA/CorazonNe.vhd ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Pong|trofeo:inst2    ; C:/Users/Usuario/Desktop/SASE2025/FPGA/trofeo.vhd    ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Pong|Corazon:inst3   ; C:/Users/Usuario/Desktop/SASE2025/FPGA/Corazon.vhd   ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Pong|winner:inst9    ; C:/Users/Usuario/Desktop/SASE2025/FPGA/winner.vhd    ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Pong|loser:inst12    ; C:/Users/Usuario/Desktop/SASE2025/FPGA/loser.vhd     ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Pong|calavera:inst14 ; C:/Users/Usuario/Desktop/SASE2025/FPGA/calavera.vhd  ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |Pong|PLL25M:inst19   ; C:/Users/Usuario/Desktop/SASE2025/FPGA/PLL25M.vhd    ;
+--------+--------------+---------+--------------+--------------+-----------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |Pong|Vertical:inst10|state     ;
+---------+---------+---------+---------+---------+
; Name    ; state.d ; state.c ; state.b ; state.a ;
+---------+---------+---------+---------+---------+
; state.a ; 0       ; 0       ; 0       ; 0       ;
; state.b ; 0       ; 0       ; 1       ; 1       ;
; state.c ; 0       ; 1       ; 0       ; 1       ;
; state.d ; 1       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |Pong|Horizontal:inst8|state    ;
+---------+---------+---------+---------+---------+
; Name    ; state.d ; state.c ; state.b ; state.a ;
+---------+---------+---------+---------+---------+
; state.a ; 0       ; 0       ; 0       ; 0       ;
; state.b ; 0       ; 0       ; 1       ; 1       ;
; state.c ; 0       ; 1       ; 0       ; 1       ;
; state.d ; 1       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+---------------------------------------+------------------------------------------+
; Register name                         ; Reason for Removal                       ;
+---------------------------------------+------------------------------------------+
; Movimiento:inst21|b2_ejey[0]          ; Merged with Movimiento:inst21|b1_ejey[0] ;
; Movimiento:inst21|Vy[3]               ; Merged with Movimiento:inst21|Vx[3]      ;
; Movimiento:inst21|Vx[3]               ; Stuck at GND due to stuck port data_in   ;
; Movimiento:inst21|b1_ejey[0]          ; Stuck at VCC due to stuck port data_in   ;
; Movimiento:inst21|dirx[0]             ; Stuck at VCC due to stuck port data_in   ;
; Movimiento:inst21|diry[0]             ; Stuck at VCC due to stuck port data_in   ;
; Total Number of Removed Registers = 6 ;                                          ;
+---------------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                       ;
+------------------------------+---------------------------+----------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------------+---------------------------+----------------------------------------+
; Movimiento:inst21|b1_ejey[0] ; Stuck at VCC              ; Movimiento:inst21|dirx[0]              ;
;                              ; due to stuck port data_in ;                                        ;
+------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 136   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 96    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 77    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; Movimiento:inst21|p_ejey[8]             ; 10      ;
; Movimiento:inst21|p_ejey[3]             ; 10      ;
; Movimiento:inst21|p_ejey[1]             ; 9       ;
; Movimiento:inst21|p_ejey[0]             ; 7       ;
; Movimiento:inst21|p_ejex[8]             ; 11      ;
; Movimiento:inst21|p_ejex[7]             ; 9       ;
; Movimiento:inst21|p_ejex[6]             ; 10      ;
; Movimiento:inst21|p_ejex[2]             ; 5       ;
; Movimiento:inst21|p_ejex[1]             ; 5       ;
; Movimiento:inst21|p_ejex[0]             ; 5       ;
; Movimiento:inst21|vidas_p2[1]           ; 11      ;
; Movimiento:inst21|vidas_p2[0]           ; 11      ;
; Movimiento:inst21|vidas_p1[1]           ; 5       ;
; Movimiento:inst21|vidas_p1[0]           ; 6       ;
; Movimiento:inst21|b1_ejey[7]            ; 8       ;
; Movimiento:inst21|b1_ejey[6]            ; 9       ;
; Movimiento:inst21|b1_ejey[5]            ; 6       ;
; Movimiento:inst21|b2_ejey[7]            ; 8       ;
; Movimiento:inst21|b2_ejey[6]            ; 9       ;
; Movimiento:inst21|b2_ejey[5]            ; 6       ;
; Movimiento:inst21|esperando_start       ; 32      ;
; Movimiento:inst21|Vy[1]                 ; 1       ;
; Movimiento:inst21|Vy[0]                 ; 1       ;
; Movimiento:inst21|Vx[1]                 ; 1       ;
; Movimiento:inst21|Vx[0]                 ; 1       ;
; Movimiento:inst21|cnt_inty[0]           ; 7       ;
; Movimiento:inst21|cnt_intx[0]           ; 5       ;
; Total number of inverted registers = 27 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |Pong|Movimiento:inst21|Vy[2]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |Pong|Movimiento:inst21|b2_ejey[8]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |Pong|Movimiento:inst21|b1_ejey[3]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Pong|Movimiento:inst21|cnt_intx[1] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Pong|Movimiento:inst21|cnt_inty[1] ;
; 11:1               ; 10 bits   ; 70 LEs        ; 60 LEs               ; 10 LEs                 ; Yes        ; |Pong|address:inst29|cnt[5]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Pong|Movimiento:inst21|Vy[0]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |Pong|Movimiento:inst21|b2_ejey[7]  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |Pong|Movimiento:inst21|b1_ejey[4]  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Pong|Movimiento:inst21|vidas_p1[0] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Pong|Movimiento:inst21|vidas_p2[0] ;
; 33:1               ; 30 bits   ; 660 LEs       ; 330 LEs              ; 330 LEs                ; No         ; |Pong|Mapear:inst|AzulM[4]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for calavera:inst14|altsyncram:altsyncram_component|altsyncram_u591:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for Corazon:inst3|altsyncram:altsyncram_component|altsyncram_9091:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for CorazonNe:inst1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for loser:inst12|altsyncram:altsyncram_component|altsyncram_vj81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for trofeo:inst2|altsyncram:altsyncram_component|altsyncram_uq81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for winner:inst9|altsyncram:altsyncram_component|altsyncram_1r81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL25M:inst19|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------+
; Parameter Name                ; Value                    ; Type                    ;
+-------------------------------+--------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                 ;
; PLL_TYPE                      ; AUTO                     ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL25M ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                 ;
; LOCK_HIGH                     ; 1                        ; Untyped                 ;
; LOCK_LOW                      ; 1                        ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Signed Integer          ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Signed Integer          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                 ;
; SKIP_VCO                      ; OFF                      ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                 ;
; BANDWIDTH                     ; 0                        ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                 ;
; DOWN_SPREAD                   ; 0                        ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 2                        ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                 ;
; DPA_DIVIDER                   ; 0                        ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; VCO_MIN                       ; 0                        ; Untyped                 ;
; VCO_MAX                       ; 0                        ; Untyped                 ;
; VCO_CENTER                    ; 0                        ; Untyped                 ;
; PFD_MIN                       ; 0                        ; Untyped                 ;
; PFD_MAX                       ; 0                        ; Untyped                 ;
; M_INITIAL                     ; 0                        ; Untyped                 ;
; M                             ; 0                        ; Untyped                 ;
; N                             ; 1                        ; Untyped                 ;
; M2                            ; 1                        ; Untyped                 ;
; N2                            ; 1                        ; Untyped                 ;
; SS                            ; 1                        ; Untyped                 ;
; C0_HIGH                       ; 0                        ; Untyped                 ;
; C1_HIGH                       ; 0                        ; Untyped                 ;
; C2_HIGH                       ; 0                        ; Untyped                 ;
; C3_HIGH                       ; 0                        ; Untyped                 ;
; C4_HIGH                       ; 0                        ; Untyped                 ;
; C5_HIGH                       ; 0                        ; Untyped                 ;
; C6_HIGH                       ; 0                        ; Untyped                 ;
; C7_HIGH                       ; 0                        ; Untyped                 ;
; C8_HIGH                       ; 0                        ; Untyped                 ;
; C9_HIGH                       ; 0                        ; Untyped                 ;
; C0_LOW                        ; 0                        ; Untyped                 ;
; C1_LOW                        ; 0                        ; Untyped                 ;
; C2_LOW                        ; 0                        ; Untyped                 ;
; C3_LOW                        ; 0                        ; Untyped                 ;
; C4_LOW                        ; 0                        ; Untyped                 ;
; C5_LOW                        ; 0                        ; Untyped                 ;
; C6_LOW                        ; 0                        ; Untyped                 ;
; C7_LOW                        ; 0                        ; Untyped                 ;
; C8_LOW                        ; 0                        ; Untyped                 ;
; C9_LOW                        ; 0                        ; Untyped                 ;
; C0_INITIAL                    ; 0                        ; Untyped                 ;
; C1_INITIAL                    ; 0                        ; Untyped                 ;
; C2_INITIAL                    ; 0                        ; Untyped                 ;
; C3_INITIAL                    ; 0                        ; Untyped                 ;
; C4_INITIAL                    ; 0                        ; Untyped                 ;
; C5_INITIAL                    ; 0                        ; Untyped                 ;
; C6_INITIAL                    ; 0                        ; Untyped                 ;
; C7_INITIAL                    ; 0                        ; Untyped                 ;
; C8_INITIAL                    ; 0                        ; Untyped                 ;
; C9_INITIAL                    ; 0                        ; Untyped                 ;
; C0_MODE                       ; BYPASS                   ; Untyped                 ;
; C1_MODE                       ; BYPASS                   ; Untyped                 ;
; C2_MODE                       ; BYPASS                   ; Untyped                 ;
; C3_MODE                       ; BYPASS                   ; Untyped                 ;
; C4_MODE                       ; BYPASS                   ; Untyped                 ;
; C5_MODE                       ; BYPASS                   ; Untyped                 ;
; C6_MODE                       ; BYPASS                   ; Untyped                 ;
; C7_MODE                       ; BYPASS                   ; Untyped                 ;
; C8_MODE                       ; BYPASS                   ; Untyped                 ;
; C9_MODE                       ; BYPASS                   ; Untyped                 ;
; C0_PH                         ; 0                        ; Untyped                 ;
; C1_PH                         ; 0                        ; Untyped                 ;
; C2_PH                         ; 0                        ; Untyped                 ;
; C3_PH                         ; 0                        ; Untyped                 ;
; C4_PH                         ; 0                        ; Untyped                 ;
; C5_PH                         ; 0                        ; Untyped                 ;
; C6_PH                         ; 0                        ; Untyped                 ;
; C7_PH                         ; 0                        ; Untyped                 ;
; C8_PH                         ; 0                        ; Untyped                 ;
; C9_PH                         ; 0                        ; Untyped                 ;
; L0_HIGH                       ; 1                        ; Untyped                 ;
; L1_HIGH                       ; 1                        ; Untyped                 ;
; G0_HIGH                       ; 1                        ; Untyped                 ;
; G1_HIGH                       ; 1                        ; Untyped                 ;
; G2_HIGH                       ; 1                        ; Untyped                 ;
; G3_HIGH                       ; 1                        ; Untyped                 ;
; E0_HIGH                       ; 1                        ; Untyped                 ;
; E1_HIGH                       ; 1                        ; Untyped                 ;
; E2_HIGH                       ; 1                        ; Untyped                 ;
; E3_HIGH                       ; 1                        ; Untyped                 ;
; L0_LOW                        ; 1                        ; Untyped                 ;
; L1_LOW                        ; 1                        ; Untyped                 ;
; G0_LOW                        ; 1                        ; Untyped                 ;
; G1_LOW                        ; 1                        ; Untyped                 ;
; G2_LOW                        ; 1                        ; Untyped                 ;
; G3_LOW                        ; 1                        ; Untyped                 ;
; E0_LOW                        ; 1                        ; Untyped                 ;
; E1_LOW                        ; 1                        ; Untyped                 ;
; E2_LOW                        ; 1                        ; Untyped                 ;
; E3_LOW                        ; 1                        ; Untyped                 ;
; L0_INITIAL                    ; 1                        ; Untyped                 ;
; L1_INITIAL                    ; 1                        ; Untyped                 ;
; G0_INITIAL                    ; 1                        ; Untyped                 ;
; G1_INITIAL                    ; 1                        ; Untyped                 ;
; G2_INITIAL                    ; 1                        ; Untyped                 ;
; G3_INITIAL                    ; 1                        ; Untyped                 ;
; E0_INITIAL                    ; 1                        ; Untyped                 ;
; E1_INITIAL                    ; 1                        ; Untyped                 ;
; E2_INITIAL                    ; 1                        ; Untyped                 ;
; E3_INITIAL                    ; 1                        ; Untyped                 ;
; L0_MODE                       ; BYPASS                   ; Untyped                 ;
; L1_MODE                       ; BYPASS                   ; Untyped                 ;
; G0_MODE                       ; BYPASS                   ; Untyped                 ;
; G1_MODE                       ; BYPASS                   ; Untyped                 ;
; G2_MODE                       ; BYPASS                   ; Untyped                 ;
; G3_MODE                       ; BYPASS                   ; Untyped                 ;
; E0_MODE                       ; BYPASS                   ; Untyped                 ;
; E1_MODE                       ; BYPASS                   ; Untyped                 ;
; E2_MODE                       ; BYPASS                   ; Untyped                 ;
; E3_MODE                       ; BYPASS                   ; Untyped                 ;
; L0_PH                         ; 0                        ; Untyped                 ;
; L1_PH                         ; 0                        ; Untyped                 ;
; G0_PH                         ; 0                        ; Untyped                 ;
; G1_PH                         ; 0                        ; Untyped                 ;
; G2_PH                         ; 0                        ; Untyped                 ;
; G3_PH                         ; 0                        ; Untyped                 ;
; E0_PH                         ; 0                        ; Untyped                 ;
; E1_PH                         ; 0                        ; Untyped                 ;
; E2_PH                         ; 0                        ; Untyped                 ;
; E3_PH                         ; 0                        ; Untyped                 ;
; M_PH                          ; 0                        ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; CLK0_COUNTER                  ; G0                       ; Untyped                 ;
; CLK1_COUNTER                  ; G0                       ; Untyped                 ;
; CLK2_COUNTER                  ; G0                       ; Untyped                 ;
; CLK3_COUNTER                  ; G0                       ; Untyped                 ;
; CLK4_COUNTER                  ; G0                       ; Untyped                 ;
; CLK5_COUNTER                  ; G0                       ; Untyped                 ;
; CLK6_COUNTER                  ; E0                       ; Untyped                 ;
; CLK7_COUNTER                  ; E1                       ; Untyped                 ;
; CLK8_COUNTER                  ; E2                       ; Untyped                 ;
; CLK9_COUNTER                  ; E3                       ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; M_TIME_DELAY                  ; 0                        ; Untyped                 ;
; N_TIME_DELAY                  ; 0                        ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                 ;
; VCO_POST_SCALE                ; 0                        ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II               ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                 ;
; CBXI_PARAMETER                ; NOTHING                  ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                 ;
; WIDTH_CLOCK                   ; 6                        ; Untyped                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone II               ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE          ;
+-------------------------------+--------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calavera:inst14|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+-----------------------+
; Parameter Name                     ; Value                           ; Type                  ;
+------------------------------------+---------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped               ;
; OPERATION_MODE                     ; ROM                             ; Untyped               ;
; WIDTH_A                            ; 30                              ; Signed Integer        ;
; WIDTHAD_A                          ; 12                              ; Signed Integer        ;
; NUMWORDS_A                         ; 2208                            ; Signed Integer        ;
; OUTDATA_REG_A                      ; CLOCK0                          ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped               ;
; WIDTH_B                            ; 1                               ; Untyped               ;
; WIDTHAD_B                          ; 1                               ; Untyped               ;
; NUMWORDS_B                         ; 1                               ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer        ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped               ;
; BYTE_SIZE                          ; 8                               ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped               ;
; INIT_FILE                          ; ./Sprites/calavera/calavera.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped               ;
; ENABLE_ECC                         ; FALSE                           ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_u591                 ; Untyped               ;
+------------------------------------+---------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Corazon:inst3|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-----------------------+
; Parameter Name                     ; Value                         ; Type                  ;
+------------------------------------+-------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped               ;
; OPERATION_MODE                     ; ROM                           ; Untyped               ;
; WIDTH_A                            ; 30                            ; Signed Integer        ;
; WIDTHAD_A                          ; 10                            ; Signed Integer        ;
; NUMWORDS_A                         ; 528                           ; Signed Integer        ;
; OUTDATA_REG_A                      ; CLOCK0                        ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped               ;
; WIDTH_B                            ; 1                             ; Untyped               ;
; WIDTHAD_B                          ; 1                             ; Untyped               ;
; NUMWORDS_B                         ; 1                             ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped               ;
; BYTE_SIZE                          ; 8                             ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped               ;
; INIT_FILE                          ; ./Sprites/Corazon/corazon.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped               ;
; ENABLE_ECC                         ; FALSE                         ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone II                    ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_9091               ; Untyped               ;
+------------------------------------+-------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CorazonNe:inst1|altsyncram:altsyncram_component    ;
+------------------------------------+-------------------------------------------+----------------+
; Parameter Name                     ; Value                                     ; Type           ;
+------------------------------------+-------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped        ;
; OPERATION_MODE                     ; ROM                                       ; Untyped        ;
; WIDTH_A                            ; 30                                        ; Signed Integer ;
; WIDTHAD_A                          ; 10                                        ; Signed Integer ;
; NUMWORDS_A                         ; 528                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WIDTH_B                            ; 1                                         ; Untyped        ;
; WIDTHAD_B                          ; 1                                         ; Untyped        ;
; NUMWORDS_B                         ; 1                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; INIT_FILE                          ; ./Sprites/Corazon_Negro/corazon_negro.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_t7a1                           ; Untyped        ;
+------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: loser:inst12|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+--------------------------+
; Parameter Name                     ; Value                     ; Type                     ;
+------------------------------------+---------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                  ;
; OPERATION_MODE                     ; ROM                       ; Untyped                  ;
; WIDTH_A                            ; 30                        ; Signed Integer           ;
; WIDTHAD_A                          ; 11                        ; Signed Integer           ;
; NUMWORDS_A                         ; 2000                      ; Signed Integer           ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                  ;
; WIDTH_B                            ; 1                         ; Untyped                  ;
; WIDTHAD_B                          ; 1                         ; Untyped                  ;
; NUMWORDS_B                         ; 1                         ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                  ;
; BYTE_SIZE                          ; 8                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                  ;
; INIT_FILE                          ; ./Sprites/Loser/loser.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_vj81           ; Untyped                  ;
+------------------------------------+---------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trofeo:inst2|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------+
; Parameter Name                     ; Value                       ; Type                   ;
+------------------------------------+-----------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                ;
; OPERATION_MODE                     ; ROM                         ; Untyped                ;
; WIDTH_A                            ; 30                          ; Signed Integer         ;
; WIDTHAD_A                          ; 12                          ; Signed Integer         ;
; NUMWORDS_A                         ; 2640                        ; Signed Integer         ;
; OUTDATA_REG_A                      ; CLOCK0                      ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                ;
; WIDTH_B                            ; 1                           ; Untyped                ;
; WIDTHAD_B                          ; 1                           ; Untyped                ;
; NUMWORDS_B                         ; 1                           ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                ;
; BYTE_SIZE                          ; 8                           ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                ;
; INIT_FILE                          ; ./Sprites/trofeo/trofeo.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone II                  ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_uq81             ; Untyped                ;
+------------------------------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: winner:inst9|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------+
; Parameter Name                     ; Value                       ; Type                   ;
+------------------------------------+-----------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                ;
; OPERATION_MODE                     ; ROM                         ; Untyped                ;
; WIDTH_A                            ; 30                          ; Signed Integer         ;
; WIDTHAD_A                          ; 11                          ; Signed Integer         ;
; NUMWORDS_A                         ; 1430                        ; Signed Integer         ;
; OUTDATA_REG_A                      ; CLOCK0                      ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                ;
; WIDTH_B                            ; 1                           ; Untyped                ;
; WIDTHAD_B                          ; 1                           ; Untyped                ;
; NUMWORDS_B                         ; 1                           ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                ;
; BYTE_SIZE                          ; 8                           ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                ;
; INIT_FILE                          ; ./Sprites/Winner/winner.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone II                  ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_1r81             ; Untyped                ;
+------------------------------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Mapear:inst|lpm_mult:Mult0       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12         ; Untyped             ;
; LPM_WIDTHB                                     ; 12         ; Untyped             ;
; LPM_WIDTHP                                     ; 24         ; Untyped             ;
; LPM_WIDTHR                                     ; 24         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_b1t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Mapear:inst|lpm_mult:Mult1       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12         ; Untyped             ;
; LPM_WIDTHB                                     ; 12         ; Untyped             ;
; LPM_WIDTHP                                     ; 24         ; Untyped             ;
; LPM_WIDTHR                                     ; 24         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_b1t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Movimiento:inst21|lpm_add_sub:Add6 ;
+------------------------+-------------+----------------------------------------------+
; Parameter Name         ; Value       ; Type                                         ;
+------------------------+-------------+----------------------------------------------+
; LPM_WIDTH              ; 10          ; Untyped                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                      ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                      ;
; LPM_PIPELINE           ; 0           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                           ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                      ;
; USE_WYS                ; OFF         ; Untyped                                      ;
; STYLE                  ; FAST        ; Untyped                                      ;
; CBXI_PARAMETER         ; add_sub_3ri ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                               ;
+------------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reloj:inst4|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                            ;
; LPM_WIDTHD             ; 25             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_68m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Movimiento:inst21|lpm_add_sub:Add8 ;
+------------------------+-------------+----------------------------------------------+
; Parameter Name         ; Value       ; Type                                         ;
+------------------------+-------------+----------------------------------------------+
; LPM_WIDTH              ; 10          ; Untyped                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                      ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                      ;
; LPM_PIPELINE           ; 0           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                           ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                      ;
; USE_WYS                ; OFF         ; Untyped                                      ;
; STYLE                  ; FAST        ; Untyped                                      ;
; CBXI_PARAMETER         ; add_sub_3ri ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                               ;
+------------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: address:inst29|lpm_mult:Mult1    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11         ; Untyped             ;
; LPM_WIDTHB                                     ; 8          ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: address:inst29|lpm_mult:Mult0    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11         ; Untyped             ;
; LPM_WIDTHB                                     ; 7          ; Untyped             ;
; LPM_WIDTHP                                     ; 18         ; Untyped             ;
; LPM_WIDTHR                                     ; 18         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: address:inst29|lpm_mult:Mult2    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11         ; Untyped             ;
; LPM_WIDTHB                                     ; 8          ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; PLL25M:inst19|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 6                                               ;
; Entity Instance                           ; calavera:inst14|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 30                                              ;
;     -- NUMWORDS_A                         ; 2208                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; Corazon:inst3|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 30                                              ;
;     -- NUMWORDS_A                         ; 528                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; CorazonNe:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 30                                              ;
;     -- NUMWORDS_A                         ; 528                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; loser:inst12|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 30                                              ;
;     -- NUMWORDS_A                         ; 2000                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; trofeo:inst2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 30                                              ;
;     -- NUMWORDS_A                         ; 2640                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; winner:inst9|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 30                                              ;
;     -- NUMWORDS_A                         ; 1430                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 5                             ;
; Entity Instance                       ; Mapear:inst|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 12                            ;
;     -- LPM_WIDTHB                     ; 12                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; Mapear:inst|lpm_mult:Mult1    ;
;     -- LPM_WIDTHA                     ; 12                            ;
;     -- LPM_WIDTHB                     ; 12                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; address:inst29|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 8                             ;
;     -- LPM_WIDTHP                     ; 19                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                           ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; address:inst29|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 7                             ;
;     -- LPM_WIDTHP                     ; 18                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                           ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; address:inst29|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 8                             ;
;     -- LPM_WIDTHP                     ; 19                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                           ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jul 26 18:16:47 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file pong.bdf
    Info (12023): Found entity 1: Pong
Info (12021): Found 2 design units, including 1 entities, in source file contador_vertical.vhd
    Info (12022): Found design unit 1: contador_vertical-rtl
    Info (12023): Found entity 1: contador_vertical
Info (12021): Found 2 design units, including 1 entities, in source file vertical.vhd
    Info (12022): Found design unit 1: Vertical-rtl
    Info (12023): Found entity 1: Vertical
Info (12021): Found 2 design units, including 1 entities, in source file contador_horizontal.vhd
    Info (12022): Found design unit 1: contador_horizontal-rtl
    Info (12023): Found entity 1: contador_horizontal
Info (12021): Found 2 design units, including 1 entities, in source file horizontal.vhd
    Info (12022): Found design unit 1: Horizontal-rtl
    Info (12023): Found entity 1: Horizontal
Info (12021): Found 2 design units, including 1 entities, in source file reloj.vhd
    Info (12022): Found design unit 1: reloj-rtl
    Info (12023): Found entity 1: reloj
Info (12021): Found 2 design units, including 1 entities, in source file address.vhd
    Info (12022): Found design unit 1: address-rtl
    Info (12023): Found entity 1: address
Info (12021): Found 2 design units, including 1 entities, in source file mapear.vhd
    Info (12022): Found design unit 1: Mapear-rtl
    Info (12023): Found entity 1: Mapear
Info (12021): Found 2 design units, including 1 entities, in source file movimiento.vhd
    Info (12022): Found design unit 1: Movimiento-rtl
    Info (12023): Found entity 1: Movimiento
Info (12021): Found 2 design units, including 1 entities, in source file calavera.vhd
    Info (12022): Found design unit 1: calavera-SYN
    Info (12023): Found entity 1: calavera
Info (12021): Found 2 design units, including 1 entities, in source file corazon.vhd
    Info (12022): Found design unit 1: corazon-SYN
    Info (12023): Found entity 1: Corazon
Info (12021): Found 2 design units, including 1 entities, in source file corazonne.vhd
    Info (12022): Found design unit 1: corazonne-SYN
    Info (12023): Found entity 1: CorazonNe
Info (12021): Found 2 design units, including 1 entities, in source file loser.vhd
    Info (12022): Found design unit 1: loser-SYN
    Info (12023): Found entity 1: loser
Info (12021): Found 2 design units, including 1 entities, in source file trofeo.vhd
    Info (12022): Found design unit 1: trofeo-SYN
    Info (12023): Found entity 1: trofeo
Info (12021): Found 2 design units, including 1 entities, in source file winner.vhd
    Info (12022): Found design unit 1: winner-SYN
    Info (12023): Found entity 1: winner
Info (12021): Found 2 design units, including 1 entities, in source file pll25m.vhd
    Info (12022): Found design unit 1: pll25m-SYN
    Info (12023): Found entity 1: PLL25M
Info (12127): Elaborating entity "Pong" for the top level hierarchy
Warning (275011): Block or symbol "PLL25M" of instance "inst19" overlaps another block or symbol
Info (12128): Elaborating entity "Horizontal" for hierarchy "Horizontal:inst8"
Info (12128): Elaborating entity "PLL25M" for hierarchy "PLL25M:inst19"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL25M:inst19|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL25M:inst19|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL25M:inst19|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL25M"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "contador_horizontal" for hierarchy "contador_horizontal:inst27"
Info (12128): Elaborating entity "Vertical" for hierarchy "Vertical:inst10"
Info (12128): Elaborating entity "contador_vertical" for hierarchy "contador_vertical:inst28"
Info (12128): Elaborating entity "Movimiento" for hierarchy "Movimiento:inst21"
Info (12128): Elaborating entity "reloj" for hierarchy "reloj:inst4"
Info (12128): Elaborating entity "Mapear" for hierarchy "Mapear:inst"
Info (12128): Elaborating entity "calavera" for hierarchy "calavera:inst14"
Info (12128): Elaborating entity "altsyncram" for hierarchy "calavera:inst14|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "calavera:inst14|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "calavera:inst14|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sprites/calavera/calavera.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2208"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "30"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u591.tdf
    Info (12023): Found entity 1: altsyncram_u591
Info (12128): Elaborating entity "altsyncram_u591" for hierarchy "calavera:inst14|altsyncram:altsyncram_component|altsyncram_u591:auto_generated"
Info (12128): Elaborating entity "address" for hierarchy "address:inst29"
Info (12128): Elaborating entity "Corazon" for hierarchy "Corazon:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Corazon:inst3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Corazon:inst3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Corazon:inst3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sprites/Corazon/corazon.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "528"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "30"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9091.tdf
    Info (12023): Found entity 1: altsyncram_9091
Info (12128): Elaborating entity "altsyncram_9091" for hierarchy "Corazon:inst3|altsyncram:altsyncram_component|altsyncram_9091:auto_generated"
Info (12128): Elaborating entity "CorazonNe" for hierarchy "CorazonNe:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CorazonNe:inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CorazonNe:inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CorazonNe:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sprites/Corazon_Negro/corazon_negro.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "528"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "30"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t7a1.tdf
    Info (12023): Found entity 1: altsyncram_t7a1
Info (12128): Elaborating entity "altsyncram_t7a1" for hierarchy "CorazonNe:inst1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated"
Info (12128): Elaborating entity "loser" for hierarchy "loser:inst12"
Info (12128): Elaborating entity "altsyncram" for hierarchy "loser:inst12|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "loser:inst12|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "loser:inst12|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sprites/Loser/loser.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "30"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vj81.tdf
    Info (12023): Found entity 1: altsyncram_vj81
Info (12128): Elaborating entity "altsyncram_vj81" for hierarchy "loser:inst12|altsyncram:altsyncram_component|altsyncram_vj81:auto_generated"
Info (12128): Elaborating entity "trofeo" for hierarchy "trofeo:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "trofeo:inst2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "trofeo:inst2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "trofeo:inst2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sprites/trofeo/trofeo.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2640"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "30"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uq81.tdf
    Info (12023): Found entity 1: altsyncram_uq81
Info (12128): Elaborating entity "altsyncram_uq81" for hierarchy "trofeo:inst2|altsyncram:altsyncram_component|altsyncram_uq81:auto_generated"
Info (12128): Elaborating entity "winner" for hierarchy "winner:inst9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "winner:inst9|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "winner:inst9|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "winner:inst9|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sprites/Winner/winner.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1430"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "30"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1r81.tdf
    Info (12023): Found entity 1: altsyncram_1r81
Info (12128): Elaborating entity "altsyncram_1r81" for hierarchy "winner:inst9|altsyncram:altsyncram_component|altsyncram_1r81:auto_generated"
Info (278001): Inferred 8 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mapear:inst|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mapear:inst|Mult1"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Movimiento:inst21|Add6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "reloj:inst4|Mod0"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Movimiento:inst21|Add8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "address:inst29|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "address:inst29|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "address:inst29|Mult2"
Info (12130): Elaborated megafunction instantiation "Mapear:inst|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Mapear:inst|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_b1t.tdf
    Info (12023): Found entity 1: mult_b1t
Info (12130): Elaborated megafunction instantiation "Movimiento:inst21|lpm_add_sub:Add6"
Info (12133): Instantiated megafunction "Movimiento:inst21|lpm_add_sub:Add6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "10"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3ri.tdf
    Info (12023): Found entity 1: add_sub_3ri
Info (12130): Elaborated megafunction instantiation "reloj:inst4|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "reloj:inst4|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "25"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_68m.tdf
    Info (12023): Found entity 1: lpm_divide_68m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf
    Info (12023): Found entity 1: alt_u_div_s5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "address:inst29|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "address:inst29|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "address:inst29|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "address:inst29|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "address:inst29|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "address:inst29|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "address:inst29|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "address:inst29|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_05h.tdf
    Info (12023): Found entity 1: add_sub_05h
Info (12131): Elaborated megafunction instantiation "address:inst29|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "address:inst29|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "address:inst29|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "address:inst29|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ufh.tdf
    Info (12023): Found entity 1: add_sub_ufh
Info (12131): Elaborated megafunction instantiation "address:inst29|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "address:inst29|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "address:inst29|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "address:inst29|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "address:inst29|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "address:inst29|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "address:inst29|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "address:inst29|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "address:inst29|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "address:inst29|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_v4h.tdf
    Info (12023): Found entity 1: add_sub_v4h
Info (12131): Elaborated megafunction instantiation "address:inst29|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "address:inst29|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "address:inst29|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "address:inst29|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tfh.tdf
    Info (12023): Found entity 1: add_sub_tfh
Info (12131): Elaborated megafunction instantiation "address:inst29|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "address:inst29|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "address:inst29|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "address:inst29|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Msync" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register Movimiento:inst21|b1_ejey[4] will power up to Low
    Critical Warning (18010): Register Movimiento:inst21|b1_ejey[1] will power up to Low
    Critical Warning (18010): Register Movimiento:inst21|b2_ejey[4] will power up to Low
    Critical Warning (18010): Register Movimiento:inst21|b2_ejey[1] will power up to Low
    Critical Warning (18010): Register Movimiento:inst21|esperando_start will power up to High
    Critical Warning (18010): Register Movimiento:inst21|Vy[1] will power up to High
    Critical Warning (18010): Register Movimiento:inst21|Vx[1] will power up to High
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1973 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 41 output pins
    Info (21061): Implemented 1739 logic cells
    Info (21064): Implemented 180 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4707 megabytes
    Info: Processing ended: Sat Jul 26 18:16:52 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


