module add_1p(X,Y,sum,clk);
  
  reg [14:0] X,Y; //inputs
  wire [14:0] sum; //result
  reg clk; //clock
   
  add_1p uut(X.(X),.Y(Y),.sum(sum),.clk(clk));
  
  always #1 clk = ~clk;
  
  initial begin
		$monitor("X=%d, Y=%d, sum=%d", X, Y, sum);
  end
  
  initial begin
		$dumpfile("dump.vcd");
		$dumpvars();
  end
  
  initial begin
		clk = 0;
		#5;
		X = 14'd10;
		Y = 14'd00;
		#100;
		$finish
  end