// Seed: 3818443315
module module_0 (
    output tri1 id_0,
    output wor id_1,
    input wand id_2,
    output supply1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    input wand id_6,
    output wire id_7
    , id_10,
    input tri1 id_8
);
  assign id_4 = 1;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    output wire  id_2,
    output wor   id_3,
    output logic id_4,
    input  logic id_5
);
  always begin : LABEL_0
    id_4 <= id_5;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_3,
      id_2,
      id_3,
      id_1,
      id_3,
      id_1
  );
endmodule
