[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Sun Feb 25 07:07:42 2018
[*]
[dumpfile] "/home/hellwig/oberon/thm-oberon/hw/ref/dump.vcd"
[dumpfile_mtime] "Sun Feb 25 07:07:08 2018"
[dumpfile_size] 138124
[savefile] "/home/hellwig/oberon/thm-oberon/hw/ref/risc5test.cfg"
[timestart] 0
[size] 1855 1056
[pos] -1 -1
*-16.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] risc5test.
[treeopen] risc5test.risc5top_1.
[treeopen] risc5test.risc5top_1.cpu.
[sst_width] 225
[signals_width] 150
[sst_expanded] 1
[sst_vpaned_height] 320
@200
-Clock And Reset
@28
risc5test.risc5top_1.clk
risc5test.risc5top_1.rst_n
@200
-Toplevel
@28
risc5test.risc5top_1.rd
risc5test.risc5top_1.wr
risc5test.risc5top_1.ben
@22
risc5test.risc5top_1.adr[23:0]
risc5test.risc5top_1.outbus[31:0]
risc5test.risc5top_1.inbus[31:0]
risc5test.risc5top_1.inbus0[31:0]
@200
-CPU
@22
risc5test.risc5top_1.cpu.PC[21:0]
risc5test.risc5top_1.cpu.ins[31:0]
risc5test.risc5top_1.cpu.ira0[3:0]
@28
risc5test.risc5top_1.cpu.regwr
@22
risc5test.risc5top_1.cpu.regmux[31:0]
risc5test.risc5top_1.cpu.A[31:0]
@200
-PROM
@22
risc5test.risc5top_1.cpu.PM.adr[8:0]
risc5test.risc5top_1.cpu.PM.data[31:0]
@200
-RAM IC11
@28
risc5test.risc5top_1.ic11.ce_n
risc5test.risc5top_1.ic11.oe_n
risc5test.risc5top_1.ic11.we_n
risc5test.risc5top_1.ic11.ub_n
risc5test.risc5top_1.ic11.lb_n
@22
risc5test.risc5top_1.ic11.addr[17:0]
risc5test.risc5top_1.ic11.data[15:0]
@200
-RAM IC10
@28
risc5test.risc5top_1.ic10.ce_n
risc5test.risc5top_1.ic10.oe_n
risc5test.risc5top_1.ic10.we_n
risc5test.risc5top_1.ic10.ub_n
risc5test.risc5top_1.ic10.lb_n
@22
risc5test.risc5top_1.ic10.addr[17:0]
risc5test.risc5top_1.ic10.data[15:0]
@200
-I/O
@28
risc5test.risc5top_1.ioen
@22
risc5test.risc5top_1.iowa[3:0]
[pattern_trace] 1
[pattern_trace] 0
