
Arduino_Atmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000062  00800200  00000f42  00000fd6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000f42  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  00800262  00800262  00001038  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001038  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000001e8  00000000  00000000  00001094  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001590  00000000  00000000  0000127c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000aba  00000000  00000000  0000280c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000eaf  00000000  00000000  000032c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000488  00000000  00000000  00004178  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005de  00000000  00000000  00004600  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000a34  00000000  00000000  00004bde  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000168  00000000  00000000  00005612  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	46 c2       	rjmp	.+1164   	; 0x52a <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	b0 02       	muls	r27, r16
  e6:	02 03       	mulsu	r16, r18
  e8:	02 03       	mulsu	r16, r18
  ea:	02 03       	mulsu	r16, r18
  ec:	02 03       	mulsu	r16, r18
  ee:	02 03       	mulsu	r16, r18
  f0:	02 03       	mulsu	r16, r18
  f2:	02 03       	mulsu	r16, r18
  f4:	b0 02       	muls	r27, r16
  f6:	02 03       	mulsu	r16, r18
  f8:	02 03       	mulsu	r16, r18
  fa:	02 03       	mulsu	r16, r18
  fc:	02 03       	mulsu	r16, r18
  fe:	02 03       	mulsu	r16, r18
 100:	02 03       	mulsu	r16, r18
 102:	02 03       	mulsu	r16, r18
 104:	b2 02       	muls	r27, r18
 106:	02 03       	mulsu	r16, r18
 108:	02 03       	mulsu	r16, r18
 10a:	02 03       	mulsu	r16, r18
 10c:	02 03       	mulsu	r16, r18
 10e:	02 03       	mulsu	r16, r18
 110:	02 03       	mulsu	r16, r18
 112:	02 03       	mulsu	r16, r18
 114:	02 03       	mulsu	r16, r18
 116:	02 03       	mulsu	r16, r18
 118:	02 03       	mulsu	r16, r18
 11a:	02 03       	mulsu	r16, r18
 11c:	02 03       	mulsu	r16, r18
 11e:	02 03       	mulsu	r16, r18
 120:	02 03       	mulsu	r16, r18
 122:	02 03       	mulsu	r16, r18
 124:	b2 02       	muls	r27, r18
 126:	02 03       	mulsu	r16, r18
 128:	02 03       	mulsu	r16, r18
 12a:	02 03       	mulsu	r16, r18
 12c:	02 03       	mulsu	r16, r18
 12e:	02 03       	mulsu	r16, r18
 130:	02 03       	mulsu	r16, r18
 132:	02 03       	mulsu	r16, r18
 134:	02 03       	mulsu	r16, r18
 136:	02 03       	mulsu	r16, r18
 138:	02 03       	mulsu	r16, r18
 13a:	02 03       	mulsu	r16, r18
 13c:	02 03       	mulsu	r16, r18
 13e:	02 03       	mulsu	r16, r18
 140:	02 03       	mulsu	r16, r18
 142:	02 03       	mulsu	r16, r18
 144:	fe 02       	muls	r31, r30
 146:	02 03       	mulsu	r16, r18
 148:	02 03       	mulsu	r16, r18
 14a:	02 03       	mulsu	r16, r18
 14c:	02 03       	mulsu	r16, r18
 14e:	02 03       	mulsu	r16, r18
 150:	02 03       	mulsu	r16, r18
 152:	02 03       	mulsu	r16, r18
 154:	db 02       	muls	r29, r27
 156:	02 03       	mulsu	r16, r18
 158:	02 03       	mulsu	r16, r18
 15a:	02 03       	mulsu	r16, r18
 15c:	02 03       	mulsu	r16, r18
 15e:	02 03       	mulsu	r16, r18
 160:	02 03       	mulsu	r16, r18
 162:	02 03       	mulsu	r16, r18
 164:	02 03       	mulsu	r16, r18
 166:	02 03       	mulsu	r16, r18
 168:	02 03       	mulsu	r16, r18
 16a:	02 03       	mulsu	r16, r18
 16c:	02 03       	mulsu	r16, r18
 16e:	02 03       	mulsu	r16, r18
 170:	02 03       	mulsu	r16, r18
 172:	02 03       	mulsu	r16, r18
 174:	cf 02       	muls	r28, r31
 176:	02 03       	mulsu	r16, r18
 178:	02 03       	mulsu	r16, r18
 17a:	02 03       	mulsu	r16, r18
 17c:	02 03       	mulsu	r16, r18
 17e:	02 03       	mulsu	r16, r18
 180:	02 03       	mulsu	r16, r18
 182:	02 03       	mulsu	r16, r18
 184:	ed 02       	muls	r30, r29

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e2 e4       	ldi	r30, 0x42	; 66
 19e:	ff e0       	ldi	r31, 0x0F	; 15
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	a2 36       	cpi	r26, 0x62	; 98
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	a2 e6       	ldi	r26, 0x62	; 98
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	a3 37       	cpi	r26, 0x73	; 115
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	02 d0       	rcall	.+4      	; 0x1c6 <main>
 1c2:	bd c6       	rjmp	.+3450   	; 0xf3e <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <main>:
void test_pwm_duty();



int main(void)
{
 1c6:	cf 93       	push	r28
 1c8:	df 93       	push	r29
 1ca:	cd b7       	in	r28, 0x3d	; 61
 1cc:	de b7       	in	r29, 0x3e	; 62
 1ce:	62 97       	sbiw	r28, 0x12	; 18
 1d0:	0f b6       	in	r0, 0x3f	; 63
 1d2:	f8 94       	cli
 1d4:	de bf       	out	0x3e, r29	; 62
 1d6:	0f be       	out	0x3f, r0	; 63
 1d8:	cd bf       	out	0x3d, r28	; 61
	UART_Init(MYUBRR);		
 1da:	87 e6       	ldi	r24, 0x67	; 103
 1dc:	90 e0       	ldi	r25, 0x00	; 0
 1de:	38 d2       	rcall	.+1136   	; 0x650 <UART_Init>
	printf("Atmega2560 start.\n");
 1e0:	87 e0       	ldi	r24, 0x07	; 7
 1e2:	92 e0       	ldi	r25, 0x02	; 2
 1e4:	a3 d2       	rcall	.+1350   	; 0x72c <puts>
	//ir_init();
	CAN_init();
 1e6:	32 d0       	rcall	.+100    	; 0x24c <CAN_init>
	motor_init();
 1e8:	a6 d0       	rcall	.+332    	; 0x336 <motor_init>
	solenoid_init();
 1ea:	3d d1       	rcall	.+634    	; 0x466 <solenoid_init>
	while(1){
		msg =rcv_CAN_message();
		if (msg.ID==SOLENOIDE_PUSH_ID){
			push_solenoid();
		}
		printf("Received ID: %i\n Received data: %i \n",msg.ID,msg.data[0]);
 1ec:	0f 2e       	mov	r0, r31
 1ee:	f9 e1       	ldi	r31, 0x19	; 25
 1f0:	6f 2e       	mov	r6, r31
 1f2:	f2 e0       	ldi	r31, 0x02	; 2
 1f4:	7f 2e       	mov	r7, r31
 1f6:	f0 2d       	mov	r31, r0
	//calibrate_encoder();
	
	
	CAN_struct msg;
	while(1){
		msg =rcv_CAN_message();
 1f8:	ce 01       	movw	r24, r28
 1fa:	01 96       	adiw	r24, 0x01	; 1
 1fc:	39 d0       	rcall	.+114    	; 0x270 <rcv_CAN_message>
 1fe:	19 81       	ldd	r17, Y+1	; 0x01
		if (msg.ID==SOLENOIDE_PUSH_ID){
 200:	11 30       	cpi	r17, 0x01	; 1
 202:	09 f4       	brne	.+2      	; 0x206 <main+0x40>
			push_solenoid();
 204:	3b d1       	rcall	.+630    	; 0x47c <push_solenoid>
		}
		printf("Received ID: %i\n Received data: %i \n",msg.ID,msg.data[0]);
 206:	8c 81       	ldd	r24, Y+4	; 0x04
 208:	8f 93       	push	r24
 20a:	8b 81       	ldd	r24, Y+3	; 0x03
 20c:	8f 93       	push	r24
 20e:	1f 92       	push	r1
 210:	1f 93       	push	r17
 212:	7f 92       	push	r7
 214:	6f 92       	push	r6
 216:	79 d2       	rcall	.+1266   	; 0x70a <printf>
		send_motor_speed(msg);
 218:	89 80       	ldd	r8, Y+1	; 0x01
 21a:	9a 80       	ldd	r9, Y+2	; 0x02
 21c:	ab 80       	ldd	r10, Y+3	; 0x03
 21e:	bc 80       	ldd	r11, Y+4	; 0x04
 220:	cd 80       	ldd	r12, Y+5	; 0x05
 222:	de 80       	ldd	r13, Y+6	; 0x06
 224:	ef 80       	ldd	r14, Y+7	; 0x07
 226:	f8 84       	ldd	r15, Y+8	; 0x08
 228:	09 85       	ldd	r16, Y+9	; 0x09
 22a:	1a 85       	ldd	r17, Y+10	; 0x0a
 22c:	2b 85       	ldd	r18, Y+11	; 0x0b
 22e:	3c 85       	ldd	r19, Y+12	; 0x0c
 230:	4d 85       	ldd	r20, Y+13	; 0x0d
 232:	5e 85       	ldd	r21, Y+14	; 0x0e
 234:	6f 85       	ldd	r22, Y+15	; 0x0f
 236:	78 89       	ldd	r23, Y+16	; 0x10
 238:	89 89       	ldd	r24, Y+17	; 0x11
 23a:	9a 89       	ldd	r25, Y+18	; 0x12
 23c:	90 d0       	rcall	.+288    	; 0x35e <send_motor_speed>
		//_delay_ms(6000);
		//read_encoder_input();
		
	}
 23e:	0f 90       	pop	r0
 240:	0f 90       	pop	r0
 242:	0f 90       	pop	r0
 244:	0f 90       	pop	r0
 246:	0f 90       	pop	r0
 248:	0f 90       	pop	r0
 24a:	d6 cf       	rjmp	.-84     	; 0x1f8 <main+0x32>

0000024c <CAN_init>:
		write_MCP2515(MCP_TXB0_D0+i,(char)msg.data[i]);
	}

	/*REQUEST TO SEND*/
	request_to_send_MCP2515(0x01);// Setting the TXBnCTRL for buffer 0.
}
 24c:	09 d1       	rcall	.+530    	; 0x460 <MCP2515_init>
 24e:	4f ef       	ldi	r20, 0xFF	; 255
 250:	60 e6       	ldi	r22, 0x60	; 96
 252:	80 e6       	ldi	r24, 0x60	; 96
 254:	ec d0       	rcall	.+472    	; 0x42e <bit_modify_MCP2515>
 256:	40 e0       	ldi	r20, 0x00	; 0
 258:	64 e0       	ldi	r22, 0x04	; 4
 25a:	80 e6       	ldi	r24, 0x60	; 96
 25c:	e8 d0       	rcall	.+464    	; 0x42e <bit_modify_MCP2515>
 25e:	41 e0       	ldi	r20, 0x01	; 1
 260:	65 e0       	ldi	r22, 0x05	; 5
 262:	8b e2       	ldi	r24, 0x2B	; 43
 264:	e4 d0       	rcall	.+456    	; 0x42e <bit_modify_MCP2515>
 266:	40 e0       	ldi	r20, 0x00	; 0
 268:	60 ef       	ldi	r22, 0xF0	; 240
 26a:	8f e0       	ldi	r24, 0x0F	; 15
 26c:	e0 c0       	rjmp	.+448    	; 0x42e <bit_modify_MCP2515>
 26e:	08 95       	ret

00000270 <rcv_CAN_message>:


CAN_struct rcv_CAN_message(){
 270:	9f 92       	push	r9
 272:	af 92       	push	r10
 274:	bf 92       	push	r11
 276:	cf 92       	push	r12
 278:	df 92       	push	r13
 27a:	ef 92       	push	r14
 27c:	ff 92       	push	r15
 27e:	0f 93       	push	r16
 280:	1f 93       	push	r17
 282:	cf 93       	push	r28
 284:	df 93       	push	r29
 286:	cd b7       	in	r28, 0x3d	; 61
 288:	de b7       	in	r29, 0x3e	; 62
 28a:	62 97       	sbiw	r28, 0x12	; 18
 28c:	0f b6       	in	r0, 0x3f	; 63
 28e:	f8 94       	cli
 290:	de bf       	out	0x3e, r29	; 62
 292:	0f be       	out	0x3f, r0	; 63
 294:	cd bf       	out	0x3d, r28	; 61
 296:	6c 01       	movw	r12, r24
	CAN_struct msg;
	
	while (!(read_MCP2515(MCP_CANINTF) & (1<<RX0IF))) {} //wait for interrupt
 298:	8c e2       	ldi	r24, 0x2C	; 44
 29a:	bc d0       	rcall	.+376    	; 0x414 <read_MCP2515>
 29c:	80 ff       	sbrs	r24, 0
 29e:	fc cf       	rjmp	.-8      	; 0x298 <rcv_CAN_message+0x28>
	
	msg.ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
 2a0:	81 e6       	ldi	r24, 0x61	; 97
 2a2:	b8 d0       	rcall	.+368    	; 0x414 <read_MCP2515>
 2a4:	98 2e       	mov	r9, r24
 2a6:	82 e6       	ldi	r24, 0x62	; 98
 2a8:	b5 d0       	rcall	.+362    	; 0x414 <read_MCP2515>
 2aa:	99 0c       	add	r9, r9
 2ac:	99 0c       	add	r9, r9
 2ae:	99 0c       	add	r9, r9
 2b0:	82 95       	swap	r24
 2b2:	86 95       	lsr	r24
 2b4:	87 70       	andi	r24, 0x07	; 7
 2b6:	98 2a       	or	r9, r24
	msg.length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
 2b8:	85 e6       	ldi	r24, 0x65	; 101
 2ba:	ac d0       	rcall	.+344    	; 0x414 <read_MCP2515>
 2bc:	8f 70       	andi	r24, 0x0F	; 15
 2be:	a8 2e       	mov	r10, r24
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg.length; i++){
 2c0:	c9 f0       	breq	.+50     	; 0x2f4 <rcv_CAN_message+0x84>
 2c2:	8e 01       	movw	r16, r28
 2c4:	0d 5f       	subi	r16, 0xFD	; 253
 2c6:	1f 4f       	sbci	r17, 0xFF	; 255
 2c8:	e8 2e       	mov	r14, r24
 2ca:	f1 2c       	mov	r15, r1
 2cc:	ee 0c       	add	r14, r14
 2ce:	ff 1c       	adc	r15, r15
 2d0:	e0 0e       	add	r14, r16
 2d2:	f1 1e       	adc	r15, r17
 2d4:	0f 2e       	mov	r0, r31
 2d6:	f6 e6       	ldi	r31, 0x66	; 102
 2d8:	bf 2e       	mov	r11, r31
 2da:	f0 2d       	mov	r31, r0
		msg.data[i]= read_MCP2515(MCP_RXB0_D0+i);
 2dc:	8b 2d       	mov	r24, r11
 2de:	9a d0       	rcall	.+308    	; 0x414 <read_MCP2515>
 2e0:	28 2f       	mov	r18, r24
 2e2:	30 e0       	ldi	r19, 0x00	; 0
 2e4:	f8 01       	movw	r30, r16
 2e6:	21 93       	st	Z+, r18
 2e8:	31 93       	st	Z+, r19
 2ea:	8f 01       	movw	r16, r30
 2ec:	b3 94       	inc	r11
	msg.ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
	msg.length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg.length; i++){
 2ee:	ee 15       	cp	r30, r14
 2f0:	ff 05       	cpc	r31, r15
 2f2:	a1 f7       	brne	.-24     	; 0x2dc <rcv_CAN_message+0x6c>
		msg.data[i]= read_MCP2515(MCP_RXB0_D0+i);
	}
		
	//MUST clear RXB0IF after reading message
	bit_modify_MCP2515(MCP_CANINTF, (1<<RX0IF), 0x00);
 2f4:	40 e0       	ldi	r20, 0x00	; 0
 2f6:	61 e0       	ldi	r22, 0x01	; 1
 2f8:	8c e2       	ldi	r24, 0x2C	; 44
 2fa:	99 d0       	rcall	.+306    	; 0x42e <bit_modify_MCP2515>
		
	return msg;
 2fc:	99 82       	std	Y+1, r9	; 0x01
 2fe:	aa 82       	std	Y+2, r10	; 0x02
 300:	82 e1       	ldi	r24, 0x12	; 18
 302:	fe 01       	movw	r30, r28
 304:	31 96       	adiw	r30, 0x01	; 1
 306:	d6 01       	movw	r26, r12
 308:	01 90       	ld	r0, Z+
 30a:	0d 92       	st	X+, r0
 30c:	8a 95       	dec	r24
 30e:	e1 f7       	brne	.-8      	; 0x308 <rcv_CAN_message+0x98>

}
 310:	c6 01       	movw	r24, r12
 312:	62 96       	adiw	r28, 0x12	; 18
 314:	0f b6       	in	r0, 0x3f	; 63
 316:	f8 94       	cli
 318:	de bf       	out	0x3e, r29	; 62
 31a:	0f be       	out	0x3f, r0	; 63
 31c:	cd bf       	out	0x3d, r28	; 61
 31e:	df 91       	pop	r29
 320:	cf 91       	pop	r28
 322:	1f 91       	pop	r17
 324:	0f 91       	pop	r16
 326:	ff 90       	pop	r15
 328:	ef 90       	pop	r14
 32a:	df 90       	pop	r13
 32c:	cf 90       	pop	r12
 32e:	bf 90       	pop	r11
 330:	af 90       	pop	r10
 332:	9f 90       	pop	r9
 334:	08 95       	ret

00000336 <motor_init>:
	PORTH|=(1<<RSTn)|(1<<OEn);//disable output from encoder

	if (motor_encoder_data != 0) {printf("Motor encoder data : %i\n", motor_encoder_data);}
		
	return motor_encoder_data;	
}
 336:	cd d0       	rcall	.+410    	; 0x4d2 <TWI_Master_Initialise>
 338:	89 df       	rcall	.-238    	; 0x24c <CAN_init>
 33a:	8a b1       	in	r24, 0x0a	; 10
 33c:	83 60       	ori	r24, 0x03	; 3
 33e:	8a b9       	out	0x0a, r24	; 10
 340:	10 92 07 01 	sts	0x0107, r1
 344:	8c e0       	ldi	r24, 0x0C	; 12
 346:	80 93 b8 00 	sts	0x00B8, r24
 34a:	8f ef       	ldi	r24, 0xFF	; 255
 34c:	80 93 01 01 	sts	0x0101, r24
 350:	e2 e0       	ldi	r30, 0x02	; 2
 352:	f1 e0       	ldi	r31, 0x01	; 1
 354:	80 81       	ld	r24, Z
 356:	82 65       	ori	r24, 0x52	; 82
 358:	80 83       	st	Z, r24
 35a:	78 94       	sei
 35c:	08 95       	ret

0000035e <send_motor_speed>:

//int joy_samples[5] = {0,0,0,0,0};

void send_motor_speed(CAN_struct rcv_msg_joy){
 35e:	8f 92       	push	r8
 360:	9f 92       	push	r9
 362:	af 92       	push	r10
 364:	bf 92       	push	r11
 366:	cf 92       	push	r12
 368:	df 92       	push	r13
 36a:	ef 92       	push	r14
 36c:	ff 92       	push	r15
 36e:	0f 93       	push	r16
 370:	1f 93       	push	r17
 372:	cf 93       	push	r28
 374:	df 93       	push	r29
 376:	cd b7       	in	r28, 0x3d	; 61
 378:	de b7       	in	r29, 0x3e	; 62
 37a:	66 97       	sbiw	r28, 0x16	; 22
 37c:	0f b6       	in	r0, 0x3f	; 63
 37e:	f8 94       	cli
 380:	de bf       	out	0x3e, r29	; 62
 382:	0f be       	out	0x3f, r0	; 63
 384:	cd bf       	out	0x3d, r28	; 61
 386:	e8 2d       	mov	r30, r8
 388:	8d 82       	std	Y+5, r8	; 0x05
 38a:	9e 82       	std	Y+6, r9	; 0x06
 38c:	af 82       	std	Y+7, r10	; 0x07
 38e:	b8 86       	std	Y+8, r11	; 0x08
 390:	c9 86       	std	Y+9, r12	; 0x09
 392:	da 86       	std	Y+10, r13	; 0x0a
 394:	eb 86       	std	Y+11, r14	; 0x0b
 396:	fc 86       	std	Y+12, r15	; 0x0c
 398:	0d 87       	std	Y+13, r16	; 0x0d
 39a:	1e 87       	std	Y+14, r17	; 0x0e
 39c:	2f 87       	std	Y+15, r18	; 0x0f
 39e:	38 8b       	std	Y+16, r19	; 0x10
 3a0:	49 8b       	std	Y+17, r20	; 0x11
 3a2:	5a 8b       	std	Y+18, r21	; 0x12
 3a4:	6b 8b       	std	Y+19, r22	; 0x13
 3a6:	7c 8b       	std	Y+20, r23	; 0x14
 3a8:	8d 8b       	std	Y+21, r24	; 0x15
 3aa:	9e 8b       	std	Y+22, r25	; 0x16
		joy_average += rcv_msg_joy.data[0];
	}
	*/
	
	
	if(rcv_msg_joy.ID==SLIDER_ID){/*SLIDER_data from 0-255*/
 3ac:	e2 30       	cpi	r30, 0x02	; 2
 3ae:	f9 f4       	brne	.+62     	; 0x3ee <send_motor_speed+0x90>
		/*Message for TWI format*/
		int8_t messageBuf[4];

		int16_t motor_strength=rcv_msg_joy.data[0];
 3b0:	8f 81       	ldd	r24, Y+7	; 0x07
 3b2:	98 85       	ldd	r25, Y+8	; 0x08
		
		//printf("Motor strength %i,\n",motor_strength);
		//printf("Position %i \n", rcv_msg_joy.data[0]);
		/*Send via TWI*/
		/*MAX520 DAC address is 00. Setting Read byte to 0. */
		messageBuf[0]=TWI_DAC_SLAVE_ADDR + 0;		//DAC address + readBit
 3b4:	20 e5       	ldi	r18, 0x50	; 80
 3b6:	29 83       	std	Y+1, r18	; 0x01
		messageBuf[1] = 0x00;             // The first byte is used for commands.
 3b8:	1a 82       	std	Y+2, r1	; 0x02
		/*Need to set direction for the motor. Set DIR on MJ1 DIR->PH1*/
	
		PORTH|=(1<< DIR);
 3ba:	e2 e0       	ldi	r30, 0x02	; 2
 3bc:	f1 e0       	ldi	r31, 0x01	; 1
 3be:	20 81       	ld	r18, Z
 3c0:	22 60       	ori	r18, 0x02	; 2
 3c2:	20 83       	st	Z, r18
		if (motor_strength<130){ /*Get drops down to 0 in DIR anyways*/
 3c4:	82 38       	cpi	r24, 0x82	; 130
 3c6:	91 05       	cpc	r25, r1
 3c8:	6c f0       	brlt	.+26     	; 0x3e4 <send_motor_speed+0x86>
			motor_strength=motor_strength; 
		}
		else{
		
			PORTH&=~(1<<DIR);
 3ca:	20 81       	ld	r18, Z
 3cc:	2d 7f       	andi	r18, 0xFD	; 253
 3ce:	20 83       	st	Z, r18
			motor_strength= abs(motor_strength-130);// to scale 
 3d0:	9c 01       	movw	r18, r24
 3d2:	22 58       	subi	r18, 0x82	; 130
 3d4:	31 09       	sbc	r19, r1
 3d6:	c9 01       	movw	r24, r18
 3d8:	99 23       	and	r25, r25
 3da:	24 f4       	brge	.+8      	; 0x3e4 <send_motor_speed+0x86>
 3dc:	88 27       	eor	r24, r24
 3de:	99 27       	eor	r25, r25
 3e0:	82 1b       	sub	r24, r18
 3e2:	93 0b       	sbc	r25, r19
		}
		messageBuf[2] =motor_strength;                         // The second byte is used for the data.
 3e4:	8b 83       	std	Y+3, r24	; 0x03
		//printf("Motor strength %i,\n",motor_strength);
		TWI_Start_Transceiver_With_Data(messageBuf,3);
 3e6:	63 e0       	ldi	r22, 0x03	; 3
 3e8:	ce 01       	movw	r24, r28
 3ea:	01 96       	adiw	r24, 0x01	; 1
 3ec:	7c d0       	rcall	.+248    	; 0x4e6 <TWI_Start_Transceiver_With_Data>
	
	}
}
 3ee:	66 96       	adiw	r28, 0x16	; 22
 3f0:	0f b6       	in	r0, 0x3f	; 63
 3f2:	f8 94       	cli
 3f4:	de bf       	out	0x3e, r29	; 62
 3f6:	0f be       	out	0x3f, r0	; 63
 3f8:	cd bf       	out	0x3d, r28	; 61
 3fa:	df 91       	pop	r29
 3fc:	cf 91       	pop	r28
 3fe:	1f 91       	pop	r17
 400:	0f 91       	pop	r16
 402:	ff 90       	pop	r15
 404:	ef 90       	pop	r14
 406:	df 90       	pop	r13
 408:	cf 90       	pop	r12
 40a:	bf 90       	pop	r11
 40c:	af 90       	pop	r10
 40e:	9f 90       	pop	r9
 410:	8f 90       	pop	r8
 412:	08 95       	ret

00000414 <read_MCP2515>:
	spi_chipselect_activate();
	/*if (out != repeat){
		return repeat;
	}*/
	return out;
}
 414:	cf 93       	push	r28
 416:	c8 2f       	mov	r28, r24
 418:	5a d0       	rcall	.+180    	; 0x4ce <spi_chipselect_deactivate>
 41a:	83 e0       	ldi	r24, 0x03	; 3
 41c:	4a d0       	rcall	.+148    	; 0x4b2 <send_master_SPI>
 41e:	8c 2f       	mov	r24, r28
 420:	48 d0       	rcall	.+144    	; 0x4b2 <send_master_SPI>
 422:	4c d0       	rcall	.+152    	; 0x4bc <read_master_SPI>
 424:	c8 2f       	mov	r28, r24
 426:	51 d0       	rcall	.+162    	; 0x4ca <spi_chipselect_activate>
 428:	8c 2f       	mov	r24, r28
 42a:	cf 91       	pop	r28
 42c:	08 95       	ret

0000042e <bit_modify_MCP2515>:

void bit_modify_MCP2515(char address, char mask_byte, char data){
 42e:	1f 93       	push	r17
 430:	cf 93       	push	r28
 432:	df 93       	push	r29
 434:	18 2f       	mov	r17, r24
 436:	d6 2f       	mov	r29, r22
 438:	c4 2f       	mov	r28, r20
	spi_chipselect_deactivate();
 43a:	49 d0       	rcall	.+146    	; 0x4ce <spi_chipselect_deactivate>
	send_master_SPI(0x05);	//'bit modify' instruction.
 43c:	85 e0       	ldi	r24, 0x05	; 5
 43e:	39 d0       	rcall	.+114    	; 0x4b2 <send_master_SPI>
	send_master_SPI(address);
 440:	81 2f       	mov	r24, r17
 442:	37 d0       	rcall	.+110    	; 0x4b2 <send_master_SPI>
	send_master_SPI(mask_byte);
 444:	8d 2f       	mov	r24, r29
 446:	35 d0       	rcall	.+106    	; 0x4b2 <send_master_SPI>
	send_master_SPI(data);
 448:	8c 2f       	mov	r24, r28
 44a:	33 d0       	rcall	.+102    	; 0x4b2 <send_master_SPI>
	spi_chipselect_activate();
 44c:	3e d0       	rcall	.+124    	; 0x4ca <spi_chipselect_activate>
}
 44e:	df 91       	pop	r29
 450:	cf 91       	pop	r28
 452:	1f 91       	pop	r17
 454:	08 95       	ret

00000456 <reset_MCP2515>:

void reset_MCP2515(){
	spi_chipselect_deactivate();
 456:	3b d0       	rcall	.+118    	; 0x4ce <spi_chipselect_deactivate>
	send_master_SPI(0xC0);	//'reset' instruction.
 458:	80 ec       	ldi	r24, 0xC0	; 192
 45a:	2b d0       	rcall	.+86     	; 0x4b2 <send_master_SPI>
	spi_chipselect_activate();
 45c:	36 c0       	rjmp	.+108    	; 0x4ca <spi_chipselect_activate>
 45e:	08 95       	ret

00000460 <MCP2515_init>:
#include "MCP2515.h"



void MCP2515_init(){
	SPI_master_init();
 460:	1f d0       	rcall	.+62     	; 0x4a0 <SPI_master_init>
	reset_MCP2515();
 462:	f9 cf       	rjmp	.-14     	; 0x456 <reset_MCP2515>
 464:	08 95       	ret

00000466 <solenoid_init>:
#include <util/delay.h> //for _delay_ms()



void solenoid_init(){
	DDRL |= (1<<PL7);
 466:	ea e0       	ldi	r30, 0x0A	; 10
 468:	f1 e0       	ldi	r31, 0x01	; 1
 46a:	80 81       	ld	r24, Z
 46c:	80 68       	ori	r24, 0x80	; 128
 46e:	80 83       	st	Z, r24
	PORTL |= (1<<PL7);
 470:	eb e0       	ldi	r30, 0x0B	; 11
 472:	f1 e0       	ldi	r31, 0x01	; 1
 474:	80 81       	ld	r24, Z
 476:	80 68       	ori	r24, 0x80	; 128
 478:	80 83       	st	Z, r24
 47a:	08 95       	ret

0000047c <push_solenoid>:
}

void push_solenoid(){

	PORTL &= ~(1<<PL7);
 47c:	eb e0       	ldi	r30, 0x0B	; 11
 47e:	f1 e0       	ldi	r31, 0x01	; 1
 480:	80 81       	ld	r24, Z
 482:	8f 77       	andi	r24, 0x7F	; 127
 484:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 486:	2f ed       	ldi	r18, 0xDF	; 223
 488:	82 e2       	ldi	r24, 0x22	; 34
 48a:	92 e0       	ldi	r25, 0x02	; 2
 48c:	21 50       	subi	r18, 0x01	; 1
 48e:	80 40       	sbci	r24, 0x00	; 0
 490:	90 40       	sbci	r25, 0x00	; 0
 492:	e1 f7       	brne	.-8      	; 0x48c <push_solenoid+0x10>
 494:	00 c0       	rjmp	.+0      	; 0x496 <push_solenoid+0x1a>
 496:	00 00       	nop
	_delay_ms(DELAY_SOLENOIDE);
	PORTL |= (1<<PL7);
 498:	80 81       	ld	r24, Z
 49a:	80 68       	ori	r24, 0x80	; 128
 49c:	80 83       	st	Z, r24
 49e:	08 95       	ret

000004a0 <SPI_master_init>:
#define MISO	3



void SPI_master_init(){
	DDRB |= (1<<MOSI) | (1<<SCK) | (1<<SSn) | (1<<PB0);		//Set MOSI, SCK, SSn output.
 4a0:	84 b1       	in	r24, 0x04	; 4
 4a2:	87 68       	ori	r24, 0x87	; 135
 4a4:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~((1<<MISO));		//Set MISO input.
 4a6:	23 98       	cbi	0x04, 3	; 4
	PORTB|=(1<<MISO);
 4a8:	2b 9a       	sbi	0x05, 3	; 5
	SPCR |= (1<<SPE) | (1<<MSTR)|(1<<SPR1);	//Enable SPI, Master, set clock rate fck/64.
 4aa:	8c b5       	in	r24, 0x2c	; 44
 4ac:	82 65       	ori	r24, 0x52	; 82
 4ae:	8c bd       	out	0x2c, r24	; 44
 4b0:	08 95       	ret

000004b2 <send_master_SPI>:
	//PINB &= !(1<<PB4);
}

void send_master_SPI(char data){
	SPDR = data;			//Send data.
 4b2:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
 4b4:	0d b4       	in	r0, 0x2d	; 45
 4b6:	07 fe       	sbrs	r0, 7
 4b8:	fd cf       	rjmp	.-6      	; 0x4b4 <send_master_SPI+0x2>
}
 4ba:	08 95       	ret

000004bc <read_master_SPI>:

char read_master_SPI(){
	
	
	send_master_SPI(0xFF);		//Send dummy byte.		
 4bc:	8f ef       	ldi	r24, 0xFF	; 255
 4be:	f9 df       	rcall	.-14     	; 0x4b2 <send_master_SPI>
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
 4c0:	0d b4       	in	r0, 0x2d	; 45
 4c2:	07 fe       	sbrs	r0, 7
 4c4:	fd cf       	rjmp	.-6      	; 0x4c0 <read_master_SPI+0x4>
	return SPDR;
 4c6:	8e b5       	in	r24, 0x2e	; 46
}
 4c8:	08 95       	ret

000004ca <spi_chipselect_activate>:

void spi_chipselect_activate(){
	PORTB |=(1<<SSn);
 4ca:	2f 9a       	sbi	0x05, 7	; 5
 4cc:	08 95       	ret

000004ce <spi_chipselect_deactivate>:
}

void spi_chipselect_deactivate(){
	PORTB &=~(1<<SSn);
 4ce:	2f 98       	cbi	0x05, 7	; 5
 4d0:	08 95       	ret

000004d2 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 4d2:	8c e0       	ldi	r24, 0x0C	; 12
 4d4:	80 93 b8 00 	sts	0x00B8, r24
 4d8:	8f ef       	ldi	r24, 0xFF	; 255
 4da:	80 93 bb 00 	sts	0x00BB, r24
 4de:	84 e0       	ldi	r24, 0x04	; 4
 4e0:	80 93 bc 00 	sts	0x00BC, r24
 4e4:	08 95       	ret

000004e6 <TWI_Start_Transceiver_With_Data>:
 4e6:	ec eb       	ldi	r30, 0xBC	; 188
 4e8:	f0 e0       	ldi	r31, 0x00	; 0
 4ea:	20 81       	ld	r18, Z
 4ec:	20 fd       	sbrc	r18, 0
 4ee:	fd cf       	rjmp	.-6      	; 0x4ea <TWI_Start_Transceiver_With_Data+0x4>
 4f0:	60 93 64 02 	sts	0x0264, r22
 4f4:	fc 01       	movw	r30, r24
 4f6:	20 81       	ld	r18, Z
 4f8:	20 93 65 02 	sts	0x0265, r18
 4fc:	20 fd       	sbrc	r18, 0
 4fe:	0c c0       	rjmp	.+24     	; 0x518 <TWI_Start_Transceiver_With_Data+0x32>
 500:	62 30       	cpi	r22, 0x02	; 2
 502:	50 f0       	brcs	.+20     	; 0x518 <TWI_Start_Transceiver_With_Data+0x32>
 504:	dc 01       	movw	r26, r24
 506:	11 96       	adiw	r26, 0x01	; 1
 508:	e6 e6       	ldi	r30, 0x66	; 102
 50a:	f2 e0       	ldi	r31, 0x02	; 2
 50c:	81 e0       	ldi	r24, 0x01	; 1
 50e:	9d 91       	ld	r25, X+
 510:	91 93       	st	Z+, r25
 512:	8f 5f       	subi	r24, 0xFF	; 255
 514:	86 13       	cpse	r24, r22
 516:	fb cf       	rjmp	.-10     	; 0x50e <TWI_Start_Transceiver_With_Data+0x28>
 518:	10 92 63 02 	sts	0x0263, r1
 51c:	88 ef       	ldi	r24, 0xF8	; 248
 51e:	80 93 06 02 	sts	0x0206, r24
 522:	85 ea       	ldi	r24, 0xA5	; 165
 524:	80 93 bc 00 	sts	0x00BC, r24
 528:	08 95       	ret

0000052a <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect)
{
 52a:	1f 92       	push	r1
 52c:	0f 92       	push	r0
 52e:	0f b6       	in	r0, 0x3f	; 63
 530:	0f 92       	push	r0
 532:	11 24       	eor	r1, r1
 534:	0b b6       	in	r0, 0x3b	; 59
 536:	0f 92       	push	r0
 538:	2f 93       	push	r18
 53a:	3f 93       	push	r19
 53c:	8f 93       	push	r24
 53e:	9f 93       	push	r25
 540:	af 93       	push	r26
 542:	bf 93       	push	r27
 544:	ef 93       	push	r30
 546:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 548:	80 91 b9 00 	lds	r24, 0x00B9
 54c:	90 e0       	ldi	r25, 0x00	; 0
 54e:	fc 01       	movw	r30, r24
 550:	38 97       	sbiw	r30, 0x08	; 8
 552:	e1 35       	cpi	r30, 0x51	; 81
 554:	f1 05       	cpc	r31, r1
 556:	08 f0       	brcs	.+2      	; 0x55a <__vector_39+0x30>
 558:	55 c0       	rjmp	.+170    	; 0x604 <__vector_39+0xda>
 55a:	ee 58       	subi	r30, 0x8E	; 142
 55c:	ff 4f       	sbci	r31, 0xFF	; 255
 55e:	85 c0       	rjmp	.+266    	; 0x66a <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 560:	10 92 62 02 	sts	0x0262, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 564:	e0 91 62 02 	lds	r30, 0x0262
 568:	80 91 64 02 	lds	r24, 0x0264
 56c:	e8 17       	cp	r30, r24
 56e:	70 f4       	brcc	.+28     	; 0x58c <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 570:	81 e0       	ldi	r24, 0x01	; 1
 572:	8e 0f       	add	r24, r30
 574:	80 93 62 02 	sts	0x0262, r24
 578:	f0 e0       	ldi	r31, 0x00	; 0
 57a:	eb 59       	subi	r30, 0x9B	; 155
 57c:	fd 4f       	sbci	r31, 0xFD	; 253
 57e:	80 81       	ld	r24, Z
 580:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 584:	85 e8       	ldi	r24, 0x85	; 133
 586:	80 93 bc 00 	sts	0x00BC, r24
 58a:	43 c0       	rjmp	.+134    	; 0x612 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 58c:	80 91 63 02 	lds	r24, 0x0263
 590:	81 60       	ori	r24, 0x01	; 1
 592:	80 93 63 02 	sts	0x0263, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 596:	84 e9       	ldi	r24, 0x94	; 148
 598:	80 93 bc 00 	sts	0x00BC, r24
 59c:	3a c0       	rjmp	.+116    	; 0x612 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 59e:	e0 91 62 02 	lds	r30, 0x0262
 5a2:	81 e0       	ldi	r24, 0x01	; 1
 5a4:	8e 0f       	add	r24, r30
 5a6:	80 93 62 02 	sts	0x0262, r24
 5aa:	80 91 bb 00 	lds	r24, 0x00BB
 5ae:	f0 e0       	ldi	r31, 0x00	; 0
 5b0:	eb 59       	subi	r30, 0x9B	; 155
 5b2:	fd 4f       	sbci	r31, 0xFD	; 253
 5b4:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 5b6:	20 91 62 02 	lds	r18, 0x0262
 5ba:	30 e0       	ldi	r19, 0x00	; 0
 5bc:	80 91 64 02 	lds	r24, 0x0264
 5c0:	90 e0       	ldi	r25, 0x00	; 0
 5c2:	01 97       	sbiw	r24, 0x01	; 1
 5c4:	28 17       	cp	r18, r24
 5c6:	39 07       	cpc	r19, r25
 5c8:	24 f4       	brge	.+8      	; 0x5d2 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 5ca:	85 ec       	ldi	r24, 0xC5	; 197
 5cc:	80 93 bc 00 	sts	0x00BC, r24
 5d0:	20 c0       	rjmp	.+64     	; 0x612 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 5d2:	85 e8       	ldi	r24, 0x85	; 133
 5d4:	80 93 bc 00 	sts	0x00BC, r24
 5d8:	1c c0       	rjmp	.+56     	; 0x612 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 5da:	80 91 bb 00 	lds	r24, 0x00BB
 5de:	e0 91 62 02 	lds	r30, 0x0262
 5e2:	f0 e0       	ldi	r31, 0x00	; 0
 5e4:	eb 59       	subi	r30, 0x9B	; 155
 5e6:	fd 4f       	sbci	r31, 0xFD	; 253
 5e8:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 5ea:	80 91 63 02 	lds	r24, 0x0263
 5ee:	81 60       	ori	r24, 0x01	; 1
 5f0:	80 93 63 02 	sts	0x0263, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 5f4:	84 e9       	ldi	r24, 0x94	; 148
 5f6:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 5fa:	0b c0       	rjmp	.+22     	; 0x612 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 5fc:	85 ea       	ldi	r24, 0xA5	; 165
 5fe:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 602:	07 c0       	rjmp	.+14     	; 0x612 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 604:	80 91 b9 00 	lds	r24, 0x00B9
 608:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 60c:	84 e0       	ldi	r24, 0x04	; 4
 60e:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 612:	ff 91       	pop	r31
 614:	ef 91       	pop	r30
 616:	bf 91       	pop	r27
 618:	af 91       	pop	r26
 61a:	9f 91       	pop	r25
 61c:	8f 91       	pop	r24
 61e:	3f 91       	pop	r19
 620:	2f 91       	pop	r18
 622:	0f 90       	pop	r0
 624:	0b be       	out	0x3b, r0	; 59
 626:	0f 90       	pop	r0
 628:	0f be       	out	0x3f, r0	; 63
 62a:	0f 90       	pop	r0
 62c:	1f 90       	pop	r1
 62e:	18 95       	reti

00000630 <UART_Transmit>:
}
	
void UART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer*/
		while( !( UCSR0A & (1<<UDRE0)) )
 630:	e0 ec       	ldi	r30, 0xC0	; 192
 632:	f0 e0       	ldi	r31, 0x00	; 0
 634:	90 81       	ld	r25, Z
 636:	95 ff       	sbrs	r25, 5
 638:	fd cf       	rjmp	.-6      	; 0x634 <UART_Transmit+0x4>
		;
	/* Put data into buffer, sends the data*/
		UDR0 = data;
 63a:	80 93 c6 00 	sts	0x00C6, r24
 63e:	08 95       	ret

00000640 <UART_Receive>:
}

unsigned char UART_Receive(void)
	{
		/* Wait for data to be received*/
		while( !(UCSR0A & (1<<RXC0)) )
 640:	e0 ec       	ldi	r30, 0xC0	; 192
 642:	f0 e0       	ldi	r31, 0x00	; 0
 644:	80 81       	ld	r24, Z
 646:	88 23       	and	r24, r24
 648:	ec f7       	brge	.-6      	; 0x644 <UART_Receive+0x4>
			;
		/* Get and return received data from buffer*/
		return UDR0;
 64a:	80 91 c6 00 	lds	r24, 0x00C6
 64e:	08 95       	ret

00000650 <UART_Init>:
#define UCPHA0 1
#define BAUD 9600

void UART_Init(unsigned int ubrr)
{
	UBRR0H = (unsigned char)(ubrr>>8);
 650:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
 654:	80 93 c4 00 	sts	0x00C4, r24
		
	/* Enable receiver and transmitter. */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
 658:	88 e1       	ldi	r24, 0x18	; 24
 65a:	80 93 c1 00 	sts	0x00C1, r24
		
	fdevopen(&UART_Transmit, &UART_Receive);
 65e:	60 e2       	ldi	r22, 0x20	; 32
 660:	73 e0       	ldi	r23, 0x03	; 3
 662:	88 e1       	ldi	r24, 0x18	; 24
 664:	93 e0       	ldi	r25, 0x03	; 3
 666:	07 c0       	rjmp	.+14     	; 0x676 <fdevopen>
 668:	08 95       	ret

0000066a <__tablejump2__>:
 66a:	ee 0f       	add	r30, r30
 66c:	ff 1f       	adc	r31, r31

0000066e <__tablejump__>:
 66e:	05 90       	lpm	r0, Z+
 670:	f4 91       	lpm	r31, Z
 672:	e0 2d       	mov	r30, r0
 674:	19 94       	eijmp

00000676 <fdevopen>:
 676:	0f 93       	push	r16
 678:	1f 93       	push	r17
 67a:	cf 93       	push	r28
 67c:	df 93       	push	r29
 67e:	ec 01       	movw	r28, r24
 680:	8b 01       	movw	r16, r22
 682:	00 97       	sbiw	r24, 0x00	; 0
 684:	31 f4       	brne	.+12     	; 0x692 <fdevopen+0x1c>
 686:	61 15       	cp	r22, r1
 688:	71 05       	cpc	r23, r1
 68a:	19 f4       	brne	.+6      	; 0x692 <fdevopen+0x1c>
 68c:	80 e0       	ldi	r24, 0x00	; 0
 68e:	90 e0       	ldi	r25, 0x00	; 0
 690:	37 c0       	rjmp	.+110    	; 0x700 <fdevopen+0x8a>
 692:	6e e0       	ldi	r22, 0x0E	; 14
 694:	70 e0       	ldi	r23, 0x00	; 0
 696:	81 e0       	ldi	r24, 0x01	; 1
 698:	90 e0       	ldi	r25, 0x00	; 0
 69a:	63 d2       	rcall	.+1222   	; 0xb62 <calloc>
 69c:	fc 01       	movw	r30, r24
 69e:	00 97       	sbiw	r24, 0x00	; 0
 6a0:	a9 f3       	breq	.-22     	; 0x68c <fdevopen+0x16>
 6a2:	80 e8       	ldi	r24, 0x80	; 128
 6a4:	83 83       	std	Z+3, r24	; 0x03
 6a6:	01 15       	cp	r16, r1
 6a8:	11 05       	cpc	r17, r1
 6aa:	71 f0       	breq	.+28     	; 0x6c8 <fdevopen+0x52>
 6ac:	13 87       	std	Z+11, r17	; 0x0b
 6ae:	02 87       	std	Z+10, r16	; 0x0a
 6b0:	81 e8       	ldi	r24, 0x81	; 129
 6b2:	83 83       	std	Z+3, r24	; 0x03
 6b4:	80 91 69 02 	lds	r24, 0x0269
 6b8:	90 91 6a 02 	lds	r25, 0x026A
 6bc:	89 2b       	or	r24, r25
 6be:	21 f4       	brne	.+8      	; 0x6c8 <fdevopen+0x52>
 6c0:	f0 93 6a 02 	sts	0x026A, r31
 6c4:	e0 93 69 02 	sts	0x0269, r30
 6c8:	20 97       	sbiw	r28, 0x00	; 0
 6ca:	c9 f0       	breq	.+50     	; 0x6fe <fdevopen+0x88>
 6cc:	d1 87       	std	Z+9, r29	; 0x09
 6ce:	c0 87       	std	Z+8, r28	; 0x08
 6d0:	83 81       	ldd	r24, Z+3	; 0x03
 6d2:	82 60       	ori	r24, 0x02	; 2
 6d4:	83 83       	std	Z+3, r24	; 0x03
 6d6:	80 91 6b 02 	lds	r24, 0x026B
 6da:	90 91 6c 02 	lds	r25, 0x026C
 6de:	89 2b       	or	r24, r25
 6e0:	71 f4       	brne	.+28     	; 0x6fe <fdevopen+0x88>
 6e2:	f0 93 6c 02 	sts	0x026C, r31
 6e6:	e0 93 6b 02 	sts	0x026B, r30
 6ea:	80 91 6d 02 	lds	r24, 0x026D
 6ee:	90 91 6e 02 	lds	r25, 0x026E
 6f2:	89 2b       	or	r24, r25
 6f4:	21 f4       	brne	.+8      	; 0x6fe <fdevopen+0x88>
 6f6:	f0 93 6e 02 	sts	0x026E, r31
 6fa:	e0 93 6d 02 	sts	0x026D, r30
 6fe:	cf 01       	movw	r24, r30
 700:	df 91       	pop	r29
 702:	cf 91       	pop	r28
 704:	1f 91       	pop	r17
 706:	0f 91       	pop	r16
 708:	08 95       	ret

0000070a <printf>:
 70a:	cf 93       	push	r28
 70c:	df 93       	push	r29
 70e:	cd b7       	in	r28, 0x3d	; 61
 710:	de b7       	in	r29, 0x3e	; 62
 712:	fe 01       	movw	r30, r28
 714:	36 96       	adiw	r30, 0x06	; 6
 716:	61 91       	ld	r22, Z+
 718:	71 91       	ld	r23, Z+
 71a:	af 01       	movw	r20, r30
 71c:	80 91 6b 02 	lds	r24, 0x026B
 720:	90 91 6c 02 	lds	r25, 0x026C
 724:	30 d0       	rcall	.+96     	; 0x786 <vfprintf>
 726:	df 91       	pop	r29
 728:	cf 91       	pop	r28
 72a:	08 95       	ret

0000072c <puts>:
 72c:	0f 93       	push	r16
 72e:	1f 93       	push	r17
 730:	cf 93       	push	r28
 732:	df 93       	push	r29
 734:	e0 91 6b 02 	lds	r30, 0x026B
 738:	f0 91 6c 02 	lds	r31, 0x026C
 73c:	23 81       	ldd	r18, Z+3	; 0x03
 73e:	21 ff       	sbrs	r18, 1
 740:	1b c0       	rjmp	.+54     	; 0x778 <puts+0x4c>
 742:	ec 01       	movw	r28, r24
 744:	00 e0       	ldi	r16, 0x00	; 0
 746:	10 e0       	ldi	r17, 0x00	; 0
 748:	89 91       	ld	r24, Y+
 74a:	60 91 6b 02 	lds	r22, 0x026B
 74e:	70 91 6c 02 	lds	r23, 0x026C
 752:	db 01       	movw	r26, r22
 754:	18 96       	adiw	r26, 0x08	; 8
 756:	ed 91       	ld	r30, X+
 758:	fc 91       	ld	r31, X
 75a:	19 97       	sbiw	r26, 0x09	; 9
 75c:	88 23       	and	r24, r24
 75e:	31 f0       	breq	.+12     	; 0x76c <puts+0x40>
 760:	19 95       	eicall
 762:	89 2b       	or	r24, r25
 764:	89 f3       	breq	.-30     	; 0x748 <puts+0x1c>
 766:	0f ef       	ldi	r16, 0xFF	; 255
 768:	1f ef       	ldi	r17, 0xFF	; 255
 76a:	ee cf       	rjmp	.-36     	; 0x748 <puts+0x1c>
 76c:	8a e0       	ldi	r24, 0x0A	; 10
 76e:	19 95       	eicall
 770:	89 2b       	or	r24, r25
 772:	11 f4       	brne	.+4      	; 0x778 <puts+0x4c>
 774:	c8 01       	movw	r24, r16
 776:	02 c0       	rjmp	.+4      	; 0x77c <puts+0x50>
 778:	8f ef       	ldi	r24, 0xFF	; 255
 77a:	9f ef       	ldi	r25, 0xFF	; 255
 77c:	df 91       	pop	r29
 77e:	cf 91       	pop	r28
 780:	1f 91       	pop	r17
 782:	0f 91       	pop	r16
 784:	08 95       	ret

00000786 <vfprintf>:
 786:	2f 92       	push	r2
 788:	3f 92       	push	r3
 78a:	4f 92       	push	r4
 78c:	5f 92       	push	r5
 78e:	6f 92       	push	r6
 790:	7f 92       	push	r7
 792:	8f 92       	push	r8
 794:	9f 92       	push	r9
 796:	af 92       	push	r10
 798:	bf 92       	push	r11
 79a:	cf 92       	push	r12
 79c:	df 92       	push	r13
 79e:	ef 92       	push	r14
 7a0:	ff 92       	push	r15
 7a2:	0f 93       	push	r16
 7a4:	1f 93       	push	r17
 7a6:	cf 93       	push	r28
 7a8:	df 93       	push	r29
 7aa:	cd b7       	in	r28, 0x3d	; 61
 7ac:	de b7       	in	r29, 0x3e	; 62
 7ae:	2c 97       	sbiw	r28, 0x0c	; 12
 7b0:	0f b6       	in	r0, 0x3f	; 63
 7b2:	f8 94       	cli
 7b4:	de bf       	out	0x3e, r29	; 62
 7b6:	0f be       	out	0x3f, r0	; 63
 7b8:	cd bf       	out	0x3d, r28	; 61
 7ba:	7c 01       	movw	r14, r24
 7bc:	6b 01       	movw	r12, r22
 7be:	8a 01       	movw	r16, r20
 7c0:	fc 01       	movw	r30, r24
 7c2:	17 82       	std	Z+7, r1	; 0x07
 7c4:	16 82       	std	Z+6, r1	; 0x06
 7c6:	83 81       	ldd	r24, Z+3	; 0x03
 7c8:	81 ff       	sbrs	r24, 1
 7ca:	b0 c1       	rjmp	.+864    	; 0xb2c <vfprintf+0x3a6>
 7cc:	ce 01       	movw	r24, r28
 7ce:	01 96       	adiw	r24, 0x01	; 1
 7d0:	4c 01       	movw	r8, r24
 7d2:	f7 01       	movw	r30, r14
 7d4:	93 81       	ldd	r25, Z+3	; 0x03
 7d6:	f6 01       	movw	r30, r12
 7d8:	93 fd       	sbrc	r25, 3
 7da:	85 91       	lpm	r24, Z+
 7dc:	93 ff       	sbrs	r25, 3
 7de:	81 91       	ld	r24, Z+
 7e0:	6f 01       	movw	r12, r30
 7e2:	88 23       	and	r24, r24
 7e4:	09 f4       	brne	.+2      	; 0x7e8 <vfprintf+0x62>
 7e6:	9e c1       	rjmp	.+828    	; 0xb24 <vfprintf+0x39e>
 7e8:	85 32       	cpi	r24, 0x25	; 37
 7ea:	39 f4       	brne	.+14     	; 0x7fa <vfprintf+0x74>
 7ec:	93 fd       	sbrc	r25, 3
 7ee:	85 91       	lpm	r24, Z+
 7f0:	93 ff       	sbrs	r25, 3
 7f2:	81 91       	ld	r24, Z+
 7f4:	6f 01       	movw	r12, r30
 7f6:	85 32       	cpi	r24, 0x25	; 37
 7f8:	21 f4       	brne	.+8      	; 0x802 <vfprintf+0x7c>
 7fa:	b7 01       	movw	r22, r14
 7fc:	90 e0       	ldi	r25, 0x00	; 0
 7fe:	0f d3       	rcall	.+1566   	; 0xe1e <fputc>
 800:	e8 cf       	rjmp	.-48     	; 0x7d2 <vfprintf+0x4c>
 802:	51 2c       	mov	r5, r1
 804:	31 2c       	mov	r3, r1
 806:	20 e0       	ldi	r18, 0x00	; 0
 808:	20 32       	cpi	r18, 0x20	; 32
 80a:	a0 f4       	brcc	.+40     	; 0x834 <vfprintf+0xae>
 80c:	8b 32       	cpi	r24, 0x2B	; 43
 80e:	69 f0       	breq	.+26     	; 0x82a <vfprintf+0xa4>
 810:	30 f4       	brcc	.+12     	; 0x81e <vfprintf+0x98>
 812:	80 32       	cpi	r24, 0x20	; 32
 814:	59 f0       	breq	.+22     	; 0x82c <vfprintf+0xa6>
 816:	83 32       	cpi	r24, 0x23	; 35
 818:	69 f4       	brne	.+26     	; 0x834 <vfprintf+0xae>
 81a:	20 61       	ori	r18, 0x10	; 16
 81c:	2c c0       	rjmp	.+88     	; 0x876 <vfprintf+0xf0>
 81e:	8d 32       	cpi	r24, 0x2D	; 45
 820:	39 f0       	breq	.+14     	; 0x830 <vfprintf+0xaa>
 822:	80 33       	cpi	r24, 0x30	; 48
 824:	39 f4       	brne	.+14     	; 0x834 <vfprintf+0xae>
 826:	21 60       	ori	r18, 0x01	; 1
 828:	26 c0       	rjmp	.+76     	; 0x876 <vfprintf+0xf0>
 82a:	22 60       	ori	r18, 0x02	; 2
 82c:	24 60       	ori	r18, 0x04	; 4
 82e:	23 c0       	rjmp	.+70     	; 0x876 <vfprintf+0xf0>
 830:	28 60       	ori	r18, 0x08	; 8
 832:	21 c0       	rjmp	.+66     	; 0x876 <vfprintf+0xf0>
 834:	27 fd       	sbrc	r18, 7
 836:	27 c0       	rjmp	.+78     	; 0x886 <vfprintf+0x100>
 838:	30 ed       	ldi	r19, 0xD0	; 208
 83a:	38 0f       	add	r19, r24
 83c:	3a 30       	cpi	r19, 0x0A	; 10
 83e:	78 f4       	brcc	.+30     	; 0x85e <vfprintf+0xd8>
 840:	26 ff       	sbrs	r18, 6
 842:	06 c0       	rjmp	.+12     	; 0x850 <vfprintf+0xca>
 844:	fa e0       	ldi	r31, 0x0A	; 10
 846:	5f 9e       	mul	r5, r31
 848:	30 0d       	add	r19, r0
 84a:	11 24       	eor	r1, r1
 84c:	53 2e       	mov	r5, r19
 84e:	13 c0       	rjmp	.+38     	; 0x876 <vfprintf+0xf0>
 850:	8a e0       	ldi	r24, 0x0A	; 10
 852:	38 9e       	mul	r3, r24
 854:	30 0d       	add	r19, r0
 856:	11 24       	eor	r1, r1
 858:	33 2e       	mov	r3, r19
 85a:	20 62       	ori	r18, 0x20	; 32
 85c:	0c c0       	rjmp	.+24     	; 0x876 <vfprintf+0xf0>
 85e:	8e 32       	cpi	r24, 0x2E	; 46
 860:	21 f4       	brne	.+8      	; 0x86a <vfprintf+0xe4>
 862:	26 fd       	sbrc	r18, 6
 864:	5f c1       	rjmp	.+702    	; 0xb24 <vfprintf+0x39e>
 866:	20 64       	ori	r18, 0x40	; 64
 868:	06 c0       	rjmp	.+12     	; 0x876 <vfprintf+0xf0>
 86a:	8c 36       	cpi	r24, 0x6C	; 108
 86c:	11 f4       	brne	.+4      	; 0x872 <vfprintf+0xec>
 86e:	20 68       	ori	r18, 0x80	; 128
 870:	02 c0       	rjmp	.+4      	; 0x876 <vfprintf+0xf0>
 872:	88 36       	cpi	r24, 0x68	; 104
 874:	41 f4       	brne	.+16     	; 0x886 <vfprintf+0x100>
 876:	f6 01       	movw	r30, r12
 878:	93 fd       	sbrc	r25, 3
 87a:	85 91       	lpm	r24, Z+
 87c:	93 ff       	sbrs	r25, 3
 87e:	81 91       	ld	r24, Z+
 880:	6f 01       	movw	r12, r30
 882:	81 11       	cpse	r24, r1
 884:	c1 cf       	rjmp	.-126    	; 0x808 <vfprintf+0x82>
 886:	98 2f       	mov	r25, r24
 888:	9f 7d       	andi	r25, 0xDF	; 223
 88a:	95 54       	subi	r25, 0x45	; 69
 88c:	93 30       	cpi	r25, 0x03	; 3
 88e:	28 f4       	brcc	.+10     	; 0x89a <vfprintf+0x114>
 890:	0c 5f       	subi	r16, 0xFC	; 252
 892:	1f 4f       	sbci	r17, 0xFF	; 255
 894:	ff e3       	ldi	r31, 0x3F	; 63
 896:	f9 83       	std	Y+1, r31	; 0x01
 898:	0d c0       	rjmp	.+26     	; 0x8b4 <vfprintf+0x12e>
 89a:	83 36       	cpi	r24, 0x63	; 99
 89c:	31 f0       	breq	.+12     	; 0x8aa <vfprintf+0x124>
 89e:	83 37       	cpi	r24, 0x73	; 115
 8a0:	71 f0       	breq	.+28     	; 0x8be <vfprintf+0x138>
 8a2:	83 35       	cpi	r24, 0x53	; 83
 8a4:	09 f0       	breq	.+2      	; 0x8a8 <vfprintf+0x122>
 8a6:	57 c0       	rjmp	.+174    	; 0x956 <vfprintf+0x1d0>
 8a8:	21 c0       	rjmp	.+66     	; 0x8ec <vfprintf+0x166>
 8aa:	f8 01       	movw	r30, r16
 8ac:	80 81       	ld	r24, Z
 8ae:	89 83       	std	Y+1, r24	; 0x01
 8b0:	0e 5f       	subi	r16, 0xFE	; 254
 8b2:	1f 4f       	sbci	r17, 0xFF	; 255
 8b4:	44 24       	eor	r4, r4
 8b6:	43 94       	inc	r4
 8b8:	51 2c       	mov	r5, r1
 8ba:	54 01       	movw	r10, r8
 8bc:	14 c0       	rjmp	.+40     	; 0x8e6 <vfprintf+0x160>
 8be:	38 01       	movw	r6, r16
 8c0:	f2 e0       	ldi	r31, 0x02	; 2
 8c2:	6f 0e       	add	r6, r31
 8c4:	71 1c       	adc	r7, r1
 8c6:	f8 01       	movw	r30, r16
 8c8:	a0 80       	ld	r10, Z
 8ca:	b1 80       	ldd	r11, Z+1	; 0x01
 8cc:	26 ff       	sbrs	r18, 6
 8ce:	03 c0       	rjmp	.+6      	; 0x8d6 <vfprintf+0x150>
 8d0:	65 2d       	mov	r22, r5
 8d2:	70 e0       	ldi	r23, 0x00	; 0
 8d4:	02 c0       	rjmp	.+4      	; 0x8da <vfprintf+0x154>
 8d6:	6f ef       	ldi	r22, 0xFF	; 255
 8d8:	7f ef       	ldi	r23, 0xFF	; 255
 8da:	c5 01       	movw	r24, r10
 8dc:	2c 87       	std	Y+12, r18	; 0x0c
 8de:	94 d2       	rcall	.+1320   	; 0xe08 <strnlen>
 8e0:	2c 01       	movw	r4, r24
 8e2:	83 01       	movw	r16, r6
 8e4:	2c 85       	ldd	r18, Y+12	; 0x0c
 8e6:	2f 77       	andi	r18, 0x7F	; 127
 8e8:	22 2e       	mov	r2, r18
 8ea:	16 c0       	rjmp	.+44     	; 0x918 <vfprintf+0x192>
 8ec:	38 01       	movw	r6, r16
 8ee:	f2 e0       	ldi	r31, 0x02	; 2
 8f0:	6f 0e       	add	r6, r31
 8f2:	71 1c       	adc	r7, r1
 8f4:	f8 01       	movw	r30, r16
 8f6:	a0 80       	ld	r10, Z
 8f8:	b1 80       	ldd	r11, Z+1	; 0x01
 8fa:	26 ff       	sbrs	r18, 6
 8fc:	03 c0       	rjmp	.+6      	; 0x904 <vfprintf+0x17e>
 8fe:	65 2d       	mov	r22, r5
 900:	70 e0       	ldi	r23, 0x00	; 0
 902:	02 c0       	rjmp	.+4      	; 0x908 <vfprintf+0x182>
 904:	6f ef       	ldi	r22, 0xFF	; 255
 906:	7f ef       	ldi	r23, 0xFF	; 255
 908:	c5 01       	movw	r24, r10
 90a:	2c 87       	std	Y+12, r18	; 0x0c
 90c:	6b d2       	rcall	.+1238   	; 0xde4 <strnlen_P>
 90e:	2c 01       	movw	r4, r24
 910:	2c 85       	ldd	r18, Y+12	; 0x0c
 912:	20 68       	ori	r18, 0x80	; 128
 914:	22 2e       	mov	r2, r18
 916:	83 01       	movw	r16, r6
 918:	23 fc       	sbrc	r2, 3
 91a:	19 c0       	rjmp	.+50     	; 0x94e <vfprintf+0x1c8>
 91c:	83 2d       	mov	r24, r3
 91e:	90 e0       	ldi	r25, 0x00	; 0
 920:	48 16       	cp	r4, r24
 922:	59 06       	cpc	r5, r25
 924:	a0 f4       	brcc	.+40     	; 0x94e <vfprintf+0x1c8>
 926:	b7 01       	movw	r22, r14
 928:	80 e2       	ldi	r24, 0x20	; 32
 92a:	90 e0       	ldi	r25, 0x00	; 0
 92c:	78 d2       	rcall	.+1264   	; 0xe1e <fputc>
 92e:	3a 94       	dec	r3
 930:	f5 cf       	rjmp	.-22     	; 0x91c <vfprintf+0x196>
 932:	f5 01       	movw	r30, r10
 934:	27 fc       	sbrc	r2, 7
 936:	85 91       	lpm	r24, Z+
 938:	27 fe       	sbrs	r2, 7
 93a:	81 91       	ld	r24, Z+
 93c:	5f 01       	movw	r10, r30
 93e:	b7 01       	movw	r22, r14
 940:	90 e0       	ldi	r25, 0x00	; 0
 942:	6d d2       	rcall	.+1242   	; 0xe1e <fputc>
 944:	31 10       	cpse	r3, r1
 946:	3a 94       	dec	r3
 948:	f1 e0       	ldi	r31, 0x01	; 1
 94a:	4f 1a       	sub	r4, r31
 94c:	51 08       	sbc	r5, r1
 94e:	41 14       	cp	r4, r1
 950:	51 04       	cpc	r5, r1
 952:	79 f7       	brne	.-34     	; 0x932 <vfprintf+0x1ac>
 954:	de c0       	rjmp	.+444    	; 0xb12 <vfprintf+0x38c>
 956:	84 36       	cpi	r24, 0x64	; 100
 958:	11 f0       	breq	.+4      	; 0x95e <vfprintf+0x1d8>
 95a:	89 36       	cpi	r24, 0x69	; 105
 95c:	31 f5       	brne	.+76     	; 0x9aa <vfprintf+0x224>
 95e:	f8 01       	movw	r30, r16
 960:	27 ff       	sbrs	r18, 7
 962:	07 c0       	rjmp	.+14     	; 0x972 <vfprintf+0x1ec>
 964:	60 81       	ld	r22, Z
 966:	71 81       	ldd	r23, Z+1	; 0x01
 968:	82 81       	ldd	r24, Z+2	; 0x02
 96a:	93 81       	ldd	r25, Z+3	; 0x03
 96c:	0c 5f       	subi	r16, 0xFC	; 252
 96e:	1f 4f       	sbci	r17, 0xFF	; 255
 970:	08 c0       	rjmp	.+16     	; 0x982 <vfprintf+0x1fc>
 972:	60 81       	ld	r22, Z
 974:	71 81       	ldd	r23, Z+1	; 0x01
 976:	88 27       	eor	r24, r24
 978:	77 fd       	sbrc	r23, 7
 97a:	80 95       	com	r24
 97c:	98 2f       	mov	r25, r24
 97e:	0e 5f       	subi	r16, 0xFE	; 254
 980:	1f 4f       	sbci	r17, 0xFF	; 255
 982:	2f 76       	andi	r18, 0x6F	; 111
 984:	b2 2e       	mov	r11, r18
 986:	97 ff       	sbrs	r25, 7
 988:	09 c0       	rjmp	.+18     	; 0x99c <vfprintf+0x216>
 98a:	90 95       	com	r25
 98c:	80 95       	com	r24
 98e:	70 95       	com	r23
 990:	61 95       	neg	r22
 992:	7f 4f       	sbci	r23, 0xFF	; 255
 994:	8f 4f       	sbci	r24, 0xFF	; 255
 996:	9f 4f       	sbci	r25, 0xFF	; 255
 998:	20 68       	ori	r18, 0x80	; 128
 99a:	b2 2e       	mov	r11, r18
 99c:	2a e0       	ldi	r18, 0x0A	; 10
 99e:	30 e0       	ldi	r19, 0x00	; 0
 9a0:	a4 01       	movw	r20, r8
 9a2:	6f d2       	rcall	.+1246   	; 0xe82 <__ultoa_invert>
 9a4:	a8 2e       	mov	r10, r24
 9a6:	a8 18       	sub	r10, r8
 9a8:	43 c0       	rjmp	.+134    	; 0xa30 <vfprintf+0x2aa>
 9aa:	85 37       	cpi	r24, 0x75	; 117
 9ac:	29 f4       	brne	.+10     	; 0x9b8 <vfprintf+0x232>
 9ae:	2f 7e       	andi	r18, 0xEF	; 239
 9b0:	b2 2e       	mov	r11, r18
 9b2:	2a e0       	ldi	r18, 0x0A	; 10
 9b4:	30 e0       	ldi	r19, 0x00	; 0
 9b6:	25 c0       	rjmp	.+74     	; 0xa02 <vfprintf+0x27c>
 9b8:	f2 2f       	mov	r31, r18
 9ba:	f9 7f       	andi	r31, 0xF9	; 249
 9bc:	bf 2e       	mov	r11, r31
 9be:	8f 36       	cpi	r24, 0x6F	; 111
 9c0:	c1 f0       	breq	.+48     	; 0x9f2 <vfprintf+0x26c>
 9c2:	18 f4       	brcc	.+6      	; 0x9ca <vfprintf+0x244>
 9c4:	88 35       	cpi	r24, 0x58	; 88
 9c6:	79 f0       	breq	.+30     	; 0x9e6 <vfprintf+0x260>
 9c8:	ad c0       	rjmp	.+346    	; 0xb24 <vfprintf+0x39e>
 9ca:	80 37       	cpi	r24, 0x70	; 112
 9cc:	19 f0       	breq	.+6      	; 0x9d4 <vfprintf+0x24e>
 9ce:	88 37       	cpi	r24, 0x78	; 120
 9d0:	21 f0       	breq	.+8      	; 0x9da <vfprintf+0x254>
 9d2:	a8 c0       	rjmp	.+336    	; 0xb24 <vfprintf+0x39e>
 9d4:	2f 2f       	mov	r18, r31
 9d6:	20 61       	ori	r18, 0x10	; 16
 9d8:	b2 2e       	mov	r11, r18
 9da:	b4 fe       	sbrs	r11, 4
 9dc:	0d c0       	rjmp	.+26     	; 0x9f8 <vfprintf+0x272>
 9de:	8b 2d       	mov	r24, r11
 9e0:	84 60       	ori	r24, 0x04	; 4
 9e2:	b8 2e       	mov	r11, r24
 9e4:	09 c0       	rjmp	.+18     	; 0x9f8 <vfprintf+0x272>
 9e6:	24 ff       	sbrs	r18, 4
 9e8:	0a c0       	rjmp	.+20     	; 0x9fe <vfprintf+0x278>
 9ea:	9f 2f       	mov	r25, r31
 9ec:	96 60       	ori	r25, 0x06	; 6
 9ee:	b9 2e       	mov	r11, r25
 9f0:	06 c0       	rjmp	.+12     	; 0x9fe <vfprintf+0x278>
 9f2:	28 e0       	ldi	r18, 0x08	; 8
 9f4:	30 e0       	ldi	r19, 0x00	; 0
 9f6:	05 c0       	rjmp	.+10     	; 0xa02 <vfprintf+0x27c>
 9f8:	20 e1       	ldi	r18, 0x10	; 16
 9fa:	30 e0       	ldi	r19, 0x00	; 0
 9fc:	02 c0       	rjmp	.+4      	; 0xa02 <vfprintf+0x27c>
 9fe:	20 e1       	ldi	r18, 0x10	; 16
 a00:	32 e0       	ldi	r19, 0x02	; 2
 a02:	f8 01       	movw	r30, r16
 a04:	b7 fe       	sbrs	r11, 7
 a06:	07 c0       	rjmp	.+14     	; 0xa16 <vfprintf+0x290>
 a08:	60 81       	ld	r22, Z
 a0a:	71 81       	ldd	r23, Z+1	; 0x01
 a0c:	82 81       	ldd	r24, Z+2	; 0x02
 a0e:	93 81       	ldd	r25, Z+3	; 0x03
 a10:	0c 5f       	subi	r16, 0xFC	; 252
 a12:	1f 4f       	sbci	r17, 0xFF	; 255
 a14:	06 c0       	rjmp	.+12     	; 0xa22 <vfprintf+0x29c>
 a16:	60 81       	ld	r22, Z
 a18:	71 81       	ldd	r23, Z+1	; 0x01
 a1a:	80 e0       	ldi	r24, 0x00	; 0
 a1c:	90 e0       	ldi	r25, 0x00	; 0
 a1e:	0e 5f       	subi	r16, 0xFE	; 254
 a20:	1f 4f       	sbci	r17, 0xFF	; 255
 a22:	a4 01       	movw	r20, r8
 a24:	2e d2       	rcall	.+1116   	; 0xe82 <__ultoa_invert>
 a26:	a8 2e       	mov	r10, r24
 a28:	a8 18       	sub	r10, r8
 a2a:	fb 2d       	mov	r31, r11
 a2c:	ff 77       	andi	r31, 0x7F	; 127
 a2e:	bf 2e       	mov	r11, r31
 a30:	b6 fe       	sbrs	r11, 6
 a32:	0b c0       	rjmp	.+22     	; 0xa4a <vfprintf+0x2c4>
 a34:	2b 2d       	mov	r18, r11
 a36:	2e 7f       	andi	r18, 0xFE	; 254
 a38:	a5 14       	cp	r10, r5
 a3a:	50 f4       	brcc	.+20     	; 0xa50 <vfprintf+0x2ca>
 a3c:	b4 fe       	sbrs	r11, 4
 a3e:	0a c0       	rjmp	.+20     	; 0xa54 <vfprintf+0x2ce>
 a40:	b2 fc       	sbrc	r11, 2
 a42:	08 c0       	rjmp	.+16     	; 0xa54 <vfprintf+0x2ce>
 a44:	2b 2d       	mov	r18, r11
 a46:	2e 7e       	andi	r18, 0xEE	; 238
 a48:	05 c0       	rjmp	.+10     	; 0xa54 <vfprintf+0x2ce>
 a4a:	7a 2c       	mov	r7, r10
 a4c:	2b 2d       	mov	r18, r11
 a4e:	03 c0       	rjmp	.+6      	; 0xa56 <vfprintf+0x2d0>
 a50:	7a 2c       	mov	r7, r10
 a52:	01 c0       	rjmp	.+2      	; 0xa56 <vfprintf+0x2d0>
 a54:	75 2c       	mov	r7, r5
 a56:	24 ff       	sbrs	r18, 4
 a58:	0d c0       	rjmp	.+26     	; 0xa74 <vfprintf+0x2ee>
 a5a:	fe 01       	movw	r30, r28
 a5c:	ea 0d       	add	r30, r10
 a5e:	f1 1d       	adc	r31, r1
 a60:	80 81       	ld	r24, Z
 a62:	80 33       	cpi	r24, 0x30	; 48
 a64:	11 f4       	brne	.+4      	; 0xa6a <vfprintf+0x2e4>
 a66:	29 7e       	andi	r18, 0xE9	; 233
 a68:	09 c0       	rjmp	.+18     	; 0xa7c <vfprintf+0x2f6>
 a6a:	22 ff       	sbrs	r18, 2
 a6c:	06 c0       	rjmp	.+12     	; 0xa7a <vfprintf+0x2f4>
 a6e:	73 94       	inc	r7
 a70:	73 94       	inc	r7
 a72:	04 c0       	rjmp	.+8      	; 0xa7c <vfprintf+0x2f6>
 a74:	82 2f       	mov	r24, r18
 a76:	86 78       	andi	r24, 0x86	; 134
 a78:	09 f0       	breq	.+2      	; 0xa7c <vfprintf+0x2f6>
 a7a:	73 94       	inc	r7
 a7c:	23 fd       	sbrc	r18, 3
 a7e:	12 c0       	rjmp	.+36     	; 0xaa4 <vfprintf+0x31e>
 a80:	20 ff       	sbrs	r18, 0
 a82:	06 c0       	rjmp	.+12     	; 0xa90 <vfprintf+0x30a>
 a84:	5a 2c       	mov	r5, r10
 a86:	73 14       	cp	r7, r3
 a88:	18 f4       	brcc	.+6      	; 0xa90 <vfprintf+0x30a>
 a8a:	53 0c       	add	r5, r3
 a8c:	57 18       	sub	r5, r7
 a8e:	73 2c       	mov	r7, r3
 a90:	73 14       	cp	r7, r3
 a92:	60 f4       	brcc	.+24     	; 0xaac <vfprintf+0x326>
 a94:	b7 01       	movw	r22, r14
 a96:	80 e2       	ldi	r24, 0x20	; 32
 a98:	90 e0       	ldi	r25, 0x00	; 0
 a9a:	2c 87       	std	Y+12, r18	; 0x0c
 a9c:	c0 d1       	rcall	.+896    	; 0xe1e <fputc>
 a9e:	73 94       	inc	r7
 aa0:	2c 85       	ldd	r18, Y+12	; 0x0c
 aa2:	f6 cf       	rjmp	.-20     	; 0xa90 <vfprintf+0x30a>
 aa4:	73 14       	cp	r7, r3
 aa6:	10 f4       	brcc	.+4      	; 0xaac <vfprintf+0x326>
 aa8:	37 18       	sub	r3, r7
 aaa:	01 c0       	rjmp	.+2      	; 0xaae <vfprintf+0x328>
 aac:	31 2c       	mov	r3, r1
 aae:	24 ff       	sbrs	r18, 4
 ab0:	11 c0       	rjmp	.+34     	; 0xad4 <vfprintf+0x34e>
 ab2:	b7 01       	movw	r22, r14
 ab4:	80 e3       	ldi	r24, 0x30	; 48
 ab6:	90 e0       	ldi	r25, 0x00	; 0
 ab8:	2c 87       	std	Y+12, r18	; 0x0c
 aba:	b1 d1       	rcall	.+866    	; 0xe1e <fputc>
 abc:	2c 85       	ldd	r18, Y+12	; 0x0c
 abe:	22 ff       	sbrs	r18, 2
 ac0:	16 c0       	rjmp	.+44     	; 0xaee <vfprintf+0x368>
 ac2:	21 ff       	sbrs	r18, 1
 ac4:	03 c0       	rjmp	.+6      	; 0xacc <vfprintf+0x346>
 ac6:	88 e5       	ldi	r24, 0x58	; 88
 ac8:	90 e0       	ldi	r25, 0x00	; 0
 aca:	02 c0       	rjmp	.+4      	; 0xad0 <vfprintf+0x34a>
 acc:	88 e7       	ldi	r24, 0x78	; 120
 ace:	90 e0       	ldi	r25, 0x00	; 0
 ad0:	b7 01       	movw	r22, r14
 ad2:	0c c0       	rjmp	.+24     	; 0xaec <vfprintf+0x366>
 ad4:	82 2f       	mov	r24, r18
 ad6:	86 78       	andi	r24, 0x86	; 134
 ad8:	51 f0       	breq	.+20     	; 0xaee <vfprintf+0x368>
 ada:	21 fd       	sbrc	r18, 1
 adc:	02 c0       	rjmp	.+4      	; 0xae2 <vfprintf+0x35c>
 ade:	80 e2       	ldi	r24, 0x20	; 32
 ae0:	01 c0       	rjmp	.+2      	; 0xae4 <vfprintf+0x35e>
 ae2:	8b e2       	ldi	r24, 0x2B	; 43
 ae4:	27 fd       	sbrc	r18, 7
 ae6:	8d e2       	ldi	r24, 0x2D	; 45
 ae8:	b7 01       	movw	r22, r14
 aea:	90 e0       	ldi	r25, 0x00	; 0
 aec:	98 d1       	rcall	.+816    	; 0xe1e <fputc>
 aee:	a5 14       	cp	r10, r5
 af0:	30 f4       	brcc	.+12     	; 0xafe <vfprintf+0x378>
 af2:	b7 01       	movw	r22, r14
 af4:	80 e3       	ldi	r24, 0x30	; 48
 af6:	90 e0       	ldi	r25, 0x00	; 0
 af8:	92 d1       	rcall	.+804    	; 0xe1e <fputc>
 afa:	5a 94       	dec	r5
 afc:	f8 cf       	rjmp	.-16     	; 0xaee <vfprintf+0x368>
 afe:	aa 94       	dec	r10
 b00:	f4 01       	movw	r30, r8
 b02:	ea 0d       	add	r30, r10
 b04:	f1 1d       	adc	r31, r1
 b06:	80 81       	ld	r24, Z
 b08:	b7 01       	movw	r22, r14
 b0a:	90 e0       	ldi	r25, 0x00	; 0
 b0c:	88 d1       	rcall	.+784    	; 0xe1e <fputc>
 b0e:	a1 10       	cpse	r10, r1
 b10:	f6 cf       	rjmp	.-20     	; 0xafe <vfprintf+0x378>
 b12:	33 20       	and	r3, r3
 b14:	09 f4       	brne	.+2      	; 0xb18 <vfprintf+0x392>
 b16:	5d ce       	rjmp	.-838    	; 0x7d2 <vfprintf+0x4c>
 b18:	b7 01       	movw	r22, r14
 b1a:	80 e2       	ldi	r24, 0x20	; 32
 b1c:	90 e0       	ldi	r25, 0x00	; 0
 b1e:	7f d1       	rcall	.+766    	; 0xe1e <fputc>
 b20:	3a 94       	dec	r3
 b22:	f7 cf       	rjmp	.-18     	; 0xb12 <vfprintf+0x38c>
 b24:	f7 01       	movw	r30, r14
 b26:	86 81       	ldd	r24, Z+6	; 0x06
 b28:	97 81       	ldd	r25, Z+7	; 0x07
 b2a:	02 c0       	rjmp	.+4      	; 0xb30 <vfprintf+0x3aa>
 b2c:	8f ef       	ldi	r24, 0xFF	; 255
 b2e:	9f ef       	ldi	r25, 0xFF	; 255
 b30:	2c 96       	adiw	r28, 0x0c	; 12
 b32:	0f b6       	in	r0, 0x3f	; 63
 b34:	f8 94       	cli
 b36:	de bf       	out	0x3e, r29	; 62
 b38:	0f be       	out	0x3f, r0	; 63
 b3a:	cd bf       	out	0x3d, r28	; 61
 b3c:	df 91       	pop	r29
 b3e:	cf 91       	pop	r28
 b40:	1f 91       	pop	r17
 b42:	0f 91       	pop	r16
 b44:	ff 90       	pop	r15
 b46:	ef 90       	pop	r14
 b48:	df 90       	pop	r13
 b4a:	cf 90       	pop	r12
 b4c:	bf 90       	pop	r11
 b4e:	af 90       	pop	r10
 b50:	9f 90       	pop	r9
 b52:	8f 90       	pop	r8
 b54:	7f 90       	pop	r7
 b56:	6f 90       	pop	r6
 b58:	5f 90       	pop	r5
 b5a:	4f 90       	pop	r4
 b5c:	3f 90       	pop	r3
 b5e:	2f 90       	pop	r2
 b60:	08 95       	ret

00000b62 <calloc>:
 b62:	0f 93       	push	r16
 b64:	1f 93       	push	r17
 b66:	cf 93       	push	r28
 b68:	df 93       	push	r29
 b6a:	86 9f       	mul	r24, r22
 b6c:	80 01       	movw	r16, r0
 b6e:	87 9f       	mul	r24, r23
 b70:	10 0d       	add	r17, r0
 b72:	96 9f       	mul	r25, r22
 b74:	10 0d       	add	r17, r0
 b76:	11 24       	eor	r1, r1
 b78:	c8 01       	movw	r24, r16
 b7a:	0d d0       	rcall	.+26     	; 0xb96 <malloc>
 b7c:	ec 01       	movw	r28, r24
 b7e:	00 97       	sbiw	r24, 0x00	; 0
 b80:	21 f0       	breq	.+8      	; 0xb8a <calloc+0x28>
 b82:	a8 01       	movw	r20, r16
 b84:	60 e0       	ldi	r22, 0x00	; 0
 b86:	70 e0       	ldi	r23, 0x00	; 0
 b88:	38 d1       	rcall	.+624    	; 0xdfa <memset>
 b8a:	ce 01       	movw	r24, r28
 b8c:	df 91       	pop	r29
 b8e:	cf 91       	pop	r28
 b90:	1f 91       	pop	r17
 b92:	0f 91       	pop	r16
 b94:	08 95       	ret

00000b96 <malloc>:
 b96:	cf 93       	push	r28
 b98:	df 93       	push	r29
 b9a:	82 30       	cpi	r24, 0x02	; 2
 b9c:	91 05       	cpc	r25, r1
 b9e:	10 f4       	brcc	.+4      	; 0xba4 <malloc+0xe>
 ba0:	82 e0       	ldi	r24, 0x02	; 2
 ba2:	90 e0       	ldi	r25, 0x00	; 0
 ba4:	e0 91 71 02 	lds	r30, 0x0271
 ba8:	f0 91 72 02 	lds	r31, 0x0272
 bac:	20 e0       	ldi	r18, 0x00	; 0
 bae:	30 e0       	ldi	r19, 0x00	; 0
 bb0:	a0 e0       	ldi	r26, 0x00	; 0
 bb2:	b0 e0       	ldi	r27, 0x00	; 0
 bb4:	30 97       	sbiw	r30, 0x00	; 0
 bb6:	39 f1       	breq	.+78     	; 0xc06 <malloc+0x70>
 bb8:	40 81       	ld	r20, Z
 bba:	51 81       	ldd	r21, Z+1	; 0x01
 bbc:	48 17       	cp	r20, r24
 bbe:	59 07       	cpc	r21, r25
 bc0:	b8 f0       	brcs	.+46     	; 0xbf0 <malloc+0x5a>
 bc2:	48 17       	cp	r20, r24
 bc4:	59 07       	cpc	r21, r25
 bc6:	71 f4       	brne	.+28     	; 0xbe4 <malloc+0x4e>
 bc8:	82 81       	ldd	r24, Z+2	; 0x02
 bca:	93 81       	ldd	r25, Z+3	; 0x03
 bcc:	10 97       	sbiw	r26, 0x00	; 0
 bce:	29 f0       	breq	.+10     	; 0xbda <malloc+0x44>
 bd0:	13 96       	adiw	r26, 0x03	; 3
 bd2:	9c 93       	st	X, r25
 bd4:	8e 93       	st	-X, r24
 bd6:	12 97       	sbiw	r26, 0x02	; 2
 bd8:	2c c0       	rjmp	.+88     	; 0xc32 <malloc+0x9c>
 bda:	90 93 72 02 	sts	0x0272, r25
 bde:	80 93 71 02 	sts	0x0271, r24
 be2:	27 c0       	rjmp	.+78     	; 0xc32 <malloc+0x9c>
 be4:	21 15       	cp	r18, r1
 be6:	31 05       	cpc	r19, r1
 be8:	31 f0       	breq	.+12     	; 0xbf6 <malloc+0x60>
 bea:	42 17       	cp	r20, r18
 bec:	53 07       	cpc	r21, r19
 bee:	18 f0       	brcs	.+6      	; 0xbf6 <malloc+0x60>
 bf0:	a9 01       	movw	r20, r18
 bf2:	db 01       	movw	r26, r22
 bf4:	01 c0       	rjmp	.+2      	; 0xbf8 <malloc+0x62>
 bf6:	ef 01       	movw	r28, r30
 bf8:	9a 01       	movw	r18, r20
 bfa:	bd 01       	movw	r22, r26
 bfc:	df 01       	movw	r26, r30
 bfe:	02 80       	ldd	r0, Z+2	; 0x02
 c00:	f3 81       	ldd	r31, Z+3	; 0x03
 c02:	e0 2d       	mov	r30, r0
 c04:	d7 cf       	rjmp	.-82     	; 0xbb4 <malloc+0x1e>
 c06:	21 15       	cp	r18, r1
 c08:	31 05       	cpc	r19, r1
 c0a:	f9 f0       	breq	.+62     	; 0xc4a <malloc+0xb4>
 c0c:	28 1b       	sub	r18, r24
 c0e:	39 0b       	sbc	r19, r25
 c10:	24 30       	cpi	r18, 0x04	; 4
 c12:	31 05       	cpc	r19, r1
 c14:	80 f4       	brcc	.+32     	; 0xc36 <malloc+0xa0>
 c16:	8a 81       	ldd	r24, Y+2	; 0x02
 c18:	9b 81       	ldd	r25, Y+3	; 0x03
 c1a:	61 15       	cp	r22, r1
 c1c:	71 05       	cpc	r23, r1
 c1e:	21 f0       	breq	.+8      	; 0xc28 <malloc+0x92>
 c20:	fb 01       	movw	r30, r22
 c22:	93 83       	std	Z+3, r25	; 0x03
 c24:	82 83       	std	Z+2, r24	; 0x02
 c26:	04 c0       	rjmp	.+8      	; 0xc30 <malloc+0x9a>
 c28:	90 93 72 02 	sts	0x0272, r25
 c2c:	80 93 71 02 	sts	0x0271, r24
 c30:	fe 01       	movw	r30, r28
 c32:	32 96       	adiw	r30, 0x02	; 2
 c34:	44 c0       	rjmp	.+136    	; 0xcbe <malloc+0x128>
 c36:	fe 01       	movw	r30, r28
 c38:	e2 0f       	add	r30, r18
 c3a:	f3 1f       	adc	r31, r19
 c3c:	81 93       	st	Z+, r24
 c3e:	91 93       	st	Z+, r25
 c40:	22 50       	subi	r18, 0x02	; 2
 c42:	31 09       	sbc	r19, r1
 c44:	39 83       	std	Y+1, r19	; 0x01
 c46:	28 83       	st	Y, r18
 c48:	3a c0       	rjmp	.+116    	; 0xcbe <malloc+0x128>
 c4a:	20 91 6f 02 	lds	r18, 0x026F
 c4e:	30 91 70 02 	lds	r19, 0x0270
 c52:	23 2b       	or	r18, r19
 c54:	41 f4       	brne	.+16     	; 0xc66 <malloc+0xd0>
 c56:	20 91 02 02 	lds	r18, 0x0202
 c5a:	30 91 03 02 	lds	r19, 0x0203
 c5e:	30 93 70 02 	sts	0x0270, r19
 c62:	20 93 6f 02 	sts	0x026F, r18
 c66:	20 91 00 02 	lds	r18, 0x0200
 c6a:	30 91 01 02 	lds	r19, 0x0201
 c6e:	21 15       	cp	r18, r1
 c70:	31 05       	cpc	r19, r1
 c72:	41 f4       	brne	.+16     	; 0xc84 <malloc+0xee>
 c74:	2d b7       	in	r18, 0x3d	; 61
 c76:	3e b7       	in	r19, 0x3e	; 62
 c78:	40 91 04 02 	lds	r20, 0x0204
 c7c:	50 91 05 02 	lds	r21, 0x0205
 c80:	24 1b       	sub	r18, r20
 c82:	35 0b       	sbc	r19, r21
 c84:	e0 91 6f 02 	lds	r30, 0x026F
 c88:	f0 91 70 02 	lds	r31, 0x0270
 c8c:	e2 17       	cp	r30, r18
 c8e:	f3 07       	cpc	r31, r19
 c90:	a0 f4       	brcc	.+40     	; 0xcba <malloc+0x124>
 c92:	2e 1b       	sub	r18, r30
 c94:	3f 0b       	sbc	r19, r31
 c96:	28 17       	cp	r18, r24
 c98:	39 07       	cpc	r19, r25
 c9a:	78 f0       	brcs	.+30     	; 0xcba <malloc+0x124>
 c9c:	ac 01       	movw	r20, r24
 c9e:	4e 5f       	subi	r20, 0xFE	; 254
 ca0:	5f 4f       	sbci	r21, 0xFF	; 255
 ca2:	24 17       	cp	r18, r20
 ca4:	35 07       	cpc	r19, r21
 ca6:	48 f0       	brcs	.+18     	; 0xcba <malloc+0x124>
 ca8:	4e 0f       	add	r20, r30
 caa:	5f 1f       	adc	r21, r31
 cac:	50 93 70 02 	sts	0x0270, r21
 cb0:	40 93 6f 02 	sts	0x026F, r20
 cb4:	81 93       	st	Z+, r24
 cb6:	91 93       	st	Z+, r25
 cb8:	02 c0       	rjmp	.+4      	; 0xcbe <malloc+0x128>
 cba:	e0 e0       	ldi	r30, 0x00	; 0
 cbc:	f0 e0       	ldi	r31, 0x00	; 0
 cbe:	cf 01       	movw	r24, r30
 cc0:	df 91       	pop	r29
 cc2:	cf 91       	pop	r28
 cc4:	08 95       	ret

00000cc6 <free>:
 cc6:	cf 93       	push	r28
 cc8:	df 93       	push	r29
 cca:	00 97       	sbiw	r24, 0x00	; 0
 ccc:	09 f4       	brne	.+2      	; 0xcd0 <free+0xa>
 cce:	87 c0       	rjmp	.+270    	; 0xdde <free+0x118>
 cd0:	fc 01       	movw	r30, r24
 cd2:	32 97       	sbiw	r30, 0x02	; 2
 cd4:	13 82       	std	Z+3, r1	; 0x03
 cd6:	12 82       	std	Z+2, r1	; 0x02
 cd8:	c0 91 71 02 	lds	r28, 0x0271
 cdc:	d0 91 72 02 	lds	r29, 0x0272
 ce0:	20 97       	sbiw	r28, 0x00	; 0
 ce2:	81 f4       	brne	.+32     	; 0xd04 <free+0x3e>
 ce4:	20 81       	ld	r18, Z
 ce6:	31 81       	ldd	r19, Z+1	; 0x01
 ce8:	28 0f       	add	r18, r24
 cea:	39 1f       	adc	r19, r25
 cec:	80 91 6f 02 	lds	r24, 0x026F
 cf0:	90 91 70 02 	lds	r25, 0x0270
 cf4:	82 17       	cp	r24, r18
 cf6:	93 07       	cpc	r25, r19
 cf8:	79 f5       	brne	.+94     	; 0xd58 <free+0x92>
 cfa:	f0 93 70 02 	sts	0x0270, r31
 cfe:	e0 93 6f 02 	sts	0x026F, r30
 d02:	6d c0       	rjmp	.+218    	; 0xdde <free+0x118>
 d04:	de 01       	movw	r26, r28
 d06:	20 e0       	ldi	r18, 0x00	; 0
 d08:	30 e0       	ldi	r19, 0x00	; 0
 d0a:	ae 17       	cp	r26, r30
 d0c:	bf 07       	cpc	r27, r31
 d0e:	50 f4       	brcc	.+20     	; 0xd24 <free+0x5e>
 d10:	12 96       	adiw	r26, 0x02	; 2
 d12:	4d 91       	ld	r20, X+
 d14:	5c 91       	ld	r21, X
 d16:	13 97       	sbiw	r26, 0x03	; 3
 d18:	9d 01       	movw	r18, r26
 d1a:	41 15       	cp	r20, r1
 d1c:	51 05       	cpc	r21, r1
 d1e:	09 f1       	breq	.+66     	; 0xd62 <free+0x9c>
 d20:	da 01       	movw	r26, r20
 d22:	f3 cf       	rjmp	.-26     	; 0xd0a <free+0x44>
 d24:	b3 83       	std	Z+3, r27	; 0x03
 d26:	a2 83       	std	Z+2, r26	; 0x02
 d28:	40 81       	ld	r20, Z
 d2a:	51 81       	ldd	r21, Z+1	; 0x01
 d2c:	84 0f       	add	r24, r20
 d2e:	95 1f       	adc	r25, r21
 d30:	8a 17       	cp	r24, r26
 d32:	9b 07       	cpc	r25, r27
 d34:	71 f4       	brne	.+28     	; 0xd52 <free+0x8c>
 d36:	8d 91       	ld	r24, X+
 d38:	9c 91       	ld	r25, X
 d3a:	11 97       	sbiw	r26, 0x01	; 1
 d3c:	84 0f       	add	r24, r20
 d3e:	95 1f       	adc	r25, r21
 d40:	02 96       	adiw	r24, 0x02	; 2
 d42:	91 83       	std	Z+1, r25	; 0x01
 d44:	80 83       	st	Z, r24
 d46:	12 96       	adiw	r26, 0x02	; 2
 d48:	8d 91       	ld	r24, X+
 d4a:	9c 91       	ld	r25, X
 d4c:	13 97       	sbiw	r26, 0x03	; 3
 d4e:	93 83       	std	Z+3, r25	; 0x03
 d50:	82 83       	std	Z+2, r24	; 0x02
 d52:	21 15       	cp	r18, r1
 d54:	31 05       	cpc	r19, r1
 d56:	29 f4       	brne	.+10     	; 0xd62 <free+0x9c>
 d58:	f0 93 72 02 	sts	0x0272, r31
 d5c:	e0 93 71 02 	sts	0x0271, r30
 d60:	3e c0       	rjmp	.+124    	; 0xdde <free+0x118>
 d62:	d9 01       	movw	r26, r18
 d64:	13 96       	adiw	r26, 0x03	; 3
 d66:	fc 93       	st	X, r31
 d68:	ee 93       	st	-X, r30
 d6a:	12 97       	sbiw	r26, 0x02	; 2
 d6c:	4d 91       	ld	r20, X+
 d6e:	5d 91       	ld	r21, X+
 d70:	a4 0f       	add	r26, r20
 d72:	b5 1f       	adc	r27, r21
 d74:	ea 17       	cp	r30, r26
 d76:	fb 07       	cpc	r31, r27
 d78:	79 f4       	brne	.+30     	; 0xd98 <free+0xd2>
 d7a:	80 81       	ld	r24, Z
 d7c:	91 81       	ldd	r25, Z+1	; 0x01
 d7e:	84 0f       	add	r24, r20
 d80:	95 1f       	adc	r25, r21
 d82:	02 96       	adiw	r24, 0x02	; 2
 d84:	d9 01       	movw	r26, r18
 d86:	11 96       	adiw	r26, 0x01	; 1
 d88:	9c 93       	st	X, r25
 d8a:	8e 93       	st	-X, r24
 d8c:	82 81       	ldd	r24, Z+2	; 0x02
 d8e:	93 81       	ldd	r25, Z+3	; 0x03
 d90:	13 96       	adiw	r26, 0x03	; 3
 d92:	9c 93       	st	X, r25
 d94:	8e 93       	st	-X, r24
 d96:	12 97       	sbiw	r26, 0x02	; 2
 d98:	e0 e0       	ldi	r30, 0x00	; 0
 d9a:	f0 e0       	ldi	r31, 0x00	; 0
 d9c:	8a 81       	ldd	r24, Y+2	; 0x02
 d9e:	9b 81       	ldd	r25, Y+3	; 0x03
 da0:	00 97       	sbiw	r24, 0x00	; 0
 da2:	19 f0       	breq	.+6      	; 0xdaa <free+0xe4>
 da4:	fe 01       	movw	r30, r28
 da6:	ec 01       	movw	r28, r24
 da8:	f9 cf       	rjmp	.-14     	; 0xd9c <free+0xd6>
 daa:	ce 01       	movw	r24, r28
 dac:	02 96       	adiw	r24, 0x02	; 2
 dae:	28 81       	ld	r18, Y
 db0:	39 81       	ldd	r19, Y+1	; 0x01
 db2:	82 0f       	add	r24, r18
 db4:	93 1f       	adc	r25, r19
 db6:	20 91 6f 02 	lds	r18, 0x026F
 dba:	30 91 70 02 	lds	r19, 0x0270
 dbe:	28 17       	cp	r18, r24
 dc0:	39 07       	cpc	r19, r25
 dc2:	69 f4       	brne	.+26     	; 0xdde <free+0x118>
 dc4:	30 97       	sbiw	r30, 0x00	; 0
 dc6:	29 f4       	brne	.+10     	; 0xdd2 <free+0x10c>
 dc8:	10 92 72 02 	sts	0x0272, r1
 dcc:	10 92 71 02 	sts	0x0271, r1
 dd0:	02 c0       	rjmp	.+4      	; 0xdd6 <free+0x110>
 dd2:	13 82       	std	Z+3, r1	; 0x03
 dd4:	12 82       	std	Z+2, r1	; 0x02
 dd6:	d0 93 70 02 	sts	0x0270, r29
 dda:	c0 93 6f 02 	sts	0x026F, r28
 dde:	df 91       	pop	r29
 de0:	cf 91       	pop	r28
 de2:	08 95       	ret

00000de4 <strnlen_P>:
 de4:	fc 01       	movw	r30, r24
 de6:	05 90       	lpm	r0, Z+
 de8:	61 50       	subi	r22, 0x01	; 1
 dea:	70 40       	sbci	r23, 0x00	; 0
 dec:	01 10       	cpse	r0, r1
 dee:	d8 f7       	brcc	.-10     	; 0xde6 <strnlen_P+0x2>
 df0:	80 95       	com	r24
 df2:	90 95       	com	r25
 df4:	8e 0f       	add	r24, r30
 df6:	9f 1f       	adc	r25, r31
 df8:	08 95       	ret

00000dfa <memset>:
 dfa:	dc 01       	movw	r26, r24
 dfc:	01 c0       	rjmp	.+2      	; 0xe00 <memset+0x6>
 dfe:	6d 93       	st	X+, r22
 e00:	41 50       	subi	r20, 0x01	; 1
 e02:	50 40       	sbci	r21, 0x00	; 0
 e04:	e0 f7       	brcc	.-8      	; 0xdfe <memset+0x4>
 e06:	08 95       	ret

00000e08 <strnlen>:
 e08:	fc 01       	movw	r30, r24
 e0a:	61 50       	subi	r22, 0x01	; 1
 e0c:	70 40       	sbci	r23, 0x00	; 0
 e0e:	01 90       	ld	r0, Z+
 e10:	01 10       	cpse	r0, r1
 e12:	d8 f7       	brcc	.-10     	; 0xe0a <strnlen+0x2>
 e14:	80 95       	com	r24
 e16:	90 95       	com	r25
 e18:	8e 0f       	add	r24, r30
 e1a:	9f 1f       	adc	r25, r31
 e1c:	08 95       	ret

00000e1e <fputc>:
 e1e:	0f 93       	push	r16
 e20:	1f 93       	push	r17
 e22:	cf 93       	push	r28
 e24:	df 93       	push	r29
 e26:	18 2f       	mov	r17, r24
 e28:	09 2f       	mov	r16, r25
 e2a:	eb 01       	movw	r28, r22
 e2c:	8b 81       	ldd	r24, Y+3	; 0x03
 e2e:	81 fd       	sbrc	r24, 1
 e30:	03 c0       	rjmp	.+6      	; 0xe38 <fputc+0x1a>
 e32:	8f ef       	ldi	r24, 0xFF	; 255
 e34:	9f ef       	ldi	r25, 0xFF	; 255
 e36:	20 c0       	rjmp	.+64     	; 0xe78 <fputc+0x5a>
 e38:	82 ff       	sbrs	r24, 2
 e3a:	10 c0       	rjmp	.+32     	; 0xe5c <fputc+0x3e>
 e3c:	4e 81       	ldd	r20, Y+6	; 0x06
 e3e:	5f 81       	ldd	r21, Y+7	; 0x07
 e40:	2c 81       	ldd	r18, Y+4	; 0x04
 e42:	3d 81       	ldd	r19, Y+5	; 0x05
 e44:	42 17       	cp	r20, r18
 e46:	53 07       	cpc	r21, r19
 e48:	7c f4       	brge	.+30     	; 0xe68 <fputc+0x4a>
 e4a:	e8 81       	ld	r30, Y
 e4c:	f9 81       	ldd	r31, Y+1	; 0x01
 e4e:	9f 01       	movw	r18, r30
 e50:	2f 5f       	subi	r18, 0xFF	; 255
 e52:	3f 4f       	sbci	r19, 0xFF	; 255
 e54:	39 83       	std	Y+1, r19	; 0x01
 e56:	28 83       	st	Y, r18
 e58:	10 83       	st	Z, r17
 e5a:	06 c0       	rjmp	.+12     	; 0xe68 <fputc+0x4a>
 e5c:	e8 85       	ldd	r30, Y+8	; 0x08
 e5e:	f9 85       	ldd	r31, Y+9	; 0x09
 e60:	81 2f       	mov	r24, r17
 e62:	19 95       	eicall
 e64:	89 2b       	or	r24, r25
 e66:	29 f7       	brne	.-54     	; 0xe32 <fputc+0x14>
 e68:	2e 81       	ldd	r18, Y+6	; 0x06
 e6a:	3f 81       	ldd	r19, Y+7	; 0x07
 e6c:	2f 5f       	subi	r18, 0xFF	; 255
 e6e:	3f 4f       	sbci	r19, 0xFF	; 255
 e70:	3f 83       	std	Y+7, r19	; 0x07
 e72:	2e 83       	std	Y+6, r18	; 0x06
 e74:	81 2f       	mov	r24, r17
 e76:	90 2f       	mov	r25, r16
 e78:	df 91       	pop	r29
 e7a:	cf 91       	pop	r28
 e7c:	1f 91       	pop	r17
 e7e:	0f 91       	pop	r16
 e80:	08 95       	ret

00000e82 <__ultoa_invert>:
 e82:	fa 01       	movw	r30, r20
 e84:	aa 27       	eor	r26, r26
 e86:	28 30       	cpi	r18, 0x08	; 8
 e88:	51 f1       	breq	.+84     	; 0xede <__ultoa_invert+0x5c>
 e8a:	20 31       	cpi	r18, 0x10	; 16
 e8c:	81 f1       	breq	.+96     	; 0xeee <__ultoa_invert+0x6c>
 e8e:	e8 94       	clt
 e90:	6f 93       	push	r22
 e92:	6e 7f       	andi	r22, 0xFE	; 254
 e94:	6e 5f       	subi	r22, 0xFE	; 254
 e96:	7f 4f       	sbci	r23, 0xFF	; 255
 e98:	8f 4f       	sbci	r24, 0xFF	; 255
 e9a:	9f 4f       	sbci	r25, 0xFF	; 255
 e9c:	af 4f       	sbci	r26, 0xFF	; 255
 e9e:	b1 e0       	ldi	r27, 0x01	; 1
 ea0:	3e d0       	rcall	.+124    	; 0xf1e <__ultoa_invert+0x9c>
 ea2:	b4 e0       	ldi	r27, 0x04	; 4
 ea4:	3c d0       	rcall	.+120    	; 0xf1e <__ultoa_invert+0x9c>
 ea6:	67 0f       	add	r22, r23
 ea8:	78 1f       	adc	r23, r24
 eaa:	89 1f       	adc	r24, r25
 eac:	9a 1f       	adc	r25, r26
 eae:	a1 1d       	adc	r26, r1
 eb0:	68 0f       	add	r22, r24
 eb2:	79 1f       	adc	r23, r25
 eb4:	8a 1f       	adc	r24, r26
 eb6:	91 1d       	adc	r25, r1
 eb8:	a1 1d       	adc	r26, r1
 eba:	6a 0f       	add	r22, r26
 ebc:	71 1d       	adc	r23, r1
 ebe:	81 1d       	adc	r24, r1
 ec0:	91 1d       	adc	r25, r1
 ec2:	a1 1d       	adc	r26, r1
 ec4:	20 d0       	rcall	.+64     	; 0xf06 <__ultoa_invert+0x84>
 ec6:	09 f4       	brne	.+2      	; 0xeca <__ultoa_invert+0x48>
 ec8:	68 94       	set
 eca:	3f 91       	pop	r19
 ecc:	2a e0       	ldi	r18, 0x0A	; 10
 ece:	26 9f       	mul	r18, r22
 ed0:	11 24       	eor	r1, r1
 ed2:	30 19       	sub	r19, r0
 ed4:	30 5d       	subi	r19, 0xD0	; 208
 ed6:	31 93       	st	Z+, r19
 ed8:	de f6       	brtc	.-74     	; 0xe90 <__ultoa_invert+0xe>
 eda:	cf 01       	movw	r24, r30
 edc:	08 95       	ret
 ede:	46 2f       	mov	r20, r22
 ee0:	47 70       	andi	r20, 0x07	; 7
 ee2:	40 5d       	subi	r20, 0xD0	; 208
 ee4:	41 93       	st	Z+, r20
 ee6:	b3 e0       	ldi	r27, 0x03	; 3
 ee8:	0f d0       	rcall	.+30     	; 0xf08 <__ultoa_invert+0x86>
 eea:	c9 f7       	brne	.-14     	; 0xede <__ultoa_invert+0x5c>
 eec:	f6 cf       	rjmp	.-20     	; 0xeda <__ultoa_invert+0x58>
 eee:	46 2f       	mov	r20, r22
 ef0:	4f 70       	andi	r20, 0x0F	; 15
 ef2:	40 5d       	subi	r20, 0xD0	; 208
 ef4:	4a 33       	cpi	r20, 0x3A	; 58
 ef6:	18 f0       	brcs	.+6      	; 0xefe <__ultoa_invert+0x7c>
 ef8:	49 5d       	subi	r20, 0xD9	; 217
 efa:	31 fd       	sbrc	r19, 1
 efc:	40 52       	subi	r20, 0x20	; 32
 efe:	41 93       	st	Z+, r20
 f00:	02 d0       	rcall	.+4      	; 0xf06 <__ultoa_invert+0x84>
 f02:	a9 f7       	brne	.-22     	; 0xeee <__ultoa_invert+0x6c>
 f04:	ea cf       	rjmp	.-44     	; 0xeda <__ultoa_invert+0x58>
 f06:	b4 e0       	ldi	r27, 0x04	; 4
 f08:	a6 95       	lsr	r26
 f0a:	97 95       	ror	r25
 f0c:	87 95       	ror	r24
 f0e:	77 95       	ror	r23
 f10:	67 95       	ror	r22
 f12:	ba 95       	dec	r27
 f14:	c9 f7       	brne	.-14     	; 0xf08 <__ultoa_invert+0x86>
 f16:	00 97       	sbiw	r24, 0x00	; 0
 f18:	61 05       	cpc	r22, r1
 f1a:	71 05       	cpc	r23, r1
 f1c:	08 95       	ret
 f1e:	9b 01       	movw	r18, r22
 f20:	ac 01       	movw	r20, r24
 f22:	0a 2e       	mov	r0, r26
 f24:	06 94       	lsr	r0
 f26:	57 95       	ror	r21
 f28:	47 95       	ror	r20
 f2a:	37 95       	ror	r19
 f2c:	27 95       	ror	r18
 f2e:	ba 95       	dec	r27
 f30:	c9 f7       	brne	.-14     	; 0xf24 <__ultoa_invert+0xa2>
 f32:	62 0f       	add	r22, r18
 f34:	73 1f       	adc	r23, r19
 f36:	84 1f       	adc	r24, r20
 f38:	95 1f       	adc	r25, r21
 f3a:	a0 1d       	adc	r26, r0
 f3c:	08 95       	ret

00000f3e <_exit>:
 f3e:	f8 94       	cli

00000f40 <__stop_program>:
 f40:	ff cf       	rjmp	.-2      	; 0xf40 <__stop_program>
