#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May 25 00:43:10 2019
# Process ID: 122453
# Current directory: /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1
# Command line: vivado -log design_1_vcu_ddr4_controller_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_vcu_ddr4_controller_0_0.tcl
# Log file: /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1/design_1_vcu_ddr4_controller_0_0.vds
# Journal file: /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/tmp/tmp.uj6Pgihdhk/dummy.tcl'
100 Beta devices matching pattern found, 100 enabled.
enable_beta_device: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1541.098 ; gain = 10.516 ; free physical = 118032 ; free virtual = 521528
source design_1_vcu_ddr4_controller_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/tmp.uj6Pgihdhk/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:rts_pins:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/rts_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/rts_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:cal_freeze_pins:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/cal_freeze_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/cal_freeze_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:drp_mon_pins:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/drp_mon_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/drp_mon_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:diff_pins:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/diff_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/diff_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_sink_ctrl:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_sink_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/hsams_data_sink_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:debug_pins:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/debug_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/debug_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_source_ctrl:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_source_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/hsams_data_source_ctrl.xml'
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1559.910 ; gain = 18.812 ; free physical = 115578 ; free virtual = 519374
Command: synth_design -top design_1_vcu_ddr4_controller_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 154543 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 2585.574 ; gain = 0.000 ; free physical = 82488 ; free virtual = 489989
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_vcu_ddr4_controller_0_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/synth/design_1_vcu_ddr4_controller_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'vcu_ddr4_controller_v1_0_1_ba317' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/vcu_ddr4_controller_v1_0_1_ba317.v:69]
	Parameter DQ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter PORT0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter PORT1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter PORT2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter PORT3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter PORT4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DIMM_VALUE_HDL bound to: 1 - type: integer 
	Parameter DRAM_WIDTH_HDL bound to: 1 - type: integer 
	Parameter SPEED_BIN_HDL bound to: 1 - type: integer 
	Parameter ENABLE_PORT0 bound to: TRUE - type: string 
	Parameter ENABLE_PORT1 bound to: TRUE - type: string 
	Parameter ENABLE_PORT2 bound to: FALSE - type: string 
	Parameter ENABLE_PORT3 bound to: FALSE - type: string 
	Parameter ENABLE_PORT4 bound to: TRUE - type: string 
	Parameter HDL_PORT0_EN bound to: 1 - type: integer 
	Parameter HDL_PORT1_EN bound to: 1 - type: integer 
	Parameter HDL_PORT2_EN bound to: 1 - type: integer 
	Parameter HDL_PORT3_EN bound to: 1 - type: integer 
	Parameter HDL_PORT4_EN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DDR4Ctrl_1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:551]
	Parameter g_TestBackpressure bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'AxiWrPort' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:16482' bound to instance 'i_Wr0_AxiWrPort' of component 'AxiWrPort' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:1135]
INFO: [Synth 8-3491] module 'BurstGenWr' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:20013' bound to instance 'i_Wr0_BurstGenWr' of component 'BurstGenWr' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:1190]
WARNING: [Synth 8-5858] RAM M_MultFifoRdData_Sync_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-3491] module 'AxiWrPort' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:16482' bound to instance 'i_Wr1_AxiWrPort' of component 'AxiWrPort' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:1308]
INFO: [Synth 8-3491] module 'BurstGenWr' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:20013' bound to instance 'i_Wr1_BurstGenWr' of component 'BurstGenWr' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:1362]
INFO: [Synth 8-3491] module 'AxiWrPort' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:16482' bound to instance 'i_Wr4_AxiWrPort' of component 'AxiWrPort' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:1482]
INFO: [Synth 8-3491] module 'BurstGenWr' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:20013' bound to instance 'i_Wr4_BurstGenWr' of component 'BurstGenWr' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:1536]
WARNING: [Synth 8-5858] RAM M_MultFifoRdData_Sync_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-3491] module 'AxiRdPort' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:16937' bound to instance 'i_Rd0_AxiRdPort' of component 'AxiRdPort' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:1666]
INFO: [Synth 8-3491] module 'BurstGenRd' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:19027' bound to instance 'i_Rd0_BurstGenRd' of component 'BurstGenRd' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:1714]
INFO: [Synth 8-3491] module 'AxiRdPort' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:16937' bound to instance 'i_Rd1_AxiRdPort' of component 'AxiRdPort' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:1835]
INFO: [Synth 8-3491] module 'BurstGenRd' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:19027' bound to instance 'i_Rd1_BurstGenRd' of component 'BurstGenRd' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:1883]
INFO: [Synth 8-3491] module 'AxiRdPort' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:16937' bound to instance 'i_Rd4_AxiRdPort' of component 'AxiRdPort' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:2004]
INFO: [Synth 8-3491] module 'BurstGenRd' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:19027' bound to instance 'i_Rd4_BurstGenRd' of component 'BurstGenRd' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:2052]
INFO: [Synth 8-3491] module 'AxiWrPort' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:16482' bound to instance 'i_Wr2_AxiWrPort' of component 'AxiWrPort' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:2192]
INFO: [Synth 8-3491] module 'BurstGenWr' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:20013' bound to instance 'i_Wr2_BurstGenWr' of component 'BurstGenWr' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:2245]
INFO: [Synth 8-3491] module 'AxiWrPort' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:16482' bound to instance 'i_Wr3_AxiWrPort' of component 'AxiWrPort' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:2381]
INFO: [Synth 8-3491] module 'BurstGenWr' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:20013' bound to instance 'i_Wr3_BurstGenWr' of component 'BurstGenWr' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:2435]
INFO: [Synth 8-3491] module 'AxiRdPort' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:16937' bound to instance 'i_Rd2_AxiRdPort' of component 'AxiRdPort' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:2564]
INFO: [Synth 8-3491] module 'BurstGenRd' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:19027' bound to instance 'i_Rd2_BurstGenRd' of component 'BurstGenRd' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:2612]
INFO: [Synth 8-3491] module 'AxiRdPort' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:16937' bound to instance 'i_Rd3_AxiRdPort' of component 'AxiRdPort' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:2748]
INFO: [Synth 8-3491] module 'BurstGenRd' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:19027' bound to instance 'i_Rd3_BurstGenRd' of component 'BurstGenRd' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:2796]
INFO: [Synth 8-3491] module 'SpdDummy' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:21001' bound to instance 'i_SPD' of component 'SpdDummy' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:2922]
INFO: [Synth 8-3491] module 'SdramCtrlReorder' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:14905' bound to instance 'i_SdramCtrl' of component 'SdramCtrlReorder' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:2941]
	Parameter c_ResetLevel bound to: 1'b1 
	Parameter c_useSRstNotARst bound to: 1 - type: bool 
	Parameter c_BankWidth bound to: 3 - type: integer 
	Parameter c_BankGroupWidth bound to: 1 - type: integer 
	Parameter c_NbChipSelect bound to: 1 - type: integer 
	Parameter c_NbCke bound to: 1 - type: integer 
	Parameter c_DataWidth bound to: 64 - type: integer 
	Parameter c_NbClkPairs bound to: 1 - type: integer 
	Parameter c_PhysAddrWidth bound to: 17 - type: integer 
	Parameter c_DataRate bound to: 8 - type: integer 
	Parameter c_PingPongPhy bound to: 1 - type: integer 
	Parameter c_CkeShared bound to: 0 - type: integer 
	Parameter c_DataBufAdrWidth bound to: 5 - type: integer 
	Parameter c_OdtWidth bound to: 1 - type: integer 
	Parameter c_DmWidth bound to: 8 - type: integer 
	Parameter c_DqsWidth bound to: 8 - type: integer 
	Parameter c_DDR bound to: 4 - type: integer 
	Parameter c_DataCmdSlot_0 bound to: 2 - type: integer 
	Parameter c_NoDataCmdSlot_0 bound to: 1 - type: integer 
	Parameter c_DataCmdSlot_1 bound to: 0 - type: integer 
	Parameter c_NoDataCmdSlot_1 bound to: 0 - type: integer 
	Parameter c_PhyCmdLatency bound to: 20 - type: integer 
	Parameter c_PhyRdLatency bound to: 22 - type: integer 
	Parameter c_BurstLength bound to: 8 - type: integer 
	Parameter c_Registered bound to: 0 - type: integer 
	Parameter c_CASLatency bound to: 17 - type: integer 
	Parameter c_CWLLatency bound to: 12 - type: integer 
	Parameter c_tCK bound to: 833 - type: integer 
	Parameter c_tWR bound to: 15000 - type: integer 
	Parameter c_tRFC bound to: 260000 - type: integer 
	Parameter c_tRPA bound to: 14333 - type: integer 
	Parameter c_DisableDQSn bound to: 1 - type: integer 
	Parameter c_ClkinPeriodMmcm bound to: 7998 - type: integer 
	Parameter c_ClkfboutMultMmcm bound to: 12 - type: integer 
	Parameter c_DivclkDivideMmcm bound to: 1 - type: integer 
	Parameter c_Clkout0DivideMmcm bound to: 5 - type: integer 
	Parameter c_Clkout1DivideMmcm bound to: 5 - type: integer 
	Parameter c_Clkout2DivideMmcm bound to: 6 - type: integer 
	Parameter c_SysClkType bound to: DIFFERENTIAL - type: string 
INFO: [Synth 8-3491] module 'SdramPhyUltrascale_0_1' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/SdramPhyUltrascale_0.vhd:145' bound to instance 'i_SdramPhyUltrascale_0' of component 'SdramPhyUltrascale_0_1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:3096]
INFO: [Synth 8-638] synthesizing module 'SdramPhyUltrascale_0_1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/SdramPhyUltrascale_0.vhd:269]
	Parameter c_ResetLevel bound to: 1'b1 
	Parameter c_useSRstNotARst bound to: 1 - type: bool 
	Parameter c_BankWidth bound to: 3 - type: integer 
	Parameter c_BankGroupWidth bound to: 1 - type: integer 
	Parameter c_NbChipSelect bound to: 1 - type: integer 
	Parameter c_NbCke bound to: 1 - type: integer 
	Parameter c_DataWidth bound to: 64 - type: integer 
	Parameter c_NbClkPairs bound to: 1 - type: integer 
	Parameter c_PhysAddrWidth bound to: 17 - type: integer 
	Parameter c_DataRate bound to: 8 - type: integer 
	Parameter c_PingPongPhy bound to: 1 - type: integer 
	Parameter c_CkeShared bound to: 0 - type: integer 
	Parameter c_DataBufAdrWidth bound to: 5 - type: integer 
	Parameter c_OdtWidth bound to: 1 - type: integer 
	Parameter c_DmWidth bound to: 8 - type: integer 
	Parameter c_DqsWidth bound to: 8 - type: integer 
	Parameter c_DDR bound to: 4 - type: integer 
	Parameter c_DataCmdSlot_0 bound to: 2 - type: integer 
	Parameter c_NoDataCmdSlot_0 bound to: 1 - type: integer 
	Parameter c_DataCmdSlot_1 bound to: 0 - type: integer 
	Parameter c_NoDataCmdSlot_1 bound to: 0 - type: integer 
	Parameter c_PhyCmdLatency bound to: 20 - type: integer 
	Parameter c_PhyRdLatency bound to: 22 - type: integer 
	Parameter c_BurstLength bound to: 8 - type: integer 
	Parameter c_Registered bound to: 0 - type: integer 
	Parameter c_CASLatency bound to: 17 - type: integer 
	Parameter c_CWLLatency bound to: 12 - type: integer 
	Parameter c_tCK bound to: 833 - type: integer 
	Parameter c_tWR bound to: 15000 - type: integer 
	Parameter c_tRFC bound to: 260000 - type: integer 
	Parameter c_tRPA bound to: 14333 - type: integer 
	Parameter c_DisableDQSn bound to: 1 - type: integer 
	Parameter c_ClkinPeriodMmcm bound to: 7998 - type: integer 
	Parameter c_ClkfboutMultMmcm bound to: 12 - type: integer 
	Parameter c_DivclkDivideMmcm bound to: 1 - type: integer 
	Parameter c_Clkout0DivideMmcm bound to: 5 - type: integer 
	Parameter c_Clkout1DivideMmcm bound to: 5 - type: integer 
	Parameter c_Clkout2DivideMmcm bound to: 6 - type: integer 
	Parameter c_SysClkType bound to: DIFFERENTIAL - type: string 
INFO: [Synth 8-3491] module 'vcu_ddr4_controller_v1_0_1_ddr4_0' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/ip_top/vcu_ddr4_controller_v1_0_1_ddr4_0.sv:73' bound to instance 'i_vcu_ddr4_controller_v1_0_1_ddr4_0' of component 'vcu_ddr4_controller_v1_0_1_ddr4_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/SdramPhyUltrascale_0.vhd:532]
INFO: [Synth 8-6157] synthesizing module 'vcu_ddr4_controller_v1_0_1_ddr4_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/ip_top/vcu_ddr4_controller_v1_0_1_ddr4_0.sv:73]
INFO: [Synth 8-6157] synthesizing module 'vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/ip_top/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4.sv:162]
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter tCK bound to: 833 - type: integer 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRDDEL bound to: 5'b10010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLKIN_PERIOD_MMCM bound to: 7998 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 12 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 6 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT6_DIVIDE_MMCM bound to: 10 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter ADV_USER_REQ bound to: NONE - type: string 
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MIG_PARAM_CHECKS bound to: FALSE - type: string 
	Parameter INTERFACE bound to: PHY - type: string 
	Parameter FPGA bound to: xczu7ev-ffvc1156-2-e- - type: string 
	Parameter DEVICE bound to: xczu7ev- - type: string 
	Parameter FAMILY bound to: ULTRASCALEPLUS - type: string 
	Parameter DEBUG_SIGNAL bound to: Disable - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter SELF_REFRESH bound to: false - type: string 
	Parameter SAVE_RESTORE bound to: false - type: string 
	Parameter RESTORE_CRC bound to: false - type: string 
	Parameter IS_CKE_SHARED bound to: false - type: string 
	Parameter MEMORY_PART bound to: MT40A256M16GE-075E - type: string 
	Parameter COMPONENT_WIDTH bound to: 16 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
	Parameter MEMORY_DENSITY bound to: 4Gb - type: string 
	Parameter MEMORY_SPEED_GRADE bound to: 075E - type: string 
	Parameter MEMORY_WIDTH bound to: 16 - type: string 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter CALIB_HIGH_SPEED bound to: FALSE - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter MR0 bound to: 13'b0101101000000 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter AL_SEL bound to: 0 - type: string 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter MR2 bound to: 13'b0000000011000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter tXPR bound to: 82 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter tRFC bound to: 313 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter t200us bound to: 60025 - type: integer 
	Parameter t500us bound to: 150061 - type: integer 
	Parameter mts_min bound to: 1240 - type: integer 
	Parameter mts_max bound to: 3200 - type: integer 
	Parameter mts_gap bound to: 20 - type: integer 
	Parameter mts bound to: 2400 - type: integer 
	Parameter mts_final bound to: 2400 - type: integer 
	Parameter ddr4_reg_rc3x bound to: 8'b00111001 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100111001 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter HANDSHAKE_MAX_DELAYf2r bound to: 5000 - type: integer 
	Parameter STATIC_MAX_DELAY bound to: 10000 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter HANDSHAKE_MAX_DELAYr2f bound to: 3000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/ip_top/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4.sv:559]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/ip_top/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4.sv:560]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_infrastructure' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:68]
	Parameter CLKIN_PERIOD_MMCM bound to: 7998 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 12 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 6 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT6_DIVIDE_MMCM bound to: 10 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter CLKIN_PERIOD_NS_MMCM bound to: 7.998000 - type: float 
	Parameter RST_SYNC_NUM bound to: 24 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 24 - type: integer 
	Parameter RST_RIU_SYNC_NUM bound to: 12 - type: integer 
	Parameter INPUT_RST_STRETCH bound to: 50 - type: integer 
	Parameter PLL_GATE_CNT_LIMIT bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:135]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:136]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:137]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:137]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:142]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:143]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:143]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:154]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:154]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:155]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:164]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:40206]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 7.998000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (43#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:40206]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (44#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_infrastructure' (45#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:68]
INFO: [Synth 8-6157] synthesizing module 'vcu_ddr4_controller_v1_0_1_ddr4_0_phy' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/ip_top/vcu_ddr4_controller_v1_0_1_ddr4_0_phy.sv:80]
INFO: [Synth 8-6157] synthesizing module 'vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/phy/vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4.sv:90]
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter EN_LVAUX bound to: FALSE - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter tCK bound to: 833 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter BACKBONE_ROUTE bound to: TRUE - type: string 
	Parameter PLL_WIDTH bound to: 3 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter BYTES bound to: 10 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter IOBTYPE bound to: 390'b000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011001001001001001001001001001001001001001001001001001001101101001001001001000000000011011011011111111011011011011001011000011011011011111111011011011011001011 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter INIT bound to: 150'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter PING_PONG_CH1_BYTES_MAP bound to: 10'b0000000000 
	Parameter RX_DATA_TYPE bound to: 150'b011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001111111111111111111111111111000011110111111101011110111111101 
	Parameter TX_OUTPUT_PHASE_90 bound to: 130'b0000011000000000001100000000000110000000000011000000000001100000000000110000001111111111111111111111110000000110000100000011000010 
	Parameter RXTX_BITSLICE_EN bound to: 130'b0111101111101011110111110101111011111010111101111101011110111110101111011111011111111111111111110111110001111011111110111101111111 
	Parameter NATIVE_ODELAY_BYPASS bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_OTHER_PCLK bound to: 20'b01010101010100000101 
	Parameter EN_OTHER_NCLK bound to: 20'b01010101010100000101 
	Parameter RX_CLK_PHASE_P bound to: 20'b11111111111100001111 
	Parameter RX_CLK_PHASE_N bound to: 20'b11111111111100001111 
	Parameter TX_GATING bound to: 20'b11111111111100001111 
	Parameter RX_GATING bound to: 20'b11111111111100001111 
	Parameter EN_DYN_ODLY_MODE bound to: 20'b11111111111100001111 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter IDLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter ODLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter QDLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter SELF_CALIBRATE bound to: 20'b11111111111111111111 
	Parameter PING_PONG_CH1_BYTES bound to: 10'b0011110000 
	Parameter PING_PONG_CH1_DBYTES bound to: 8'b11110000 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter FIFO_SYNC_MODE bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter GCLK_SRC bound to: 450'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 20'b11111111111111111111 
	Parameter SERIAL_MODE bound to: 20'b00000000000000000000 
	Parameter INV_RXCLK bound to: 20'b00000000000000000000 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 20'b00000000000000000000 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 20'b00000000000000000000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter DCI_SRC bound to: 130'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter RXGATE_EXTEND bound to: 20'b00000000000000000000 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter NIBBLE_WIDTH bound to: 20 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/phy/vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4.sv:359]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/phy/vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4.sv:360]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/phy/vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4.sv:361]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/phy/vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4.sv:361]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/phy/vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4.sv:383]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/phy/vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4.sv:426]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv:68]
	Parameter BYTES bound to: 10 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter FIFO_SYNC_MODE bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter GCLK_SRC bound to: 450'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 150'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter RX_DATA_TYPE bound to: 150'b011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001111111111111111111111111111000011110111111101011110111111101 
	Parameter TX_OUTPUT_PHASE_90 bound to: 130'b0000011000000000001100000000000110000000000011000000000001100000000000110000001111111111111111111111110000000110000100000011000010 
	Parameter RXTX_BITSLICE_EN bound to: 130'b0111101111101011110111110101111011111010111101111101011110111110101111011111011111111111111111110111110001111011111110111101111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 20'b11111111111111111111 
	Parameter NATIVE_ODELAY_BYPASS bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_OTHER_PCLK bound to: 20'b01010101010100000101 
	Parameter EN_OTHER_NCLK bound to: 20'b01010101010100000101 
	Parameter SERIAL_MODE bound to: 20'b00000000000000000000 
	Parameter RX_CLK_PHASE_P bound to: 20'b11111111111100001111 
	Parameter RX_CLK_PHASE_N bound to: 20'b11111111111100001111 
	Parameter INV_RXCLK bound to: 20'b00000000000000000000 
	Parameter TX_GATING bound to: 20'b11111111111100001111 
	Parameter RX_GATING bound to: 20'b11111111111100001111 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 20'b00000000000000000000 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 20'b00000000000000000000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter DCI_SRC bound to: 130'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter EN_DYN_ODLY_MODE bound to: 20'b11111111111100001111 
	Parameter SELF_CALIBRATE bound to: 20'b11111111111111111111 
	Parameter IDLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter ODLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter QDLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter RXGATE_EXTEND bound to: 20'b00000000000000000000 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0111101111111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b011110111111101 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0000011000010 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b01 
	Parameter EN_OTHER_NCLK bound to: 2'b01 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b11 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b11 
	Parameter RX_CLK_PHASE_N bound to: 2'b11 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b11 
	Parameter RX_GATING bound to: 2'b11 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter RDATA_TYPE bound to: 26'b00010101010011010101010101 
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77446]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE' (46#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77446]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper' (47#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE__parameterized0' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77446]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE__parameterized0' (47#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77446]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0' (47#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE__parameterized1' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77446]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE__parameterized1' (47#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77446]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1' (47#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_tristate_wrapper' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:69]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter DELAY_VAL bound to: 0 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-6157] synthesizing module 'TX_BITSLICE_TRI' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:78711]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'TX_BITSLICE_TRI' (48#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:78711]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_tristate_wrapper' (49#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
	Parameter EN_OTHER_PCLK bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: TRUE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:732]
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: TRUE - type: string 
	Parameter EN_OTHER_PCLK bound to: TRUE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: ENABLE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL' (50#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:732]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper' (51#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL__parameterized0' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:732]
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: ENABLE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL__parameterized0' (51#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:732]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0' (51#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_riuor_wrapper' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv:69]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-6157] synthesizing module 'RIU_OR' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77346]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'RIU_OR' (52#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77346]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_riuor_wrapper' (53#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39008]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (54#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39008]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper' (55#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b1111101111100 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b111111111111000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b1111111111100 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter RDATA_TYPE bound to: 26'b01010101010111010101010000 
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_0 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_0 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: DISABLE - type: string 
	Parameter RX_GATING bound to: DISABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL__parameterized1' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:732]
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_0 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_0 - type: string 
	Parameter RX_GATING bound to: DISABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: DISABLE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL__parameterized1' (55#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:732]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1' (55#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0' (55#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b1111111111111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b111111111111111 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b1111111111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter RDATA_TYPE bound to: 26'b01010101010111010101010111 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1' (55#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0111101111101 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b011110111111001 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0000011000000 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b01 
	Parameter EN_OTHER_NCLK bound to: 2'b01 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b11 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b11 
	Parameter RX_CLK_PHASE_N bound to: 2'b11 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b11 
	Parameter RX_GATING bound to: 2'b11 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter RDATA_TYPE bound to: 26'b00010101010011010101010001 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2' (55#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy' (56#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv:68]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (57#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_pll' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv:67]
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter BACKBONE_ROUTE bound to: TRUE - type: string 
	Parameter PLL_WIDTH bound to: 3 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter CLKIN_PERIOD_PLL bound to: 3332 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter CLKIN_PERIOD_NS_PLL bound to: 3.332000 - type: float 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32871]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (58#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32871]
INFO: [Synth 8-6157] synthesizing module 'PLLE4_ADV' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61442]
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 90.000000 - type: float 
	Parameter CLKIN_PERIOD bound to: 3.332000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE4_ADV' (59#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61442]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_pll' (60#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv:67]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv:72]
	Parameter BYTES bound to: 10 - type: integer 
	Parameter IOBTYPE bound to: 390'b000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011001001001001001001001001001001001001001001001001001001101101001001001001000000000011011011011111111011011011011001011000011011011011111111011011011011001011 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter EN_LVAUX bound to: FALSE - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
	Parameter IOBTYPE bound to: 39'b000011011011011111111011011011011001011 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter EN_LVAUX bound to: FALSE - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HPIO_VREF' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32635]
	Parameter VREF_CNTR bound to: FABRIC_RANGE1 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'HPIO_VREF' (61#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32635]
INFO: [Synth 8-6157] synthesizing module 'IOBUFE3' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36357]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_INPUT_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFE3' (62#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36357]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36132]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (63#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36132]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte' (64#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
	Parameter IOBTYPE bound to: 39'b001001001001001101101001001001001000000 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter EN_LVAUX bound to: FALSE - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (65#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized0' (65#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
	Parameter IOBTYPE bound to: 39'b001001001001001001001001001001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter EN_LVAUX bound to: FALSE - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized1' (65#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized2' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
	Parameter IOBTYPE bound to: 39'b000011011011011111111011011011011000011 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter EN_LVAUX bound to: FALSE - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized2' (65#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob' (66#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv:72]
WARNING: [Synth 8-3848] Net ddr4_c in module/entity vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4 does not have driver. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/phy/vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4.sv:177]
WARNING: [Synth 8-3848] Net dbg_bus in module/entity vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4 does not have driver. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/phy/vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4.sv:275]
INFO: [Synth 8-6155] done synthesizing module 'vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4' (67#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/phy/vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'vcu_ddr4_controller_v1_0_1_ddr4_0_phy' (68#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/ip_top/vcu_ddr4_controller_v1_0_1_ddr4_0_phy.sv:80]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_top' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_top.sv:69]
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter CH0_DBYTES bound to: 8 - type: integer 
	Parameter CH1_DBYTES bound to: 8 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter RESTORE_CRC bound to: 1'b0 
	Parameter MR0 bound to: 13'b0101101000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000011000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100111001 
	Parameter tCK bound to: 833 - type: integer 
	Parameter t200us bound to: 60025 - type: integer 
	Parameter t500us bound to: 150061 - type: integer 
	Parameter tXPR bound to: 82 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter tRFC bound to: 313 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RNK_BITS bound to: 2 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter RDSTAGES bound to: 0 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter MEMORY_VOLTAGE bound to: 1.2V - type: string 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 12 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter AL bound to: 2'b00 
	Parameter CLSELECT bound to: 5'b01000 
	Parameter TCL3 bound to: 5'b01000 
	Parameter TCL4 bound to: 6'b010010 
	Parameter TCL bound to: 6'b010010 
	Parameter RL_DDR bound to: 18 - type: integer 
	Parameter RL bound to: 18 - type: integer 
	Parameter TCWL3 bound to: 5'b00111 
	Parameter TCWL4 bound to: 5'b01011 
	Parameter TCWL bound to: 11 - type: integer 
	Parameter WL_DDR bound to: 11 - type: integer 
	Parameter WL bound to: 11 - type: integer 
	Parameter CH0_DBYTES_PI bound to: 8 - type: integer 
	Parameter CH1_DBYTES_PI bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_top.sv:279]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_top.sv:295]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_top.sv:652]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal.sv:70]
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter tCK bound to: 833 - type: integer 
	Parameter t200us bound to: 60025 - type: integer 
	Parameter t500us bound to: 150061 - type: integer 
	Parameter tXPR bound to: 82 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter tRFC bound to: 313 - type: integer 
	Parameter MR0 bound to: 13'b0101101000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR1_0 bound to: 13'b0001100000001 
	Parameter MR1_1 bound to: 13'b0000000000001 
	Parameter MR1_2 bound to: 13'b0001100000001 
	Parameter MR1_3 bound to: 13'b0000000000001 
	Parameter MR2 bound to: 13'b0000000011000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100111001 
	Parameter RL bound to: 18 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 11 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RNK_BITS bound to: 2 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MEMORY_VOLTAGE bound to: 1.2V - type: string 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 12 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_MAJOR_VERSION bound to: 2017 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_NEXT_SLAVE bound to: 1'b0 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000010 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter RESTORE_CRC bound to: 1'b0 
	Parameter RTL_DDR_INIT bound to: 1 - type: integer 
	Parameter LRDIMM_EN bound to: 0 - type: integer 
	Parameter DUAL_SLOT bound to: 1'b0 
	Parameter RANKS_PER_SLOT bound to: 1 - type: integer 
	Parameter SLOTS bound to: 1 - type: integer 
	Parameter LRDIMM_DUAL_RANK bound to: 0 - type: integer 
	Parameter LRDIMM_QUAD_RANK bound to: 0 - type: integer 
	Parameter MR5_0 bound to: 13'b0010000000000 
	Parameter MR5_1 bound to: 13'b0010000000000 
	Parameter MR5_2 bound to: 13'b0010000000000 
	Parameter MR5_3 bound to: 13'b0010000000000 
	Parameter XSDB_SLAVE_TYPE bound to: 16'b0000000010000010 
	Parameter PARAM_MAP_VERSION bound to: 16'b0000000000000010 
	Parameter XSDB_SLOTS bound to: 0 - type: integer 
	Parameter XSDB_RANKS bound to: 1 - type: integer 
	Parameter XSDB_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter LRDIMM_CAL_SIZE bound to: 0 - type: integer 
	Parameter CAL_STATUS_REG_SIZE bound to: 7 - type: integer 
	Parameter PRE_STATUS_ADDR bound to: 28'b0000100100000000000001001110 
	Parameter POST_STATUS_ADDR bound to: 9437263 - type: integer 
	Parameter RANK0_STATUS0_ADDR bound to: 9437267 - type: integer 
	Parameter RANK1_STATUS0_ADDR bound to: 9437274 - type: integer 
	Parameter RANK2_STATUS0_ADDR bound to: 9437281 - type: integer 
	Parameter RANK3_STATUS0_ADDR bound to: 9437288 - type: integer 
	Parameter ERROR0_ADDR bound to: 9437295 - type: integer 
	Parameter ERROR1_ADDR bound to: 9437296 - type: integer 
	Parameter ERROR_CODE_ADDR bound to: 9437297 - type: integer 
	Parameter CAL_SKIP bound to: 0 - type: integer 
	Parameter CAL_FULL bound to: 1 - type: integer 
	Parameter CAL_FAST bound to: 2 - type: integer 
	Parameter CAL_FAST_ALL bound to: 3 - type: integer 
	Parameter DEBUG bound to: -1 - type: integer 
	Parameter SKIP_DEBUG bound to: 0 - type: integer 
	Parameter EN_DEBUG bound to: 0 - type: integer 
	Parameter DQS_GATE bound to: 1 - type: integer 
	Parameter WRLVL bound to: 1 - type: integer 
	Parameter RDLVL bound to: 1 - type: integer 
	Parameter RDLVL_DBI bound to: 0 - type: integer 
	Parameter WR_DQS_DQ bound to: 1 - type: integer 
	Parameter WR_DQS_DM_DBI bound to: 1 - type: integer 
	Parameter WRITE_LAT bound to: 1 - type: integer 
	Parameter RDLVL_COMPLEX bound to: 1 - type: integer 
	Parameter WR_DQS_COMPLEX bound to: 1 - type: integer 
	Parameter RD_VREF bound to: 0 - type: integer 
	Parameter RD_VREF_PATTERN bound to: 2 - type: integer 
	Parameter WR_VREF bound to: 0 - type: integer 
	Parameter WR_VREF_PATTERN bound to: 2 - type: integer 
	Parameter DQS_TRACKING bound to: 1 - type: integer 
	Parameter CAL_TIME_1S_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter CAL_SIM bound to: 1'b0 
	Parameter DQS_SAMPLE_CNT bound to: 20 - type: integer 
	Parameter WRLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter RDLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter CMPLX_LOOP_CNT bound to: 4 - type: integer 
	Parameter DM_USED bound to: 1'b1 
	Parameter DBI_RD bound to: 1'b0 
	Parameter DBI_WR bound to: 1'b0 
	Parameter DM_DBI_SETTING bound to: 3'b001 
	Parameter IODELAY_SIM_TAP_VAL bound to: 5 - type: integer 
	Parameter IODELAY_QTR_CK_TAP_CNT bound to: 41 - type: integer 
	Parameter MRS bound to: 3'b000 
	Parameter REF bound to: 3'b001 
	Parameter PRE bound to: 3'b010 
	Parameter ACT bound to: 3'b011 
	Parameter WR bound to: 3'b100 
	Parameter RD bound to: 3'b101 
	Parameter ZQC bound to: 3'b110 
	Parameter NOP bound to: 3'b111 
	Parameter SLOTX_CS_ODD bound to: 8'b00000000 
	Parameter SIDE_A bound to: 1'b0 
	Parameter SIDE_B bound to: 1'b1 
	Parameter REG_CTRL_ON bound to: 0 - type: integer 
	Parameter DDR4_DB_BC0A_FREQ_CODE bound to: 3'b100 
	Parameter DDR4_DB_F0BC0A bound to: 13'b1000010100100 
	Parameter DDR4_DB_F0BC6X bound to: 13'b1011000111001 
	Parameter DDR4_DB_F0BC00 bound to: 13'b1000000000011 
	Parameter DDR4_DB_F0BC01 bound to: 13'b1000000010000 
	Parameter DDR4_DB_F0BC02 bound to: 13'b1000000100000 
	Parameter DDR4_DB_F0BC03 bound to: 13'b1000000110001 
	Parameter DDR4_DB_F0BC04 bound to: 13'b1000001000011 
	Parameter DDR4_DB_F0BC05 bound to: 13'b1000001010000 
	Parameter DDR4_DB_F5BC5X bound to: 13'b1010100011011 
	Parameter DDR4_DB_F5BC6X bound to: 13'b1011000011011 
	Parameter DDR4_DB_FXBC7X_F5 bound to: 13'b1011100000101 
	Parameter DDR4_DB_FXBC7X_F0 bound to: 13'b1011100000000 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00101011 
	Parameter REG_RC4 bound to: 8'b00101100 
	Parameter REG_RC5 bound to: 8'b01010101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0100 
	Parameter REG_RC10 bound to: 8'b10100010 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter DDR4_REG_RC00 bound to: 13'b0000000000000 
	Parameter DDR4_REG_RC01 bound to: 13'b0000000010000 
	Parameter DDR4_REG_RC02 bound to: 13'b0000000100000 
	Parameter DA17_DIS bound to: 1'b1 
	Parameter DC2_0_DIS bound to: 2'b11 
	Parameter DDR4_REG_RC08 bound to: 13'b0000010001011 
	Parameter DDR4_REG_RC0A_CONTEXT bound to: 1'b0 
	Parameter DDR4_REG_RC0A_FREQ_CODE bound to: 3'b100 
	Parameter DDR4_REG_RC0A bound to: 13'b0000010100100 
	Parameter DDR4_REG_RC0B bound to: 13'b0000010111000 
	Parameter DDR4_REG_CS_MODE bound to: 2'b00 
	Parameter DDR4_REG_RC0D bound to: 13'b0000011010100 
	Parameter DDR4_REG_RC0E bound to: 13'b0000011100000 
	Parameter DDR4_REG_RC0F bound to: 13'b0000011110000 
	Parameter DDR4_REG_RC2X bound to: 13'b0001000000001 
	Parameter DDR4_CMR_MAX_CNT bound to: 13 - type: integer 
	Parameter SLOT0_RDIMM_REG_CS bound to: 8'b00000001 
	Parameter SLOT1_RDIMM_REG_CS bound to: 8'b00000000 
	Parameter BYPASS_LAT_PAD bound to: 2 - type: integer 
	Parameter BITS_PER_BYTE bound to: 8 - type: integer 
	Parameter J0 bound to: 0 - type: integer 
	Parameter J1 bound to: 0 - type: integer 
	Parameter J2 bound to: 0 - type: integer 
	Parameter J3 bound to: 0 - type: integer 
	Parameter K0 bound to: 0 - type: integer 
	Parameter K1 bound to: 0 - type: integer 
	Parameter K2 bound to: 0 - type: integer 
	Parameter K3 bound to: 0 - type: integer 
	Parameter L0 bound to: 0 - type: integer 
	Parameter L1 bound to: 0 - type: integer 
	Parameter L2 bound to: 0 - type: integer 
	Parameter L3 bound to: 0 - type: integer 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter BRAM_SIZE bound to: 36864 - type: integer 
	Parameter TRFC_CYCLES bound to: 79 - type: integer 
	Parameter MIGRATION_EN bound to: 0 - type: integer 
	Parameter RANK_SLAB bound to: 4 - type: integer 
	Parameter calStRECONFIG bound to: 6'b000000 
	Parameter calStBISC bound to: 6'b000001 
	Parameter calStRESET bound to: 6'b000010 
	Parameter calStWAIT bound to: 6'b000011 
	Parameter calStERROR bound to: 6'b000100 
	Parameter calStCKEON bound to: 6'b000101 
	Parameter calStMR3 bound to: 6'b000110 
	Parameter calStMR6 bound to: 6'b000111 
	Parameter calStMR5 bound to: 6'b001000 
	Parameter calStMR4 bound to: 6'b001001 
	Parameter calStMR2 bound to: 6'b001010 
	Parameter calStMR1 bound to: 6'b001011 
	Parameter calStMR0 bound to: 6'b001100 
	Parameter calStZQCL bound to: 6'b001101 
	Parameter calStGOGO bound to: 6'b001110 
	Parameter calStMR7 bound to: 6'b001111 
	Parameter tSTAB_f bound to: 1800 - type: integer 
	Parameter tMRDx4_f bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal.sv:799]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal.sv:2022]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_addr_decode' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:89]
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RNK_BITS bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter LRDIMM_EN bound to: 0 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 11 - type: integer 
	Parameter INITIAL_DBI_WR bound to: 1'b0 
	Parameter INITIAL_DBI_RD bound to: 1'b0 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter CLAMSHELL bound to: OFF - type: string 
	Parameter CAL_STATUS_REG_SIZE bound to: 7 - type: integer 
	Parameter PRE_STATUS_ADDR bound to: 28'b0000100100000000000001001110 
	Parameter POST_STATUS_ADDR bound to: 9437263 - type: integer 
	Parameter RANK0_STATUS0_ADDR bound to: 9437267 - type: integer 
	Parameter RANK1_STATUS0_ADDR bound to: 9437274 - type: integer 
	Parameter RANK2_STATUS0_ADDR bound to: 9437281 - type: integer 
	Parameter RANK3_STATUS0_ADDR bound to: 9437288 - type: integer 
	Parameter ERROR0_ADDR bound to: 9437295 - type: integer 
	Parameter ERROR1_ADDR bound to: 9437296 - type: integer 
	Parameter ERROR_CODE_ADDR bound to: 9437297 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MAX_AC_PINS bound to: 48 - type: integer 
	Parameter MIGRATION_INFO bound to: 384'b000000000000000000000000010010110000000000000000000000000100101100000000000000000000000001001011000000000000000000000000010010110000000000000000000000000100101100000000000000000100101101001011010010110100101100000000010010110100101101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101100000000000000000000000001001011 
	Parameter NIBBLE_WIDTH bound to: 16 - type: integer 
	Parameter MB_DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter MB_ADDR_CNT_WIDTH bound to: 5 - type: integer 
	Parameter MB_DM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter MB_RD_EN_CNT_WIDTH bound to: 4 - type: integer 
	Parameter MB_VREF_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DLY_CNTR_WIDTH bound to: 16 - type: integer 
	Parameter MAX_REG_REQ bound to: 12 - type: integer 
	Parameter CS_PAIR bound to: 1 - type: integer 
	Parameter CSBITS_CS bound to: 1 - type: integer 
	Parameter CAL_RDY bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz0000 
	Parameter CAL_CMD_INIT_DONE bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz0001 
	Parameter CAL_RESET bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz010 
	Parameter CAL_BISC bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz011 
	Parameter CAL_WRITE_VREF bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz100 
	Parameter CAL_RIU2CLB_VALID bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz101 
	Parameter CAL_MRS_INV bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz110 
	Parameter CAL_MAX_RD_LAT bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz111 
	Parameter CAL_RECONFIG bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz1000 
	Parameter CAL_TIMER bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz1001 
	Parameter CAL_DQOUT_A bound to: 28'bzzzzzzzzz1zzzzzzzzzz000zzzzz 
	Parameter CAL_DQOUT_B bound to: 28'bzzzzzzzzz1zzzzzzzzzz001zzzzz 
	Parameter CAL_DQPAT_A bound to: 28'bzzzzzzzzz1zzzzzzzzzz010zzzzz 
	Parameter CAL_DQPAT_B bound to: 28'bzzzzzzzzz1zzzzzzzzzz100zzzzz 
	Parameter CAL_CMP_EN bound to: 28'bzzzzzzzzz1zzzzzzzzzz110zzzzz 
	Parameter CAL_DMOUT_N_A bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz0zzzz 
	Parameter CAL_VREF bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz1zzzz 
	Parameter CAL_MIGRATION bound to: 28'bzzzzzzzz1zzzzzzzzzzzzz10zzzz 
	Parameter MCAL_DQIN bound to: 28'bzzzzzzzzz1zzzzzzzzzzzz0zzzzz 
	Parameter MCAL_CMP bound to: 28'bzzzzzzzzz1zzzzzzzzzzzz1zzzzz 
	Parameter MCAL_DMIN bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz0zzzz 
	Parameter CAL_SEQ bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz000 
	Parameter CAL_SEQ_CNT bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz001 
	Parameter CAL_SEQ_A_A_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz010 
	Parameter CAL_SEQ_A_B_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz011 
	Parameter CAL_SEQ_B_A_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz100 
	Parameter CAL_SEQ_RD_CNT bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz101 
	Parameter CAL_SEQ_CLR bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz110 
	Parameter CAL_CS_POS bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz111 
	Parameter CAL_OE_DIS bound to: 28'bzzzz0zz1zzzzzzzz001zzzzzzzzz 
	Parameter CAL_TRAFFIC_CNT bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzzz0 
	Parameter CAL_MARGIN_START bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz01 
	Parameter CAL_MARGIN_RESULT bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz10 
	Parameter CAL_MARGIN_STATUS bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz11 
	Parameter CAL_TRAFFIC_ERR bound to: 28'bzzzz0zz1zzzzzzzz0101zzzzzzzz 
	Parameter CAL_TRAFFIC_STATUS bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz00 
	Parameter CAL_TRAFFIC_INSTR bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz01 
	Parameter CAL_TRAFFIC_ITER bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz10 
	Parameter CAL_TRAFFIC_NXT bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz11 
	Parameter CAL_TRAFFIC_START bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz00 
	Parameter CAL_TRAFFIC_RST bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz01 
	Parameter CAL_TRAFFIC_ERR_CHK bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz10 
	Parameter CAL_TRAFFIC_ERR_R bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz00 
	Parameter CAL_TRAFFIC_ERR_F bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz01 
	Parameter CAL_TRAFFIC_ERR_RF bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz10 
	Parameter CAL_RD_LAT bound to: 28'bzzzz0zz1zzzzzzzz1zzz1zzzzzzz 
	Parameter CPLX_CFG_STATUS bound to: 28'bzzzz0zz1zzzzzzzz1z01zzzzzzzz 
	Parameter CPLX_ERR_LOG bound to: 28'bzzzz0zz1zzzzzzzz1z10zzzzzzzz 
	Parameter PERIODIC_RD_STATUS bound to: 28'bzzzz0zz1zzzzzzzz1z11zzzzzzzz 
	Parameter CAL_LRDIMM_CONFIG bound to: 28'bzzzz0zz1zzzzzzzz11z0zzzzzzz0 
	Parameter CAL_LRDIMM_CMP_EN bound to: 28'bzzzz0zz1zzzzzzzz11z0zzzzzzz1 
	Parameter CAL_CRC_ERROR bound to: 28'bzzzz0zz1zzzzzzzz11z1zzzzzzz0 
	Parameter DDR_RST_CKE_ODT_PAR bound to: 28'bzzzzzz1zzzzzzzzzzzzzz1zzzzz1 
	Parameter DDR_AC_CMD_A bound to: 28'bzzzzzz1zzzzzzzzzzzzzz1zzzz1z 
	Parameter DDR_AC_CMD_B bound to: 28'bzzzzz1zzzzzzzzzzzzzzz1zzzz1z 
	Parameter DDR_AC_CS_A bound to: 28'bzzzzzz1zzzzzzzzzzz1zzzzzzzzz 
	Parameter DDR_AC_CS_B bound to: 28'bzzzzz1zzzzzzzzzzzz1zzzzzzzzz 
	Parameter DDR_AC_ADR_A bound to: 28'bzzzzzz1zzzzzzzz1zzzzzzzzzzzz 
	Parameter DDR_AC_ADR_B bound to: 28'bzzzzz1zzzzzzzzz1zzzzzzzzzzzz 
	Parameter DDR_DBI_WR bound to: 28'bzzzzzz1zzzzzzzzz1zzzzzzzzzzz 
	Parameter DDR_DBI_RD bound to: 28'bzzzzz1zzzzzzzzzz1zzzzzzzzzzz 
	Parameter DDR_AC_CAS_A bound to: 28'bzzzzzz1zzzzzzz1zzzzzzzzzzzzz 
	Parameter DDR_AC_CAS_B bound to: 28'bzzzzz1zzzzzzzz1zzzzzzzzzzzzz 
	Parameter DDR_AC_RAS_A bound to: 28'bzzzzzz1zzzzzz1zzzzzzzzzzzzzz 
	Parameter DDR_AC_RAS_B bound to: 28'bzzzzz1zzzzzzz1zzzzzzzzzzzzzz 
	Parameter DDR_AC_RANKSEL_LOW bound to: 28'bzzzzzz1zzzzz1zzzzzzzzzzzzzzz 
	Parameter DDR_AC_RANKSEL_UPP bound to: 28'bzzzzz1zzzzzz1zzzzzzzzzzzzzzz 
	Parameter CONFIGURATION bound to: 28'bzzzz1zz0zzzzzzzzz000zzzzzzzz 
	Parameter DEBUG bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzzzz0 
	Parameter ERROR bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzzz1z 
	Parameter WARNING bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzz1zz 
	Parameter CAL_DONE bound to: 28'bzzzz1zz0zzzzzzzzzz1zzzzzzzzz 
	Parameter DEBUG_RAM bound to: 28'bzzzz1zz1zzzzzzzzzzzzzzzzzzzz 
	Parameter CAL_DQOUT_PRE bound to: 28'bzzz10zz0zzzzzzzzzzzzz1zzzzzz 
	Parameter CAL_DQOUT_POST bound to: 28'bzzz10zz0zzzzzzzzzzzz1zzzzzzz 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:798]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1399]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_cplx' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:68]
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 11 - type: integer 
	Parameter SHORT_PATTERN_MODE bound to: 1'b0 
	Parameter IDLE bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter RD_CAL_WR_START bound to: 4'b0010 
	Parameter RD_CAL_WR_WAIT_DONE bound to: 4'b0011 
	Parameter RD_CAL_RD_START bound to: 4'b0100 
	Parameter RD_CAL_RD_WAIT_DONE bound to: 4'b0101 
	Parameter WR_CAL_WR_START bound to: 4'b0110 
	Parameter WR_CAL_WR_WAIT_DONE bound to: 4'b0111 
	Parameter WR_CAL_DM_START bound to: 4'b1000 
	Parameter WR_CAL_DM_WAIT_DONE bound to: 4'b1001 
	Parameter WR_CAL_RD_START bound to: 4'b1010 
	Parameter WR_CAL_RD_WAIT_DONE bound to: 4'b1011 
	Parameter UPDATE_LOGS bound to: 4'b1100 
	Parameter SEQ_FSM_WIDTH bound to: 4 - type: integer 
	Parameter SEQ_IDLE bound to: 4'b0000 
	Parameter SEQ_INIT_ROW bound to: 4'b0001 
	Parameter SEQ_INIT_COL bound to: 4'b0010 
	Parameter SEQ_ISSUE_ACT bound to: 4'b0011 
	Parameter SEQ_ACT_WAIT bound to: 4'b0100 
	Parameter SEQ_INC_BG bound to: 4'b0101 
	Parameter SEQ_INIT_BG bound to: 4'b0110 
	Parameter SEQ_ISSUE_CAS bound to: 4'b0111 
	Parameter SEQ_GAP_WAIT bound to: 4'b1000 
	Parameter SEQ_CAS_WAIT bound to: 4'b1001 
	Parameter SEQ_INIT_PREA bound to: 4'b1010 
	Parameter SEQ_ISSUE_PREA bound to: 4'b1011 
	Parameter SEQ_PREA_WAIT bound to: 4'b1100 
	Parameter SEQ_INC_PREA bound to: 4'b1101 
	Parameter SEQ_INC_ROW bound to: 4'b1110 
	Parameter SEQ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:160]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:272]
INFO: [Synth 8-226] default block is never used [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:598]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_cplx_data' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter SHORT_PATTERN_MODE bound to: 1'b0 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_cplx_data' (69#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv:71]
INFO: [Synth 8-4471] merging register 'cplx_PAR_reg[7:0]' into 'cplx_CKE_reg[7:0]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:817]
WARNING: [Synth 8-6014] Unused sequential element cplx_PAR_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:817]
WARNING: [Synth 8-3936] Found unconnected internal register 'cplx_config_chip_select_reg' and it is trimmed from '4' to '1' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '16' to '15' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_cplx' (70#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_mc_odt' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RNK_BITS bound to: 2 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_mc_odt' (71#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_p_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1003]
WARNING: [Synth 8-6014] Unused sequential element margin_left_p_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1004]
WARNING: [Synth 8-6014] Unused sequential element margin_right_p_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1005]
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_n_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1017]
WARNING: [Synth 8-6014] Unused sequential element margin_left_n_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1018]
WARNING: [Synth 8-6014] Unused sequential element margin_right_n_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1019]
WARNING: [Synth 8-6014] Unused sequential element wrong_addr_access_write_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1085]
WARNING: [Synth 8-6014] Unused sequential element cal_DQOut_B_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1208]
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1253]
WARNING: [Synth 8-6014] Unused sequential element margin_right_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1254]
WARNING: [Synth 8-6014] Unused sequential element margin_left_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1255]
WARNING: [Synth 8-6014] Unused sequential element margin_p_active_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1256]
WARNING: [Synth 8-6014] Unused sequential element margin_n_active_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1257]
WARNING: [Synth 8-6014] Unused sequential element wrong_addr_access_read_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1559]
WARNING: [Synth 8-6014] Unused sequential element cal_ODT_mux_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1990]
WARNING: [Synth 8-6014] Unused sequential element extended_write_r_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:2065]
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '8' to '7' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1865]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_addr_decode' (72#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:89]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_config_rom' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv:68]
	Parameter MEM0 bound to: 1 - type: integer 
	Parameter MEM1 bound to: 17 - type: integer 
	Parameter MEM2 bound to: 2 - type: integer 
	Parameter MEM3 bound to: 1 - type: integer 
	Parameter MEM4 bound to: 1 - type: integer 
	Parameter MEM5 bound to: 1 - type: integer 
	Parameter MEM6 bound to: 1 - type: integer 
	Parameter MEM7 bound to: 8 - type: integer 
	Parameter MEM8 bound to: 16 - type: integer 
	Parameter MEM9 bound to: 4 - type: integer 
	Parameter MEM10 bound to: 1 - type: integer 
	Parameter MEM11 bound to: 0 - type: integer 
	Parameter MEM12 bound to: 1 - type: integer 
	Parameter MEM13 bound to: 1 - type: integer 
	Parameter MEM14 bound to: 0 - type: integer 
	Parameter MEM15 bound to: 0 - type: integer 
	Parameter MEM16 bound to: 13'b0101101000000 
	Parameter MEM17 bound to: 13'b0001100000001 
	Parameter MEM18 bound to: 13'b0000000011000 
	Parameter MEM19 bound to: 13'b0001000000000 
	Parameter MEM20 bound to: 13'b0000000000000 
	Parameter MEM21 bound to: 13'b0010000000000 
	Parameter MEM22 bound to: 13'b0100000010100 
	Parameter MEM23 bound to: 1'b0 
	Parameter MEM24 bound to: 3'b001 
	Parameter MEM25 bound to: 1 - type: integer 
	Parameter MEM26 bound to: 1 - type: integer 
	Parameter MEM27 bound to: 1 - type: integer 
	Parameter MEM28 bound to: 0 - type: integer 
	Parameter MEM29 bound to: 1 - type: integer 
	Parameter MEM30 bound to: 1 - type: integer 
	Parameter MEM31 bound to: 1 - type: integer 
	Parameter MEM32 bound to: 1 - type: integer 
	Parameter MEM33 bound to: 1 - type: integer 
	Parameter MEM34 bound to: 0 - type: integer 
	Parameter MEM35 bound to: 2 - type: integer 
	Parameter MEM36 bound to: 0 - type: integer 
	Parameter MEM37 bound to: 2 - type: integer 
	Parameter MEM38 bound to: 1 - type: integer 
	Parameter MEM39 bound to: 20 - type: integer 
	Parameter MEM40 bound to: 4 - type: integer 
	Parameter MEM41 bound to: 4 - type: integer 
	Parameter MEM42 bound to: 4 - type: integer 
	Parameter MEM43 bound to: 41 - type: integer 
	Parameter MEM44 bound to: 0 - type: integer 
	Parameter MEM45 bound to: 1 - type: integer 
	Parameter MEM46 bound to: 0 - type: integer 
	Parameter MEM47 bound to: 1 - type: integer 
	Parameter MEM48 bound to: 79 - type: integer 
	Parameter MEM49 bound to: 0 - type: integer 
	Parameter MEM50 bound to: 1 - type: integer 
	Parameter MEM51 bound to: 1'b0 
	Parameter MEM52 bound to: 0 - type: integer 
	Parameter MEM53 bound to: 0 - type: integer 
	Parameter MEM54 bound to: 0 - type: integer 
	Parameter MEM55 bound to: 0 - type: integer 
	Parameter MEM56 bound to: 0 - type: integer 
	Parameter MEM57 bound to: 0 - type: integer 
	Parameter MEM58 bound to: 0 - type: integer 
	Parameter MEM59 bound to: 0 - type: integer 
	Parameter MEM60 bound to: 0 - type: integer 
	Parameter MEM61 bound to: 0 - type: integer 
	Parameter MEM62 bound to: 0 - type: integer 
	Parameter MEM63 bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_config_rom' (73#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_chipscope_xsdb_slave' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv:29]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_MAJOR_VERSION bound to: 2017 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000001000 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000010000010 
	Parameter C_NEXT_SLAVE bound to: 16'b0000000000000000 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000010 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_chipscope_xsdb_slave' (74#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv:29]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_xsdb_arbiter' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY_FABRIC bound to: 3000 - type: integer 
	Parameter MAX_DELAY_DBGHUB bound to: 12000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:104]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:107]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:108]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:109]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:128]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:132]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:135]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_sync' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:83]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_sync' (75#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized0' (75#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized1' (75#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized2' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 12000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized2' (75#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized3' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 12000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized3' (75#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
WARNING: [Synth 8-6014] Unused sequential element slave_rdy_r_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:155]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_xsdb_arbiter' (76#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_xsdb_bram' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:69]
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter START_ADDRESS bound to: 18 - type: integer 
	Parameter SPREAD_SHEET_VERSION bound to: 16'b0000000000000010 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_CONFIGURATION bound to: 1 - type: integer 
	Parameter MEMORY_VOLTAGE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 12 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter DQBITS bound to: 64 - type: integer 
	Parameter NIBBLE bound to: 16 - type: integer 
	Parameter BITS_PER_BYTE bound to: 8 - type: integer 
	Parameter SLOTS bound to: 0 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 833 - type: integer 
	Parameter DM_DBI_SETTING bound to: 3'b001 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter REG_CTRL_ON bound to: 0 - type: integer 
	Parameter CA_MIRROR bound to: 0 - type: integer 
	Parameter DQS_GATE bound to: 1 - type: integer 
	Parameter WRLVL bound to: 1 - type: integer 
	Parameter RDLVL bound to: 1 - type: integer 
	Parameter RDLVL_DBI bound to: 0 - type: integer 
	Parameter WR_DQS_DQ bound to: 1 - type: integer 
	Parameter WR_DQS_DM_DBI bound to: 1 - type: integer 
	Parameter WRITE_LAT bound to: 1 - type: integer 
	Parameter RDLVL_COMPLEX bound to: 1 - type: integer 
	Parameter WR_DQS_COMPLEX bound to: 1 - type: integer 
	Parameter DQS_TRACKING bound to: 1 - type: integer 
	Parameter RD_VREF bound to: 0 - type: integer 
	Parameter RD_VREF_PATTERN bound to: 2 - type: integer 
	Parameter WR_VREF bound to: 0 - type: integer 
	Parameter WR_VREF_PATTERN bound to: 2 - type: integer 
	Parameter DQS_SAMPLE_CNT bound to: 20 - type: integer 
	Parameter WRLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter RDLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter COMPLEX_LOOP_CNT bound to: 4 - type: integer 
	Parameter IODELAY_QTR_CK_TAP_CNT bound to: 41 - type: integer 
	Parameter DEBUG_MESSAGES bound to: 1'b0 
	Parameter MR0 bound to: 13'b0101101000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000011000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100111001 
	Parameter MR0_0 bound to: 9'b101000000 
	Parameter MR0_1 bound to: 9'b000000101 
	Parameter MR1_0 bound to: 9'b100000001 
	Parameter MR1_1 bound to: 9'b000000001 
	Parameter MR2_0 bound to: 9'b000011000 
	Parameter MR2_1 bound to: 9'b000000000 
	Parameter MR3_0 bound to: 9'b000000000 
	Parameter MR3_1 bound to: 9'b000000001 
	Parameter MR4_0 bound to: 9'b000000000 
	Parameter MR4_1 bound to: 9'b000000000 
	Parameter MR5_0 bound to: 9'b000000000 
	Parameter MR5_1 bound to: 9'b000000010 
	Parameter MR6_0 bound to: 9'b000010100 
	Parameter MR6_1 bound to: 9'b000000100 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter SIZE bound to: 36864 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter mem0_init_0 bound to: 9'b000010010 
	Parameter mem0_init_1 bound to: 9'b000000000 
	Parameter mem0_init_2 bound to: 9'b000000000 
	Parameter mem0_init_3 bound to: 9'b000000010 
	Parameter mem0_init_4 bound to: 9'b000000010 
	Parameter mem0_init_5 bound to: 1 - type: integer 
	Parameter mem0_init_6 bound to: 9'b000001000 
	Parameter mem0_init_7 bound to: 9'b000010000 
	Parameter mem0_init_8 bound to: 9'b000001000 
	Parameter mem0_init_9 bound to: 9'b000000001 
	Parameter mem0_init_10 bound to: 9'b000000001 
	Parameter mem0_init_11 bound to: 9'b000000001 
	Parameter mem0_init_12 bound to: 0 - type: integer 
	Parameter mem0_init_13 bound to: 9'b000000000 
	Parameter mem0_init_14 bound to: 9'b000000000 
	Parameter mem0_init_15 bound to: 9'b000000000 
	Parameter mem0_init_16 bound to: 9'b000000000 
	Parameter mem0_init_17 bound to: 9'b000000000 
	Parameter mem0_init_18 bound to: 9'b000000000 
	Parameter mem0_init_19 bound to: 9'b000000000 
	Parameter mem0_init_20 bound to: 9'b000000001 
	Parameter mem0_init_21 bound to: 9'b011010001 
	Parameter mem0_init_22 bound to: 9'b001001001 
	Parameter mem0_init_23 bound to: 9'b000001000 
	Parameter mem0_init_24 bound to: 9'b000010000 
	Parameter mem0_init_25 bound to: 9'b000110010 
	Parameter mem0_init_26 bound to: 9'b001001001 
	Parameter mem0_init_27 bound to: 9'b001001000 
	Parameter mem0_init_28 bound to: 9'b001001001 
	Parameter mem0_init_29 bound to: 9'b010100000 
	Parameter mem0_init_30 bound to: 9'b000000001 
	Parameter mem0_init_31 bound to: 9'b000010100 
	Parameter mem0_init_32 bound to: 9'b000000100 
	Parameter mem0_init_33 bound to: 9'b000000100 
	Parameter mem0_init_34 bound to: 9'b000000100 
	Parameter mem0_init_35 bound to: 9'b000101001 
	Parameter mem0_init_36 bound to: 9'b000000001 
	Parameter mem0_init_37 bound to: 9'b000000000 
	Parameter mem0_init_38 bound to: 9'b000000000 
	Parameter mem0_init_39 bound to: 9'b000000000 
	Parameter mem0_init_40 bound to: 9'b000100001 
	Parameter mem0_init_41 bound to: 9'b000000000 
	Parameter mem0_init_42 bound to: 9'b000000000 
	Parameter mem0_init_43 bound to: 9'b000000000 
	Parameter mem0_init_44 bound to: 9'b000000001 
	Parameter mem0_init_45 bound to: 9'b000000000 
	Parameter mem0_init_46 bound to: 9'b000000001 
	Parameter mem0_init_47 bound to: 9'b000000000 
	Parameter mem0_init_48 bound to: 9'b000000000 
	Parameter mem0_init_49 bound to: 9'b000000000 
	Parameter mem0_init_50 bound to: 9'b000110000 
	Parameter mem0_init_51 bound to: 9'b001000000 
	Parameter mem0_init_52 bound to: 9'b001010000 
	Parameter mem0_init_53 bound to: 9'b100111001 
	Parameter mem0_init_54 bound to: 9'b101000000 
	Parameter mem0_init_55 bound to: 9'b000000101 
	Parameter mem0_init_56 bound to: 9'b100000001 
	Parameter mem0_init_57 bound to: 9'b000000001 
	Parameter mem0_init_58 bound to: 9'b000011000 
	Parameter mem0_init_59 bound to: 9'b000000000 
	Parameter mem0_init_60 bound to: 9'b000000000 
	Parameter mem0_init_61 bound to: 9'b000000001 
	Parameter mem0_init_62 bound to: 9'b000000000 
	Parameter mem0_init_63 bound to: 9'b000000000 
	Parameter mem0_init_64 bound to: 9'b000000000 
	Parameter mem0_init_65 bound to: 9'b000000010 
	Parameter mem0_init_66 bound to: 9'b000010100 
	Parameter mem0_init_67 bound to: 9'b000000100 
	Parameter mem0_init_68 bound to: 9'b000000000 
	Parameter mem0_init_69 bound to: 9'b101000001 
	Parameter mem0_init_70 bound to: 9'b000000001 
	Parameter mem0_init_71 bound to: 9'b000000001 
	Parameter mem0_init_72 bound to: 9'b000000001 
	Parameter mem0_init_73 bound to: 9'b000000100 
	Parameter mem0_init_74 bound to: 9'b000000001 
	Parameter mem0_init_75 bound to: 9'b000001100 
	Parameter mem0_init_76 bound to: 9'b000000001 
	Parameter mem0_init_77 bound to: 9'b000000000 
	Parameter mem0_init_78 bound to: 9'b000000000 
	Parameter mem0_init_79 bound to: 9'b000000000 
	Parameter mem0_init_80 bound to: 9'b000000000 
	Parameter mem0_init_81 bound to: 9'b000000000 
	Parameter mem0_init_82 bound to: 9'b000000000 
	Parameter mem0_init_83 bound to: 9'b000000000 
	Parameter mem0_init_84 bound to: 9'b000000000 
	Parameter mem0_init_85 bound to: 9'b000000000 
	Parameter mem0_init_86 bound to: 9'b000000000 
	Parameter mem0_init_87 bound to: 9'b000000000 
	Parameter mem0_init_88 bound to: 9'b000000000 
	Parameter mem0_init_89 bound to: 9'b000000000 
	Parameter mem0_init_90 bound to: 9'b000000000 
	Parameter mem0_init_91 bound to: 9'b000000000 
	Parameter mem0_init_92 bound to: 9'b000000000 
	Parameter mem0_init_93 bound to: 9'b000000000 
	Parameter mem0_init_94 bound to: 9'b000000000 
	Parameter mem0_init_95 bound to: 9'b000000000 
	Parameter mem0_init_96 bound to: 9'b000000000 
	Parameter mem0_init_97 bound to: 9'b000000000 
	Parameter mem0_init_98 bound to: 9'b000000000 
	Parameter mem0_init_99 bound to: 9'b000000000 
	Parameter mem0_init_100 bound to: 9'b000000000 
	Parameter mem0_init_101 bound to: 9'b000000000 
	Parameter mem0_init_102 bound to: 9'b000000000 
	Parameter mem0_init_103 bound to: 9'b000000000 
	Parameter mem0_init_104 bound to: 9'b000000000 
	Parameter mem0_init_105 bound to: 9'b000000000 
	Parameter mem0_init_106 bound to: 9'b000000000 
	Parameter mem0_init_107 bound to: 9'b000000000 
	Parameter mem0_init_108 bound to: 9'b000000000 
	Parameter mem0_init_109 bound to: 9'b000000000 
	Parameter mem0_init_110 bound to: 9'b000000000 
	Parameter mem0_init_111 bound to: 9'b000000000 
	Parameter mem0_init_112 bound to: 9'b000000000 
	Parameter mem0_init_113 bound to: 9'b000000000 
	Parameter mem0_init_114 bound to: 9'b000000000 
	Parameter mem0_init_115 bound to: 9'b000000000 
	Parameter mem0_init_116 bound to: 9'b000000000 
	Parameter mem0_init_117 bound to: 9'b000000000 
	Parameter mem0_init_118 bound to: 9'b000000000 
	Parameter mem0_init_119 bound to: 9'b000000000 
	Parameter mem0_init_120 bound to: 9'b000000000 
	Parameter mem0_init_121 bound to: 9'b000000000 
	Parameter mem0_init_122 bound to: 9'b000000000 
	Parameter mem0_init_123 bound to: 9'b000000000 
	Parameter mem0_init_124 bound to: 9'b000000000 
	Parameter mem0_init_125 bound to: 9'b000000000 
	Parameter mem0_init_126 bound to: 9'b000000000 
	Parameter mem0_init_127 bound to: 9'b000000000 
	Parameter mem0_init_128 bound to: 9'b000000000 
	Parameter mem0_init_129 bound to: 9'b000000000 
	Parameter mem0_init_130 bound to: 9'b000000000 
	Parameter mem0_init_131 bound to: 9'b000000000 
	Parameter mem0_init_132 bound to: 9'b000000000 
	Parameter mem0_init_133 bound to: 9'b000000000 
	Parameter mem0_init_134 bound to: 9'b000000000 
	Parameter mem0_init_135 bound to: 9'b000000000 
	Parameter mem0_init_136 bound to: 9'b000000000 
	Parameter mem0_init_137 bound to: 9'b000000000 
	Parameter mem0_init_138 bound to: 9'b000000000 
	Parameter mem0_init_139 bound to: 9'b000000000 
	Parameter mem0_init_140 bound to: 9'b000000000 
	Parameter mem0_init_141 bound to: 9'b000000000 
	Parameter mem0_init_142 bound to: 9'b000000000 
	Parameter mem0_init_143 bound to: 9'b000000000 
	Parameter mem0_init_144 bound to: 9'b000000000 
	Parameter mem0_init_145 bound to: 9'b000000000 
	Parameter mem0_init_146 bound to: 9'b000000000 
	Parameter mem0_init_147 bound to: 9'b000000000 
	Parameter mem0_init_148 bound to: 9'b000000000 
	Parameter mem0_init_149 bound to: 9'b000000000 
	Parameter mem0_init_150 bound to: 9'b000000000 
	Parameter mem0_init_151 bound to: 9'b000000000 
	Parameter mem0_init_152 bound to: 9'b000000000 
	Parameter mem0_init_153 bound to: 9'b000000000 
	Parameter mem0_init_154 bound to: 9'b000000000 
	Parameter mem0_init_155 bound to: 9'b000000000 
	Parameter mem0_init_156 bound to: 9'b000000000 
	Parameter mem0_init_157 bound to: 9'b000000000 
	Parameter mem0_init_158 bound to: 9'b000000000 
	Parameter mem0_init_159 bound to: 9'b000000000 
	Parameter mem0_init_160 bound to: 9'b000000000 
	Parameter mem0_init_161 bound to: 9'b000000000 
	Parameter mem0_init_162 bound to: 9'b000000000 
	Parameter mem0_init_163 bound to: 9'b000000000 
	Parameter mem0_init_164 bound to: 9'b000000000 
	Parameter mem0_init_165 bound to: 9'b000000000 
	Parameter mem0_init_166 bound to: 9'b000000000 
	Parameter mem0_init_167 bound to: 9'b000000000 
	Parameter mem0_init_168 bound to: 9'b000000000 
	Parameter mem0_init_169 bound to: 9'b000000000 
	Parameter mem0_init_170 bound to: 9'b000000000 
	Parameter mem0_init_171 bound to: 9'b000000000 
	Parameter mem0_init_172 bound to: 9'b000000000 
	Parameter mem0_init_173 bound to: 9'b000000000 
	Parameter mem0_init_174 bound to: 9'b000000000 
	Parameter mem0_init_175 bound to: 9'b000000000 
	Parameter mem0_init_176 bound to: 9'b000000000 
	Parameter mem0_init_177 bound to: 9'b000000000 
	Parameter mem0_init_178 bound to: 9'b000000000 
	Parameter mem0_init_179 bound to: 9'b000000000 
	Parameter mem0_init_180 bound to: 9'b000000000 
	Parameter mem0_init_181 bound to: 9'b000000000 
	Parameter mem0_init_182 bound to: 9'b000000000 
	Parameter mem0_init_183 bound to: 9'b000000000 
	Parameter mem0_init_184 bound to: 9'b000000000 
	Parameter mem0_init_185 bound to: 9'b000000000 
	Parameter mem0_init_186 bound to: 9'b000000000 
	Parameter mem0_init_187 bound to: 9'b000000000 
	Parameter mem0_init_188 bound to: 9'b000000000 
	Parameter mem0_init_189 bound to: 9'b000000000 
	Parameter mem0_init_190 bound to: 9'b000000000 
	Parameter mem0_init_191 bound to: 9'b000000000 
	Parameter mem0_init_192 bound to: 9'b000000000 
	Parameter mem0_init_193 bound to: 9'b000000000 
	Parameter mem0_init_194 bound to: 9'b000000000 
	Parameter mem0_init_195 bound to: 9'b000000000 
	Parameter mem0_init_196 bound to: 9'b000000000 
	Parameter mem0_init_197 bound to: 9'b000000000 
	Parameter mem0_init_198 bound to: 9'b000000000 
	Parameter mem0_init_199 bound to: 9'b000000000 
	Parameter mem0_init_200 bound to: 9'b000000000 
	Parameter mem0_init_201 bound to: 9'b000000000 
	Parameter mem0_init_202 bound to: 9'b000000000 
	Parameter mem0_init_203 bound to: 9'b000000000 
	Parameter mem0_init_204 bound to: 9'b000000000 
	Parameter mem0_init_205 bound to: 9'b000000000 
	Parameter mem0_init_206 bound to: 9'b000000000 
	Parameter mem0_init_207 bound to: 9'b000000000 
	Parameter mem0_init_208 bound to: 9'b000000000 
	Parameter mem0_init_209 bound to: 9'b000000000 
	Parameter mem0_init_210 bound to: 9'b000000000 
	Parameter mem0_init_211 bound to: 9'b000000000 
	Parameter mem0_init_212 bound to: 9'b000000000 
	Parameter mem0_init_213 bound to: 9'b000000000 
	Parameter mem0_init_214 bound to: 9'b000000000 
	Parameter mem0_init_215 bound to: 9'b000000000 
	Parameter mem0_init_216 bound to: 9'b000000000 
	Parameter mem0_init_217 bound to: 9'b000000000 
	Parameter mem0_init_218 bound to: 9'b000000000 
	Parameter mem0_init_219 bound to: 9'b000000000 
	Parameter mem0_init_220 bound to: 9'b000000000 
	Parameter mem0_init_221 bound to: 9'b000000000 
	Parameter mem0_init_222 bound to: 9'b000000000 
	Parameter mem0_init_223 bound to: 9'b000000000 
	Parameter mem0_init_224 bound to: 9'b000000000 
	Parameter mem0_init_225 bound to: 9'b000000000 
	Parameter mem0_init_226 bound to: 9'b000000000 
	Parameter mem0_init_227 bound to: 9'b000000000 
	Parameter mem0_init_228 bound to: 9'b000000000 
	Parameter mem0_init_229 bound to: 9'b000000000 
	Parameter mem0_init_230 bound to: 9'b000000000 
	Parameter mem0_init_231 bound to: 9'b000000000 
	Parameter mem0_init_232 bound to: 9'b000000000 
	Parameter mem0_init_233 bound to: 9'b000000000 
	Parameter mem0_init_234 bound to: 9'b000000000 
	Parameter mem0_init_235 bound to: 9'b000000000 
	Parameter mem0_init_236 bound to: 9'b000000000 
	Parameter mem0_init_237 bound to: 9'b000000000 
	Parameter mem0_init_238 bound to: 9'b000000000 
	Parameter mem0_init_239 bound to: 9'b000000000 
	Parameter mem0_init_240 bound to: 9'b000000000 
	Parameter mem0_init_241 bound to: 9'b000000000 
	Parameter mem0_init_242 bound to: 9'b000000000 
	Parameter mem0_init_243 bound to: 9'b000000000 
	Parameter mem0_init_244 bound to: 9'b000000000 
	Parameter mem0_init_245 bound to: 9'b000000000 
	Parameter mem0_init_246 bound to: 9'b000000000 
	Parameter mem0_init_247 bound to: 9'b000000000 
	Parameter mem0_init_248 bound to: 9'b000000000 
	Parameter mem0_init_249 bound to: 9'b000000000 
	Parameter mem0_init_250 bound to: 9'b000000000 
	Parameter mem0_init_251 bound to: 9'b000000000 
	Parameter mem0_init_252 bound to: 9'b000000000 
	Parameter mem0_init_253 bound to: 9'b000000000 
	Parameter mem0_init_254 bound to: 9'b000000000 
	Parameter mem0_init_255 bound to: 9'b000000000 
	Parameter INIT_BRAM0 bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001100000000001000000100000000001000000001000000001101000001000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000011000000000001100000001000000101101000000100111001001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101001000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000010000000001000001001001011010001000000001000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001100000000001000000100000000001000000001000000001101000001000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000011000000000001100000001000000101101000000100111001001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101001000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000010000000001000001001001011010001000000001000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cfg_mem_mod' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:66]
	Parameter SIZE bound to: 36864 - type: integer 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001100000000001000000100000000001000000001000000001101000001000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000011000000000001100000001000000101101000000100111001001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101001000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000010000000001000001001001011010001000000001000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_INT bound to: 12 - type: integer 
	Parameter ADDR_MSB bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_bram_tdp' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:174]
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001100000000001000000100000000001000000001000000001101000001000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000011000000000001100000001000000101101000000100111001001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101001000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000010000000001000001001001011010001000000001000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_bram_tdp' (77#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:174]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cfg_mem_mod' (78#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_xsdb_bram' (79#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:69]
WARNING: [Synth 8-6014] Unused sequential element init_cal_DMOut_n_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal.sv:2006]
WARNING: [Synth 8-6014] Unused sequential element init_cal_DQOut_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal.sv:2007]
WARNING: [Synth 8-6014] Unused sequential element init_cal_inv_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal.sv:1517]
WARNING: [Synth 8-6014] Unused sequential element init_cal_mrs_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal.sv:1518]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal' (80#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_pi' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_pi.sv:68]
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter DBYTES_PI bound to: 8 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter RL bound to: 18 - type: integer 
	Parameter WL bound to: 11 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RDSTAGES bound to: 0 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_pi.sv:158]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_rd_en' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:68]
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RL bound to: 18 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter rdcs_msb bound to: 26 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:116]
WARNING: [Synth 8-6014] Unused sequential element rdcs_rdcas_lsb_slot0_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:196]
WARNING: [Synth 8-6014] Unused sequential element calDone_dly_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:208]
WARNING: [Synth 8-6014] Unused sequential element rdcs0_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:191]
WARNING: [Synth 8-6014] Unused sequential element rdcs1_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:192]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_rd_en' (81#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_read' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_read.sv:68]
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter RL bound to: 18 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter READ_LAT_FIFO_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_read' (82#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_read.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_write' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_write.sv:68]
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter WL bound to: 11 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter WRQ_MSB bound to: 13 - type: integer 
	Parameter ALL_WR_LATENCY bound to: 11 - type: integer 
	Parameter FABRIC_CASSLOT0 bound to: 0 - type: integer 
	Parameter FABRIC_CASSLOT2 bound to: 1 - type: integer 
	Parameter OFFSET_CASSLOT0 bound to: 3 - type: integer 
	Parameter OFFSET_CASSLOT2 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_wr_byte' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv:68]
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_wr_bit' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:68]
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_wr_bit' (83#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_wr_byte' (84#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv:68]
WARNING: [Synth 8-6014] Unused sequential element cs0_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_write.sv:224]
WARNING: [Synth 8-6014] Unused sequential element cs1_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_write.sv:225]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrQ_out_reg[0]' and it is trimmed from '10' to '3' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_write.sv:217]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_write' (85#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_write.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_pi' (86#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_pi.sv:68]
WARNING: [Synth 8-6014] Unused sequential element cal_dbi_rd_r_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_top.sv:681]
WARNING: [Synth 8-6014] Unused sequential element cal_dbi_wr_r_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_top.sv:684]
WARNING: [Synth 8-6014] Unused sequential element mc_C7_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_top.sv:747]
WARNING: [Synth 8-6014] Unused sequential element mc_PARMod_int5_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_top.sv:834]
WARNING: [Synth 8-6014] Unused sequential element cal_PAR_int5_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_top.sv:837]
WARNING: [Synth 8-6014] Unused sequential element mcal_C_dly_reg[0] was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_top.sv:871]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_top' (87#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_top.sv:69]
WARNING: [Synth 8-689] width (3) of port connection 'winRank' does not match port width (2) of module 'ddr4_v2_2_7_cal_top' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/ip_top/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4.sv:893]
INFO: [Synth 8-6157] synthesizing module 'vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu.sv:89]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu.sv:114]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu.sv:115]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu.sv:116]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu.sv:117]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu.sv:118]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu.sv:121]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu.sv:122]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu.sv:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu.sv:172]
INFO: [Synth 8-6157] synthesizing module 'vcu_ddr4_controller_v1_0_1_ddr4_0_microblaze_mcs' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_0/synth/vcu_ddr4_controller_v1_0_1_ddr4_0_microblaze_mcs.v:60]
INFO: [Synth 8-6157] synthesizing module 'bd_eef4' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/synth/bd_eef4.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_eef4_dlmb_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_3/synth/bd_eef4_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_3/synth/bd_eef4_dlmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787' bound to instance 'POR_FF_I' of component 'FDS' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (88#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (89#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_eef4_dlmb_0' (90#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_3/synth/bd_eef4_dlmb_0.vhd:89]
WARNING: [Synth 8-7023] instance 'dlmb' of module 'bd_eef4_dlmb_0' has 25 connections declared, but only 24 given [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/synth/bd_eef4.v:259]
INFO: [Synth 8-638] synthesizing module 'bd_eef4_dlmb_cntlr_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_4/synth/bd_eef4_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3119' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_4/synth/bd_eef4_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask' (91#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (92#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (93#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'bd_eef4_dlmb_cntlr_0' (94#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_4/synth/bd_eef4_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_eef4_ilmb_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_2/synth/bd_eef4_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_2/synth/bd_eef4_ilmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787' bound to instance 'POR_FF_I' of component 'FDS' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (94#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_eef4_ilmb_0' (95#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_2/synth/bd_eef4_ilmb_0.vhd:89]
WARNING: [Synth 8-7023] instance 'ilmb' of module 'bd_eef4_ilmb_0' has 25 connections declared, but only 24 given [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/synth/bd_eef4.v:307]
INFO: [Synth 8-638] synthesizing module 'bd_eef4_ilmb_cntlr_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_5/synth/bd_eef4_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3119' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_5/synth/bd_eef4_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask__parameterized0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask__parameterized0' (95#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (95#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (95#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'bd_eef4_ilmb_cntlr_0' (96#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_5/synth/bd_eef4_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_eef4_iomodule_0_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_10/synth/bd_eef4_iomodule_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8386' bound to instance 'U0' of component 'iomodule' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_10/synth/bd_eef4_iomodule_0_0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'iomodule' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8589]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8877]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8892]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8219' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8920]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_pselect_mask' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8234]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_pselect_mask' (97#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8234]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8219' bound to instance 'pselect_mask_io' of component 'pselect_mask' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8951]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_pselect_mask__parameterized0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8234]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_pselect_mask__parameterized0' (97#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8234]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6763' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:9095]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6968]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I1' of component 'FIT_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7607]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (98#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I2' of component 'FIT_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I3' of component 'FIT_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7653]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I4' of component 'FIT_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7676]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I1' of component 'PIT_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7714]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3946]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (99#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3946]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I2' of component 'PIT_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7752]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I3' of component 'PIT_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7790]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I4' of component 'PIT_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7828]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I1' of component 'GPO_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7855]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (100#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I2' of component 'GPO_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7874]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I3' of component 'GPO_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7893]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I4' of component 'GPO_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7912]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I1' of component 'GPI_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7934]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (101#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I2' of component 'GPI_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7949]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I3' of component 'GPI_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7964]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I4' of component 'GPI_Module' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7979]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3026' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8020]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3072]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:998]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_MB_FDR' (102#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (103#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3072]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (104#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6968]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (105#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8589]
INFO: [Synth 8-256] done synthesizing module 'bd_eef4_iomodule_0_0' (106#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_10/synth/bd_eef4_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_eef4_lmb_bram_I_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_6/synth/bd_eef4_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_eef4_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     19.660986 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_6/synth/bd_eef4_lmb_bram_I_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'bd_eef4_lmb_bram_I_0' (117#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_6/synth/bd_eef4_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7023] instance 'lmb_bram_I' of module 'bd_eef4_lmb_bram_I_0' has 16 connections declared, but only 14 given [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/synth/bd_eef4.v:375]
INFO: [Synth 8-638] synthesizing module 'bd_eef4_microblaze_I_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_0/synth/bd_eef4_microblaze_I_0.vhd:118]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_eef4_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f8c3/hdl/microblaze_v11_0_vh_rfs.vhd:162743' bound to instance 'U0' of component 'MicroBlaze' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_0/synth/bd_eef4_microblaze_I_0.vhd:809]
INFO: [Synth 8-256] done synthesizing module 'bd_eef4_microblaze_I_0' (168#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_0/synth/bd_eef4_microblaze_I_0.vhd:118]
WARNING: [Synth 8-7023] instance 'microblaze_I' of module 'bd_eef4_microblaze_I_0' has 54 connections declared, but only 53 given [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/synth/bd_eef4.v:392]
INFO: [Synth 8-638] synthesizing module 'bd_eef4_rst_0_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_1/synth/bd_eef4_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_1/synth/bd_eef4_rst_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (169#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (170#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (171#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (172#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (173#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (174#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_eef4_rst_0_0' (175#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_1/synth/bd_eef4_rst_0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_0' of module 'bd_eef4_rst_0_0' has 10 connections declared, but only 8 given [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/synth/bd_eef4.v:446]
INFO: [Synth 8-638] synthesizing module 'bd_eef4_second_dlmb_cntlr_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_7/synth/bd_eef4_second_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3119' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_7/synth/bd_eef4_second_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized3' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized3' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask__parameterized1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask__parameterized1' (175#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized3' (175#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized3' (175#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'bd_eef4_second_dlmb_cntlr_0' (176#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_7/synth/bd_eef4_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_eef4_second_ilmb_cntlr_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_8/synth/bd_eef4_second_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3119' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_8/synth/bd_eef4_second_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized5' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized5' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask__parameterized2' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask__parameterized2' (176#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized5' (176#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized5' (176#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'bd_eef4_second_ilmb_cntlr_0' (177#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_8/synth/bd_eef4_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_eef4_second_lmb_bram_I_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_9/synth/bd_eef4_second_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_eef4_second_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     17.246228 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_9/synth/bd_eef4_second_lmb_bram_I_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'bd_eef4_second_lmb_bram_I_0' (178#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_9/synth/bd_eef4_second_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7023] instance 'second_lmb_bram_I' of module 'bd_eef4_second_lmb_bram_I_0' has 16 connections declared, but only 14 given [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/synth/bd_eef4.v:498]
INFO: [Synth 8-6155] done synthesizing module 'bd_eef4' (179#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/synth/bd_eef4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'vcu_ddr4_controller_v1_0_1_ddr4_0_microblaze_mcs' (180#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_0/synth/vcu_ddr4_controller_v1_0_1_ddr4_0_microblaze_mcs.v:60]
WARNING: [Synth 8-7023] instance 'mcs0' of module 'vcu_ddr4_controller_v1_0_1_ddr4_0_microblaze_mcs' has 40 connections declared, but only 11 given [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu.sv:227]
INFO: [Synth 8-6155] done synthesizing module 'vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu' (181#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu.sv:89]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized4' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 10000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized4' (181#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized5' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized5' (181#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized6' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized6' (181#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized7' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 10000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized7' (181#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized8' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized8' (181#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized9' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_7_cal_sync__parameterized9' (181#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4' (182#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/ip_top/vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4.sv:162]
INFO: [Synth 8-6155] done synthesizing module 'vcu_ddr4_controller_v1_0_1_ddr4_0' (183#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/ip_top/vcu_ddr4_controller_v1_0_1_ddr4_0.sv:73]
WARNING: [Synth 8-3848] Net c0_ddr4_ck_p in module/entity SdramPhyUltrascale_0_1 does not have driver. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/SdramPhyUltrascale_0.vhd:240]
WARNING: [Synth 8-3848] Net c0_ddr4_ck_n in module/entity SdramPhyUltrascale_0_1 does not have driver. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/SdramPhyUltrascale_0.vhd:241]
WARNING: [Synth 8-3848] Net c0_ddr4_ras_n in module/entity SdramPhyUltrascale_0_1 does not have driver. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/SdramPhyUltrascale_0.vhd:248]
WARNING: [Synth 8-3848] Net c0_ddr4_cas_n in module/entity SdramPhyUltrascale_0_1 does not have driver. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/SdramPhyUltrascale_0.vhd:249]
WARNING: [Synth 8-3848] Net c0_ddr4_we_n in module/entity SdramPhyUltrascale_0_1 does not have driver. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/SdramPhyUltrascale_0.vhd:250]
WARNING: [Synth 8-3848] Net c0_ddr4_addr in module/entity SdramPhyUltrascale_0_1 does not have driver. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/SdramPhyUltrascale_0.vhd:251]
WARNING: [Synth 8-3848] Net c0_ddr4_dm in module/entity SdramPhyUltrascale_0_1 does not have driver. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/SdramPhyUltrascale_0.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'SdramPhyUltrascale_0_1' (184#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/SdramPhyUltrascale_0.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'DDR4Ctrl_1' (185#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/DDR4Ctrl.vhd:551]
INFO: [Synth 8-6155] done synthesizing module 'vcu_ddr4_controller_v1_0_1_ba317' (186#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/vcu_ddr4_controller_v1_0_1_ba317.v:69]
WARNING: [Synth 8-7023] instance 'inst' of module 'vcu_ddr4_controller_v1_0_1_ba317' has 173 connections declared, but only 172 given [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/synth/design_1_vcu_ddr4_controller_0_0.v:602]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vcu_ddr4_controller_0_0' (187#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/synth/design_1_vcu_ddr4_controller_0_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:22 ; elapsed = 00:03:03 . Memory (MB): peak = 3055.348 ; gain = 469.773 ; free physical = 88498 ; free virtual = 496517
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:03:06 . Memory (MB): peak = 3055.348 ; gain = 469.773 ; free physical = 90397 ; free virtual = 498427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:25 ; elapsed = 00:03:06 . Memory (MB): peak = 3055.348 ; gain = 469.773 ; free physical = 90403 ; free virtual = 498433
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 980 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/design_1_vcu_ddr4_controller_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/design_1_vcu_ddr4_controller_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/par/vcu_ddr4_controller_v1_0_1_ddr4_0.xdc] for cell 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/par/vcu_ddr4_controller_v1_0_1_ddr4_0.xdc:258]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/par/vcu_ddr4_controller_v1_0_1_ddr4_0.xdc:265]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/par/vcu_ddr4_controller_v1_0_1_ddr4_0.xdc:266]
Finished Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/par/vcu_ddr4_controller_v1_0_1_ddr4_0.xdc] for cell 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/par/vcu_ddr4_controller_v1_0_1_ddr4_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_vcu_ddr4_controller_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_vcu_ddr4_controller_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_0/bd_eef4_microblaze_I_0.xdc] for cell 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_0/bd_eef4_microblaze_I_0.xdc] for cell 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_0/bd_eef4_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_vcu_ddr4_controller_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_vcu_ddr4_controller_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_1/bd_eef4_rst_0_0_board.xdc] for cell 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_1/bd_eef4_rst_0_0_board.xdc] for cell 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_1/bd_eef4_rst_0_0.xdc] for cell 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_1/bd_eef4_rst_0_0.xdc] for cell 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_2/bd_eef4_ilmb_0.xdc] for cell 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_2/bd_eef4_ilmb_0.xdc] for cell 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_3/bd_eef4_dlmb_0.xdc] for cell 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_3/bd_eef4_dlmb_0.xdc] for cell 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_10/bd_eef4_iomodule_0_0_board.xdc] for cell 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/bd_0/ip/ip_10/bd_eef4_iomodule_0_0_board.xdc] for cell 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3686.711 ; gain = 13.875 ; free physical = 75918 ; free virtual = 484867
Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_vcu_ddr4_controller_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_vcu_ddr4_controller_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/constraints/ba317_ddr4_controller.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/constraints/ba317_ddr4_controller.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3704.707 ; gain = 0.000 ; free physical = 76675 ; free virtual = 485675
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 710 instances were transformed.
  BUFG => BUFGCE: 9 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 170 instances
  FDS => FDSE: 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 189 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 46 instances
  RAMB18E1 => RAMB18E2: 10 instances
  RAMB36E1 => RAMB36E2: 85 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3713.617 ; gain = 8.910 ; free physical = 76133 ; free virtual = 485377
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:41 ; elapsed = 00:04:58 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 83048 ; free virtual = 492585
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:41 ; elapsed = 00:04:58 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 83082 ; free virtual = 492619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0. (constraint file  /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0. (constraint file  /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0. (constraint file  /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0. (constraint file  /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0. (constraint file  /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst. (constraint file  /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1/dont_touch.xdc, line 81).
Applied set_property DONT_TOUCH = true for inst. (constraint file  /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1/dont_touch.xdc, line 85).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:43 ; elapsed = 00:05:00 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 83566 ; free virtual = 493147
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'SdramReorderRW'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'SdramDummyRead'
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '15' to '14' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-802] inferred FSM for state register 'cplx_state_reg' in module 'ddr4_v2_2_7_cal_cplx'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'ddr4_v2_2_7_cal_cplx'
INFO: [Synth 8-5544] ROM "cplx_state_update_logs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cplx_state_wr_cal_dm_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cplx_state_wr_cal_wr_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cplx_state_rd_cal_wr_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cplx_state_init" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cplx_state_wr_cal_rd_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cplx_state_rd_cal_rd_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seq_state_init_col" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seq_state_init_bg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seq_state_inc_bg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seq_state_init_row" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seq_state_inc_row" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seq_state_issue_prea" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seq_state_issue_act" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seq_state_issue_cas" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seq_state_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs0_low_reg[31:0]' into 'clb2phy_wrcs0_low_reg[31:0]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1168]
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs1_low_reg[31:0]' into 'clb2phy_wrcs1_low_reg[31:0]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1169]
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs0_upp_reg[31:0]' into 'clb2phy_wrcs0_upp_reg[31:0]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1172]
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs1_upp_reg[31:0]' into 'clb2phy_wrcs1_upp_reg[31:0]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1173]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_a_dly_reg' and it is trimmed from '32' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1356]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_b_dly_reg' and it is trimmed from '32' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1359]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_b_a_dly_reg' and it is trimmed from '32' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1362]
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '7' to '6' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1865]
INFO: [Synth 8-4471] merging register 'init_cal_RAS_n_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal.sv:1998]
INFO: [Synth 8-4471] merging register 'init_cal_WE_n_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal.sv:1999]
INFO: [Synth 8-4471] merging register 'init_cal_ODT_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal.sv:2008]
INFO: [Synth 8-4471] merging register 'init_cal_PAR_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal.sv:2009]
INFO: [Synth 8-5587] ROM size for "init_cal_ADR" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "init_cal_BA" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "init_cal_CKE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "initDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-6904] The RAM "GenFifoRAM:/MemA_reg" of size (depth=4 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "GenFifoRAM__parameterized0:/MemA_reg" of size (depth=64 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dpram:/Datas_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                               00
*
                  iSTATE |                             0010 |                               11
                 iSTATE2 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'SdramReorderRW'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                e_normal |                               00 |                               00
               e_dummyrd |                               01 |                               01
         e_firstrealread |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'SdramDummyRead'
INFO: [Synth 8-6904] The RAM "GenFifoRAM__parameterized1:/MemA_reg" of size (depth=64 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SEQ_IDLE |                             0000 |                             0000
            SEQ_INIT_ROW |                             0001 |                             0001
            SEQ_INIT_COL |                             0010 |                             0010
           SEQ_ISSUE_ACT |                             0011 |                             0011
            SEQ_ACT_WAIT |                             0100 |                             0100
              SEQ_INC_BG |                             0101 |                             0101
             SEQ_INIT_BG |                             0110 |                             0110
           SEQ_ISSUE_CAS |                             0111 |                             0111
            SEQ_CAS_WAIT |                             1000 |                             1001
           SEQ_INIT_PREA |                             1001 |                             1010
          SEQ_ISSUE_PREA |                             1010 |                             1011
           SEQ_PREA_WAIT |                             1011 |                             1100
            SEQ_INC_PREA |                             1100 |                             1101
                SEQ_DONE |                             1101 |                             1111
             SEQ_INC_ROW |                             1110 |                             1110
            SEQ_GAP_WAIT |                             1111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_7_cal_cplx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
         WR_CAL_WR_START |                             0010 |                             0110
     WR_CAL_WR_WAIT_DONE |                             0011 |                             0111
         WR_CAL_DM_START |                             0100 |                             1000
     WR_CAL_DM_WAIT_DONE |                             0101 |                             1001
         WR_CAL_RD_START |                             0110 |                             1010
     WR_CAL_RD_WAIT_DONE |                             0111 |                             1011
         RD_CAL_WR_START |                             1000 |                             0010
     RD_CAL_WR_WAIT_DONE |                             1001 |                             0011
         RD_CAL_RD_START |                             1010 |                             0100
     RD_CAL_RD_WAIT_DONE |                             1011 |                             0101
             UPDATE_LOGS |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cplx_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_7_cal_cplx'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ddr4_v2_2_7_bram_tdp:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "ddr4_v2_2_7_bram_tdp:/mem_reg"
INFO: [Synth 8-3971] The signal "ddr4_v2_2_7_bram_tdp:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:04 ; elapsed = 00:05:24 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 94093 ; free virtual = 502637
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I2'
INFO: [Synth 8-223] decloning instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I3'
INFO: [Synth 8-223] decloning instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I4'

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |BurstGenCmd                                     |           4|      7400|
|2     |BurstGenWr__GC0                                 |           1|      5177|
|3     |BurstGenWr__parameterized1__GC0                 |           1|      5177|
|4     |BurstGenRd__GC0                                 |           1|      3679|
|5     |BurstGenRd__parameterized1__GC0                 |           1|      3629|
|6     |ddr4_phy_v2_2_0_pll__GC0                        |           1|        10|
|7     |vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4__GC0 |           1|      7058|
|8     |ddr4_v2_2_7_cal_addr_decode__GB0                |           1|     46253|
|9     |ddr4_v2_2_7_cal_addr_decode__GB1                |           1|     18320|
|10    |ddr4_v2_2_7_cal__GC0                            |           1|      3515|
|11    |ddr4_v2_2_7_cal_pi__GB0                         |           1|     27784|
|12    |ddr4_v2_2_7_cal_pi__GB1                         |           1|      9324|
|13    |ddr4_v2_2_7_cal_pi__GB2                         |           1|     13986|
|14    |ddr4_v2_2_7_cal_pi__GB3                         |           1|     13986|
|15    |ddr4_v2_2_7_cal_pi__GB4                         |           1|     18649|
|16    |ddr4_v2_2_7_cal_top__GC0                        |           1|      3518|
|17    |vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4__GC0     |           1|     15666|
|18    |SdramPhyUltrascale_0_1__GC0                     |           1|        13|
|19    |DDR4Ctrl_1__GCB0                                |           1|     37109|
|20    |DDR4Ctrl_1__GCB1                                |           1|     19260|
|21    |vcu_ddr4_controller_v1_0_1_ba317__GC0           |           1|         3|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register phy2clb_rd_dq_r1_reg [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/phy/vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4.sv:1002]
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 12    
	   3 Input     30 Bit       Adders := 112   
	   2 Input     25 Bit       Adders := 5     
	   2 Input     18 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 16    
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 53    
	   3 Input      9 Bit       Adders := 10    
	   2 Input      8 Bit       Adders := 35    
	   3 Input      8 Bit       Adders := 10    
	   2 Input      7 Bit       Adders := 51    
	   3 Input      7 Bit       Adders := 41    
	   2 Input      6 Bit       Adders := 162   
	   2 Input      5 Bit       Adders := 26    
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 66    
	   2 Input      3 Bit       Adders := 33    
	   4 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 11    
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   2 Input    512 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 3     
	   2 Input      7 Bit         XORs := 20    
	   2 Input      1 Bit         XORs := 667   
	   3 Input      1 Bit         XORs := 11    
	   4 Input      1 Bit         XORs := 16    
+---XORs : 
	               17 Bit    Wide XORs := 16    
	                2 Bit    Wide XORs := 16    
+---Registers : 
	             4096 Bit    Registers := 1     
	             1040 Bit    Registers := 1     
	              512 Bit    Registers := 11    
	              256 Bit    Registers := 15    
	              160 Bit    Registers := 2     
	              144 Bit    Registers := 1     
	              136 Bit    Registers := 1     
	              128 Bit    Registers := 10    
	              104 Bit    Registers := 5     
	               64 Bit    Registers := 32    
	               60 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 16    
	               42 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 71    
	               31 Bit    Registers := 16    
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 25    
	               24 Bit    Registers := 73    
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 128   
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 26    
	               16 Bit    Registers := 42    
	               15 Bit    Registers := 11    
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 29    
	               11 Bit    Registers := 25    
	               10 Bit    Registers := 30    
	                9 Bit    Registers := 156   
	                8 Bit    Registers := 243   
	                7 Bit    Registers := 144   
	                6 Bit    Registers := 95    
	                5 Bit    Registers := 85    
	                4 Bit    Registers := 38    
	                3 Bit    Registers := 74    
	                2 Bit    Registers := 360   
	                1 Bit    Registers := 1546  
+---RAMs : 
	              36K Bit         RAMs := 1     
	              704 Bit         RAMs := 1     
	              256 Bit         RAMs := 10    
	               64 Bit         RAMs := 5     
	               24 Bit         RAMs := 10    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	   2 Input    256 Bit        Muxes := 15    
	  16 Input    144 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 3     
	  16 Input    136 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 10    
	  50 Input    128 Bit        Muxes := 4     
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    110 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 31    
	  50 Input     64 Bit        Muxes := 5     
	   3 Input     64 Bit        Muxes := 8     
	  50 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	  50 Input     48 Bit        Muxes := 2     
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 80    
	  32 Input     32 Bit        Muxes := 1     
	  50 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 32    
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 15    
	   4 Input     24 Bit        Muxes := 72    
	   2 Input     24 Bit        Muxes := 72    
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 18    
	   2 Input     17 Bit        Muxes := 27    
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 242   
	  16 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 8     
	   6 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 9     
	   3 Input     14 Bit        Muxes := 1     
	  64 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 91    
	   2 Input     11 Bit        Muxes := 32    
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 79    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 98    
	   5 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 31    
	 188 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 109   
	 188 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 23    
	   4 Input      5 Bit        Muxes := 10    
	  25 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 32    
	  13 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 62    
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 42    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1469  
	  16 Input      1 Bit        Muxes := 17    
	  13 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 6     
	  50 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 10    
	  32 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register phy2clb_rd_dq_r1_reg [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/ip_1/rtl/phy/vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4.sv:1002]
Hierarchical RTL Component report 
Module GenFifoCtrl__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 4     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	                7 Bit    Registers := 10    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module GenFifoRAM__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RamDistributed__1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module BurstGenPipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module dpram__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               24 Bit         RAMs := 1     
Module FifoShift__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module BurstGenPipe__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module RateMeasurement__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module BurstGenCmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 14    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module RamBlock__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module RamMultFreq__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module RateMeasurement__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module BurstGenWr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RamBlock__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module RamMultFreq__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module RateMeasurement__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module BurstGenWr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module GenFifoBLOCK__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module BurstAddr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module RateMeasurement__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module BurstGenRd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module GenFifoBLOCK__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module BurstAddr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module RateMeasurement__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module BurstGenRd__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_phy_v2_2_0_pll 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4 
Detailed RTL Component Info : 
+---Registers : 
	             1040 Bit    Registers := 1     
	              160 Bit    Registers := 2     
	              104 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	 188 Input      7 Bit        Muxes := 1     
	 188 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_cplx_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
+---ROMs : 
	                              ROMs := 1     
Module ddr4_v2_2_7_cal_cplx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input    512 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 10    
	  13 Input      1 Bit        Muxes := 8     
Module ddr4_v2_2_7_cal_mc_odt 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_addr_decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 5     
	              128 Bit    Registers := 4     
	              104 Bit    Registers := 1     
	               64 Bit    Registers := 19    
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 8     
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 37    
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 96    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 10    
	  50 Input    128 Bit        Muxes := 4     
	   5 Input    128 Bit        Muxes := 1     
	  50 Input     64 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 20    
	   3 Input     64 Bit        Muxes := 8     
	  50 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	  50 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 10    
	  32 Input     32 Bit        Muxes := 1     
	  50 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	  50 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
Module ddr4_v2_2_7_cal_config_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	  64 Input     12 Bit        Muxes := 1     
Module ddr4_v2_2_7_chipscope_xsdb_slave 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_7_cal_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_7_cal_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
Module ddr4_v2_2_7_cal_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 9     
Module ddr4_v2_2_7_cal_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_7_cal_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_7_cal_sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 9     
Module ddr4_v2_2_7_cal_xsdb_arbiter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ddr4_v2_2_7_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 4     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module ddr4_v2_2_7_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	               48 Bit    Registers := 8     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  16 Input    144 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 2     
	  16 Input    136 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   5 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	              104 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 33    
Module ddr4_v2_2_7_cal_wr_bit__17 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__16 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__15 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__26 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__25 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__24 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__23 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__22 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__21 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__20 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__19 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__18 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__35 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__34 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__33 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__32 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__31 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__30 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__29 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__28 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__27 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__44 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__43 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__42 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__41 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__40 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__39 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__38 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__37 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__36 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__53 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__52 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__51 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__50 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__49 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__48 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__47 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__46 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__45 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__62 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__61 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__60 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__59 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__58 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__57 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__56 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__55 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__54 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__71 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__70 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__69 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__68 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__67 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__66 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__65 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__64 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__63 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_wr_bit 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_write 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 14    
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 69    
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ddr4_v2_2_7_cal_rd_en__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_rd_en__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_rd_en__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_rd_en__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_rd_en__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_rd_en__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_rd_en__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_rd_en__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_rd_en__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_rd_en__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_rd_en__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_rd_en__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_rd_en__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_rd_en__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_rd_en__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_rd_en 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
Module ddr4_v2_2_7_cal_pi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_7_cal_top 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               17 Bit    Wide XORs := 16    
	                2 Bit    Wide XORs := 16    
+---Registers : 
	              512 Bit    Registers := 3     
	              136 Bit    Registers := 1     
	              104 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 12    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_7_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module intr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module iomodule 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bindec__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 141   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module microblaze_v11_0_1_MB_MUXF7__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_MB_MUXF7__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_MB_MUXF7__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_MB_MUXF7__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_MB_MUXF7__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module count_leading_zeros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module microblaze_v11_0_1_MB_MUXF7__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Barrel_Shifter_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 2     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Div_unit_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lmb_bram_if_cntlr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ddr4_v2_2_7_cal_sync__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_7_cal_sync__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_7_cal_sync__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
Module ddr4_v2_2_7_cal_sync__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_7_cal_sync__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_7_cal_sync__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_7_cal_sync__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 20    
Module ddr4_v2_2_7_cal_sync__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 20    
Module ddr4_v2_2_7_cal_sync__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 20    
Module ddr4_v2_2_7_cal_sync__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 20    
Module ddr4_v2_2_7_cal_sync__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 20    
Module ddr4_v2_2_7_cal_sync__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
Module ddr4_v2_2_7_cal_sync__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_7_cal_sync__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
Module ddr4_v2_2_7_cal_sync__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SdramPhyUltrascale_0_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SdramArbiterNode__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__5 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait__4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__7 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait__6 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__9 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait__8 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid__4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait__10 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid__5 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__13 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait__12 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid__6 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__15 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait__14 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid__7 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramPipeWait__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeWait__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SdramPipeValid__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SdramArbiterNode__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramReorderRW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramArbiterNode__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SdramReorderArbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SdramReorderBank 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module SdramReorderBank__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module SdramReorderBank__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module SdramReorderBank__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module SdramReorderBank__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module SdramReorderBank__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module SdramReorderBank__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module SdramReorderBank__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module SdramDummyRead 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module RateMeasurement__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module RateMeasurement__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module SdramReorderTop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 15    
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 12    
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 149   
	   3 Input     16 Bit        Muxes := 8     
	   6 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 59    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module SdramPipeValid__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module GenFifoCtrl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module GenFifoRAM__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              704 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SdramCtrlReorderSeq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 5     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   3 Input     11 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 17    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 1     
Module SdramCtrlReorder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    110 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module GenFifoCtrl__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 4     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	                7 Bit    Registers := 10    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module GenFifoRAM__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RamDistributed__4 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module BurstGenPipe__3 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module dpram__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               24 Bit         RAMs := 1     
Module FifoShift__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module BurstGenPipe__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__8 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenCmd__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 11    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module RamBlock__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module RamMultFreq 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module BurstGenWr__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module GenFifoCtrl__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 4     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	                7 Bit    Registers := 10    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module GenFifoRAM__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RamDistributed__3 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module BurstGenPipe__7 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module dpram__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               24 Bit         RAMs := 1     
Module FifoShift__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module BurstGenPipe__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__6 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenCmd__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 11    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module RamBlock__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module RamMultFreq__4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module BurstGenWr__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module GenFifoCtrl__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 4     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	                7 Bit    Registers := 10    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module GenFifoRAM__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RamDistributed__2 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module BurstGenPipe__5 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module dpram__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               24 Bit         RAMs := 1     
Module FifoShift__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module BurstGenPipe__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__4 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenCmd__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 11    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module RamBlock__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module RamMultFreq__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module BurstGenWr__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module AxiAddrGen__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AxiRdPort__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module AxiAddrGen__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AxiRdPort__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module GenFifoBLOCK__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module BurstAddr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module GenFifoCtrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 4     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	                7 Bit    Registers := 10    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module GenFifoRAM__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RamDistributed 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module BurstGenPipe__9 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module dpram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               24 Bit         RAMs := 1     
Module FifoShift__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module BurstGenPipe__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenCmd__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 11    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module BurstGenRd__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AxiAddrGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module GenFifoCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module GenFifoRAM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module GenFifoBLOCK 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AxiWrPort__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module AxiAddrGen__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AxiRdPort 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module AxiAddrGen__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module GenFifoCtrl__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module GenFifoRAM__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module GenFifoBLOCK__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AxiWrPort__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module AxiAddrGen__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module GenFifoCtrl__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module GenFifoRAM__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module GenFifoBLOCK__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AxiWrPort__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module AxiAddrGen__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AxiRdPort__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module GenFifoBLOCK__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module BurstAddr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module GenFifoCtrl__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 4     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	                7 Bit    Registers := 10    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module GenFifoRAM__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RamDistributed__6 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module BurstGenPipe__13 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module dpram__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               24 Bit         RAMs := 1     
Module FifoShift__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module BurstGenPipe__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__12 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenCmd__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 11    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module BurstGenRd__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AxiAddrGen__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AxiRdPort__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module GenFifoBLOCK__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module BurstAddr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module GenFifoCtrl__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 4     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	                7 Bit    Registers := 10    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module GenFifoRAM__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RamDistributed__5 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module BurstGenPipe__11 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module dpram__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               24 Bit         RAMs := 1     
Module FifoShift__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FifoShift__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module BurstGenPipe__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenPipe__10 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BurstGenCmd__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 11    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module BurstGenRd__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AxiAddrGen__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module GenFifoCtrl__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module GenFifoRAM__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module GenFifoBLOCK__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AxiWrPort__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module AxiAddrGen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module GenFifoCtrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module GenFifoRAM__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module GenFifoBLOCK__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AxiWrPort 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module vcu_ddr4_controller_v1_0_1_ba317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "BurstGenCmd:/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=64 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "BurstGenCmd:/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'phy_rden_and_stg_reg' and it is trimmed from '12' to '11' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_top.sv:1555]
WARNING: [Synth 8-3936] Found unconnected internal register 'phy_rden_or_stg_reg' and it is trimmed from '12' to '11' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_top.sv:1554]
INFO: [Synth 8-6904] The RAM "BurstGenCmd:/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=64 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "BurstGenCmd:/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_ddr_cali_3/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_ddr_cali_3/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg"
INFO: [Synth 8-3971] The signal "inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_ddr_cali_3/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_Rd0_BurstGenRdi_3/\i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/RSTREG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_Rd0_BurstGenRdi_3/\l_PerRd[0].g_PerRdEnable.M_CmdStrobe_PerRd_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_Rd0_BurstGenRdi_3/\l_PerRd[0].g_PerRdEnable.M_CmdStrobe_PerRd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_Rd0_BurstGenRdi_3/\l_PerRd[0].g_PerRdEnable.M_CmdStrobe_PerRd_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_Rd0_BurstGenRdi_3/\l_PerRd[0].g_PerRdEnable.M_CmdStrobe_PerRd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_Rd0_BurstGenRdi_3/\l_PerRd[0].g_PerRdEnable.M_CmdStrobe_PerRd_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_Rd0_BurstGenRdi_3/\l_PerRd[0].g_PerRdEnable.M_CmdStrobe_PerRd_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_Rd0_BurstGenRdi_3/\l_PerRd[0].g_PerRdEnable.M_CmdStrobe_PerRd_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_Rd0_BurstGenRdi_3/\i_BurstAddr/CMDREG_GenWrAck_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_Rd0_BurstGenRdi_3/\i_BurstAddr/WrBusy_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_Rd1_BurstGenRdi_4/\i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/RSTREG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_Rd1_BurstGenRdi_4/\i_BurstAddr/CMDREG_GenWrAck_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_Rd1_BurstGenRdi_4/\i_BurstAddr/WrBusy_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[1032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[928] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[824] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[720] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[616] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[512] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[408] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[304] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[920] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[816] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[712] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[608] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[400] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[296] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[912] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[808] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[704] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[600] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[392] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[904] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[800] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[696] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[592] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[488] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[280] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[1000] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[896] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[792] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[688] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[584] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[272] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[992] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[888] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[784] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[680] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[576] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[264] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[984] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[880] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[776] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[672] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[568] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[360] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[976] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[872] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[768] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[664] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[560] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[456] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[144] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[968] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[864] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[760] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[656] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[552] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0 /inst/u_mig_ddr4_phy/insti_1/\phy2clb_rd_dq_r1_reg[344] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[0]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[1]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[2]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[3]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[4]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[5]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[0]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[144]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[1]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[145]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[2]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[146]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[3]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[147]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[4]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[148]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[5]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[149]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[6]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[150]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[7]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[151]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[8]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[152]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[9]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[153]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[10]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[154]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[11]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[155]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[12]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[156]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[13]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[157]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[14]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[158]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[15]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[159]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[6]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[7]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[8]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[9]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[10]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[11]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[16]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[144]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[17]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[145]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[18]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[146]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[19]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[147]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[20]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[148]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[21]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[149]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[22]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[150]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[23]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[151]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[24]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[152]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[25]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[153]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[26]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[154]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[27]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[155]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[28]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[156]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[29]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[157]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[30]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[158]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[31]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[159]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[12]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[13]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[14]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[15]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[16]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[17]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[32]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[144]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[33]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[145]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[34]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[146]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[35]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[147]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[36]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[148]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[37]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[149]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[38]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[150]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[39]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[151]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[40]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[152]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[41]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[153]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[42]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[154]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[43]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[155]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[44]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[156]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[45]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[157]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[46]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[158]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[47]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[159]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[18]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[19]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[20]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[21]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[22]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[23]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[48]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[144]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[49]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[145]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[50]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[146]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[51]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[147]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[52]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[148]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[53]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[149]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[54]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[150]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[55]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[151]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[56]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[152]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[57]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[153]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[58]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[154]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[59]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[155]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[60]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[156]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[61]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[157]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[62]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[158]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[63]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[159]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[24]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[25]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[26]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[27]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[28]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[29]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[64]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[144]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[65]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[145]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[66]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[146]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[67]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[147]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[68]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[148]'
INFO: [Synth 8-3886] merging instance 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[69]' (FD) to 'inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[149]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '14' to '13' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
WARNING: [Synth 8-3917] design ddr4_v2_2_7_cal_pi__GB0 has port rdDataEnd driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_reverse_mem_access_inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-4471] merging register 'g_CoreMonitoring.StopCAS_d_reg' into 'g_CoreMonitoring.StopBurst_d_reg' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:13109]
INFO: [Synth 8-4471] merging register 'g_CoreMonitoring.v_StopCAS_reg' into 'g_CoreMonitoring.v_StopBurst_reg' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:13153]
WARNING: [Synth 8-3936] Found unconnected internal register 'ShWrODT_reg' and it is trimmed from '6' to '5' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:14206]
INFO: [Synth 8-6904] The RAM "i_SdramCtrl/i_Sequencer/l_RdPortFifo.i_RdFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=64 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'i_SequencerCmdPipe/OutParam_reg' and it is trimmed from '42' to '20' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:9095]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_PortWrCmdGetReg.PortWrCmdGetReg_reg' and it is trimmed from '4' to '3' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:15735]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_PortRdCmdGetReg.PortRdCmdGetReg_reg' and it is trimmed from '4' to '3' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:15793]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[0].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[1].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[2].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[3].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[4].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[5].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[6].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[7].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
INFO: [Synth 8-6904] The RAM "i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=64 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr3_BurstGenWr/i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[0].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[1].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[2].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[3].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[4].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[5].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[6].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[7].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
INFO: [Synth 8-6904] The RAM "i_Wr4_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=64 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr4_BurstGenWr/i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[0].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[1].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[2].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[3].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[4].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[5].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[6].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[7].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
INFO: [Synth 8-6904] The RAM "i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=64 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr2_BurstGenWr/i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "i_SdramCtrl/i_Sequencer/l_RdPortFifo.i_RdFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=64 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=64 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr3_BurstGenWr/i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr4_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=64 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr4_BurstGenWr/i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=64 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr2_BurstGenWr/i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_State_reg[0]) is unused and will be removed from module SdramReorderRW.
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[0].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[1].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[2].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[3].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[4].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[5].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[6].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[7].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
INFO: [Synth 8-6904] The RAM "\i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg " of size (depth=64 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\i_Rd4_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg " of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr2_AxiWrPort/i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=4 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr3_AxiWrPort/i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=4 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr4_AxiWrPort/i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=4 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[0].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[1].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[2].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[3].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[4].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[5].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[6].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[7].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
INFO: [Synth 8-6904] The RAM "\i_Rd2_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg " of size (depth=64 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg " of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[0].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[1].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[2].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[3].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[4].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[5].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[6].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_OutputPipe[7].i_OutputPipe/OutParam_reg' and it is trimmed from '9' to '8' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/2c54/hdl/vcu_ddr4_controller_v1_0_rfs.vhd:17819]
INFO: [Synth 8-6904] The RAM "\i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg " of size (depth=64 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\i_Rd3_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg " of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr1_AxiWrPort/i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=4 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr0_AxiWrPort/i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=4 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg " of size (depth=64 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\i_Rd4_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg " of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr2_AxiWrPort/i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=4 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr3_AxiWrPort/i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=4 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr4_AxiWrPort/i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=4 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\i_Rd2_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg " of size (depth=64 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg " of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg " of size (depth=64 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\i_Rd3_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg " of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr1_AxiWrPort/i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=4 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_Wr0_AxiWrPort/i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg" of size (depth=4 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:57 ; elapsed = 00:06:51 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 93559 ; free virtual = 506313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------------------+------------+---------------+----------------+
|Module Name                            | RTL Object | Depth x Width | Implemented As | 
+---------------------------------------+------------+---------------+----------------+
|ddr4_v2_2_7_cal                        | cmr        | 32x13         | LUT            | 
|vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4 | cmr        | 32x13         | LUT            | 
+---------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ddr4_v2_2_7_bram_tdp: | mem_reg    | 4 K x 9(WRITE_FIRST)   | W | R | 4 K x 9(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+-----------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                      | RTL Object                                                                        | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------+-----------------------------------------------------------------------------------+-----------+----------------------+----------------+
|BurstGenCmd:                     | i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg               | Implied   | 64 x 4               | RAM64M8 x 1    | 
|BurstGenCmd:                     | g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg                         | Implied   | 8 x 3                | RAM32M16 x 1   | 
|i_SdramCtrl/i_Sequencer          | l_RdPortFifo.i_RdFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg     | Implied   | 64 x 11              | RAM64M8 x 2    | 
|i_Wr3_BurstGenWr                 | i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg | Implied   | 64 x 4               | RAM64M8 x 1    | 
|i_Wr3_BurstGenWr                 | i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg           | Implied   | 8 x 3                | RAM32M16 x 1   | 
|i_Wr4_BurstGenWr                 | i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg | Implied   | 64 x 4               | RAM64M8 x 1    | 
|i_Wr4_BurstGenWr                 | i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg           | Implied   | 8 x 3                | RAM32M16 x 1   | 
|i_Wr2_BurstGenWr                 | i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg | Implied   | 64 x 4               | RAM64M8 x 1    | 
|i_Wr2_BurstGenWr                 | i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg           | Implied   | 8 x 3                | RAM32M16 x 1   | 
|\i_Rd4_BurstGenRd/i_BurstGenCmd  | i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg               | Implied   | 64 x 4               | RAM64M8 x 1    | 
|\i_Rd4_BurstGenRd/i_BurstGenCmd  | g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg                         | Implied   | 8 x 3                | RAM32M16 x 1   | 
|i_Wr2_AxiWrPort                  | i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg                  | Implied   | 4 x 16               | RAM32M16 x 2   | 
|i_Wr3_AxiWrPort                  | i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg                  | Implied   | 4 x 16               | RAM32M16 x 2   | 
|i_Wr4_AxiWrPort                  | i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg                  | Implied   | 4 x 16               | RAM32M16 x 2   | 
|\i_Rd2_BurstGenRd/i_BurstGenCmd  | i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg               | Implied   | 64 x 4               | RAM64M8 x 1    | 
|\i_Rd2_BurstGenRd/i_BurstGenCmd  | g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg                         | Implied   | 8 x 3                | RAM32M16 x 1   | 
|\i_Rd3_BurstGenRd/i_BurstGenCmd  | i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg               | Implied   | 64 x 4               | RAM64M8 x 1    | 
|\i_Rd3_BurstGenRd/i_BurstGenCmd  | g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg                         | Implied   | 8 x 3                | RAM32M16 x 1   | 
|i_Wr1_AxiWrPort                  | i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg                  | Implied   | 4 x 16               | RAM32M16 x 2   | 
|i_Wr0_AxiWrPort                  | i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg                  | Implied   | 4 x 16               | RAM32M16 x 2   | 
+---------------------------------+-----------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_addr_decodei_1/u_ddr_cal_cplx/u_ddr_cal_cplx_data/i_1/rd_addr_101_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |BurstGenCmd                                     |           4|      4383|
|2     |BurstGenWr__GC0                                 |           1|      4719|
|3     |BurstGenWr__parameterized1__GC0                 |           1|      4719|
|4     |BurstGenRd__GC0                                 |           1|      2954|
|5     |BurstGenRd__parameterized1__GC0                 |           1|      2902|
|6     |ddr4_phy_v2_2_0_pll__GC0                        |           1|        10|
|7     |vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4__GC0 |           1|      4225|
|8     |ddr4_v2_2_7_cal_addr_decode__GB0                |           1|     19691|
|9     |ddr4_v2_2_7_cal_addr_decode__GB1                |           1|       353|
|10    |ddr4_v2_2_7_cal__GC0                            |           1|      1722|
|11    |ddr4_v2_2_7_cal_pi__GB0                         |           1|      7527|
|12    |ddr4_v2_2_7_cal_pi__GB1                         |           1|      1331|
|13    |ddr4_v2_2_7_cal_pi__GB2                         |           1|      1707|
|14    |ddr4_v2_2_7_cal_pi__GB3                         |           1|      1707|
|15    |ddr4_v2_2_7_cal_pi__GB4                         |           1|      2277|
|16    |ddr4_v2_2_7_cal_top__GC0                        |           1|      2437|
|17    |vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4__GC0     |           1|      6898|
|18    |SdramPhyUltrascale_0_1__GC0                     |           1|        13|
|19    |DDR4Ctrl_1__GCB0                                |           1|     29737|
|20    |DDR4Ctrl_1__GCB1                                |           1|     14658|
|21    |vcu_ddr4_controller_v1_0_1_ba317__GC0           |           1|         3|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 308 of /tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/par/vcu_ddr4_controller_v1_0_1_ddr4_0.xdc. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_vcu_ddr4_controller_0_0/ip_0/par/vcu_ddr4_controller_v1_0_1_ddr4_0.xdc:308]
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset' to pin 'u_ddr_cal_riu/mcs0/inst/rst_0/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:06 ; elapsed = 00:07:07 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 97341 ; free virtual = 510323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:06 ; elapsed = 00:08:13 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 88121 ; free virtual = 507593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ddr4_v2_2_7_bram_tdp: | mem_reg    | 4 K x 9(WRITE_FIRST)   | W | R | 4 K x 9(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+---------------------------------+-----------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                      | RTL Object                                                                        | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------+-----------------------------------------------------------------------------------+-----------+----------------------+----------------+
|BurstGenCmd:                     | i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg               | Implied   | 64 x 4               | RAM64M8 x 1    | 
|BurstGenCmd:                     | g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg                         | Implied   | 8 x 3                | RAM32M16 x 1   | 
|i_Wr1_AxiWrPort                  | i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg                  | Implied   | 4 x 16               | RAM32M16 x 2   | 
|i_Wr0_AxiWrPort                  | i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg                  | Implied   | 4 x 16               | RAM32M16 x 2   | 
|i_SdramCtrl/i_Sequencer          | l_RdPortFifo.i_RdFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg     | Implied   | 64 x 11              | RAM64M8 x 2    | 
|\i_Rd3_BurstGenRd/i_BurstGenCmd  | i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg               | Implied   | 64 x 4               | RAM64M8 x 1    | 
|\i_Rd3_BurstGenRd/i_BurstGenCmd  | g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg                         | Implied   | 8 x 3                | RAM32M16 x 1   | 
|i_Wr3_BurstGenWr                 | i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg | Implied   | 64 x 4               | RAM64M8 x 1    | 
|i_Wr3_BurstGenWr                 | i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg           | Implied   | 8 x 3                | RAM32M16 x 1   | 
|i_Wr4_BurstGenWr                 | i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg | Implied   | 64 x 4               | RAM64M8 x 1    | 
|i_Wr4_BurstGenWr                 | i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg           | Implied   | 8 x 3                | RAM32M16 x 1   | 
|i_Wr2_BurstGenWr                 | i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg | Implied   | 64 x 4               | RAM64M8 x 1    | 
|i_Wr2_BurstGenWr                 | i_BurstGenCmd/g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg           | Implied   | 8 x 3                | RAM32M16 x 1   | 
|\i_Rd4_BurstGenRd/i_BurstGenCmd  | i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg               | Implied   | 64 x 4               | RAM64M8 x 1    | 
|\i_Rd4_BurstGenRd/i_BurstGenCmd  | g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg                         | Implied   | 8 x 3                | RAM32M16 x 1   | 
|i_Wr2_AxiWrPort                  | i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg                  | Implied   | 4 x 16               | RAM32M16 x 2   | 
|i_Wr3_AxiWrPort                  | i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg                  | Implied   | 4 x 16               | RAM32M16 x 2   | 
|i_Wr4_AxiWrPort                  | i_IDFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg                  | Implied   | 4 x 16               | RAM32M16 x 2   | 
|\i_Rd2_BurstGenRd/i_BurstGenCmd  | i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg               | Implied   | 64 x 4               | RAM64M8 x 1    | 
|\i_Rd2_BurstGenRd/i_BurstGenCmd  | g_NormalBurst.i_AntiStarvation/l_Mem[0].i_dpram/Datas_reg                         | Implied   | 8 x 3                | RAM32M16 x 1   | 
+---------------------------------+-----------------------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |BurstGenCmd                                     |           4|      4383|
|2     |BurstGenWr__GC0                                 |           1|      4718|
|3     |BurstGenWr__parameterized1__GC0                 |           1|      4718|
|4     |ddr4_phy_v2_2_0_pll__GC0                        |           1|        10|
|5     |vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4__GC0 |           1|      4225|
|6     |ddr4_v2_2_7_cal_addr_decode__GB0                |           1|     16550|
|7     |ddr4_v2_2_7_cal_addr_decode__GB1                |           1|         1|
|8     |ddr4_v2_2_7_cal__GC0                            |           1|      1600|
|9     |ddr4_v2_2_7_cal_pi__GB0                         |           1|      7527|
|10    |ddr4_v2_2_7_cal_pi__GB1                         |           1|      1331|
|11    |ddr4_v2_2_7_cal_pi__GB2                         |           1|      1707|
|12    |ddr4_v2_2_7_cal_pi__GB3                         |           1|      1707|
|13    |ddr4_v2_2_7_cal_pi__GB4                         |           1|      2277|
|14    |ddr4_v2_2_7_cal_top__GC0                        |           1|      2332|
|15    |vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4__GC0     |           1|      6898|
|16    |SdramPhyUltrascale_0_1__GC0                     |           1|        13|
|17    |vcu_ddr4_controller_v1_0_1_ba317__GC0           |           1|         3|
|18    |vcu_ddr4_controller_v1_0_1_ba317_GT1            |           1|      8426|
|19    |vcu_ddr4_controller_v1_0_1_ba317_GT0            |           1|     41718|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:34 ; elapsed = 00:09:48 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 88319 ; free virtual = 508364
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |BurstGenCmd                                     |           1|      3140|
|2     |BurstGenWr__GC0                                 |           1|      2229|
|3     |BurstGenWr__parameterized1__GC0                 |           1|      2229|
|4     |ddr4_phy_v2_2_0_pll__GC0                        |           1|         8|
|5     |vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4__GC0 |           1|       886|
|6     |ddr4_v2_2_7_cal_addr_decode__GB0                |           1|      8877|
|7     |ddr4_v2_2_7_cal_addr_decode__GB1                |           1|         1|
|8     |ddr4_v2_2_7_cal__GC0                            |           1|       967|
|9     |ddr4_v2_2_7_cal_pi__GB0                         |           1|      3697|
|10    |ddr4_v2_2_7_cal_pi__GB1                         |           1|       542|
|11    |ddr4_v2_2_7_cal_pi__GB2                         |           1|       768|
|12    |ddr4_v2_2_7_cal_pi__GB3                         |           1|       768|
|13    |ddr4_v2_2_7_cal_pi__GB4                         |           1|      1025|
|14    |ddr4_v2_2_7_cal_top__GC0                        |           1|      1883|
|15    |vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4__GC0     |           1|      4332|
|16    |SdramPhyUltrascale_0_1__GC0                     |           1|         8|
|17    |vcu_ddr4_controller_v1_0_1_ba317__GC0           |           1|         3|
|18    |vcu_ddr4_controller_v1_0_1_ba317_GT1            |           1|      4169|
|19    |vcu_ddr4_controller_v1_0_1_ba317_GT0            |           1|     21064|
|20    |BurstGenCmd__2                                  |           1|      3140|
|21    |BurstGenCmd__3                                  |           1|      3140|
|22    |BurstGenCmd__4                                  |           1|      3140|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_RAS_cmd_reg is being inverted and renamed to u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_RAS_cmd_reg_inv.
INFO: [Synth 8-5365] Flop u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_CAS_cmd_reg is being inverted and renamed to u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_CAS_cmd_reg_inv.
INFO: [Synth 8-5365] Flop u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_WE_cmd_reg is being inverted and renamed to u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_WE_cmd_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:44 ; elapsed = 00:09:59 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 88902 ; free virtual = 508946
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:45 ; elapsed = 00:09:59 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 88882 ; free virtual = 508927
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:55 ; elapsed = 00:10:10 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 89286 ; free virtual = 509439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:55 ; elapsed = 00:10:10 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 89266 ; free virtual = 509421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:58 ; elapsed = 00:10:13 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 89243 ; free virtual = 509402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:58 ; elapsed = 00:10:13 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 89228 ; free virtual = 509387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                            | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_3                     | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|MicroBlaze                             | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]                                  | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4 | u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/traffic_clr_error_r2_reg                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4 | u_ddr_cal_top/phy_rden_or_stg_reg[3]                                                                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4 | u_ddr_cal_top/phy_rden_and_stg_reg[3]                                                                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4 | u_ddr_cal_riu/riu_rd_val_r2_reg                                                                                                         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vcu_ddr4_controller_v1_0_1_ba317       | i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/CmdValid_reg[2]                                                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vcu_ddr4_controller_v1_0_1_ba317       | i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/ShWrPort_reg[3][2]                                                                                   | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|vcu_ddr4_controller_v1_0_1_ba317       | i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/ShWrODT_reg[3]                                                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vcu_ddr4_controller_v1_0_1_ba317       | i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/ShWrIndex_reg[3][7]                                                                                  | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|vcu_ddr4_controller_v1_0_1_ba317       | i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/CmdChip_reg[3][0]                                                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vcu_ddr4_controller_v1_0_1_ba317       | i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/CmdCol_reg[3][9]                                                                                     | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|vcu_ddr4_controller_v1_0_1_ba317       | i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/CmdPrecharge_reg[3]                                                                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vcu_ddr4_controller_v1_0_1_ba317       | i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/CmdRnW_reg[3]                                                                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vcu_ddr4_controller_v1_0_1_ba317       | i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/CmdBank_reg[3][2]                                                                                    | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|vcu_ddr4_controller_v1_0_1_ba317       | sRst_Out_reg                                                                                                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | Datas_reg[31]    | 12     | 12         | 0      | 12      | 0      | 0      | 0      | 
|dsrl__1     | PC_Buffer_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | ibuffer_reg[3]   | 43     | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |AND2B1L            |     1|
|2     |BITSLICE_CONTROL   |     8|
|3     |BITSLICE_CONTROL_1 |     8|
|4     |BITSLICE_CONTROL_2 |     4|
|5     |BUFG               |     9|
|6     |CARRY8             |  1045|
|7     |DSP48E1            |     3|
|8     |FIFO18E2           |     5|
|9     |FIFO36E2           |     5|
|10    |HPIO_VREF          |     8|
|11    |LUT1               |  3586|
|12    |LUT2               |  4700|
|13    |LUT3               |  5226|
|14    |LUT4               |  3940|
|15    |LUT5               |  5894|
|16    |LUT6               |  9405|
|17    |LUT6_2             |    63|
|18    |MMCME4_ADV         |     1|
|19    |MULT_AND           |     1|
|20    |MUXCY_L            |   153|
|21    |MUXF7              |  1273|
|22    |MUXF8              |   402|
|23    |PLLE4_ADV          |     3|
|24    |RAM32M             |    46|
|25    |RAM32M16           |    20|
|26    |RAM64M8            |    12|
|27    |RAMB18E1           |    10|
|28    |RAMB18E2_1         |     1|
|29    |RAMB36E1           |    85|
|30    |RAMB36E2_1         |    16|
|31    |RAMB36E2_2         |     8|
|32    |RAMB36E2_3         |     1|
|33    |RIU_OR             |    10|
|34    |RXTX_BITSLICE      |    72|
|35    |RXTX_BITSLICE_1    |    22|
|36    |RXTX_BITSLICE_2    |    11|
|37    |SRL16              |     1|
|38    |SRL16E             |   110|
|39    |SRLC32E            |   721|
|40    |TX_BITSLICE_TRI    |    20|
|41    |XORCY              |   126|
|42    |FDE                |    32|
|43    |FDPE               |     2|
|44    |FDR                |    97|
|45    |FDRE               | 27463|
|46    |FDS                |     3|
|47    |FDSE               |  1310|
|48    |IBUFDS             |     1|
|49    |IOBUFDS            |     8|
|50    |IOBUFE3            |    72|
|51    |OBUF               |    25|
|52    |OBUFDS             |     1|
+------+-------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------+------------------------------------------------------------+------+
|      |Instance                                                                                        |Module                                                      |Cells |
+------+------------------------------------------------------------------------------------------------+------------------------------------------------------------+------+
|1     |top                                                                                             |                                                            | 66049|
|2     |  inst                                                                                          |vcu_ddr4_controller_v1_0_1_ba317                            | 66049|
|3     |    i_DDR4Ctrl                                                                                  |DDR4Ctrl_1                                                  | 65615|
|4     |      i_Rd0_AxiRdPort                                                                           |AxiRdPort                                                   |   168|
|5     |        i_AxiAddrGen                                                                            |AxiAddrGen__parameterized2_1810                             |   152|
|6     |      i_Rd0_BurstGenRd                                                                          |BurstGenRd                                                  |  4266|
|7     |        \g_DebugPort.i_measureU_Cmd_Pass                                                        |RateMeasurement__29                                         |    98|
|8     |        \g_DebugPort.i_measureU_Cmd_Wait                                                        |RateMeasurement__30                                         |    98|
|9     |        i_BurstAddr                                                                             |BurstAddr_1721                                              |   249|
|10    |          \l_LsbFifo.i_LsbFifo                                                                  |FifoWrapper__parameterized5_1807                            |    66|
|11    |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized2_1808                            |    66|
|12    |              \gen_FifoBLOCK.gen_sync.i_Fifo                                                    |GenFifoBLOCK__parameterized0_1809                           |    66|
|13    |        i_BurstGenCmd                                                                           |BurstGenCmd_1722                                            |  3178|
|14    |          \g_DebugPort.g_MeasureBanks[0].i_measureCmdFlag                                       |RateMeasurement_1751                                        |    59|
|15    |          \g_DebugPort.g_MeasureBanks[0].i_measureCmdNoPass                                     |RateMeasurement_1752                                        |    59|
|16    |          \g_DebugPort.g_MeasureBanks[0].i_measureCmdPass                                       |RateMeasurement_1753                                        |    59|
|17    |          \g_DebugPort.g_MeasureBanks[1].i_measureCmdFlag                                       |RateMeasurement_1754                                        |    59|
|18    |          \g_DebugPort.g_MeasureBanks[1].i_measureCmdNoPass                                     |RateMeasurement_1755                                        |    59|
|19    |          \g_DebugPort.g_MeasureBanks[1].i_measureCmdPass                                       |RateMeasurement_1756                                        |    59|
|20    |          \g_DebugPort.g_MeasureBanks[2].i_measureCmdFlag                                       |RateMeasurement_1757                                        |    59|
|21    |          \g_DebugPort.g_MeasureBanks[2].i_measureCmdNoPass                                     |RateMeasurement_1758                                        |    59|
|22    |          \g_DebugPort.g_MeasureBanks[2].i_measureCmdPass                                       |RateMeasurement_1759                                        |    59|
|23    |          \g_DebugPort.g_MeasureBanks[3].i_measureCmdFlag                                       |RateMeasurement_1760                                        |    77|
|24    |          \g_DebugPort.g_MeasureBanks[3].i_measureCmdNoPass                                     |RateMeasurement_1761                                        |    74|
|25    |          \g_DebugPort.g_MeasureBanks[3].i_measureCmdPass                                       |RateMeasurement_1762                                        |    81|
|26    |          \g_DebugPort.g_MeasureBanks[4].i_measureCmdFlag                                       |RateMeasurement_1763                                        |    59|
|27    |          \g_DebugPort.g_MeasureBanks[4].i_measureCmdNoPass                                     |RateMeasurement_1764                                        |    59|
|28    |          \g_DebugPort.g_MeasureBanks[4].i_measureCmdPass                                       |RateMeasurement_1765                                        |    59|
|29    |          \g_DebugPort.g_MeasureBanks[5].i_measureCmdFlag                                       |RateMeasurement_1766                                        |    59|
|30    |          \g_DebugPort.g_MeasureBanks[5].i_measureCmdNoPass                                     |RateMeasurement_1767                                        |    59|
|31    |          \g_DebugPort.g_MeasureBanks[5].i_measureCmdPass                                       |RateMeasurement_1768                                        |    59|
|32    |          \g_DebugPort.g_MeasureBanks[6].i_measureCmdFlag                                       |RateMeasurement_1769                                        |    59|
|33    |          \g_DebugPort.g_MeasureBanks[6].i_measureCmdNoPass                                     |RateMeasurement_1770                                        |    59|
|34    |          \g_DebugPort.g_MeasureBanks[6].i_measureCmdPass                                       |RateMeasurement_1771                                        |    59|
|35    |          \g_DebugPort.g_MeasureBanks[7].i_measureCmdFlag                                       |RateMeasurement_1772                                        |    67|
|36    |          \g_DebugPort.g_MeasureBanks[7].i_measureCmdNoPass                                     |RateMeasurement_1773                                        |    68|
|37    |          \g_DebugPort.g_MeasureBanks[7].i_measureCmdPass                                       |RateMeasurement_1774                                        |    67|
|38    |          \g_NormalBurst.g_InPipe.i_InPipe                                                      |BurstGenPipe_1775                                           |    32|
|39    |          \g_NormalBurst.i_AntiStarvation                                                       |RamGeneric_1776                                             |     4|
|40    |            \l_Mem[0].i_dpram                                                                   |dpram_1806                                                  |     4|
|41    |          \g_NormalBurst.i_RowComp                                                              |RamWrapper_1777                                             |    18|
|42    |            \l_Distributed.i_Ram                                                                |RamDistributed_1805                                         |    18|
|43    |          \g_NormalBurst.i_RowCompPipe                                                          |BurstGenPipe_1778                                           |    28|
|44    |          i_SmallFifo                                                                           |FifoWrapper__parameterized2_1779                            |   137|
|45    |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized1_1802                            |   137|
|46    |              \gen_FifoRAM.i_Fifo                                                               |GenFifoRAM__parameterized0_1803                             |   137|
|47    |                i_Control                                                                       |GenFifoCtrl__parameterized0_1804                            |   127|
|48    |          \l_BankFifos[0].i_FifoShift                                                           |FifoShift_1780                                              |    18|
|49    |          \l_BankFifos[1].i_FifoShift                                                           |FifoShift_1781                                              |    18|
|50    |          \l_BankFifos[2].i_FifoShift                                                           |FifoShift_1782                                              |    18|
|51    |          \l_BankFifos[3].i_FifoShift                                                           |FifoShift_1783                                              |    18|
|52    |          \l_BankFifos[4].i_FifoShift                                                           |FifoShift_1784                                              |    18|
|53    |          \l_BankFifos[5].i_FifoShift                                                           |FifoShift_1785                                              |    18|
|54    |          \l_BankFifos[6].i_FifoShift                                                           |FifoShift_1786                                              |    18|
|55    |          \l_BankFifos[7].i_FifoShift                                                           |FifoShift_1787                                              |    18|
|56    |          \l_DualPhyRAM[0].i_AddrBuffer                                                         |RamWrapper__parameterized1_1788                             |     1|
|57    |            \l_Block.i_Ram                                                                      |RamBlock_1797                                               |     1|
|58    |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1_1798                                          |     1|
|59    |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2_1799                                          |     1|
|60    |                  i_Ram                                                                         |RamBlockUnit3_1800                                          |     1|
|61    |                    \l_32.i_Ram                                                                 |RamBlockUnit32_1801                                         |     1|
|62    |          \l_OutputPipe[0].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1789                           |    13|
|63    |          \l_OutputPipe[1].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1790                           |    13|
|64    |          \l_OutputPipe[2].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1791                           |    14|
|65    |          \l_OutputPipe[3].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1792                           |    13|
|66    |          \l_OutputPipe[4].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1793                           |    13|
|67    |          \l_OutputPipe[5].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1794                           |    14|
|68    |          \l_OutputPipe[6].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1795                           |    13|
|69    |          \l_OutputPipe[7].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1796                           |    13|
|70    |        i_RdFifo                                                                                |RamMultFreq__parameterized2_1723                            |    14|
|71    |          i_Ram                                                                                 |RamWrapper__parameterized8_1724                             |    14|
|72    |            \l_Block.i_Ram                                                                      |RamBlock__parameterized5_1725                               |    14|
|73    |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1__parameterized5_1726                          |    14|
|74    |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized5_1727                          |     7|
|75    |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1749                          |     7|
|76    |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1750                         |     7|
|77    |                \l_RAM[1].i_Ram                                                                 |RamBlockUnit2__parameterized5_1728                          |     1|
|78    |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1747                          |     1|
|79    |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1748                         |     1|
|80    |                \l_RAM[2].i_Ram                                                                 |RamBlockUnit2__parameterized5_1729                          |     1|
|81    |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1745                          |     1|
|82    |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1746                         |     1|
|83    |                \l_RAM[3].i_Ram                                                                 |RamBlockUnit2__parameterized5_1730                          |     1|
|84    |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1743                          |     1|
|85    |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1744                         |     1|
|86    |                \l_RAM[4].i_Ram                                                                 |RamBlockUnit2__parameterized5_1731                          |     1|
|87    |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1741                          |     1|
|88    |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1742                         |     1|
|89    |                \l_RAM[5].i_Ram                                                                 |RamBlockUnit2__parameterized5_1732                          |     1|
|90    |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1739                          |     1|
|91    |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1740                         |     1|
|92    |                \l_RAM[6].i_Ram                                                                 |RamBlockUnit2__parameterized5_1733                          |     1|
|93    |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1737                          |     1|
|94    |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1738                         |     1|
|95    |                \l_RAM[7].i_Ram                                                                 |RamBlockUnit2__parameterized5_1734                          |     1|
|96    |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1735                          |     1|
|97    |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1736                         |     1|
|98    |      i_Rd1_AxiRdPort                                                                           |AxiRdPort__parameterized1                                   |   176|
|99    |        i_AxiAddrGen                                                                            |AxiAddrGen__parameterized2_1720                             |   160|
|100   |      i_Rd1_BurstGenRd                                                                          |BurstGenRd__parameterized1                                  |  4366|
|101   |        \g_DebugPort.i_measureU_Cmd_Pass                                                        |RateMeasurement__31                                         |    98|
|102   |        \g_DebugPort.i_measureU_Cmd_Wait                                                        |RateMeasurement                                             |    98|
|103   |        i_BurstAddr                                                                             |BurstAddr_1631                                              |   253|
|104   |          \l_LsbFifo.i_LsbFifo                                                                  |FifoWrapper__parameterized5_1717                            |    99|
|105   |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized2_1718                            |    99|
|106   |              \gen_FifoBLOCK.gen_sync.i_Fifo                                                    |GenFifoBLOCK__parameterized0_1719                           |    99|
|107   |        i_BurstGenCmd                                                                           |BurstGenCmd_1632                                            |  3280|
|108   |          \g_DebugPort.g_MeasureBanks[0].i_measureCmdFlag                                       |RateMeasurement_1661                                        |    59|
|109   |          \g_DebugPort.g_MeasureBanks[0].i_measureCmdNoPass                                     |RateMeasurement_1662                                        |    59|
|110   |          \g_DebugPort.g_MeasureBanks[0].i_measureCmdPass                                       |RateMeasurement_1663                                        |    59|
|111   |          \g_DebugPort.g_MeasureBanks[1].i_measureCmdFlag                                       |RateMeasurement_1664                                        |    59|
|112   |          \g_DebugPort.g_MeasureBanks[1].i_measureCmdNoPass                                     |RateMeasurement_1665                                        |    59|
|113   |          \g_DebugPort.g_MeasureBanks[1].i_measureCmdPass                                       |RateMeasurement_1666                                        |    59|
|114   |          \g_DebugPort.g_MeasureBanks[2].i_measureCmdFlag                                       |RateMeasurement_1667                                        |    59|
|115   |          \g_DebugPort.g_MeasureBanks[2].i_measureCmdNoPass                                     |RateMeasurement_1668                                        |    59|
|116   |          \g_DebugPort.g_MeasureBanks[2].i_measureCmdPass                                       |RateMeasurement_1669                                        |    59|
|117   |          \g_DebugPort.g_MeasureBanks[3].i_measureCmdFlag                                       |RateMeasurement_1670                                        |    77|
|118   |          \g_DebugPort.g_MeasureBanks[3].i_measureCmdNoPass                                     |RateMeasurement_1671                                        |    74|
|119   |          \g_DebugPort.g_MeasureBanks[3].i_measureCmdPass                                       |RateMeasurement_1672                                        |    81|
|120   |          \g_DebugPort.g_MeasureBanks[4].i_measureCmdFlag                                       |RateMeasurement_1673                                        |    59|
|121   |          \g_DebugPort.g_MeasureBanks[4].i_measureCmdNoPass                                     |RateMeasurement_1674                                        |    59|
|122   |          \g_DebugPort.g_MeasureBanks[4].i_measureCmdPass                                       |RateMeasurement_1675                                        |    59|
|123   |          \g_DebugPort.g_MeasureBanks[5].i_measureCmdFlag                                       |RateMeasurement_1676                                        |    59|
|124   |          \g_DebugPort.g_MeasureBanks[5].i_measureCmdNoPass                                     |RateMeasurement_1677                                        |    59|
|125   |          \g_DebugPort.g_MeasureBanks[5].i_measureCmdPass                                       |RateMeasurement_1678                                        |    59|
|126   |          \g_DebugPort.g_MeasureBanks[6].i_measureCmdFlag                                       |RateMeasurement_1679                                        |    59|
|127   |          \g_DebugPort.g_MeasureBanks[6].i_measureCmdNoPass                                     |RateMeasurement_1680                                        |    59|
|128   |          \g_DebugPort.g_MeasureBanks[6].i_measureCmdPass                                       |RateMeasurement_1681                                        |    59|
|129   |          \g_DebugPort.g_MeasureBanks[7].i_measureCmdFlag                                       |RateMeasurement_1682                                        |    67|
|130   |          \g_DebugPort.g_MeasureBanks[7].i_measureCmdNoPass                                     |RateMeasurement_1683                                        |    68|
|131   |          \g_DebugPort.g_MeasureBanks[7].i_measureCmdPass                                       |RateMeasurement_1684                                        |    67|
|132   |          \g_NormalBurst.g_InPipe.i_InPipe                                                      |BurstGenPipe_1685                                           |    31|
|133   |          \g_NormalBurst.i_AntiStarvation                                                       |RamGeneric_1686                                             |     4|
|134   |            \l_Mem[0].i_dpram                                                                   |dpram_1716                                                  |     4|
|135   |          \g_NormalBurst.i_RowComp                                                              |RamWrapper_1687                                             |    18|
|136   |            \l_Distributed.i_Ram                                                                |RamDistributed_1715                                         |    18|
|137   |          \g_NormalBurst.i_RowCompPipe                                                          |BurstGenPipe_1688                                           |    28|
|138   |          i_SmallFifo                                                                           |FifoWrapper__parameterized2_1689                            |   137|
|139   |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized1_1712                            |   137|
|140   |              \gen_FifoRAM.i_Fifo                                                               |GenFifoRAM__parameterized0_1713                             |   137|
|141   |                i_Control                                                                       |GenFifoCtrl__parameterized0_1714                            |   127|
|142   |          \l_BankFifos[0].i_FifoShift                                                           |FifoShift_1690                                              |    17|
|143   |          \l_BankFifos[1].i_FifoShift                                                           |FifoShift_1691                                              |    17|
|144   |          \l_BankFifos[2].i_FifoShift                                                           |FifoShift_1692                                              |    17|
|145   |          \l_BankFifos[3].i_FifoShift                                                           |FifoShift_1693                                              |    17|
|146   |          \l_BankFifos[4].i_FifoShift                                                           |FifoShift_1694                                              |    17|
|147   |          \l_BankFifos[5].i_FifoShift                                                           |FifoShift_1695                                              |    17|
|148   |          \l_BankFifos[6].i_FifoShift                                                           |FifoShift_1696                                              |    17|
|149   |          \l_BankFifos[7].i_FifoShift                                                           |FifoShift_1697                                              |    17|
|150   |          \l_DualPhyRAM[0].i_AddrBuffer                                                         |RamWrapper__parameterized1_1698                             |     1|
|151   |            \l_Block.i_Ram                                                                      |RamBlock_1707                                               |     1|
|152   |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1_1708                                          |     1|
|153   |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2_1709                                          |     1|
|154   |                  i_Ram                                                                         |RamBlockUnit3_1710                                          |     1|
|155   |                    \l_32.i_Ram                                                                 |RamBlockUnit32_1711                                         |     1|
|156   |          \l_OutputPipe[0].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1699                           |    31|
|157   |          \l_OutputPipe[1].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1700                           |    30|
|158   |          \l_OutputPipe[2].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1701                           |    30|
|159   |          \l_OutputPipe[3].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1702                           |    30|
|160   |          \l_OutputPipe[4].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1703                           |    30|
|161   |          \l_OutputPipe[5].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1704                           |    30|
|162   |          \l_OutputPipe[6].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1705                           |    30|
|163   |          \l_OutputPipe[7].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1706                           |    30|
|164   |        i_RdFifo                                                                                |RamMultFreq__parameterized2_1633                            |    14|
|165   |          i_Ram                                                                                 |RamWrapper__parameterized8_1634                             |    14|
|166   |            \l_Block.i_Ram                                                                      |RamBlock__parameterized5_1635                               |    14|
|167   |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1__parameterized5_1636                          |    14|
|168   |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized5_1637                          |     7|
|169   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1659                          |     7|
|170   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1660                         |     7|
|171   |                \l_RAM[1].i_Ram                                                                 |RamBlockUnit2__parameterized5_1638                          |     1|
|172   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1657                          |     1|
|173   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1658                         |     1|
|174   |                \l_RAM[2].i_Ram                                                                 |RamBlockUnit2__parameterized5_1639                          |     1|
|175   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1655                          |     1|
|176   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1656                         |     1|
|177   |                \l_RAM[3].i_Ram                                                                 |RamBlockUnit2__parameterized5_1640                          |     1|
|178   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1653                          |     1|
|179   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1654                         |     1|
|180   |                \l_RAM[4].i_Ram                                                                 |RamBlockUnit2__parameterized5_1641                          |     1|
|181   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1651                          |     1|
|182   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1652                         |     1|
|183   |                \l_RAM[5].i_Ram                                                                 |RamBlockUnit2__parameterized5_1642                          |     1|
|184   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1649                          |     1|
|185   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1650                         |     1|
|186   |                \l_RAM[6].i_Ram                                                                 |RamBlockUnit2__parameterized5_1643                          |     1|
|187   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1647                          |     1|
|188   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1648                         |     1|
|189   |                \l_RAM[7].i_Ram                                                                 |RamBlockUnit2__parameterized5_1644                          |     1|
|190   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1645                          |     1|
|191   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1646                         |     1|
|192   |      i_Rd2_AxiRdPort                                                                           |AxiRdPort__parameterized5                                   |   191|
|193   |        i_AxiAddrGen                                                                            |AxiAddrGen__parameterized2_1630                             |   175|
|194   |      i_Rd2_BurstGenRd                                                                          |BurstGenRd__parameterized5                                  |  1743|
|195   |        i_BurstAddr                                                                             |BurstAddr_1565                                              |   259|
|196   |          \l_LsbFifo.i_LsbFifo                                                                  |FifoWrapper__parameterized5_1627                            |    79|
|197   |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized2_1628                            |    79|
|198   |              \gen_FifoBLOCK.gen_sync.i_Fifo                                                    |GenFifoBLOCK__parameterized0_1629                           |    79|
|199   |        i_BurstGenCmd                                                                           |BurstGenCmd__parameterized2_1566                            |   595|
|200   |          \g_NormalBurst.g_InPipe.i_InPipe                                                      |BurstGenPipe_1595                                           |    29|
|201   |          \g_NormalBurst.i_AntiStarvation                                                       |RamGeneric_1596                                             |     7|
|202   |            \l_Mem[0].i_dpram                                                                   |dpram_1626                                                  |     7|
|203   |          \g_NormalBurst.i_RowComp                                                              |RamWrapper_1597                                             |    24|
|204   |            \l_Distributed.i_Ram                                                                |RamDistributed_1625                                         |    24|
|205   |          \g_NormalBurst.i_RowCompPipe                                                          |BurstGenPipe_1598                                           |    29|
|206   |          i_SmallFifo                                                                           |FifoWrapper__parameterized2_1599                            |   137|
|207   |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized1_1622                            |   137|
|208   |              \gen_FifoRAM.i_Fifo                                                               |GenFifoRAM__parameterized0_1623                             |   137|
|209   |                i_Control                                                                       |GenFifoCtrl__parameterized0_1624                            |   128|
|210   |          \l_BankFifos[0].i_FifoShift                                                           |FifoShift_1600                                              |    19|
|211   |          \l_BankFifos[1].i_FifoShift                                                           |FifoShift_1601                                              |    19|
|212   |          \l_BankFifos[2].i_FifoShift                                                           |FifoShift_1602                                              |    19|
|213   |          \l_BankFifos[3].i_FifoShift                                                           |FifoShift_1603                                              |    19|
|214   |          \l_BankFifos[4].i_FifoShift                                                           |FifoShift_1604                                              |    19|
|215   |          \l_BankFifos[5].i_FifoShift                                                           |FifoShift_1605                                              |    19|
|216   |          \l_BankFifos[6].i_FifoShift                                                           |FifoShift_1606                                              |    19|
|217   |          \l_BankFifos[7].i_FifoShift                                                           |FifoShift_1607                                              |    19|
|218   |          \l_DualPhyRAM[0].i_AddrBuffer                                                         |RamWrapper__parameterized1_1608                             |     1|
|219   |            \l_Block.i_Ram                                                                      |RamBlock_1617                                               |     1|
|220   |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1_1618                                          |     1|
|221   |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2_1619                                          |     1|
|222   |                  i_Ram                                                                         |RamBlockUnit3_1620                                          |     1|
|223   |                    \l_32.i_Ram                                                                 |RamBlockUnit32_1621                                         |     1|
|224   |          \l_OutputPipe[0].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1609                           |    11|
|225   |          \l_OutputPipe[1].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1610                           |    13|
|226   |          \l_OutputPipe[2].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1611                           |    11|
|227   |          \l_OutputPipe[3].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1612                           |    13|
|228   |          \l_OutputPipe[4].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1613                           |    12|
|229   |          \l_OutputPipe[5].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1614                           |    11|
|230   |          \l_OutputPipe[6].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1615                           |    11|
|231   |          \l_OutputPipe[7].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1616                           |    12|
|232   |        i_RdFifo                                                                                |RamMultFreq__parameterized2_1567                            |    15|
|233   |          i_Ram                                                                                 |RamWrapper__parameterized8_1568                             |    15|
|234   |            \l_Block.i_Ram                                                                      |RamBlock__parameterized5_1569                               |    15|
|235   |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1__parameterized5_1570                          |    15|
|236   |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized5_1571                          |     3|
|237   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1593                          |     3|
|238   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1594                         |     3|
|239   |                \l_RAM[1].i_Ram                                                                 |RamBlockUnit2__parameterized5_1572                          |     6|
|240   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1591                          |     6|
|241   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1592                         |     6|
|242   |                \l_RAM[2].i_Ram                                                                 |RamBlockUnit2__parameterized5_1573                          |     1|
|243   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1589                          |     1|
|244   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1590                         |     1|
|245   |                \l_RAM[3].i_Ram                                                                 |RamBlockUnit2__parameterized5_1574                          |     1|
|246   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1587                          |     1|
|247   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1588                         |     1|
|248   |                \l_RAM[4].i_Ram                                                                 |RamBlockUnit2__parameterized5_1575                          |     1|
|249   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1585                          |     1|
|250   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1586                         |     1|
|251   |                \l_RAM[5].i_Ram                                                                 |RamBlockUnit2__parameterized5_1576                          |     1|
|252   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1583                          |     1|
|253   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1584                         |     1|
|254   |                \l_RAM[6].i_Ram                                                                 |RamBlockUnit2__parameterized5_1577                          |     1|
|255   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1581                          |     1|
|256   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1582                         |     1|
|257   |                \l_RAM[7].i_Ram                                                                 |RamBlockUnit2__parameterized5_1578                          |     1|
|258   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1579                          |     1|
|259   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1580                         |     1|
|260   |      i_Rd3_AxiRdPort                                                                           |AxiRdPort__parameterized7                                   |   193|
|261   |        i_AxiAddrGen                                                                            |AxiAddrGen__parameterized2_1564                             |   177|
|262   |      i_Rd3_BurstGenRd                                                                          |BurstGenRd__parameterized7                                  |  1813|
|263   |        i_BurstAddr                                                                             |BurstAddr_1499                                              |   258|
|264   |          \l_LsbFifo.i_LsbFifo                                                                  |FifoWrapper__parameterized5_1561                            |    78|
|265   |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized2_1562                            |    78|
|266   |              \gen_FifoBLOCK.gen_sync.i_Fifo                                                    |GenFifoBLOCK__parameterized0_1563                           |    78|
|267   |        i_BurstGenCmd                                                                           |BurstGenCmd__parameterized2_1500                            |   668|
|268   |          \g_NormalBurst.g_InPipe.i_InPipe                                                      |BurstGenPipe_1529                                           |    29|
|269   |          \g_NormalBurst.i_AntiStarvation                                                       |RamGeneric_1530                                             |     7|
|270   |            \l_Mem[0].i_dpram                                                                   |dpram_1560                                                  |     7|
|271   |          \g_NormalBurst.i_RowComp                                                              |RamWrapper_1531                                             |    24|
|272   |            \l_Distributed.i_Ram                                                                |RamDistributed_1559                                         |    24|
|273   |          \g_NormalBurst.i_RowCompPipe                                                          |BurstGenPipe_1532                                           |    29|
|274   |          i_SmallFifo                                                                           |FifoWrapper__parameterized2_1533                            |   135|
|275   |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized1_1556                            |   135|
|276   |              \gen_FifoRAM.i_Fifo                                                               |GenFifoRAM__parameterized0_1557                             |   135|
|277   |                i_Control                                                                       |GenFifoCtrl__parameterized0_1558                            |   129|
|278   |          \l_BankFifos[0].i_FifoShift                                                           |FifoShift_1534                                              |    20|
|279   |          \l_BankFifos[1].i_FifoShift                                                           |FifoShift_1535                                              |    19|
|280   |          \l_BankFifos[2].i_FifoShift                                                           |FifoShift_1536                                              |    19|
|281   |          \l_BankFifos[3].i_FifoShift                                                           |FifoShift_1537                                              |    19|
|282   |          \l_BankFifos[4].i_FifoShift                                                           |FifoShift_1538                                              |    19|
|283   |          \l_BankFifos[5].i_FifoShift                                                           |FifoShift_1539                                              |    19|
|284   |          \l_BankFifos[6].i_FifoShift                                                           |FifoShift_1540                                              |    19|
|285   |          \l_BankFifos[7].i_FifoShift                                                           |FifoShift_1541                                              |    19|
|286   |          \l_DualPhyRAM[0].i_AddrBuffer                                                         |RamWrapper__parameterized1_1542                             |     1|
|287   |            \l_Block.i_Ram                                                                      |RamBlock_1551                                               |     1|
|288   |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1_1552                                          |     1|
|289   |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2_1553                                          |     1|
|290   |                  i_Ram                                                                         |RamBlockUnit3_1554                                          |     1|
|291   |                    \l_32.i_Ram                                                                 |RamBlockUnit32_1555                                         |     1|
|292   |          \l_OutputPipe[0].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1543                           |    21|
|293   |          \l_OutputPipe[1].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1544                           |    21|
|294   |          \l_OutputPipe[2].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1545                           |    21|
|295   |          \l_OutputPipe[3].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1546                           |    21|
|296   |          \l_OutputPipe[4].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1547                           |    21|
|297   |          \l_OutputPipe[5].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1548                           |    21|
|298   |          \l_OutputPipe[6].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1549                           |    21|
|299   |          \l_OutputPipe[7].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1550                           |    21|
|300   |        i_RdFifo                                                                                |RamMultFreq__parameterized2_1501                            |    14|
|301   |          i_Ram                                                                                 |RamWrapper__parameterized8_1502                             |    14|
|302   |            \l_Block.i_Ram                                                                      |RamBlock__parameterized5_1503                               |    14|
|303   |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1__parameterized5_1504                          |    14|
|304   |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized5_1505                          |     7|
|305   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1527                          |     7|
|306   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1528                         |     7|
|307   |                \l_RAM[1].i_Ram                                                                 |RamBlockUnit2__parameterized5_1506                          |     1|
|308   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1525                          |     1|
|309   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1526                         |     1|
|310   |                \l_RAM[2].i_Ram                                                                 |RamBlockUnit2__parameterized5_1507                          |     1|
|311   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1523                          |     1|
|312   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1524                         |     1|
|313   |                \l_RAM[3].i_Ram                                                                 |RamBlockUnit2__parameterized5_1508                          |     1|
|314   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1521                          |     1|
|315   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1522                         |     1|
|316   |                \l_RAM[4].i_Ram                                                                 |RamBlockUnit2__parameterized5_1509                          |     1|
|317   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1519                          |     1|
|318   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1520                         |     1|
|319   |                \l_RAM[5].i_Ram                                                                 |RamBlockUnit2__parameterized5_1510                          |     1|
|320   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1517                          |     1|
|321   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1518                         |     1|
|322   |                \l_RAM[6].i_Ram                                                                 |RamBlockUnit2__parameterized5_1511                          |     1|
|323   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1515                          |     1|
|324   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1516                         |     1|
|325   |                \l_RAM[7].i_Ram                                                                 |RamBlockUnit2__parameterized5_1512                          |     1|
|326   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1513                          |     1|
|327   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1514                         |     1|
|328   |      i_Rd4_AxiRdPort                                                                           |AxiRdPort__parameterized3                                   |   193|
|329   |        i_AxiAddrGen                                                                            |AxiAddrGen__parameterized2                                  |   177|
|330   |      i_Rd4_BurstGenRd                                                                          |BurstGenRd__parameterized3                                  |  1735|
|331   |        i_BurstAddr                                                                             |BurstAddr                                                   |   255|
|332   |          \l_LsbFifo.i_LsbFifo                                                                  |FifoWrapper__parameterized5                                 |    75|
|333   |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized2                                 |    75|
|334   |              \gen_FifoBLOCK.gen_sync.i_Fifo                                                    |GenFifoBLOCK__parameterized0                                |    75|
|335   |        i_BurstGenCmd                                                                           |BurstGenCmd__parameterized2_1445                            |   589|
|336   |          \g_NormalBurst.g_InPipe.i_InPipe                                                      |BurstGenPipe_1467                                           |    29|
|337   |          \g_NormalBurst.i_AntiStarvation                                                       |RamGeneric_1468                                             |     7|
|338   |            \l_Mem[0].i_dpram                                                                   |dpram_1498                                                  |     7|
|339   |          \g_NormalBurst.i_RowComp                                                              |RamWrapper_1469                                             |    24|
|340   |            \l_Distributed.i_Ram                                                                |RamDistributed_1497                                         |    24|
|341   |          \g_NormalBurst.i_RowCompPipe                                                          |BurstGenPipe_1470                                           |    29|
|342   |          i_SmallFifo                                                                           |FifoWrapper__parameterized2_1471                            |   137|
|343   |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized1_1494                            |   137|
|344   |              \gen_FifoRAM.i_Fifo                                                               |GenFifoRAM__parameterized0_1495                             |   137|
|345   |                i_Control                                                                       |GenFifoCtrl__parameterized0_1496                            |   128|
|346   |          \l_BankFifos[0].i_FifoShift                                                           |FifoShift_1472                                              |    18|
|347   |          \l_BankFifos[1].i_FifoShift                                                           |FifoShift_1473                                              |    18|
|348   |          \l_BankFifos[2].i_FifoShift                                                           |FifoShift_1474                                              |    18|
|349   |          \l_BankFifos[3].i_FifoShift                                                           |FifoShift_1475                                              |    18|
|350   |          \l_BankFifos[4].i_FifoShift                                                           |FifoShift_1476                                              |    18|
|351   |          \l_BankFifos[5].i_FifoShift                                                           |FifoShift_1477                                              |    18|
|352   |          \l_BankFifos[6].i_FifoShift                                                           |FifoShift_1478                                              |    18|
|353   |          \l_BankFifos[7].i_FifoShift                                                           |FifoShift_1479                                              |    18|
|354   |          \l_DualPhyRAM[0].i_AddrBuffer                                                         |RamWrapper__parameterized1_1480                             |     1|
|355   |            \l_Block.i_Ram                                                                      |RamBlock_1489                                               |     1|
|356   |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1_1490                                          |     1|
|357   |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2_1491                                          |     1|
|358   |                  i_Ram                                                                         |RamBlockUnit3_1492                                          |     1|
|359   |                    \l_32.i_Ram                                                                 |RamBlockUnit32_1493                                         |     1|
|360   |          \l_OutputPipe[0].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1481                           |    11|
|361   |          \l_OutputPipe[1].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1482                           |    11|
|362   |          \l_OutputPipe[2].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1483                           |    11|
|363   |          \l_OutputPipe[3].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1484                           |    11|
|364   |          \l_OutputPipe[4].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1485                           |    11|
|365   |          \l_OutputPipe[5].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1486                           |    11|
|366   |          \l_OutputPipe[6].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1487                           |    11|
|367   |          \l_OutputPipe[7].i_OutputPipe                                                         |BurstGenPipe__parameterized2_1488                           |    11|
|368   |        i_RdFifo                                                                                |RamMultFreq__parameterized2                                 |    17|
|369   |          i_Ram                                                                                 |RamWrapper__parameterized8                                  |    17|
|370   |            \l_Block.i_Ram                                                                      |RamBlock__parameterized5                                    |    17|
|371   |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1__parameterized5                               |    17|
|372   |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized5                               |    10|
|373   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1465                          |    10|
|374   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1466                         |    10|
|375   |                \l_RAM[1].i_Ram                                                                 |RamBlockUnit2__parameterized5_1446                          |     1|
|376   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1463                          |     1|
|377   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1464                         |     1|
|378   |                \l_RAM[2].i_Ram                                                                 |RamBlockUnit2__parameterized5_1447                          |     1|
|379   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1461                          |     1|
|380   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1462                         |     1|
|381   |                \l_RAM[3].i_Ram                                                                 |RamBlockUnit2__parameterized5_1448                          |     1|
|382   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1459                          |     1|
|383   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1460                         |     1|
|384   |                \l_RAM[4].i_Ram                                                                 |RamBlockUnit2__parameterized5_1449                          |     1|
|385   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1457                          |     1|
|386   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1458                         |     1|
|387   |                \l_RAM[5].i_Ram                                                                 |RamBlockUnit2__parameterized5_1450                          |     1|
|388   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1455                          |     1|
|389   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1456                         |     1|
|390   |                \l_RAM[6].i_Ram                                                                 |RamBlockUnit2__parameterized5_1451                          |     1|
|391   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5_1453                          |     1|
|392   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3_1454                         |     1|
|393   |                \l_RAM[7].i_Ram                                                                 |RamBlockUnit2__parameterized5_1452                          |     1|
|394   |                  i_Ram                                                                         |RamBlockUnit3__parameterized5                               |     1|
|395   |                    \l_64.i_Ram                                                                 |RamBlockUnit64__parameterized3                              |     1|
|396   |      i_SdramCtrl                                                                               |SdramCtrlReorder                                            |  8651|
|397   |        i_Reorder                                                                               |SdramReorderTop                                             |  2689|
|398   |          \g_CoreMonitoring.i_measureTransferTime                                               |RateMeasurement__parameterized0__1                          |    98|
|399   |          \g_CoreMonitoring.i_measureIdleTime                                                   |RateMeasurement__parameterized0__2                          |    98|
|400   |          \g_CoreMonitoring.i_measureCSTime                                                     |RateMeasurement__parameterized0__3                          |    98|
|401   |          \g_CoreMonitoring.i_measureArbTime                                                    |RateMeasurement__parameterized0__4                          |    98|
|402   |          \g_CoreMonitoring.i_measureRefreshTime                                                |RateMeasurement__parameterized0__5                          |    98|
|403   |          \g_CoreMonitoring.i_measureRdWrTime                                                   |RateMeasurement__parameterized0__6                          |    98|
|404   |          \g_CoreMonitoring.i_measureBankTime                                                   |RateMeasurement__parameterized0__7                          |    98|
|405   |          \g_CoreMonitoring.i_measureWrTime                                                     |RateMeasurement__parameterized0                             |    98|
|406   |          \g_PerRd.i_DummyRead                                                                  |SdramDummyRead                                              |    72|
|407   |          i_Arbiter                                                                             |SdramReorderArbiter                                         |   201|
|408   |            i_Arbiter                                                                           |SdramArbiterUnit__parameterized3                            |   105|
|409   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized3                            |     8|
|410   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode__parameterized3_1439                       |    10|
|411   |              \l_Nodes[3].i_Node                                                                |SdramArbiterNode__parameterized3_1440                       |     9|
|412   |              \l_Nodes[4].i_Node                                                                |SdramArbiterNode__parameterized3_1441                       |    23|
|413   |              \l_Nodes[5].i_Node                                                                |SdramArbiterNode__parameterized3_1442                       |    21|
|414   |              \l_Nodes[6].i_Node                                                                |SdramArbiterNode__parameterized3_1443                       |    13|
|415   |              \l_Nodes[7].i_Node                                                                |SdramArbiterNode__parameterized3_1444                       |    21|
|416   |          i_RW                                                                                  |SdramReorderRW                                              |   432|
|417   |          \l_Bank[0].i_Bank                                                                     |SdramReorderBank                                            |    67|
|418   |          \l_Bank[1].i_Bank                                                                     |SdramReorderBank__parameterized0                            |    59|
|419   |          \l_Bank[2].i_Bank                                                                     |SdramReorderBank__parameterized1                            |    71|
|420   |          \l_Bank[3].i_Bank                                                                     |SdramReorderBank__parameterized2                            |    54|
|421   |          \l_Bank[4].i_Bank                                                                     |SdramReorderBank__parameterized3                            |    68|
|422   |          \l_Bank[5].i_Bank                                                                     |SdramReorderBank__parameterized4                            |    59|
|423   |          \l_Bank[6].i_Bank                                                                     |SdramReorderBank__parameterized5                            |    72|
|424   |          \l_Bank[7].i_Bank                                                                     |SdramReorderBank__parameterized6                            |    56|
|425   |        i_SdramReorderPortsArbiter                                                              |SdramReorderPortsArbiter                                    |  1278|
|426   |          \l_BankArbiters[0].l_RdHighArbiter.i_RdHighArbiter                                    |SdramArbiterTop__parameterized2                             |    72|
|427   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized2_1433                       |    72|
|428   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized2_1434                       |    70|
|429   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid__parameterized0_1436                         |    14|
|430   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait__parameterized0_1437                          |    25|
|431   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait__parameterized0_1438                          |    30|
|432   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1435                                       |     2|
|433   |          \l_BankArbiters[0].l_RdLowArbiter.i_RdLowArbiter                                      |SdramArbiterTop__parameterized0                             |     1|
|434   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized0_1431                       |     1|
|435   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized0_1432                       |     1|
|436   |          \l_BankArbiters[0].l_WrHighArbiter.i_WrHighArbiter                                    |SdramArbiterTop__parameterized1                             |    74|
|437   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized1_1426                       |    74|
|438   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized1_1427                       |    74|
|439   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid_1428                                         |    21|
|440   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait_1429                                          |    23|
|441   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait_1430                                          |    29|
|442   |          \l_BankArbiters[0].l_WrLowArbiter.i_WrLowArbiter                                      |SdramArbiterTop                                             |     7|
|443   |            i_HighArbiter                                                                       |SdramArbiterUnit_1423                                       |     7|
|444   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode_1424                                       |     1|
|445   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1425                                       |     6|
|446   |          \l_BankArbiters[1].l_RdHighArbiter.i_RdHighArbiter                                    |SdramArbiterTop__parameterized2_1295                        |    73|
|447   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized2_1417                       |    73|
|448   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized2_1418                       |    71|
|449   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid__parameterized0_1420                         |    15|
|450   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait__parameterized0_1421                          |    25|
|451   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait__parameterized0_1422                          |    30|
|452   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1419                                       |     2|
|453   |          \l_BankArbiters[1].l_RdLowArbiter.i_RdLowArbiter                                      |SdramArbiterTop__parameterized0_1296                        |     1|
|454   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized0_1415                       |     1|
|455   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized0_1416                       |     1|
|456   |          \l_BankArbiters[1].l_WrHighArbiter.i_WrHighArbiter                                    |SdramArbiterTop__parameterized1_1297                        |    82|
|457   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized1_1410                       |    82|
|458   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized1_1411                       |    82|
|459   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid_1412                                         |    29|
|460   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait_1413                                          |    23|
|461   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait_1414                                          |    29|
|462   |          \l_BankArbiters[1].l_WrLowArbiter.i_WrLowArbiter                                      |SdramArbiterTop_1298                                        |     5|
|463   |            i_HighArbiter                                                                       |SdramArbiterUnit_1407                                       |     5|
|464   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode_1408                                       |     1|
|465   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1409                                       |     4|
|466   |          \l_BankArbiters[2].l_RdHighArbiter.i_RdHighArbiter                                    |SdramArbiterTop__parameterized2_1299                        |    74|
|467   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized2_1401                       |    74|
|468   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized2_1402                       |    72|
|469   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid__parameterized0_1404                         |    16|
|470   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait__parameterized0_1405                          |    25|
|471   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait__parameterized0_1406                          |    30|
|472   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1403                                       |     2|
|473   |          \l_BankArbiters[2].l_RdLowArbiter.i_RdLowArbiter                                      |SdramArbiterTop__parameterized0_1300                        |     1|
|474   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized0_1399                       |     1|
|475   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized0_1400                       |     1|
|476   |          \l_BankArbiters[2].l_WrHighArbiter.i_WrHighArbiter                                    |SdramArbiterTop__parameterized1_1301                        |    74|
|477   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized1_1394                       |    74|
|478   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized1_1395                       |    74|
|479   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid_1396                                         |    21|
|480   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait_1397                                          |    23|
|481   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait_1398                                          |    29|
|482   |          \l_BankArbiters[2].l_WrLowArbiter.i_WrLowArbiter                                      |SdramArbiterTop_1302                                        |     6|
|483   |            i_HighArbiter                                                                       |SdramArbiterUnit_1391                                       |     6|
|484   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode_1392                                       |     1|
|485   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1393                                       |     5|
|486   |          \l_BankArbiters[3].l_RdHighArbiter.i_RdHighArbiter                                    |SdramArbiterTop__parameterized2_1303                        |    76|
|487   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized2_1385                       |    76|
|488   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized2_1386                       |    74|
|489   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid__parameterized0_1388                         |    18|
|490   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait__parameterized0_1389                          |    25|
|491   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait__parameterized0_1390                          |    30|
|492   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1387                                       |     2|
|493   |          \l_BankArbiters[3].l_RdLowArbiter.i_RdLowArbiter                                      |SdramArbiterTop__parameterized0_1304                        |     1|
|494   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized0_1383                       |     1|
|495   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized0_1384                       |     1|
|496   |          \l_BankArbiters[3].l_WrHighArbiter.i_WrHighArbiter                                    |SdramArbiterTop__parameterized1_1305                        |    92|
|497   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized1_1378                       |    92|
|498   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized1_1379                       |    92|
|499   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid_1380                                         |    39|
|500   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait_1381                                          |    23|
|501   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait_1382                                          |    29|
|502   |          \l_BankArbiters[3].l_WrLowArbiter.i_WrLowArbiter                                      |SdramArbiterTop_1306                                        |     5|
|503   |            i_HighArbiter                                                                       |SdramArbiterUnit_1375                                       |     5|
|504   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode_1376                                       |     1|
|505   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1377                                       |     4|
|506   |          \l_BankArbiters[4].l_RdHighArbiter.i_RdHighArbiter                                    |SdramArbiterTop__parameterized2_1307                        |    71|
|507   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized2_1369                       |    71|
|508   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized2_1370                       |    69|
|509   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid__parameterized0_1372                         |    13|
|510   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait__parameterized0_1373                          |    25|
|511   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait__parameterized0_1374                          |    30|
|512   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1371                                       |     2|
|513   |          \l_BankArbiters[4].l_RdLowArbiter.i_RdLowArbiter                                      |SdramArbiterTop__parameterized0_1308                        |     1|
|514   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized0_1367                       |     1|
|515   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized0_1368                       |     1|
|516   |          \l_BankArbiters[4].l_WrHighArbiter.i_WrHighArbiter                                    |SdramArbiterTop__parameterized1_1309                        |    74|
|517   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized1_1362                       |    74|
|518   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized1_1363                       |    74|
|519   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid_1364                                         |    21|
|520   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait_1365                                          |    23|
|521   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait_1366                                          |    29|
|522   |          \l_BankArbiters[4].l_WrLowArbiter.i_WrLowArbiter                                      |SdramArbiterTop_1310                                        |     6|
|523   |            i_HighArbiter                                                                       |SdramArbiterUnit_1359                                       |     6|
|524   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode_1360                                       |     1|
|525   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1361                                       |     5|
|526   |          \l_BankArbiters[5].l_RdHighArbiter.i_RdHighArbiter                                    |SdramArbiterTop__parameterized2_1311                        |    71|
|527   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized2_1353                       |    71|
|528   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized2_1354                       |    69|
|529   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid__parameterized0_1356                         |    13|
|530   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait__parameterized0_1357                          |    25|
|531   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait__parameterized0_1358                          |    30|
|532   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1355                                       |     2|
|533   |          \l_BankArbiters[5].l_RdLowArbiter.i_RdLowArbiter                                      |SdramArbiterTop__parameterized0_1312                        |     1|
|534   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized0_1351                       |     1|
|535   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized0_1352                       |     1|
|536   |          \l_BankArbiters[5].l_WrHighArbiter.i_WrHighArbiter                                    |SdramArbiterTop__parameterized1_1313                        |    83|
|537   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized1_1346                       |    83|
|538   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized1_1347                       |    83|
|539   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid_1348                                         |    30|
|540   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait_1349                                          |    23|
|541   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait_1350                                          |    29|
|542   |          \l_BankArbiters[5].l_WrLowArbiter.i_WrLowArbiter                                      |SdramArbiterTop_1314                                        |     5|
|543   |            i_HighArbiter                                                                       |SdramArbiterUnit_1343                                       |     5|
|544   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode_1344                                       |     1|
|545   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1345                                       |     4|
|546   |          \l_BankArbiters[6].l_RdHighArbiter.i_RdHighArbiter                                    |SdramArbiterTop__parameterized2_1315                        |    73|
|547   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized2_1337                       |    73|
|548   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized2_1338                       |    71|
|549   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid__parameterized0_1340                         |    15|
|550   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait__parameterized0_1341                          |    25|
|551   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait__parameterized0_1342                          |    30|
|552   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1339                                       |     2|
|553   |          \l_BankArbiters[6].l_RdLowArbiter.i_RdLowArbiter                                      |SdramArbiterTop__parameterized0_1316                        |     1|
|554   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized0_1335                       |     1|
|555   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized0_1336                       |     1|
|556   |          \l_BankArbiters[6].l_WrHighArbiter.i_WrHighArbiter                                    |SdramArbiterTop__parameterized1_1317                        |    77|
|557   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized1_1330                       |    77|
|558   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized1_1331                       |    77|
|559   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid_1332                                         |    24|
|560   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait_1333                                          |    23|
|561   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait_1334                                          |    29|
|562   |          \l_BankArbiters[6].l_WrLowArbiter.i_WrLowArbiter                                      |SdramArbiterTop_1318                                        |     7|
|563   |            i_HighArbiter                                                                       |SdramArbiterUnit_1327                                       |     7|
|564   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode_1328                                       |     1|
|565   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1329                                       |     6|
|566   |          \l_BankArbiters[7].l_RdHighArbiter.i_RdHighArbiter                                    |SdramArbiterTop__parameterized2_1319                        |    75|
|567   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized2                            |    75|
|568   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized2                            |    73|
|569   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid__parameterized0                              |    17|
|570   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait__parameterized0                               |    25|
|571   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait__parameterized0_1326                          |    30|
|572   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1325                                       |     2|
|573   |          \l_BankArbiters[7].l_RdLowArbiter.i_RdLowArbiter                                      |SdramArbiterTop__parameterized0_1320                        |     1|
|574   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized0                            |     1|
|575   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized0                            |     1|
|576   |          \l_BankArbiters[7].l_WrHighArbiter.i_WrHighArbiter                                    |SdramArbiterTop__parameterized1_1321                        |    83|
|577   |            i_HighArbiter                                                                       |SdramArbiterUnit__parameterized1                            |    83|
|578   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode__parameterized1                            |    83|
|579   |                \g_PipeValid.i_OutPipe                                                          |SdramPipeValid                                              |    30|
|580   |                \g_PipeWait.i_In0Pipe                                                           |SdramPipeWait                                               |    23|
|581   |                \g_PipeWait.i_In1Pipe                                                           |SdramPipeWait_1324                                          |    29|
|582   |          \l_BankArbiters[7].l_WrLowArbiter.i_WrLowArbiter                                      |SdramArbiterTop_1322                                        |     5|
|583   |            i_HighArbiter                                                                       |SdramArbiterUnit                                            |     5|
|584   |              \l_Nodes[1].i_Node                                                                |SdramArbiterNode                                            |     1|
|585   |              \l_Nodes[2].i_Node                                                                |SdramArbiterNode_1323                                       |     4|
|586   |        i_Sequencer                                                                             |SdramCtrlReorderSeq                                         |  1775|
|587   |          \l_RdPortFifo.i_RdFifo                                                                |FifoWrapper__parameterized6                                 |    89|
|588   |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized3                                 |    89|
|589   |              \gen_FifoRAM.i_Fifo                                                               |GenFifoRAM__parameterized1                                  |    89|
|590   |                i_Control                                                                       |GenFifoCtrl__parameterized1                                 |    52|
|591   |        i_SequencerCmdPipe                                                                      |SdramPipeValid__parameterized1                              |    56|
|592   |      i_SdramPhyUltrascale_0                                                                    |SdramPhyUltrascale_0_1                                      | 23825|
|593   |        i_vcu_ddr4_controller_v1_0_1_ddr4_0                                                     |vcu_ddr4_controller_v1_0_1_ddr4_0                           | 23807|
|594   |          inst                                                                                  |vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4                      | 23807|
|595   |            u_mig_ddr4_phy                                                                      |vcu_ddr4_controller_v1_0_1_ddr4_0_phy                       |  1009|
|596   |              inst                                                                              |vcu_ddr4_controller_v1_0_1_ddr4_0_phy_ddr4                  |   997|
|597   |                \generate_block1.u_ddr_xiphy                                                    |ddr4_phy_v2_2_0_xiphy                                       |   165|
|598   |                  \byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper                          |    17|
|599   |                    \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1279                 |     1|
|600   |                    \I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1280 |     1|
|601   |                    \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1281                 |     1|
|602   |                    \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1282                 |     1|
|603   |                    \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1283                 |     1|
|604   |                    \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1284                 |     1|
|605   |                    \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1285 |     1|
|606   |                    \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1286                 |     1|
|607   |                    \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1287                 |     1|
|608   |                    \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1288                 |     1|
|609   |                    \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1289                 |     1|
|610   |                    \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper_1290                  |     1|
|611   |                    \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_1291  |     1|
|612   |                    \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1292                 |     1|
|613   |                    \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1293                 |     1|
|614   |                    u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1294                    |     1|
|615   |                  \byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper_1142                     |    17|
|616   |                    \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1263                 |     1|
|617   |                    \I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1264 |     1|
|618   |                    \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1265                 |     1|
|619   |                    \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1266                 |     1|
|620   |                    \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1267                 |     1|
|621   |                    \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1268                 |     1|
|622   |                    \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1269 |     1|
|623   |                    \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1270                 |     1|
|624   |                    \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1271                 |     1|
|625   |                    \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1272                 |     1|
|626   |                    \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1273                 |     1|
|627   |                    \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper_1274                  |     1|
|628   |                    \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_1275  |     1|
|629   |                    \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1276                 |     1|
|630   |                    \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1277                 |     1|
|631   |                    u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1278                    |     1|
|632   |                  \byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0          |    16|
|633   |                    \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1248 |     1|
|634   |                    \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1249 |     1|
|635   |                    \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1250 |     1|
|636   |                    \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1251 |     1|
|637   |                    \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1252 |     1|
|638   |                    \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1253 |     1|
|639   |                    \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1254 |     1|
|640   |                    \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1255 |     1|
|641   |                    \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1256 |     1|
|642   |                    \I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1257 |     1|
|643   |                    \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_1258  |     1|
|644   |                    \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_1259  |     1|
|645   |                    \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1260                 |     1|
|646   |                    \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1261                 |     1|
|647   |                    u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1262                    |     1|
|648   |                  \byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1          |    19|
|649   |                    \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1232 |     1|
|650   |                    \I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0      |     1|
|651   |                    \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1233 |     1|
|652   |                    \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1234 |     1|
|653   |                    \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1235 |     1|
|654   |                    \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1236 |     1|
|655   |                    \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1237 |     1|
|656   |                    \I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1238 |     1|
|657   |                    \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1239 |     1|
|658   |                    \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1240 |     1|
|659   |                    \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1241 |     1|
|660   |                    \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1242 |     1|
|661   |                    \I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1243 |     1|
|662   |                    \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1       |     1|
|663   |                    \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_1244  |     1|
|664   |                    \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1245                 |     1|
|665   |                    \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1246                 |     1|
|666   |                    u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1247                    |     1|
|667   |                  \byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2          |    16|
|668   |                    \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1217                 |     1|
|669   |                    \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1218                 |     1|
|670   |                    \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1219                 |     1|
|671   |                    \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1220                 |     1|
|672   |                    \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1221                 |     1|
|673   |                    \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1222 |     1|
|674   |                    \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1223                 |     1|
|675   |                    \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1224                 |     1|
|676   |                    \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1225                 |     1|
|677   |                    \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1226                 |     1|
|678   |                    \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper_1227                  |     1|
|679   |                    \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_1228  |     1|
|680   |                    \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1229                 |     1|
|681   |                    \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1230                 |     1|
|682   |                    u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1231                    |     1|
|683   |                  \byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_1143     |    16|
|684   |                    \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1202                 |     1|
|685   |                    \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1203                 |     1|
|686   |                    \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1204                 |     1|
|687   |                    \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1205                 |     1|
|688   |                    \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1206                 |     1|
|689   |                    \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1207 |     1|
|690   |                    \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1208                 |     1|
|691   |                    \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1209                 |     1|
|692   |                    \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1210                 |     1|
|693   |                    \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1211                 |     1|
|694   |                    \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper_1212                  |     1|
|695   |                    \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_1213  |     1|
|696   |                    \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1214                 |     1|
|697   |                    \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1215                 |     1|
|698   |                    u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1216                    |     1|
|699   |                  \byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_1144     |    16|
|700   |                    \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1187                 |     1|
|701   |                    \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1188                 |     1|
|702   |                    \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1189                 |     1|
|703   |                    \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1190                 |     1|
|704   |                    \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1191                 |     1|
|705   |                    \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1192 |     1|
|706   |                    \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1193                 |     1|
|707   |                    \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1194                 |     1|
|708   |                    \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1195                 |     1|
|709   |                    \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1196                 |     1|
|710   |                    \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper_1197                  |     1|
|711   |                    \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_1198  |     1|
|712   |                    \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1199                 |     1|
|713   |                    \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1200                 |     1|
|714   |                    u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1201                    |     1|
|715   |                  \byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_1145     |    16|
|716   |                    \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1172                 |     1|
|717   |                    \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1173                 |     1|
|718   |                    \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1174                 |     1|
|719   |                    \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1175                 |     1|
|720   |                    \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1176                 |     1|
|721   |                    \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1177 |     1|
|722   |                    \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1178                 |     1|
|723   |                    \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1179                 |     1|
|724   |                    \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1180                 |     1|
|725   |                    \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1181                 |     1|
|726   |                    \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper_1182                  |     1|
|727   |                    \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_1183  |     1|
|728   |                    \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1184                 |     1|
|729   |                    \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1185                 |     1|
|730   |                    u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1186                    |     1|
|731   |                  \byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_1146     |    16|
|732   |                    \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1157                 |     1|
|733   |                    \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1158                 |     1|
|734   |                    \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1159                 |     1|
|735   |                    \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1160                 |     1|
|736   |                    \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1161                 |     1|
|737   |                    \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1162 |     1|
|738   |                    \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1163                 |     1|
|739   |                    \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1164                 |     1|
|740   |                    \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1165                 |     1|
|741   |                    \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1166                 |     1|
|742   |                    \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper_1167                  |     1|
|743   |                    \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_1168  |     1|
|744   |                    \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1169                 |     1|
|745   |                    \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1170                 |     1|
|746   |                    u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1171                    |     1|
|747   |                  \byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_1147     |    16|
|748   |                    \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper                      |     1|
|749   |                    \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1148                 |     1|
|750   |                    \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1149                 |     1|
|751   |                    \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1150                 |     1|
|752   |                    \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1151                 |     1|
|753   |                    \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1      |     1|
|754   |                    \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1152                 |     1|
|755   |                    \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1153                 |     1|
|756   |                    \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1154                 |     1|
|757   |                    \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1155                 |     1|
|758   |                    \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper                       |     1|
|759   |                    \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0       |     1|
|760   |                    \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper                      |     1|
|761   |                    \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1156                 |     1|
|762   |                    u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper                         |     1|
|763   |                u_ddr4_phy_pll                                                                  |ddr4_phy_v2_2_0_pll                                         |     9|
|764   |                u_ddr_iob                                                                       |ddr4_phy_v2_2_0_iob                                         |   113|
|765   |                  \genByte[0].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte                                    |    12|
|766   |                  \genByte[1].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte_1136                               |    12|
|767   |                  \genByte[2].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized0                    |    10|
|768   |                  \genByte[3].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized1                    |    13|
|769   |                  \genByte[4].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized2                    |    11|
|770   |                  \genByte[5].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized2_1137               |    11|
|771   |                  \genByte[6].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized2_1138               |    11|
|772   |                  \genByte[7].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized2_1139               |    11|
|773   |                  \genByte[8].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized2_1140               |    11|
|774   |                  \genByte[9].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized2_1141               |    11|
|775   |            u_ddr4_infrastructure                                                               |ddr4_v2_2_7_infrastructure                                  |   126|
|776   |            u_ddr_cal_riu                                                                       |vcu_ddr4_controller_v1_0_1_ddr4_0_ddr4_cal_riu              |  3773|
|777   |              mcs0                                                                              |vcu_ddr4_controller_v1_0_1_ddr4_0_microblaze_mcs            |  3548|
|778   |                inst                                                                            |bd_eef4                                                     |  3548|
|779   |                  dlmb                                                                          |bd_eef4_dlmb_0                                              |    37|
|780   |                    U0                                                                          |lmb_v10                                                     |    37|
|781   |                  dlmb_cntlr                                                                    |bd_eef4_dlmb_cntlr_0                                        |     8|
|782   |                    U0                                                                          |lmb_bram_if_cntlr                                           |     8|
|783   |                      lmb_mux_I                                                                 |lmb_mux                                                     |     1|
|784   |                        \one_lmb.pselect_mask_lmb                                               |lmb_bram_if_cntlr_v4_0_16_pselect_mask                      |     1|
|785   |                  ilmb                                                                          |bd_eef4_ilmb_0                                              |    37|
|786   |                    U0                                                                          |lmb_v10__parameterized1                                     |    37|
|787   |                  ilmb_cntlr                                                                    |bd_eef4_ilmb_cntlr_0                                        |     8|
|788   |                    U0                                                                          |lmb_bram_if_cntlr__parameterized1                           |     8|
|789   |                  iomodule_0                                                                    |bd_eef4_iomodule_0_0                                        |   160|
|790   |                    U0                                                                          |iomodule                                                    |   160|
|791   |                  lmb_bram_I                                                                    |bd_eef4_lmb_bram_I_0                                        |    38|
|792   |                    U0                                                                          |blk_mem_gen_v8_4_3                                          |    38|
|793   |                      inst_blk_mem_gen                                                          |blk_mem_gen_v8_4_3_synth                                    |    38|
|794   |                        \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                  |blk_mem_gen_top                                             |    38|
|795   |                          \valid.cstr                                                           |blk_mem_gen_generic_cstr                                    |    38|
|796   |                            \ramloop[0].ram.r                                                   |blk_mem_gen_prim_width                                      |     1|
|797   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper                                    |     1|
|798   |                            \ramloop[10].ram.r                                                  |blk_mem_gen_prim_width__parameterized9                      |     1|
|799   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized9                    |     1|
|800   |                            \ramloop[11].ram.r                                                  |blk_mem_gen_prim_width__parameterized10                     |     1|
|801   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized10                   |     1|
|802   |                            \ramloop[12].ram.r                                                  |blk_mem_gen_prim_width__parameterized11                     |     1|
|803   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized11                   |     1|
|804   |                            \ramloop[13].ram.r                                                  |blk_mem_gen_prim_width__parameterized12                     |     1|
|805   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized12                   |     1|
|806   |                            \ramloop[14].ram.r                                                  |blk_mem_gen_prim_width__parameterized13                     |     1|
|807   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized13                   |     1|
|808   |                            \ramloop[15].ram.r                                                  |blk_mem_gen_prim_width__parameterized14                     |    23|
|809   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized14                   |     5|
|810   |                            \ramloop[1].ram.r                                                   |blk_mem_gen_prim_width__parameterized0                      |     1|
|811   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized0                    |     1|
|812   |                            \ramloop[2].ram.r                                                   |blk_mem_gen_prim_width__parameterized1                      |     1|
|813   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized1                    |     1|
|814   |                            \ramloop[3].ram.r                                                   |blk_mem_gen_prim_width__parameterized2                      |     1|
|815   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized2                    |     1|
|816   |                            \ramloop[4].ram.r                                                   |blk_mem_gen_prim_width__parameterized3                      |     1|
|817   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized3                    |     1|
|818   |                            \ramloop[5].ram.r                                                   |blk_mem_gen_prim_width__parameterized4                      |     1|
|819   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized4                    |     1|
|820   |                            \ramloop[6].ram.r                                                   |blk_mem_gen_prim_width__parameterized5                      |     1|
|821   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized5                    |     1|
|822   |                            \ramloop[7].ram.r                                                   |blk_mem_gen_prim_width__parameterized6                      |     1|
|823   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized6                    |     1|
|824   |                            \ramloop[8].ram.r                                                   |blk_mem_gen_prim_width__parameterized7                      |     1|
|825   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized7                    |     1|
|826   |                            \ramloop[9].ram.r                                                   |blk_mem_gen_prim_width__parameterized8                      |     1|
|827   |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized8                    |     1|
|828   |                  microblaze_I                                                                  |bd_eef4_microblaze_I_0                                      |  3148|
|829   |                    U0                                                                          |MicroBlaze                                                  |  3148|
|830   |                      MicroBlaze_Core_I                                                         |MicroBlaze_Core                                             |  2860|
|831   |                        \Performance.Core                                                       |MicroBlaze_GTi                                              |  2848|
|832   |                          Data_Flow_I                                                           |Data_Flow_gti                                               |  1324|
|833   |                            ALU_I                                                               |ALU                                                         |   116|
|834   |                              \Use_Carry_Decoding.CarryIn_MUXCY                                 |microblaze_v11_0_1_MB_MUXCY_1042                            |     1|
|835   |                              \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                |ALU_Bit__parameterized2                                     |     6|
|836   |                                \Last_Bit.I_ALU_LUT_2                                           |MB_LUT4                                                     |     1|
|837   |                                \Last_Bit.I_ALU_LUT_V5                                          |microblaze_v11_0_1_MB_LUT6__parameterized5                  |     1|
|838   |                                \Last_Bit.MULT_AND_I                                            |microblaze_v11_0_1_MB_MULT_AND                              |     1|
|839   |                                \Last_Bit.MUXCY_XOR_I                                           |microblaze_v11_0_1_MB_MUXCY_XORCY_1134                      |     2|
|840   |                                \Last_Bit.Pre_MUXCY_I                                           |microblaze_v11_0_1_MB_MUXCY_1135                            |     1|
|841   |                              \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                               |ALU_Bit                                                     |     3|
|842   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1132                                              |     1|
|843   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1133                      |     2|
|844   |                              \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                               |ALU_Bit_1043                                                |     3|
|845   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1130                                              |     1|
|846   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1131                      |     2|
|847   |                              \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                               |ALU_Bit_1044                                                |     3|
|848   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1128                                              |     1|
|849   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1129                      |     2|
|850   |                              \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                               |ALU_Bit_1045                                                |     3|
|851   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1126                                              |     1|
|852   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1127                      |     2|
|853   |                              \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                               |ALU_Bit_1046                                                |     3|
|854   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1124                                              |     1|
|855   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1125                      |     2|
|856   |                              \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                               |ALU_Bit_1047                                                |     3|
|857   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1122                                              |     1|
|858   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1123                      |     2|
|859   |                              \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                               |ALU_Bit_1048                                                |     5|
|860   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1120                                              |     1|
|861   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1121                      |     4|
|862   |                              \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                               |ALU_Bit_1049                                                |     5|
|863   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1118                                              |     1|
|864   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1119                      |     4|
|865   |                              \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                               |ALU_Bit_1050                                                |     5|
|866   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1116                                              |     1|
|867   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1117                      |     4|
|868   |                              \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                               |ALU_Bit_1051                                                |     5|
|869   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1114                                              |     1|
|870   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1115                      |     4|
|871   |                              \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                |ALU_Bit_1052                                                |     3|
|872   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1112                                              |     1|
|873   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1113                      |     2|
|874   |                              \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                               |ALU_Bit_1053                                                |     5|
|875   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1110                                              |     1|
|876   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1111                      |     4|
|877   |                              \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                               |ALU_Bit_1054                                                |     5|
|878   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1108                                              |     1|
|879   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1109                      |     4|
|880   |                              \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                               |ALU_Bit_1055                                                |     5|
|881   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1106                                              |     1|
|882   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1107                      |     4|
|883   |                              \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                               |ALU_Bit_1056                                                |     5|
|884   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1104                                              |     1|
|885   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1105                      |     4|
|886   |                              \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                               |ALU_Bit_1057                                                |     3|
|887   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1102                                              |     1|
|888   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1103                      |     2|
|889   |                              \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                               |ALU_Bit_1058                                                |     3|
|890   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1100                                              |     1|
|891   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1101                      |     2|
|892   |                              \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                               |ALU_Bit_1059                                                |     3|
|893   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1098                                              |     1|
|894   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1099                      |     2|
|895   |                              \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                               |ALU_Bit_1060                                                |     3|
|896   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1096                                              |     1|
|897   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1097                      |     2|
|898   |                              \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                               |ALU_Bit_1061                                                |     3|
|899   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1094                                              |     1|
|900   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1095                      |     2|
|901   |                              \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                               |ALU_Bit_1062                                                |     3|
|902   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1092                                              |     1|
|903   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1093                      |     2|
|904   |                              \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                |ALU_Bit_1063                                                |     3|
|905   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1090                                              |     1|
|906   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1091                      |     2|
|907   |                              \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                               |ALU_Bit_1064                                                |     3|
|908   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1088                                              |     1|
|909   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1089                      |     2|
|910   |                              \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                               |ALU_Bit_1065                                                |     3|
|911   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1086                                              |     1|
|912   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1087                      |     2|
|913   |                              \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                |ALU_Bit_1066                                                |     3|
|914   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1084                                              |     1|
|915   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1085                      |     2|
|916   |                              \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                |ALU_Bit_1067                                                |     3|
|917   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1082                                              |     1|
|918   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1083                      |     2|
|919   |                              \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                |ALU_Bit_1068                                                |     3|
|920   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1080                                              |     1|
|921   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1081                      |     2|
|922   |                              \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                |ALU_Bit_1069                                                |     3|
|923   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1078                                              |     1|
|924   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1079                      |     2|
|925   |                              \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                |ALU_Bit_1070                                                |     3|
|926   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1076                                              |     1|
|927   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1077                      |     2|
|928   |                              \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                |ALU_Bit_1071                                                |     3|
|929   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1074                                              |     1|
|930   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1075                      |     2|
|931   |                              \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                |ALU_Bit_1072                                                |     3|
|932   |                                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2                                                   |     1|
|933   |                                \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1073                      |     2|
|934   |                            Barrel_Shifter_I                                                    |Barrel_Shifter_gti                                          |   210|
|935   |                              \Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                |microblaze_v11_0_1_MB_LUT6__parameterized12                 |     1|
|936   |                              \Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1011            |     2|
|937   |                              \Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1012            |     2|
|938   |                              \Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1013            |     2|
|939   |                              \Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1014            |     2|
|940   |                              \Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1015            |     2|
|941   |                              \Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1016            |     2|
|942   |                              \Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1017            |     1|
|943   |                              \Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1018            |     1|
|944   |                              \Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1019            |     1|
|945   |                              \Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1020            |     1|
|946   |                              \Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                |microblaze_v11_0_1_MB_LUT6__parameterized12_1021            |     2|
|947   |                              \Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1022            |     1|
|948   |                              \Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1023            |     1|
|949   |                              \Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1024            |     1|
|950   |                              \Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1025            |     1|
|951   |                              \Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1026            |     1|
|952   |                              \Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1027            |     1|
|953   |                              \Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1028            |     1|
|954   |                              \Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1029            |     1|
|955   |                              \Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1030            |     1|
|956   |                              \Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1031            |     1|
|957   |                              \Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                |microblaze_v11_0_1_MB_LUT6__parameterized12_1032            |     2|
|958   |                              \Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1033            |     1|
|959   |                              \Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6               |microblaze_v11_0_1_MB_LUT6__parameterized12_1034            |     1|
|960   |                              \Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                |microblaze_v11_0_1_MB_LUT6__parameterized12_1035            |     2|
|961   |                              \Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                |microblaze_v11_0_1_MB_LUT6__parameterized12_1036            |     2|
|962   |                              \Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                |microblaze_v11_0_1_MB_LUT6__parameterized12_1037            |     2|
|963   |                              \Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                |microblaze_v11_0_1_MB_LUT6__parameterized12_1038            |     2|
|964   |                              \Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                |microblaze_v11_0_1_MB_LUT6__parameterized12_1039            |     2|
|965   |                              \Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                |microblaze_v11_0_1_MB_LUT6__parameterized12_1040            |     2|
|966   |                              \Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                |microblaze_v11_0_1_MB_LUT6__parameterized12_1041            |     2|
|967   |                            Byte_Doublet_Handle_gti_I                                           |Byte_Doublet_Handle_gti                                     |    63|
|968   |                            Data_Flow_Logic_I                                                   |Data_Flow_Logic                                             |    66|
|969   |                              \Gen_Bits[0].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_979                              |     2|
|970   |                              \Gen_Bits[10].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_980                              |     1|
|971   |                              \Gen_Bits[11].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_981                              |     1|
|972   |                              \Gen_Bits[12].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_982                              |     1|
|973   |                              \Gen_Bits[13].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_983                              |     1|
|974   |                              \Gen_Bits[14].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_984                              |     1|
|975   |                              \Gen_Bits[15].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_985                              |     1|
|976   |                              \Gen_Bits[16].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_986                              |     1|
|977   |                              \Gen_Bits[17].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_987                              |     1|
|978   |                              \Gen_Bits[18].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_988                              |     1|
|979   |                              \Gen_Bits[19].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_989                              |     1|
|980   |                              \Gen_Bits[1].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_990                              |     1|
|981   |                              \Gen_Bits[20].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_991                              |     1|
|982   |                              \Gen_Bits[21].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_992                              |     1|
|983   |                              \Gen_Bits[22].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_993                              |     1|
|984   |                              \Gen_Bits[23].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_994                              |     1|
|985   |                              \Gen_Bits[24].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_995                              |     1|
|986   |                              \Gen_Bits[25].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_996                              |     1|
|987   |                              \Gen_Bits[26].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_997                              |     1|
|988   |                              \Gen_Bits[27].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_998                              |     1|
|989   |                              \Gen_Bits[28].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_999                              |     1|
|990   |                              \Gen_Bits[29].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_1000                             |     1|
|991   |                              \Gen_Bits[2].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_1001                             |     1|
|992   |                              \Gen_Bits[30].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_1002                             |     1|
|993   |                              \Gen_Bits[31].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_1003                             |     1|
|994   |                              \Gen_Bits[3].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_1004                             |     1|
|995   |                              \Gen_Bits[4].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_1005                             |     1|
|996   |                              \Gen_Bits[5].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_1006                             |     1|
|997   |                              \Gen_Bits[6].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_1007                             |     1|
|998   |                              \Gen_Bits[7].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_1008                             |     1|
|999   |                              \Gen_Bits[8].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_1009                             |     1|
|1000  |                              \Gen_Bits[9].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_1010                             |     1|
|1001  |                            MUL_Unit_I                                                          |mul_unit                                                    |    20|
|1002  |                              \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2      |dsp_module__parameterized1                                  |     1|
|1003  |                                \Using_DSP48E1.DSP48E1_I1                                       |MB_DSP48E1__parameterized1                                  |     1|
|1004  |                              \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3      |dsp_module__parameterized3                                  |     1|
|1005  |                                \Using_DSP48E1.DSP48E1_I1                                       |MB_DSP48E1__parameterized3                                  |     1|
|1006  |                              \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1               |dsp_module                                                  |     1|
|1007  |                                \Using_DSP48E1.DSP48E1_I1                                       |MB_DSP48E1                                                  |     1|
|1008  |                            Operand_Select_I                                                    |Operand_Select_gti                                          |   393|
|1009  |                              \Gen_Bit[0].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_947                             |     1|
|1010  |                              \Gen_Bit[10].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_948                             |     1|
|1011  |                              \Gen_Bit[11].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_949                             |     1|
|1012  |                              \Gen_Bit[12].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_950                             |     1|
|1013  |                              \Gen_Bit[13].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_951                             |     1|
|1014  |                              \Gen_Bit[14].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_952                             |     1|
|1015  |                              \Gen_Bit[15].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_953                             |     1|
|1016  |                              \Gen_Bit[16].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_954                             |     2|
|1017  |                              \Gen_Bit[17].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_955                             |     2|
|1018  |                              \Gen_Bit[18].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_956                             |     2|
|1019  |                              \Gen_Bit[19].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_957                             |     2|
|1020  |                              \Gen_Bit[1].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_958                             |     1|
|1021  |                              \Gen_Bit[20].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_959                             |     2|
|1022  |                              \Gen_Bit[21].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_960                             |     2|
|1023  |                              \Gen_Bit[22].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_961                             |     2|
|1024  |                              \Gen_Bit[23].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_962                             |     2|
|1025  |                              \Gen_Bit[24].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_963                             |     2|
|1026  |                              \Gen_Bit[25].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_964                             |     2|
|1027  |                              \Gen_Bit[26].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_965                             |     3|
|1028  |                              \Gen_Bit[27].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_966                             |     4|
|1029  |                              \Gen_Bit[28].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_967                             |     5|
|1030  |                              \Gen_Bit[29].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_968                             |     5|
|1031  |                              \Gen_Bit[2].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_969                             |     1|
|1032  |                              \Gen_Bit[30].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_970                             |    12|
|1033  |                              \Gen_Bit[31].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_971                             |    22|
|1034  |                              \Gen_Bit[3].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_972                             |     1|
|1035  |                              \Gen_Bit[4].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_973                             |     1|
|1036  |                              \Gen_Bit[5].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_974                             |     1|
|1037  |                              \Gen_Bit[6].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_975                             |     1|
|1038  |                              \Gen_Bit[7].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_976                             |     1|
|1039  |                              \Gen_Bit[8].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_977                             |     1|
|1040  |                              \Gen_Bit[9].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_978                             |     1|
|1041  |                            Register_File_I                                                     |Register_File_gti                                           |    16|
|1042  |                              \Using_LUT6.All_RAM32M[0].ram32m_i                                |MB_RAM32M                                                   |     1|
|1043  |                              \Using_LUT6.All_RAM32M[10].ram32m_i                               |MB_RAM32M_932                                               |     1|
|1044  |                              \Using_LUT6.All_RAM32M[11].ram32m_i                               |MB_RAM32M_933                                               |     1|
|1045  |                              \Using_LUT6.All_RAM32M[12].ram32m_i                               |MB_RAM32M_934                                               |     1|
|1046  |                              \Using_LUT6.All_RAM32M[13].ram32m_i                               |MB_RAM32M_935                                               |     1|
|1047  |                              \Using_LUT6.All_RAM32M[14].ram32m_i                               |MB_RAM32M_936                                               |     1|
|1048  |                              \Using_LUT6.All_RAM32M[15].ram32m_i                               |MB_RAM32M_937                                               |     1|
|1049  |                              \Using_LUT6.All_RAM32M[1].ram32m_i                                |MB_RAM32M_938                                               |     1|
|1050  |                              \Using_LUT6.All_RAM32M[2].ram32m_i                                |MB_RAM32M_939                                               |     1|
|1051  |                              \Using_LUT6.All_RAM32M[3].ram32m_i                                |MB_RAM32M_940                                               |     1|
|1052  |                              \Using_LUT6.All_RAM32M[4].ram32m_i                                |MB_RAM32M_941                                               |     1|
|1053  |                              \Using_LUT6.All_RAM32M[5].ram32m_i                                |MB_RAM32M_942                                               |     1|
|1054  |                              \Using_LUT6.All_RAM32M[6].ram32m_i                                |MB_RAM32M_943                                               |     1|
|1055  |                              \Using_LUT6.All_RAM32M[7].ram32m_i                                |MB_RAM32M_944                                               |     1|
|1056  |                              \Using_LUT6.All_RAM32M[8].ram32m_i                                |MB_RAM32M_945                                               |     1|
|1057  |                              \Using_LUT6.All_RAM32M[9].ram32m_i                                |MB_RAM32M_946                                               |     1|
|1058  |                            Shift_Logic_Module_I                                                |Shift_Logic_Module_gti                                      |     0|
|1059  |                            \Using_Div_Unit.Div_unit_I1                                         |Div_unit_gti                                                |   341|
|1060  |                              \FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_837                       |     1|
|1061  |                              \FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_838                       |     2|
|1062  |                              \FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_839                       |     2|
|1063  |                              \FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_840                       |     2|
|1064  |                              \FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_841                       |     2|
|1065  |                              \FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_842                       |     2|
|1066  |                              \FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_843                       |     2|
|1067  |                              \FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_844                       |     2|
|1068  |                              \FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_845                       |     2|
|1069  |                              \FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_846                       |     2|
|1070  |                              \FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_847                       |     2|
|1071  |                              \FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_848                       |     2|
|1072  |                              \FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_849                       |     2|
|1073  |                              \FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_850                       |     2|
|1074  |                              \FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_851                       |     2|
|1075  |                              \FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_852                       |     2|
|1076  |                              \FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_853                       |     2|
|1077  |                              \FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_854                       |     2|
|1078  |                              \FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_855                       |     2|
|1079  |                              \FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_856                       |     2|
|1080  |                              \FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_857                       |     2|
|1081  |                              \FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_858                       |     2|
|1082  |                              \FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_859                       |     2|
|1083  |                              \FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_860                       |     2|
|1084  |                              \FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                              |microblaze_v11_0_1_MB_MUXCY_XORCY_861                       |     2|
|1085  |                              \FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_862                       |     2|
|1086  |                              \FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_863                       |     2|
|1087  |                              \FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_864                       |     2|
|1088  |                              \FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_865                       |     2|
|1089  |                              \FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_866                       |     2|
|1090  |                              \FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_867                       |     2|
|1091  |                              \FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_868                       |     2|
|1092  |                              \FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                           |microblaze_v11_0_1_MB_MUXCY_XORCY_869                       |     2|
|1093  |                              \FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                            |MB_LUT4__parameterized1                                     |     1|
|1094  |                              \FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_870                       |     2|
|1095  |                              \FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                           |MB_LUT4__parameterized1_871                                 |     1|
|1096  |                              \FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_872                       |     2|
|1097  |                              \FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                           |MB_LUT4__parameterized1_873                                 |     1|
|1098  |                              \FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_874                       |     2|
|1099  |                              \FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                           |MB_LUT4__parameterized1_875                                 |     1|
|1100  |                              \FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_876                       |     2|
|1101  |                              \FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                           |MB_LUT4__parameterized1_877                                 |     1|
|1102  |                              \FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_878                       |     2|
|1103  |                              \FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                           |MB_LUT4__parameterized1_879                                 |     1|
|1104  |                              \FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_880                       |     2|
|1105  |                              \FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                           |MB_LUT4__parameterized1_881                                 |     1|
|1106  |                              \FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_882                       |     2|
|1107  |                              \FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                           |MB_LUT4__parameterized1_883                                 |     1|
|1108  |                              \FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_884                       |     2|
|1109  |                              \FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                           |MB_LUT4__parameterized1_885                                 |     1|
|1110  |                              \FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_886                       |     2|
|1111  |                              \FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                           |MB_LUT4__parameterized1_887                                 |     1|
|1112  |                              \FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_888                       |     2|
|1113  |                              \FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                           |MB_LUT4__parameterized1_889                                 |     1|
|1114  |                              \FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                           |microblaze_v11_0_1_MB_MUXCY_XORCY_890                       |     2|
|1115  |                              \FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                            |MB_LUT4__parameterized1_891                                 |     1|
|1116  |                              \FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_892                       |     2|
|1117  |                              \FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                           |MB_LUT4__parameterized1_893                                 |     1|
|1118  |                              \FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_894                       |     2|
|1119  |                              \FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                           |MB_LUT4__parameterized1_895                                 |     1|
|1120  |                              \FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_896                       |     2|
|1121  |                              \FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                           |MB_LUT4__parameterized1_897                                 |     1|
|1122  |                              \FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_898                       |     2|
|1123  |                              \FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                           |MB_LUT4__parameterized1_899                                 |     1|
|1124  |                              \FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_900                       |     2|
|1125  |                              \FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                           |MB_LUT4__parameterized1_901                                 |     1|
|1126  |                              \FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_902                       |     2|
|1127  |                              \FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                           |MB_LUT4__parameterized1_903                                 |     1|
|1128  |                              \FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_904                       |     2|
|1129  |                              \FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                           |MB_LUT4__parameterized1_905                                 |     1|
|1130  |                              \FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_906                       |     2|
|1131  |                              \FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                           |MB_LUT4__parameterized1_907                                 |     1|
|1132  |                              \FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_908                       |     2|
|1133  |                              \FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                           |MB_LUT4__parameterized1_909                                 |     1|
|1134  |                              \FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_910                       |     2|
|1135  |                              \FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                           |MB_LUT4__parameterized1_911                                 |     1|
|1136  |                              \FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                           |microblaze_v11_0_1_MB_MUXCY_XORCY_912                       |     2|
|1137  |                              \FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                            |MB_LUT4__parameterized1_913                                 |     1|
|1138  |                              \FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_914                       |     2|
|1139  |                              \FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                           |MB_LUT4__parameterized1_915                                 |     1|
|1140  |                              \FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                          |microblaze_v11_0_1_MB_MUXCY_XORCY_916                       |     3|
|1141  |                              \FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                           |MB_LUT4__parameterized1_917                                 |     1|
|1142  |                              \FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                           |microblaze_v11_0_1_MB_MUXCY_XORCY_918                       |     2|
|1143  |                              \FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                            |MB_LUT4__parameterized1_919                                 |     1|
|1144  |                              \FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                           |microblaze_v11_0_1_MB_MUXCY_XORCY_920                       |     2|
|1145  |                              \FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                            |MB_LUT4__parameterized1_921                                 |     1|
|1146  |                              \FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                           |microblaze_v11_0_1_MB_MUXCY_XORCY_922                       |     2|
|1147  |                              \FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                            |MB_LUT4__parameterized1_923                                 |     1|
|1148  |                              \FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                           |microblaze_v11_0_1_MB_MUXCY_XORCY_924                       |     2|
|1149  |                              \FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                            |MB_LUT4__parameterized1_925                                 |     1|
|1150  |                              \FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                           |microblaze_v11_0_1_MB_MUXCY_XORCY_926                       |     2|
|1151  |                              \FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                            |MB_LUT4__parameterized1_927                                 |     1|
|1152  |                              \FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                           |microblaze_v11_0_1_MB_MUXCY_XORCY_928                       |     2|
|1153  |                              \FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                            |MB_LUT4__parameterized1_929                                 |     1|
|1154  |                              \FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                           |microblaze_v11_0_1_MB_MUXCY_XORCY_930                       |     2|
|1155  |                              \FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                            |MB_LUT4__parameterized1_931                                 |     1|
|1156  |                            Zero_Detect_I                                                       |Zero_Detect_gti                                             |    14|
|1157  |                              Part_Of_Zero_Carry_Start                                          |microblaze_v11_0_1_MB_MUXCY_830                             |     1|
|1158  |                              \Zero_Detecting[1].I_Part_Of_Zero_Detect                          |microblaze_v11_0_1_MB_MUXCY_831                             |     3|
|1159  |                              \Zero_Detecting[2].I_Part_Of_Zero_Detect                          |microblaze_v11_0_1_MB_MUXCY_832                             |     1|
|1160  |                              \Zero_Detecting[3].I_Part_Of_Zero_Detect                          |microblaze_v11_0_1_MB_MUXCY_833                             |     1|
|1161  |                              \Zero_Detecting[4].I_Part_Of_Zero_Detect                          |microblaze_v11_0_1_MB_MUXCY_834                             |     1|
|1162  |                              \Zero_Detecting[5].I_Part_Of_Zero_Detect                          |microblaze_v11_0_1_MB_MUXCY_835                             |     1|
|1163  |                              \Zero_Detecting[6].I_Part_Of_Zero_Detect                          |microblaze_v11_0_1_MB_MUXCY_836                             |     1|
|1164  |                            exception_registers_I1                                              |exception_registers_gti                                     |    64|
|1165  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3                                   |     1|
|1166  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                        |MB_FDE                                                      |     1|
|1167  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_768                               |     1|
|1168  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                       |MB_FDE_769                                                  |     1|
|1169  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_770                               |     1|
|1170  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                       |MB_FDE_771                                                  |     1|
|1171  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_772                               |     1|
|1172  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                       |MB_FDE_773                                                  |     1|
|1173  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_774                               |     1|
|1174  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                       |MB_FDE_775                                                  |     1|
|1175  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_776                               |     1|
|1176  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                       |MB_FDE_777                                                  |     1|
|1177  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_778                               |     1|
|1178  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                       |MB_FDE_779                                                  |     1|
|1179  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_780                               |     1|
|1180  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                       |MB_FDE_781                                                  |     1|
|1181  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_782                               |     1|
|1182  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                       |MB_FDE_783                                                  |     1|
|1183  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_784                               |     1|
|1184  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                       |MB_FDE_785                                                  |     1|
|1185  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_786                               |     1|
|1186  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                       |MB_FDE_787                                                  |     1|
|1187  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_788                               |     1|
|1188  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                        |MB_FDE_789                                                  |     1|
|1189  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_790                               |     1|
|1190  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                       |MB_FDE_791                                                  |     1|
|1191  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_792                               |     1|
|1192  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                       |MB_FDE_793                                                  |     1|
|1193  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_794                               |     1|
|1194  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                       |MB_FDE_795                                                  |     1|
|1195  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_796                               |     1|
|1196  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                       |MB_FDE_797                                                  |     1|
|1197  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_798                               |     1|
|1198  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                       |MB_FDE_799                                                  |     1|
|1199  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_800                               |     1|
|1200  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                       |MB_FDE_801                                                  |     1|
|1201  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_802                               |     1|
|1202  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                       |MB_FDE_803                                                  |     1|
|1203  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_804                               |     1|
|1204  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                       |MB_FDE_805                                                  |     1|
|1205  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_806                               |     1|
|1206  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                       |MB_FDE_807                                                  |     1|
|1207  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_808                               |     1|
|1208  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                       |MB_FDE_809                                                  |     1|
|1209  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_810                               |     1|
|1210  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                        |MB_FDE_811                                                  |     1|
|1211  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_812                               |     1|
|1212  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                       |MB_FDE_813                                                  |     1|
|1213  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_814                               |     1|
|1214  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                       |MB_FDE_815                                                  |     1|
|1215  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_816                               |     1|
|1216  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                        |MB_FDE_817                                                  |     1|
|1217  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_818                               |     1|
|1218  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                        |MB_FDE_819                                                  |     1|
|1219  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_820                               |     1|
|1220  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                        |MB_FDE_821                                                  |     1|
|1221  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_822                               |     1|
|1222  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                        |MB_FDE_823                                                  |     1|
|1223  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_824                               |     1|
|1224  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                        |MB_FDE_825                                                  |     1|
|1225  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_826                               |     1|
|1226  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                        |MB_FDE_827                                                  |     1|
|1227  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_828                               |     1|
|1228  |                              \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                        |MB_FDE_829                                                  |     1|
|1229  |                            msr_reg_i                                                           |msr_reg_gti                                                 |    21|
|1230  |                              \MEM_MSR_Bits[25].Using_FDR.MSR_I                                 |microblaze_v11_0_1_MB_FDR_760                               |     2|
|1231  |                              \MEM_MSR_Bits[28].Using_FDR.MSR_I                                 |microblaze_v11_0_1_MB_FDR_761                               |     2|
|1232  |                              \MEM_MSR_Bits[29].Using_FDR.MSR_I                                 |microblaze_v11_0_1_MB_FDR_762                               |     3|
|1233  |                              \MEM_MSR_Bits[30].Using_FDR.MSR_I                                 |microblaze_v11_0_1_MB_FDR_763                               |     2|
|1234  |                              \OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                            |microblaze_v11_0_1_MB_FDR_764                               |     2|
|1235  |                              \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                            |microblaze_v11_0_1_MB_FDR_765                               |     2|
|1236  |                              \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                            |microblaze_v11_0_1_MB_FDR_766                               |     2|
|1237  |                              \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                            |microblaze_v11_0_1_MB_FDR_767                               |     2|
|1238  |                          Decode_I                                                              |Decode_gti                                                  |  1413|
|1239  |                            PC_Module_I                                                         |PC_Module_gti                                               |   320|
|1240  |                              \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_667                               |     3|
|1241  |                              \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_668                             |     2|
|1242  |                              \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_669                               |     2|
|1243  |                              \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_670                             |     2|
|1244  |                              \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_671                               |     2|
|1245  |                              \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_672                             |     2|
|1246  |                              \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_673                               |     2|
|1247  |                              \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_674                             |     2|
|1248  |                              \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_675                               |     2|
|1249  |                              \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_676                             |     2|
|1250  |                              \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_677                               |     2|
|1251  |                              \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_678                             |     2|
|1252  |                              \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_679                               |     2|
|1253  |                              \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_680                             |     2|
|1254  |                              \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_681                               |     2|
|1255  |                              \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_682                             |     2|
|1256  |                              \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_683                               |     2|
|1257  |                              \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_684                             |     2|
|1258  |                              \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_685                               |     2|
|1259  |                              \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_686                             |     2|
|1260  |                              \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_687                               |     2|
|1261  |                              \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_688                             |     2|
|1262  |                              \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_689                               |     2|
|1263  |                              \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_690                             |     2|
|1264  |                              \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_691                               |     2|
|1265  |                              \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_692                             |     2|
|1266  |                              \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_693                               |     2|
|1267  |                              \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_694                             |     2|
|1268  |                              \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_695                               |     2|
|1269  |                              \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_696                             |     2|
|1270  |                              \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_697                               |     2|
|1271  |                              \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_698                             |     2|
|1272  |                              \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_699                               |     2|
|1273  |                              \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_700                             |     2|
|1274  |                              \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_701                               |     3|
|1275  |                              \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_702                             |     2|
|1276  |                              \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_703                               |     2|
|1277  |                              \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_704                             |     2|
|1278  |                              \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_705                               |     2|
|1279  |                              \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_706                             |     2|
|1280  |                              \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_707                               |     3|
|1281  |                              \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_708                             |     2|
|1282  |                              \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_709                               |     3|
|1283  |                              \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_710                             |     2|
|1284  |                              \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_711                               |     2|
|1285  |                              \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_712                             |     2|
|1286  |                              \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_713                               |     3|
|1287  |                              \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_714                             |     2|
|1288  |                              \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_715                               |     2|
|1289  |                              \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_716                             |     2|
|1290  |                              \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_717                               |     2|
|1291  |                              \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_718                             |     2|
|1292  |                              \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_719                               |     2|
|1293  |                              \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_720                             |     2|
|1294  |                              \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_721                               |     2|
|1295  |                              \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_722                             |     2|
|1296  |                              \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_723                               |     2|
|1297  |                              \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_724                             |     2|
|1298  |                              \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_725                               |     2|
|1299  |                              \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_726                             |     2|
|1300  |                              \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_727                               |     2|
|1301  |                              \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_728                             |     2|
|1302  |                              \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_729                               |     2|
|1303  |                              \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_730                             |     2|
|1304  |                              \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                |microblaze_v11_0_1_MB_MUXCY_XORCY                           |     1|
|1305  |                              \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_731                       |     2|
|1306  |                              \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_732                       |     2|
|1307  |                              \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_733                       |     2|
|1308  |                              \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_734                       |     2|
|1309  |                              \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_735                       |     2|
|1310  |                              \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_736                       |     2|
|1311  |                              \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_737                       |     2|
|1312  |                              \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_738                       |     2|
|1313  |                              \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_739                       |     2|
|1314  |                              \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_740                       |     2|
|1315  |                              \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                |microblaze_v11_0_1_MB_MUXCY_XORCY_741                       |     2|
|1316  |                              \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_742                       |     2|
|1317  |                              \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_743                       |     2|
|1318  |                              \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_744                       |     2|
|1319  |                              \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_745                       |     2|
|1320  |                              \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_746                       |     2|
|1321  |                              \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_747                       |     2|
|1322  |                              \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_748                       |     2|
|1323  |                              \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_749                       |     2|
|1324  |                              \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_750                       |     2|
|1325  |                              \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                               |microblaze_v11_0_1_MB_MUXCY_XORCY_751                       |     2|
|1326  |                              \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                |microblaze_v11_0_1_MB_MUXCY_XORCY_752                       |     2|
|1327  |                              \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                |microblaze_v11_0_1_MB_MUXCY_XORCY_753                       |     2|
|1328  |                              \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                |microblaze_v11_0_1_MB_MUXCY_XORCY_754                       |     2|
|1329  |                              \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                |microblaze_v11_0_1_MB_MUXCY_XORCY_755                       |     2|
|1330  |                              \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                |microblaze_v11_0_1_MB_MUXCY_XORCY_756                       |     2|
|1331  |                              \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                |microblaze_v11_0_1_MB_MUXCY_XORCY_757                       |     2|
|1332  |                              \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                |microblaze_v11_0_1_MB_MUXCY_XORCY_758                       |     2|
|1333  |                              \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                |microblaze_v11_0_1_MB_MUXCY_XORCY_759                       |     2|
|1334  |                            PreFetch_Buffer_I1                                                  |PreFetch_Buffer_gti                                         |   522|
|1335  |                              \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                               |microblaze_v11_0_1_MB_FDR_573                               |     4|
|1336  |                              \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                           |microblaze_v11_0_1_MB_LUT6                                  |     1|
|1337  |                              \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                               |microblaze_v11_0_1_MB_FDR_574                               |     5|
|1338  |                              \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                           |microblaze_v11_0_1_MB_LUT6_575                              |     1|
|1339  |                              \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                               |microblaze_v11_0_1_MB_FDR_576                               |     1|
|1340  |                              \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                           |microblaze_v11_0_1_MB_LUT6_577                              |     1|
|1341  |                              \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                               |microblaze_v11_0_1_MB_FDR_578                               |    44|
|1342  |                              \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                           |microblaze_v11_0_1_MB_LUT6_579                              |     1|
|1343  |                              \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6  |microblaze_v11_0_1_MB_LUT6__parameterized0                  |     1|
|1344  |                              \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7              |microblaze_v11_0_1_MB_MUXF7                                 |     1|
|1345  |                              \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_580                               |     4|
|1346  |                              \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_581                             |     1|
|1347  |                              \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_582                               |     1|
|1348  |                              \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_583                             |     1|
|1349  |                              \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_584                               |     1|
|1350  |                              \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_585                             |     1|
|1351  |                              \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_586                               |     1|
|1352  |                              \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_587                             |     1|
|1353  |                              \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_588                               |     1|
|1354  |                              \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_589                             |     1|
|1355  |                              \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_590                               |     2|
|1356  |                              \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_591                             |     1|
|1357  |                              \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_592                               |     1|
|1358  |                              \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_593                             |     1|
|1359  |                              \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_594                               |     2|
|1360  |                              \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_595                             |     1|
|1361  |                              \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_596                               |     8|
|1362  |                              \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_597                             |     1|
|1363  |                              \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_598                               |     1|
|1364  |                              \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_599                             |     1|
|1365  |                              \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_600                               |     1|
|1366  |                              \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_601                             |     1|
|1367  |                              \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_602                               |    44|
|1368  |                              \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_603                             |     1|
|1369  |                              \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_604                               |     1|
|1370  |                              \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_605                             |     1|
|1371  |                              \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_606                               |     3|
|1372  |                              \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_607                             |     1|
|1373  |                              \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_608                               |     1|
|1374  |                              \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_609                             |     1|
|1375  |                              \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_610                               |     1|
|1376  |                              \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_611                             |     1|
|1377  |                              \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_612                               |     1|
|1378  |                              \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_613                             |     1|
|1379  |                              \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_614                               |     1|
|1380  |                              \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_615                             |     1|
|1381  |                              \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_616                               |     2|
|1382  |                              \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_617                             |     1|
|1383  |                              \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_618                               |     1|
|1384  |                              \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_619                             |     1|
|1385  |                              \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_620                               |     1|
|1386  |                              \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_621                             |     1|
|1387  |                              \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_622                               |     2|
|1388  |                              \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_623                             |     1|
|1389  |                              \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_624                               |     3|
|1390  |                              \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_625                             |     1|
|1391  |                              \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_626                               |     3|
|1392  |                              \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_627                             |     1|
|1393  |                              \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_628                               |     3|
|1394  |                              \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_629                             |     1|
|1395  |                              \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_630                               |     4|
|1396  |                              \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_631                             |     2|
|1397  |                              \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_632                               |     2|
|1398  |                              \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_633                             |     1|
|1399  |                              \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_634                               |    24|
|1400  |                              \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_635                             |     1|
|1401  |                              \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_636                               |     1|
|1402  |                              \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_637                             |     1|
|1403  |                              \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_638                               |     1|
|1404  |                              \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_639                             |     1|
|1405  |                              \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_640                               |     4|
|1406  |                              \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_641                             |     1|
|1407  |                              \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_642                               |     3|
|1408  |                              \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_643                             |     1|
|1409  |                              \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_644                               |     1|
|1410  |                              \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_645                             |     1|
|1411  |                              \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_646                               |     7|
|1412  |                              \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_647                             |     1|
|1413  |                              \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_648                               |     3|
|1414  |                              \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_649                             |     1|
|1415  |                              \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_650                               |     4|
|1416  |                              \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_651                             |     1|
|1417  |                              \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                       |microblaze_v11_0_1_MB_FDR_652                               |     3|
|1418  |                              \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_653                             |     1|
|1419  |                              \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_654                               |    84|
|1420  |                              \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_655                             |     1|
|1421  |                              \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_656                               |     6|
|1422  |                              \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_657                             |     1|
|1423  |                              \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_658                               |     4|
|1424  |                              \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_659                             |     1|
|1425  |                              \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_660                               |     5|
|1426  |                              \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_661                             |     1|
|1427  |                              \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_662                               |     3|
|1428  |                              \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_663                             |     1|
|1429  |                              \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                        |microblaze_v11_0_1_MB_FDR_664                               |    74|
|1430  |                              \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_665                             |     1|
|1431  |                              Last_Sel_DFF                                                      |MB_FDS                                                      |    44|
|1432  |                              Mux_Select_Empty_LUT6                                             |microblaze_v11_0_1_MB_LUT6__parameterized1                  |     1|
|1433  |                              Mux_Select_OF_Valid_LUT6                                          |microblaze_v11_0_1_MB_LUT6__parameterized2                  |     1|
|1434  |                              OF_Valid_DFF                                                      |microblaze_v11_0_1_MB_FDR_666                               |     5|
|1435  |                            \Use_MuxCy[10].OF_Piperun_Stage                                     |carry_and                                                   |     1|
|1436  |                              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_572                             |     1|
|1437  |                            \Use_MuxCy[11].OF_Piperun_Stage                                     |carry_and_524                                               |     5|
|1438  |                              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_571                             |     5|
|1439  |                            \Use_MuxCy[1].OF_Piperun_Stage                                      |carry_and_525                                               |     1|
|1440  |                              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_570                             |     1|
|1441  |                            \Use_MuxCy[2].OF_Piperun_Stage                                      |carry_and_526                                               |     2|
|1442  |                              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_569                             |     2|
|1443  |                            \Use_MuxCy[3].OF_Piperun_Stage                                      |carry_and_527                                               |     3|
|1444  |                              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_568                             |     3|
|1445  |                            \Use_MuxCy[4].OF_Piperun_Stage                                      |carry_and_528                                               |     1|
|1446  |                              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_567                             |     1|
|1447  |                            \Use_MuxCy[5].OF_Piperun_Stage                                      |carry_and_529                                               |     1|
|1448  |                              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_566                             |     1|
|1449  |                            \Use_MuxCy[6].OF_Piperun_Stage                                      |carry_and_530                                               |     1|
|1450  |                              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_565                             |     1|
|1451  |                            \Use_MuxCy[7].OF_Piperun_Stage                                      |carry_and_531                                               |     1|
|1452  |                              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_564                             |     1|
|1453  |                            \Use_MuxCy[8].OF_Piperun_Stage                                      |carry_and_532                                               |     1|
|1454  |                              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_563                             |     1|
|1455  |                            \Use_MuxCy[9].OF_Piperun_Stage                                      |carry_and_533                                               |     1|
|1456  |                              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_562                             |     1|
|1457  |                            \Using_FPGA_2.ex_byte_access_i_Inst                                 |microblaze_v11_0_1_MB_FDRE                                  |     1|
|1458  |                            \Using_FPGA_2.ex_doublet_access_i_Inst                              |microblaze_v11_0_1_MB_FDRE_534                              |     1|
|1459  |                            \Using_FPGA_2.ex_is_load_instr_Inst                                 |microblaze_v11_0_1_MB_FDRE_535                              |     5|
|1460  |                            \Using_FPGA_2.ex_is_lwx_instr_Inst                                  |microblaze_v11_0_1_MB_FDRE_536                              |     1|
|1461  |                            \Using_FPGA_2.ex_is_swx_instr_Inst                                  |microblaze_v11_0_1_MB_FDRE_537                              |     6|
|1462  |                            \Using_FPGA_2.ex_load_store_instr_Inst                              |microblaze_v11_0_1_MB_FDRE_538                              |     6|
|1463  |                            \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                           |microblaze_v11_0_1_MB_FDRE_539                              |     3|
|1464  |                            \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                            |microblaze_v11_0_1_MB_FDR                                   |     4|
|1465  |                            \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                   |microblaze_v11_0_1_MB_LUT6__parameterized3                  |     1|
|1466  |                            \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                   |microblaze_v11_0_1_MB_LUT6__parameterized4                  |     2|
|1467  |                            \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                   |microblaze_v11_0_1_MB_LUT6__parameterized3_540              |     1|
|1468  |                            \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                   |microblaze_v11_0_1_MB_LUT6__parameterized4_541              |     1|
|1469  |                            \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                   |microblaze_v11_0_1_MB_LUT6__parameterized3_542              |     1|
|1470  |                            \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                   |microblaze_v11_0_1_MB_LUT6__parameterized4_543              |     1|
|1471  |                            \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                  |microblaze_v11_0_1_MB_LUT6__parameterized3_544              |     2|
|1472  |                            \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                  |microblaze_v11_0_1_MB_LUT6__parameterized4_545              |     1|
|1473  |                            \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                  |microblaze_v11_0_1_MB_LUT6__parameterized3_546              |     1|
|1474  |                            \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                  |microblaze_v11_0_1_MB_LUT6__parameterized4_547              |     1|
|1475  |                            \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                  |microblaze_v11_0_1_MB_LUT6__parameterized3_548              |     1|
|1476  |                            \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                  |microblaze_v11_0_1_MB_LUT6__parameterized4_549              |     1|
|1477  |                            if_pc_incr_carry_and_0                                              |carry_and_550                                               |     2|
|1478  |                              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_561                             |     2|
|1479  |                            if_pc_incr_carry_and_3                                              |carry_and_551                                               |     1|
|1480  |                              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_560                             |     1|
|1481  |                            jump_logic_I1                                                       |jump_logic                                                  |    59|
|1482  |                              MUXCY_JUMP_CARRY                                                  |microblaze_v11_0_1_MB_MUXCY_554                             |     1|
|1483  |                              MUXCY_JUMP_CARRY2                                                 |microblaze_v11_0_1_MB_MUXCY_555                             |     3|
|1484  |                              MUXCY_JUMP_CARRY3                                                 |microblaze_v11_0_1_MB_MUXCY_556                             |     2|
|1485  |                              MUXCY_JUMP_CARRY4                                                 |microblaze_v11_0_1_MB_MUXCY_557                             |     2|
|1486  |                              MUXCY_JUMP_CARRY5                                                 |microblaze_v11_0_1_MB_MUXCY_558                             |     1|
|1487  |                              MUXCY_JUMP_CARRY6                                                 |microblaze_v11_0_1_MB_MUXCY_559                             |    39|
|1488  |                            mem_PipeRun_carry_and                                               |carry_and_552                                               |     4|
|1489  |                              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_553                             |     4|
|1490  |                            mem_wait_on_ready_N_carry_or                                        |carry_or                                                    |     2|
|1491  |                              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY                                 |     2|
|1492  |                          \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                             |MB_AND2B1L                                                  |     1|
|1493  |                        Reset_DFF                                                               |microblaze_v11_0_1_mb_sync_bit                              |     3|
|1494  |                        \Using_Async_Wakeup_0.Wakeup_DFF                                        |microblaze_v11_0_1_mb_sync_bit_522                          |     3|
|1495  |                        \Using_Async_Wakeup_1.Wakeup_DFF                                        |microblaze_v11_0_1_mb_sync_bit_523                          |     2|
|1496  |                  rst_0                                                                         |bd_eef4_rst_0_0                                             |    66|
|1497  |                    U0                                                                          |proc_sys_reset                                              |    66|
|1498  |                      EXT_LPF                                                                   |lpf                                                         |    23|
|1499  |                        \ACTIVE_HIGH_EXT.ACT_HI_EXT                                             |cdc_sync                                                    |     6|
|1500  |                        \ACTIVE_LOW_AUX.ACT_LO_AUX                                              |cdc_sync_521                                                |     6|
|1501  |                      SEQ                                                                       |sequence_psr                                                |    38|
|1502  |                        SEQ_COUNTER                                                             |upcnt_n                                                     |    13|
|1503  |                  second_dlmb_cntlr                                                             |bd_eef4_second_dlmb_cntlr_0                                 |     8|
|1504  |                    U0                                                                          |lmb_bram_if_cntlr__parameterized3                           |     8|
|1505  |                  second_ilmb_cntlr                                                             |bd_eef4_second_ilmb_cntlr_0                                 |     8|
|1506  |                    U0                                                                          |lmb_bram_if_cntlr__parameterized5                           |     8|
|1507  |                  second_lmb_bram_I                                                             |bd_eef4_second_lmb_bram_I_0                                 |    30|
|1508  |                    U0                                                                          |blk_mem_gen_v8_4_3__parameterized1                          |    30|
|1509  |                      inst_blk_mem_gen                                                          |blk_mem_gen_v8_4_3_synth__parameterized0                    |    30|
|1510  |                        \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                  |blk_mem_gen_top__parameterized0                             |    30|
|1511  |                          \valid.cstr                                                           |blk_mem_gen_generic_cstr__parameterized0                    |    30|
|1512  |                            \ramloop[0].ram.r                                                   |blk_mem_gen_prim_width__parameterized15                     |     1|
|1513  |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized15                   |     1|
|1514  |                            \ramloop[1].ram.r                                                   |blk_mem_gen_prim_width__parameterized16                     |     1|
|1515  |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized16                   |     1|
|1516  |                            \ramloop[2].ram.r                                                   |blk_mem_gen_prim_width__parameterized17                     |     1|
|1517  |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized17                   |     1|
|1518  |                            \ramloop[3].ram.r                                                   |blk_mem_gen_prim_width__parameterized18                     |     1|
|1519  |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized18                   |     1|
|1520  |                            \ramloop[4].ram.r                                                   |blk_mem_gen_prim_width__parameterized19                     |     1|
|1521  |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized19                   |     1|
|1522  |                            \ramloop[5].ram.r                                                   |blk_mem_gen_prim_width__parameterized20                     |     1|
|1523  |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized20                   |     1|
|1524  |                            \ramloop[6].ram.r                                                   |blk_mem_gen_prim_width__parameterized21                     |     1|
|1525  |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized21                   |     1|
|1526  |                            \ramloop[7].ram.r                                                   |blk_mem_gen_prim_width__parameterized22                     |    23|
|1527  |                              \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized22                   |     5|
|1528  |            u_ddr_cal_top                                                                       |ddr4_v2_2_7_cal_top                                         | 17680|
|1529  |              u_ddr_cal                                                                         |ddr4_v2_2_7_cal                                             | 11627|
|1530  |                U_XSDB_SLAVE                                                                    |ddr4_v2_2_7_chipscope_xsdb_slave                            |   298|
|1531  |                DDR_XSDB_BRAM                                                                   |ddr4_v2_2_7_cal_xsdb_bram                                   |     1|
|1532  |                  mem_inst                                                                      |ddr4_v2_2_7_cfg_mem_mod                                     |     1|
|1533  |                    \gen_mem[0].inst                                                            |ddr4_v2_2_7_bram_tdp                                        |     1|
|1534  |                u_ddr_cal_addr_decode                                                           |ddr4_v2_2_7_cal_addr_decode                                 |  9373|
|1535  |                  u_ddr_cal_cplx                                                                |ddr4_v2_2_7_cal_cplx                                        |  2815|
|1536  |                    u_ddr_cal_cplx_data                                                         |ddr4_v2_2_7_cal_cplx_data                                   |   768|
|1537  |                  u_ddr_cal_odt                                                                 |ddr4_v2_2_7_cal_mc_odt                                      |    14|
|1538  |                u_ddr_config_rom                                                                |ddr4_v2_2_7_cal_config_rom                                  |    11|
|1539  |                u_xsdb_arbiter                                                                  |ddr4_v2_2_7_cal_xsdb_arbiter                                |   156|
|1540  |                  u_slave_addr_sync                                                             |ddr4_v2_2_7_cal_sync__parameterized0                        |    32|
|1541  |                  u_slave_di_sync                                                               |ddr4_v2_2_7_cal_sync__parameterized1                        |    18|
|1542  |                  u_slave_do_sync                                                               |ddr4_v2_2_7_cal_sync__parameterized3                        |    18|
|1543  |                  u_slave_en_sync                                                               |ddr4_v2_2_7_cal_sync                                        |     2|
|1544  |                  u_slave_rdy_cptd_sync                                                         |ddr4_v2_2_7_cal_sync_519                                    |     3|
|1545  |                  u_slave_rdy_sync                                                              |ddr4_v2_2_7_cal_sync__parameterized2                        |     2|
|1546  |                  u_slave_we_sync                                                               |ddr4_v2_2_7_cal_sync_520                                    |     2|
|1547  |              u_ddr_mc_pi                                                                       |ddr4_v2_2_7_cal_pi                                          |  4980|
|1548  |                \rdEn[0].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_7_cal_rd_en                                       |   170|
|1549  |                \rdEn[0].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_7_cal_rd_en_426                                   |   172|
|1550  |                \rdEn[1].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_7_cal_rd_en_427                                   |   170|
|1551  |                \rdEn[1].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_7_cal_rd_en_428                                   |   186|
|1552  |                \rdEn[2].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_7_cal_rd_en_429                                   |   170|
|1553  |                \rdEn[2].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_7_cal_rd_en_430                                   |   170|
|1554  |                \rdEn[3].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_7_cal_rd_en_431                                   |   170|
|1555  |                \rdEn[3].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_7_cal_rd_en_432                                   |   170|
|1556  |                \rdEn[4].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_7_cal_rd_en_433                                   |   170|
|1557  |                \rdEn[4].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_7_cal_rd_en_434                                   |   170|
|1558  |                \rdEn[5].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_7_cal_rd_en_435                                   |   170|
|1559  |                \rdEn[5].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_7_cal_rd_en_436                                   |   186|
|1560  |                \rdEn[6].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_7_cal_rd_en_437                                   |   170|
|1561  |                \rdEn[6].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_7_cal_rd_en_438                                   |   170|
|1562  |                \rdEn[7].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_7_cal_rd_en_439                                   |   170|
|1563  |                \rdEn[7].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_7_cal_rd_en_440                                   |   170|
|1564  |                u_ddr_mc_read                                                                   |ddr4_v2_2_7_cal_read                                        |   423|
|1565  |                u_ddr_mc_write                                                                  |ddr4_v2_2_7_cal_write                                       |  1802|
|1566  |                  \genByte[0].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_7_cal_wr_byte                                     |   144|
|1567  |                    \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_510                                  |    16|
|1568  |                    \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_511                                  |    16|
|1569  |                    \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_512                                  |    16|
|1570  |                    \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_513                                  |    16|
|1571  |                    \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_514                                  |    16|
|1572  |                    \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_515                                  |    16|
|1573  |                    \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_516                                  |    16|
|1574  |                    \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_517                                  |    16|
|1575  |                    u_ddr_mc_wr_dm                                                              |ddr4_v2_2_7_cal_wr_bit_518                                  |    16|
|1576  |                  \genByte[1].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_7_cal_wr_byte_441                                 |   145|
|1577  |                    \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_501                                  |    16|
|1578  |                    \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_502                                  |    16|
|1579  |                    \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_503                                  |    16|
|1580  |                    \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_504                                  |    16|
|1581  |                    \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_505                                  |    16|
|1582  |                    \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_506                                  |    16|
|1583  |                    \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_507                                  |    16|
|1584  |                    \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_508                                  |    16|
|1585  |                    u_ddr_mc_wr_dm                                                              |ddr4_v2_2_7_cal_wr_bit_509                                  |    17|
|1586  |                  \genByte[2].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_7_cal_wr_byte_442                                 |   144|
|1587  |                    \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_492                                  |    16|
|1588  |                    \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_493                                  |    16|
|1589  |                    \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_494                                  |    16|
|1590  |                    \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_495                                  |    16|
|1591  |                    \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_496                                  |    16|
|1592  |                    \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_497                                  |    16|
|1593  |                    \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_498                                  |    16|
|1594  |                    \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_499                                  |    16|
|1595  |                    u_ddr_mc_wr_dm                                                              |ddr4_v2_2_7_cal_wr_bit_500                                  |    16|
|1596  |                  \genByte[3].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_7_cal_wr_byte_443                                 |   144|
|1597  |                    \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_483                                  |    16|
|1598  |                    \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_484                                  |    16|
|1599  |                    \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_485                                  |    16|
|1600  |                    \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_486                                  |    16|
|1601  |                    \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_487                                  |    16|
|1602  |                    \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_488                                  |    16|
|1603  |                    \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_489                                  |    16|
|1604  |                    \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_490                                  |    16|
|1605  |                    u_ddr_mc_wr_dm                                                              |ddr4_v2_2_7_cal_wr_bit_491                                  |    16|
|1606  |                  \genByte[4].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_7_cal_wr_byte_444                                 |   144|
|1607  |                    \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_474                                  |    16|
|1608  |                    \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_475                                  |    16|
|1609  |                    \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_476                                  |    16|
|1610  |                    \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_477                                  |    16|
|1611  |                    \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_478                                  |    16|
|1612  |                    \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_479                                  |    16|
|1613  |                    \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_480                                  |    16|
|1614  |                    \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_481                                  |    16|
|1615  |                    u_ddr_mc_wr_dm                                                              |ddr4_v2_2_7_cal_wr_bit_482                                  |    16|
|1616  |                  \genByte[5].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_7_cal_wr_byte_445                                 |   144|
|1617  |                    \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_465                                  |    16|
|1618  |                    \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_466                                  |    16|
|1619  |                    \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_467                                  |    16|
|1620  |                    \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_468                                  |    16|
|1621  |                    \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_469                                  |    16|
|1622  |                    \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_470                                  |    16|
|1623  |                    \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_471                                  |    16|
|1624  |                    \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_472                                  |    16|
|1625  |                    u_ddr_mc_wr_dm                                                              |ddr4_v2_2_7_cal_wr_bit_473                                  |    16|
|1626  |                  \genByte[6].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_7_cal_wr_byte_446                                 |   144|
|1627  |                    \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_456                                  |    16|
|1628  |                    \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_457                                  |    16|
|1629  |                    \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_458                                  |    16|
|1630  |                    \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_459                                  |    16|
|1631  |                    \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_460                                  |    16|
|1632  |                    \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_461                                  |    16|
|1633  |                    \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_462                                  |    16|
|1634  |                    \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_463                                  |    16|
|1635  |                    u_ddr_mc_wr_dm                                                              |ddr4_v2_2_7_cal_wr_bit_464                                  |    16|
|1636  |                  \genByte[7].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_7_cal_wr_byte_447                                 |   731|
|1637  |                    \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit                                      |    16|
|1638  |                    \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_448                                  |    16|
|1639  |                    \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_449                                  |    16|
|1640  |                    \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_450                                  |    16|
|1641  |                    \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_451                                  |    16|
|1642  |                    \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_452                                  |    16|
|1643  |                    \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_453                                  |    16|
|1644  |                    \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_7_cal_wr_bit_454                                  |    16|
|1645  |                    u_ddr_mc_wr_dm                                                              |ddr4_v2_2_7_cal_wr_bit_455                                  |   603|
|1646  |            u_en_vtc_sync                                                                       |ddr4_v2_2_7_cal_sync__parameterized4                        |     2|
|1647  |            u_fab_rst_sync                                                                      |ddr4_v2_2_7_cal_sync__parameterized4_417                    |     2|
|1648  |            u_io_addr_strobe_lvl_sync                                                           |ddr4_v2_2_7_cal_sync__parameterized9                        |     2|
|1649  |            u_io_addr_sync                                                                      |ddr4_v2_2_7_cal_sync__parameterized8                        |   772|
|1650  |            u_io_read_data_sync                                                                 |ddr4_v2_2_7_cal_sync__parameterized5                        |    64|
|1651  |            u_io_ready_lvl_sync                                                                 |ddr4_v2_2_7_cal_sync__parameterized6                        |     2|
|1652  |            u_io_write_data_sync                                                                |ddr4_v2_2_7_cal_sync__parameterized8_418                    |   166|
|1653  |            u_io_write_strobe_sync                                                              |ddr4_v2_2_7_cal_sync__parameterized9_419                    |     3|
|1654  |            u_phy2clb_bisc_complete_sync                                                        |ddr4_v2_2_7_cal_sync__parameterized4_420                    |     2|
|1655  |            u_phy2clb_fixdly_rdy_low                                                            |ddr4_v2_2_7_cal_sync__parameterized7                        |    40|
|1656  |            u_phy2clb_fixdly_rdy_upp                                                            |ddr4_v2_2_7_cal_sync__parameterized7_421                    |    40|
|1657  |            u_phy2clb_phy_rdy_low                                                               |ddr4_v2_2_7_cal_sync__parameterized7_422                    |    40|
|1658  |            u_phy2clb_phy_rdy_upp                                                               |ddr4_v2_2_7_cal_sync__parameterized7_423                    |    40|
|1659  |            u_phy2clb_phy_ready_sync                                                            |ddr4_v2_2_7_cal_sync__parameterized4_424                    |     2|
|1660  |            u_riu2clb_valid_sync                                                                |ddr4_v2_2_7_cal_sync__parameterized7_425                    |    40|
|1661  |      i_Wr0_AxiWrPort                                                                           |AxiWrPort                                                   |   288|
|1662  |        \g_CombineAxiBurst.i_IDWithAckFifo                                                      |FifoWrapper__parameterized1_409                             |    10|
|1663  |          \g_GenericFifo.i_GenericFifo                                                          |GenericFIFO__parameterized0_415                             |    10|
|1664  |            \gen_FifoBLOCK.gen_sync.i_Fifo                                                      |GenFifoBLOCK_416                                            |    10|
|1665  |        i_AxiAddrGen                                                                            |AxiAddrGen_410                                              |   235|
|1666  |        i_IDFifo                                                                                |FifoWrapper_411                                             |    37|
|1667  |          \g_GenericFifo.i_GenericFifo                                                          |GenericFIFO_412                                             |    37|
|1668  |            \gen_FifoRAM.i_Fifo                                                                 |GenFifoRAM_413                                              |    37|
|1669  |              i_Control                                                                         |GenFifoCtrl_414                                             |    18|
|1670  |      i_Wr0_BurstGenWr                                                                          |BurstGenWr                                                  |  4995|
|1671  |        \g_DebugPort.i_measureU_Cmd_Pass                                                        |RateMeasurement__25                                         |    98|
|1672  |        \g_DebugPort.i_measureU_Cmd_Wait                                                        |RateMeasurement__26                                         |    98|
|1673  |        i_BurstGenCmd                                                                           |BurstGenCmd_311                                             |  3188|
|1674  |          \g_DebugPort.g_MeasureBanks[0].i_measureCmdFlag                                       |RateMeasurement_353                                         |    59|
|1675  |          \g_DebugPort.g_MeasureBanks[0].i_measureCmdNoPass                                     |RateMeasurement_354                                         |    59|
|1676  |          \g_DebugPort.g_MeasureBanks[0].i_measureCmdPass                                       |RateMeasurement_355                                         |    59|
|1677  |          \g_DebugPort.g_MeasureBanks[1].i_measureCmdFlag                                       |RateMeasurement_356                                         |    59|
|1678  |          \g_DebugPort.g_MeasureBanks[1].i_measureCmdNoPass                                     |RateMeasurement_357                                         |    59|
|1679  |          \g_DebugPort.g_MeasureBanks[1].i_measureCmdPass                                       |RateMeasurement_358                                         |    59|
|1680  |          \g_DebugPort.g_MeasureBanks[2].i_measureCmdFlag                                       |RateMeasurement_359                                         |    59|
|1681  |          \g_DebugPort.g_MeasureBanks[2].i_measureCmdNoPass                                     |RateMeasurement_360                                         |    59|
|1682  |          \g_DebugPort.g_MeasureBanks[2].i_measureCmdPass                                       |RateMeasurement_361                                         |    59|
|1683  |          \g_DebugPort.g_MeasureBanks[3].i_measureCmdFlag                                       |RateMeasurement_362                                         |    77|
|1684  |          \g_DebugPort.g_MeasureBanks[3].i_measureCmdNoPass                                     |RateMeasurement_363                                         |    74|
|1685  |          \g_DebugPort.g_MeasureBanks[3].i_measureCmdPass                                       |RateMeasurement_364                                         |    81|
|1686  |          \g_DebugPort.g_MeasureBanks[4].i_measureCmdFlag                                       |RateMeasurement_365                                         |    59|
|1687  |          \g_DebugPort.g_MeasureBanks[4].i_measureCmdNoPass                                     |RateMeasurement_366                                         |    59|
|1688  |          \g_DebugPort.g_MeasureBanks[4].i_measureCmdPass                                       |RateMeasurement_367                                         |    59|
|1689  |          \g_DebugPort.g_MeasureBanks[5].i_measureCmdFlag                                       |RateMeasurement_368                                         |    59|
|1690  |          \g_DebugPort.g_MeasureBanks[5].i_measureCmdNoPass                                     |RateMeasurement_369                                         |    59|
|1691  |          \g_DebugPort.g_MeasureBanks[5].i_measureCmdPass                                       |RateMeasurement_370                                         |    59|
|1692  |          \g_DebugPort.g_MeasureBanks[6].i_measureCmdFlag                                       |RateMeasurement_371                                         |    59|
|1693  |          \g_DebugPort.g_MeasureBanks[6].i_measureCmdNoPass                                     |RateMeasurement_372                                         |    59|
|1694  |          \g_DebugPort.g_MeasureBanks[6].i_measureCmdPass                                       |RateMeasurement_373                                         |    59|
|1695  |          \g_DebugPort.g_MeasureBanks[7].i_measureCmdFlag                                       |RateMeasurement_374                                         |    67|
|1696  |          \g_DebugPort.g_MeasureBanks[7].i_measureCmdNoPass                                     |RateMeasurement_375                                         |    68|
|1697  |          \g_DebugPort.g_MeasureBanks[7].i_measureCmdPass                                       |RateMeasurement_376                                         |    67|
|1698  |          \g_NormalBurst.g_InPipe.i_InPipe                                                      |BurstGenPipe_377                                            |    68|
|1699  |          \g_NormalBurst.i_AntiStarvation                                                       |RamGeneric_378                                              |     4|
|1700  |            \l_Mem[0].i_dpram                                                                   |dpram_408                                                   |     4|
|1701  |          \g_NormalBurst.i_RowComp                                                              |RamWrapper_379                                              |    18|
|1702  |            \l_Distributed.i_Ram                                                                |RamDistributed_407                                          |    18|
|1703  |          \g_NormalBurst.i_RowCompPipe                                                          |BurstGenPipe_380                                            |    28|
|1704  |          i_SmallFifo                                                                           |FifoWrapper__parameterized2_381                             |   137|
|1705  |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized1_404                             |   137|
|1706  |              \gen_FifoRAM.i_Fifo                                                               |GenFifoRAM__parameterized0_405                              |   137|
|1707  |                i_Control                                                                       |GenFifoCtrl__parameterized0_406                             |   127|
|1708  |          \l_BankFifos[0].i_FifoShift                                                           |FifoShift_382                                               |    18|
|1709  |          \l_BankFifos[1].i_FifoShift                                                           |FifoShift_383                                               |    18|
|1710  |          \l_BankFifos[2].i_FifoShift                                                           |FifoShift_384                                               |    18|
|1711  |          \l_BankFifos[3].i_FifoShift                                                           |FifoShift_385                                               |    18|
|1712  |          \l_BankFifos[4].i_FifoShift                                                           |FifoShift_386                                               |    18|
|1713  |          \l_BankFifos[5].i_FifoShift                                                           |FifoShift_387                                               |    18|
|1714  |          \l_BankFifos[6].i_FifoShift                                                           |FifoShift_388                                               |    18|
|1715  |          \l_BankFifos[7].i_FifoShift                                                           |FifoShift_389                                               |    18|
|1716  |          \l_DualPhyRAM[0].i_AddrBuffer                                                         |RamWrapper__parameterized1_390                              |     1|
|1717  |            \l_Block.i_Ram                                                                      |RamBlock_399                                                |     1|
|1718  |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1_400                                           |     1|
|1719  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2_401                                           |     1|
|1720  |                  i_Ram                                                                         |RamBlockUnit3_402                                           |     1|
|1721  |                    \l_32.i_Ram                                                                 |RamBlockUnit32_403                                          |     1|
|1722  |          \l_OutputPipe[0].i_OutputPipe                                                         |BurstGenPipe__parameterized2_391                            |     9|
|1723  |          \l_OutputPipe[1].i_OutputPipe                                                         |BurstGenPipe__parameterized2_392                            |     9|
|1724  |          \l_OutputPipe[2].i_OutputPipe                                                         |BurstGenPipe__parameterized2_393                            |     9|
|1725  |          \l_OutputPipe[3].i_OutputPipe                                                         |BurstGenPipe__parameterized2_394                            |     9|
|1726  |          \l_OutputPipe[4].i_OutputPipe                                                         |BurstGenPipe__parameterized2_395                            |     9|
|1727  |          \l_OutputPipe[5].i_OutputPipe                                                         |BurstGenPipe__parameterized2_396                            |     9|
|1728  |          \l_OutputPipe[6].i_OutputPipe                                                         |BurstGenPipe__parameterized2_397                            |     9|
|1729  |          \l_OutputPipe[7].i_OutputPipe                                                         |BurstGenPipe__parameterized2_398                            |     9|
|1730  |        \l_DataFifo[0].i_DataFifo                                                               |RamMultFreq_312                                             |   239|
|1731  |          i_Ram                                                                                 |RamWrapper__parameterized3_319                              |    84|
|1732  |            \l_Block.i_Ram                                                                      |RamBlock__parameterized1_320                                |    84|
|1733  |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1__parameterized1_321                           |    10|
|1734  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_350                           |    10|
|1735  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_351                           |    10|
|1736  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_352                                          |    10|
|1737  |              \l_RAM[1].i_Ram                                                                   |RamBlockUnit1__parameterized1_322                           |    10|
|1738  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_347                           |    10|
|1739  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_348                           |    10|
|1740  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_349                                          |    10|
|1741  |              \l_RAM[2].i_Ram                                                                   |RamBlockUnit1__parameterized1_323                           |    10|
|1742  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_344                           |    10|
|1743  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_345                           |    10|
|1744  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_346                                          |    10|
|1745  |              \l_RAM[3].i_Ram                                                                   |RamBlockUnit1__parameterized1_324                           |    10|
|1746  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_341                           |    10|
|1747  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_342                           |    10|
|1748  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_343                                          |    10|
|1749  |              \l_RAM[4].i_Ram                                                                   |RamBlockUnit1__parameterized1_325                           |    12|
|1750  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_338                           |    12|
|1751  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_339                           |    12|
|1752  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_340                                          |    12|
|1753  |              \l_RAM[5].i_Ram                                                                   |RamBlockUnit1__parameterized1_326                           |    12|
|1754  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_335                           |    12|
|1755  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_336                           |    12|
|1756  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_337                                          |    12|
|1757  |              \l_RAM[6].i_Ram                                                                   |RamBlockUnit1__parameterized1_327                           |    10|
|1758  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_332                           |    10|
|1759  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_333                           |    10|
|1760  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_334                                          |    10|
|1761  |              \l_RAM[7].i_Ram                                                                   |RamBlockUnit1__parameterized1_328                           |    10|
|1762  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_329                           |    10|
|1763  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_330                           |    10|
|1764  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_331                                          |    10|
|1765  |        \l_MaskFifo[0].i_MaskFifo                                                               |RamWrapper__parameterized5_313                              |    14|
|1766  |          \l_Block.i_Ram                                                                        |RamBlock__parameterized3_314                                |    14|
|1767  |            \l_RAM[0].i_Ram                                                                     |RamBlockUnit1__parameterized3_315                           |    14|
|1768  |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit2__parameterized3_316                           |    14|
|1769  |                i_Ram                                                                           |RamBlockUnit3__parameterized3_317                           |    14|
|1770  |                  \l_64.i_Ram                                                                   |RamBlockUnit64__parameterized1_318                          |    14|
|1771  |      i_Wr1_AxiWrPort                                                                           |AxiWrPort__parameterized1                                   |   290|
|1772  |        \g_CombineAxiBurst.i_IDWithAckFifo                                                      |FifoWrapper__parameterized1_303                             |    12|
|1773  |          \g_GenericFifo.i_GenericFifo                                                          |GenericFIFO__parameterized0_309                             |    12|
|1774  |            \gen_FifoBLOCK.gen_sync.i_Fifo                                                      |GenFifoBLOCK_310                                            |    12|
|1775  |        i_AxiAddrGen                                                                            |AxiAddrGen_304                                              |   235|
|1776  |        i_IDFifo                                                                                |FifoWrapper_305                                             |    37|
|1777  |          \g_GenericFifo.i_GenericFifo                                                          |GenericFIFO_306                                             |    37|
|1778  |            \gen_FifoRAM.i_Fifo                                                                 |GenFifoRAM_307                                              |    37|
|1779  |              i_Control                                                                         |GenFifoCtrl_308                                             |    18|
|1780  |      i_Wr1_BurstGenWr                                                                          |BurstGenWr__parameterized1                                  |  4987|
|1781  |        \g_DebugPort.i_measureU_Cmd_Pass                                                        |RateMeasurement__27                                         |    98|
|1782  |        \g_DebugPort.i_measureU_Cmd_Wait                                                        |RateMeasurement__28                                         |    98|
|1783  |        i_BurstGenCmd                                                                           |BurstGenCmd                                                 |  3180|
|1784  |          \g_DebugPort.g_MeasureBanks[0].i_measureCmdFlag                                       |RateMeasurement__32                                         |    59|
|1785  |          \g_DebugPort.g_MeasureBanks[0].i_measureCmdNoPass                                     |RateMeasurement_248                                         |    59|
|1786  |          \g_DebugPort.g_MeasureBanks[0].i_measureCmdPass                                       |RateMeasurement_249                                         |    59|
|1787  |          \g_DebugPort.g_MeasureBanks[1].i_measureCmdFlag                                       |RateMeasurement_250                                         |    59|
|1788  |          \g_DebugPort.g_MeasureBanks[1].i_measureCmdNoPass                                     |RateMeasurement_251                                         |    59|
|1789  |          \g_DebugPort.g_MeasureBanks[1].i_measureCmdPass                                       |RateMeasurement_252                                         |    59|
|1790  |          \g_DebugPort.g_MeasureBanks[2].i_measureCmdFlag                                       |RateMeasurement_253                                         |    59|
|1791  |          \g_DebugPort.g_MeasureBanks[2].i_measureCmdNoPass                                     |RateMeasurement_254                                         |    59|
|1792  |          \g_DebugPort.g_MeasureBanks[2].i_measureCmdPass                                       |RateMeasurement_255                                         |    59|
|1793  |          \g_DebugPort.g_MeasureBanks[3].i_measureCmdFlag                                       |RateMeasurement_256                                         |    77|
|1794  |          \g_DebugPort.g_MeasureBanks[3].i_measureCmdNoPass                                     |RateMeasurement_257                                         |    74|
|1795  |          \g_DebugPort.g_MeasureBanks[3].i_measureCmdPass                                       |RateMeasurement_258                                         |    81|
|1796  |          \g_DebugPort.g_MeasureBanks[4].i_measureCmdFlag                                       |RateMeasurement_259                                         |    59|
|1797  |          \g_DebugPort.g_MeasureBanks[4].i_measureCmdNoPass                                     |RateMeasurement_260                                         |    59|
|1798  |          \g_DebugPort.g_MeasureBanks[4].i_measureCmdPass                                       |RateMeasurement_261                                         |    59|
|1799  |          \g_DebugPort.g_MeasureBanks[5].i_measureCmdFlag                                       |RateMeasurement_262                                         |    59|
|1800  |          \g_DebugPort.g_MeasureBanks[5].i_measureCmdNoPass                                     |RateMeasurement_263                                         |    59|
|1801  |          \g_DebugPort.g_MeasureBanks[5].i_measureCmdPass                                       |RateMeasurement_264                                         |    59|
|1802  |          \g_DebugPort.g_MeasureBanks[6].i_measureCmdFlag                                       |RateMeasurement_265                                         |    59|
|1803  |          \g_DebugPort.g_MeasureBanks[6].i_measureCmdNoPass                                     |RateMeasurement_266                                         |    59|
|1804  |          \g_DebugPort.g_MeasureBanks[6].i_measureCmdPass                                       |RateMeasurement_267                                         |    59|
|1805  |          \g_DebugPort.g_MeasureBanks[7].i_measureCmdFlag                                       |RateMeasurement_268                                         |    67|
|1806  |          \g_DebugPort.g_MeasureBanks[7].i_measureCmdNoPass                                     |RateMeasurement_269                                         |    68|
|1807  |          \g_DebugPort.g_MeasureBanks[7].i_measureCmdPass                                       |RateMeasurement_270                                         |    67|
|1808  |          \g_NormalBurst.g_InPipe.i_InPipe                                                      |BurstGenPipe_271                                            |    68|
|1809  |          \g_NormalBurst.i_AntiStarvation                                                       |RamGeneric_272                                              |     4|
|1810  |            \l_Mem[0].i_dpram                                                                   |dpram_302                                                   |     4|
|1811  |          \g_NormalBurst.i_RowComp                                                              |RamWrapper_273                                              |    18|
|1812  |            \l_Distributed.i_Ram                                                                |RamDistributed_301                                          |    18|
|1813  |          \g_NormalBurst.i_RowCompPipe                                                          |BurstGenPipe_274                                            |    28|
|1814  |          i_SmallFifo                                                                           |FifoWrapper__parameterized2_275                             |   137|
|1815  |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized1_298                             |   137|
|1816  |              \gen_FifoRAM.i_Fifo                                                               |GenFifoRAM__parameterized0_299                              |   137|
|1817  |                i_Control                                                                       |GenFifoCtrl__parameterized0_300                             |   127|
|1818  |          \l_BankFifos[0].i_FifoShift                                                           |FifoShift_276                                               |    18|
|1819  |          \l_BankFifos[1].i_FifoShift                                                           |FifoShift_277                                               |    18|
|1820  |          \l_BankFifos[2].i_FifoShift                                                           |FifoShift_278                                               |    18|
|1821  |          \l_BankFifos[3].i_FifoShift                                                           |FifoShift_279                                               |    18|
|1822  |          \l_BankFifos[4].i_FifoShift                                                           |FifoShift_280                                               |    18|
|1823  |          \l_BankFifos[5].i_FifoShift                                                           |FifoShift_281                                               |    18|
|1824  |          \l_BankFifos[6].i_FifoShift                                                           |FifoShift_282                                               |    18|
|1825  |          \l_BankFifos[7].i_FifoShift                                                           |FifoShift_283                                               |    18|
|1826  |          \l_DualPhyRAM[0].i_AddrBuffer                                                         |RamWrapper__parameterized1_284                              |     1|
|1827  |            \l_Block.i_Ram                                                                      |RamBlock_293                                                |     1|
|1828  |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1_294                                           |     1|
|1829  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2_295                                           |     1|
|1830  |                  i_Ram                                                                         |RamBlockUnit3_296                                           |     1|
|1831  |                    \l_32.i_Ram                                                                 |RamBlockUnit32_297                                          |     1|
|1832  |          \l_OutputPipe[0].i_OutputPipe                                                         |BurstGenPipe__parameterized2_285                            |     9|
|1833  |          \l_OutputPipe[1].i_OutputPipe                                                         |BurstGenPipe__parameterized2_286                            |     9|
|1834  |          \l_OutputPipe[2].i_OutputPipe                                                         |BurstGenPipe__parameterized2_287                            |     9|
|1835  |          \l_OutputPipe[3].i_OutputPipe                                                         |BurstGenPipe__parameterized2_288                            |     9|
|1836  |          \l_OutputPipe[4].i_OutputPipe                                                         |BurstGenPipe__parameterized2_289                            |     9|
|1837  |          \l_OutputPipe[5].i_OutputPipe                                                         |BurstGenPipe__parameterized2_290                            |     9|
|1838  |          \l_OutputPipe[6].i_OutputPipe                                                         |BurstGenPipe__parameterized2_291                            |     9|
|1839  |          \l_OutputPipe[7].i_OutputPipe                                                         |BurstGenPipe__parameterized2_292                            |     9|
|1840  |        \l_DataFifo[0].i_DataFifo                                                               |RamMultFreq_207                                             |   239|
|1841  |          i_Ram                                                                                 |RamWrapper__parameterized3_214                              |    84|
|1842  |            \l_Block.i_Ram                                                                      |RamBlock__parameterized1_215                                |    84|
|1843  |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1__parameterized1_216                           |    10|
|1844  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_245                           |    10|
|1845  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_246                           |    10|
|1846  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_247                                          |    10|
|1847  |              \l_RAM[1].i_Ram                                                                   |RamBlockUnit1__parameterized1_217                           |    10|
|1848  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_242                           |    10|
|1849  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_243                           |    10|
|1850  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_244                                          |    10|
|1851  |              \l_RAM[2].i_Ram                                                                   |RamBlockUnit1__parameterized1_218                           |    10|
|1852  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_239                           |    10|
|1853  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_240                           |    10|
|1854  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_241                                          |    10|
|1855  |              \l_RAM[3].i_Ram                                                                   |RamBlockUnit1__parameterized1_219                           |    10|
|1856  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_236                           |    10|
|1857  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_237                           |    10|
|1858  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_238                                          |    10|
|1859  |              \l_RAM[4].i_Ram                                                                   |RamBlockUnit1__parameterized1_220                           |    12|
|1860  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_233                           |    12|
|1861  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_234                           |    12|
|1862  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_235                                          |    12|
|1863  |              \l_RAM[5].i_Ram                                                                   |RamBlockUnit1__parameterized1_221                           |    12|
|1864  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_230                           |    12|
|1865  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_231                           |    12|
|1866  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_232                                          |    12|
|1867  |              \l_RAM[6].i_Ram                                                                   |RamBlockUnit1__parameterized1_222                           |    10|
|1868  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_227                           |    10|
|1869  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_228                           |    10|
|1870  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_229                                          |    10|
|1871  |              \l_RAM[7].i_Ram                                                                   |RamBlockUnit1__parameterized1_223                           |    10|
|1872  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_224                           |    10|
|1873  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_225                           |    10|
|1874  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_226                                          |    10|
|1875  |        \l_MaskFifo[0].i_MaskFifo                                                               |RamWrapper__parameterized5_208                              |    14|
|1876  |          \l_Block.i_Ram                                                                        |RamBlock__parameterized3_209                                |    14|
|1877  |            \l_RAM[0].i_Ram                                                                     |RamBlockUnit1__parameterized3_210                           |    14|
|1878  |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit2__parameterized3_211                           |    14|
|1879  |                i_Ram                                                                           |RamBlockUnit3__parameterized3_212                           |    14|
|1880  |                  \l_64.i_Ram                                                                   |RamBlockUnit64__parameterized1_213                          |    14|
|1881  |      i_Wr2_AxiWrPort                                                                           |AxiWrPort__parameterized5                                   |   291|
|1882  |        \g_CombineAxiBurst.i_IDWithAckFifo                                                      |FifoWrapper__parameterized1_199                             |    12|
|1883  |          \g_GenericFifo.i_GenericFifo                                                          |GenericFIFO__parameterized0_205                             |    12|
|1884  |            \gen_FifoBLOCK.gen_sync.i_Fifo                                                      |GenFifoBLOCK_206                                            |    12|
|1885  |        i_AxiAddrGen                                                                            |AxiAddrGen_200                                              |   236|
|1886  |        i_IDFifo                                                                                |FifoWrapper_201                                             |    38|
|1887  |          \g_GenericFifo.i_GenericFifo                                                          |GenericFIFO_202                                             |    38|
|1888  |            \gen_FifoRAM.i_Fifo                                                                 |GenFifoRAM_203                                              |    38|
|1889  |              i_Control                                                                         |GenFifoCtrl_204                                             |    19|
|1890  |      i_Wr2_BurstGenWr                                                                          |BurstGenWr__parameterized5                                  |  2228|
|1891  |        i_BurstGenCmd                                                                           |BurstGenCmd__parameterized2_125                             |   624|
|1892  |          \g_NormalBurst.g_InPipe.i_InPipe                                                      |BurstGenPipe_167                                            |    72|
|1893  |          \g_NormalBurst.i_AntiStarvation                                                       |RamGeneric_168                                              |     7|
|1894  |            \l_Mem[0].i_dpram                                                                   |dpram_198                                                   |     7|
|1895  |          \g_NormalBurst.i_RowComp                                                              |RamWrapper_169                                              |    24|
|1896  |            \l_Distributed.i_Ram                                                                |RamDistributed_197                                          |    24|
|1897  |          \g_NormalBurst.i_RowCompPipe                                                          |BurstGenPipe_170                                            |    29|
|1898  |          i_SmallFifo                                                                           |FifoWrapper__parameterized2_171                             |   137|
|1899  |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized1_194                             |   137|
|1900  |              \gen_FifoRAM.i_Fifo                                                               |GenFifoRAM__parameterized0_195                              |   137|
|1901  |                i_Control                                                                       |GenFifoCtrl__parameterized0_196                             |   128|
|1902  |          \l_BankFifos[0].i_FifoShift                                                           |FifoShift_172                                               |    19|
|1903  |          \l_BankFifos[1].i_FifoShift                                                           |FifoShift_173                                               |    19|
|1904  |          \l_BankFifos[2].i_FifoShift                                                           |FifoShift_174                                               |    19|
|1905  |          \l_BankFifos[3].i_FifoShift                                                           |FifoShift_175                                               |    19|
|1906  |          \l_BankFifos[4].i_FifoShift                                                           |FifoShift_176                                               |    19|
|1907  |          \l_BankFifos[5].i_FifoShift                                                           |FifoShift_177                                               |    19|
|1908  |          \l_BankFifos[6].i_FifoShift                                                           |FifoShift_178                                               |    19|
|1909  |          \l_BankFifos[7].i_FifoShift                                                           |FifoShift_179                                               |    19|
|1910  |          \l_DualPhyRAM[0].i_AddrBuffer                                                         |RamWrapper__parameterized1_180                              |     1|
|1911  |            \l_Block.i_Ram                                                                      |RamBlock_189                                                |     1|
|1912  |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1_190                                           |     1|
|1913  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2_191                                           |     1|
|1914  |                  i_Ram                                                                         |RamBlockUnit3_192                                           |     1|
|1915  |                    \l_32.i_Ram                                                                 |RamBlockUnit32_193                                          |     1|
|1916  |          \l_OutputPipe[0].i_OutputPipe                                                         |BurstGenPipe__parameterized2_181                            |    11|
|1917  |          \l_OutputPipe[1].i_OutputPipe                                                         |BurstGenPipe__parameterized2_182                            |    11|
|1918  |          \l_OutputPipe[2].i_OutputPipe                                                         |BurstGenPipe__parameterized2_183                            |    11|
|1919  |          \l_OutputPipe[3].i_OutputPipe                                                         |BurstGenPipe__parameterized2_184                            |    11|
|1920  |          \l_OutputPipe[4].i_OutputPipe                                                         |BurstGenPipe__parameterized2_185                            |    11|
|1921  |          \l_OutputPipe[5].i_OutputPipe                                                         |BurstGenPipe__parameterized2_186                            |    11|
|1922  |          \l_OutputPipe[6].i_OutputPipe                                                         |BurstGenPipe__parameterized2_187                            |    11|
|1923  |          \l_OutputPipe[7].i_OutputPipe                                                         |BurstGenPipe__parameterized2_188                            |    11|
|1924  |        \l_DataFifo[0].i_DataFifo                                                               |RamMultFreq_126                                             |   240|
|1925  |          i_Ram                                                                                 |RamWrapper__parameterized3_133                              |    84|
|1926  |            \l_Block.i_Ram                                                                      |RamBlock__parameterized1_134                                |    84|
|1927  |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1__parameterized1_135                           |    10|
|1928  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_164                           |    10|
|1929  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_165                           |    10|
|1930  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_166                                          |    10|
|1931  |              \l_RAM[1].i_Ram                                                                   |RamBlockUnit1__parameterized1_136                           |    10|
|1932  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_161                           |    10|
|1933  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_162                           |    10|
|1934  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_163                                          |    10|
|1935  |              \l_RAM[2].i_Ram                                                                   |RamBlockUnit1__parameterized1_137                           |    10|
|1936  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_158                           |    10|
|1937  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_159                           |    10|
|1938  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_160                                          |    10|
|1939  |              \l_RAM[3].i_Ram                                                                   |RamBlockUnit1__parameterized1_138                           |    10|
|1940  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_155                           |    10|
|1941  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_156                           |    10|
|1942  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_157                                          |    10|
|1943  |              \l_RAM[4].i_Ram                                                                   |RamBlockUnit1__parameterized1_139                           |    12|
|1944  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_152                           |    12|
|1945  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_153                           |    12|
|1946  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_154                                          |    12|
|1947  |              \l_RAM[5].i_Ram                                                                   |RamBlockUnit1__parameterized1_140                           |    12|
|1948  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_149                           |    12|
|1949  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_150                           |    12|
|1950  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_151                                          |    12|
|1951  |              \l_RAM[6].i_Ram                                                                   |RamBlockUnit1__parameterized1_141                           |    10|
|1952  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_146                           |    10|
|1953  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_147                           |    10|
|1954  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_148                                          |    10|
|1955  |              \l_RAM[7].i_Ram                                                                   |RamBlockUnit1__parameterized1_142                           |    10|
|1956  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_143                           |    10|
|1957  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_144                           |    10|
|1958  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_145                                          |    10|
|1959  |        \l_MaskFifo[0].i_MaskFifo                                                               |RamWrapper__parameterized5_127                              |     2|
|1960  |          \l_Block.i_Ram                                                                        |RamBlock__parameterized3_128                                |     2|
|1961  |            \l_RAM[0].i_Ram                                                                     |RamBlockUnit1__parameterized3_129                           |     2|
|1962  |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit2__parameterized3_130                           |     2|
|1963  |                i_Ram                                                                           |RamBlockUnit3__parameterized3_131                           |     2|
|1964  |                  \l_64.i_Ram                                                                   |RamBlockUnit64__parameterized1_132                          |     2|
|1965  |      i_Wr3_AxiWrPort                                                                           |AxiWrPort__parameterized7                                   |   291|
|1966  |        \g_CombineAxiBurst.i_IDWithAckFifo                                                      |FifoWrapper__parameterized1_117                             |    12|
|1967  |          \g_GenericFifo.i_GenericFifo                                                          |GenericFIFO__parameterized0_123                             |    12|
|1968  |            \gen_FifoBLOCK.gen_sync.i_Fifo                                                      |GenFifoBLOCK_124                                            |    12|
|1969  |        i_AxiAddrGen                                                                            |AxiAddrGen_118                                              |   236|
|1970  |        i_IDFifo                                                                                |FifoWrapper_119                                             |    38|
|1971  |          \g_GenericFifo.i_GenericFifo                                                          |GenericFIFO_120                                             |    38|
|1972  |            \gen_FifoRAM.i_Fifo                                                                 |GenFifoRAM_121                                              |    38|
|1973  |              i_Control                                                                         |GenFifoCtrl_122                                             |    19|
|1974  |      i_Wr3_BurstGenWr                                                                          |BurstGenWr__parameterized7                                  |  2262|
|1975  |        i_BurstGenCmd                                                                           |BurstGenCmd__parameterized2_43                              |   658|
|1976  |          \g_NormalBurst.g_InPipe.i_InPipe                                                      |BurstGenPipe_85                                             |    72|
|1977  |          \g_NormalBurst.i_AntiStarvation                                                       |RamGeneric_86                                               |     7|
|1978  |            \l_Mem[0].i_dpram                                                                   |dpram_116                                                   |     7|
|1979  |          \g_NormalBurst.i_RowComp                                                              |RamWrapper_87                                               |    24|
|1980  |            \l_Distributed.i_Ram                                                                |RamDistributed_115                                          |    24|
|1981  |          \g_NormalBurst.i_RowCompPipe                                                          |BurstGenPipe_88                                             |    29|
|1982  |          i_SmallFifo                                                                           |FifoWrapper__parameterized2_89                              |   137|
|1983  |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized1_112                             |   137|
|1984  |              \gen_FifoRAM.i_Fifo                                                               |GenFifoRAM__parameterized0_113                              |   137|
|1985  |                i_Control                                                                       |GenFifoCtrl__parameterized0_114                             |   128|
|1986  |          \l_BankFifos[0].i_FifoShift                                                           |FifoShift_90                                                |    19|
|1987  |          \l_BankFifos[1].i_FifoShift                                                           |FifoShift_91                                                |    19|
|1988  |          \l_BankFifos[2].i_FifoShift                                                           |FifoShift_92                                                |    19|
|1989  |          \l_BankFifos[3].i_FifoShift                                                           |FifoShift_93                                                |    19|
|1990  |          \l_BankFifos[4].i_FifoShift                                                           |FifoShift_94                                                |    19|
|1991  |          \l_BankFifos[5].i_FifoShift                                                           |FifoShift_95                                                |    19|
|1992  |          \l_BankFifos[6].i_FifoShift                                                           |FifoShift_96                                                |    19|
|1993  |          \l_BankFifos[7].i_FifoShift                                                           |FifoShift_97                                                |    19|
|1994  |          \l_DualPhyRAM[0].i_AddrBuffer                                                         |RamWrapper__parameterized1_98                               |     1|
|1995  |            \l_Block.i_Ram                                                                      |RamBlock_107                                                |     1|
|1996  |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1_108                                           |     1|
|1997  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2_109                                           |     1|
|1998  |                  i_Ram                                                                         |RamBlockUnit3_110                                           |     1|
|1999  |                    \l_32.i_Ram                                                                 |RamBlockUnit32_111                                          |     1|
|2000  |          \l_OutputPipe[0].i_OutputPipe                                                         |BurstGenPipe__parameterized2_99                             |    15|
|2001  |          \l_OutputPipe[1].i_OutputPipe                                                         |BurstGenPipe__parameterized2_100                            |    15|
|2002  |          \l_OutputPipe[2].i_OutputPipe                                                         |BurstGenPipe__parameterized2_101                            |    15|
|2003  |          \l_OutputPipe[3].i_OutputPipe                                                         |BurstGenPipe__parameterized2_102                            |    16|
|2004  |          \l_OutputPipe[4].i_OutputPipe                                                         |BurstGenPipe__parameterized2_103                            |    15|
|2005  |          \l_OutputPipe[5].i_OutputPipe                                                         |BurstGenPipe__parameterized2_104                            |    16|
|2006  |          \l_OutputPipe[6].i_OutputPipe                                                         |BurstGenPipe__parameterized2_105                            |    15|
|2007  |          \l_OutputPipe[7].i_OutputPipe                                                         |BurstGenPipe__parameterized2_106                            |    15|
|2008  |        \l_DataFifo[0].i_DataFifo                                                               |RamMultFreq_44                                              |   240|
|2009  |          i_Ram                                                                                 |RamWrapper__parameterized3_51                               |    84|
|2010  |            \l_Block.i_Ram                                                                      |RamBlock__parameterized1_52                                 |    84|
|2011  |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1__parameterized1_53                            |    10|
|2012  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_82                            |    10|
|2013  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_83                            |    10|
|2014  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_84                                           |    10|
|2015  |              \l_RAM[1].i_Ram                                                                   |RamBlockUnit1__parameterized1_54                            |    10|
|2016  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_79                            |    10|
|2017  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_80                            |    10|
|2018  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_81                                           |    10|
|2019  |              \l_RAM[2].i_Ram                                                                   |RamBlockUnit1__parameterized1_55                            |    10|
|2020  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_76                            |    10|
|2021  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_77                            |    10|
|2022  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_78                                           |    10|
|2023  |              \l_RAM[3].i_Ram                                                                   |RamBlockUnit1__parameterized1_56                            |    10|
|2024  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_73                            |    10|
|2025  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_74                            |    10|
|2026  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_75                                           |    10|
|2027  |              \l_RAM[4].i_Ram                                                                   |RamBlockUnit1__parameterized1_57                            |    12|
|2028  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_70                            |    12|
|2029  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_71                            |    12|
|2030  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_72                                           |    12|
|2031  |              \l_RAM[5].i_Ram                                                                   |RamBlockUnit1__parameterized1_58                            |    12|
|2032  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_67                            |    12|
|2033  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_68                            |    12|
|2034  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_69                                           |    12|
|2035  |              \l_RAM[6].i_Ram                                                                   |RamBlockUnit1__parameterized1_59                            |    10|
|2036  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_64                            |    10|
|2037  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_65                            |    10|
|2038  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_66                                           |    10|
|2039  |              \l_RAM[7].i_Ram                                                                   |RamBlockUnit1__parameterized1_60                            |    10|
|2040  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_61                            |    10|
|2041  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_62                            |    10|
|2042  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_63                                           |    10|
|2043  |        \l_MaskFifo[0].i_MaskFifo                                                               |RamWrapper__parameterized5_45                               |     2|
|2044  |          \l_Block.i_Ram                                                                        |RamBlock__parameterized3_46                                 |     2|
|2045  |            \l_RAM[0].i_Ram                                                                     |RamBlockUnit1__parameterized3_47                            |     2|
|2046  |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit2__parameterized3_48                            |     2|
|2047  |                i_Ram                                                                           |RamBlockUnit3__parameterized3_49                            |     2|
|2048  |                  \l_64.i_Ram                                                                   |RamBlockUnit64__parameterized1_50                           |     2|
|2049  |      i_Wr4_AxiWrPort                                                                           |AxiWrPort__parameterized3                                   |   291|
|2050  |        \g_CombineAxiBurst.i_IDWithAckFifo                                                      |FifoWrapper__parameterized1                                 |    12|
|2051  |          \g_GenericFifo.i_GenericFifo                                                          |GenericFIFO__parameterized0                                 |    12|
|2052  |            \gen_FifoBLOCK.gen_sync.i_Fifo                                                      |GenFifoBLOCK                                                |    12|
|2053  |        i_AxiAddrGen                                                                            |AxiAddrGen                                                  |   236|
|2054  |        i_IDFifo                                                                                |FifoWrapper                                                 |    38|
|2055  |          \g_GenericFifo.i_GenericFifo                                                          |GenericFIFO                                                 |    38|
|2056  |            \gen_FifoRAM.i_Fifo                                                                 |GenFifoRAM                                                  |    38|
|2057  |              i_Control                                                                         |GenFifoCtrl                                                 |    19|
|2058  |      i_Wr4_BurstGenWr                                                                          |BurstGenWr__parameterized3                                  |  2316|
|2059  |        i_BurstGenCmd                                                                           |BurstGenCmd__parameterized2                                 |   712|
|2060  |          \g_NormalBurst.g_InPipe.i_InPipe                                                      |BurstGenPipe                                                |    72|
|2061  |          \g_NormalBurst.i_AntiStarvation                                                       |RamGeneric                                                  |     7|
|2062  |            \l_Mem[0].i_dpram                                                                   |dpram                                                       |     7|
|2063  |          \g_NormalBurst.i_RowComp                                                              |RamWrapper                                                  |    24|
|2064  |            \l_Distributed.i_Ram                                                                |RamDistributed                                              |    24|
|2065  |          \g_NormalBurst.i_RowCompPipe                                                          |BurstGenPipe_28                                             |    29|
|2066  |          i_SmallFifo                                                                           |FifoWrapper__parameterized2                                 |   137|
|2067  |            \g_GenericFifo.i_GenericFifo                                                        |GenericFIFO__parameterized1                                 |   137|
|2068  |              \gen_FifoRAM.i_Fifo                                                               |GenFifoRAM__parameterized0                                  |   137|
|2069  |                i_Control                                                                       |GenFifoCtrl__parameterized0                                 |   128|
|2070  |          \l_BankFifos[0].i_FifoShift                                                           |FifoShift                                                   |    18|
|2071  |          \l_BankFifos[1].i_FifoShift                                                           |FifoShift_29                                                |    18|
|2072  |          \l_BankFifos[2].i_FifoShift                                                           |FifoShift_30                                                |    18|
|2073  |          \l_BankFifos[3].i_FifoShift                                                           |FifoShift_31                                                |    18|
|2074  |          \l_BankFifos[4].i_FifoShift                                                           |FifoShift_32                                                |    18|
|2075  |          \l_BankFifos[5].i_FifoShift                                                           |FifoShift_33                                                |    18|
|2076  |          \l_BankFifos[6].i_FifoShift                                                           |FifoShift_34                                                |    18|
|2077  |          \l_BankFifos[7].i_FifoShift                                                           |FifoShift_35                                                |    18|
|2078  |          \l_DualPhyRAM[0].i_AddrBuffer                                                         |RamWrapper__parameterized1                                  |     1|
|2079  |            \l_Block.i_Ram                                                                      |RamBlock                                                    |     1|
|2080  |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1                                               |     1|
|2081  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2                                               |     1|
|2082  |                  i_Ram                                                                         |RamBlockUnit3                                               |     1|
|2083  |                    \l_32.i_Ram                                                                 |RamBlockUnit32                                              |     1|
|2084  |          \l_OutputPipe[0].i_OutputPipe                                                         |BurstGenPipe__parameterized2                                |    23|
|2085  |          \l_OutputPipe[1].i_OutputPipe                                                         |BurstGenPipe__parameterized2_36                             |    23|
|2086  |          \l_OutputPipe[2].i_OutputPipe                                                         |BurstGenPipe__parameterized2_37                             |    23|
|2087  |          \l_OutputPipe[3].i_OutputPipe                                                         |BurstGenPipe__parameterized2_38                             |    23|
|2088  |          \l_OutputPipe[4].i_OutputPipe                                                         |BurstGenPipe__parameterized2_39                             |    23|
|2089  |          \l_OutputPipe[5].i_OutputPipe                                                         |BurstGenPipe__parameterized2_40                             |    23|
|2090  |          \l_OutputPipe[6].i_OutputPipe                                                         |BurstGenPipe__parameterized2_41                             |    23|
|2091  |          \l_OutputPipe[7].i_OutputPipe                                                         |BurstGenPipe__parameterized2_42                             |    23|
|2092  |        \l_DataFifo[0].i_DataFifo                                                               |RamMultFreq                                                 |   240|
|2093  |          i_Ram                                                                                 |RamWrapper__parameterized3                                  |    84|
|2094  |            \l_Block.i_Ram                                                                      |RamBlock__parameterized1                                    |    84|
|2095  |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit1__parameterized1                               |    10|
|2096  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_25                            |    10|
|2097  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_26                            |    10|
|2098  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_27                                           |    10|
|2099  |              \l_RAM[1].i_Ram                                                                   |RamBlockUnit1__parameterized1_0                             |    10|
|2100  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_22                            |    10|
|2101  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_23                            |    10|
|2102  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_24                                           |    10|
|2103  |              \l_RAM[2].i_Ram                                                                   |RamBlockUnit1__parameterized1_1                             |    10|
|2104  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_19                            |    10|
|2105  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_20                            |    10|
|2106  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_21                                           |    10|
|2107  |              \l_RAM[3].i_Ram                                                                   |RamBlockUnit1__parameterized1_2                             |    10|
|2108  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_16                            |    10|
|2109  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_17                            |    10|
|2110  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_18                                           |    10|
|2111  |              \l_RAM[4].i_Ram                                                                   |RamBlockUnit1__parameterized1_3                             |    12|
|2112  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_13                            |    12|
|2113  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_14                            |    12|
|2114  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_15                                           |    12|
|2115  |              \l_RAM[5].i_Ram                                                                   |RamBlockUnit1__parameterized1_4                             |    12|
|2116  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_10                            |    12|
|2117  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_11                            |    12|
|2118  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_12                                           |    12|
|2119  |              \l_RAM[6].i_Ram                                                                   |RamBlockUnit1__parameterized1_5                             |    10|
|2120  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1_7                             |    10|
|2121  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1_8                             |    10|
|2122  |                    \l_64.i_Ram                                                                 |RamBlockUnit64_9                                            |    10|
|2123  |              \l_RAM[7].i_Ram                                                                   |RamBlockUnit1__parameterized1_6                             |    10|
|2124  |                \l_RAM[0].i_Ram                                                                 |RamBlockUnit2__parameterized1                               |    10|
|2125  |                  i_Ram                                                                         |RamBlockUnit3__parameterized1                               |    10|
|2126  |                    \l_64.i_Ram                                                                 |RamBlockUnit64                                              |    10|
|2127  |        \l_MaskFifo[0].i_MaskFifo                                                               |RamWrapper__parameterized5                                  |     2|
|2128  |          \l_Block.i_Ram                                                                        |RamBlock__parameterized3                                    |     2|
|2129  |            \l_RAM[0].i_Ram                                                                     |RamBlockUnit1__parameterized3                               |     2|
|2130  |              \l_RAM[0].i_Ram                                                                   |RamBlockUnit2__parameterized3                               |     2|
|2131  |                i_Ram                                                                           |RamBlockUnit3__parameterized3                               |     2|
|2132  |                  \l_64.i_Ram                                                                   |RamBlockUnit64__parameterized1                              |     2|
+------+------------------------------------------------------------------------------------------------+------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:58 ; elapsed = 00:10:13 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 89226 ; free virtual = 509385
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2271 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:49 ; elapsed = 00:08:31 . Memory (MB): peak = 3713.617 ; gain = 469.773 ; free physical = 95690 ; free virtual = 515870
Synthesis Optimization Complete : Time (s): cpu = 00:07:00 ; elapsed = 00:10:16 . Memory (MB): peak = 3713.617 ; gain = 1128.043 ; free physical = 95710 ; free virtual = 515870
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3467 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'design_1_vcu_ddr4_controller_0_0'...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3772.535 ; gain = 0.000 ; free physical = 95037 ; free virtual = 515447
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 485 instances were transformed.
  (CARRY4) => CARRY8: 21 instances
  BUFG => BUFGCE: 9 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 97 instances
  FDS => FDSE: 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  MULT_AND => LUT2: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 46 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances
  RAMB18E1 => RAMB18E2: 10 instances
  RAMB36E1 => RAMB36E2: 85 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
844 Infos, 304 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:29 ; elapsed = 00:11:12 . Memory (MB): peak = 3772.535 ; gain = 2188.309 ; free physical = 95361 ; free virtual = 515849
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3772.535 ; gain = 0.000 ; free physical = 95367 ; free virtual = 515855
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1/design_1_vcu_ddr4_controller_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3788.551 ; gain = 16.016 ; free physical = 101705 ; free virtual = 523483
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3788.551 ; gain = 0.000 ; free physical = 101173 ; free virtual = 523398
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_vcu_ddr4_controller_0_0, cache-ID = 2636e1567087fd64
INFO: [Coretcl 2-1174] Renamed 2131 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3788.551 ; gain = 0.000 ; free physical = 101159 ; free virtual = 523401
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1/design_1_vcu_ddr4_controller_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3788.551 ; gain = 0.000 ; free physical = 100749 ; free virtual = 523517
INFO: [runtcl-4] Executing : report_utilization -file design_1_vcu_ddr4_controller_0_0_utilization_synth.rpt -pb design_1_vcu_ddr4_controller_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3788.551 ; gain = 0.000 ; free physical = 100187 ; free virtual = 523719
INFO: [Common 17-206] Exiting Vivado at Sat May 25 00:55:47 2019...
