<?xml version="1.0" encoding="utf-8"?>
<device schemaVersion="1.0" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_0.xsd">
  <name>CY8C5888LTI_LP097</name>
  <version>0.1</version>
  <description>CY8C58LP</description>
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <peripherals>
    <peripheral>
      <name>IDACL</name>
      <description>No description available</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>IDAC8_PM_ACT_CFG</name>
          <description>Active Power Mode Configuration Register 8</description>
          <addressOffset>0x400043A8</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_dac</name>
              <description>Enable DAC block(s). Populated subsystems are counted from the LSB.</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_PM_STBY_CFG</name>
          <description>Standby Power Mode Configuration Register 8</description>
          <addressOffset>0x400043B8</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_dac</name>
              <description>Enable DAC block(s). Populated subsystems are counted from the LSB.</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_TR</name>
          <description>IDAC8_TR</description>
          <addressOffset>0x40004608</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>tr</name>
              <description>8 Calibration bits</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_CR0</name>
          <description>DAC Block Control Register 0</description>
          <addressOffset>0x40005820</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mode</name>
              <description>Mode Bit</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC_MODE_V</name>
                  <description>voltage DAC</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_MODE_I</name>
                  <description>current DAC</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>range</name>
              <description>Ranges for mode=0 (VDAC) and mode=1 (IDAC)</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC_RANGE_0</name>
                  <description>x0=0V to 4*vref (1.024V); 0 to 31.875uA</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_RANGE_1</name>
                  <description>x1=0V to 16*vref (4.096V); 0 to 255uA</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_RANGE_2</name>
                  <description>x0=0V to 4*vref (1.024V); 0 to 2.040mA</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_RANGE_3</name>
                  <description>x1=0V to 16*vref (4.096V); not used</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hs</name>
              <description>High Speed Bit</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC_HS_LOWPOWER</name>
                  <description>regular (low power)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_HS_HIGHSPEED</name>
                  <description>high speed (higher power)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_CR1</name>
          <description>DAC Block Control Register 1</description>
          <addressOffset>0x40005821</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mx_data</name>
              <description>Select DATA source</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_DATA_REG</name>
                  <description>Select register source</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_DATA_UDB</name>
                  <description>Select UDB source</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>reset_udb_en</name>
              <description>DAC reset enable</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESET_UDB_EN_DISABLE</name>
                  <description>Disable DAC Reset Source from UDB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET_UDB_EN_ENABLE</name>
                  <description>Enable DAC Reset Source from UDB</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mx_idir</name>
              <description>Mux selection for DAC current direction control</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_IDIR_REG</name>
                  <description>Register source idirbit selected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_IDIR_UDB</name>
                  <description>UDB ictrl selected</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>idirbit</name>
              <description>register source for DAC current direction</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>mx_ioff</name>
              <description>Mux selection for DAC current off control</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_IOFF_REG</name>
                  <description>Register source ioffbit selected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_IOFF_UDB</name>
                  <description>UDB ictrl selected</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ioffbit</name>
              <description>register source for DAC current off</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_SW0</name>
          <description>DAC Analog Routing Register 0</description>
          <addressOffset>0x40005A80</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>v_ag1</name>
              <description>Connect voltage output to analog global of same side</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>v_ag0</name>
              <description>Connect voltage output to analog global of same side</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_SW2</name>
          <description>DAC Analog Routing Register 2</description>
          <addressOffset>0x40005A82</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>v_abus3</name>
              <description>Connect voltage output to analog (local) bus of the same side </description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ABUS_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ABUS_CONNECTED</name>
                  <description>Connect to Analog (local) Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>v_abus1</name>
              <description>Connect voltage output to analog (local) bus of the same side </description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ABUS_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ABUS_CONNECTED</name>
                  <description>Connect to Analog (local) Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_SW3</name>
          <description>DAC Analog Routing Register 3</description>
          <addressOffset>0x40005A83</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>iout</name>
              <description>Connect current output to pad</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IOUT_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IOUT_CONNECT</name>
                  <description>Connect to pad</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>i_amx</name>
              <description>Connect current output to Analog Mux Bus</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AMX_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AMX_CONNECTED</name>
                  <description>Connect to AMUXBUS</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>v_amx</name>
              <description>Connect voltage output to Analog Mux Bus</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AMX_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AMX_CONNECTED</name>
                  <description>Connect to AMUXBUS</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_SW4</name>
          <description>DAC Analog Routing Register 4</description>
          <addressOffset>0x40005A84</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>i_ag1</name>
              <description>Connect current output to analog global of same side</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>i_ag0</name>
              <description>Connect current output to analog global of same side</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_STROBE</name>
          <description>DAC Strobe Register</description>
          <addressOffset>0x40005A87</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>strobe_en</name>
              <description>Strobe gating control </description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STROBE_EN_0</name>
                  <description>disable strobe</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STROBE_EN_1</name>
                  <description>enable strobe</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mx_strobe</name>
              <description>Strobe source selection</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_STROBE_BUSWRITE</name>
                  <description>Select bus write strobe source</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_UDB_SRC</name>
                  <description>Select UDB strobe source</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_NC_2</name>
                  <description>NC</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_NC_3</name>
                  <description>NC</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A0_DIG</name>
                  <description>Select clk_a0_dig</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A1_DIG</name>
                  <description>Select clk_a1_dig</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A2_DIG</name>
                  <description>Select clk_a2_dig</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A3_DIG</name>
                  <description>Select clk_a3_dig</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_D</name>
          <description>DAC Data Register</description>
          <addressOffset>0x40005B80</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>data</name>
              <description>8 DAC Data bits</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>Filter</name>
      <description>No description available</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>Filter_DFB_PM_ACT_CFG_Register</name>
          <description>Active Mode Power Control Register</description>
          <addressOffset>0x400043A6</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_dfb</name>
              <description>Enable DFB(s). Populated subsystems are counted from the LSB.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable_dfb</name>
                  <description>Enable Power to DFB</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable_dfb</name>
                  <description>Disable Power to DFB</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_DFB_PM_STBY_CFG_Register</name>
          <description>Alternate Active Mode Power Control Register</description>
          <addressOffset>0x400043B6</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_dfb</name>
              <description>Enable DFB(s). Populated subsystems are counted from the LSB.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable_dfb</name>
                  <description>Enable Power to DFB during standby power mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable_dfb</name>
                  <description>Disable Power to DFB</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_Control_Register</name>
          <description>DFB Control Register</description>
          <addressOffset>0x4000C780</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>CORECLK_DISABLE</name>
              <description>This bit when set high disables (gates off) the clock to the entire core of the block. This includes all FFs except those used for the AHB interface and CSRs and all 6 RAMs. When disabled (set high) the AHB interface to the CSR is still fully functional. This bit is ANDed with the primary input signal dfb_clk_en to control the clock gate. dfb_clk_en must be high and CoreCLK_Disable must be low for the clock to run.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CORECLK_DISABLE_LOW</name>
                  <description>Core Clock is Enabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CORECLK_DISABLE_HIGH</name>
                  <description>Core Clock is Disabled (gated)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADD6</name>
              <description>This bit is literally address bit 5 (6th bit) of the FSM RAM when addressed by the DFB Controller. It has no affect on the FSM RAM when addressed on the AHB interface. It controls the Banking feature of the FSM.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADDR6_LOW</name>
                  <description>ADDR6 is Low</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR6_HIGH</name>
                  <description>ADDR6 is HIGH</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RUN</name>
              <description>Setting this bit to 1 enables the DFB to run. Setting it to 0 forces the next state address of the FSM to zero of the active Bank, reinitializes the ACU's and PC's and clears the round flag, saturation flag, saturation detect flag and all 6 extended Enables in the Controller.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RUN_DIS</name>
                  <description>DFB operation is halted</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_EN</name>
                  <description>DFB is enabled to operate.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_Status_Register</name>
          <description>DFB Status Register</description>
          <addressOffset>0x4000C784</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>INTR_SEM2</name>
              <description>If this bit is high, semaphore register bit 2 is a source of the current interrupt. Write a '1' to this bit to clear it.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SEM2_OFF</name>
                  <description>Indicates no pending Semaphore 2 Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEM2_ON</name>
                  <description>Indicates a pending Semaphore 2 Interrupt.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INTR_SEM1</name>
              <description>If this bit is high, semaphore register bit 1 is a source of the current interrupt. Write a '1' to this bit to clear it.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SEM1_OFF</name>
                  <description>Indicates no pending Semaphore 1 Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEM1_ON</name>
                  <description>Indicates a pending Semaphore 1 Interrupt.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INTR_SEM0</name>
              <description>If this bit is high, semaphore register bit 0 is a source of the current interrupt. Write a '1' to this bit to clear it.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SEM0_OFF</name>
                  <description>Indicates no pending Semaphore 0 Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEM0_ON</name>
                  <description>Indicates a pending Semaphore 0 Interrupt.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INTR_HOLDB</name>
              <description>If this bit is high, Holding register B is a source of the current interrupt. Write a '1' to this bit to clear it. Reading the Holding register B also clears this bit.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOLDB_OFF</name>
                  <description>Indicates no pending Holding B Register Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDB_ON</name>
                  <description>Indicates a pending Holding B Register Interrupt.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INTR_HOLDA</name>
              <description>If this bit is high, Holding register A is a source of the current interrupt. Write a '1' to this bit to clear it. Reading the Holding register A also clears this bit.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOLDA_OFF</name>
                  <description>Indicates no pending Holding A Register Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDA_ON</name>
                  <description>Indicates a pending Holding A Register Interrupt.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RND_MODE</name>
              <description>Indicates that the DP is in Round mode - meaning that any result passing out of the DP unit is being rounded to a 16-bit value.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RND_OFF</name>
                  <description>Indicates Round Mode is off.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RND_ON</name>
                  <description>Indicates Round Mode is on.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SAT_MODE</name>
              <description>Indicates that the DP unit is in Saturation mode.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SAT_OFF</name>
                  <description>Indicates Saturation mode is off.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAT_ON</name>
                  <description>Indicates Saturation mode is on.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RAM_SEL</name>
              <description>This bit indicates which Control Store memory is in use, RAM A or RAM B.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAMSEL_LOW</name>
                  <description>Control Store memory A is in use.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAMSEL_HIGH</name>
                  <description>Control Store memory B is in use.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_DFB_RAM_EN_Register</name>
          <description>DFB Ram Enable Register</description>
          <addressOffset>0x4000C788</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>RAMWR_ADDRING</name>
              <description>These two bits control the write addressing of the 4 largest RAMs embedded in the DFB (CS-A, CS-B, Data-A, Data-B). The setting of these bits allows overlaid writes to occur to these memories when it is desired to fill them with like data.</description>
              <lsb>6</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_OVERLAY</name>
                  <description>No overlay mapping.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERLAY_CS_A_CS_B</name>
                  <description>Overlay CS A with CS B.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERLAY_DATA_A_DATA_B</name>
                  <description>Overlay Data A with Data B.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERLAY_CS_AB_DATA_AB</name>
                  <description>Overlay CS A/B with Data A with DATA B.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DPB_EN</name>
              <description>Datapath RAM B RAM enable / disable.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DIS</name>
                  <description>RAM is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_EN</name>
                  <description>RAM is enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DPA_EN</name>
              <description>Datapath RAM A RAM enable / disable.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DIS</name>
                  <description>RAM is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_EN</name>
                  <description>RAM is enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ACU_EN</name>
              <description>ACU RAM RAM enable / disable.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DIS</name>
                  <description>RAM is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_EN</name>
                  <description>RAM is enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CSB_EN</name>
              <description>Control Store RAM B RAM enable / disable.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DIS</name>
                  <description>RAM is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_EN</name>
                  <description>RAM is enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CSA_EN</name>
              <description>Control Store RAM A RAM enable / disable.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DIS</name>
                  <description>RAM is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_EN</name>
                  <description>RAM is enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FSM_EN</name>
              <description>FSM RAM RAM enable / disable.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DIS</name>
                  <description>RAM is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_EN</name>
                  <description>RAM is enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_RAM_DIR_Register</name>
          <description>DFB RAM Direction Register. This register controls the DFB memory direction. These bits control if each RAM of this block is embedded to the DFB function or mapped in the system address space on the AHB bus. </description>
          <addressOffset>0x4000C78C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>SNP_DABLE</name>
              <description>The CS and DP RAMs (optionally the FSM) have address snooping logic that watches for redundant back-to-back RD cycles and disables the RAM to conserve power. Writing a 1 to this bit disables this logic for all RAMs.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SNP_ENABLE</name>
                  <description>Enabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SNP_DISABLE</name>
                  <description>Disabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DPB_DIR</name>
              <description>Datapath RAM B RAM Direction.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DFB</name>
                  <description>DFB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_AHB</name>
                  <description>System Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DPA_DIR</name>
              <description>Datapath RAM A RAM Direction.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DFB</name>
                  <description>DFB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_AHB</name>
                  <description>System Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ACU_DIR</name>
              <description>ACU RAM RAM Direction.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DFB</name>
                  <description>DFB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_AHB</name>
                  <description>System Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CSB_DIR</name>
              <description>Control Store RAM B RAM Direction.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DFB</name>
                  <description>DFB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_AHB</name>
                  <description>System Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CSA_DIR</name>
              <description>Control Store RAM B RAM Direction.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DFB</name>
                  <description>DFB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_AHB</name>
                  <description>System Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FSM_DIR</name>
              <description>FSM RAM RAM Direction.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DFB</name>
                  <description>DFB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_AHB</name>
                  <description>System Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_DFB_SEMA_Register</name>
          <description>DFB Semaphore Register</description>
          <addressOffset>0x4000C790</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>SEMA_MASK</name>
              <description>These bits are used to mask writes to bits 2-0. They are write-only. If bit 4 is a 1 then the value on bit 0 will be written to SEM0, otherwise SEM0 will not be altered. Likewise for MASK1 and SEM1, and MASK2 and SEM2.</description>
              <lsb>4</lsb>
              <msb>6</msb>
              <access>write-only</access>
            </field>
            <field>
              <name>SEMA</name>
              <description>These bits are used to pass semaphores between the DFB Controller and the System SW. Their definition is user defined. There is no HW implementing an arbitration methodology should both the System and Control access the same SEM bit at the same time.</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_DSI_Control_Register</name>
          <description>DFB Global Cotrol Register</description>
          <addressOffset>0x4000C794</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>GBL2_OUT</name>
              <description>These bits are used to control what internal signals are mapped to the primary output signal dfb_globalo2.</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SEM2</name>
                  <description>Semaphore Bit 2. This is the same signal described in the DFB0_SEMA CSR.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DPSIGN</name>
                  <description>Datapath Sign. This signal asserts anytime the output of the ALU in the Datapath unit is negative. It will remain high for each cycle this condition is true.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DPTHREASH</name>
                  <description>Datapath Threashold Crossed. This signal asserts anytime the threashold of 0 is crossed in the ALU when one of the following instructions is executing: TDECA, TSUBA, TSUBB, TADDABSA, TADDABSB. It will remain high for each cycle this condition is true.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DPEQ</name>
                  <description>Datapath ALU=0. This signal asserts high when the output of the ALU in the Datapath unit equals 0 and one of the following ALU commands is executing: TDECA, TSUBA, TSUBB, TADDABSA, TADDABSB. It will remain high for each cycle this condition is true.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GBL1_OUT</name>
              <description>These bits are used to control what internal signals are mapped to the primary output signal dfb_globalo1.</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DFB_RUN</name>
                  <description>DFB RUN Bit. This is the same bit as the RUN bit in the DFB0_CR register.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEM0</name>
                  <description>Semaphore Bit 0. This is the same signal described in the DFB0_SEMA CSR.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEM1</name>
                  <description>Semaphore Bit 1. This is the same signal described in the DFB0_SEMA CSR.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DFB_INTR</name>
                  <description>DFB Interrupt. This is the same signal as the primary dfb_intr output signal.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_Interrupt_Control_Register</name>
          <description>DFB Interrupt Control Register</description>
          <addressOffset>0x4000C798</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>SEMA2_EN</name>
              <description>If this bit is set high, an interrupt is generated each time a 1 is written into the semaphore register bit 2.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE_SEMAPHORE_2_IRQ_DIS</name>
                  <description>Semaphore register interrupt masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_SEMAPHORE_2_IRQ_EN</name>
                  <description>Interrupt is generated each time a 1 is written to the semaphore register.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEMA1_EN</name>
              <description>If this bit is set high, an interrupt is generated each time a 1 is written into the semaphore register bit 1.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE_SEMAPHORE_1_IRQ_DIS</name>
                  <description>Semaphore register interrupt masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_SEMAPHORE_1_IRQ_EN</name>
                  <description>Interrupt is generated each time a 1 is written to the semaphore register.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEMA0_EN</name>
              <description>If this bit is set high, an interrupt is generated each time a 1 is written into the semaphore register bit 0.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE_SEMAPHORE_0_IRQ_DIS</name>
                  <description>Semaphore register interrupt masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_SEMAPHORE_0_IRQ_EN</name>
                  <description>Interrupt is generated each time a 1 is written to the semaphore register.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HOLDB_EN</name>
              <description>If this bit is set high, an interrupt is generated each time new valid data is written into the output Holding register B.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE_HOLDING_B_IRQ_DIS</name>
                  <description>Holding register interrupt masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_HOLDING_B_IRQ_EN</name>
                  <description>Interrupt is generated each time new valid data is written inot the output Holding B register.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HOLDA_EN</name>
              <description>If this bit is set high, an interrupt is generated each time new valid data is written into the output Holding register A.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE_HOLDING_A_IRQ_DIS</name>
                  <description>Holding register interrupt masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_HOLDING_A_IRQ_EN</name>
                  <description>Interrupt is generated each time new valid data is written inot the output Holding A register.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_DMA_Control_Register</name>
          <description>DFB DMAREQ Control Register</description>
          <addressOffset>0x4000C79C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>DMAREQ2</name>
              <description>The value in these two bits selects which event drives dma_req2.</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMAREQ2_DISABLED</name>
                  <description>Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMAREQ2_HOLDING_REG_B</name>
                  <description>New data in Holding Register B.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMAREQ2_SEMAPHORE_0</name>
                  <description>Semaphore 0.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMAREQ2_SEMAPHORE_1</name>
                  <description>Semaphore 1.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMAREQ1</name>
              <description>The value in these two bits selects which event drives dma_req1.</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMAREQ1_DISABLED</name>
                  <description>Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMAREQ1_HOLDING_REG_A</name>
                  <description>New data in Holding Register A.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMAREQ1_SEMAPHORE_0</name>
                  <description>Semaphore 0.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMAREQ1_SEMAPHORE_1</name>
                  <description>Semaphore 1.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_STAGEA_Register</name>
          <description>DFB_STAGEA (Input Low Byte) Register</description>
          <addressOffset>0x4000C7A0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>STGA_LOW</name>
              <description>This is the low byte of the Streaming input Staging Register - Port A.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_STAGEAM_Register</name>
          <description>DFB_STAGEAM (Input Middle Byte) Register</description>
          <addressOffset>0x4000C7A1</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>STGA_MID</name>
              <description>This is the middle byte of the Streaming input Staging Register - Port A.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_STAGEAH_Register</name>
          <description>DFB_STAGEAH (Input High Byte) Register</description>
          <addressOffset>0x4000C7A2</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>STGA_HIGH</name>
              <description>This is the high byte of the Streaming input Staging Register - Port A.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_STAGEB_Register</name>
          <description>DFB_STAGEB (Input Low Byte) Register</description>
          <addressOffset>0x4000C7A4</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>STGB_LOW</name>
              <description>This is the low byte of the Streaming input Staging Register - Port B.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_STAGEBM_Register</name>
          <description>DFB_STAGEBM (Input Middle Byte) Register</description>
          <addressOffset>0x4000C7A5</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>STGB_MID</name>
              <description>This is the middle byte of the Streaming input Staging Register - Port B.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_STAGEBH_Register</name>
          <description>DFB_STAGEBH (Input High Byte) Register</description>
          <addressOffset>0x4000C7A6</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>STGB_HIGH</name>
              <description>This is the high byte of the Streaming input Staging Register - Port B.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_HOLDA_Register</name>
          <description>DFB_HOLDA (Output Low Byte) Register</description>
          <addressOffset>0x4000C7A8</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>HOLDA_LOW</name>
              <description>This is the low byte of the output Holding Register - Port A.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_HOLDAM_Register</name>
          <description>DFB_HOLDAM (Output Middle Byte) Register</description>
          <addressOffset>0x4000C7A9</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>HOLDA_MID</name>
              <description>This is the middle byte of the output Holding Register - Port A.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_HOLDAH_Register</name>
          <description>DFB_HOLDAH (Output High Byte) Register</description>
          <addressOffset>0x4000C7AA</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>HOLDA_HIGH</name>
              <description>This is the high byte of the output Holding Register - Port A.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_HOLDB_Register</name>
          <description>DFB_HOLDB (Output Low Byte) Register</description>
          <addressOffset>0x4000C7AC</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>HOLDB_LOW</name>
              <description>This is the low byte of the output Holding Register - Port B.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_HOLDBM_Register</name>
          <description>DFB_HOLDBM (Output Middle Byte) Register</description>
          <addressOffset>0x4000C7AD</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>HOLDB_MID</name>
              <description>This is the middle byte of the output Holding Register - Port B.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_HOLDBH_Register</name>
          <description>DFB_HOLDBH (Output High Byte) Register</description>
          <addressOffset>0x4000C7AE</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>HOLDB_HIGH</name>
              <description>This is the high byte of the output Holding Register - Port B.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_DFB_COHER_Register</name>
          <description>DFB Coherency Register</description>
          <addressOffset>0x4000C7B0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>holdb_key</name>
              <description>Sets the Key Coherency Byte of the Holding B register</description>
              <lsb>6</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOLDB_KEY_LOW</name>
                  <description>Key Byte is low byte.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDB_KEY_MID</name>
                  <description>Key Byte is middle byte.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDB_KEY_HIGH</name>
                  <description>Key Byte is high byte.</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>holda_key</name>
              <description>Sets the Key Coherency Byte of the Holding A register</description>
              <lsb>4</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOLDA_KEY_LOW</name>
                  <description>Key Byte is low byte.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDA_KEY_MID</name>
                  <description>Key Byte is middle byte.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDA_KEY_HIGH</name>
                  <description>Key Byte is high byte.</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stgb_key</name>
              <description>Sets the Key Coherency Byte of the Staging B register.</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STGB_KEY_LOW</name>
                  <description>Key Byte is low byte.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STGB_KEY_MID</name>
                  <description>Key Byte is middle byte.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STGB_KEY_HIGH</name>
                  <description>Key Byte is high byte.</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stga_key</name>
              <description>Sets the Key Coherency Byte of the Staging A register.</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STGA_KEY_LOW</name>
                  <description>Key Byte is low byte.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STGA_KEY_MID</name>
                  <description>Key Byte is middle byte.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STGA_KEY_HIGH</name>
                  <description>Key Byte is high byte.</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_DFB_DALIGN_Register</name>
          <description>DFB Data Align Register</description>
          <addressOffset>0x4000C7B4</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>holdb_dalign</name>
              <description>Shifts the read right by a byte.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOLDB_DALIGN_LOW</name>
                  <description>Reads normally.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDB_DALIGN_HIGH</name>
                  <description>Reads shifted right by 8-bits.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>holda_dalign</name>
              <description>Shifts the read right by a byte.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOLDA_DALIGN_LOW</name>
                  <description>Reads normally.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDA_DALIGN_HIGH</name>
                  <description>Reads shifted right by 8-bits.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stgb_dalign</name>
              <description>Shifts the write left by a byte.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STGB_DALIGN_LOW</name>
                  <description>Writes normally.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STGB_DALIGN_HIGH</name>
                  <description>Writes shifted left by 8-bits.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stga_dalign</name>
              <description>Shifts the write left by a byte.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STGA_DALIGN_LOW</name>
                  <description>Writes normally.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STGA_DALIGN_HIGH</name>
                  <description>Writes shifted left by 8-bits.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>IDACH</name>
      <description>No description available</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>IDAC8_PM_ACT_CFG</name>
          <description>Active Power Mode Configuration Register 8</description>
          <addressOffset>0x400043A8</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_dac</name>
              <description>Enable DAC block(s). Populated subsystems are counted from the LSB.</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_PM_STBY_CFG</name>
          <description>Standby Power Mode Configuration Register 8</description>
          <addressOffset>0x400043B8</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_dac</name>
              <description>Enable DAC block(s). Populated subsystems are counted from the LSB.</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_TR</name>
          <description>IDAC8_TR</description>
          <addressOffset>0x4000460A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>tr</name>
              <description>8 Calibration bits</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_CR0</name>
          <description>DAC Block Control Register 0</description>
          <addressOffset>0x40005828</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mode</name>
              <description>Mode Bit</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC_MODE_V</name>
                  <description>voltage DAC</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_MODE_I</name>
                  <description>current DAC</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>range</name>
              <description>Ranges for mode=0 (VDAC) and mode=1 (IDAC)</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC_RANGE_0</name>
                  <description>x0=0V to 4*vref (1.024V); 0 to 31.875uA</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_RANGE_1</name>
                  <description>x1=0V to 16*vref (4.096V); 0 to 255uA</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_RANGE_2</name>
                  <description>x0=0V to 4*vref (1.024V); 0 to 2.040mA</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_RANGE_3</name>
                  <description>x1=0V to 16*vref (4.096V); not used</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hs</name>
              <description>High Speed Bit</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC_HS_LOWPOWER</name>
                  <description>regular (low power)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_HS_HIGHSPEED</name>
                  <description>high speed (higher power)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_CR1</name>
          <description>DAC Block Control Register 1</description>
          <addressOffset>0x40005829</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mx_data</name>
              <description>Select DATA source</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_DATA_REG</name>
                  <description>Select register source</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_DATA_UDB</name>
                  <description>Select UDB source</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>reset_udb_en</name>
              <description>DAC reset enable</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESET_UDB_EN_DISABLE</name>
                  <description>Disable DAC Reset Source from UDB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET_UDB_EN_ENABLE</name>
                  <description>Enable DAC Reset Source from UDB</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mx_idir</name>
              <description>Mux selection for DAC current direction control</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_IDIR_REG</name>
                  <description>Register source idirbit selected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_IDIR_UDB</name>
                  <description>UDB ictrl selected</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>idirbit</name>
              <description>register source for DAC current direction</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>mx_ioff</name>
              <description>Mux selection for DAC current off control</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_IOFF_REG</name>
                  <description>Register source ioffbit selected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_IOFF_UDB</name>
                  <description>UDB ictrl selected</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ioffbit</name>
              <description>register source for DAC current off</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_SW0</name>
          <description>DAC Analog Routing Register 0</description>
          <addressOffset>0x40005A90</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>v_ag1</name>
              <description>Connect voltage output to analog global of same side</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>v_ag0</name>
              <description>Connect voltage output to analog global of same side</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_SW2</name>
          <description>DAC Analog Routing Register 2</description>
          <addressOffset>0x40005A92</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>v_abus3</name>
              <description>Connect voltage output to analog (local) bus of the same side </description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ABUS_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ABUS_CONNECTED</name>
                  <description>Connect to Analog (local) Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>v_abus1</name>
              <description>Connect voltage output to analog (local) bus of the same side </description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ABUS_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ABUS_CONNECTED</name>
                  <description>Connect to Analog (local) Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_SW3</name>
          <description>DAC Analog Routing Register 3</description>
          <addressOffset>0x40005A93</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>iout</name>
              <description>Connect current output to pad</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IOUT_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IOUT_CONNECT</name>
                  <description>Connect to pad</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>i_amx</name>
              <description>Connect current output to Analog Mux Bus</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AMX_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AMX_CONNECTED</name>
                  <description>Connect to AMUXBUS</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>v_amx</name>
              <description>Connect voltage output to Analog Mux Bus</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AMX_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AMX_CONNECTED</name>
                  <description>Connect to AMUXBUS</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_SW4</name>
          <description>DAC Analog Routing Register 4</description>
          <addressOffset>0x40005A94</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>i_ag1</name>
              <description>Connect current output to analog global of same side</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>i_ag0</name>
              <description>Connect current output to analog global of same side</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_STROBE</name>
          <description>DAC Strobe Register</description>
          <addressOffset>0x40005A97</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>strobe_en</name>
              <description>Strobe gating control </description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STROBE_EN_0</name>
                  <description>disable strobe</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STROBE_EN_1</name>
                  <description>enable strobe</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mx_strobe</name>
              <description>Strobe source selection</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_STROBE_BUSWRITE</name>
                  <description>Select bus write strobe source</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_UDB_SRC</name>
                  <description>Select UDB strobe source</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_NC_2</name>
                  <description>NC</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_NC_3</name>
                  <description>NC</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A0_DIG</name>
                  <description>Select clk_a0_dig</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A1_DIG</name>
                  <description>Select clk_a1_dig</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A2_DIG</name>
                  <description>Select clk_a2_dig</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A3_DIG</name>
                  <description>Select clk_a3_dig</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IDAC8_D</name>
          <description>DAC Data Register</description>
          <addressOffset>0x40005B82</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>data</name>
              <description>8 DAC Data bits</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C</name>
      <description>No description available</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>XCFG</name>
          <description>I2C Extended Configuration Register</description>
          <addressOffset>0x400049C8</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>csr_clk_en</name>
              <description>This bit is used for gating system clock for the blocks core logic that is not associated with AHB interface. Clock is made available to the core logic only when this bit is set to 1 and the input pin ext_clk_en is also active. If either of them is not active, the blocks core logic does not receive the system clock.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>i2c_on</name>
              <description>This bit should be set by the user during initial block configuration if the user wants to use the I2C block as wake-up source. Only when this bit set along with other bits mentioned in the sleep mode section, the I2C wakes up system from sleep on address match.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>ready_to_sleep</name>
              <description>Once the user sets the force_nack bit, the I2C block sets this bit if I2C is not busy or it waits for ongoing transaction to be completed and then sets this bit. As long as this bit is set, the I2C block is going to nack all the transactions.Clearing force_nack bit automatically clears this bit. HW clears this bit automatically on assertion of PD (Power Down)</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>force_nack</name>
              <description>This bit must be set by the user before putting the device to sleep and wait for ready_to_sleep status bit to be set. This can be cleared by user by writing '0' and the HW clears it automatically on assertion of PD(Power Down)</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>hw_addr_en</name>
              <description>When this bit is set to a '1', hardware address compare is enabled. On an address match, an interrupt is generated, CSR register bit 3 is set, and the clock is stalled until the CPU writes a 0 into the CSR register bit 3. The address is automatically ACKed on a match. On an address mismatch,no interrupt is generated, clock is not stalled, and bit 3 in the CSR register is set. The CPU must write a 0 into the CSR register bit 3 to clear it. The address is automatically NACKed on a mismatch. You must configure the compare address in the ADR register. When this bit is set to a '0', software address compare is enabled. An interrupt is generated, the clock is stalled, and CSR register bit 3 is set when the received address byte is available in the Data register; to enable the CPU to do a firmware address compare. The clock is stalled until the CPU writes a 0 into the CSR register bit 3. The functionality of this bit is independent of the data buffering mode.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ADDR</name>
          <description>I2C Slave Adddress Register</description>
          <addressOffset>0x400049CA</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>slave_address</name>
              <description>These seven bits hold the slave's own device address. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.</description>
              <lsb>0</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CFG</name>
          <description>I2C Configuration Register</description>
          <addressOffset>0x400049D6</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>sio_select</name>
              <description>I2C Pin Select for SCL/SDA lines from SIO1/SIO2, 0 = SCL and SDA lines get their inputs from SIO1 module.sclk_str1 and sda_ack1 are driven to SIO1 module and they get asserted once device wakes up from sleep. 1 = SCL and SDA lines get their inputs from SIO2 module. sclk_str2 and sda_ack2 are driven to SIO2 module and they get asserted once device wakes up from sleep. This bit is valid only when I2C.CFG[6] is asserted.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>pselect</name>
              <description>I2C Pin Select for SCL/SDA lines from GPIO/SIO, 0 = SCL and SDA lines get their inputs from GPIO module.sclk_str0 and sda_ack0 are driven to GPIO module and they get asserted once device wakes up from sleep. 1 = SCL and SDA lines get their inputs from one of the SIO Blocks that is chosen based on the configuration of bit I2C.CFG[7]</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>bus_error_ie</name>
              <description>Bus Error Interrupt Enable 0 disabled 1 enabled. An interrupt is generated on the detection of a Bus error condition.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>stop_ie</name>
              <description>Stop Interrupt Enable 0 disabled 1 enabled. An interrupt is generated on the detection of a Stop condition.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>clock_rate</name>
              <description>0 Samples/bit is 16, 1 Samples/bit is 32</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>en_mstr</name>
              <description>Enables master mode for the device</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>en_slave</name>
              <description>Enables Slave mode for the device</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSR</name>
          <description>I2C Control and Status Register</description>
          <addressOffset>0x400049D7</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>bus_error</name>
              <description>It must be cleared by firmware by writing a '0' to the bit position. It is never cleared by the hardware. 1 a misplaced Start or Stop condition was detected. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>lost_arb</name>
              <description>This bit is set immediately on lost arbitration; however, it does not cause an interrupt. This status may be checked after the following Byte Complete interrupt. Any Start detect or a write to the Start or Restart generate bits (MCSR register), when operating in Master mode, will also clear the bit. 1 lost Arbitration. This bit is held zero if I2C_CFG.en_mstr is zero.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>stop_status</name>
              <description>It must be cleared by firmware with write of '0' to the bit position. It is never cleared by the hardware. 1 a Stop condition was detected. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>ack</name>
              <description>Acknowledge Out. Bit is automatically cleared by hardware on a Byte Complete event. 0 nack the last received byte. 1 ack the last received byte</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>address</name>
              <description>It must be cleared by firmware with write of '0' to the bit position. 1 the received byte is a slave address. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>transmit</name>
              <description>Bit is set by firmware to define the direction of the byte transfer. Any Start detect will clear the bit. 0 receive mode 1 transmit mode. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>lrb</name>
              <description>Last Received Bit. The value of the 9th bit in a Transmit sequence, which is the acknowledge bit from the receiver. Any Start detect or a write to the Start or Restart generate bits, when operating in Master mode, will also clear the bit. 0 last transmitted byte was ACK'ed by the receiver. 1 last transmitted byte was NACK'ed by the receiver. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>byte_complete</name>
              <description>Transmit/Receive Mode: 0 no completed transmit/receive since last cleared by firmware. Any Start detect or a write to the start or Restart generate bits, when operating in Master mode, will also clear the bit. Transmit mode: 1 eight bits of data have been transmitted and an ACK or NACK has been received. Receive mode: 1 eight bits of data have been received. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DATA</name>
          <description>I2C Data Register</description>
          <addressOffset>0x400049D8</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>data</name>
              <description>Read received data or write data to transmit. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CLK_DIV1</name>
          <description>I2C Clock Divide Factor Register-1</description>
          <addressOffset>0x400049DB</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>Div</name>
              <description>The configuration of this register along with that in register CLK_DIV2 defines the factor by which the SYSCLK will be divided in the I2C block. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CLK_DIV2</name>
          <description>I2C Clock Divide Factor Register-2</description>
          <addressOffset>0x400049DC</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>Div</name>
              <description>The configuration of this register along with that in register CLK_DIV1 defines the factor by whichthe SYSCLK will be divided in the I2C block. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>VDACL</name>
      <description>No description available</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>VDAC8_PM_ACT_CFG</name>
          <description>Active Power Mode Configuration Register 8</description>
          <addressOffset>0x400043A8</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_dac</name>
              <description>Enable DAC block(s). Populated subsystems are counted from the LSB</description>
              <lsb>0</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_PM_STBY_CFG</name>
          <description>Standby Power Mode Configuration Register 8</description>
          <addressOffset>0x400043B8</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_dac</name>
              <description>Enable DAC block(s). Populated subsystems are counted from the LSB</description>
              <lsb>0</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_TR</name>
          <description>VDAC8_TR</description>
          <addressOffset>0x40004609</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>tr</name>
              <description>8 Calibration bits</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_CR0</name>
          <description>DAC Block Control Register 0</description>
          <addressOffset>0x40005824</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mode</name>
              <description>Mode Bit</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC_MODE_V</name>
                  <description>voltage DAC</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_MODE_I</name>
                  <description>current DAC</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>range</name>
              <description>Ranges for mode=0 (VDAC) and mode=1 (IDAC)</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC_RANGE_0</name>
                  <description>x0=0V to 4*vref (1.024V); 0 to 31.875uA</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_RANGE_1</name>
                  <description>x1=0V to 16*vref (4.096V); 0 to 255uA</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_RANGE_2</name>
                  <description>x0=0V to 4*vref (1.024V); 0 to 2.040mA</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_RANGE_3</name>
                  <description>x1=0V to 16*vref (4.096V); not used</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hs</name>
              <description>High Speed Bit</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC_HS_LOWPOWER</name>
                  <description>regular (low power)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_HS_HIGHSPEED</name>
                  <description>high speed (higher power)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_CR1</name>
          <description>DAC Block Control Register 1</description>
          <addressOffset>0x40005825</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mx_data</name>
              <description>Select DATA source</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_DATA_REG</name>
                  <description>Select register source (DACxn_D)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_DATA_UDB</name>
                  <description>Select UDB source</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mx_idir</name>
              <description>Mux selection for DAC current direction control</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_IDIR_REG</name>
                  <description>Register source idirbit selected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_IDIR_UDB</name>
                  <description>UDB ictrl selected</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mx_ioff</name>
              <description>Mux selection for DAC current off control</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_IOFF_REG</name>
                  <description>Register source ioffbit selected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_IOFF_UDB</name>
                  <description>UDB ictrl selected</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>reset_udb_en</name>
              <description>DAC reset enable</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESET_UDB_EN_DISABLE</name>
                  <description>Disable DAC Reset Source from UDB (System reset always resets)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET_UDB_EN_ENABLE</name>
                  <description>Enable DAC Reset Source from UDB</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_SW0</name>
          <description>DAC Analog Routing Register 0</description>
          <addressOffset>0x40005A88</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>v_ag1</name>
              <description>Connect voltage output to analog global of same side</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>v_ag0</name>
              <description>Connect voltage output to analog global of same side</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_SW2</name>
          <description>DAC Analog Routing Register 2</description>
          <addressOffset>0x40005A8A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>v_abus3</name>
              <description>Connect voltage output to analog (local) bus of the same side </description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ABUS_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ABUS_CONNECTED</name>
                  <description>Connect to Analog (local) Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>v_abus1</name>
              <description>Connect voltage output to analog (local) bus of the same side </description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ABUS_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ABUS_CONNECTED</name>
                  <description>Connect to Analog (local) Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_SW3</name>
          <description>DAC Analog Routing Register 3</description>
          <addressOffset>0x40005A8B</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>iout</name>
              <description>Connect current output to pad</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IOUT_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IOUT_CONNECT</name>
                  <description>Connect to pad</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>i_amx</name>
              <description>Connect current output to Analog Mux Bus</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AMX_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AMX_CONNECTED</name>
                  <description>Connect to AMUXBUS</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>v_amx</name>
              <description>Connect voltage output to Analog Mux Bus</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AMX_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AMX_CONNECTED</name>
                  <description>Connect to AMUXBUS</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_SW4</name>
          <description>DAC Analog Routing Register 4</description>
          <addressOffset>0x40005A8C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>i_ag1</name>
              <description>Connect current output to analog global of same side</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>i_ag0</name>
              <description>Connect current output to analog global of same side</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_STROBE</name>
          <description>DAC Strobe Register</description>
          <addressOffset>0x40005A8F</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mx_strobe</name>
              <description>Strobe source selection</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_STROBE_BUSWRITE</name>
                  <description>Select bus write strobe source (Enable gater regardless of strobe_en setting)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_UDB_SRC</name>
                  <description>Select UDB strobe source</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_NC_2</name>
                  <description>NC</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_NC_3</name>
                  <description>NC</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A0_DIG</name>
                  <description>Select clk_a0_dig</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A1_DIG</name>
                  <description>Select clk_a1_dig</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A2_DIG</name>
                  <description>Select clk_a2_dig</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A3_DIG</name>
                  <description>Select clk_a3_dig</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>strobe_en</name>
              <description>Strobe gating control (See mx_strobe==3'h0)</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STROBE_EN_0</name>
                  <description>disable strobe</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STROBE_EN_1</name>
                  <description>enable strobe</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_DATA</name>
          <description>DAC Data Register</description>
          <addressOffset>0x40005B81</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>data</name>
              <description>8 DAC Data bits</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIA_1</name>
      <description>No description available</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>PM_ACT_CFG1</name>
          <description>Active Power Mode Configuration Register 1</description>
          <addressOffset>0x400043A1</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_clk_a</name>
              <description>Enables subsystems during the active power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>en_clk_a_0_</name>
                  <description>Enables clk_a 0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_1_</name>
                  <description>Enables clk_a 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_2_</name>
                  <description>Enables clk_a 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_3_</name>
                  <description>Enables clk_a 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC__PM_ACT_CFG9</name>
          <description>Active Power Mode Configuration Register 9</description>
          <addressOffset>0x400043A9</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_swcap</name>
              <description>Enables subsystems during the active power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>en_swcap_0_</name>
                  <description>Enables SC Block 0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_1_</name>
                  <description>Enables SC Block 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_2_</name>
                  <description>Enables SC Block 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_3_</name>
                  <description>Enables SC Block 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PM_STBY_CFG1</name>
          <description>Standby Power Mode Configuration Register 1</description>
          <addressOffset>0x400043B1</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_clk_a</name>
              <description>Enables subsystems during the standby power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>en_clk_a_0_</name>
                  <description>Enables clk_a 0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_1_</name>
                  <description>Enables clk_a 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_2_</name>
                  <description>Enables clk_a 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_3_</name>
                  <description>Enables clk_a 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC__PM_STBY_CFG9</name>
          <description>Standby Power Mode Configuration Register 9</description>
          <addressOffset>0x400043B9</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_swcap</name>
              <description>Enables subsystems during the standby power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>en_swcap_0_</name>
                  <description>Enables SC Block 0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_1_</name>
                  <description>Enables SC Block 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_2_</name>
                  <description>Enables SC Block 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_3_</name>
                  <description>Enables SC Block 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC_CR0</name>
          <description>Switched Capacitor Control Register 0</description>
          <addressOffset>0x40005800</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mode</name>
              <description>Configuration select for the SC block</description>
              <lsb>1</lsb>
              <msb>3</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_MODE_NAKED_OPAMP</name>
                  <description>Naked Op-Amp</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_TIA</name>
                  <description>Transimpedance Amplifier (TIA)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_CTMIXER</name>
                  <description>Continuous Time Mixer</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_NRZ_SH</name>
                  <description>Discrete Time Mixer - NRZ S/H</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_UNITY</name>
                  <description>Unity Gain Buffer</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_1ST_MOD</name>
                  <description>First Order Modulator</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_PGA</name>
                  <description>Programmable Gain Amplifier (PGA)</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_TRACKANDHOLD</name>
                  <description>Track and Hold</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dft</name>
              <description>Configuration select for the SC block</description>
              <lsb>4</lsb>
              <msb>5</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_DFT_NORMAL</name>
                  <description>Normal Operation</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DFT_VBOOST</name>
                  <description>Vboost DFT</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DFT_MODE_DEPENDENT</name>
                  <description>Mode Dependent (PGA Mode = Voltage Integrator, TIA Mode = Charge Integrator, Naked Opamp Mode = Comparator)</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DFT_RESET</name>
                  <description>DFT reset</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC_CR1</name>
          <description>Switched Capacitor Control Register 1</description>
          <addressOffset>0x40005801</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>drive</name>
              <description>Selects between current settings (I_Load (uA)) in the output buffer</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>I_LOAD_175UA</name>
                  <description>175 uA</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I_LOAD_260UA</name>
                  <description>260 uA</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I_LOAD_330UA</name>
                  <description>330 uA</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I_LOAD_400UA</name>
                  <description>400 uA</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>comp</name>
              <description>Selects between various compensation capacitor sizes</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_COMP_3P0PF</name>
                  <description>3.0pF</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_COMP_3P6PF</name>
                  <description>3.6pF</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_COMP_4P35PF</name>
                  <description>4.35pF</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_COMP_5P1PF</name>
                  <description>5.1pF</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>div2</name>
              <description>When 0, the sample clock only needs to be half the desired sample frequency for S/H Mixer mode</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_DIV2_DISABLE</name>
                  <description>no frequency division</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DIV2_ENABLE</name>
                  <description>SC CLK is divided by two</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gain</name>
              <description>Controls the ratio of the feedback cap for S/H Mixer mode and PGA mode</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GAIN_0DB</name>
                  <description>0 dB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GAIN_6DB</name>
                  <description>6 dB</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC_CR2</name>
          <description>Switched Capacitor Control Register 2</description>
          <addressOffset>0x40005802</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>bias_ctrl</name>
              <description>Toggles the bias current in the amplifier between normal and 1/2</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BIAS_1X</name>
                  <description>1x current reference reduces bandwidth to increase stability</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIAS_2X</name>
                  <description>normal operation - 2x current reference to increase bandwidth</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>r20_40b</name>
              <description>PGA Mode: input impedance (Rin), Mixer Mode: input and feedback impedance (Rmix)</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_R20_40B_40K</name>
                  <description>40kOhm</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_R20_40B_20K</name>
                  <description>20kOhm</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>redc</name>
              <description>Another stability control setting. Adjusts capactiance between amplifier output and first stage</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_REDC_00</name>
                  <description>Varies depending on mode.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_REDC_01</name>
                  <description>Varies depending on mode.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_REDC_10</name>
                  <description>Varies depending on mode.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_REDC_11</name>
                  <description>Varies depending on mode.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rval</name>
              <description>Programmable Gain Amplifier (PGA) and Transimpedance Amplifier (TIA): Feedback resistor (Rfb)</description>
              <lsb>4</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_RVAL_20</name>
                  <description>20 kOhm</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_30</name>
                  <description>30 kOhm</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_40</name>
                  <description>40 kOhm</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_80</name>
                  <description>80 kOhm</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_120</name>
                  <description>120 kOhm</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_250</name>
                  <description>250 kOhm</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_500</name>
                  <description>500 kOhm</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_1000</name>
                  <description>1 MegaOhm</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pga_gndvref</name>
              <description>Programmable Gain Amplifier Application - Ground VREF</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_PGA_GNDVREF_DIS</name>
                  <description>VREF not grounded</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_PGA_GNDVREF_EN</name>
                  <description>VREF grounded</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC__BST</name>
          <description>Switched Capacitor Boost Clock Selection Register</description>
          <addressOffset>0x40005A0C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mx_bst_clk</name>
              <description>Clock Selection</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_CLK_0</name>
                  <description>Select clk_a0 and clk_a0_dig</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_1</name>
                  <description>Select clk_a1 and clk_a1_dig</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_2</name>
                  <description>Select clk_a2 and clk_a2_dig</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_3</name>
                  <description>Select clk_a3 and clk_a3_dig</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_4</name>
                  <description>Select UDB generated clock</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_5</name>
                  <description>Reserved</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_6</name>
                  <description>Reserved</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_7</name>
                  <description>Reserved</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bst_clk_en</name>
              <description>Clock gating control</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN_0</name>
                  <description>disable clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_EN_1</name>
                  <description>enable clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC_MISC</name>
          <description>Switched Cap Miscellaneous Control Register</description>
          <addressOffset>0x40005B56</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>diff_pga_0_2</name>
              <description>Switched Cap Pair Connect for Differential Amplifier Applications</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_DIFF_PGA_DISABLED</name>
                  <description>Differential PGA pair connect disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DIFF_PGA_ENABLED</name>
                  <description>Differential PGA pair connect enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>diff_pga_1_3</name>
              <description>Switched Cap Pair Connect for Differential Amplifier Applications</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_DIFF_PGA_DISABLED</name>
                  <description>Differential PGA pair connect disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DIFF_PGA_ENABLED</name>
                  <description>Differential PGA pair connect enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sc_pump_auto</name>
              <description>Enable autopumping - if block enabled pump when low voltage detected</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>sc_pump_force</name>
              <description>Force pumping - if block enabled enable pump regardless of voltage state</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIA_2</name>
      <description>No description available</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>PM_ACT_CFG1</name>
          <description>Active Power Mode Configuration Register 1</description>
          <addressOffset>0x400043A1</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_clk_a</name>
              <description>Enables subsystems during the active power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>en_clk_a_0_</name>
                  <description>Enables clk_a 0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_1_</name>
                  <description>Enables clk_a 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_2_</name>
                  <description>Enables clk_a 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_3_</name>
                  <description>Enables clk_a 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC__PM_ACT_CFG9</name>
          <description>Active Power Mode Configuration Register 9</description>
          <addressOffset>0x400043A9</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_swcap</name>
              <description>Enables subsystems during the active power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>en_swcap_0_</name>
                  <description>Enables SC Block 0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_1_</name>
                  <description>Enables SC Block 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_2_</name>
                  <description>Enables SC Block 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_3_</name>
                  <description>Enables SC Block 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PM_STBY_CFG1</name>
          <description>Standby Power Mode Configuration Register 1</description>
          <addressOffset>0x400043B1</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_clk_a</name>
              <description>Enables subsystems during the standby power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>en_clk_a_0_</name>
                  <description>Enables clk_a 0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_1_</name>
                  <description>Enables clk_a 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_2_</name>
                  <description>Enables clk_a 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_3_</name>
                  <description>Enables clk_a 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC__PM_STBY_CFG9</name>
          <description>Standby Power Mode Configuration Register 9</description>
          <addressOffset>0x400043B9</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_swcap</name>
              <description>Enables subsystems during the standby power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>en_swcap_0_</name>
                  <description>Enables SC Block 0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_1_</name>
                  <description>Enables SC Block 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_2_</name>
                  <description>Enables SC Block 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_3_</name>
                  <description>Enables SC Block 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC_CR0</name>
          <description>Switched Capacitor Control Register 0</description>
          <addressOffset>0x40005808</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mode</name>
              <description>Configuration select for the SC block</description>
              <lsb>1</lsb>
              <msb>3</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_MODE_NAKED_OPAMP</name>
                  <description>Naked Op-Amp</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_TIA</name>
                  <description>Transimpedance Amplifier (TIA)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_CTMIXER</name>
                  <description>Continuous Time Mixer</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_NRZ_SH</name>
                  <description>Discrete Time Mixer - NRZ S/H</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_UNITY</name>
                  <description>Unity Gain Buffer</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_1ST_MOD</name>
                  <description>First Order Modulator</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_PGA</name>
                  <description>Programmable Gain Amplifier (PGA)</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_TRACKANDHOLD</name>
                  <description>Track and Hold</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dft</name>
              <description>Configuration select for the SC block</description>
              <lsb>4</lsb>
              <msb>5</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_DFT_NORMAL</name>
                  <description>Normal Operation</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DFT_VBOOST</name>
                  <description>Vboost DFT</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DFT_MODE_DEPENDENT</name>
                  <description>Mode Dependent (PGA Mode = Voltage Integrator, TIA Mode = Charge Integrator, Naked Opamp Mode = Comparator)</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DFT_RESET</name>
                  <description>DFT reset</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC_CR1</name>
          <description>Switched Capacitor Control Register 1</description>
          <addressOffset>0x40005809</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>drive</name>
              <description>Selects between current settings (I_Load (uA)) in the output buffer</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>I_LOAD_175UA</name>
                  <description>175 uA</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I_LOAD_260UA</name>
                  <description>260 uA</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I_LOAD_330UA</name>
                  <description>330 uA</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I_LOAD_400UA</name>
                  <description>400 uA</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>comp</name>
              <description>Selects between various compensation capacitor sizes</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_COMP_3P0PF</name>
                  <description>3.0pF</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_COMP_3P6PF</name>
                  <description>3.6pF</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_COMP_4P35PF</name>
                  <description>4.35pF</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_COMP_5P1PF</name>
                  <description>5.1pF</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>div2</name>
              <description>When 0, the sample clock only needs to be half the desired sample frequency for S/H Mixer mode</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_DIV2_DISABLE</name>
                  <description>no frequency division</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DIV2_ENABLE</name>
                  <description>SC CLK is divided by two</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gain</name>
              <description>Controls the ratio of the feedback cap for S/H Mixer mode and PGA mode</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GAIN_0DB</name>
                  <description>0 dB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GAIN_6DB</name>
                  <description>6 dB</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC_CR2</name>
          <description>Switched Capacitor Control Register 2</description>
          <addressOffset>0x4000580A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>bias_ctrl</name>
              <description>Toggles the bias current in the amplifier between normal and 1/2</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BIAS_1X</name>
                  <description>1x current reference reduces bandwidth to increase stability</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIAS_2X</name>
                  <description>normal operation - 2x current reference to increase bandwidth</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>r20_40b</name>
              <description>PGA Mode: input impedance (Rin), Mixer Mode: input and feedback impedance (Rmix)</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_R20_40B_40K</name>
                  <description>40kOhm</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_R20_40B_20K</name>
                  <description>20kOhm</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>redc</name>
              <description>Another stability control setting. Adjusts capactiance between amplifier output and first stage</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_REDC_00</name>
                  <description>Varies depending on mode.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_REDC_01</name>
                  <description>Varies depending on mode.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_REDC_10</name>
                  <description>Varies depending on mode.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_REDC_11</name>
                  <description>Varies depending on mode.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rval</name>
              <description>Programmable Gain Amplifier (PGA) and Transimpedance Amplifier (TIA): Feedback resistor (Rfb)</description>
              <lsb>4</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_RVAL_20</name>
                  <description>20 kOhm</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_30</name>
                  <description>30 kOhm</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_40</name>
                  <description>40 kOhm</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_80</name>
                  <description>80 kOhm</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_120</name>
                  <description>120 kOhm</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_250</name>
                  <description>250 kOhm</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_500</name>
                  <description>500 kOhm</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_1000</name>
                  <description>1 MegaOhm</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pga_gndvref</name>
              <description>Programmable Gain Amplifier Application - Ground VREF</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_PGA_GNDVREF_DIS</name>
                  <description>VREF not grounded</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_PGA_GNDVREF_EN</name>
                  <description>VREF grounded</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC__BST</name>
          <description>Switched Capacitor Boost Clock Selection Register</description>
          <addressOffset>0x40005A2C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mx_bst_clk</name>
              <description>Clock Selection</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_CLK_0</name>
                  <description>Select clk_a0 and clk_a0_dig</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_1</name>
                  <description>Select clk_a1 and clk_a1_dig</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_2</name>
                  <description>Select clk_a2 and clk_a2_dig</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_3</name>
                  <description>Select clk_a3 and clk_a3_dig</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_4</name>
                  <description>Select UDB generated clock</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_5</name>
                  <description>Reserved</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_6</name>
                  <description>Reserved</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_7</name>
                  <description>Reserved</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bst_clk_en</name>
              <description>Clock gating control</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN_0</name>
                  <description>disable clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_EN_1</name>
                  <description>enable clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC_MISC</name>
          <description>Switched Cap Miscellaneous Control Register</description>
          <addressOffset>0x40005B56</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>diff_pga_0_2</name>
              <description>Switched Cap Pair Connect for Differential Amplifier Applications</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_DIFF_PGA_DISABLED</name>
                  <description>Differential PGA pair connect disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DIFF_PGA_ENABLED</name>
                  <description>Differential PGA pair connect enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>diff_pga_1_3</name>
              <description>Switched Cap Pair Connect for Differential Amplifier Applications</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_DIFF_PGA_DISABLED</name>
                  <description>Differential PGA pair connect disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DIFF_PGA_ENABLED</name>
                  <description>Differential PGA pair connect enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sc_pump_auto</name>
              <description>Enable autopumping - if block enabled pump when low voltage detected</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>sc_pump_force</name>
              <description>Force pumping - if block enabled enable pump regardless of voltage state</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>VDACH</name>
      <description>No description available</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>VDAC8_PM_ACT_CFG</name>
          <description>Active Power Mode Configuration Register 8</description>
          <addressOffset>0x400043A8</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_dac</name>
              <description>Enable DAC block(s). Populated subsystems are counted from the LSB</description>
              <lsb>0</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_PM_STBY_CFG</name>
          <description>Standby Power Mode Configuration Register 8</description>
          <addressOffset>0x400043B8</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_dac</name>
              <description>Enable DAC block(s). Populated subsystems are counted from the LSB</description>
              <lsb>0</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_TR</name>
          <description>VDAC8_TR</description>
          <addressOffset>0x4000460B</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>tr</name>
              <description>8 Calibration bits</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_CR0</name>
          <description>DAC Block Control Register 0</description>
          <addressOffset>0x4000582C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mode</name>
              <description>Mode Bit</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC_MODE_V</name>
                  <description>voltage DAC</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_MODE_I</name>
                  <description>current DAC</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>range</name>
              <description>Ranges for mode=0 (VDAC) and mode=1 (IDAC)</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC_RANGE_0</name>
                  <description>x0=0V to 4*vref (1.024V); 0 to 31.875uA</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_RANGE_1</name>
                  <description>x1=0V to 16*vref (4.096V); 0 to 255uA</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_RANGE_2</name>
                  <description>x0=0V to 4*vref (1.024V); 0 to 2.040mA</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_RANGE_3</name>
                  <description>x1=0V to 16*vref (4.096V); not used</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hs</name>
              <description>High Speed Bit</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC_HS_LOWPOWER</name>
                  <description>regular (low power)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_HS_HIGHSPEED</name>
                  <description>high speed (higher power)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_CR1</name>
          <description>DAC Block Control Register 1</description>
          <addressOffset>0x4000582D</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mx_data</name>
              <description>Select DATA source</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_DATA_REG</name>
                  <description>Select register source (DACxn_D)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_DATA_UDB</name>
                  <description>Select UDB source</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mx_idir</name>
              <description>Mux selection for DAC current direction control</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_IDIR_REG</name>
                  <description>Register source idirbit selected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_IDIR_UDB</name>
                  <description>UDB ictrl selected</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mx_ioff</name>
              <description>Mux selection for DAC current off control</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_IOFF_REG</name>
                  <description>Register source ioffbit selected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_IOFF_UDB</name>
                  <description>UDB ictrl selected</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>reset_udb_en</name>
              <description>DAC reset enable</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESET_UDB_EN_DISABLE</name>
                  <description>Disable DAC Reset Source from UDB (System reset always resets)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET_UDB_EN_ENABLE</name>
                  <description>Enable DAC Reset Source from UDB</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_SW0</name>
          <description>DAC Analog Routing Register 0</description>
          <addressOffset>0x40005A98</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>v_ag1</name>
              <description>Connect voltage output to analog global of same side</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>v_ag0</name>
              <description>Connect voltage output to analog global of same side</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_SW2</name>
          <description>DAC Analog Routing Register 2</description>
          <addressOffset>0x40005A9A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>v_abus3</name>
              <description>Connect voltage output to analog (local) bus of the same side </description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ABUS_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ABUS_CONNECTED</name>
                  <description>Connect to Analog (local) Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>v_abus1</name>
              <description>Connect voltage output to analog (local) bus of the same side </description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ABUS_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ABUS_CONNECTED</name>
                  <description>Connect to Analog (local) Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_SW3</name>
          <description>DAC Analog Routing Register 3</description>
          <addressOffset>0x40005A9B</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>iout</name>
              <description>Connect current output to pad</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IOUT_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IOUT_CONNECT</name>
                  <description>Connect to pad</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>i_amx</name>
              <description>Connect current output to Analog Mux Bus</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AMX_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AMX_CONNECTED</name>
                  <description>Connect to AMUXBUS</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>v_amx</name>
              <description>Connect voltage output to Analog Mux Bus</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AMX_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AMX_CONNECTED</name>
                  <description>Connect to AMUXBUS</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_SW4</name>
          <description>DAC Analog Routing Register 4</description>
          <addressOffset>0x40005A9C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>i_ag1</name>
              <description>Connect current output to analog global of same side</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>i_ag0</name>
              <description>Connect current output to analog global of same side</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AG_NC</name>
                  <description>not connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AG_CONNECTED</name>
                  <description>Connect to Analog Global</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_STROBE</name>
          <description>DAC Strobe Register</description>
          <addressOffset>0x40005A9F</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mx_strobe</name>
              <description>Strobe source selection</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_STROBE_BUSWRITE</name>
                  <description>Select bus write strobe source (Enable gater regardless of strobe_en setting)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_UDB_SRC</name>
                  <description>Select UDB strobe source</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_NC_2</name>
                  <description>NC</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_NC_3</name>
                  <description>NC</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A0_DIG</name>
                  <description>Select clk_a0_dig</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A1_DIG</name>
                  <description>Select clk_a1_dig</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A2_DIG</name>
                  <description>Select clk_a2_dig</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_STROBE_CLK_A3_DIG</name>
                  <description>Select clk_a3_dig</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>strobe_en</name>
              <description>Strobe gating control (See mx_strobe==3'h0)</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STROBE_EN_0</name>
                  <description>disable strobe</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STROBE_EN_1</name>
                  <description>enable strobe</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDAC8_DATA</name>
          <description>DAC Data Register</description>
          <addressOffset>0x40005B83</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>data</name>
              <description>8 DAC Data bits</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>ADC_SAR_1</name>
      <description>SAR ADC</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SAR_TR0</name>
          <description>SAR trim register</description>
          <addressOffset>0x40004616</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR0</name>
          <description>SAR status and control register 0</description>
          <addressOffset>0x40005908</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR1</name>
          <description>SAR status and control register 1</description>
          <addressOffset>0x40005909</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR2</name>
          <description>SAR status and control register 2</description>
          <addressOffset>0x4000590A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR3</name>
          <description>SAR status and control register 3</description>
          <addressOffset>0x4000590B</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR4</name>
          <description>SAR status and control register 4</description>
          <addressOffset>0x4000590C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR5</name>
          <description>SAR status and control register 5</description>
          <addressOffset>0x4000590D</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR6</name>
          <description>SAR status and control register 6</description>
          <addressOffset>0x4000590E</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW0</name>
          <description>SAR Analog Routing Register 0</description>
          <addressOffset>0x40005B28</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW2</name>
          <description>SAR Analog Routing Register 2</description>
          <addressOffset>0x40005B2A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW3</name>
          <description>SAR Analog Routing Register 3</description>
          <addressOffset>0x40005B2B</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW4</name>
          <description>SAR Analog Routing Register 4</description>
          <addressOffset>0x40005B2C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW6</name>
          <description>SAR Analog Routing Register 6</description>
          <addressOffset>0x40005B2E</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CLK</name>
          <description>SAR Clock Selection Register</description>
          <addressOffset>0x40005B2F</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_WRK</name>
          <description>SAR working register</description>
          <addressOffset>0x40005BA2</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>