# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 107 \
    name this_buff_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename this_buff_0 \
    op interface \
    ports { this_buff_0_address0 { O 11 vector } this_buff_0_ce0 { O 1 bit } this_buff_0_q0 { I 16 vector } this_buff_0_address1 { O 11 vector } this_buff_0_ce1 { O 1 bit } this_buff_0_we1 { O 1 bit } this_buff_0_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'this_buff_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 108 \
    name this_buff_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename this_buff_1 \
    op interface \
    ports { this_buff_1_address0 { O 11 vector } this_buff_1_ce0 { O 1 bit } this_buff_1_q0 { I 16 vector } this_buff_1_address1 { O 11 vector } this_buff_1_ce1 { O 1 bit } this_buff_1_we1 { O 1 bit } this_buff_1_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'this_buff_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 109 \
    name this_buff_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename this_buff_2 \
    op interface \
    ports { this_buff_2_address0 { O 11 vector } this_buff_2_ce0 { O 1 bit } this_buff_2_q0 { I 16 vector } this_buff_2_address1 { O 11 vector } this_buff_2_ce1 { O 1 bit } this_buff_2_we1 { O 1 bit } this_buff_2_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'this_buff_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 110 \
    name this_buff_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename this_buff_3 \
    op interface \
    ports { this_buff_3_address0 { O 11 vector } this_buff_3_ce0 { O 1 bit } this_buff_3_q0 { I 16 vector } this_buff_3_address1 { O 11 vector } this_buff_3_ce1 { O 1 bit } this_buff_3_we1 { O 1 bit } this_buff_3_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'this_buff_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 111 \
    name this_buff_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename this_buff_4 \
    op interface \
    ports { this_buff_4_address0 { O 11 vector } this_buff_4_ce0 { O 1 bit } this_buff_4_q0 { I 16 vector } this_buff_4_address1 { O 11 vector } this_buff_4_ce1 { O 1 bit } this_buff_4_we1 { O 1 bit } this_buff_4_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'this_buff_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 112 \
    name this_buff_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename this_buff_5 \
    op interface \
    ports { this_buff_5_address0 { O 11 vector } this_buff_5_ce0 { O 1 bit } this_buff_5_q0 { I 16 vector } this_buff_5_address1 { O 11 vector } this_buff_5_ce1 { O 1 bit } this_buff_5_we1 { O 1 bit } this_buff_5_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'this_buff_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 113 \
    name this_buff_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename this_buff_6 \
    op interface \
    ports { this_buff_6_address0 { O 11 vector } this_buff_6_ce0 { O 1 bit } this_buff_6_q0 { I 16 vector } this_buff_6_address1 { O 11 vector } this_buff_6_ce1 { O 1 bit } this_buff_6_we1 { O 1 bit } this_buff_6_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'this_buff_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 114 \
    name this_buff_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename this_buff_7 \
    op interface \
    ports { this_buff_7_address0 { O 11 vector } this_buff_7_ce0 { O 1 bit } this_buff_7_q0 { I 16 vector } this_buff_7_address1 { O 11 vector } this_buff_7_ce1 { O 1 bit } this_buff_7_we1 { O 1 bit } this_buff_7_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'this_buff_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name p_read5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read5 \
    op interface \
    ports { p_read5 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name InImg_data156 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_InImg_data156 \
    op interface \
    ports { InImg_data156_dout { I 16 vector } InImg_data156_num_data_valid { I 3 vector } InImg_data156_fifo_cap { I 3 vector } InImg_data156_empty_n { I 1 bit } InImg_data156_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name p_read14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read14 \
    op interface \
    ports { p_read14 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name LEF_Img_data157 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_LEF_Img_data157 \
    op interface \
    ports { LEF_Img_data157_din { O 16 vector } LEF_Img_data157_num_data_valid { I 3 vector } LEF_Img_data157_fifo_cap { I 3 vector } LEF_Img_data157_full_n { I 1 bit } LEF_Img_data157_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name SEF_Img_data158 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SEF_Img_data158 \
    op interface \
    ports { SEF_Img_data158_din { O 16 vector } SEF_Img_data158_num_data_valid { I 3 vector } SEF_Img_data158_fifo_cap { I 3 vector } SEF_Img_data158_full_n { I 1 bit } SEF_Img_data158_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


