 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:28:35 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_b[23] (input port clocked by clk)
  Endpoint: mac_out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  in_b[23] (in)                           0.000      0.000 f
  U446/ZN (OR2_X2)                        0.066      0.066 f
  U457/ZN (OAI21_X1)                      0.045      0.111 r
  U657/ZN (OAI211_X1)                     0.037      0.148 f
  U658/ZN (INV_X1)                        0.036      0.184 r
  U677/ZN (NAND4_X1)                      0.046      0.230 f
  U471/ZN (AND4_X2)                       0.057      0.287 f
  U738/ZN (INV_X1)                        0.056      0.343 r
  U760/ZN (OAI21_X1)                      0.041      0.384 f
  U543/ZN (AND2_X1)                       0.047      0.431 f
  U484/ZN (NOR2_X1)                       0.050      0.482 r
  U584/ZN (AND2_X1)                       0.047      0.528 r
  U592/ZN (OAI211_X1)                     0.042      0.570 f
  U586/ZN (NAND4_X1)                      0.039      0.610 r
  U580/Z (BUF_X1)                         0.061      0.671 r
  U791/Z (MUX2_X1)                        0.097      0.768 f
  U574/ZN (NAND2_X1)                      0.054      0.822 r
  U800/ZN (AND2_X1)                       0.053      0.875 r
  U802/ZN (XNOR2_X1)                      0.066      0.941 r
  U803/ZN (INV_X1)                        0.036      0.977 f
  U878/ZN (NOR2_X1)                       0.060      1.037 r
  U404/Z (BUF_X1)                         0.070      1.107 r
  U1091/ZN (INV_X1)                       0.034      1.141 f
  U1108/ZN (OR2_X1)                       0.056      1.197 f
  U1111/ZN (AND4_X1)                      0.048      1.245 f
  U1120/ZN (OAI21_X1)                     0.062      1.307 r
  U1122/ZN (NOR2_X1)                      0.037      1.344 f
  U1123/ZN (NOR2_X1)                      0.050      1.393 r
  U1127/ZN (AOI21_X1)                     0.037      1.430 f
  U1134/ZN (OAI21_X1)                     0.061      1.491 r
  U1187/ZN (AOI21_X1)                     0.042      1.533 f
  U1252/ZN (OAI21_X1)                     0.060      1.593 r
  U564/ZN (INV_X1)                        0.031      1.623 f
  U379/ZN (OR2_X2)                        0.060      1.684 f
  U585/Z (BUF_X2)                         0.064      1.748 f
  U1347/ZN (OAI21_X1)                     0.052      1.800 r
  mac_out[0] (out)                        0.002      1.802 r
  data arrival time                                  1.802

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.802
  -----------------------------------------------------------
  slack (VIOLATED)                                  -1.802


1
