Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Feb 09 00:00:47 2016
| Host         : DESKTOP-SG5D71V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cmpy_complex_top_timing_summary_routed.rpt -rpx cmpy_complex_top_timing_summary_routed.rpx
| Design       : cmpy_complex_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 106 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.231        0.000                      0                 5429        0.013        0.000                      0                 5429        4.020        0.000                       0                  2525  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.231        0.000                      0                 5429        0.013        0.000                      0                 5429        4.020        0.000                       0                  2525  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 4.808ns (62.459%)  route 2.890ns (37.541%))
  Logic Levels:           22  (CARRY4=19 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.670     1.670    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X34Y49         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.478     2.148 f  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/Q
                         net (fo=1, routed)           0.732     2.880    cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069[4]
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.295     3.175 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72/O
                         net (fo=1, routed)           0.000     3.175    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.688 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     3.688    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.805 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.805    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.922 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.922    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.039 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.039    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.156 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.156    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.273 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.273    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.390 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.390    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.507 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.507    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.624 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.624    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.741 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.741    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.858 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.858    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.975 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.975    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.092 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.092    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.311 f  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.566     5.877    cmpy_complex_top_Loop_2_proc_U0/tmp_1065_fu_547_p4[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I2_O)        0.295     6.172 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3/O
                         net (fo=1, routed)           0.707     6.879    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.474 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.474    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.591    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]_i_2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.825 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.825    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[16]_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.148 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[18]_i_4/O[1]
                         net (fo=1, routed)           0.885     9.033    cmpy_complex_top_Loop_2_proc_U0/neg_ti_fu_567_p2[18]
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.335     9.368 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[18]_i_2/O
                         net (fo=1, routed)           0.000     9.368    cmpy_complex_top_Loop_2_proc_U0/tmp_145_fu_577_p3[18]
    SLICE_X30Y67         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.516    11.516    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X30Y67         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[18]/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.035    11.481    
    SLICE_X30Y67         FDRE (Setup_fdre_C_D)        0.118    11.599    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[18]
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 4.560ns (59.867%)  route 3.057ns (40.133%))
  Logic Levels:           20  (CARRY4=17 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.670     1.670    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X34Y49         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.478     2.148 f  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/Q
                         net (fo=1, routed)           0.732     2.880    cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069[4]
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.295     3.175 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72/O
                         net (fo=1, routed)           0.000     3.175    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.688 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     3.688    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.805 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.805    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.922 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.922    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.039 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.039    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.156 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.156    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.273 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.273    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.390 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.390    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.507 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.507    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.624 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.624    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.741 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.741    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.858 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.858    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.975 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.975    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.092 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.092    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.311 f  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.566     5.877    cmpy_complex_top_Loop_2_proc_U0/tmp_1065_fu_547_p4[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I2_O)        0.295     6.172 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3/O
                         net (fo=1, routed)           0.707     6.879    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.474 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.474    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.591    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.906 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]_i_2/O[3]
                         net (fo=1, routed)           1.052     8.958    cmpy_complex_top_Loop_2_proc_U0/neg_ti_fu_567_p2[12]
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.329     9.287 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[12]_i_1/O
                         net (fo=1, routed)           0.000     9.287    cmpy_complex_top_Loop_2_proc_U0/tmp_145_fu_577_p3[12]
    SLICE_X30Y67         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.516    11.516    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X30Y67         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.035    11.481    
    SLICE_X30Y67         FDRE (Setup_fdre_C_D)        0.118    11.599    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 4.341ns (57.707%)  route 3.181ns (42.293%))
  Logic Levels:           19  (CARRY4=16 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.670     1.670    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X34Y49         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.478     2.148 f  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/Q
                         net (fo=1, routed)           0.732     2.880    cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069[4]
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.295     3.175 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72/O
                         net (fo=1, routed)           0.000     3.175    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.688 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     3.688    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.805 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.805    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.922 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.922    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.039 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.039    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.156 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.156    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.273 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.273    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.390 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.390    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.507 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.507    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.624 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.624    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.741 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.741    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.858 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.858    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.975 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.975    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.092 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.092    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.311 f  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.566     5.877    cmpy_complex_top_Loop_2_proc_U0/tmp_1065_fu_547_p4[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I2_O)        0.295     6.172 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3/O
                         net (fo=1, routed)           0.707     6.879    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.474 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.474    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.693 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2/O[0]
                         net (fo=1, routed)           1.176     8.869    cmpy_complex_top_Loop_2_proc_U0/neg_ti_fu_567_p2[5]
    SLICE_X31Y62         LUT3 (Prop_lut3_I1_O)        0.323     9.192 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[5]_i_1/O
                         net (fo=1, routed)           0.000     9.192    cmpy_complex_top_Loop_2_proc_U0/tmp_145_fu_577_p3[5]
    SLICE_X31Y62         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.520    11.520    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X31Y62         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[5]/C
                         clock pessimism              0.000    11.520    
                         clock uncertainty           -0.035    11.485    
    SLICE_X31Y62         FDRE (Setup_fdre_C_D)        0.075    11.560    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[5]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 4.573ns (61.855%)  route 2.820ns (38.145%))
  Logic Levels:           21  (CARRY4=18 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.670     1.670    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X34Y49         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.478     2.148 f  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/Q
                         net (fo=1, routed)           0.732     2.880    cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069[4]
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.295     3.175 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72/O
                         net (fo=1, routed)           0.000     3.175    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.688 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     3.688    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.805 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.805    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.922 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.922    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.039 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.039    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.156 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.156    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.273 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.273    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.390 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.390    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.507 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.507    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.624 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.624    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.741 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.741    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.858 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.858    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.975 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.975    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.092 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.092    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.311 f  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.566     5.877    cmpy_complex_top_Loop_2_proc_U0/tmp_1065_fu_547_p4[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I2_O)        0.295     6.172 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3/O
                         net (fo=1, routed)           0.707     6.879    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.474 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.474    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.591    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]_i_2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.947 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.815     8.762    cmpy_complex_top_Loop_2_proc_U0/neg_ti_fu_567_p2[15]
    SLICE_X31Y68         LUT3 (Prop_lut3_I1_O)        0.301     9.063 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[15]_i_1/O
                         net (fo=1, routed)           0.000     9.063    cmpy_complex_top_Loop_2_proc_U0/tmp_145_fu_577_p3[15]
    SLICE_X31Y68         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.514    11.514    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X31Y68         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[15]/C
                         clock pessimism              0.000    11.514    
                         clock uncertainty           -0.035    11.479    
    SLICE_X31Y68         FDRE (Setup_fdre_C_D)        0.029    11.508    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[15]
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 4.367ns (59.106%)  route 3.021ns (40.894%))
  Logic Levels:           19  (CARRY4=16 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.670     1.670    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X34Y49         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.478     2.148 f  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/Q
                         net (fo=1, routed)           0.732     2.880    cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069[4]
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.295     3.175 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72/O
                         net (fo=1, routed)           0.000     3.175    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.688 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     3.688    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.805 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.805    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.922 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.922    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.039 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.039    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.156 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.156    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.273 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.273    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.390 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.390    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.507 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.507    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.624 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.624    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.741 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.741    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.858 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.858    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.975 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.975    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.092 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.092    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.311 f  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.566     5.877    cmpy_complex_top_Loop_2_proc_U0/tmp_1065_fu_547_p4[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I2_O)        0.295     6.172 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3/O
                         net (fo=1, routed)           0.707     6.879    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.474 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.474    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.713 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.016     8.729    cmpy_complex_top_Loop_2_proc_U0/neg_ti_fu_567_p2[7]
    SLICE_X31Y62         LUT3 (Prop_lut3_I1_O)        0.329     9.058 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[7]_i_1/O
                         net (fo=1, routed)           0.000     9.058    cmpy_complex_top_Loop_2_proc_U0/tmp_145_fu_577_p3[7]
    SLICE_X31Y62         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.520    11.520    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X31Y62         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[7]/C
                         clock pessimism              0.000    11.520    
                         clock uncertainty           -0.035    11.485    
    SLICE_X31Y62         FDRE (Setup_fdre_C_D)        0.075    11.560    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[7]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 4.655ns (63.704%)  route 2.652ns (36.296%))
  Logic Levels:           21  (CARRY4=18 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.670     1.670    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X34Y49         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.478     2.148 f  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/Q
                         net (fo=1, routed)           0.732     2.880    cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069[4]
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.295     3.175 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72/O
                         net (fo=1, routed)           0.000     3.175    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.688 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     3.688    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.805 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.805    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.922 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.922    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.039 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.039    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.156 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.156    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.273 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.273    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.390 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.390    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.507 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.507    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.624 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.624    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.741 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.741    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.858 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.858    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.975 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.975    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.092 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.092    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.311 f  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.566     5.877    cmpy_complex_top_Loop_2_proc_U0/tmp_1065_fu_547_p4[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I2_O)        0.295     6.172 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3/O
                         net (fo=1, routed)           0.707     6.879    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.474 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.474    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.591    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]_i_2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.023 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.647     8.670    cmpy_complex_top_Loop_2_proc_U0/neg_ti_fu_567_p2[16]
    SLICE_X31Y68         LUT3 (Prop_lut3_I1_O)        0.307     8.977 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[16]_i_1/O
                         net (fo=1, routed)           0.000     8.977    cmpy_complex_top_Loop_2_proc_U0/tmp_145_fu_577_p3[16]
    SLICE_X31Y68         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.514    11.514    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X31Y68         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[16]/C
                         clock pessimism              0.000    11.514    
                         clock uncertainty           -0.035    11.479    
    SLICE_X31Y68         FDRE (Setup_fdre_C_D)        0.031    11.510    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[16]
  -------------------------------------------------------------------
                         required time                         11.510    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 4.662ns (63.629%)  route 2.665ns (36.371%))
  Logic Levels:           21  (CARRY4=18 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.670     1.670    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X34Y49         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.478     2.148 f  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/Q
                         net (fo=1, routed)           0.732     2.880    cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069[4]
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.295     3.175 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72/O
                         net (fo=1, routed)           0.000     3.175    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.688 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     3.688    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.805 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.805    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.922 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.922    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.039 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.039    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.156 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.156    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.273 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.273    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.390 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.390    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.507 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.507    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.624 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.624    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.741 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.741    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.858 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.858    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.975 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.975    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.092 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.092    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.311 f  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.566     5.877    cmpy_complex_top_Loop_2_proc_U0/tmp_1065_fu_547_p4[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I2_O)        0.295     6.172 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3/O
                         net (fo=1, routed)           0.707     6.879    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.474 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.474    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.591    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]_i_2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.031 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.660     8.691    cmpy_complex_top_Loop_2_proc_U0/neg_ti_fu_567_p2[14]
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.306     8.997 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[14]_i_1/O
                         net (fo=1, routed)           0.000     8.997    cmpy_complex_top_Loop_2_proc_U0/tmp_145_fu_577_p3[14]
    SLICE_X30Y67         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.516    11.516    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X30Y67         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[14]/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.035    11.481    
    SLICE_X30Y67         FDRE (Setup_fdre_C_D)        0.079    11.560    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[14]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.352ns  (logic 4.168ns (56.689%)  route 3.184ns (43.311%))
  Logic Levels:           18  (CARRY4=15 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.670     1.670    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X34Y49         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.478     2.148 f  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/Q
                         net (fo=1, routed)           0.732     2.880    cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069[4]
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.295     3.175 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72/O
                         net (fo=1, routed)           0.000     3.175    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.688 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     3.688    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.805 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.805    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.922 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.922    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.039 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.039    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.156 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.156    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.273 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.273    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.390 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.390    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.507 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.507    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.624 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.624    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.741 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.741    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.858 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.858    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.975 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.975    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.092 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.092    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.311 f  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.566     5.877    cmpy_complex_top_Loop_2_proc_U0/tmp_1065_fu_547_p4[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I2_O)        0.295     6.172 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3/O
                         net (fo=1, routed)           0.707     6.879    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     7.509 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2/O[1]
                         net (fo=1, routed)           1.179     8.688    cmpy_complex_top_Loop_2_proc_U0/neg_ti_fu_567_p2[2]
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.334     9.022 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[2]_i_1/O
                         net (fo=1, routed)           0.000     9.022    cmpy_complex_top_Loop_2_proc_U0/tmp_145_fu_577_p3[2]
    SLICE_X30Y64         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.519    11.519    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X30Y64         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[2]/C
                         clock pessimism              0.000    11.519    
                         clock uncertainty           -0.035    11.484    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.118    11.602    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[2]
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 4.447ns (60.601%)  route 2.891ns (39.399%))
  Logic Levels:           19  (CARRY4=16 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.670     1.670    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X34Y49         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.478     2.148 f  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/Q
                         net (fo=1, routed)           0.732     2.880    cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069[4]
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.295     3.175 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72/O
                         net (fo=1, routed)           0.000     3.175    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.688 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     3.688    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.805 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.805    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.922 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.922    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.039 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.039    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.156 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.156    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.273 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.273    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.390 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.390    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.507 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.507    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.624 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.624    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.741 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.741    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.858 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.858    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.975 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.975    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.092 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.092    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.311 f  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.566     5.877    cmpy_complex_top_Loop_2_proc_U0/tmp_1065_fu_547_p4[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I2_O)        0.295     6.172 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3/O
                         net (fo=1, routed)           0.707     6.879    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.474 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.474    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.789 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.886     8.675    cmpy_complex_top_Loop_2_proc_U0/neg_ti_fu_567_p2[8]
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.333     9.008 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[8]_i_1/O
                         net (fo=1, routed)           0.000     9.008    cmpy_complex_top_Loop_2_proc_U0/tmp_145_fu_577_p3[8]
    SLICE_X30Y67         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.516    11.516    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X30Y67         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.035    11.481    
    SLICE_X30Y67         FDRE (Setup_fdre_C_D)        0.118    11.599    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 4.658ns (63.892%)  route 2.632ns (36.108%))
  Logic Levels:           22  (CARRY4=19 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.670     1.670    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X34Y49         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.478     2.148 f  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/Q
                         net (fo=1, routed)           0.732     2.880    cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069[4]
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.295     3.175 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72/O
                         net (fo=1, routed)           0.000     3.175    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.688 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     3.688    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.805 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.805    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.922 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.922    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.039 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.039    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.156 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.156    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.273 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.273    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.390 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.390    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.507 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.507    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.624 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.624    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.741 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.741    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.858 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.858    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.975 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.975    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.092 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.092    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.311 f  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.566     5.877    cmpy_complex_top_Loop_2_proc_U0/tmp_1065_fu_547_p4[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I2_O)        0.295     6.172 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3/O
                         net (fo=1, routed)           0.707     6.879    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.474 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.474    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.591    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]_i_2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.825 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.825    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[16]_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.044 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[18]_i_4/O[0]
                         net (fo=1, routed)           0.627     8.671    cmpy_complex_top_Loop_2_proc_U0/neg_ti_fu_567_p2[17]
    SLICE_X31Y68         LUT3 (Prop_lut3_I1_O)        0.289     8.960 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[17]_i_1/O
                         net (fo=1, routed)           0.000     8.960    cmpy_complex_top_Loop_2_proc_U0/tmp_145_fu_577_p3[17]
    SLICE_X31Y68         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.514    11.514    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X31Y68         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[17]/C
                         clock pessimism              0.000    11.514    
                         clock uncertainty           -0.035    11.479    
    SLICE_X31Y68         FDRE (Setup_fdre_C_D)        0.075    11.554    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[17]
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  2.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.126ns (43.204%)  route 0.166ns (56.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.647     0.647    cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     0.773 r  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg/P[2]
                         net (fo=1, routed)           0.166     0.938    cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg_n_103
    SLICE_X34Y49         SRL16E                                       r  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.831     0.831    cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/ap_clk
    SLICE_X34Y49         SRL16E                                       r  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[2]_srl4/CLK
                         clock pessimism              0.000     0.831    
    SLICE_X34Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.925    cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[2]_srl4
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cmpy_complex_top_Loop_1_proc143_U0/ap_reg_ppstg_i_i_i_reg_90_pp0_it1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_1_proc143_U0/ap_reg_ppstg_i_i_i_reg_90_pp0_it10_reg[7]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.555     0.555    cmpy_complex_top_Loop_1_proc143_U0/ap_clk
    SLICE_X47Y56         FDRE                                         r  cmpy_complex_top_Loop_1_proc143_U0/ap_reg_ppstg_i_i_i_reg_90_pp0_it1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  cmpy_complex_top_Loop_1_proc143_U0/ap_reg_ppstg_i_i_i_reg_90_pp0_it1_reg[7]/Q
                         net (fo=1, routed)           0.118     0.814    cmpy_complex_top_Loop_1_proc143_U0/ap_reg_ppstg_i_i_i_reg_90_pp0_it1[7]
    SLICE_X42Y56         SRL16E                                       r  cmpy_complex_top_Loop_1_proc143_U0/ap_reg_ppstg_i_i_i_reg_90_pp0_it10_reg[7]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.824     0.824    cmpy_complex_top_Loop_1_proc143_U0/ap_clk
    SLICE_X42Y56         SRL16E                                       r  cmpy_complex_top_Loop_1_proc143_U0/ap_reg_ppstg_i_i_i_reg_90_pp0_it10_reg[7]_srl9/CLK
                         clock pessimism             -0.235     0.589    
    SLICE_X42Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.772    cmpy_complex_top_Loop_1_proc143_U0/ap_reg_ppstg_i_i_i_reg_90_pp0_it10_reg[7]_srl9
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cmpy_complex_top_Loop_1_proc143_U0/tmp_1980_i_i_reg_148_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.114%)  route 0.255ns (60.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.562     0.562    cmpy_complex_top_Loop_1_proc143_U0/ap_clk
    SLICE_X42Y49         FDRE                                         r  cmpy_complex_top_Loop_1_proc143_U0/tmp_1980_i_i_reg_148_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  cmpy_complex_top_Loop_1_proc143_U0/tmp_1980_i_i_reg_148_reg[7]/Q
                         net (fo=1, routed)           0.255     0.981    refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/d0[2]
    RAMB36_X2Y9          RAMB36E1                                     r  refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.873     0.873    refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.935    refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/rev3_reg_9007_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/ap_reg_ppstg_rev3_reg_9007_pp0_it4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.017%)  route 0.230ns (61.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.591     0.591    cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/ap_clk
    SLICE_X25Y47         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/rev3_reg_9007_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/rev3_reg_9007_reg[0]/Q
                         net (fo=2, routed)           0.230     0.962    cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/rev3_reg_9007
    SLICE_X27Y51         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/ap_reg_ppstg_rev3_reg_9007_pp0_it4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.844     0.844    cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/ap_clk
    SLICE_X27Y51         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/ap_reg_ppstg_rev3_reg_9007_pp0_it4_reg[0]/C
                         clock pessimism              0.000     0.844    
    SLICE_X27Y51         FDRE (Hold_fdre_C_D)         0.070     0.914    cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/ap_reg_ppstg_rev3_reg_9007_pp0_it4_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.126ns (35.922%)  route 0.225ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.647     0.647    cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     0.773 r  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg/P[4]
                         net (fo=1, routed)           0.225     0.997    cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg_n_101
    SLICE_X34Y49         SRL16E                                       r  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.831     0.831    cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/ap_clk
    SLICE_X34Y49         SRL16E                                       r  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[4]_srl4/CLK
                         clock pessimism              0.000     0.831    
    SLICE_X34Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.948    cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[4]_srl4
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cmpy_complex_top_Loop_1_proc143_U0/tmp_1980_i_i_reg_148_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.928%)  route 0.257ns (61.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.556     0.556    cmpy_complex_top_Loop_1_proc143_U0/ap_clk
    SLICE_X42Y50         FDRE                                         r  cmpy_complex_top_Loop_1_proc143_U0/tmp_1980_i_i_reg_148_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  cmpy_complex_top_Loop_1_proc143_U0/tmp_1980_i_i_reg_148_reg[13]/Q
                         net (fo=1, routed)           0.257     0.977    refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/d0[8]
    RAMB36_X2Y10         RAMB36E1                                     r  refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.866     0.866    refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.235     0.631    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.927    refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cmpy_complex_top_Loop_1_proc143_U0/tmp_1980_i_i_reg_148_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.928%)  route 0.257ns (61.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.556     0.556    cmpy_complex_top_Loop_1_proc143_U0/ap_clk
    SLICE_X42Y50         FDRE                                         r  cmpy_complex_top_Loop_1_proc143_U0/tmp_1980_i_i_reg_148_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  cmpy_complex_top_Loop_1_proc143_U0/tmp_1980_i_i_reg_148_reg[15]/Q
                         net (fo=1, routed)           0.257     0.977    refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/d0[10]
    RAMB36_X2Y10         RAMB36E1                                     r  refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.866     0.866    refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.235     0.631    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.927    refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cmpy_complex_top_Loop_1_proc143_U0/tmp_1980_i_i_reg_148_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.812%)  route 0.259ns (61.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.556     0.556    cmpy_complex_top_Loop_1_proc143_U0/ap_clk
    SLICE_X42Y50         FDRE                                         r  cmpy_complex_top_Loop_1_proc143_U0/tmp_1980_i_i_reg_148_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  cmpy_complex_top_Loop_1_proc143_U0/tmp_1980_i_i_reg_148_reg[11]/Q
                         net (fo=1, routed)           0.259     0.979    refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/d0[6]
    RAMB36_X2Y10         RAMB36E1                                     r  refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.866     0.866    refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.235     0.631    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.927    refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/ap_reg_ppstg_p_2_i_reg_1028_pp0_it8_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.164ns (30.163%)  route 0.380ns (69.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.563     0.563    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X32Y44         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/ap_reg_ppstg_p_2_i_reg_1028_pp0_it8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  cmpy_complex_top_Loop_2_proc_U0/ap_reg_ppstg_p_2_i_reg_1028_pp0_it8_reg[3]/Q
                         net (fo=3, routed)           0.380     1.107    refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/addr1[4]
    RAMB36_X2Y10         RAMB36E1                                     r  refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.867     0.867    refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000     0.867    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.050    refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_33_reg_8343_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_781_reg_8708_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.287ns (67.581%)  route 0.138ns (32.419%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.555     0.555    cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/ap_clk
    SLICE_X49Y50         FDRE                                         r  cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_33_reg_8343_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_33_reg_8343_reg[0]/Q
                         net (fo=4, routed)           0.138     0.834    cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_33_reg_8343
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.980 r  cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_779_reg_8698_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.980    cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_779_reg_8698_reg[0]_i_1_n_5
    SLICE_X51Y50         FDRE                                         r  cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_781_reg_8708_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.821     0.821    cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/ap_clk
    SLICE_X51Y50         FDRE                                         r  cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_781_reg_8708_reg[0]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     0.921    cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_781_reg_8708_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y21   cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y18   cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_mul_10s_18s_28_1_U14/cmpy_complex_top_mul_mul_10s_18s_28_1_DSP48_0_U/p/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y22   cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y23   cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff2_reg__0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y49  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y53  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y53  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y53  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y53  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y56  cmpy_complex_top_Loop_1_proc143_U0/ap_reg_ppstg_i_i_i_reg_90_pp0_it10_reg[0]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y56  cmpy_complex_top_Loop_1_proc143_U0/ap_reg_ppstg_i_i_i_reg_90_pp0_it10_reg[1]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y56  cmpy_complex_top_Loop_1_proc143_U0/ap_reg_ppstg_i_i_i_reg_90_pp0_it10_reg[2]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y53  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y53  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[15]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y60  cmpy_complex_top_Loop_2_proc_U0/ap_reg_ppstg_tmp_18_i_reg_989_pp0_it8_reg[0]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y49  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y49  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y53  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y53  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y53  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y53  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y53  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y53  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y53  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[13]_srl4/CLK



