Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date              : Mon Dec 22 23:28:48 2025
| Host              : DESKTOP-DI4989O running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/keccak_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (109)
6. checking no_output_delay (105)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (109)
--------------------------------
 There are 109 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (105)
---------------------------------
 There are 105 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.768        0.000                      0                24407        0.109        0.000                      0                24407        2.225        0.000                       0                 12227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.768        0.000                      0                24407        0.109        0.000                      0                24407        2.225        0.000                       0                 12227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/output_remaining_1_fu_176_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/output_remaining_1_fu_176_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 1.195ns (53.636%)  route 1.033ns (46.364%))
  Logic Levels:           8  (CARRY8=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 5.030 - 5.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12226, unset)        0.043     0.043    bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/output_remaining_1_fu_176_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     0.156 r  bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/output_remaining_1_fu_176_reg[4]/Q
                         net (fo=10, unplaced)        0.187     0.343    bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103_output_remaining_1_out[4]
                         LUT2 (Prop_LUT2_I1_O)        0.095     0.438 r  bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/icmp_ln315_reg_714[0]_i_23/O
                         net (fo=1, unplaced)         0.276     0.714    bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/icmp_ln315_reg_714[0]_i_23_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.204     0.918 r  bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/icmp_ln315_reg_714_reg[0]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     0.924    bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/icmp_ln315_reg_714_reg[0]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[6])
                                                      0.128     1.052 r  bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/icmp_ln315_reg_714_reg[0]_i_1/CO[6]
                         net (fo=97, unplaced)        0.236     1.288    bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/flow_control_loop_pipe_sequential_init_U/p_0_in
                         LUT4 (Prop_LUT4_I1_O)        0.095     1.383 r  bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/flow_control_loop_pipe_sequential_init_U/output_remaining_1_fu_176[7]_i_10/O
                         net (fo=1, unplaced)         0.276     1.659    bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/flow_control_loop_pipe_sequential_init_U/output_remaining_1_fu_176[7]_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.243     1.902 r  bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/flow_control_loop_pipe_sequential_init_U/output_remaining_1_fu_176_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     1.908    bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/flow_control_loop_pipe_sequential_init_U/output_remaining_1_fu_176_reg[7]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     1.981 r  bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/flow_control_loop_pipe_sequential_init_U/output_remaining_1_fu_176_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     1.987    bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/flow_control_loop_pipe_sequential_init_U/output_remaining_1_fu_176_reg[15]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     2.060 r  bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/flow_control_loop_pipe_sequential_init_U/output_remaining_1_fu_176_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     2.066    bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/flow_control_loop_pipe_sequential_init_U/output_remaining_1_fu_176_reg[23]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.171     2.237 r  bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/flow_control_loop_pipe_sequential_init_U/output_remaining_1_fu_176_reg[31]_i_2/O[7]
                         net (fo=1, unplaced)         0.034     2.271    bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/flow_control_loop_pipe_sequential_init_U_n_7
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/output_remaining_1_fu_176_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12226, unset)        0.030     5.030    bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/output_remaining_1_fu_176_reg[31]/C
                         clock pessimism              0.000     5.030    
                         clock uncertainty           -0.035     4.995    
                         FDRE (Setup_FDRE_C_D)        0.044     5.039    bd_0_i/hls_inst/U0/grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103/output_remaining_1_fu_176_reg[31]
  -------------------------------------------------------------------
                         required time                          5.039    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                  2.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/pkt_data_reg_7236_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.084ns (53.165%)  route 0.074ns (46.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12226, unset)        0.014     0.014    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     0.098 r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p1_reg[0]/Q
                         net (fo=1, unplaced)         0.074     0.172    bd_0_i/hls_inst/U0/input_stream_TDATA_int_regslice[0]
                         FDRE                                         r  bd_0_i/hls_inst/U0/pkt_data_reg_7236_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12226, unset)        0.019     0.019    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/pkt_data_reg_7236_reg[0]/C
                         clock pessimism              0.000     0.019    
                         FDRE (Hold_FDRE_C_D)         0.044     0.063    bd_0_i/hls_inst/U0/pkt_data_reg_7236_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDSE/C   n/a            0.550         5.000       4.450                bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.275         2.500       2.225                bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.275         2.500       2.225                bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C



