<Signals>
  <!-- Data bus containing configuration-specific AD9361 pins corresponding to the RX data path:
        * CMOS single port half duplex: [12'b0 P0_D[11:0]],
        * CMOS single port full duplex: [18'b0 P0_D[5:0]],
        * CMOS dual port half duplex: [P0_D[11:0] P1_D[11:0]],
        * CMOS dual port full duplex: [12'b0 P0_D[11:0]],
        * LVDS: [18'b0 RX_D[5:0]],
       or, if ports are swapped:
        * CMOS single port half duplex: [12'b0 P1_D[11:0]],
        * CMOS single port full duplex: [18'b0 P1_D[5:0]],
        * CMOS dual port half duplex: [P1_D[11:0] P0_D[11:0]],
        * CMOS dual port full duplex: [12'b0 P1_D[11:0]],
        * LVDS: (unsupported with port swap). -->
  <Signal Name="data" Direction="in" Width="24"/>

  <!-- Output of buffer whose input is the AD9361 RX_FRAME_P pin's signal. -->
  <Signal Name="rx_frame" Direction="in"/>

</Signals>
