Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Nov 29 22:34:06 2025
| Host         : DESKTOP-DQ3RCJM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file basketball_timing_summary_routed.rpt -pb basketball_timing_summary_routed.pb -rpx basketball_timing_summary_routed.rpx -warn_on_violation
| Design       : basketball
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    28          
SYNTH-10   Warning           Wide multiplier                6           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (1)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: tick_/pixel_clk_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tick_/tick_1ms_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.154        0.000                      0                   64        0.275        0.000                      0                   64        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.154        0.000                      0                   64        0.275        0.000                      0                   64        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.828ns (21.676%)  route 2.992ns (78.324%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.247    tick_/CLK
    SLICE_X49Y88         FDCE                                         r  tick_/cnt_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.456     5.703 r  tick_/cnt_clk_reg[6]/Q
                         net (fo=2, routed)           0.814     6.517    tick_/cnt_clk_reg_n_0_[6]
    SLICE_X47Y88         LUT4 (Prop_lut4_I3_O)        0.124     6.641 r  tick_/cnt_clk[31]_i_9/O
                         net (fo=1, routed)           0.263     6.904    tick_/cnt_clk[31]_i_9_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.028 r  tick_/cnt_clk[31]_i_4/O
                         net (fo=32, routed)          1.915     8.943    tick_/cnt_clk[31]_i_4_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.067 r  tick_/cnt_clk[28]_i_1/O
                         net (fo=1, routed)           0.000     9.067    tick_/cnt_clk[28]
    SLICE_X49Y93         FDCE                                         r  tick_/cnt_clk_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.510    14.948    tick_/CLK
    SLICE_X49Y93         FDCE                                         r  tick_/cnt_clk_reg[28]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X49Y93         FDCE (Setup_fdce_C_D)        0.031    15.220    tick_/cnt_clk_reg[28]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.828ns (21.792%)  route 2.971ns (78.208%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.247    tick_/CLK
    SLICE_X49Y88         FDCE                                         r  tick_/cnt_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.456     5.703 r  tick_/cnt_clk_reg[6]/Q
                         net (fo=2, routed)           0.814     6.517    tick_/cnt_clk_reg_n_0_[6]
    SLICE_X47Y88         LUT4 (Prop_lut4_I3_O)        0.124     6.641 r  tick_/cnt_clk[31]_i_9/O
                         net (fo=1, routed)           0.263     6.904    tick_/cnt_clk[31]_i_9_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.028 r  tick_/cnt_clk[31]_i_4/O
                         net (fo=32, routed)          1.894     8.922    tick_/cnt_clk[31]_i_4_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I1_O)        0.124     9.046 r  tick_/cnt_clk[31]_i_1/O
                         net (fo=1, routed)           0.000     9.046    tick_/cnt_clk[31]
    SLICE_X49Y94         FDCE                                         r  tick_/cnt_clk_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.510    14.948    tick_/CLK
    SLICE_X49Y94         FDCE                                         r  tick_/cnt_clk_reg[31]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X49Y94         FDCE (Setup_fdce_C_D)        0.031    15.220    tick_/cnt_clk_reg[31]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.828ns (22.261%)  route 2.891ns (77.739%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.631     5.249    tick_/CLK
    SLICE_X47Y91         FDCE                                         r  tick_/cnt_clk_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.456     5.705 r  tick_/cnt_clk_reg[20]/Q
                         net (fo=2, routed)           1.123     6.828    tick_/cnt_clk_reg_n_0_[20]
    SLICE_X49Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.952 r  tick_/cnt_clk[31]_i_11/O
                         net (fo=1, routed)           0.403     7.355    tick_/cnt_clk[31]_i_11_n_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.479 r  tick_/cnt_clk[31]_i_6/O
                         net (fo=32, routed)          1.366     8.844    tick_/cnt_clk[31]_i_6_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.968 r  tick_/cnt_clk[2]_i_1/O
                         net (fo=1, routed)           0.000     8.968    tick_/cnt_clk[2]
    SLICE_X47Y88         FDCE                                         r  tick_/cnt_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.945    tick_/CLK
    SLICE_X47Y88         FDCE                                         r  tick_/cnt_clk_reg[2]/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X47Y88         FDCE (Setup_fdce_C_D)        0.031    15.217    tick_/cnt_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.828ns (22.273%)  route 2.889ns (77.727%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.631     5.249    tick_/CLK
    SLICE_X47Y91         FDCE                                         r  tick_/cnt_clk_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.456     5.705 r  tick_/cnt_clk_reg[20]/Q
                         net (fo=2, routed)           1.123     6.828    tick_/cnt_clk_reg_n_0_[20]
    SLICE_X49Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.952 r  tick_/cnt_clk[31]_i_11/O
                         net (fo=1, routed)           0.403     7.355    tick_/cnt_clk[31]_i_11_n_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.479 r  tick_/cnt_clk[31]_i_6/O
                         net (fo=32, routed)          1.364     8.842    tick_/cnt_clk[31]_i_6_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.966 r  tick_/cnt_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     8.966    tick_/cnt_clk[1]
    SLICE_X47Y88         FDCE                                         r  tick_/cnt_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.945    tick_/CLK
    SLICE_X47Y88         FDCE                                         r  tick_/cnt_clk_reg[1]/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X47Y88         FDCE (Setup_fdce_C_D)        0.029    15.215    tick_/cnt_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 2.319ns (62.628%)  route 1.384ns (37.372%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.247    tick_/CLK
    SLICE_X47Y88         FDCE                                         r  tick_/cnt_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     5.703 r  tick_/cnt_clk_reg[1]/Q
                         net (fo=2, routed)           0.666     6.369    tick_/cnt_clk_reg_n_0_[1]
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.025 r  tick_/cnt_clk_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.025    tick_/cnt_clk_reg[4]_i_2_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  tick_/cnt_clk_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.139    tick_/cnt_clk_reg[8]_i_2_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  tick_/cnt_clk_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.253    tick_/cnt_clk_reg[12]_i_2_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  tick_/cnt_clk_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.367    tick_/cnt_clk_reg[16]_i_2_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  tick_/cnt_clk_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.481    tick_/cnt_clk_reg[20]_i_2_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  tick_/cnt_clk_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.595    tick_/cnt_clk_reg[24]_i_2_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.929 r  tick_/cnt_clk_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.717     8.647    tick_/data0[26]
    SLICE_X47Y93         LUT5 (Prop_lut5_I4_O)        0.303     8.950 r  tick_/cnt_clk[26]_i_1/O
                         net (fo=1, routed)           0.000     8.950    tick_/cnt_clk[26]
    SLICE_X47Y93         FDCE                                         r  tick_/cnt_clk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.510    14.948    tick_/CLK
    SLICE_X47Y93         FDCE                                         r  tick_/cnt_clk_reg[26]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X47Y93         FDCE (Setup_fdce_C_D)        0.029    15.218    tick_/cnt_clk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.282ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.828ns (22.184%)  route 2.904ns (77.816%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.631     5.249    tick_/CLK
    SLICE_X47Y91         FDCE                                         r  tick_/cnt_clk_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.456     5.705 r  tick_/cnt_clk_reg[20]/Q
                         net (fo=2, routed)           1.123     6.828    tick_/cnt_clk_reg_n_0_[20]
    SLICE_X49Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.952 r  tick_/cnt_clk[31]_i_11/O
                         net (fo=1, routed)           0.403     7.355    tick_/cnt_clk[31]_i_11_n_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.479 r  tick_/cnt_clk[31]_i_6/O
                         net (fo=32, routed)          1.379     8.857    tick_/cnt_clk[31]_i_6_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.981 r  tick_/cnt_clk[3]_i_1/O
                         net (fo=1, routed)           0.000     8.981    tick_/cnt_clk[3]
    SLICE_X46Y88         FDCE                                         r  tick_/cnt_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.945    tick_/CLK
    SLICE_X46Y88         FDCE                                         r  tick_/cnt_clk_reg[3]/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X46Y88         FDCE (Setup_fdce_C_D)        0.077    15.263    tick_/cnt_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  6.282    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.828ns (22.243%)  route 2.894ns (77.757%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.631     5.249    tick_/CLK
    SLICE_X47Y91         FDCE                                         r  tick_/cnt_clk_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.456     5.705 r  tick_/cnt_clk_reg[20]/Q
                         net (fo=2, routed)           1.123     6.828    tick_/cnt_clk_reg_n_0_[20]
    SLICE_X49Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.952 r  tick_/cnt_clk[31]_i_11/O
                         net (fo=1, routed)           0.403     7.355    tick_/cnt_clk[31]_i_11_n_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.479 r  tick_/cnt_clk[31]_i_6/O
                         net (fo=32, routed)          1.369     8.847    tick_/cnt_clk[31]_i_6_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  tick_/cnt_clk[4]_i_1/O
                         net (fo=1, routed)           0.000     8.971    tick_/cnt_clk[4]
    SLICE_X46Y88         FDCE                                         r  tick_/cnt_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.945    tick_/CLK
    SLICE_X46Y88         FDCE                                         r  tick_/cnt_clk_reg[4]/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X46Y88         FDCE (Setup_fdce_C_D)        0.081    15.267    tick_/cnt_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 2.317ns (63.149%)  route 1.352ns (36.851%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.247    tick_/CLK
    SLICE_X47Y88         FDCE                                         r  tick_/cnt_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     5.703 r  tick_/cnt_clk_reg[1]/Q
                         net (fo=2, routed)           0.666     6.369    tick_/cnt_clk_reg_n_0_[1]
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.025 r  tick_/cnt_clk_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.025    tick_/cnt_clk_reg[4]_i_2_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  tick_/cnt_clk_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.139    tick_/cnt_clk_reg[8]_i_2_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  tick_/cnt_clk_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.253    tick_/cnt_clk_reg[12]_i_2_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  tick_/cnt_clk_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.367    tick_/cnt_clk_reg[16]_i_2_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  tick_/cnt_clk_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.481    tick_/cnt_clk_reg[20]_i_2_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  tick_/cnt_clk_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.595    tick_/cnt_clk_reg[24]_i_2_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.709 r  tick_/cnt_clk_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.709    tick_/cnt_clk_reg[28]_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.931 r  tick_/cnt_clk_reg[31]_i_7/O[0]
                         net (fo=1, routed)           0.686     8.617    tick_/data0[29]
    SLICE_X49Y94         LUT5 (Prop_lut5_I4_O)        0.299     8.916 r  tick_/cnt_clk[29]_i_1/O
                         net (fo=1, routed)           0.000     8.916    tick_/cnt_clk[29]
    SLICE_X49Y94         FDCE                                         r  tick_/cnt_clk_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.510    14.948    tick_/CLK
    SLICE_X49Y94         FDCE                                         r  tick_/cnt_clk_reg[29]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X49Y94         FDCE (Setup_fdce_C_D)        0.029    15.218    tick_/cnt_clk_reg[29]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.828ns (22.801%)  route 2.803ns (77.199%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.247    tick_/CLK
    SLICE_X49Y88         FDCE                                         r  tick_/cnt_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.456     5.703 r  tick_/cnt_clk_reg[6]/Q
                         net (fo=2, routed)           0.814     6.517    tick_/cnt_clk_reg_n_0_[6]
    SLICE_X47Y88         LUT4 (Prop_lut4_I3_O)        0.124     6.641 r  tick_/cnt_clk[31]_i_9/O
                         net (fo=1, routed)           0.263     6.904    tick_/cnt_clk[31]_i_9_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.028 r  tick_/cnt_clk[31]_i_4/O
                         net (fo=32, routed)          1.726     8.754    tick_/cnt_clk[31]_i_4_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I1_O)        0.124     8.878 r  tick_/cnt_clk[30]_i_1/O
                         net (fo=1, routed)           0.000     8.878    tick_/cnt_clk[30]
    SLICE_X49Y94         FDCE                                         r  tick_/cnt_clk_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.510    14.948    tick_/CLK
    SLICE_X49Y94         FDCE                                         r  tick_/cnt_clk_reg[30]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X49Y94         FDCE (Setup_fdce_C_D)        0.031    15.220    tick_/cnt_clk_reg[30]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/pixel_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.856ns (23.391%)  route 2.803ns (76.609%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.247    tick_/CLK
    SLICE_X49Y88         FDCE                                         r  tick_/cnt_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.456     5.703 f  tick_/cnt_clk_reg[6]/Q
                         net (fo=2, routed)           0.814     6.517    tick_/cnt_clk_reg_n_0_[6]
    SLICE_X47Y88         LUT4 (Prop_lut4_I3_O)        0.124     6.641 f  tick_/cnt_clk[31]_i_9/O
                         net (fo=1, routed)           0.263     6.904    tick_/cnt_clk[31]_i_9_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.028 f  tick_/cnt_clk[31]_i_4/O
                         net (fo=32, routed)          1.726     8.754    tick_/cnt_clk[31]_i_4_n_0
    SLICE_X49Y94         LUT4 (Prop_lut4_I1_O)        0.152     8.906 r  tick_/pixel_clk_i_1/O
                         net (fo=1, routed)           0.000     8.906    tick_/pixel_clk_i_1_n_0
    SLICE_X49Y94         FDCE                                         r  tick_/pixel_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.510    14.948    tick_/CLK
    SLICE_X49Y94         FDCE                                         r  tick_/pixel_clk_reg/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X49Y94         FDCE (Setup_fdce_C_D)        0.075    15.264    tick_/pixel_clk_reg
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  6.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.561     1.495    tick_/CLK
    SLICE_X47Y87         FDCE                                         r  tick_/cnt_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  tick_/cnt_clk_reg[0]/Q
                         net (fo=3, routed)           0.180     1.817    tick_/cnt_clk_reg_n_0_[0]
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.862 r  tick_/cnt_clk[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    tick_/cnt_clk[0]
    SLICE_X47Y87         FDCE                                         r  tick_/cnt_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     2.011    tick_/CLK
    SLICE_X47Y87         FDCE                                         r  tick_/cnt_clk_reg[0]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X47Y87         FDCE (Hold_fdce_C_D)         0.091     1.586    tick_/cnt_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 tick_/tick_1ms_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/tick_1ms_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.071%)  route 0.246ns (56.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.497    tick_/CLK
    SLICE_X47Y91         FDCE                                         r  tick_/tick_1ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  tick_/tick_1ms_reg/Q
                         net (fo=7, routed)           0.246     1.884    tick_/tick_1ms
    SLICE_X47Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.929 r  tick_/tick_1ms_i_1/O
                         net (fo=1, routed)           0.000     1.929    tick_/tick_1ms_i_1_n_0
    SLICE_X47Y91         FDCE                                         r  tick_/tick_1ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     2.014    tick_/CLK
    SLICE_X47Y91         FDCE                                         r  tick_/tick_1ms_reg/C
                         clock pessimism             -0.517     1.497    
    SLICE_X47Y91         FDCE (Hold_fdce_C_D)         0.092     1.589    tick_/tick_1ms_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.231ns (47.151%)  route 0.259ns (52.849%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.497    tick_/CLK
    SLICE_X47Y91         FDCE                                         r  tick_/cnt_clk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  tick_/cnt_clk_reg[18]/Q
                         net (fo=2, routed)           0.107     1.746    tick_/cnt_clk_reg_n_0_[18]
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  tick_/cnt_clk[31]_i_6/O
                         net (fo=32, routed)          0.152     1.942    tick_/cnt_clk[31]_i_6_n_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I3_O)        0.045     1.987 r  tick_/cnt_clk[19]_i_1/O
                         net (fo=1, routed)           0.000     1.987    tick_/cnt_clk[19]
    SLICE_X49Y91         FDCE                                         r  tick_/cnt_clk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     2.014    tick_/CLK
    SLICE_X49Y91         FDCE                                         r  tick_/cnt_clk_reg[19]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X49Y91         FDCE (Hold_fdce_C_D)         0.092     1.605    tick_/cnt_clk_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.299ns (56.383%)  route 0.231ns (43.617%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.496    tick_/CLK
    SLICE_X46Y88         FDCE                                         r  tick_/cnt_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.164     1.660 r  tick_/cnt_clk_reg[4]/Q
                         net (fo=2, routed)           0.064     1.725    tick_/cnt_clk_reg_n_0_[4]
    SLICE_X47Y88         LUT4 (Prop_lut4_I1_O)        0.045     1.770 r  tick_/cnt_clk[31]_i_9/O
                         net (fo=1, routed)           0.082     1.852    tick_/cnt_clk[31]_i_9_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.045     1.897 r  tick_/cnt_clk[31]_i_4/O
                         net (fo=32, routed)          0.085     1.982    tick_/cnt_clk[31]_i_4_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I1_O)        0.045     2.027 r  tick_/cnt_clk[2]_i_1/O
                         net (fo=1, routed)           0.000     2.027    tick_/cnt_clk[2]
    SLICE_X47Y88         FDCE                                         r  tick_/cnt_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.013    tick_/CLK
    SLICE_X47Y88         FDCE                                         r  tick_/cnt_clk_reg[2]/C
                         clock pessimism             -0.504     1.509    
    SLICE_X47Y88         FDCE (Hold_fdce_C_D)         0.092     1.601    tick_/cnt_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.299ns (56.277%)  route 0.232ns (43.723%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.496    tick_/CLK
    SLICE_X46Y88         FDCE                                         r  tick_/cnt_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.164     1.660 r  tick_/cnt_clk_reg[4]/Q
                         net (fo=2, routed)           0.064     1.725    tick_/cnt_clk_reg_n_0_[4]
    SLICE_X47Y88         LUT4 (Prop_lut4_I1_O)        0.045     1.770 r  tick_/cnt_clk[31]_i_9/O
                         net (fo=1, routed)           0.082     1.852    tick_/cnt_clk[31]_i_9_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.045     1.897 r  tick_/cnt_clk[31]_i_4/O
                         net (fo=32, routed)          0.086     1.983    tick_/cnt_clk[31]_i_4_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I1_O)        0.045     2.028 r  tick_/cnt_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     2.028    tick_/cnt_clk[1]
    SLICE_X47Y88         FDCE                                         r  tick_/cnt_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.013    tick_/CLK
    SLICE_X47Y88         FDCE                                         r  tick_/cnt_clk_reg[1]/C
                         clock pessimism             -0.504     1.509    
    SLICE_X47Y88         FDCE (Hold_fdce_C_D)         0.091     1.600    tick_/cnt_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.231ns (44.434%)  route 0.289ns (55.566%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.497    tick_/CLK
    SLICE_X47Y91         FDCE                                         r  tick_/cnt_clk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  tick_/cnt_clk_reg[18]/Q
                         net (fo=2, routed)           0.107     1.746    tick_/cnt_clk_reg_n_0_[18]
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  tick_/cnt_clk[31]_i_6/O
                         net (fo=32, routed)          0.182     1.972    tick_/cnt_clk[31]_i_6_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I3_O)        0.045     2.017 r  tick_/cnt_clk[20]_i_1/O
                         net (fo=1, routed)           0.000     2.017    tick_/cnt_clk[20]
    SLICE_X47Y91         FDCE                                         r  tick_/cnt_clk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     2.014    tick_/CLK
    SLICE_X47Y91         FDCE                                         r  tick_/cnt_clk_reg[20]/C
                         clock pessimism             -0.517     1.497    
    SLICE_X47Y91         FDCE (Hold_fdce_C_D)         0.092     1.589    tick_/cnt_clk_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.231ns (44.349%)  route 0.290ns (55.651%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.497    tick_/CLK
    SLICE_X47Y91         FDCE                                         r  tick_/cnt_clk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  tick_/cnt_clk_reg[18]/Q
                         net (fo=2, routed)           0.107     1.746    tick_/cnt_clk_reg_n_0_[18]
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  tick_/cnt_clk[31]_i_6/O
                         net (fo=32, routed)          0.183     1.973    tick_/cnt_clk[31]_i_6_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I3_O)        0.045     2.018 r  tick_/cnt_clk[18]_i_1/O
                         net (fo=1, routed)           0.000     2.018    tick_/cnt_clk[18]
    SLICE_X47Y91         FDCE                                         r  tick_/cnt_clk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     2.014    tick_/CLK
    SLICE_X47Y91         FDCE                                         r  tick_/cnt_clk_reg[18]/C
                         clock pessimism             -0.517     1.497    
    SLICE_X47Y91         FDCE (Hold_fdce_C_D)         0.091     1.588    tick_/cnt_clk_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.231ns (42.542%)  route 0.312ns (57.458%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.497    tick_/CLK
    SLICE_X47Y91         FDCE                                         r  tick_/cnt_clk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  tick_/cnt_clk_reg[18]/Q
                         net (fo=2, routed)           0.107     1.746    tick_/cnt_clk_reg_n_0_[18]
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  tick_/cnt_clk[31]_i_6/O
                         net (fo=32, routed)          0.205     1.995    tick_/cnt_clk[31]_i_6_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I3_O)        0.045     2.040 r  tick_/cnt_clk[21]_i_1/O
                         net (fo=1, routed)           0.000     2.040    tick_/cnt_clk[21]
    SLICE_X47Y92         FDCE                                         r  tick_/cnt_clk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     2.014    tick_/CLK
    SLICE_X47Y92         FDCE                                         r  tick_/cnt_clk_reg[21]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X47Y92         FDCE (Hold_fdce_C_D)         0.091     1.604    tick_/cnt_clk_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.231ns (42.380%)  route 0.314ns (57.620%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.496    tick_/CLK
    SLICE_X47Y89         FDCE                                         r  tick_/cnt_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  tick_/cnt_clk_reg[11]/Q
                         net (fo=2, routed)           0.107     1.745    tick_/cnt_clk_reg_n_0_[11]
    SLICE_X49Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.790 r  tick_/cnt_clk[31]_i_3/O
                         net (fo=32, routed)          0.207     1.996    tick_/cnt_clk[31]_i_3_n_0
    SLICE_X49Y88         LUT5 (Prop_lut5_I0_O)        0.045     2.041 r  tick_/cnt_clk[7]_i_1/O
                         net (fo=1, routed)           0.000     2.041    tick_/cnt_clk[7]
    SLICE_X49Y88         FDCE                                         r  tick_/cnt_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.013    tick_/CLK
    SLICE_X49Y88         FDCE                                         r  tick_/cnt_clk_reg[7]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X49Y88         FDCE (Hold_fdce_C_D)         0.092     1.604    tick_/cnt_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (42.000%)  route 0.319ns (58.000%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.498    tick_/CLK
    SLICE_X47Y93         FDCE                                         r  tick_/cnt_clk_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  tick_/cnt_clk_reg[26]/Q
                         net (fo=2, routed)           0.107     1.747    tick_/cnt_clk_reg_n_0_[26]
    SLICE_X49Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.792 r  tick_/cnt_clk[31]_i_5/O
                         net (fo=32, routed)          0.212     2.003    tick_/cnt_clk[31]_i_5_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.045     2.048 r  tick_/cnt_clk[25]_i_1/O
                         net (fo=1, routed)           0.000     2.048    tick_/cnt_clk[25]
    SLICE_X49Y93         FDCE                                         r  tick_/cnt_clk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.835     2.015    tick_/CLK
    SLICE_X49Y93         FDCE                                         r  tick_/cnt_clk_reg[25]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X49Y93         FDCE (Hold_fdce_C_D)         0.091     1.605    tick_/cnt_clk_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y92   tick_/cnt_1ms_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y93   tick_/cnt_1ms_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y93   tick_/cnt_1ms_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y93   tick_/cnt_1ms_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y94   tick_/cnt_1ms_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y94   tick_/cnt_1ms_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y91   tick_/cnt_1ms_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y91   tick_/cnt_1ms_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y91   tick_/cnt_1ms_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92   tick_/cnt_1ms_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92   tick_/cnt_1ms_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93   tick_/cnt_1ms_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93   tick_/cnt_1ms_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93   tick_/cnt_1ms_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93   tick_/cnt_1ms_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93   tick_/cnt_1ms_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93   tick_/cnt_1ms_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y94   tick_/cnt_1ms_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y94   tick_/cnt_1ms_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92   tick_/cnt_1ms_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92   tick_/cnt_1ms_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93   tick_/cnt_1ms_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93   tick_/cnt_1ms_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93   tick_/cnt_1ms_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93   tick_/cnt_1ms_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93   tick_/cnt_1ms_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93   tick_/cnt_1ms_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y94   tick_/cnt_1ms_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y94   tick_/cnt_1ms_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.975ns  (logic 13.743ns (50.946%)  route 13.232ns (49.054%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[9]/C
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  vga_/v_count_reg_reg[9]/Q
                         net (fo=59, routed)          1.592     2.011    vga_/v_count_reg[9]
    SLICE_X48Y84         LUT6 (Prop_lut6_I0_O)        0.296     2.307 r  vga_/red3_i_14/O
                         net (fo=11, routed)          1.192     3.499    vga_/pixel_y[3]
    SLICE_X56Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.895 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    vga_/red3_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.012 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.012    vga_/red3_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.335 r  vga_/red3_i_1/O[1]
                         net (fo=4, routed)           0.890     5.225    drawer_/O[1]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.443 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    drawer_/red3__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.963 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.173    12.136    drawer_/red3__1_n_104
    SLICE_X58Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.260 r  drawer_/green_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.000    12.260    drawer_/green_OBUF[3]_inst_i_36_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.640 r  drawer_/green_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.640    drawer_/green_OBUF[3]_inst_i_29_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.757 r  drawer_/red_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.757    drawer_/red_OBUF[3]_inst_i_109_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.080 r  drawer_/red_OBUF[3]_inst_i_104/O[1]
                         net (fo=1, routed)           0.794    13.874    drawer_/red_OBUF[3]_inst_i_104_n_6
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.306    14.180 r  drawer_/red_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.180    drawer_/red_OBUF[3]_inst_i_77_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.730 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.730    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.064 f  drawer_/green_OBUF[3]_inst_i_8/O[1]
                         net (fo=2, routed)           0.834    15.898    drawer_/green_OBUF[3]_inst_i_8_n_6
    SLICE_X56Y90         LUT4 (Prop_lut4_I2_O)        0.329    16.227 r  drawer_/red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.973    17.200    drawer_/red_OBUF[3]_inst_i_27_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.328    17.528 r  drawer_/red_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.004    18.532    vga_/blue[2]
    SLICE_X52Y88         LUT5 (Prop_lut5_I0_O)        0.124    18.656 r  vga_/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.778    23.434    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.541    26.975 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.975    red[1]
    G17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.537ns  (logic 13.729ns (51.735%)  route 12.808ns (48.265%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[9]/C
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  vga_/v_count_reg_reg[9]/Q
                         net (fo=59, routed)          1.592     2.011    vga_/v_count_reg[9]
    SLICE_X48Y84         LUT6 (Prop_lut6_I0_O)        0.296     2.307 r  vga_/red3_i_14/O
                         net (fo=11, routed)          1.192     3.499    vga_/pixel_y[3]
    SLICE_X56Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.895 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    vga_/red3_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.012 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.012    vga_/red3_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.335 r  vga_/red3_i_1/O[1]
                         net (fo=4, routed)           0.890     5.225    drawer_/O[1]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.443 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    drawer_/red3__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.963 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.173    12.136    drawer_/red3__1_n_104
    SLICE_X58Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.260 r  drawer_/green_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.000    12.260    drawer_/green_OBUF[3]_inst_i_36_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.640 r  drawer_/green_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.640    drawer_/green_OBUF[3]_inst_i_29_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.757 r  drawer_/red_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.757    drawer_/red_OBUF[3]_inst_i_109_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.080 r  drawer_/red_OBUF[3]_inst_i_104/O[1]
                         net (fo=1, routed)           0.794    13.874    drawer_/red_OBUF[3]_inst_i_104_n_6
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.306    14.180 r  drawer_/red_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.180    drawer_/red_OBUF[3]_inst_i_77_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.730 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.730    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.064 f  drawer_/green_OBUF[3]_inst_i_8/O[1]
                         net (fo=2, routed)           0.834    15.898    drawer_/green_OBUF[3]_inst_i_8_n_6
    SLICE_X56Y90         LUT4 (Prop_lut4_I2_O)        0.329    16.227 r  drawer_/red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.973    17.200    drawer_/red_OBUF[3]_inst_i_27_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.328    17.528 r  drawer_/red_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.004    18.532    vga_/blue[2]
    SLICE_X52Y88         LUT5 (Prop_lut5_I0_O)        0.124    18.656 r  vga_/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.354    23.010    red_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.527    26.537 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.537    red[0]
    H17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.469ns  (logic 13.738ns (51.903%)  route 12.731ns (48.097%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[9]/C
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  vga_/v_count_reg_reg[9]/Q
                         net (fo=59, routed)          1.592     2.011    vga_/v_count_reg[9]
    SLICE_X48Y84         LUT6 (Prop_lut6_I0_O)        0.296     2.307 r  vga_/red3_i_14/O
                         net (fo=11, routed)          1.192     3.499    vga_/pixel_y[3]
    SLICE_X56Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.895 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    vga_/red3_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.012 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.012    vga_/red3_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.335 r  vga_/red3_i_1/O[1]
                         net (fo=4, routed)           0.890     5.225    drawer_/O[1]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.443 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    drawer_/red3__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.963 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.173    12.136    drawer_/red3__1_n_104
    SLICE_X58Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.260 r  drawer_/green_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.000    12.260    drawer_/green_OBUF[3]_inst_i_36_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.640 r  drawer_/green_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.640    drawer_/green_OBUF[3]_inst_i_29_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.757 r  drawer_/red_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.757    drawer_/red_OBUF[3]_inst_i_109_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.080 r  drawer_/red_OBUF[3]_inst_i_104/O[1]
                         net (fo=1, routed)           0.794    13.874    drawer_/red_OBUF[3]_inst_i_104_n_6
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.306    14.180 r  drawer_/red_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.180    drawer_/red_OBUF[3]_inst_i_77_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.730 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.730    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.064 f  drawer_/green_OBUF[3]_inst_i_8/O[1]
                         net (fo=2, routed)           0.834    15.898    drawer_/green_OBUF[3]_inst_i_8_n_6
    SLICE_X56Y90         LUT4 (Prop_lut4_I2_O)        0.329    16.227 r  drawer_/red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.973    17.200    drawer_/red_OBUF[3]_inst_i_27_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.328    17.528 r  drawer_/red_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.810    18.338    vga_/blue[2]
    SLICE_X52Y88         LUT6 (Prop_lut6_I5_O)        0.124    18.462 r  vga_/red_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.471    22.933    red_OBUF[2]
    G18                  OBUF (Prop_obuf_I_O)         3.536    26.469 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.469    red[3]
    G18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.293ns  (logic 13.754ns (52.310%)  route 12.539ns (47.690%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[9]/C
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  vga_/v_count_reg_reg[9]/Q
                         net (fo=59, routed)          1.592     2.011    vga_/v_count_reg[9]
    SLICE_X48Y84         LUT6 (Prop_lut6_I0_O)        0.296     2.307 r  vga_/red3_i_14/O
                         net (fo=11, routed)          1.192     3.499    vga_/pixel_y[3]
    SLICE_X56Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.895 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    vga_/red3_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.012 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.012    vga_/red3_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.335 r  vga_/red3_i_1/O[1]
                         net (fo=4, routed)           0.890     5.225    drawer_/O[1]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.443 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    drawer_/red3__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.963 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.173    12.136    drawer_/red3__1_n_104
    SLICE_X58Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.260 r  drawer_/green_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.000    12.260    drawer_/green_OBUF[3]_inst_i_36_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.640 r  drawer_/green_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.640    drawer_/green_OBUF[3]_inst_i_29_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.757 r  drawer_/red_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.757    drawer_/red_OBUF[3]_inst_i_109_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.080 r  drawer_/red_OBUF[3]_inst_i_104/O[1]
                         net (fo=1, routed)           0.794    13.874    drawer_/red_OBUF[3]_inst_i_104_n_6
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.306    14.180 r  drawer_/red_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.180    drawer_/red_OBUF[3]_inst_i_77_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.730 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.730    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.064 r  drawer_/green_OBUF[3]_inst_i_8/O[1]
                         net (fo=2, routed)           0.834    15.898    drawer_/green_OBUF[3]_inst_i_8_n_6
    SLICE_X56Y90         LUT4 (Prop_lut4_I2_O)        0.329    16.227 f  drawer_/red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.973    17.200    drawer_/red_OBUF[3]_inst_i_27_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.328    17.528 f  drawer_/red_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.807    18.335    vga_/blue[2]
    SLICE_X52Y88         LUT6 (Prop_lut6_I1_O)        0.124    18.459 r  vga_/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.282    22.741    blue_OBUF[2]
    H22                  OBUF (Prop_obuf_I_O)         3.552    26.293 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.293    blue[2]
    H22                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.184ns  (logic 13.737ns (52.462%)  route 12.448ns (47.538%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[9]/C
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  vga_/v_count_reg_reg[9]/Q
                         net (fo=59, routed)          1.592     2.011    vga_/v_count_reg[9]
    SLICE_X48Y84         LUT6 (Prop_lut6_I0_O)        0.296     2.307 r  vga_/red3_i_14/O
                         net (fo=11, routed)          1.192     3.499    vga_/pixel_y[3]
    SLICE_X56Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.895 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    vga_/red3_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.012 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.012    vga_/red3_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.335 r  vga_/red3_i_1/O[1]
                         net (fo=4, routed)           0.890     5.225    drawer_/O[1]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.443 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    drawer_/red3__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.963 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.173    12.136    drawer_/red3__1_n_104
    SLICE_X58Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.260 r  drawer_/green_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.000    12.260    drawer_/green_OBUF[3]_inst_i_36_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.640 r  drawer_/green_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.640    drawer_/green_OBUF[3]_inst_i_29_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.757 r  drawer_/red_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.757    drawer_/red_OBUF[3]_inst_i_109_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.080 r  drawer_/red_OBUF[3]_inst_i_104/O[1]
                         net (fo=1, routed)           0.794    13.874    drawer_/red_OBUF[3]_inst_i_104_n_6
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.306    14.180 r  drawer_/red_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.180    drawer_/red_OBUF[3]_inst_i_77_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.730 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.730    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.064 f  drawer_/green_OBUF[3]_inst_i_8/O[1]
                         net (fo=2, routed)           0.834    15.898    drawer_/green_OBUF[3]_inst_i_8_n_6
    SLICE_X56Y90         LUT4 (Prop_lut4_I2_O)        0.329    16.227 r  drawer_/red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.973    17.200    drawer_/red_OBUF[3]_inst_i_27_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.328    17.528 r  drawer_/red_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.810    18.338    vga_/blue[2]
    SLICE_X52Y88         LUT6 (Prop_lut6_I5_O)        0.124    18.462 r  vga_/red_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.188    22.650    red_OBUF[2]
    H18                  OBUF (Prop_obuf_I_O)         3.535    26.184 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.184    red[2]
    H18                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.156ns  (logic 13.756ns (52.594%)  route 12.399ns (47.406%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[9]/C
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  vga_/v_count_reg_reg[9]/Q
                         net (fo=59, routed)          1.592     2.011    vga_/v_count_reg[9]
    SLICE_X48Y84         LUT6 (Prop_lut6_I0_O)        0.296     2.307 r  vga_/red3_i_14/O
                         net (fo=11, routed)          1.192     3.499    vga_/pixel_y[3]
    SLICE_X56Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.895 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    vga_/red3_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.012 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.012    vga_/red3_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.335 r  vga_/red3_i_1/O[1]
                         net (fo=4, routed)           0.890     5.225    drawer_/O[1]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.443 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    drawer_/red3__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.963 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.173    12.136    drawer_/red3__1_n_104
    SLICE_X58Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.260 r  drawer_/green_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.000    12.260    drawer_/green_OBUF[3]_inst_i_36_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.640 r  drawer_/green_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.640    drawer_/green_OBUF[3]_inst_i_29_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.757 r  drawer_/red_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.757    drawer_/red_OBUF[3]_inst_i_109_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.080 r  drawer_/red_OBUF[3]_inst_i_104/O[1]
                         net (fo=1, routed)           0.794    13.874    drawer_/red_OBUF[3]_inst_i_104_n_6
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.306    14.180 r  drawer_/red_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.180    drawer_/red_OBUF[3]_inst_i_77_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.730 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.730    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.064 r  drawer_/green_OBUF[3]_inst_i_8/O[1]
                         net (fo=2, routed)           0.834    15.898    drawer_/green_OBUF[3]_inst_i_8_n_6
    SLICE_X56Y90         LUT4 (Prop_lut4_I2_O)        0.329    16.227 f  drawer_/red_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.973    17.200    drawer_/red_OBUF[3]_inst_i_27_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.328    17.528 f  drawer_/red_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.807    18.335    vga_/blue[2]
    SLICE_X52Y88         LUT6 (Prop_lut6_I1_O)        0.124    18.459 r  vga_/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.142    22.601    blue_OBUF[2]
    J22                  OBUF (Prop_obuf_I_O)         3.554    26.156 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.156    blue[3]
    J22                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.326ns  (logic 13.286ns (52.459%)  route 12.040ns (47.541%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[9]/C
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  vga_/v_count_reg_reg[9]/Q
                         net (fo=59, routed)          1.592     2.011    vga_/v_count_reg[9]
    SLICE_X48Y84         LUT6 (Prop_lut6_I0_O)        0.296     2.307 r  vga_/red3_i_14/O
                         net (fo=11, routed)          1.192     3.499    vga_/pixel_y[3]
    SLICE_X56Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.895 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    vga_/red3_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.012 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.012    vga_/red3_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.335 r  vga_/red3_i_1/O[1]
                         net (fo=4, routed)           0.890     5.225    drawer_/O[1]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.443 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    drawer_/red3__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.963 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.173    12.136    drawer_/red3__1_n_104
    SLICE_X58Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.260 r  drawer_/green_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.000    12.260    drawer_/green_OBUF[3]_inst_i_36_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.640 r  drawer_/green_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.640    drawer_/green_OBUF[3]_inst_i_29_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.963 r  drawer_/red_OBUF[3]_inst_i_109/O[1]
                         net (fo=1, routed)           0.794    13.757    drawer_/red_OBUF[3]_inst_i_109_n_6
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.306    14.063 r  drawer_/red_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.000    14.063    drawer_/red_OBUF[3]_inst_i_82_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.613 r  drawer_/red_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.613    drawer_/red_OBUF[3]_inst_i_55_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.835 r  drawer_/red_OBUF[3]_inst_i_54/O[0]
                         net (fo=1, routed)           0.873    15.708    drawer_/red_OBUF[3]_inst_i_54_n_7
    SLICE_X56Y89         LUT4 (Prop_lut4_I3_O)        0.299    16.007 f  drawer_/red_OBUF[3]_inst_i_28/O
                         net (fo=2, routed)           0.430    16.437    drawer_/red_OBUF[3]_inst_i_28_n_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.561 f  drawer_/green_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.971    17.531    drawer_/green_OBUF[3]_inst_i_4_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I2_O)        0.124    17.655 r  drawer_/green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.124    21.779    green_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         3.547    25.326 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.326    green[2]
    H20                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.315ns  (logic 13.278ns (52.453%)  route 12.037ns (47.547%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[9]/C
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  vga_/v_count_reg_reg[9]/Q
                         net (fo=59, routed)          1.592     2.011    vga_/v_count_reg[9]
    SLICE_X48Y84         LUT6 (Prop_lut6_I0_O)        0.296     2.307 r  vga_/red3_i_14/O
                         net (fo=11, routed)          1.192     3.499    vga_/pixel_y[3]
    SLICE_X56Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.895 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    vga_/red3_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.012 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.012    vga_/red3_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.335 r  vga_/red3_i_1/O[1]
                         net (fo=4, routed)           0.890     5.225    drawer_/O[1]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.443 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    drawer_/red3__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.963 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.173    12.136    drawer_/red3__1_n_104
    SLICE_X58Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.260 r  drawer_/green_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.000    12.260    drawer_/green_OBUF[3]_inst_i_36_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.640 r  drawer_/green_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.640    drawer_/green_OBUF[3]_inst_i_29_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.963 r  drawer_/red_OBUF[3]_inst_i_109/O[1]
                         net (fo=1, routed)           0.794    13.757    drawer_/red_OBUF[3]_inst_i_109_n_6
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.306    14.063 r  drawer_/red_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.000    14.063    drawer_/red_OBUF[3]_inst_i_82_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.613 r  drawer_/red_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.613    drawer_/red_OBUF[3]_inst_i_55_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.835 r  drawer_/red_OBUF[3]_inst_i_54/O[0]
                         net (fo=1, routed)           0.873    15.708    drawer_/red_OBUF[3]_inst_i_54_n_7
    SLICE_X56Y89         LUT4 (Prop_lut4_I3_O)        0.299    16.007 f  drawer_/red_OBUF[3]_inst_i_28/O
                         net (fo=2, routed)           0.430    16.437    drawer_/red_OBUF[3]_inst_i_28_n_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.561 f  drawer_/green_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.973    17.533    drawer_/green_OBUF[3]_inst_i_4_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I2_O)        0.124    17.657 r  drawer_/green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.118    21.776    green_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.539    25.315 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.315    green[0]
    J19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.187ns  (logic 13.171ns (52.293%)  route 12.016ns (47.707%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[9]/C
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  vga_/v_count_reg_reg[9]/Q
                         net (fo=59, routed)          1.592     2.011    vga_/v_count_reg[9]
    SLICE_X48Y84         LUT6 (Prop_lut6_I0_O)        0.296     2.307 r  vga_/red3_i_14/O
                         net (fo=11, routed)          1.192     3.499    vga_/pixel_y[3]
    SLICE_X56Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.895 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    vga_/red3_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.012 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.012    vga_/red3_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.335 r  vga_/red3_i_1/O[1]
                         net (fo=4, routed)           0.890     5.225    drawer_/O[1]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.443 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    drawer_/red3__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.963 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.173    12.136    drawer_/red3__1_n_104
    SLICE_X58Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.260 r  drawer_/green_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.000    12.260    drawer_/green_OBUF[3]_inst_i_36_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.640 r  drawer_/green_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.640    drawer_/green_OBUF[3]_inst_i_29_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.963 r  drawer_/red_OBUF[3]_inst_i_109/O[1]
                         net (fo=1, routed)           0.794    13.757    drawer_/red_OBUF[3]_inst_i_109_n_6
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.306    14.063 r  drawer_/red_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.000    14.063    drawer_/red_OBUF[3]_inst_i_82_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.703 f  drawer_/red_OBUF[3]_inst_i_55/O[3]
                         net (fo=1, routed)           0.664    15.367    drawer_/red_OBUF[3]_inst_i_55_n_4
    SLICE_X56Y88         LUT4 (Prop_lut4_I0_O)        0.306    15.673 r  drawer_/red_OBUF[3]_inst_i_30/O
                         net (fo=2, routed)           0.609    16.282    drawer_/red_OBUF[3]_inst_i_30_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.406 r  drawer_/green_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.829    17.236    drawer_/green_OBUF[3]_inst_i_3_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I1_O)        0.124    17.360 r  drawer_/green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.270    21.630    green_OBUF[3]
    G20                  OBUF (Prop_obuf_I_O)         3.557    25.187 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.187    green[3]
    G20                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.175ns  (logic 13.280ns (52.749%)  route 11.896ns (47.251%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[9]/C
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  vga_/v_count_reg_reg[9]/Q
                         net (fo=59, routed)          1.592     2.011    vga_/v_count_reg[9]
    SLICE_X48Y84         LUT6 (Prop_lut6_I0_O)        0.296     2.307 r  vga_/red3_i_14/O
                         net (fo=11, routed)          1.192     3.499    vga_/pixel_y[3]
    SLICE_X56Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.895 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    vga_/red3_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.012 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.012    vga_/red3_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.335 r  vga_/red3_i_1/O[1]
                         net (fo=4, routed)           0.890     5.225    drawer_/O[1]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.443 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    drawer_/red3__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.963 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.173    12.136    drawer_/red3__1_n_104
    SLICE_X58Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.260 r  drawer_/green_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.000    12.260    drawer_/green_OBUF[3]_inst_i_36_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.640 r  drawer_/green_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.640    drawer_/green_OBUF[3]_inst_i_29_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.963 r  drawer_/red_OBUF[3]_inst_i_109/O[1]
                         net (fo=1, routed)           0.794    13.757    drawer_/red_OBUF[3]_inst_i_109_n_6
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.306    14.063 r  drawer_/red_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.000    14.063    drawer_/red_OBUF[3]_inst_i_82_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.613 r  drawer_/red_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.613    drawer_/red_OBUF[3]_inst_i_55_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.835 r  drawer_/red_OBUF[3]_inst_i_54/O[0]
                         net (fo=1, routed)           0.873    15.708    drawer_/red_OBUF[3]_inst_i_54_n_7
    SLICE_X56Y89         LUT4 (Prop_lut4_I3_O)        0.299    16.007 f  drawer_/red_OBUF[3]_inst_i_28/O
                         net (fo=2, routed)           0.430    16.437    drawer_/red_OBUF[3]_inst_i_28_n_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.561 f  drawer_/green_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.973    17.533    drawer_/green_OBUF[3]_inst_i_4_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I2_O)        0.124    17.657 r  drawer_/green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.977    21.635    green_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.541    25.175 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.175    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_/v_count_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[5]/C
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_/v_count_reg_reg[5]/Q
                         net (fo=61, routed)          0.101     0.242    vga_/v_count_reg[5]
    SLICE_X50Y85         LUT6 (Prop_lut6_I4_O)        0.045     0.287 r  vga_/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.287    vga_/v_count_reg[8]_i_1_n_0
    SLICE_X50Y85         FDCE                                         r  vga_/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_/h_count_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.469%)  route 0.149ns (44.531%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE                         0.000     0.000 r  vga_/h_count_reg_reg[2]/C
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_/h_count_reg_reg[2]/Q
                         net (fo=10, routed)          0.149     0.290    vga_/h_count_reg[2]
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.045     0.335 r  vga_/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.335    vga_/h_count_next[4]
    SLICE_X55Y86         FDCE                                         r  vga_/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_/v_count_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (61.963%)  route 0.128ns (38.037%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[0]/C
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.128     0.292    vga_/v_count_reg[0]
    SLICE_X51Y85         LUT3 (Prop_lut3_I2_O)        0.045     0.337 r  vga_/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.337    vga_/v_count_reg[1]_i_1_n_0
    SLICE_X51Y85         FDCE                                         r  vga_/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_/v_count_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[2]/C
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_/v_count_reg_reg[2]/Q
                         net (fo=14, routed)          0.129     0.293    vga_/v_count_reg[2]
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.338 r  vga_/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.338    vga_/v_count_reg[4]_i_1_n_0
    SLICE_X51Y85         FDCE                                         r  vga_/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_/h_count_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.028%)  route 0.158ns (45.972%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE                         0.000     0.000 r  vga_/h_count_reg_reg[5]/C
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_/h_count_reg_reg[5]/Q
                         net (fo=16, routed)          0.158     0.299    vga_/h_count_reg[5]
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.344 r  vga_/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.344    vga_/h_count_next[5]
    SLICE_X55Y86         FDCE                                         r  vga_/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_/v_sync_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.079%)  route 0.178ns (48.921%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[4]/C
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_/v_count_reg_reg[4]/Q
                         net (fo=9, routed)           0.178     0.319    vga_/v_count_reg[4]
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.364 r  vga_/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.364    vga_/v_sync_reg_i_1_n_0
    SLICE_X51Y86         FDPE                                         r  vga_/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_/v_count_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (50.056%)  route 0.186ns (49.944%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[5]/C
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_/v_count_reg_reg[5]/Q
                         net (fo=61, routed)          0.186     0.327    vga_/v_count_reg[5]
    SLICE_X50Y85         LUT4 (Prop_lut4_I3_O)        0.045     0.372 r  vga_/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.372    vga_/v_count_reg[6]_i_1_n_0
    SLICE_X50Y85         FDCE                                         r  vga_/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_/v_count_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.188ns (50.324%)  route 0.186ns (49.676%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE                         0.000     0.000 r  vga_/v_count_reg_reg[5]/C
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_/v_count_reg_reg[5]/Q
                         net (fo=61, routed)          0.186     0.327    vga_/v_count_reg[5]
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.047     0.374 r  vga_/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.374    vga_/v_count_reg[7]_i_1_n_0
    SLICE_X50Y85         FDCE                                         r  vga_/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_/h_count_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDCE                         0.000     0.000 r  vga_/h_count_reg_reg[0]/C
    SLICE_X55Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  vga_/h_count_reg_reg[0]/Q
                         net (fo=15, routed)          0.193     0.334    vga_/h_count_reg[0]
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.042     0.376 r  vga_/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.376    vga_/h_count_next[0]
    SLICE_X55Y83         FDCE                                         r  vga_/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_/h_count_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE                         0.000     0.000 r  vga_/h_count_reg_reg[1]/C
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_/h_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.197     0.338    vga_/h_count_reg[1]
    SLICE_X52Y85         LUT3 (Prop_lut3_I1_O)        0.045     0.383 r  vga_/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    vga_/h_count_next[1]
    SLICE_X52Y85         FDCE                                         r  vga_/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.479ns  (logic 1.586ns (21.205%)  route 5.893ns (78.795%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.864    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.988 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          3.491     7.479    tick_/resetn
    SLICE_X47Y92         FDCE                                         f  tick_/cnt_clk_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.509     4.947    tick_/CLK
    SLICE_X47Y92         FDCE                                         r  tick_/cnt_clk_reg[21]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.479ns  (logic 1.586ns (21.205%)  route 5.893ns (78.795%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.864    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.988 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          3.491     7.479    tick_/resetn
    SLICE_X47Y92         FDCE                                         f  tick_/cnt_clk_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.509     4.947    tick_/CLK
    SLICE_X47Y92         FDCE                                         r  tick_/cnt_clk_reg[23]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[26]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 1.586ns (21.632%)  route 5.746ns (78.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.864    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.988 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          3.344     7.332    tick_/resetn
    SLICE_X47Y93         FDCE                                         f  tick_/cnt_clk_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.510     4.948    tick_/CLK
    SLICE_X47Y93         FDCE                                         r  tick_/cnt_clk_reg[26]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_1ms_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.173ns  (logic 1.586ns (22.111%)  route 5.587ns (77.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.864    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.988 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          3.185     7.173    tick_/resetn
    SLICE_X51Y94         FDCE                                         f  tick_/cnt_1ms_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.946    tick_/CLK
    SLICE_X51Y94         FDCE                                         r  tick_/cnt_1ms_reg[13]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_1ms_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.173ns  (logic 1.586ns (22.111%)  route 5.587ns (77.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.864    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.988 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          3.185     7.173    tick_/resetn
    SLICE_X51Y94         FDCE                                         f  tick_/cnt_1ms_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.946    tick_/CLK
    SLICE_X51Y94         FDCE                                         r  tick_/cnt_1ms_reg[14]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_1ms_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.041ns  (logic 1.586ns (22.525%)  route 5.455ns (77.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.864    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.988 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          3.053     7.041    tick_/resetn
    SLICE_X51Y93         FDCE                                         f  tick_/cnt_1ms_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.946    tick_/CLK
    SLICE_X51Y93         FDCE                                         r  tick_/cnt_1ms_reg[10]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_1ms_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.041ns  (logic 1.586ns (22.525%)  route 5.455ns (77.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.864    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.988 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          3.053     7.041    tick_/resetn
    SLICE_X51Y93         FDCE                                         f  tick_/cnt_1ms_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.946    tick_/CLK
    SLICE_X51Y93         FDCE                                         r  tick_/cnt_1ms_reg[11]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_1ms_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.041ns  (logic 1.586ns (22.525%)  route 5.455ns (77.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.864    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.988 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          3.053     7.041    tick_/resetn
    SLICE_X51Y93         FDCE                                         f  tick_/cnt_1ms_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.946    tick_/CLK
    SLICE_X51Y93         FDCE                                         r  tick_/cnt_1ms_reg[12]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_1ms_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.041ns  (logic 1.586ns (22.525%)  route 5.455ns (77.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.864    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.988 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          3.053     7.041    tick_/resetn
    SLICE_X51Y93         FDCE                                         f  tick_/cnt_1ms_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.946    tick_/CLK
    SLICE_X51Y93         FDCE                                         r  tick_/cnt_1ms_reg[6]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_1ms_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.041ns  (logic 1.586ns (22.525%)  route 5.455ns (77.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.864    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.988 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          3.053     7.041    tick_/resetn
    SLICE_X51Y93         FDCE                                         f  tick_/cnt_1ms_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.946    tick_/CLK
    SLICE_X51Y93         FDCE                                         r  tick_/cnt_1ms_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.166ns  (logic 0.275ns (12.698%)  route 1.891ns (87.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.109     1.339    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          0.781     2.166    tick_/resetn
    SLICE_X47Y87         FDCE                                         f  tick_/cnt_clk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     2.011    tick_/CLK
    SLICE_X47Y87         FDCE                                         r  tick_/cnt_clk_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.401ns  (logic 0.275ns (11.452%)  route 2.126ns (88.548%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.109     1.339    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          1.017     2.401    tick_/resetn
    SLICE_X49Y88         FDCE                                         f  tick_/cnt_clk_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.013    tick_/CLK
    SLICE_X49Y88         FDCE                                         r  tick_/cnt_clk_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.401ns  (logic 0.275ns (11.452%)  route 2.126ns (88.548%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.109     1.339    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          1.017     2.401    tick_/resetn
    SLICE_X49Y88         FDCE                                         f  tick_/cnt_clk_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.013    tick_/CLK
    SLICE_X49Y88         FDCE                                         r  tick_/cnt_clk_reg[6]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.401ns  (logic 0.275ns (11.452%)  route 2.126ns (88.548%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.109     1.339    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          1.017     2.401    tick_/resetn
    SLICE_X49Y88         FDCE                                         f  tick_/cnt_clk_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.013    tick_/CLK
    SLICE_X49Y88         FDCE                                         r  tick_/cnt_clk_reg[7]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.401ns  (logic 0.275ns (11.452%)  route 2.126ns (88.548%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.109     1.339    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          1.017     2.401    tick_/resetn
    SLICE_X49Y88         FDCE                                         f  tick_/cnt_clk_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.013    tick_/CLK
    SLICE_X49Y88         FDCE                                         r  tick_/cnt_clk_reg[8]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.445ns  (logic 0.275ns (11.247%)  route 2.170ns (88.753%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.109     1.339    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          1.061     2.445    tick_/resetn
    SLICE_X49Y89         FDCE                                         f  tick_/cnt_clk_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.013    tick_/CLK
    SLICE_X49Y89         FDCE                                         r  tick_/cnt_clk_reg[10]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.445ns  (logic 0.275ns (11.247%)  route 2.170ns (88.753%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.109     1.339    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          1.061     2.445    tick_/resetn
    SLICE_X49Y89         FDCE                                         f  tick_/cnt_clk_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.013    tick_/CLK
    SLICE_X49Y89         FDCE                                         r  tick_/cnt_clk_reg[12]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.445ns  (logic 0.275ns (11.247%)  route 2.170ns (88.753%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.109     1.339    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          1.061     2.445    tick_/resetn
    SLICE_X49Y89         FDCE                                         f  tick_/cnt_clk_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.013    tick_/CLK
    SLICE_X49Y89         FDCE                                         r  tick_/cnt_clk_reg[9]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.507ns  (logic 0.275ns (10.967%)  route 2.232ns (89.033%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.109     1.339    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          1.123     2.507    tick_/resetn
    SLICE_X47Y89         FDCE                                         f  tick_/cnt_clk_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.013    tick_/CLK
    SLICE_X47Y89         FDCE                                         r  tick_/cnt_clk_reg[11]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.511ns  (logic 0.275ns (10.952%)  route 2.236ns (89.048%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.109     1.339    tick_/resetn_IBUF
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=77, routed)          1.127     2.511    tick_/resetn
    SLICE_X49Y90         FDCE                                         f  tick_/cnt_clk_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     2.014    tick_/CLK
    SLICE_X49Y90         FDCE                                         r  tick_/cnt_clk_reg[13]/C





