From bb715bf2ee93c7e9ec589d35b8dd705bba0ee8f4 Mon Sep 17 00:00:00 2001
From: Ralf Gliese <gliese@elrest.de>
Date: Tue, 5 Feb 2019 14:43:16 +0100
Subject: [PATCH] dts: vtpctp: change pin configuration according to EMV
 requirements

Signed-off-by: Ralf Gliese <gliese@elrest.de>
---
 arch/arm/boot/dts/imx6qdl-vtpctp.dtsi | 65 +++++++++++++++++------------------
 1 file changed, 32 insertions(+), 33 deletions(-)

diff --git a/arch/arm/boot/dts/imx6qdl-vtpctp.dtsi b/arch/arm/boot/dts/imx6qdl-vtpctp.dtsi
index ea1fdb52..09db7c3 100644
--- a/arch/arm/boot/dts/imx6qdl-vtpctp.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-vtpctp.dtsi
@@ -695,11 +695,10 @@
 		pinctrl_audmux: audmuxgrp {
 			fsl,pins = <
 				MX6QDL_PAD_SD2_DAT0__AUD4_RXD		0x130b0
-				MX6QDL_PAD_SD2_DAT3__AUD4_TXC		0x130b0
-				MX6QDL_PAD_SD2_DAT2__AUD4_TXD		0x110b0
-				MX6QDL_PAD_SD2_DAT1__AUD4_TXFS		0x130b0
-				/* --> Vorsicht Reset */
-				MX6QDL_PAD_NANDF_CS2__CCM_CLKO2		0x030b0
+				MX6QDL_PAD_SD2_DAT3__AUD4_TXC		0x00008
+				MX6QDL_PAD_SD2_DAT2__AUD4_TXD		0x00008
+				MX6QDL_PAD_SD2_DAT1__AUD4_TXFS		0x00008
+				MX6QDL_PAD_NANDF_CS2__CCM_CLKO2		0x00008
 			>;
 		};
 
@@ -952,34 +951,34 @@
 
 		pinctrl_ipu_disp: ipudisp1grp {
 			fsl,pins = <
-			MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22	0x1b0b0
-			MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23	0x1b0b0
-			MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02		0x1b0b0
-			MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03		0x1b0b0
-			MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15	0x1b0b0
+			MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK	0x00008
+			MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00	0x00008
+			MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01	0x00008
+			MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02	0x00008
+			MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03	0x00008
+			MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04	0x00008
+			MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05	0x00008
+			MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06	0x00008
+			MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07	0x00008
+			MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08	0x00008
+			MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09	0x00008
+			MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10	0x00008
+			MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11	0x00008
+			MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12	0x00008
+			MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13	0x00008
+			MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14	0x00008
+			MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15	0x00008
+			MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16	0x00008
+			MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17	0x00008
+			MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18	0x00008
+			MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19	0x00008
+			MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20	0x00008
+			MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21	0x00008
+			MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22	0x00008
+			MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23	0x00008
+			MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02		0x00008
+			MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03		0x00008
+			MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15	0x00008
 			>;
 		};
 
-- 
2.7.4

