# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CBTC.srcs/sources_1/new/pEncoder4.vhd" \
"../../../../CBTC.srcs/sim_1/new/pEncoder4_TB.vhd" \

# Do not sort compile order
nosort
